
p10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000136d0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001cc4  08013860  08013860  00014860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015524  08015524  000170c8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015524  08015524  00016524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801552c  0801552c  000170c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801552c  0801552c  0001652c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015530  08015530  00016530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c8  20000000  08015534  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006124  200000c8  080155fc  000170c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200061ec  080155fc  000171ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000170c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003a903  00000000  00000000  000170f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000075e2  00000000  00000000  000519fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003138  00000000  00000000  00058fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000265f  00000000  00000000  0005c118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000995f  00000000  00000000  0005e777  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000395b7  00000000  00000000  000680d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011af29  00000000  00000000  000a168d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001bc5b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000df04  00000000  00000000  001bc5fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001ca500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c8 	.word	0x200000c8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013848 	.word	0x08013848

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000cc 	.word	0x200000cc
 80001cc:	08013848 	.word	0x08013848

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005b4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005b8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005bc:	f003 0301 	and.w	r3, r3, #1
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d013      	beq.n	80005ec <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005c4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005c8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005cc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d00b      	beq.n	80005ec <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005d4:	e000      	b.n	80005d8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005d6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005d8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d0f9      	beq.n	80005d6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005e2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005e6:	687a      	ldr	r2, [r7, #4]
 80005e8:	b2d2      	uxtb	r2, r2
 80005ea:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005ec:	687b      	ldr	r3, [r7, #4]
}
 80005ee:	4618      	mov	r0, r3
 80005f0:	370c      	adds	r7, #12
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
	...

080005fc <program_alarm_RTC>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void program_alarm_RTC(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b092      	sub	sp, #72	@ 0x48
 8000600:	af00      	add	r7, sp, #0
  RTC_AlarmTypeDef sAlarm = {0};
 8000602:	f107 031c 	add.w	r3, r7, #28
 8000606:	222c      	movs	r2, #44	@ 0x2c
 8000608:	2100      	movs	r1, #0
 800060a:	4618      	mov	r0, r3
 800060c:	f012 f8c8 	bl	80127a0 <memset>
  RTC_TimeTypeDef sTime = {0};
 8000610:	f107 0308 	add.w	r3, r7, #8
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]
 800061e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000620:	2300      	movs	r3, #0
 8000622:	607b      	str	r3, [r7, #4]

  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000624:	f107 0308 	add.w	r3, r7, #8
 8000628:	2200      	movs	r2, #0
 800062a:	4619      	mov	r1, r3
 800062c:	481f      	ldr	r0, [pc, #124]	@ (80006ac <program_alarm_RTC+0xb0>)
 800062e:	f007 fc18 	bl	8007e62 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN); // Necesario para desbloquear registros
 8000632:	1d3b      	adds	r3, r7, #4
 8000634:	2200      	movs	r2, #0
 8000636:	4619      	mov	r1, r3
 8000638:	481c      	ldr	r0, [pc, #112]	@ (80006ac <program_alarm_RTC+0xb0>)
 800063a:	f007 fcf5 	bl	8008028 <HAL_RTC_GetDate>

  sAlarm.AlarmTime.Seconds = sTime.Seconds;
 800063e:	7abb      	ldrb	r3, [r7, #10]
 8000640:	77bb      	strb	r3, [r7, #30]
  sAlarm.AlarmTime.Minutes = sTime.Minutes + 1; // +1 Minutos
 8000642:	7a7b      	ldrb	r3, [r7, #9]
 8000644:	3301      	adds	r3, #1
 8000646:	b2db      	uxtb	r3, r3
 8000648:	777b      	strb	r3, [r7, #29]
  sAlarm.AlarmTime.Hours = sTime.Hours;
 800064a:	7a3b      	ldrb	r3, [r7, #8]
 800064c:	773b      	strb	r3, [r7, #28]

  if (sAlarm.AlarmTime.Minutes >= 60) {
 800064e:	7f7b      	ldrb	r3, [r7, #29]
 8000650:	2b3b      	cmp	r3, #59	@ 0x3b
 8000652:	d907      	bls.n	8000664 <program_alarm_RTC+0x68>
    sAlarm.AlarmTime.Minutes -= 60;
 8000654:	7f7b      	ldrb	r3, [r7, #29]
 8000656:	3b3c      	subs	r3, #60	@ 0x3c
 8000658:	b2db      	uxtb	r3, r3
 800065a:	777b      	strb	r3, [r7, #29]
    sAlarm.AlarmTime.Hours += 1;
 800065c:	7f3b      	ldrb	r3, [r7, #28]
 800065e:	3301      	adds	r3, #1
 8000660:	b2db      	uxtb	r3, r3
 8000662:	773b      	strb	r3, [r7, #28]
  }
  if (sAlarm.AlarmTime.Hours >= 24) {
 8000664:	7f3b      	ldrb	r3, [r7, #28]
 8000666:	2b17      	cmp	r3, #23
 8000668:	d903      	bls.n	8000672 <program_alarm_RTC+0x76>
    sAlarm.AlarmTime.Hours -= 24;
 800066a:	7f3b      	ldrb	r3, [r7, #28]
 800066c:	3b18      	subs	r3, #24
 800066e:	b2db      	uxtb	r3, r3
 8000670:	773b      	strb	r3, [r7, #28]
  }

  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY; 
 8000672:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8000676:	633b      	str	r3, [r7, #48]	@ 0x30
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000678:	2300      	movs	r3, #0
 800067a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800067c:	2300      	movs	r3, #0
 800067e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sAlarm.AlarmDateWeekDay = 1;
 8000680:	2301      	movs	r3, #1
 8000682:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
  sAlarm.Alarm = RTC_ALARM_A;
 8000686:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800068a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK) {
 800068c:	f107 031c 	add.w	r3, r7, #28
 8000690:	2200      	movs	r2, #0
 8000692:	4619      	mov	r1, r3
 8000694:	4805      	ldr	r0, [pc, #20]	@ (80006ac <program_alarm_RTC+0xb0>)
 8000696:	f007 fd15 	bl	80080c4 <HAL_RTC_SetAlarm_IT>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <program_alarm_RTC+0xa8>
    Error_Handler();
 80006a0:	f001 f948 	bl	8001934 <Error_Handler>
  }
}
 80006a4:	bf00      	nop
 80006a6:	3748      	adds	r7, #72	@ 0x48
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	200001b4 	.word	0x200001b4

080006b0 <wifi_start>:

static int wifi_start(void)
{
 80006b0:	b5b0      	push	{r4, r5, r7, lr}
 80006b2:	b086      	sub	sp, #24
 80006b4:	af04      	add	r7, sp, #16
	uint8_t  MAC_Addr[6];
 /*Initialize and use WIFI module */
  if(WIFI_Init() ==  WIFI_STATUS_OK)
 80006b6:	f004 f88f 	bl	80047d8 <WIFI_Init>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d123      	bne.n	8000708 <wifi_start+0x58>
  {
    LOG(("ES-WIFI Initialized.\r\n"));
 80006c0:	4814      	ldr	r0, [pc, #80]	@ (8000714 <wifi_start+0x64>)
 80006c2:	f011 ff0b 	bl	80124dc <puts>
    if(WIFI_GetMAC_Address(MAC_Addr) == WIFI_STATUS_OK)
 80006c6:	463b      	mov	r3, r7
 80006c8:	4618      	mov	r0, r3
 80006ca:	f004 f8d3 	bl	8004874 <WIFI_GetMAC_Address>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d113      	bne.n	80006fc <wifi_start+0x4c>
    {
      LOG(("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 80006d4:	783b      	ldrb	r3, [r7, #0]
 80006d6:	4618      	mov	r0, r3
 80006d8:	787b      	ldrb	r3, [r7, #1]
 80006da:	461c      	mov	r4, r3
 80006dc:	78bb      	ldrb	r3, [r7, #2]
 80006de:	461d      	mov	r5, r3
 80006e0:	78fb      	ldrb	r3, [r7, #3]
 80006e2:	793a      	ldrb	r2, [r7, #4]
 80006e4:	7979      	ldrb	r1, [r7, #5]
 80006e6:	9102      	str	r1, [sp, #8]
 80006e8:	9201      	str	r2, [sp, #4]
 80006ea:	9300      	str	r3, [sp, #0]
 80006ec:	462b      	mov	r3, r5
 80006ee:	4622      	mov	r2, r4
 80006f0:	4601      	mov	r1, r0
 80006f2:	4809      	ldr	r0, [pc, #36]	@ (8000718 <wifi_start+0x68>)
 80006f4:	f011 fe8a 	bl	801240c <iprintf>
  }
  else
  {
    return -1;
  }
  return 0;
 80006f8:	2300      	movs	r3, #0
 80006fa:	e007      	b.n	800070c <wifi_start+0x5c>
      LOG(("> ERROR : CANNOT get MAC address\r\n"));
 80006fc:	4807      	ldr	r0, [pc, #28]	@ (800071c <wifi_start+0x6c>)
 80006fe:	f011 feed 	bl	80124dc <puts>
      return -1;
 8000702:	f04f 33ff 	mov.w	r3, #4294967295
 8000706:	e001      	b.n	800070c <wifi_start+0x5c>
    return -1;
 8000708:	f04f 33ff 	mov.w	r3, #4294967295
}
 800070c:	4618      	mov	r0, r3
 800070e:	3708      	adds	r7, #8
 8000710:	46bd      	mov	sp, r7
 8000712:	bdb0      	pop	{r4, r5, r7, pc}
 8000714:	080138a4 	.word	0x080138a4
 8000718:	080138bc 	.word	0x080138bc
 800071c:	080138fc 	.word	0x080138fc

08000720 <wifi_connect>:



int wifi_connect(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af02      	add	r7, sp, #8

  wifi_start();
 8000726:	f7ff ffc3 	bl	80006b0 <wifi_start>

  LOG(("\nConnecting to %s, %s\r\n",SSID,PASSWORD));
 800072a:	4a19      	ldr	r2, [pc, #100]	@ (8000790 <wifi_connect+0x70>)
 800072c:	4919      	ldr	r1, [pc, #100]	@ (8000794 <wifi_connect+0x74>)
 800072e:	481a      	ldr	r0, [pc, #104]	@ (8000798 <wifi_connect+0x78>)
 8000730:	f011 fe6c 	bl	801240c <iprintf>
  if( WIFI_Connect(SSID, PASSWORD, WIFISECURITY) == WIFI_STATUS_OK)
 8000734:	2203      	movs	r2, #3
 8000736:	4916      	ldr	r1, [pc, #88]	@ (8000790 <wifi_connect+0x70>)
 8000738:	4816      	ldr	r0, [pc, #88]	@ (8000794 <wifi_connect+0x74>)
 800073a:	f004 f879 	bl	8004830 <WIFI_Connect>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d11d      	bne.n	8000780 <wifi_connect+0x60>
  {
    if(WIFI_GetIP_Address(IP_Addr) == WIFI_STATUS_OK)
 8000744:	4815      	ldr	r0, [pc, #84]	@ (800079c <wifi_connect+0x7c>)
 8000746:	f004 f8ab 	bl	80048a0 <WIFI_GetIP_Address>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d111      	bne.n	8000774 <wifi_connect+0x54>
    {
      LOG(("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
 8000750:	4b12      	ldr	r3, [pc, #72]	@ (800079c <wifi_connect+0x7c>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	4619      	mov	r1, r3
 8000756:	4b11      	ldr	r3, [pc, #68]	@ (800079c <wifi_connect+0x7c>)
 8000758:	785b      	ldrb	r3, [r3, #1]
 800075a:	461a      	mov	r2, r3
 800075c:	4b0f      	ldr	r3, [pc, #60]	@ (800079c <wifi_connect+0x7c>)
 800075e:	789b      	ldrb	r3, [r3, #2]
 8000760:	4618      	mov	r0, r3
 8000762:	4b0e      	ldr	r3, [pc, #56]	@ (800079c <wifi_connect+0x7c>)
 8000764:	78db      	ldrb	r3, [r3, #3]
 8000766:	9300      	str	r3, [sp, #0]
 8000768:	4603      	mov	r3, r0
 800076a:	480d      	ldr	r0, [pc, #52]	@ (80007a0 <wifi_connect+0x80>)
 800076c:	f011 fe4e 	bl	801240c <iprintf>
  else
  {
		 LOG(("ERROR : es-wifi module NOT connected\r\n"));
     return -1;
  }
  return 0;
 8000770:	2300      	movs	r3, #0
 8000772:	e00a      	b.n	800078a <wifi_connect+0x6a>
		  LOG((" ERROR : es-wifi module CANNOT get IP address\r\n"));
 8000774:	480b      	ldr	r0, [pc, #44]	@ (80007a4 <wifi_connect+0x84>)
 8000776:	f011 feb1 	bl	80124dc <puts>
      return -1;
 800077a:	f04f 33ff 	mov.w	r3, #4294967295
 800077e:	e004      	b.n	800078a <wifi_connect+0x6a>
		 LOG(("ERROR : es-wifi module NOT connected\r\n"));
 8000780:	4809      	ldr	r0, [pc, #36]	@ (80007a8 <wifi_connect+0x88>)
 8000782:	f011 feab 	bl	80124dc <puts>
     return -1;
 8000786:	f04f 33ff 	mov.w	r3, #4294967295
}
 800078a:	4618      	mov	r0, r3
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	08013920 	.word	0x08013920
 8000794:	0801392c 	.word	0x0801392c
 8000798:	08013934 	.word	0x08013934
 800079c:	2000084c 	.word	0x2000084c
 80007a0:	0801394c 	.word	0x0801394c
 80007a4:	08013988 	.word	0x08013988
 80007a8:	080139b8 	.word	0x080139b8

080007ac <send_mqtt_msg>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void send_mqtt_msg(const char *topic, const char *payload)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	f5ad 6d85 	sub.w	sp, sp, #1064	@ 0x428
 80007b2:	af00      	add	r7, sp, #0
 80007b4:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 80007b8:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 80007bc:	6018      	str	r0, [r3, #0]
 80007be:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 80007c2:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 80007c6:	6019      	str	r1, [r3, #0]
  MqttMsg_t m;
  memset(&m, 0, sizeof(m));
 80007c8:	f107 0308 	add.w	r3, r7, #8
 80007cc:	f44f 6284 	mov.w	r2, #1056	@ 0x420
 80007d0:	2100      	movs	r1, #0
 80007d2:	4618      	mov	r0, r3
 80007d4:	f011 ffe4 	bl	80127a0 <memset>
  strncpy(m.topic, topic, MSG_TOPIC_SIZE - 1);
 80007d8:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 80007dc:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 80007e0:	f107 0008 	add.w	r0, r7, #8
 80007e4:	221f      	movs	r2, #31
 80007e6:	6819      	ldr	r1, [r3, #0]
 80007e8:	f011 ffe2 	bl	80127b0 <strncpy>
  strncpy(m.payload, payload, MSG_PAYLOAD_SIZE - 1);
 80007ec:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 80007f0:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 80007f4:	f107 0208 	add.w	r2, r7, #8
 80007f8:	f102 0020 	add.w	r0, r2, #32
 80007fc:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8000800:	6819      	ldr	r1, [r3, #0]
 8000802:	f011 ffd5 	bl	80127b0 <strncpy>
  (void)osMessageQueuePut(qMqttTxHandle, &m, 0, 0);
 8000806:	4b06      	ldr	r3, [pc, #24]	@ (8000820 <send_mqtt_msg+0x74>)
 8000808:	6818      	ldr	r0, [r3, #0]
 800080a:	f107 0108 	add.w	r1, r7, #8
 800080e:	2300      	movs	r3, #0
 8000810:	2200      	movs	r2, #0
 8000812:	f00e fcbf 	bl	800f194 <osMessageQueuePut>
}
 8000816:	bf00      	nop
 8000818:	f507 6785 	add.w	r7, r7, #1064	@ 0x428
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	20000840 	.word	0x20000840

08000824 <build_payload_block>:

static void build_payload_block(char *dst, size_t dst_sz,
                                uint32_t t0_ms, uint16_t fs_hz,
                                uint16_t seq, uint16_t total,
                                const int16_t *z, uint16_t n)
{
 8000824:	b590      	push	{r4, r7, lr}
 8000826:	b08b      	sub	sp, #44	@ 0x2c
 8000828:	af04      	add	r7, sp, #16
 800082a:	60f8      	str	r0, [r7, #12]
 800082c:	60b9      	str	r1, [r7, #8]
 800082e:	607a      	str	r2, [r7, #4]
 8000830:	807b      	strh	r3, [r7, #2]
  // JSON compacto y fragmentado:
  // {"t0":123,"fs":52,"s":0,"n":16,"z":[...]}
  size_t off = 0;
 8000832:	2300      	movs	r3, #0
 8000834:	617b      	str	r3, [r7, #20]
  off += (size_t)snprintf(dst + off, dst_sz - off,
 8000836:	68fa      	ldr	r2, [r7, #12]
 8000838:	697b      	ldr	r3, [r7, #20]
 800083a:	18d0      	adds	r0, r2, r3
 800083c:	68ba      	ldr	r2, [r7, #8]
 800083e:	697b      	ldr	r3, [r7, #20]
 8000840:	1ad4      	subs	r4, r2, r3
 8000842:	887b      	ldrh	r3, [r7, #2]
 8000844:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000846:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8000848:	9102      	str	r1, [sp, #8]
 800084a:	9201      	str	r2, [sp, #4]
 800084c:	9300      	str	r3, [sp, #0]
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	4a22      	ldr	r2, [pc, #136]	@ (80008dc <build_payload_block+0xb8>)
 8000852:	4621      	mov	r1, r4
 8000854:	f011 fe4a 	bl	80124ec <sniprintf>
 8000858:	4603      	mov	r3, r0
 800085a:	461a      	mov	r2, r3
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	4413      	add	r3, r2
 8000860:	617b      	str	r3, [r7, #20]
                          "{\"t0\":%lu,\"fs\":%u,\"s\":%u,\"n\":%u,\"z\":[",
                          (unsigned long)t0_ms, fs_hz, seq, total);

  for (uint16_t i = 0; i < n && off < dst_sz; i++)
 8000862:	2300      	movs	r3, #0
 8000864:	827b      	strh	r3, [r7, #18]
 8000866:	e01c      	b.n	80008a2 <build_payload_block+0x7e>
  {
    off += (size_t)snprintf(dst + off, dst_sz - off,
 8000868:	68fa      	ldr	r2, [r7, #12]
 800086a:	697b      	ldr	r3, [r7, #20]
 800086c:	18d0      	adds	r0, r2, r3
 800086e:	68ba      	ldr	r2, [r7, #8]
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	1ad1      	subs	r1, r2, r3
 8000874:	8a7b      	ldrh	r3, [r7, #18]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d101      	bne.n	800087e <build_payload_block+0x5a>
 800087a:	4c19      	ldr	r4, [pc, #100]	@ (80008e0 <build_payload_block+0xbc>)
 800087c:	e000      	b.n	8000880 <build_payload_block+0x5c>
 800087e:	4c19      	ldr	r4, [pc, #100]	@ (80008e4 <build_payload_block+0xc0>)
                            (i == 0) ? "%d" : ",%d", (int)z[i]);
 8000880:	8a7b      	ldrh	r3, [r7, #18]
 8000882:	005b      	lsls	r3, r3, #1
 8000884:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000886:	4413      	add	r3, r2
 8000888:	f9b3 3000 	ldrsh.w	r3, [r3]
    off += (size_t)snprintf(dst + off, dst_sz - off,
 800088c:	4622      	mov	r2, r4
 800088e:	f011 fe2d 	bl	80124ec <sniprintf>
 8000892:	4603      	mov	r3, r0
 8000894:	461a      	mov	r2, r3
 8000896:	697b      	ldr	r3, [r7, #20]
 8000898:	4413      	add	r3, r2
 800089a:	617b      	str	r3, [r7, #20]
  for (uint16_t i = 0; i < n && off < dst_sz; i++)
 800089c:	8a7b      	ldrh	r3, [r7, #18]
 800089e:	3301      	adds	r3, #1
 80008a0:	827b      	strh	r3, [r7, #18]
 80008a2:	8a7a      	ldrh	r2, [r7, #18]
 80008a4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d203      	bcs.n	80008b2 <build_payload_block+0x8e>
 80008aa:	697a      	ldr	r2, [r7, #20]
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	429a      	cmp	r2, r3
 80008b0:	d3da      	bcc.n	8000868 <build_payload_block+0x44>
  }

  (void)snprintf(dst + off, (off < dst_sz) ? (dst_sz - off) : 0, "]}");
 80008b2:	68fa      	ldr	r2, [r7, #12]
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	18d0      	adds	r0, r2, r3
 80008b8:	697a      	ldr	r2, [r7, #20]
 80008ba:	68bb      	ldr	r3, [r7, #8]
 80008bc:	429a      	cmp	r2, r3
 80008be:	d203      	bcs.n	80008c8 <build_payload_block+0xa4>
 80008c0:	68ba      	ldr	r2, [r7, #8]
 80008c2:	697b      	ldr	r3, [r7, #20]
 80008c4:	1ad3      	subs	r3, r2, r3
 80008c6:	e000      	b.n	80008ca <build_payload_block+0xa6>
 80008c8:	2300      	movs	r3, #0
 80008ca:	4a07      	ldr	r2, [pc, #28]	@ (80008e8 <build_payload_block+0xc4>)
 80008cc:	4619      	mov	r1, r3
 80008ce:	f011 fe0d 	bl	80124ec <sniprintf>
}
 80008d2:	bf00      	nop
 80008d4:	371c      	adds	r7, #28
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd90      	pop	{r4, r7, pc}
 80008da:	bf00      	nop
 80008dc:	080139e0 	.word	0x080139e0
 80008e0:	08013a08 	.word	0x08013a08
 80008e4:	08013a0c 	.word	0x08013a0c
 80008e8:	08013a10 	.word	0x08013a10

080008ec <now_ms>:

/* Timestamp simple (ms desde arranque) */
static uint32_t now_ms(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  return (uint32_t)HAL_GetTick();
 80008f0:	f004 f858 	bl	80049a4 <HAL_GetTick>
 80008f4:	4603      	mov	r3, r0
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	bd80      	pop	{r7, pc}
	...

080008fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000900:	f004 f824 	bl	800494c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000904:	f000 f888 	bl	8000a18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000908:	f000 fae4 	bl	8000ed4 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 800090c:	f000 f8e8 	bl	8000ae0 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 8000910:	f000 f91e 	bl	8000b50 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8000914:	f000 f95c 	bl	8000bd0 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 8000918:	f000 fa10 	bl	8000d3c <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800091c:	f000 fa4c 	bl	8000db8 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000920:	f000 fa7a 	bl	8000e18 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000924:	f000 faa8 	bl	8000e78 <MX_USB_OTG_FS_PCD_Init>
  MX_RTC_Init();
 8000928:	f000 f978 	bl	8000c1c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

	printf("--- [BOOT] Forzando Reinicio Fisico del WiFi ---\r\n");
 800092c:	4827      	ldr	r0, [pc, #156]	@ (80009cc <main+0xd0>)
 800092e:	f011 fdd5 	bl	80124dc <puts>

	// Bajar el pin de Reset (Apagar módulo)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 8000932:	2200      	movs	r2, #0
 8000934:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000938:	4825      	ldr	r0, [pc, #148]	@ (80009d0 <main+0xd4>)
 800093a:	f004 fd7b 	bl	8005434 <HAL_GPIO_WritePin>
	HAL_Delay(500); // Esperar medio segundo apagado
 800093e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000942:	f004 f83b 	bl	80049bc <HAL_Delay>

	// Subir el pin de Reset (Encender módulo)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 8000946:	2201      	movs	r2, #1
 8000948:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800094c:	4820      	ldr	r0, [pc, #128]	@ (80009d0 <main+0xd4>)
 800094e:	f004 fd71 	bl	8005434 <HAL_GPIO_WritePin>
	HAL_Delay(1000); // Esperar 1s a que arranque su sistema interno
 8000952:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000956:	f004 f831 	bl	80049bc <HAL_Delay>

	printf("--- [BOOT] WiFi Reiniciado. Iniciando Kernel... ---\r\n");
 800095a:	481e      	ldr	r0, [pc, #120]	@ (80009d4 <main+0xd8>)
 800095c:	f011 fdbe 	bl	80124dc <puts>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000960:	f00e f9a0 	bl	800eca4 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of qMqttTx */
  qMqttTxHandle = osMessageQueueNew (16, 160, &qMqttTx_attributes);
 8000964:	4a1c      	ldr	r2, [pc, #112]	@ (80009d8 <main+0xdc>)
 8000966:	21a0      	movs	r1, #160	@ 0xa0
 8000968:	2010      	movs	r0, #16
 800096a:	f00e fb9f 	bl	800f0ac <osMessageQueueNew>
 800096e:	4603      	mov	r3, r0
 8000970:	4a1a      	ldr	r2, [pc, #104]	@ (80009dc <main+0xe0>)
 8000972:	6013      	str	r3, [r2, #0]

  /* creation of qCmdRx */
  qCmdRxHandle = osMessageQueueNew (5, sizeof(uint8_t), &qCmdRx_attributes);
 8000974:	4a1a      	ldr	r2, [pc, #104]	@ (80009e0 <main+0xe4>)
 8000976:	2101      	movs	r1, #1
 8000978:	2005      	movs	r0, #5
 800097a:	f00e fb97 	bl	800f0ac <osMessageQueueNew>
 800097e:	4603      	mov	r3, r0
 8000980:	4a18      	ldr	r2, [pc, #96]	@ (80009e4 <main+0xe8>)
 8000982:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of WifiTask */
  WifiTaskHandle = osThreadNew(StartWifiTask, NULL, &WifiTask_attributes);
 8000984:	4a18      	ldr	r2, [pc, #96]	@ (80009e8 <main+0xec>)
 8000986:	2100      	movs	r1, #0
 8000988:	4818      	ldr	r0, [pc, #96]	@ (80009ec <main+0xf0>)
 800098a:	f00e f9d5 	bl	800ed38 <osThreadNew>
 800098e:	4603      	mov	r3, r0
 8000990:	4a17      	ldr	r2, [pc, #92]	@ (80009f0 <main+0xf4>)
 8000992:	6013      	str	r3, [r2, #0]

  /* creation of MQTT_Task */
  MQTT_TaskHandle = osThreadNew(MQTT_TaskFun, NULL, &MQTT_Task_attributes);
 8000994:	4a17      	ldr	r2, [pc, #92]	@ (80009f4 <main+0xf8>)
 8000996:	2100      	movs	r1, #0
 8000998:	4817      	ldr	r0, [pc, #92]	@ (80009f8 <main+0xfc>)
 800099a:	f00e f9cd 	bl	800ed38 <osThreadNew>
 800099e:	4603      	mov	r3, r0
 80009a0:	4a16      	ldr	r2, [pc, #88]	@ (80009fc <main+0x100>)
 80009a2:	6013      	str	r3, [r2, #0]

  /* creation of task_envRead */
  task_envReadHandle = osThreadNew(task_envReadFunc, NULL, &task_envRead_attributes);
 80009a4:	4a16      	ldr	r2, [pc, #88]	@ (8000a00 <main+0x104>)
 80009a6:	2100      	movs	r1, #0
 80009a8:	4816      	ldr	r0, [pc, #88]	@ (8000a04 <main+0x108>)
 80009aa:	f00e f9c5 	bl	800ed38 <osThreadNew>
 80009ae:	4603      	mov	r3, r0
 80009b0:	4a15      	ldr	r2, [pc, #84]	@ (8000a08 <main+0x10c>)
 80009b2:	6013      	str	r3, [r2, #0]

  /* creation of Accel_Task */
  Accel_TaskHandle = osThreadNew(Accel_task_fun, NULL, &Accel_Task_attributes);
 80009b4:	4a15      	ldr	r2, [pc, #84]	@ (8000a0c <main+0x110>)
 80009b6:	2100      	movs	r1, #0
 80009b8:	4815      	ldr	r0, [pc, #84]	@ (8000a10 <main+0x114>)
 80009ba:	f00e f9bd 	bl	800ed38 <osThreadNew>
 80009be:	4603      	mov	r3, r0
 80009c0:	4a14      	ldr	r2, [pc, #80]	@ (8000a14 <main+0x118>)
 80009c2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80009c4:	f00e f992 	bl	800ecec <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009c8:	bf00      	nop
 80009ca:	e7fd      	b.n	80009c8 <main+0xcc>
 80009cc:	08013a14 	.word	0x08013a14
 80009d0:	48001000 	.word	0x48001000
 80009d4:	08013a48 	.word	0x08013a48
 80009d8:	08015104 	.word	0x08015104
 80009dc:	20000840 	.word	0x20000840
 80009e0:	0801511c 	.word	0x0801511c
 80009e4:	20000844 	.word	0x20000844
 80009e8:	08015074 	.word	0x08015074
 80009ec:	08001309 	.word	0x08001309
 80009f0:	20000830 	.word	0x20000830
 80009f4:	08015098 	.word	0x08015098
 80009f8:	08001371 	.word	0x08001371
 80009fc:	20000834 	.word	0x20000834
 8000a00:	080150bc 	.word	0x080150bc
 8000a04:	08001499 	.word	0x08001499
 8000a08:	20000838 	.word	0x20000838
 8000a0c:	080150e0 	.word	0x080150e0
 8000a10:	08001665 	.word	0x08001665
 8000a14:	2000083c 	.word	0x2000083c

08000a18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b096      	sub	sp, #88	@ 0x58
 8000a1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a1e:	f107 0314 	add.w	r3, r7, #20
 8000a22:	2244      	movs	r2, #68	@ 0x44
 8000a24:	2100      	movs	r1, #0
 8000a26:	4618      	mov	r0, r3
 8000a28:	f011 feba 	bl	80127a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a2c:	463b      	mov	r3, r7
 8000a2e:	2200      	movs	r2, #0
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	605a      	str	r2, [r3, #4]
 8000a34:	609a      	str	r2, [r3, #8]
 8000a36:	60da      	str	r2, [r3, #12]
 8000a38:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000a3a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000a3e:	f005 fccb 	bl	80063d8 <HAL_PWREx_ControlVoltageScaling>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000a48:	f000 ff74 	bl	8001934 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000a4c:	f005 fca6 	bl	800639c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000a50:	4b22      	ldr	r3, [pc, #136]	@ (8000adc <SystemClock_Config+0xc4>)
 8000a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000a56:	4a21      	ldr	r2, [pc, #132]	@ (8000adc <SystemClock_Config+0xc4>)
 8000a58:	f023 0318 	bic.w	r3, r3, #24
 8000a5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8000a60:	231c      	movs	r3, #28
 8000a62:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000a64:	2301      	movs	r3, #1
 8000a66:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000a70:	2300      	movs	r3, #0
 8000a72:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000a74:	2360      	movs	r3, #96	@ 0x60
 8000a76:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a78:	2302      	movs	r3, #2
 8000a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a80:	2301      	movs	r3, #1
 8000a82:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000a84:	2328      	movs	r3, #40	@ 0x28
 8000a86:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000a88:	2307      	movs	r3, #7
 8000a8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a8c:	2302      	movs	r3, #2
 8000a8e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a90:	2302      	movs	r3, #2
 8000a92:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a94:	f107 0314 	add.w	r3, r7, #20
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f005 fdbf 	bl	800661c <HAL_RCC_OscConfig>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000aa4:	f000 ff46 	bl	8001934 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aa8:	230f      	movs	r3, #15
 8000aaa:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aac:	2303      	movs	r3, #3
 8000aae:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000abc:	463b      	mov	r3, r7
 8000abe:	2104      	movs	r1, #4
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f006 f987 	bl	8006dd4 <HAL_RCC_ClockConfig>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000acc:	f000 ff32 	bl	8001934 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000ad0:	f006 fec0 	bl	8007854 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000ad4:	bf00      	nop
 8000ad6:	3758      	adds	r7, #88	@ 0x58
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	40021000 	.word	0x40021000

08000ae0 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000ae4:	4b18      	ldr	r3, [pc, #96]	@ (8000b48 <MX_DFSDM1_Init+0x68>)
 8000ae6:	4a19      	ldr	r2, [pc, #100]	@ (8000b4c <MX_DFSDM1_Init+0x6c>)
 8000ae8:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000aea:	4b17      	ldr	r3, [pc, #92]	@ (8000b48 <MX_DFSDM1_Init+0x68>)
 8000aec:	2201      	movs	r2, #1
 8000aee:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000af0:	4b15      	ldr	r3, [pc, #84]	@ (8000b48 <MX_DFSDM1_Init+0x68>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000af6:	4b14      	ldr	r3, [pc, #80]	@ (8000b48 <MX_DFSDM1_Init+0x68>)
 8000af8:	2202      	movs	r2, #2
 8000afa:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000afc:	4b12      	ldr	r3, [pc, #72]	@ (8000b48 <MX_DFSDM1_Init+0x68>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000b02:	4b11      	ldr	r3, [pc, #68]	@ (8000b48 <MX_DFSDM1_Init+0x68>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000b08:	4b0f      	ldr	r3, [pc, #60]	@ (8000b48 <MX_DFSDM1_Init+0x68>)
 8000b0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b0e:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000b10:	4b0d      	ldr	r3, [pc, #52]	@ (8000b48 <MX_DFSDM1_Init+0x68>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000b16:	4b0c      	ldr	r3, [pc, #48]	@ (8000b48 <MX_DFSDM1_Init+0x68>)
 8000b18:	2204      	movs	r2, #4
 8000b1a:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b48 <MX_DFSDM1_Init+0x68>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000b22:	4b09      	ldr	r3, [pc, #36]	@ (8000b48 <MX_DFSDM1_Init+0x68>)
 8000b24:	2201      	movs	r2, #1
 8000b26:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000b28:	4b07      	ldr	r3, [pc, #28]	@ (8000b48 <MX_DFSDM1_Init+0x68>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8000b2e:	4b06      	ldr	r3, [pc, #24]	@ (8000b48 <MX_DFSDM1_Init+0x68>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000b34:	4804      	ldr	r0, [pc, #16]	@ (8000b48 <MX_DFSDM1_Init+0x68>)
 8000b36:	f004 f879 	bl	8004c2c <HAL_DFSDM_ChannelInit>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8000b40:	f000 fef8 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000b44:	bf00      	nop
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	200000e4 	.word	0x200000e4
 8000b4c:	40016020 	.word	0x40016020

08000b50 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000b54:	4b1b      	ldr	r3, [pc, #108]	@ (8000bc4 <MX_I2C2_Init+0x74>)
 8000b56:	4a1c      	ldr	r2, [pc, #112]	@ (8000bc8 <MX_I2C2_Init+0x78>)
 8000b58:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8000b5a:	4b1a      	ldr	r3, [pc, #104]	@ (8000bc4 <MX_I2C2_Init+0x74>)
 8000b5c:	4a1b      	ldr	r2, [pc, #108]	@ (8000bcc <MX_I2C2_Init+0x7c>)
 8000b5e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000b60:	4b18      	ldr	r3, [pc, #96]	@ (8000bc4 <MX_I2C2_Init+0x74>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b66:	4b17      	ldr	r3, [pc, #92]	@ (8000bc4 <MX_I2C2_Init+0x74>)
 8000b68:	2201      	movs	r2, #1
 8000b6a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b6c:	4b15      	ldr	r3, [pc, #84]	@ (8000bc4 <MX_I2C2_Init+0x74>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000b72:	4b14      	ldr	r3, [pc, #80]	@ (8000bc4 <MX_I2C2_Init+0x74>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b78:	4b12      	ldr	r3, [pc, #72]	@ (8000bc4 <MX_I2C2_Init+0x74>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b7e:	4b11      	ldr	r3, [pc, #68]	@ (8000bc4 <MX_I2C2_Init+0x74>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b84:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc4 <MX_I2C2_Init+0x74>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b8a:	480e      	ldr	r0, [pc, #56]	@ (8000bc4 <MX_I2C2_Init+0x74>)
 8000b8c:	f004 fc82 	bl	8005494 <HAL_I2C_Init>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000b96:	f000 fecd 	bl	8001934 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	4809      	ldr	r0, [pc, #36]	@ (8000bc4 <MX_I2C2_Init+0x74>)
 8000b9e:	f005 fa33 	bl	8006008 <HAL_I2CEx_ConfigAnalogFilter>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000ba8:	f000 fec4 	bl	8001934 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000bac:	2100      	movs	r1, #0
 8000bae:	4805      	ldr	r0, [pc, #20]	@ (8000bc4 <MX_I2C2_Init+0x74>)
 8000bb0:	f005 fa75 	bl	800609e <HAL_I2CEx_ConfigDigitalFilter>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000bba:	f000 febb 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000bbe:	bf00      	nop
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	2000011c 	.word	0x2000011c
 8000bc8:	40005800 	.word	0x40005800
 8000bcc:	10d19ce4 	.word	0x10d19ce4

08000bd0 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000bd4:	4b0f      	ldr	r3, [pc, #60]	@ (8000c14 <MX_QUADSPI_Init+0x44>)
 8000bd6:	4a10      	ldr	r2, [pc, #64]	@ (8000c18 <MX_QUADSPI_Init+0x48>)
 8000bd8:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8000bda:	4b0e      	ldr	r3, [pc, #56]	@ (8000c14 <MX_QUADSPI_Init+0x44>)
 8000bdc:	2202      	movs	r2, #2
 8000bde:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000be0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c14 <MX_QUADSPI_Init+0x44>)
 8000be2:	2204      	movs	r2, #4
 8000be4:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000be6:	4b0b      	ldr	r3, [pc, #44]	@ (8000c14 <MX_QUADSPI_Init+0x44>)
 8000be8:	2210      	movs	r2, #16
 8000bea:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8000bec:	4b09      	ldr	r3, [pc, #36]	@ (8000c14 <MX_QUADSPI_Init+0x44>)
 8000bee:	2217      	movs	r2, #23
 8000bf0:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000bf2:	4b08      	ldr	r3, [pc, #32]	@ (8000c14 <MX_QUADSPI_Init+0x44>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000bf8:	4b06      	ldr	r3, [pc, #24]	@ (8000c14 <MX_QUADSPI_Init+0x44>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000bfe:	4805      	ldr	r0, [pc, #20]	@ (8000c14 <MX_QUADSPI_Init+0x44>)
 8000c00:	f005 fc50 	bl	80064a4 <HAL_QSPI_Init>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000c0a:	f000 fe93 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	20000170 	.word	0x20000170
 8000c18:	a0001000 	.word	0xa0001000

08000c1c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b092      	sub	sp, #72	@ 0x48
 8000c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000c22:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000c26:	2200      	movs	r2, #0
 8000c28:	601a      	str	r2, [r3, #0]
 8000c2a:	605a      	str	r2, [r3, #4]
 8000c2c:	609a      	str	r2, [r3, #8]
 8000c2e:	60da      	str	r2, [r3, #12]
 8000c30:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000c32:	2300      	movs	r3, #0
 8000c34:	633b      	str	r3, [r7, #48]	@ 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 8000c36:	1d3b      	adds	r3, r7, #4
 8000c38:	222c      	movs	r2, #44	@ 0x2c
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f011 fdaf 	bl	80127a0 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000c42:	4b3c      	ldr	r3, [pc, #240]	@ (8000d34 <MX_RTC_Init+0x118>)
 8000c44:	4a3c      	ldr	r2, [pc, #240]	@ (8000d38 <MX_RTC_Init+0x11c>)
 8000c46:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000c48:	4b3a      	ldr	r3, [pc, #232]	@ (8000d34 <MX_RTC_Init+0x118>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000c4e:	4b39      	ldr	r3, [pc, #228]	@ (8000d34 <MX_RTC_Init+0x118>)
 8000c50:	227f      	movs	r2, #127	@ 0x7f
 8000c52:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000c54:	4b37      	ldr	r3, [pc, #220]	@ (8000d34 <MX_RTC_Init+0x118>)
 8000c56:	22ff      	movs	r2, #255	@ 0xff
 8000c58:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000c5a:	4b36      	ldr	r3, [pc, #216]	@ (8000d34 <MX_RTC_Init+0x118>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000c60:	4b34      	ldr	r3, [pc, #208]	@ (8000d34 <MX_RTC_Init+0x118>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000c66:	4b33      	ldr	r3, [pc, #204]	@ (8000d34 <MX_RTC_Init+0x118>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000c6c:	4b31      	ldr	r3, [pc, #196]	@ (8000d34 <MX_RTC_Init+0x118>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000c72:	4830      	ldr	r0, [pc, #192]	@ (8000d34 <MX_RTC_Init+0x118>)
 8000c74:	f006 ffd0 	bl	8007c18 <HAL_RTC_Init>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8000c7e:	f000 fe59 	bl	8001934 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000c82:	2300      	movs	r3, #0
 8000c84:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  sTime.Minutes = 0x0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  sTime.Seconds = 0x0;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000c94:	2300      	movs	r3, #0
 8000c96:	643b      	str	r3, [r7, #64]	@ 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000c9c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	4823      	ldr	r0, [pc, #140]	@ (8000d34 <MX_RTC_Init+0x118>)
 8000ca6:	f007 f83f 	bl	8007d28 <HAL_RTC_SetTime>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <MX_RTC_Init+0x98>
  {
    Error_Handler();
 8000cb0:	f000 fe40 	bl	8001934 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  sDate.Month = RTC_MONTH_JANUARY;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  sDate.Date = 0x1;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  sDate.Year = 0x0;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000ccc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	4817      	ldr	r0, [pc, #92]	@ (8000d34 <MX_RTC_Init+0x118>)
 8000cd6:	f007 f920 	bl	8007f1a <HAL_RTC_SetDate>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8000ce0:	f000 fe28 	bl	8001934 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000cec:	2300      	movs	r3, #0
 8000cee:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000d00:	2300      	movs	r3, #0
 8000d02:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000d04:	2300      	movs	r3, #0
 8000d06:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmDateWeekDay = 0x1;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 8000d0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000d14:	1d3b      	adds	r3, r7, #4
 8000d16:	2201      	movs	r2, #1
 8000d18:	4619      	mov	r1, r3
 8000d1a:	4806      	ldr	r0, [pc, #24]	@ (8000d34 <MX_RTC_Init+0x118>)
 8000d1c:	f007 f9d2 	bl	80080c4 <HAL_RTC_SetAlarm_IT>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <MX_RTC_Init+0x10e>
  {
    Error_Handler();
 8000d26:	f000 fe05 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000d2a:	bf00      	nop
 8000d2c:	3748      	adds	r7, #72	@ 0x48
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	200001b4 	.word	0x200001b4
 8000d38:	40002800 	.word	0x40002800

08000d3c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000d40:	4b1b      	ldr	r3, [pc, #108]	@ (8000db0 <MX_SPI3_Init+0x74>)
 8000d42:	4a1c      	ldr	r2, [pc, #112]	@ (8000db4 <MX_SPI3_Init+0x78>)
 8000d44:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000d46:	4b1a      	ldr	r3, [pc, #104]	@ (8000db0 <MX_SPI3_Init+0x74>)
 8000d48:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000d4c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000d4e:	4b18      	ldr	r3, [pc, #96]	@ (8000db0 <MX_SPI3_Init+0x74>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000d54:	4b16      	ldr	r3, [pc, #88]	@ (8000db0 <MX_SPI3_Init+0x74>)
 8000d56:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000d5a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d5c:	4b14      	ldr	r3, [pc, #80]	@ (8000db0 <MX_SPI3_Init+0x74>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d62:	4b13      	ldr	r3, [pc, #76]	@ (8000db0 <MX_SPI3_Init+0x74>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000d68:	4b11      	ldr	r3, [pc, #68]	@ (8000db0 <MX_SPI3_Init+0x74>)
 8000d6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d6e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000d70:	4b0f      	ldr	r3, [pc, #60]	@ (8000db0 <MX_SPI3_Init+0x74>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d76:	4b0e      	ldr	r3, [pc, #56]	@ (8000db0 <MX_SPI3_Init+0x74>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000db0 <MX_SPI3_Init+0x74>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d82:	4b0b      	ldr	r3, [pc, #44]	@ (8000db0 <MX_SPI3_Init+0x74>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000d88:	4b09      	ldr	r3, [pc, #36]	@ (8000db0 <MX_SPI3_Init+0x74>)
 8000d8a:	2207      	movs	r2, #7
 8000d8c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d8e:	4b08      	ldr	r3, [pc, #32]	@ (8000db0 <MX_SPI3_Init+0x74>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d94:	4b06      	ldr	r3, [pc, #24]	@ (8000db0 <MX_SPI3_Init+0x74>)
 8000d96:	2208      	movs	r2, #8
 8000d98:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000d9a:	4805      	ldr	r0, [pc, #20]	@ (8000db0 <MX_SPI3_Init+0x74>)
 8000d9c:	f007 fbee 	bl	800857c <HAL_SPI_Init>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000da6:	f000 fdc5 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000daa:	bf00      	nop
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	200001d8 	.word	0x200001d8
 8000db4:	40003c00 	.word	0x40003c00

08000db8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000dbc:	4b14      	ldr	r3, [pc, #80]	@ (8000e10 <MX_USART1_UART_Init+0x58>)
 8000dbe:	4a15      	ldr	r2, [pc, #84]	@ (8000e14 <MX_USART1_UART_Init+0x5c>)
 8000dc0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000dc2:	4b13      	ldr	r3, [pc, #76]	@ (8000e10 <MX_USART1_UART_Init+0x58>)
 8000dc4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000dc8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dca:	4b11      	ldr	r3, [pc, #68]	@ (8000e10 <MX_USART1_UART_Init+0x58>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000dd0:	4b0f      	ldr	r3, [pc, #60]	@ (8000e10 <MX_USART1_UART_Init+0x58>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dd6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e10 <MX_USART1_UART_Init+0x58>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ddc:	4b0c      	ldr	r3, [pc, #48]	@ (8000e10 <MX_USART1_UART_Init+0x58>)
 8000dde:	220c      	movs	r2, #12
 8000de0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000de2:	4b0b      	ldr	r3, [pc, #44]	@ (8000e10 <MX_USART1_UART_Init+0x58>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000de8:	4b09      	ldr	r3, [pc, #36]	@ (8000e10 <MX_USART1_UART_Init+0x58>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dee:	4b08      	ldr	r3, [pc, #32]	@ (8000e10 <MX_USART1_UART_Init+0x58>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000df4:	4b06      	ldr	r3, [pc, #24]	@ (8000e10 <MX_USART1_UART_Init+0x58>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000dfa:	4805      	ldr	r0, [pc, #20]	@ (8000e10 <MX_USART1_UART_Init+0x58>)
 8000dfc:	f009 f9b0 	bl	800a160 <HAL_UART_Init>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000e06:	f000 fd95 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e0a:	bf00      	nop
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	2000023c 	.word	0x2000023c
 8000e14:	40013800 	.word	0x40013800

08000e18 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e1c:	4b14      	ldr	r3, [pc, #80]	@ (8000e70 <MX_USART3_UART_Init+0x58>)
 8000e1e:	4a15      	ldr	r2, [pc, #84]	@ (8000e74 <MX_USART3_UART_Init+0x5c>)
 8000e20:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e22:	4b13      	ldr	r3, [pc, #76]	@ (8000e70 <MX_USART3_UART_Init+0x58>)
 8000e24:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e28:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e2a:	4b11      	ldr	r3, [pc, #68]	@ (8000e70 <MX_USART3_UART_Init+0x58>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e30:	4b0f      	ldr	r3, [pc, #60]	@ (8000e70 <MX_USART3_UART_Init+0x58>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e36:	4b0e      	ldr	r3, [pc, #56]	@ (8000e70 <MX_USART3_UART_Init+0x58>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e70 <MX_USART3_UART_Init+0x58>)
 8000e3e:	220c      	movs	r2, #12
 8000e40:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e42:	4b0b      	ldr	r3, [pc, #44]	@ (8000e70 <MX_USART3_UART_Init+0x58>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e48:	4b09      	ldr	r3, [pc, #36]	@ (8000e70 <MX_USART3_UART_Init+0x58>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e4e:	4b08      	ldr	r3, [pc, #32]	@ (8000e70 <MX_USART3_UART_Init+0x58>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e54:	4b06      	ldr	r3, [pc, #24]	@ (8000e70 <MX_USART3_UART_Init+0x58>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e5a:	4805      	ldr	r0, [pc, #20]	@ (8000e70 <MX_USART3_UART_Init+0x58>)
 8000e5c:	f009 f980 	bl	800a160 <HAL_UART_Init>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000e66:	f000 fd65 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e6a:	bf00      	nop
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	200002c4 	.word	0x200002c4
 8000e74:	40004800 	.word	0x40004800

08000e78 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000e7c:	4b14      	ldr	r3, [pc, #80]	@ (8000ed0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e7e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000e82:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000e84:	4b12      	ldr	r3, [pc, #72]	@ (8000ed0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e86:	2206      	movs	r2, #6
 8000e88:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000e8a:	4b11      	ldr	r3, [pc, #68]	@ (8000ed0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e8c:	2202      	movs	r2, #2
 8000e8e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000e90:	4b0f      	ldr	r3, [pc, #60]	@ (8000ed0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e92:	2202      	movs	r2, #2
 8000e94:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000e96:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000ea8:	4b09      	ldr	r3, [pc, #36]	@ (8000ed0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000eae:	4b08      	ldr	r3, [pc, #32]	@ (8000ed0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000eb4:	4b06      	ldr	r3, [pc, #24]	@ (8000ed0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000eba:	4805      	ldr	r0, [pc, #20]	@ (8000ed0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ebc:	f005 f93b 	bl	8006136 <HAL_PCD_Init>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000ec6:	f000 fd35 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	2000034c 	.word	0x2000034c

08000ed4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b08a      	sub	sp, #40	@ 0x28
 8000ed8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eda:	f107 0314 	add.w	r3, r7, #20
 8000ede:	2200      	movs	r2, #0
 8000ee0:	601a      	str	r2, [r3, #0]
 8000ee2:	605a      	str	r2, [r3, #4]
 8000ee4:	609a      	str	r2, [r3, #8]
 8000ee6:	60da      	str	r2, [r3, #12]
 8000ee8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000eea:	4bbd      	ldr	r3, [pc, #756]	@ (80011e0 <MX_GPIO_Init+0x30c>)
 8000eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eee:	4abc      	ldr	r2, [pc, #752]	@ (80011e0 <MX_GPIO_Init+0x30c>)
 8000ef0:	f043 0310 	orr.w	r3, r3, #16
 8000ef4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ef6:	4bba      	ldr	r3, [pc, #744]	@ (80011e0 <MX_GPIO_Init+0x30c>)
 8000ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000efa:	f003 0310 	and.w	r3, r3, #16
 8000efe:	613b      	str	r3, [r7, #16]
 8000f00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f02:	4bb7      	ldr	r3, [pc, #732]	@ (80011e0 <MX_GPIO_Init+0x30c>)
 8000f04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f06:	4ab6      	ldr	r2, [pc, #728]	@ (80011e0 <MX_GPIO_Init+0x30c>)
 8000f08:	f043 0304 	orr.w	r3, r3, #4
 8000f0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f0e:	4bb4      	ldr	r3, [pc, #720]	@ (80011e0 <MX_GPIO_Init+0x30c>)
 8000f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f12:	f003 0304 	and.w	r3, r3, #4
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f1a:	4bb1      	ldr	r3, [pc, #708]	@ (80011e0 <MX_GPIO_Init+0x30c>)
 8000f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f1e:	4ab0      	ldr	r2, [pc, #704]	@ (80011e0 <MX_GPIO_Init+0x30c>)
 8000f20:	f043 0301 	orr.w	r3, r3, #1
 8000f24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f26:	4bae      	ldr	r3, [pc, #696]	@ (80011e0 <MX_GPIO_Init+0x30c>)
 8000f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f2a:	f003 0301 	and.w	r3, r3, #1
 8000f2e:	60bb      	str	r3, [r7, #8]
 8000f30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f32:	4bab      	ldr	r3, [pc, #684]	@ (80011e0 <MX_GPIO_Init+0x30c>)
 8000f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f36:	4aaa      	ldr	r2, [pc, #680]	@ (80011e0 <MX_GPIO_Init+0x30c>)
 8000f38:	f043 0302 	orr.w	r3, r3, #2
 8000f3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f3e:	4ba8      	ldr	r3, [pc, #672]	@ (80011e0 <MX_GPIO_Init+0x30c>)
 8000f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f42:	f003 0302 	and.w	r3, r3, #2
 8000f46:	607b      	str	r3, [r7, #4]
 8000f48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f4a:	4ba5      	ldr	r3, [pc, #660]	@ (80011e0 <MX_GPIO_Init+0x30c>)
 8000f4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f4e:	4aa4      	ldr	r2, [pc, #656]	@ (80011e0 <MX_GPIO_Init+0x30c>)
 8000f50:	f043 0308 	orr.w	r3, r3, #8
 8000f54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f56:	4ba2      	ldr	r3, [pc, #648]	@ (80011e0 <MX_GPIO_Init+0x30c>)
 8000f58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f5a:	f003 0308 	and.w	r3, r3, #8
 8000f5e:	603b      	str	r3, [r7, #0]
 8000f60:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000f62:	2200      	movs	r2, #0
 8000f64:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8000f68:	489e      	ldr	r0, [pc, #632]	@ (80011e4 <MX_GPIO_Init+0x310>)
 8000f6a:	f004 fa63 	bl	8005434 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000f6e:	2200      	movs	r2, #0
 8000f70:	f248 1104 	movw	r1, #33028	@ 0x8104
 8000f74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f78:	f004 fa5c 	bl	8005434 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|UserLabel_Pin
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	f24f 0114 	movw	r1, #61460	@ 0xf014
 8000f82:	4899      	ldr	r0, [pc, #612]	@ (80011e8 <MX_GPIO_Init+0x314>)
 8000f84:	f004 fa56 	bl	8005434 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	f241 0181 	movw	r1, #4225	@ 0x1081
 8000f8e:	4897      	ldr	r0, [pc, #604]	@ (80011ec <MX_GPIO_Init+0x318>)
 8000f90:	f004 fa50 	bl	8005434 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000f94:	2201      	movs	r2, #1
 8000f96:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f9a:	4894      	ldr	r0, [pc, #592]	@ (80011ec <MX_GPIO_Init+0x318>)
 8000f9c:	f004 fa4a 	bl	8005434 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8000fa6:	4892      	ldr	r0, [pc, #584]	@ (80011f0 <MX_GPIO_Init+0x31c>)
 8000fa8:	f004 fa44 	bl	8005434 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000fac:	2201      	movs	r2, #1
 8000fae:	2120      	movs	r1, #32
 8000fb0:	488d      	ldr	r0, [pc, #564]	@ (80011e8 <MX_GPIO_Init+0x314>)
 8000fb2:	f004 fa3f 	bl	8005434 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	2101      	movs	r1, #1
 8000fba:	488a      	ldr	r0, [pc, #552]	@ (80011e4 <MX_GPIO_Init+0x310>)
 8000fbc:	f004 fa3a 	bl	8005434 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000fc0:	f240 1315 	movw	r3, #277	@ 0x115
 8000fc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fd2:	f107 0314 	add.w	r3, r7, #20
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4882      	ldr	r0, [pc, #520]	@ (80011e4 <MX_GPIO_Init+0x310>)
 8000fda:	f003 ff75 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000fde:	236a      	movs	r3, #106	@ 0x6a
 8000fe0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fe2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fe6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fec:	f107 0314 	add.w	r3, r7, #20
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	487c      	ldr	r0, [pc, #496]	@ (80011e4 <MX_GPIO_Init+0x310>)
 8000ff4:	f003 ff68 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOTON_Pin */
  GPIO_InitStruct.Pin = BOTON_Pin;
 8000ff8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ffc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ffe:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001002:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001004:	2300      	movs	r3, #0
 8001006:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOTON_GPIO_Port, &GPIO_InitStruct);
 8001008:	f107 0314 	add.w	r3, r7, #20
 800100c:	4619      	mov	r1, r3
 800100e:	4878      	ldr	r0, [pc, #480]	@ (80011f0 <MX_GPIO_Init+0x31c>)
 8001010:	f003 ff5a 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001014:	233f      	movs	r3, #63	@ 0x3f
 8001016:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001018:	230b      	movs	r3, #11
 800101a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101c:	2300      	movs	r3, #0
 800101e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001020:	f107 0314 	add.w	r3, r7, #20
 8001024:	4619      	mov	r1, r3
 8001026:	4872      	ldr	r0, [pc, #456]	@ (80011f0 <MX_GPIO_Init+0x31c>)
 8001028:	f003 ff4e 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 800102c:	2303      	movs	r3, #3
 800102e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001030:	2302      	movs	r3, #2
 8001032:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001034:	2300      	movs	r3, #0
 8001036:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001038:	2303      	movs	r3, #3
 800103a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800103c:	2308      	movs	r3, #8
 800103e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001040:	f107 0314 	add.w	r3, r7, #20
 8001044:	4619      	mov	r1, r3
 8001046:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800104a:	f003 ff3d 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 800104e:	f248 1304 	movw	r3, #33028	@ 0x8104
 8001052:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001054:	2301      	movs	r3, #1
 8001056:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001058:	2300      	movs	r3, #0
 800105a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105c:	2300      	movs	r3, #0
 800105e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001060:	f107 0314 	add.w	r3, r7, #20
 8001064:	4619      	mov	r1, r3
 8001066:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800106a:	f003 ff2d 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 800106e:	2308      	movs	r3, #8
 8001070:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001072:	2302      	movs	r3, #2
 8001074:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001076:	2300      	movs	r3, #0
 8001078:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107a:	2300      	movs	r3, #0
 800107c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800107e:	2301      	movs	r3, #1
 8001080:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8001082:	f107 0314 	add.w	r3, r7, #20
 8001086:	4619      	mov	r1, r3
 8001088:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800108c:	f003 ff1c 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8001090:	2310      	movs	r3, #16
 8001092:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001094:	230b      	movs	r3, #11
 8001096:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	2300      	movs	r3, #0
 800109a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 800109c:	f107 0314 	add.w	r3, r7, #20
 80010a0:	4619      	mov	r1, r3
 80010a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010a6:	f003 ff0f 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 80010aa:	23e0      	movs	r3, #224	@ 0xe0
 80010ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ae:	2302      	movs	r3, #2
 80010b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b2:	2300      	movs	r3, #0
 80010b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010b6:	2303      	movs	r3, #3
 80010b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80010ba:	2305      	movs	r3, #5
 80010bc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010be:	f107 0314 	add.w	r3, r7, #20
 80010c2:	4619      	mov	r1, r3
 80010c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010c8:	f003 fefe 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 80010cc:	2301      	movs	r3, #1
 80010ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010d0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d6:	2300      	movs	r3, #0
 80010d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 80010da:	f107 0314 	add.w	r3, r7, #20
 80010de:	4619      	mov	r1, r3
 80010e0:	4841      	ldr	r0, [pc, #260]	@ (80011e8 <MX_GPIO_Init+0x314>)
 80010e2:	f003 fef1 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 80010e6:	2302      	movs	r3, #2
 80010e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80010ea:	230b      	movs	r3, #11
 80010ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ee:	2300      	movs	r3, #0
 80010f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 80010f2:	f107 0314 	add.w	r3, r7, #20
 80010f6:	4619      	mov	r1, r3
 80010f8:	483b      	ldr	r0, [pc, #236]	@ (80011e8 <MX_GPIO_Init+0x314>)
 80010fa:	f003 fee5 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin UserLabel_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|UserLabel_Pin
 80010fe:	f24f 0334 	movw	r3, #61492	@ 0xf034
 8001102:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001104:	2301      	movs	r3, #1
 8001106:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001108:	2300      	movs	r3, #0
 800110a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110c:	2300      	movs	r3, #0
 800110e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001110:	f107 0314 	add.w	r3, r7, #20
 8001114:	4619      	mov	r1, r3
 8001116:	4834      	ldr	r0, [pc, #208]	@ (80011e8 <MX_GPIO_Init+0x314>)
 8001118:	f003 fed6 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 800111c:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 8001120:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001122:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001126:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001128:	2300      	movs	r3, #0
 800112a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800112c:	f107 0314 	add.w	r3, r7, #20
 8001130:	4619      	mov	r1, r3
 8001132:	482e      	ldr	r0, [pc, #184]	@ (80011ec <MX_GPIO_Init+0x318>)
 8001134:	f003 fec8 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8001138:	f243 0381 	movw	r3, #12417	@ 0x3081
 800113c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800113e:	2301      	movs	r3, #1
 8001140:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001146:	2300      	movs	r3, #0
 8001148:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	4619      	mov	r1, r3
 8001150:	4826      	ldr	r0, [pc, #152]	@ (80011ec <MX_GPIO_Init+0x318>)
 8001152:	f003 feb9 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8001156:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800115a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800115c:	2301      	movs	r3, #1
 800115e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001160:	2300      	movs	r3, #0
 8001162:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001164:	2300      	movs	r3, #0
 8001166:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001168:	f107 0314 	add.w	r3, r7, #20
 800116c:	4619      	mov	r1, r3
 800116e:	4820      	ldr	r0, [pc, #128]	@ (80011f0 <MX_GPIO_Init+0x31c>)
 8001170:	f003 feaa 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001174:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001178:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800117a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800117e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001180:	2300      	movs	r3, #0
 8001182:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001184:	f107 0314 	add.w	r3, r7, #20
 8001188:	4619      	mov	r1, r3
 800118a:	4819      	ldr	r0, [pc, #100]	@ (80011f0 <MX_GPIO_Init+0x31c>)
 800118c:	f003 fe9c 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8001190:	2302      	movs	r3, #2
 8001192:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001194:	2302      	movs	r3, #2
 8001196:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001198:	2300      	movs	r3, #0
 800119a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800119c:	2303      	movs	r3, #3
 800119e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80011a0:	2305      	movs	r3, #5
 80011a2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80011a4:	f107 0314 	add.w	r3, r7, #20
 80011a8:	4619      	mov	r1, r3
 80011aa:	4810      	ldr	r0, [pc, #64]	@ (80011ec <MX_GPIO_Init+0x318>)
 80011ac:	f003 fe8c 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80011b0:	2378      	movs	r3, #120	@ 0x78
 80011b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b4:	2302      	movs	r3, #2
 80011b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b8:	2300      	movs	r3, #0
 80011ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011bc:	2303      	movs	r3, #3
 80011be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011c0:	2307      	movs	r3, #7
 80011c2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011c4:	f107 0314 	add.w	r3, r7, #20
 80011c8:	4619      	mov	r1, r3
 80011ca:	4808      	ldr	r0, [pc, #32]	@ (80011ec <MX_GPIO_Init+0x318>)
 80011cc:	f003 fe7c 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80011d0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80011d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011d6:	2312      	movs	r3, #18
 80011d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011da:	2300      	movs	r3, #0
 80011dc:	e00a      	b.n	80011f4 <MX_GPIO_Init+0x320>
 80011de:	bf00      	nop
 80011e0:	40021000 	.word	0x40021000
 80011e4:	48001000 	.word	0x48001000
 80011e8:	48000400 	.word	0x48000400
 80011ec:	48000c00 	.word	0x48000c00
 80011f0:	48000800 	.word	0x48000800
 80011f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011f6:	2303      	movs	r3, #3
 80011f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011fa:	2304      	movs	r3, #4
 80011fc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011fe:	f107 0314 	add.w	r3, r7, #20
 8001202:	4619      	mov	r1, r3
 8001204:	480f      	ldr	r0, [pc, #60]	@ (8001244 <MX_GPIO_Init+0x370>)
 8001206:	f003 fe5f 	bl	8004ec8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 800120a:	2200      	movs	r2, #0
 800120c:	2105      	movs	r1, #5
 800120e:	2007      	movs	r0, #7
 8001210:	f003 fcd4 	bl	8004bbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001214:	2007      	movs	r0, #7
 8001216:	f003 fced 	bl	8004bf4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800121a:	2200      	movs	r2, #0
 800121c:	2105      	movs	r1, #5
 800121e:	2017      	movs	r0, #23
 8001220:	f003 fccc 	bl	8004bbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001224:	2017      	movs	r0, #23
 8001226:	f003 fce5 	bl	8004bf4 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800122a:	2200      	movs	r2, #0
 800122c:	2105      	movs	r1, #5
 800122e:	2028      	movs	r0, #40	@ 0x28
 8001230:	f003 fcc4 	bl	8004bbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001234:	2028      	movs	r0, #40	@ 0x28
 8001236:	f003 fcdd 	bl	8004bf4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800123a:	bf00      	nop
 800123c:	3728      	adds	r7, #40	@ 0x28
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	48000400 	.word	0x48000400

08001248 <_write>:

/* USER CODE BEGIN 4 */

int _write(int file, char *ptr, int len)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b086      	sub	sp, #24
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8001254:	2300      	movs	r3, #0
 8001256:	617b      	str	r3, [r7, #20]
 8001258:	e009      	b.n	800126e <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	1c5a      	adds	r2, r3, #1
 800125e:	60ba      	str	r2, [r7, #8]
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff f9a2 	bl	80005ac <ITM_SendChar>
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	3301      	adds	r3, #1
 800126c:	617b      	str	r3, [r7, #20]
 800126e:	697a      	ldr	r2, [r7, #20]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	429a      	cmp	r2, r3
 8001274:	dbf1      	blt.n	800125a <_write+0x12>
	}
	return len;
 8001276:	687b      	ldr	r3, [r7, #4]
}
 8001278:	4618      	mov	r0, r3
 800127a:	3718      	adds	r7, #24
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}

08001280 <SPI3_IRQHandler>:


void SPI3_IRQHandler(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8001284:	4802      	ldr	r0, [pc, #8]	@ (8001290 <SPI3_IRQHandler+0x10>)
 8001286:	f007 ff77 	bl	8009178 <HAL_SPI_IRQHandler>
}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	20000c94 	.word	0x20000c94

08001294 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	4603      	mov	r3, r0
 800129c:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 800129e:	88fb      	ldrh	r3, [r7, #6]
 80012a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80012a4:	d012      	beq.n	80012cc <HAL_GPIO_EXTI_Callback+0x38>
 80012a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80012aa:	dc16      	bgt.n	80012da <HAL_GPIO_EXTI_Callback+0x46>
 80012ac:	2b02      	cmp	r3, #2
 80012ae:	d003      	beq.n	80012b8 <HAL_GPIO_EXTI_Callback+0x24>
 80012b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80012b4:	d003      	beq.n	80012be <HAL_GPIO_EXTI_Callback+0x2a>
	  osThreadFlagsSet(Accel_TaskHandle, NOTE_RTC_WAKEUP);
	  break;
	}
    default:
    {
      break;
 80012b6:	e010      	b.n	80012da <HAL_GPIO_EXTI_Callback+0x46>
      SPI_WIFI_ISR();
 80012b8:	f002 fce2 	bl	8003c80 <SPI_WIFI_ISR>
      break;
 80012bc:	e00e      	b.n	80012dc <HAL_GPIO_EXTI_Callback+0x48>
		osThreadFlagsSet(Accel_TaskHandle, NOTE_ACCEL_FIFO);
 80012be:	4b09      	ldr	r3, [pc, #36]	@ (80012e4 <HAL_GPIO_EXTI_Callback+0x50>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2102      	movs	r1, #2
 80012c4:	4618      	mov	r0, r3
 80012c6:	f00d fdc9 	bl	800ee5c <osThreadFlagsSet>
	break;
 80012ca:	e007      	b.n	80012dc <HAL_GPIO_EXTI_Callback+0x48>
	  osThreadFlagsSet(Accel_TaskHandle, NOTE_RTC_WAKEUP);
 80012cc:	4b05      	ldr	r3, [pc, #20]	@ (80012e4 <HAL_GPIO_EXTI_Callback+0x50>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2101      	movs	r1, #1
 80012d2:	4618      	mov	r0, r3
 80012d4:	f00d fdc2 	bl	800ee5c <osThreadFlagsSet>
	  break;
 80012d8:	e000      	b.n	80012dc <HAL_GPIO_EXTI_Callback+0x48>
      break;
 80012da:	bf00      	nop
    }
  }
}
 80012dc:	bf00      	nop
 80012de:	3708      	adds	r7, #8
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	2000083c 	.word	0x2000083c

080012e8 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
    // 1. Avisar a la tarea principal (Igual que con el botón)
    // Usamos la misma bandera o una distinta ("FLAG_RTC_WAKEUP")
    osThreadFlagsSet(task_envReadHandle, FLAG_DATA_READY); 
 80012f0:	4b04      	ldr	r3, [pc, #16]	@ (8001304 <HAL_RTC_AlarmAEventCallback+0x1c>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2101      	movs	r1, #1
 80012f6:	4618      	mov	r0, r3
 80012f8:	f00d fdb0 	bl	800ee5c <osThreadFlagsSet>
}
 80012fc:	bf00      	nop
 80012fe:	3708      	adds	r7, #8
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	20000838 	.word	0x20000838

08001308 <StartWifiTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartWifiTask */
void StartWifiTask(void *argument)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	int ret;
	LOG(("--- [WIFI] Tarea iniciada --- \r\n"));
 8001310:	4812      	ldr	r0, [pc, #72]	@ (800135c <StartWifiTask+0x54>)
 8001312:	f011 f8e3 	bl	80124dc <puts>

  /* Infinite loop */
  for(;;)
  {
	  if (WIFI_IS_CONNECTED == 0)
 8001316:	4b12      	ldr	r3, [pc, #72]	@ (8001360 <StartWifiTask+0x58>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	b2db      	uxtb	r3, r3
 800131c:	2b00      	cmp	r3, #0
 800131e:	d117      	bne.n	8001350 <StartWifiTask+0x48>
	  {
		  LOG(("[WIFI] Llamando a wifi_connect()...\r\n"));
 8001320:	4810      	ldr	r0, [pc, #64]	@ (8001364 <StartWifiTask+0x5c>)
 8001322:	f011 f8db 	bl	80124dc <puts>

		  // LLAMADA A TU FUNCIÓN (Línea 142 del main.c)
		  // Esta función ya usa el SSID "Manolo" definido arriba.
		  ret = wifi_connect();
 8001326:	f7ff f9fb 	bl	8000720 <wifi_connect>
 800132a:	60f8      	str	r0, [r7, #12]

		  if (ret == 0)
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d106      	bne.n	8001340 <StartWifiTask+0x38>
		  {
			  LOG(("[WIFI] Conexion Exitosa.\r\n"));
 8001332:	480d      	ldr	r0, [pc, #52]	@ (8001368 <StartWifiTask+0x60>)
 8001334:	f011 f8d2 	bl	80124dc <puts>
			  WIFI_IS_CONNECTED = 1; // Bandera global para MQTT
 8001338:	4b09      	ldr	r3, [pc, #36]	@ (8001360 <StartWifiTask+0x58>)
 800133a:	2201      	movs	r2, #1
 800133c:	701a      	strb	r2, [r3, #0]
 800133e:	e7ea      	b.n	8001316 <StartWifiTask+0xe>
		  }
		  else
		  {
			  	LOG(("[WIFI] Fallo al conectar. Reintentando en 5s...\r\n"));
 8001340:	480a      	ldr	r0, [pc, #40]	@ (800136c <StartWifiTask+0x64>)
 8001342:	f011 f8cb 	bl	80124dc <puts>
			  osDelay(pdMS_TO_TICKS(5000));
 8001346:	f241 3088 	movw	r0, #5000	@ 0x1388
 800134a:	f00d fe94 	bl	800f076 <osDelay>
 800134e:	e7e2      	b.n	8001316 <StartWifiTask+0xe>

	  }
	  else
	  {
		 // Ya estamos conectados. Dormimos para no saturar la CPU.
		 osDelay(pdMS_TO_TICKS(1000));
 8001350:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001354:	f00d fe8f 	bl	800f076 <osDelay>
	  if (WIFI_IS_CONNECTED == 0)
 8001358:	e7dd      	b.n	8001316 <StartWifiTask+0xe>
 800135a:	bf00      	nop
 800135c:	08013a80 	.word	0x08013a80
 8001360:	20000848 	.word	0x20000848
 8001364:	08013aa0 	.word	0x08013aa0
 8001368:	08013ac8 	.word	0x08013ac8
 800136c:	08013ae4 	.word	0x08013ae4

08001370 <MQTT_TaskFun>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MQTT_TaskFun */
void MQTT_TaskFun(void *argument)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	f5ad 6d93 	sub.w	sp, sp, #1176	@ 0x498
 8001376:	af00      	add	r7, sp, #0
 8001378:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 800137c:	f2a3 4394 	subw	r3, r3, #1172	@ 0x494
 8001380:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN MQTT_TaskFun */

	NetworkContext_t xNetworkContext = { 0 };
 8001382:	f207 4384 	addw	r3, r7, #1156	@ 0x484
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
 800138a:	605a      	str	r2, [r3, #4]
	TransportStatus_t xTransportStatus;

	MqttMsg_t msg_out;
	osStatus_t qStatus;

	LOG(("--- [MQTT] Tarea Iniciada ---\r\n"));
 800138c:	4838      	ldr	r0, [pc, #224]	@ (8001470 <MQTT_TaskFun+0x100>)
 800138e:	f011 f8a5 	bl	80124dc <puts>

  /* Infinite loop */
	for(;;)
	  {
		  // 1. ESPERAR A WIFI
		  while (WIFI_IS_CONNECTED == 0) {
 8001392:	e003      	b.n	800139c <MQTT_TaskFun+0x2c>
			osDelay(pdMS_TO_TICKS(500));
 8001394:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001398:	f00d fe6d 	bl	800f076 <osDelay>
		  while (WIFI_IS_CONNECTED == 0) {
 800139c:	4b35      	ldr	r3, [pc, #212]	@ (8001474 <MQTT_TaskFun+0x104>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d0f6      	beq.n	8001394 <MQTT_TaskFun+0x24>
		  }

		  // 2. CONECTAR AL BROKER
		  LOG(("[MQTT] Conectando al Broker...\r\n"));
 80013a6:	4834      	ldr	r0, [pc, #208]	@ (8001478 <MQTT_TaskFun+0x108>)
 80013a8:	f011 f898 	bl	80124dc <puts>

		  // Llamada original. Devuelve TransportStatus_t
		  xTransportStatus = prvConnectToServer(&xNetworkContext);
 80013ac:	f207 4384 	addw	r3, r7, #1156	@ 0x484
 80013b0:	4618      	mov	r0, r3
 80013b2:	f000 fac5 	bl	8001940 <prvConnectToServer>
 80013b6:	4603      	mov	r3, r0
 80013b8:	f887 3497 	strb.w	r3, [r7, #1175]	@ 0x497

		  if (xTransportStatus != PLAINTEXT_TRANSPORT_SUCCESS) {
 80013bc:	f897 3497 	ldrb.w	r3, [r7, #1175]	@ 0x497
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d007      	beq.n	80013d4 <MQTT_TaskFun+0x64>
			// NOTA: Si prvConnectToServer falla, el codigo original tiene un osDelay de 10s dentro
			// así que tardará en volver aquí.
			LOG(("[MQTT] Error TCP. Reintentando...\r\n"));
 80013c4:	482d      	ldr	r0, [pc, #180]	@ (800147c <MQTT_TaskFun+0x10c>)
 80013c6:	f011 f889 	bl	80124dc <puts>
			osDelay(pdMS_TO_TICKS(2000));
 80013ca:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80013ce:	f00d fe52 	bl	800f076 <osDelay>
			continue;
 80013d2:	e04c      	b.n	800146e <MQTT_TaskFun+0xfe>

		  // 3. CONECTAR CAPA MQTT
		  // ATENCION: Esta funcion devuelve VOID en la librería original.
		  // Si falla internamente, ejecuta configASSERT() y resetea la placa.
		  // Es el comportamiento esperado del codigo del profesor.
		  prvCreateMQTTConnectionWithBroker(&xMQTTContext, &xNetworkContext);
 80013d4:	f207 4284 	addw	r2, r7, #1156	@ 0x484
 80013d8:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 80013dc:	4611      	mov	r1, r2
 80013de:	4618      	mov	r0, r3
 80013e0:	f000 fafa 	bl	80019d8 <prvCreateMQTTConnectionWithBroker>

		  // Si llegamos aquí, asumimos que estamos conectados
		  LOG(("[MQTT] Loop de transmision activo.\r\n"));
 80013e4:	4826      	ldr	r0, [pc, #152]	@ (8001480 <MQTT_TaskFun+0x110>)
 80013e6:	f011 f879 	bl	80124dc <puts>
		  NET_MQTT_OK = 1;
 80013ea:	4b26      	ldr	r3, [pc, #152]	@ (8001484 <MQTT_TaskFun+0x114>)
 80013ec:	2201      	movs	r2, #1
 80013ee:	701a      	strb	r2, [r3, #0]

		  // 4. BUCLE DE TRANSMISIÓN
		  while (WIFI_IS_CONNECTED == 1)
 80013f0:	e02e      	b.n	8001450 <MQTT_TaskFun+0xe0>
		  {
			qStatus = osMessageQueueGet(qMqttTxHandle, &msg_out, NULL, pdMS_TO_TICKS(100));
 80013f2:	4b25      	ldr	r3, [pc, #148]	@ (8001488 <MQTT_TaskFun+0x118>)
 80013f4:	6818      	ldr	r0, [r3, #0]
 80013f6:	f107 0108 	add.w	r1, r7, #8
 80013fa:	2364      	movs	r3, #100	@ 0x64
 80013fc:	2200      	movs	r2, #0
 80013fe:	f00d ff29 	bl	800f254 <osMessageQueueGet>
 8001402:	f8c7 0490 	str.w	r0, [r7, #1168]	@ 0x490

			if (qStatus == osOK)
 8001406:	f8d7 3490 	ldr.w	r3, [r7, #1168]	@ 0x490
 800140a:	2b00      	cmp	r3, #0
 800140c:	d110      	bne.n	8001430 <MQTT_TaskFun+0xc0>
			{
			  LOG(("[MQTT] Enviando Topic: %s...\r\n", msg_out.topic));
 800140e:	f107 0308 	add.w	r3, r7, #8
 8001412:	4619      	mov	r1, r3
 8001414:	481d      	ldr	r0, [pc, #116]	@ (800148c <MQTT_TaskFun+0x11c>)
 8001416:	f010 fff9 	bl	801240c <iprintf>
			  prvMQTTPublishToTopic(&xMQTTContext, msg_out.topic, msg_out.payload);
 800141a:	f107 0308 	add.w	r3, r7, #8
 800141e:	f103 0220 	add.w	r2, r3, #32
 8001422:	f107 0108 	add.w	r1, r7, #8
 8001426:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 800142a:	4618      	mov	r0, r3
 800142c:	f000 fb54 	bl	8001ad8 <prvMQTTPublishToTopic>
			}

			// KeepAlive
			MQTTStatus_t xStat = MQTT_ProcessLoop(&xMQTTContext);
 8001430:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8001434:	4618      	mov	r0, r3
 8001436:	f00b fc61 	bl	800ccfc <MQTT_ProcessLoop>
 800143a:	4603      	mov	r3, r0
 800143c:	f887 348f 	strb.w	r3, [r7, #1167]	@ 0x48f

			if (xStat != MQTTSuccess)
 8001440:	f897 348f 	ldrb.w	r3, [r7, #1167]	@ 0x48f
 8001444:	2b00      	cmp	r3, #0
 8001446:	d003      	beq.n	8001450 <MQTT_TaskFun+0xe0>
			{
				 LOG(("[MQTT] Error KeepAlive. Desconectando...\r\n"));
 8001448:	4811      	ldr	r0, [pc, #68]	@ (8001490 <MQTT_TaskFun+0x120>)
 800144a:	f011 f847 	bl	80124dc <puts>
				 break;
 800144e:	e004      	b.n	800145a <MQTT_TaskFun+0xea>
		  while (WIFI_IS_CONNECTED == 1)
 8001450:	4b08      	ldr	r3, [pc, #32]	@ (8001474 <MQTT_TaskFun+0x104>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	b2db      	uxtb	r3, r3
 8001456:	2b01      	cmp	r3, #1
 8001458:	d0cb      	beq.n	80013f2 <MQTT_TaskFun+0x82>
			}
		  }

		  // 5. LIMPIEZA
		  NET_MQTT_OK = 0;
 800145a:	4b0a      	ldr	r3, [pc, #40]	@ (8001484 <MQTT_TaskFun+0x114>)
 800145c:	2200      	movs	r2, #0
 800145e:	701a      	strb	r2, [r3, #0]
		  LOG(("[MQTT] Reiniciando ciclo de conexion...\r\n"));
 8001460:	480c      	ldr	r0, [pc, #48]	@ (8001494 <MQTT_TaskFun+0x124>)
 8001462:	f011 f83b 	bl	80124dc <puts>
		  osDelay(pdMS_TO_TICKS(1000));
 8001466:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800146a:	f00d fe04 	bl	800f076 <osDelay>
		  while (WIFI_IS_CONNECTED == 0) {
 800146e:	e795      	b.n	800139c <MQTT_TaskFun+0x2c>
 8001470:	08013b18 	.word	0x08013b18
 8001474:	20000848 	.word	0x20000848
 8001478:	08013b38 	.word	0x08013b38
 800147c:	08013b58 	.word	0x08013b58
 8001480:	08013b7c 	.word	0x08013b7c
 8001484:	20000849 	.word	0x20000849
 8001488:	20000840 	.word	0x20000840
 800148c:	08013ba0 	.word	0x08013ba0
 8001490:	08013bc0 	.word	0x08013bc0
 8001494:	08013bec 	.word	0x08013bec

08001498 <task_envReadFunc>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_envReadFunc */
void task_envReadFunc(void *argument)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	f5ad 6d8a 	sub.w	sp, sp, #1104	@ 0x450
 800149e:	af04      	add	r7, sp, #16
 80014a0:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 80014a4:	f2a3 433c 	subw	r3, r3, #1084	@ 0x43c
 80014a8:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN task_envReadFunc */

  uint32_t id_msg = 0;    //Id del mensaje
 80014aa:	2300      	movs	r3, #0
 80014ac:	f8c7 343c 	str.w	r3, [r7, #1084]	@ 0x43c
  int16_t temp_int;  //Temperatura en un entero
  uint8_t hum;         //Humedad
  uint32_t flag;      //Bandera activada
  MqttMsg_t msg;      //Mensaje MQTT

  if ( BSP_TSENSOR_Init() == TSENSOR_OK )
 80014b0:	f003 f968 	bl	8004784 <BSP_TSENSOR_Init>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d103      	bne.n	80014c2 <task_envReadFunc+0x2a>
  {
    printf("Sensor de temperatura inicializado correctamente.\r\n");
 80014ba:	485f      	ldr	r0, [pc, #380]	@ (8001638 <task_envReadFunc+0x1a0>)
 80014bc:	f011 f80e 	bl	80124dc <puts>
 80014c0:	e002      	b.n	80014c8 <task_envReadFunc+0x30>
  }
  else
  {
    printf("Error en la inicialización del sensor de temperatura.\r\n");
 80014c2:	485e      	ldr	r0, [pc, #376]	@ (800163c <task_envReadFunc+0x1a4>)
 80014c4:	f011 f80a 	bl	80124dc <puts>
  }

  if ( BSP_HSENSOR_Init() == HSENSOR_OK )
 80014c8:	f003 f92e 	bl	8004728 <BSP_HSENSOR_Init>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d103      	bne.n	80014da <task_envReadFunc+0x42>
  {
    printf("Sensor de humedad inicializado correctamente.\r\n");
 80014d2:	485b      	ldr	r0, [pc, #364]	@ (8001640 <task_envReadFunc+0x1a8>)
 80014d4:	f011 f802 	bl	80124dc <puts>
 80014d8:	e002      	b.n	80014e0 <task_envReadFunc+0x48>
  }
  else
  {
    printf("Error en la inicialización del sensor de humedad.\r\n");
 80014da:	485a      	ldr	r0, [pc, #360]	@ (8001644 <task_envReadFunc+0x1ac>)
 80014dc:	f010 fffe 	bl	80124dc <puts>
  }

  program_alarm_RTC();
 80014e0:	f7ff f88c 	bl	80005fc <program_alarm_RTC>

  /* Infinite loop */
  for(;;)
  {
    
    flag = osThreadFlagsWait( FLAG_BTN_EVENT | FLAG_DATA_READY, osFlagsWaitAny, osWaitForever);
 80014e4:	f04f 32ff 	mov.w	r2, #4294967295
 80014e8:	2100      	movs	r1, #0
 80014ea:	2003      	movs	r0, #3
 80014ec:	f00d fd42 	bl	800ef74 <osThreadFlagsWait>
 80014f0:	f8c7 0434 	str.w	r0, [r7, #1076]	@ 0x434

    if ( flag == FLAG_DATA_READY )
 80014f4:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d105      	bne.n	8001508 <task_envReadFunc+0x70>
    {
      reason = 0;   //El mensaje se envía por timeout
 80014fc:	2300      	movs	r3, #0
 80014fe:	f887 343b 	strb.w	r3, [r7, #1083]	@ 0x43b
      program_alarm_RTC(); //Reinicio del temporizador
 8001502:	f7ff f87b 	bl	80005fc <program_alarm_RTC>
 8001506:	e00a      	b.n	800151e <task_envReadFunc+0x86>
    }
    else if ( flag == FLAG_BTN_EVENT )
 8001508:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 800150c:	2b02      	cmp	r3, #2
 800150e:	d103      	bne.n	8001518 <task_envReadFunc+0x80>
    {
      reason = 1;   //El mensaje se envía por solicitud directa (botón)
 8001510:	2301      	movs	r3, #1
 8001512:	f887 343b 	strb.w	r3, [r7, #1083]	@ 0x43b
 8001516:	e002      	b.n	800151e <task_envReadFunc+0x86>
    }
    else
    {
      reason = 2;   //El mensaje no debería haberse enviado. Aquí no se debería entrar nunca
 8001518:	2302      	movs	r3, #2
 800151a:	f887 343b 	strb.w	r3, [r7, #1083]	@ 0x43b
    }

    temp = BSP_TSENSOR_ReadTemp();
 800151e:	f003 f94d 	bl	80047bc <BSP_TSENSOR_ReadTemp>
 8001522:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 8001526:	ed83 0a00 	vstr	s0, [r3]
    temp_int = (int16_t) (temp*10);
 800152a:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800152e:	edd3 7a00 	vldr	s15, [r3]
 8001532:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001536:	ee67 7a87 	vmul.f32	s15, s15, s14
 800153a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800153e:	ee17 3a90 	vmov	r3, s15
 8001542:	f8a7 342e 	strh.w	r3, [r7, #1070]	@ 0x42e
    hum = (uint8_t) BSP_HSENSOR_ReadHumidity();
 8001546:	f003 f90f 	bl	8004768 <BSP_HSENSOR_ReadHumidity>
 800154a:	eef0 7a40 	vmov.f32	s15, s0
 800154e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001552:	edc7 7a00 	vstr	s15, [r7]
 8001556:	783b      	ldrb	r3, [r7, #0]
 8001558:	f887 342d 	strb.w	r3, [r7, #1069]	@ 0x42d

    if( (temp_int >= 200) && (Alert_Flag == 0) )
 800155c:	f9b7 342e 	ldrsh.w	r3, [r7, #1070]	@ 0x42e
 8001560:	2bc7      	cmp	r3, #199	@ 0xc7
 8001562:	dd1e      	ble.n	80015a2 <task_envReadFunc+0x10a>
 8001564:	4b38      	ldr	r3, [pc, #224]	@ (8001648 <task_envReadFunc+0x1b0>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d11a      	bne.n	80015a2 <task_envReadFunc+0x10a>
    {
    	Alert_Flag = 1;
 800156c:	4b36      	ldr	r3, [pc, #216]	@ (8001648 <task_envReadFunc+0x1b0>)
 800156e:	2201      	movs	r2, #1
 8001570:	701a      	strb	r2, [r3, #0]
    	snprintf(msg.topic, sizeof(msg.topic), pcAlertTopic);
 8001572:	f107 030c 	add.w	r3, r7, #12
 8001576:	4a35      	ldr	r2, [pc, #212]	@ (800164c <task_envReadFunc+0x1b4>)
 8001578:	2120      	movs	r1, #32
 800157a:	4618      	mov	r0, r3
 800157c:	f010 ffb6 	bl	80124ec <sniprintf>
    	snprintf(msg.payload, sizeof(msg.payload), "MODO::CONTINUO");
 8001580:	f107 030c 	add.w	r3, r7, #12
 8001584:	3320      	adds	r3, #32
 8001586:	4a32      	ldr	r2, [pc, #200]	@ (8001650 <task_envReadFunc+0x1b8>)
 8001588:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800158c:	4618      	mov	r0, r3
 800158e:	f010 ffad 	bl	80124ec <sniprintf>
    	osMessageQueuePut(qMqttTxHandle, &msg, 0, pdMS_TO_TICKS(100));
 8001592:	4b30      	ldr	r3, [pc, #192]	@ (8001654 <task_envReadFunc+0x1bc>)
 8001594:	6818      	ldr	r0, [r3, #0]
 8001596:	f107 010c 	add.w	r1, r7, #12
 800159a:	2364      	movs	r3, #100	@ 0x64
 800159c:	2200      	movs	r2, #0
 800159e:	f00d fdf9 	bl	800f194 <osMessageQueuePut>
    }

    if( (temp_int < 200) && (Alert_Flag == 1) )
 80015a2:	f9b7 342e 	ldrsh.w	r3, [r7, #1070]	@ 0x42e
 80015a6:	2bc7      	cmp	r3, #199	@ 0xc7
 80015a8:	dc1e      	bgt.n	80015e8 <task_envReadFunc+0x150>
 80015aa:	4b27      	ldr	r3, [pc, #156]	@ (8001648 <task_envReadFunc+0x1b0>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d11a      	bne.n	80015e8 <task_envReadFunc+0x150>
    {
    	Alert_Flag = 0;
 80015b2:	4b25      	ldr	r3, [pc, #148]	@ (8001648 <task_envReadFunc+0x1b0>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	701a      	strb	r2, [r3, #0]
        snprintf(msg.topic, sizeof(msg.topic), pcAlertTopic);
 80015b8:	f107 030c 	add.w	r3, r7, #12
 80015bc:	4a23      	ldr	r2, [pc, #140]	@ (800164c <task_envReadFunc+0x1b4>)
 80015be:	2120      	movs	r1, #32
 80015c0:	4618      	mov	r0, r3
 80015c2:	f010 ff93 	bl	80124ec <sniprintf>
        snprintf(msg.payload, sizeof(msg.payload), "MODO::NORMAL");
 80015c6:	f107 030c 	add.w	r3, r7, #12
 80015ca:	3320      	adds	r3, #32
 80015cc:	4a22      	ldr	r2, [pc, #136]	@ (8001658 <task_envReadFunc+0x1c0>)
 80015ce:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015d2:	4618      	mov	r0, r3
 80015d4:	f010 ff8a 	bl	80124ec <sniprintf>
        osMessageQueuePut(qMqttTxHandle, &msg, 0, pdMS_TO_TICKS(100));
 80015d8:	4b1e      	ldr	r3, [pc, #120]	@ (8001654 <task_envReadFunc+0x1bc>)
 80015da:	6818      	ldr	r0, [r3, #0]
 80015dc:	f107 010c 	add.w	r1, r7, #12
 80015e0:	2364      	movs	r3, #100	@ 0x64
 80015e2:	2200      	movs	r2, #0
 80015e4:	f00d fdd6 	bl	800f194 <osMessageQueuePut>
    }

    snprintf(msg.topic, sizeof(msg.topic), pcTempTopic);
 80015e8:	f107 030c 	add.w	r3, r7, #12
 80015ec:	4a1b      	ldr	r2, [pc, #108]	@ (800165c <task_envReadFunc+0x1c4>)
 80015ee:	2120      	movs	r1, #32
 80015f0:	4618      	mov	r0, r3
 80015f2:	f010 ff7b 	bl	80124ec <sniprintf>
    snprintf(msg.payload, sizeof(msg.payload),
 80015f6:	f897 343b 	ldrb.w	r3, [r7, #1083]	@ 0x43b
 80015fa:	f9b7 242e 	ldrsh.w	r2, [r7, #1070]	@ 0x42e
 80015fe:	f897 142d 	ldrb.w	r1, [r7, #1069]	@ 0x42d
 8001602:	f107 000c 	add.w	r0, r7, #12
 8001606:	3020      	adds	r0, #32
 8001608:	9102      	str	r1, [sp, #8]
 800160a:	9201      	str	r2, [sp, #4]
 800160c:	9300      	str	r3, [sp, #0]
 800160e:	f8d7 343c 	ldr.w	r3, [r7, #1084]	@ 0x43c
 8001612:	4a13      	ldr	r2, [pc, #76]	@ (8001660 <task_envReadFunc+0x1c8>)
 8001614:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001618:	f010 ff68 	bl	80124ec <sniprintf>
                 id_msg,
                 reason,
                 temp_int,
                 hum);
    
    osMessageQueuePut(qMqttTxHandle, &msg, 0, pdMS_TO_TICKS(100));
 800161c:	4b0d      	ldr	r3, [pc, #52]	@ (8001654 <task_envReadFunc+0x1bc>)
 800161e:	6818      	ldr	r0, [r3, #0]
 8001620:	f107 010c 	add.w	r1, r7, #12
 8001624:	2364      	movs	r3, #100	@ 0x64
 8001626:	2200      	movs	r2, #0
 8001628:	f00d fdb4 	bl	800f194 <osMessageQueuePut>
    id_msg++;
 800162c:	f8d7 343c 	ldr.w	r3, [r7, #1084]	@ 0x43c
 8001630:	3301      	adds	r3, #1
 8001632:	f8c7 343c 	str.w	r3, [r7, #1084]	@ 0x43c
    flag = osThreadFlagsWait( FLAG_BTN_EVENT | FLAG_DATA_READY, osFlagsWaitAny, osWaitForever);
 8001636:	e755      	b.n	80014e4 <task_envReadFunc+0x4c>
 8001638:	08013c18 	.word	0x08013c18
 800163c:	08013c4c 	.word	0x08013c4c
 8001640:	08013c84 	.word	0x08013c84
 8001644:	08013cb4 	.word	0x08013cb4
 8001648:	2000084a 	.word	0x2000084a
 800164c:	08013ce8 	.word	0x08013ce8
 8001650:	08013cf4 	.word	0x08013cf4
 8001654:	20000840 	.word	0x20000840
 8001658:	08013d04 	.word	0x08013d04
 800165c:	08013d14 	.word	0x08013d14
 8001660:	08013d1c 	.word	0x08013d1c

08001664 <Accel_task_fun>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Accel_Task_Func */
void Accel_task_fun(void *argument)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	f5ad 6d99 	sub.w	sp, sp, #1224	@ 0x4c8
 800166a:	af04      	add	r7, sp, #16
 800166c:	f507 6397 	add.w	r3, r7, #1208	@ 0x4b8
 8001670:	f2a3 43b4 	subw	r3, r3, #1204	@ 0x4b4
 8001674:	6018      	str	r0, [r3, #0]
  printf("[ACC] Task start (FIFO)\r\n");
 8001676:	4898      	ldr	r0, [pc, #608]	@ (80018d8 <Accel_task_fun+0x274>)
 8001678:	f010 ff30 	bl	80124dc <puts>

  if (BSP_ACCELERO_Init() != ACCELERO_OK)
 800167c:	f003 f814 	bl	80046a8 <BSP_ACCELERO_Init>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d007      	beq.n	8001696 <Accel_task_fun+0x32>
  {
    printf("[ACC] Init FAIL\r\n");
 8001686:	4895      	ldr	r0, [pc, #596]	@ (80018dc <Accel_task_fun+0x278>)
 8001688:	f010 ff28 	bl	80124dc <puts>
    for(;;) osDelay(1000);
 800168c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001690:	f00d fcf1 	bl	800f076 <osDelay>
 8001694:	e7fa      	b.n	800168c <Accel_task_fun+0x28>
  }
  printf("[ACC] After Init\r\n");
 8001696:	4892      	ldr	r0, [pc, #584]	@ (80018e0 <Accel_task_fun+0x27c>)
 8001698:	f010 ff20 	bl	80124dc <puts>

  uint8_t continuous = 0;
 800169c:	2300      	movs	r3, #0
 800169e:	f887 34b7 	strb.w	r3, [r7, #1207]	@ 0x4b7

  for (;;)
  {
    uint32_t flags = osThreadFlagsWait(NOTE_RTC_WAKEUP | NOTE_CMD_RX,
 80016a2:	f04f 32ff 	mov.w	r2, #4294967295
 80016a6:	2100      	movs	r1, #0
 80016a8:	2005      	movs	r0, #5
 80016aa:	f00d fc63 	bl	800ef74 <osThreadFlagsWait>
 80016ae:	f8c7 04a8 	str.w	r0, [r7, #1192]	@ 0x4a8
                                       osFlagsWaitAny,
                                       osWaitForever);

    if (flags & NOTE_CMD_RX)
 80016b2:	f8d7 34a8 	ldr.w	r3, [r7, #1192]	@ 0x4a8
 80016b6:	f003 0304 	and.w	r3, r3, #4
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d023      	beq.n	8001706 <Accel_task_fun+0xa2>
    {
      uint8_t cmd;
      while (osMessageQueueGet(qCmdRxHandle, &cmd, NULL, 0) == osOK)
 80016be:	e017      	b.n	80016f0 <Accel_task_fun+0x8c>
      {
        if (cmd == CMD_START_CONTINUOUS) continuous = 1;
 80016c0:	f897 3495 	ldrb.w	r3, [r7, #1173]	@ 0x495
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d102      	bne.n	80016ce <Accel_task_fun+0x6a>
 80016c8:	2301      	movs	r3, #1
 80016ca:	f887 34b7 	strb.w	r3, [r7, #1207]	@ 0x4b7
        if (cmd == CMD_STOP_CONTINUOUS)  continuous = 0;
 80016ce:	f897 3495 	ldrb.w	r3, [r7, #1173]	@ 0x495
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d102      	bne.n	80016dc <Accel_task_fun+0x78>
 80016d6:	2300      	movs	r3, #0
 80016d8:	f887 34b7 	strb.w	r3, [r7, #1207]	@ 0x4b7
        if (cmd == CMD_FORCE_READ) osThreadFlagsSet(Accel_TaskHandle, NOTE_RTC_WAKEUP);
 80016dc:	f897 3495 	ldrb.w	r3, [r7, #1173]	@ 0x495
 80016e0:	2b03      	cmp	r3, #3
 80016e2:	d105      	bne.n	80016f0 <Accel_task_fun+0x8c>
 80016e4:	4b7f      	ldr	r3, [pc, #508]	@ (80018e4 <Accel_task_fun+0x280>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2101      	movs	r1, #1
 80016ea:	4618      	mov	r0, r3
 80016ec:	f00d fbb6 	bl	800ee5c <osThreadFlagsSet>
      while (osMessageQueueGet(qCmdRxHandle, &cmd, NULL, 0) == osOK)
 80016f0:	4b7d      	ldr	r3, [pc, #500]	@ (80018e8 <Accel_task_fun+0x284>)
 80016f2:	6818      	ldr	r0, [r3, #0]
 80016f4:	f207 4195 	addw	r1, r7, #1173	@ 0x495
 80016f8:	2300      	movs	r3, #0
 80016fa:	2200      	movs	r2, #0
 80016fc:	f00d fdaa 	bl	800f254 <osMessageQueueGet>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d0dc      	beq.n	80016c0 <Accel_task_fun+0x5c>
      }
    }

    if (!(flags & NOTE_RTC_WAKEUP))
 8001706:	f8d7 34a8 	ldr.w	r3, [r7, #1192]	@ 0x4a8
 800170a:	f003 0301 	and.w	r3, r3, #1
 800170e:	2b00      	cmp	r3, #0
 8001710:	f000 80df 	beq.w	80018d2 <Accel_task_fun+0x26e>
      continue;

    const uint16_t target       = continuous ? ACC_CONT_SAMPLES : ACC_BLOCK_SAMPLES; // 1024 o 64
 8001714:	f897 34b7 	ldrb.w	r3, [r7, #1207]	@ 0x4b7
 8001718:	2b00      	cmp	r3, #0
 800171a:	d002      	beq.n	8001722 <Accel_task_fun+0xbe>
 800171c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001720:	e000      	b.n	8001724 <Accel_task_fun+0xc0>
 8001722:	2340      	movs	r3, #64	@ 0x40
 8001724:	f8a7 34a6 	strh.w	r3, [r7, #1190]	@ 0x4a6
    const uint16_t total_chunks = (uint16_t)(target / ACC_BLOCK_SAMPLES);            // 16 o 1
 8001728:	f8b7 34a6 	ldrh.w	r3, [r7, #1190]	@ 0x4a6
 800172c:	099b      	lsrs	r3, r3, #6
 800172e:	f8a7 34a4 	strh.w	r3, [r7, #1188]	@ 0x4a4
    const uint16_t watermark_samples = ACC_BLOCK_SAMPLES;                            // 64
 8001732:	2340      	movs	r3, #64	@ 0x40
 8001734:	f8a7 34a2 	strh.w	r3, [r7, #1186]	@ 0x4a2
    const uint16_t watermark_words   = watermark_samples * 3;                        // 192 words
 8001738:	f8b7 34a2 	ldrh.w	r3, [r7, #1186]	@ 0x4a2
 800173c:	461a      	mov	r2, r3
 800173e:	0052      	lsls	r2, r2, #1
 8001740:	4413      	add	r3, r2
 8001742:	f8a7 34a0 	strh.w	r3, [r7, #1184]	@ 0x4a0

    printf("[ACC] Capture start FIFO mode=%s target=%u\r\n",
 8001746:	f897 34b7 	ldrb.w	r3, [r7, #1207]	@ 0x4b7
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <Accel_task_fun+0xee>
 800174e:	4b67      	ldr	r3, [pc, #412]	@ (80018ec <Accel_task_fun+0x288>)
 8001750:	e000      	b.n	8001754 <Accel_task_fun+0xf0>
 8001752:	4b67      	ldr	r3, [pc, #412]	@ (80018f0 <Accel_task_fun+0x28c>)
 8001754:	f8b7 24a6 	ldrh.w	r2, [r7, #1190]	@ 0x4a6
 8001758:	4619      	mov	r1, r3
 800175a:	4866      	ldr	r0, [pc, #408]	@ (80018f4 <Accel_task_fun+0x290>)
 800175c:	f010 fe56 	bl	801240c <iprintf>
           continuous ? "CONT" : "NORMAL", target);

    // Reconfig FIFO
    LSM6DSL_FifoReset();
 8001760:	f002 fd4c 	bl	80041fc <LSM6DSL_FifoReset>
    LSM6DSL_FifoConfig(watermark_samples);
 8001764:	f8b7 34a2 	ldrh.w	r3, [r7, #1186]	@ 0x4a2
 8001768:	4618      	mov	r0, r3
 800176a:	f002 fdbb 	bl	80042e4 <LSM6DSL_FifoConfig>

    // Limpia flag viejo por si hubo un INT justo al configurar
    (void)osThreadFlagsClear(NOTE_ACCEL_FIFO);
 800176e:	2002      	movs	r0, #2
 8001770:	f00d fbc2 	bl	800eef8 <osThreadFlagsClear>

    const uint32_t t0_ms = now_ms();
 8001774:	f7ff f8ba 	bl	80008ec <now_ms>
 8001778:	f8c7 049c 	str.w	r0, [r7, #1180]	@ 0x49c

    int16_t z_block_mg[ACC_BLOCK_SAMPLES];
    uint16_t block_fill = 0;
 800177c:	2300      	movs	r3, #0
 800177e:	f8a7 34b4 	strh.w	r3, [r7, #1204]	@ 0x4b4
    uint16_t collected  = 0;
 8001782:	2300      	movs	r3, #0
 8001784:	f8a7 34b2 	strh.w	r3, [r7, #1202]	@ 0x4b2
    uint16_t seq        = 0;
 8001788:	2300      	movs	r3, #0
 800178a:	f8a7 34b0 	strh.w	r3, [r7, #1200]	@ 0x4b0

    while (collected < target)
 800178e:	e08e      	b.n	80018ae <Accel_task_fun+0x24a>
    {
      // Espera evento FIFO… pero con fallback si se perdió el flanco
      uint32_t r = osThreadFlagsWait(NOTE_ACCEL_FIFO, osFlagsWaitAny, 1500);
 8001790:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001794:	2100      	movs	r1, #0
 8001796:	2002      	movs	r0, #2
 8001798:	f00d fbec 	bl	800ef74 <osThreadFlagsWait>
 800179c:	f8c7 0498 	str.w	r0, [r7, #1176]	@ 0x498

      // Lee nivel actual de FIFO
      uint16_t level_words = LSM6DSL_FifoGetLevelWords();
 80017a0:	f002 fd52 	bl	8004248 <LSM6DSL_FifoGetLevelWords>
 80017a4:	4603      	mov	r3, r0
 80017a6:	f8a7 34ae 	strh.w	r3, [r7, #1198]	@ 0x4ae

      // Si no llegó interrupción, pero ya hay >= watermark, seguimos igual
      if (r == (uint32_t)osErrorTimeout)
 80017aa:	f8d7 3498 	ldr.w	r3, [r7, #1176]	@ 0x498
 80017ae:	f113 0f02 	cmn.w	r3, #2
 80017b2:	d172      	bne.n	800189a <Accel_task_fun+0x236>
      {
        if (level_words < watermark_words)
 80017b4:	f8b7 24ae 	ldrh.w	r2, [r7, #1198]	@ 0x4ae
 80017b8:	f8b7 34a0 	ldrh.w	r3, [r7, #1184]	@ 0x4a0
 80017bc:	429a      	cmp	r2, r3
 80017be:	d208      	bcs.n	80017d2 <Accel_task_fun+0x16e>
        {
          printf("[ACC] TIMEOUT FIFO event, level_words=%u (<%u)\r\n",
 80017c0:	f8b7 34ae 	ldrh.w	r3, [r7, #1198]	@ 0x4ae
 80017c4:	f8b7 24a0 	ldrh.w	r2, [r7, #1184]	@ 0x4a0
 80017c8:	4619      	mov	r1, r3
 80017ca:	484b      	ldr	r0, [pc, #300]	@ (80018f8 <Accel_task_fun+0x294>)
 80017cc:	f010 fe1e 	bl	801240c <iprintf>
                 (unsigned)level_words, (unsigned)watermark_words);
          continue; // seguimos esperando (sin polling agresivo)
 80017d0:	e06d      	b.n	80018ae <Accel_task_fun+0x24a>
        }
        // si >= watermark: procesamos aunque no entró ISR
        printf("[ACC] Missed INT? level_words=%u (>= watermark)\r\n",
 80017d2:	f8b7 34ae 	ldrh.w	r3, [r7, #1198]	@ 0x4ae
 80017d6:	4619      	mov	r1, r3
 80017d8:	4848      	ldr	r0, [pc, #288]	@ (80018fc <Accel_task_fun+0x298>)
 80017da:	f010 fe17 	bl	801240c <iprintf>
               (unsigned)level_words);
      }

      // Consumimos FIFO mientras haya al menos 1 muestra (3 words)
      while (level_words >= 3 && collected < target)
 80017de:	e05c      	b.n	800189a <Accel_task_fun+0x236>
      {
        int16_t x_raw, y_raw, z_raw;
        LSM6DSL_FifoReadXYZRaw(&x_raw, &y_raw, &z_raw);
 80017e0:	f207 428e 	addw	r2, r7, #1166	@ 0x48e
 80017e4:	f507 6192 	add.w	r1, r7, #1168	@ 0x490
 80017e8:	f207 4392 	addw	r3, r7, #1170	@ 0x492
 80017ec:	4618      	mov	r0, r3
 80017ee:	f002 fd4a 	bl	8004286 <LSM6DSL_FifoReadXYZRaw>
        level_words -= 3;
 80017f2:	f8b7 34ae 	ldrh.w	r3, [r7, #1198]	@ 0x4ae
 80017f6:	3b03      	subs	r3, #3
 80017f8:	f8a7 34ae 	strh.w	r3, [r7, #1198]	@ 0x4ae

        // FS=2G en tu FifoConfig -> mg = raw * 0.061
        int16_t z_mg = (int16_t)((float)z_raw * LSM6DSL_ACC_SENSITIVITY_2G);
 80017fc:	f9b7 348e 	ldrsh.w	r3, [r7, #1166]	@ 0x48e
 8001800:	ee07 3a90 	vmov	s15, r3
 8001804:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001808:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001900 <Accel_task_fun+0x29c>
 800180c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001810:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001814:	ee17 3a90 	vmov	r3, s15
 8001818:	f8a7 3496 	strh.w	r3, [r7, #1174]	@ 0x496

        z_block_mg[block_fill++] = z_mg;
 800181c:	f8b7 34b4 	ldrh.w	r3, [r7, #1204]	@ 0x4b4
 8001820:	1c5a      	adds	r2, r3, #1
 8001822:	f8a7 24b4 	strh.w	r2, [r7, #1204]	@ 0x4b4
 8001826:	4619      	mov	r1, r3
 8001828:	f507 6397 	add.w	r3, r7, #1208	@ 0x4b8
 800182c:	f2a3 43ac 	subw	r3, r3, #1196	@ 0x4ac
 8001830:	f8b7 2496 	ldrh.w	r2, [r7, #1174]	@ 0x496
 8001834:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
        collected++;
 8001838:	f8b7 34b2 	ldrh.w	r3, [r7, #1202]	@ 0x4b2
 800183c:	3301      	adds	r3, #1
 800183e:	f8a7 34b2 	strh.w	r3, [r7, #1202]	@ 0x4b2

        if (block_fill == ACC_BLOCK_SAMPLES)
 8001842:	f8b7 34b4 	ldrh.w	r3, [r7, #1204]	@ 0x4b4
 8001846:	2b40      	cmp	r3, #64	@ 0x40
 8001848:	d127      	bne.n	800189a <Accel_task_fun+0x236>
        {
          char payload[MSG_PAYLOAD_SIZE];

          build_payload_block(payload, sizeof(payload),
 800184a:	f107 008c 	add.w	r0, r7, #140	@ 0x8c
 800184e:	2340      	movs	r3, #64	@ 0x40
 8001850:	9303      	str	r3, [sp, #12]
 8001852:	f107 030c 	add.w	r3, r7, #12
 8001856:	9302      	str	r3, [sp, #8]
 8001858:	f8b7 34a4 	ldrh.w	r3, [r7, #1188]	@ 0x4a4
 800185c:	9301      	str	r3, [sp, #4]
 800185e:	f8b7 34b0 	ldrh.w	r3, [r7, #1200]	@ 0x4b0
 8001862:	9300      	str	r3, [sp, #0]
 8001864:	2334      	movs	r3, #52	@ 0x34
 8001866:	f8d7 249c 	ldr.w	r2, [r7, #1180]	@ 0x49c
 800186a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800186e:	f7fe ffd9 	bl	8000824 <build_payload_block>
                              t0_ms, ACC_FS_HZ,
                              seq, total_chunks,
                              z_block_mg, ACC_BLOCK_SAMPLES);

          printf("[ACC][JSON] %s\r\n", payload);
 8001872:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8001876:	4619      	mov	r1, r3
 8001878:	4822      	ldr	r0, [pc, #136]	@ (8001904 <Accel_task_fun+0x2a0>)
 800187a:	f010 fdc7 	bl	801240c <iprintf>

          send_mqtt_msg(TOPIC_PUB_ACCEL_PREFIX, payload);
 800187e:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8001882:	4619      	mov	r1, r3
 8001884:	4820      	ldr	r0, [pc, #128]	@ (8001908 <Accel_task_fun+0x2a4>)
 8001886:	f7fe ff91 	bl	80007ac <send_mqtt_msg>

          seq++;
 800188a:	f8b7 34b0 	ldrh.w	r3, [r7, #1200]	@ 0x4b0
 800188e:	3301      	adds	r3, #1
 8001890:	f8a7 34b0 	strh.w	r3, [r7, #1200]	@ 0x4b0
          block_fill = 0;
 8001894:	2300      	movs	r3, #0
 8001896:	f8a7 34b4 	strh.w	r3, [r7, #1204]	@ 0x4b4
      while (level_words >= 3 && collected < target)
 800189a:	f8b7 34ae 	ldrh.w	r3, [r7, #1198]	@ 0x4ae
 800189e:	2b02      	cmp	r3, #2
 80018a0:	d905      	bls.n	80018ae <Accel_task_fun+0x24a>
 80018a2:	f8b7 24b2 	ldrh.w	r2, [r7, #1202]	@ 0x4b2
 80018a6:	f8b7 34a6 	ldrh.w	r3, [r7, #1190]	@ 0x4a6
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d398      	bcc.n	80017e0 <Accel_task_fun+0x17c>
    while (collected < target)
 80018ae:	f8b7 24b2 	ldrh.w	r2, [r7, #1202]	@ 0x4b2
 80018b2:	f8b7 34a6 	ldrh.w	r3, [r7, #1190]	@ 0x4a6
 80018b6:	429a      	cmp	r2, r3
 80018b8:	f4ff af6a 	bcc.w	8001790 <Accel_task_fun+0x12c>
        }
      }
    }

    LSM6DSL_FifoReset();
 80018bc:	f002 fc9e 	bl	80041fc <LSM6DSL_FifoReset>
    printf("[ACC] Done FIFO. collected=%u chunks=%u\r\n",
 80018c0:	f8b7 34b2 	ldrh.w	r3, [r7, #1202]	@ 0x4b2
 80018c4:	f8b7 24b0 	ldrh.w	r2, [r7, #1200]	@ 0x4b0
 80018c8:	4619      	mov	r1, r3
 80018ca:	4810      	ldr	r0, [pc, #64]	@ (800190c <Accel_task_fun+0x2a8>)
 80018cc:	f010 fd9e 	bl	801240c <iprintf>
 80018d0:	e6e7      	b.n	80016a2 <Accel_task_fun+0x3e>
      continue;
 80018d2:	bf00      	nop
  {
 80018d4:	e6e5      	b.n	80016a2 <Accel_task_fun+0x3e>
 80018d6:	bf00      	nop
 80018d8:	08013d54 	.word	0x08013d54
 80018dc:	08013d70 	.word	0x08013d70
 80018e0:	08013d84 	.word	0x08013d84
 80018e4:	2000083c 	.word	0x2000083c
 80018e8:	20000844 	.word	0x20000844
 80018ec:	08013d98 	.word	0x08013d98
 80018f0:	08013da0 	.word	0x08013da0
 80018f4:	08013da8 	.word	0x08013da8
 80018f8:	08013dd8 	.word	0x08013dd8
 80018fc:	08013e0c 	.word	0x08013e0c
 8001900:	3d79db23 	.word	0x3d79db23
 8001904:	08013e40 	.word	0x08013e40
 8001908:	08013e54 	.word	0x08013e54
 800190c:	08013e64 	.word	0x08013e64

08001910 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a04      	ldr	r2, [pc, #16]	@ (8001930 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d101      	bne.n	8001926 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001922:	f003 f82b 	bl	800497c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001926:	bf00      	nop
 8001928:	3708      	adds	r7, #8
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40001000 	.word	0x40001000

08001934 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001938:	b672      	cpsid	i
}
 800193a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800193c:	bf00      	nop
 800193e:	e7fd      	b.n	800193c <Error_Handler+0x8>

08001940 <prvConnectToServer>:
 */
static uint32_t ulGlobalEntryTimeMs;


TransportStatus_t prvConnectToServer( NetworkContext_t * pxNetworkContext )
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b086      	sub	sp, #24
 8001944:	af02      	add	r7, sp, #8
 8001946:	6078      	str	r0, [r7, #4]
   TransportStatus_t xNetworkStatus;
   uint8_t ret;
   uint8_t ipaddr[4]=MQTT_BROKER_ENDPOINT_IP;
 8001948:	4b1e      	ldr	r3, [pc, #120]	@ (80019c4 <prvConnectToServer+0x84>)
 800194a:	60bb      	str	r3, [r7, #8]

    /* Attempt to connect to MQTT broker. */
    do
    {
        /* Establish a TCP connection with the MQTT broker. */
        LOG( ( "Create a TCP connection to %s:%d.\n",
 800194c:	f240 725b 	movw	r2, #1883	@ 0x75b
 8001950:	491d      	ldr	r1, [pc, #116]	@ (80019c8 <prvConnectToServer+0x88>)
 8001952:	481e      	ldr	r0, [pc, #120]	@ (80019cc <prvConnectToServer+0x8c>)
 8001954:	f010 fd5a 	bl	801240c <iprintf>
                   MQTT_BROKER_ENDPOINT,
                   MQTT_BROKER_PORT ) );
        ret=WIFI_OpenClientConnection(SOCKET, WIFI_TCP_PROTOCOL, "mqtt", ipaddr , MQTT_BROKER_PORT, 0);
 8001958:	f107 0308 	add.w	r3, r7, #8
 800195c:	2200      	movs	r2, #0
 800195e:	9201      	str	r2, [sp, #4]
 8001960:	f240 725b 	movw	r2, #1883	@ 0x75b
 8001964:	9200      	str	r2, [sp, #0]
 8001966:	4a1a      	ldr	r2, [pc, #104]	@ (80019d0 <prvConnectToServer+0x90>)
 8001968:	2100      	movs	r1, #0
 800196a:	2000      	movs	r0, #0
 800196c:	f002 ffb4 	bl	80048d8 <WIFI_OpenClientConnection>
 8001970:	4603      	mov	r3, r0
 8001972:	73bb      	strb	r3, [r7, #14]
        if((ret != WIFI_STATUS_OK) && (ret != 1)) {
 8001974:	7bbb      	ldrb	r3, [r7, #14]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d00c      	beq.n	8001994 <prvConnectToServer+0x54>
 800197a:	7bbb      	ldrb	r3, [r7, #14]
 800197c:	2b01      	cmp	r3, #1
 800197e:	d009      	beq.n	8001994 <prvConnectToServer+0x54>
            LOG(("Error in opening MQTT connection: %d\n",ret));
 8001980:	7bbb      	ldrb	r3, [r7, #14]
 8001982:	4619      	mov	r1, r3
 8001984:	4813      	ldr	r0, [pc, #76]	@ (80019d4 <prvConnectToServer+0x94>)
 8001986:	f010 fd41 	bl	801240c <iprintf>
            osDelay(pdMS_TO_TICKS(10000));
 800198a:	f242 7010 	movw	r0, #10000	@ 0x2710
 800198e:	f00d fb72 	bl	800f076 <osDelay>
 8001992:	e00f      	b.n	80019b4 <prvConnectToServer+0x74>
		} else {
	        pxNetworkContext->socket = SOCKET;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2200      	movs	r2, #0
 8001998:	701a      	strb	r2, [r3, #0]
	        pxNetworkContext->socket_open=1;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2201      	movs	r2, #1
 800199e:	705a      	strb	r2, [r3, #1]
	        memcpy(pxNetworkContext->ipaddr,ipaddr,4*sizeof(uint8_t));
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	3302      	adds	r3, #2
 80019a4:	68ba      	ldr	r2, [r7, #8]
 80019a6:	601a      	str	r2, [r3, #0]
	        pxNetworkContext->remote_port=MQTT_BROKER_PORT;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f240 725b 	movw	r2, #1883	@ 0x75b
 80019ae:	80da      	strh	r2, [r3, #6]
	        xNetworkStatus = PLAINTEXT_TRANSPORT_SUCCESS;
 80019b0:	2301      	movs	r3, #1
 80019b2:	73fb      	strb	r3, [r7, #15]
		}


    } while( ( xNetworkStatus != PLAINTEXT_TRANSPORT_SUCCESS ) );
 80019b4:	7bfb      	ldrb	r3, [r7, #15]
 80019b6:	2b01      	cmp	r3, #1
 80019b8:	d1c8      	bne.n	800194c <prvConnectToServer+0xc>

    return PLAINTEXT_TRANSPORT_SUCCESS;
 80019ba:	2301      	movs	r3, #1
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3710      	adds	r7, #16
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	31b22436 	.word	0x31b22436
 80019c8:	08013e98 	.word	0x08013e98
 80019cc:	08013eac 	.word	0x08013eac
 80019d0:	08013ed0 	.word	0x08013ed0
 80019d4:	08013ed8 	.word	0x08013ed8

080019d8 <prvCreateMQTTConnectionWithBroker>:

void prvCreateMQTTConnectionWithBroker( MQTTContext_t * pxMQTTContext,
                                               NetworkContext_t * pxNetworkContext )
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b094      	sub	sp, #80	@ 0x50
 80019dc:	af02      	add	r7, sp, #8
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
    MQTTStatus_t xResult;
    MQTTConnectInfo_t xConnectInfo;
    bool xSessionPresent;
    TransportInterface_t xTransport;
    HAL_Delay(50);
 80019e2:	2032      	movs	r0, #50	@ 0x32
 80019e4:	f002 ffea 	bl	80049bc <HAL_Delay>

    /* Fill in Transport Interface send and receive function pointers. */
    init_transport_from_socket( pxNetworkContext->socket, 1,
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	7818      	ldrb	r0, [r3, #0]
 80019ec:	f107 030c 	add.w	r3, r7, #12
 80019f0:	683a      	ldr	r2, [r7, #0]
 80019f2:	2101      	movs	r1, #1
 80019f4:	f00d f8ec 	bl	800ebd0 <init_transport_from_socket>
                                     pxNetworkContext,
                                     &xTransport );
    /* Initialize MQTT library. */
    xResult = MQTT_Init( pxMQTTContext,
 80019f8:	f107 010c 	add.w	r1, r7, #12
 80019fc:	4b30      	ldr	r3, [pc, #192]	@ (8001ac0 <prvCreateMQTTConnectionWithBroker+0xe8>)
 80019fe:	9300      	str	r3, [sp, #0]
 8001a00:	4b30      	ldr	r3, [pc, #192]	@ (8001ac4 <prvCreateMQTTConnectionWithBroker+0xec>)
 8001a02:	4a31      	ldr	r2, [pc, #196]	@ (8001ac8 <prvCreateMQTTConnectionWithBroker+0xf0>)
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f00a ff5d 	bl	800c8c4 <MQTT_Init>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                         &xTransport,
                         prvGetTimeMs,
                         prvEventCallback,
                         &xBuffer );

    configASSERT( xResult == MQTTSuccess );
 8001a10:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d00b      	beq.n	8001a30 <prvCreateMQTTConnectionWithBroker+0x58>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a1c:	f383 8811 	msr	BASEPRI, r3
 8001a20:	f3bf 8f6f 	isb	sy
 8001a24:	f3bf 8f4f 	dsb	sy
 8001a28:	643b      	str	r3, [r7, #64]	@ 0x40
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001a2a:	bf00      	nop
 8001a2c:	bf00      	nop
 8001a2e:	e7fd      	b.n	8001a2c <prvCreateMQTTConnectionWithBroker+0x54>
    LOG(("MQTT initialized\n"));
 8001a30:	4826      	ldr	r0, [pc, #152]	@ (8001acc <prvCreateMQTTConnectionWithBroker+0xf4>)
 8001a32:	f010 fd53 	bl	80124dc <puts>

    /* Many fields not used in this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xConnectInfo, 0x00, sizeof( xConnectInfo ) );
 8001a36:	f107 0320 	add.w	r3, r7, #32
 8001a3a:	221c      	movs	r2, #28
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f010 feae 	bl	80127a0 <memset>

    /* Start with a clean session i.e. direct the MQTT broker to discard any
     * previous session data. Also, establishing a connection with clean
     * session will ensure that the broker does not store any data when this
     * client gets disconnected. */
    xConnectInfo.cleanSession = true;
 8001a44:	2301      	movs	r3, #1
 8001a46:	f887 3020 	strb.w	r3, [r7, #32]

    /* The client identifier is used to uniquely identify this MQTT client to
     * the MQTT broker. In a production device the identifier can be something
     * unique, such as a device serial number. */
    xConnectInfo.pClientIdentifier = MQTTCLIENT_IDENTIFIER;
 8001a4a:	4b21      	ldr	r3, [pc, #132]	@ (8001ad0 <prvCreateMQTTConnectionWithBroker+0xf8>)
 8001a4c:	627b      	str	r3, [r7, #36]	@ 0x24
    xConnectInfo.clientIdentifierLength = ( uint16_t ) strlen(
 8001a4e:	2317      	movs	r3, #23
 8001a50:	853b      	strh	r3, [r7, #40]	@ 0x28
                                                  MQTTCLIENT_IDENTIFIER );
    xConnectInfo.pUserName=mqttUserName;
 8001a52:	2300      	movs	r3, #0
 8001a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    xConnectInfo.userNameLength=strlen(mqttUserName);
 8001a56:	2000      	movs	r0, #0
 8001a58:	f7fe fbba 	bl	80001d0 <strlen>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	b29b      	uxth	r3, r3
 8001a60:	863b      	strh	r3, [r7, #48]	@ 0x30
    xConnectInfo.pPassword=mqttPass;
 8001a62:	2300      	movs	r3, #0
 8001a64:	637b      	str	r3, [r7, #52]	@ 0x34
    xConnectInfo.passwordLength=strlen(mqttPass);
 8001a66:	2000      	movs	r0, #0
 8001a68:	f7fe fbb2 	bl	80001d0 <strlen>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	873b      	strh	r3, [r7, #56]	@ 0x38

    /* Set MQTT keep-alive period. It is the responsibility of the application
     * to ensure that the interval between Control Packets being sent does not
     * exceed the Keep Alive value.  In the absence of sending any other
     * Control Packets, the Client MUST send a PINGREQ Packet. */
    xConnectInfo.keepAliveSeconds = 60U;
 8001a72:	233c      	movs	r3, #60	@ 0x3c
 8001a74:	847b      	strh	r3, [r7, #34]	@ 0x22

    /* Send MQTT CONNECT packet to broker. LWT is not used in this demo, so it
     * is passed as NULL. */
    xResult = MQTT_Connect( pxMQTTContext,
 8001a76:	f107 0120 	add.w	r1, r7, #32
 8001a7a:	f107 031f 	add.w	r3, r7, #31
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001a84:	2200      	movs	r2, #0
 8001a86:	6878      	ldr	r0, [r7, #4]
 8001a88:	f00a ff71 	bl	800c96e <MQTT_Connect>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                            &xConnectInfo,
                            NULL,
                            10000U,
                            &xSessionPresent );
    configASSERT( xResult == MQTTSuccess );
 8001a92:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d00b      	beq.n	8001ab2 <prvCreateMQTTConnectionWithBroker+0xda>
	__asm volatile
 8001a9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a9e:	f383 8811 	msr	BASEPRI, r3
 8001aa2:	f3bf 8f6f 	isb	sy
 8001aa6:	f3bf 8f4f 	dsb	sy
 8001aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
}
 8001aac:	bf00      	nop
 8001aae:	bf00      	nop
 8001ab0:	e7fd      	b.n	8001aae <prvCreateMQTTConnectionWithBroker+0xd6>
    LOG(("MQTT connected to broker\n"));
 8001ab2:	4808      	ldr	r0, [pc, #32]	@ (8001ad4 <prvCreateMQTTConnectionWithBroker+0xfc>)
 8001ab4:	f010 fd12 	bl	80124dc <puts>

}
 8001ab8:	bf00      	nop
 8001aba:	3748      	adds	r7, #72	@ 0x48
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	20000000 	.word	0x20000000
 8001ac4:	08001c65 	.word	0x08001c65
 8001ac8:	08001c35 	.word	0x08001c35
 8001acc:	08013f00 	.word	0x08013f00
 8001ad0:	08013f14 	.word	0x08013f14
 8001ad4:	08013f2c 	.word	0x08013f2c

08001ad8 <prvMQTTPublishToTopic>:

void prvMQTTPublishToTopic( MQTTContext_t * pxMQTTContext, char * topic, void * payload )
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b08a      	sub	sp, #40	@ 0x28
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	60f8      	str	r0, [r7, #12]
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	607a      	str	r2, [r7, #4]
    MQTTStatus_t xResult;
    MQTTPublishInfo_t xMQTTPublishInfo;

    /* Some fields are not used by this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xMQTTPublishInfo, 0x00, sizeof(
 8001ae4:	f107 0310 	add.w	r3, r7, #16
 8001ae8:	2214      	movs	r2, #20
 8001aea:	2100      	movs	r1, #0
 8001aec:	4618      	mov	r0, r3
 8001aee:	f010 fe57 	bl	80127a0 <memset>
                                                        xMQTTPublishInfo ) );

    /* This demo uses QoS0. */
    xMQTTPublishInfo.qos = MQTTQoS0;
 8001af2:	2300      	movs	r3, #0
 8001af4:	743b      	strb	r3, [r7, #16]
    xMQTTPublishInfo.retain = false;
 8001af6:	2300      	movs	r3, #0
 8001af8:	747b      	strb	r3, [r7, #17]
    xMQTTPublishInfo.pTopicName = topic;
 8001afa:	68bb      	ldr	r3, [r7, #8]
 8001afc:	617b      	str	r3, [r7, #20]
    xMQTTPublishInfo.topicNameLength = ( uint16_t ) strlen( topic );
 8001afe:	68b8      	ldr	r0, [r7, #8]
 8001b00:	f7fe fb66 	bl	80001d0 <strlen>
 8001b04:	4603      	mov	r3, r0
 8001b06:	b29b      	uxth	r3, r3
 8001b08:	833b      	strh	r3, [r7, #24]
    xMQTTPublishInfo.pPayload = payload;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	61fb      	str	r3, [r7, #28]
    xMQTTPublishInfo.payloadLength = strlen( payload );
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f7fe fb5e 	bl	80001d0 <strlen>
 8001b14:	4603      	mov	r3, r0
 8001b16:	623b      	str	r3, [r7, #32]

    /* Send PUBLISH packet. Packet ID is not used for a QoS0 publish. */
    xResult = MQTT_Publish( pxMQTTContext, &xMQTTPublishInfo, 0U );
 8001b18:	f107 0310 	add.w	r3, r7, #16
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	4619      	mov	r1, r3
 8001b20:	68f8      	ldr	r0, [r7, #12]
 8001b22:	f00a ffdc 	bl	800cade <MQTT_Publish>
 8001b26:	4603      	mov	r3, r0
 8001b28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if(xResult==MQTTSuccess) LOG(("Published to topic %s: %s\n",topic,payload));
 8001b2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d104      	bne.n	8001b3e <prvMQTTPublishToTopic+0x66>
 8001b34:	687a      	ldr	r2, [r7, #4]
 8001b36:	68b9      	ldr	r1, [r7, #8]
 8001b38:	4803      	ldr	r0, [pc, #12]	@ (8001b48 <prvMQTTPublishToTopic+0x70>)
 8001b3a:	f010 fc67 	bl	801240c <iprintf>
    //configASSERT( xResult == MQTTSuccess );
}
 8001b3e:	bf00      	nop
 8001b40:	3728      	adds	r7, #40	@ 0x28
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	08013f48 	.word	0x08013f48

08001b4c <prvMQTTProcessIncomingPublish>:

    } while( xFailedSubscribeToTopic == true  );
}

void prvMQTTProcessIncomingPublish( MQTTPublishInfo_t *pxPublishInfo )
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b0c2      	sub	sp, #264	@ 0x108
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001b56:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001b5a:	6018      	str	r0, [r3, #0]
	char buffer1[128];
	char buffer2[128];
    const char * pTopicName;

	// pPayload no termina en \0, hay que copiarlo en un buffer para imprimirlo. Lo mismo con pTopicName
	memcpy(buffer1,pxPublishInfo->pPayload,min(127,pxPublishInfo->payloadLength));
 8001b5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001b60:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	68d9      	ldr	r1, [r3, #12]
 8001b68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001b6c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	691b      	ldr	r3, [r3, #16]
 8001b74:	2b7f      	cmp	r3, #127	@ 0x7f
 8001b76:	bf28      	it	cs
 8001b78:	237f      	movcs	r3, #127	@ 0x7f
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001b80:	4618      	mov	r0, r3
 8001b82:	f010 ff6c 	bl	8012a5e <memcpy>
	buffer1[min(1023,pxPublishInfo->payloadLength)]='\0';
 8001b86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001b8a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	691b      	ldr	r3, [r3, #16]
 8001b92:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8001b96:	4293      	cmp	r3, r2
 8001b98:	bf28      	it	cs
 8001b9a:	4613      	movcs	r3, r2
 8001b9c:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8001ba0:	443b      	add	r3, r7
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f803 2c80 	strb.w	r2, [r3, #-128]
	memcpy(buffer2,pxPublishInfo->pTopicName,min(127,pxPublishInfo->topicNameLength));
 8001ba8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001bac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	6859      	ldr	r1, [r3, #4]
 8001bb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001bb8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	891b      	ldrh	r3, [r3, #8]
 8001bc0:	2b7f      	cmp	r3, #127	@ 0x7f
 8001bc2:	bf28      	it	cs
 8001bc4:	237f      	movcs	r3, #127	@ 0x7f
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	461a      	mov	r2, r3
 8001bca:	f107 0308 	add.w	r3, r7, #8
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f010 ff45 	bl	8012a5e <memcpy>
	buffer2[min(1023,pxPublishInfo->topicNameLength)]='\0';
 8001bd4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001bd8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	891b      	ldrh	r3, [r3, #8]
 8001be0:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8001be4:	4293      	cmp	r3, r2
 8001be6:	bf28      	it	cs
 8001be8:	4613      	movcs	r3, r2
 8001bea:	b29b      	uxth	r3, r3
 8001bec:	461a      	mov	r2, r3
 8001bee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001bf2:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	5499      	strb	r1, [r3, r2]

	LOG(("Topic \"%s\": publicado \"%s\"\n",buffer2,buffer1));
 8001bfa:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 8001bfe:	f107 0308 	add.w	r3, r7, #8
 8001c02:	4619      	mov	r1, r3
 8001c04:	480a      	ldr	r0, [pc, #40]	@ (8001c30 <prvMQTTProcessIncomingPublish+0xe4>)
 8001c06:	f010 fc01 	bl	801240c <iprintf>

  // Actuar localmente sobre los LEDs o alguna otra cosa
	if(buffer1[0]=='1') BSP_LED_On(LED2);
 8001c0a:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 8001c0e:	2b31      	cmp	r3, #49	@ 0x31
 8001c10:	d102      	bne.n	8001c18 <prvMQTTProcessIncomingPublish+0xcc>
 8001c12:	2000      	movs	r0, #0
 8001c14:	f002 fbcc 	bl	80043b0 <BSP_LED_On>
	if(buffer1[0]=='0') BSP_LED_Off(LED2);
 8001c18:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 8001c1c:	2b30      	cmp	r3, #48	@ 0x30
 8001c1e:	d102      	bne.n	8001c26 <prvMQTTProcessIncomingPublish+0xda>
 8001c20:	2000      	movs	r0, #0
 8001c22:	f002 fbdb 	bl	80043dc <BSP_LED_Off>

}
 8001c26:	bf00      	nop
 8001c28:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	08013fb8 	.word	0x08013fb8

08001c34 <prvGetTimeMs>:

uint32_t prvGetTimeMs( void )
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
#define MILLISECONDS_PER_TICK                             ( 1000 / configTICK_RATE_HZ )
    TickType_t xTickCount = 0;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	607b      	str	r3, [r7, #4]
    uint32_t ulTimeMs = 0UL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	603b      	str	r3, [r7, #0]

    /* Get the current tick count. */
    xTickCount = xTaskGetTickCount();
 8001c42:	f00e fd15 	bl	8010670 <xTaskGetTickCount>
 8001c46:	6078      	str	r0, [r7, #4]

    /* Convert the ticks to milliseconds. */
    ulTimeMs = ( uint32_t ) xTickCount * MILLISECONDS_PER_TICK;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	603b      	str	r3, [r7, #0]

    /* Reduce ulGlobalEntryTimeMs from obtained time so as to always return the
     * elapsed time in the application. */
    ulTimeMs = ( uint32_t ) ( ulTimeMs - ulGlobalEntryTimeMs );
 8001c4c:	4b04      	ldr	r3, [pc, #16]	@ (8001c60 <prvGetTimeMs+0x2c>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	683a      	ldr	r2, [r7, #0]
 8001c52:	1ad3      	subs	r3, r2, r3
 8001c54:	603b      	str	r3, [r7, #0]

    return ulTimeMs;
 8001c56:	683b      	ldr	r3, [r7, #0]
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3708      	adds	r7, #8
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	20000c38 	.word	0x20000c38

08001c64 <prvEventCallback>:

void prvEventCallback( MQTTContext_t * pxMQTTContext,
                              MQTTPacketInfo_t * pxPacketInfo,
                              MQTTDeserializedInfo_t * pxDeserializedInfo )
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	60f8      	str	r0, [r7, #12]
 8001c6c:	60b9      	str	r1, [r7, #8]
 8001c6e:	607a      	str	r2, [r7, #4]
    /* The MQTT context is not used for this demo. */
    ( void ) pxMQTTContext;

    if( ( pxPacketInfo->type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c78:	2b30      	cmp	r3, #48	@ 0x30
 8001c7a:	d104      	bne.n	8001c86 <prvEventCallback+0x22>
    {
    	// procesar un paquete PUBLISH recibido,
    	//por ejemplo llamando a la función prvMQTTProcessIncomingPublish, que hay que desarrollar
      prvMQTTProcessIncomingPublish( pxDeserializedInfo->pPublishInfo );
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff ff63 	bl	8001b4c <prvMQTTProcessIncomingPublish>
    {
       // también se podría hacer algo con otros paquetes si fuera necesario
    	 //prvMQTTProcessResponse( pxPacketInfo, pxDeserializedInfo->packetIdentifier );
    }

}
 8001c86:	bf00      	nop
 8001c88:	3710      	adds	r7, #16
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
	...

08001c90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c96:	4b11      	ldr	r3, [pc, #68]	@ (8001cdc <HAL_MspInit+0x4c>)
 8001c98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c9a:	4a10      	ldr	r2, [pc, #64]	@ (8001cdc <HAL_MspInit+0x4c>)
 8001c9c:	f043 0301 	orr.w	r3, r3, #1
 8001ca0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cdc <HAL_MspInit+0x4c>)
 8001ca4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ca6:	f003 0301 	and.w	r3, r3, #1
 8001caa:	607b      	str	r3, [r7, #4]
 8001cac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cae:	4b0b      	ldr	r3, [pc, #44]	@ (8001cdc <HAL_MspInit+0x4c>)
 8001cb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001cdc <HAL_MspInit+0x4c>)
 8001cb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cb8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cba:	4b08      	ldr	r3, [pc, #32]	@ (8001cdc <HAL_MspInit+0x4c>)
 8001cbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cc2:	603b      	str	r3, [r7, #0]
 8001cc4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	210f      	movs	r1, #15
 8001cca:	f06f 0001 	mvn.w	r0, #1
 8001cce:	f002 ff75 	bl	8004bbc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	40021000 	.word	0x40021000

08001ce0 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b0ac      	sub	sp, #176	@ 0xb0
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	605a      	str	r2, [r3, #4]
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	60da      	str	r2, [r3, #12]
 8001cf6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cf8:	f107 0314 	add.w	r3, r7, #20
 8001cfc:	2288      	movs	r2, #136	@ 0x88
 8001cfe:	2100      	movs	r1, #0
 8001d00:	4618      	mov	r0, r3
 8001d02:	f010 fd4d 	bl	80127a0 <memset>
  if(DFSDM1_Init == 0)
 8001d06:	4b25      	ldr	r3, [pc, #148]	@ (8001d9c <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d142      	bne.n	8001d94 <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001d0e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d12:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001d14:	2300      	movs	r3, #0
 8001d16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d1a:	f107 0314 	add.w	r3, r7, #20
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f005 faae 	bl	8007280 <HAL_RCCEx_PeriphCLKConfig>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001d2a:	f7ff fe03 	bl	8001934 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001d2e:	4b1c      	ldr	r3, [pc, #112]	@ (8001da0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001d30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d32:	4a1b      	ldr	r2, [pc, #108]	@ (8001da0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001d34:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d38:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d3a:	4b19      	ldr	r3, [pc, #100]	@ (8001da0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001d3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d3e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001d42:	613b      	str	r3, [r7, #16]
 8001d44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d46:	4b16      	ldr	r3, [pc, #88]	@ (8001da0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d4a:	4a15      	ldr	r2, [pc, #84]	@ (8001da0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001d4c:	f043 0310 	orr.w	r3, r3, #16
 8001d50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d52:	4b13      	ldr	r3, [pc, #76]	@ (8001da0 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d56:	f003 0310 	and.w	r3, r3, #16
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001d5e:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001d62:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d66:	2302      	movs	r3, #2
 8001d68:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d72:	2300      	movs	r3, #0
 8001d74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001d78:	2306      	movs	r3, #6
 8001d7a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d7e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d82:	4619      	mov	r1, r3
 8001d84:	4807      	ldr	r0, [pc, #28]	@ (8001da4 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8001d86:	f003 f89f 	bl	8004ec8 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8001d8a:	4b04      	ldr	r3, [pc, #16]	@ (8001d9c <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	3301      	adds	r3, #1
 8001d90:	4a02      	ldr	r2, [pc, #8]	@ (8001d9c <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001d92:	6013      	str	r3, [r2, #0]
  }

}
 8001d94:	bf00      	nop
 8001d96:	37b0      	adds	r7, #176	@ 0xb0
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	20000c3c 	.word	0x20000c3c
 8001da0:	40021000 	.word	0x40021000
 8001da4:	48001000 	.word	0x48001000

08001da8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b0ac      	sub	sp, #176	@ 0xb0
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001db0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	605a      	str	r2, [r3, #4]
 8001dba:	609a      	str	r2, [r3, #8]
 8001dbc:	60da      	str	r2, [r3, #12]
 8001dbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dc0:	f107 0314 	add.w	r3, r7, #20
 8001dc4:	2288      	movs	r2, #136	@ 0x88
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f010 fce9 	bl	80127a0 <memset>
  if(hi2c->Instance==I2C2)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a21      	ldr	r2, [pc, #132]	@ (8001e58 <HAL_I2C_MspInit+0xb0>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d13b      	bne.n	8001e50 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001dd8:	2380      	movs	r3, #128	@ 0x80
 8001dda:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001de0:	f107 0314 	add.w	r3, r7, #20
 8001de4:	4618      	mov	r0, r3
 8001de6:	f005 fa4b 	bl	8007280 <HAL_RCCEx_PeriphCLKConfig>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001df0:	f7ff fda0 	bl	8001934 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001df4:	4b19      	ldr	r3, [pc, #100]	@ (8001e5c <HAL_I2C_MspInit+0xb4>)
 8001df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001df8:	4a18      	ldr	r2, [pc, #96]	@ (8001e5c <HAL_I2C_MspInit+0xb4>)
 8001dfa:	f043 0302 	orr.w	r3, r3, #2
 8001dfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e00:	4b16      	ldr	r3, [pc, #88]	@ (8001e5c <HAL_I2C_MspInit+0xb4>)
 8001e02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e04:	f003 0302 	and.w	r3, r3, #2
 8001e08:	613b      	str	r3, [r7, #16]
 8001e0a:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001e0c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001e10:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e14:	2312      	movs	r3, #18
 8001e16:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e20:	2303      	movs	r3, #3
 8001e22:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001e26:	2304      	movs	r3, #4
 8001e28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e2c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e30:	4619      	mov	r1, r3
 8001e32:	480b      	ldr	r0, [pc, #44]	@ (8001e60 <HAL_I2C_MspInit+0xb8>)
 8001e34:	f003 f848 	bl	8004ec8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001e38:	4b08      	ldr	r3, [pc, #32]	@ (8001e5c <HAL_I2C_MspInit+0xb4>)
 8001e3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e3c:	4a07      	ldr	r2, [pc, #28]	@ (8001e5c <HAL_I2C_MspInit+0xb4>)
 8001e3e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001e42:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e44:	4b05      	ldr	r3, [pc, #20]	@ (8001e5c <HAL_I2C_MspInit+0xb4>)
 8001e46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e4c:	60fb      	str	r3, [r7, #12]
 8001e4e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001e50:	bf00      	nop
 8001e52:	37b0      	adds	r7, #176	@ 0xb0
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	40005800 	.word	0x40005800
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	48000400 	.word	0x48000400

08001e64 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a0b      	ldr	r2, [pc, #44]	@ (8001ea0 <HAL_I2C_MspDeInit+0x3c>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d10f      	bne.n	8001e96 <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001e76:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea4 <HAL_I2C_MspDeInit+0x40>)
 8001e78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ea4 <HAL_I2C_MspDeInit+0x40>)
 8001e7c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001e80:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 8001e82:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001e86:	4808      	ldr	r0, [pc, #32]	@ (8001ea8 <HAL_I2C_MspDeInit+0x44>)
 8001e88:	f003 f9c8 	bl	800521c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 8001e8c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001e90:	4805      	ldr	r0, [pc, #20]	@ (8001ea8 <HAL_I2C_MspDeInit+0x44>)
 8001e92:	f003 f9c3 	bl	800521c <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001e96:	bf00      	nop
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	40005800 	.word	0x40005800
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	48000400 	.word	0x48000400

08001eac <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b08a      	sub	sp, #40	@ 0x28
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb4:	f107 0314 	add.w	r3, r7, #20
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	605a      	str	r2, [r3, #4]
 8001ebe:	609a      	str	r2, [r3, #8]
 8001ec0:	60da      	str	r2, [r3, #12]
 8001ec2:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a17      	ldr	r2, [pc, #92]	@ (8001f28 <HAL_QSPI_MspInit+0x7c>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d128      	bne.n	8001f20 <HAL_QSPI_MspInit+0x74>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001ece:	4b17      	ldr	r3, [pc, #92]	@ (8001f2c <HAL_QSPI_MspInit+0x80>)
 8001ed0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ed2:	4a16      	ldr	r2, [pc, #88]	@ (8001f2c <HAL_QSPI_MspInit+0x80>)
 8001ed4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ed8:	6513      	str	r3, [r2, #80]	@ 0x50
 8001eda:	4b14      	ldr	r3, [pc, #80]	@ (8001f2c <HAL_QSPI_MspInit+0x80>)
 8001edc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ede:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ee2:	613b      	str	r3, [r7, #16]
 8001ee4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ee6:	4b11      	ldr	r3, [pc, #68]	@ (8001f2c <HAL_QSPI_MspInit+0x80>)
 8001ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eea:	4a10      	ldr	r2, [pc, #64]	@ (8001f2c <HAL_QSPI_MspInit+0x80>)
 8001eec:	f043 0310 	orr.w	r3, r3, #16
 8001ef0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ef2:	4b0e      	ldr	r3, [pc, #56]	@ (8001f2c <HAL_QSPI_MspInit+0x80>)
 8001ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef6:	f003 0310 	and.w	r3, r3, #16
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001efe:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001f02:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f04:	2302      	movs	r3, #2
 8001f06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001f10:	230a      	movs	r3, #10
 8001f12:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f14:	f107 0314 	add.w	r3, r7, #20
 8001f18:	4619      	mov	r1, r3
 8001f1a:	4805      	ldr	r0, [pc, #20]	@ (8001f30 <HAL_QSPI_MspInit+0x84>)
 8001f1c:	f002 ffd4 	bl	8004ec8 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8001f20:	bf00      	nop
 8001f22:	3728      	adds	r7, #40	@ 0x28
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	a0001000 	.word	0xa0001000
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	48001000 	.word	0x48001000

08001f34 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b0a4      	sub	sp, #144	@ 0x90
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f3c:	f107 0308 	add.w	r3, r7, #8
 8001f40:	2288      	movs	r2, #136	@ 0x88
 8001f42:	2100      	movs	r1, #0
 8001f44:	4618      	mov	r0, r3
 8001f46:	f010 fc2b 	bl	80127a0 <memset>
  if(hrtc->Instance==RTC)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a14      	ldr	r2, [pc, #80]	@ (8001fa0 <HAL_RTC_MspInit+0x6c>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d120      	bne.n	8001f96 <HAL_RTC_MspInit+0x62>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001f54:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f58:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001f5a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f5e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f62:	f107 0308 	add.w	r3, r7, #8
 8001f66:	4618      	mov	r0, r3
 8001f68:	f005 f98a 	bl	8007280 <HAL_RCCEx_PeriphCLKConfig>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001f72:	f7ff fcdf 	bl	8001934 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001f76:	4b0b      	ldr	r3, [pc, #44]	@ (8001fa4 <HAL_RTC_MspInit+0x70>)
 8001f78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f7c:	4a09      	ldr	r2, [pc, #36]	@ (8001fa4 <HAL_RTC_MspInit+0x70>)
 8001f7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f82:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 8001f86:	2200      	movs	r2, #0
 8001f88:	2105      	movs	r1, #5
 8001f8a:	2029      	movs	r0, #41	@ 0x29
 8001f8c:	f002 fe16 	bl	8004bbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001f90:	2029      	movs	r0, #41	@ 0x29
 8001f92:	f002 fe2f 	bl	8004bf4 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001f96:	bf00      	nop
 8001f98:	3790      	adds	r7, #144	@ 0x90
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	40002800 	.word	0x40002800
 8001fa4:	40021000 	.word	0x40021000

08001fa8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b08a      	sub	sp, #40	@ 0x28
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb0:	f107 0314 	add.w	r3, r7, #20
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	605a      	str	r2, [r3, #4]
 8001fba:	609a      	str	r2, [r3, #8]
 8001fbc:	60da      	str	r2, [r3, #12]
 8001fbe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a1b      	ldr	r2, [pc, #108]	@ (8002034 <HAL_SPI_MspInit+0x8c>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d130      	bne.n	800202c <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001fca:	4b1b      	ldr	r3, [pc, #108]	@ (8002038 <HAL_SPI_MspInit+0x90>)
 8001fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fce:	4a1a      	ldr	r2, [pc, #104]	@ (8002038 <HAL_SPI_MspInit+0x90>)
 8001fd0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001fd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fd6:	4b18      	ldr	r3, [pc, #96]	@ (8002038 <HAL_SPI_MspInit+0x90>)
 8001fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fda:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001fde:	613b      	str	r3, [r7, #16]
 8001fe0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fe2:	4b15      	ldr	r3, [pc, #84]	@ (8002038 <HAL_SPI_MspInit+0x90>)
 8001fe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fe6:	4a14      	ldr	r2, [pc, #80]	@ (8002038 <HAL_SPI_MspInit+0x90>)
 8001fe8:	f043 0304 	orr.w	r3, r3, #4
 8001fec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fee:	4b12      	ldr	r3, [pc, #72]	@ (8002038 <HAL_SPI_MspInit+0x90>)
 8001ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ff2:	f003 0304 	and.w	r3, r3, #4
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001ffa:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001ffe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002000:	2302      	movs	r3, #2
 8002002:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002004:	2300      	movs	r3, #0
 8002006:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002008:	2303      	movs	r3, #3
 800200a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800200c:	2306      	movs	r3, #6
 800200e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002010:	f107 0314 	add.w	r3, r7, #20
 8002014:	4619      	mov	r1, r3
 8002016:	4809      	ldr	r0, [pc, #36]	@ (800203c <HAL_SPI_MspInit+0x94>)
 8002018:	f002 ff56 	bl	8004ec8 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 800201c:	2200      	movs	r2, #0
 800201e:	2105      	movs	r1, #5
 8002020:	2033      	movs	r0, #51	@ 0x33
 8002022:	f002 fdcb 	bl	8004bbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002026:	2033      	movs	r0, #51	@ 0x33
 8002028:	f002 fde4 	bl	8004bf4 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 800202c:	bf00      	nop
 800202e:	3728      	adds	r7, #40	@ 0x28
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	40003c00 	.word	0x40003c00
 8002038:	40021000 	.word	0x40021000
 800203c:	48000800 	.word	0x48000800

08002040 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a0a      	ldr	r2, [pc, #40]	@ (8002078 <HAL_SPI_MspDeInit+0x38>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d10d      	bne.n	800206e <HAL_SPI_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN SPI3_MspDeInit 0 */

    /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 8002052:	4b0a      	ldr	r3, [pc, #40]	@ (800207c <HAL_SPI_MspDeInit+0x3c>)
 8002054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002056:	4a09      	ldr	r2, [pc, #36]	@ (800207c <HAL_SPI_MspDeInit+0x3c>)
 8002058:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800205c:	6593      	str	r3, [r2, #88]	@ 0x58
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 800205e:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8002062:	4807      	ldr	r0, [pc, #28]	@ (8002080 <HAL_SPI_MspDeInit+0x40>)
 8002064:	f003 f8da 	bl	800521c <HAL_GPIO_DeInit>

    /* SPI3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI3_IRQn);
 8002068:	2033      	movs	r0, #51	@ 0x33
 800206a:	f002 fdd1 	bl	8004c10 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN SPI3_MspDeInit 1 */

    /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 800206e:	bf00      	nop
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	40003c00 	.word	0x40003c00
 800207c:	40021000 	.word	0x40021000
 8002080:	48000800 	.word	0x48000800

08002084 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b0ae      	sub	sp, #184	@ 0xb8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800208c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]
 8002094:	605a      	str	r2, [r3, #4]
 8002096:	609a      	str	r2, [r3, #8]
 8002098:	60da      	str	r2, [r3, #12]
 800209a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800209c:	f107 031c 	add.w	r3, r7, #28
 80020a0:	2288      	movs	r2, #136	@ 0x88
 80020a2:	2100      	movs	r1, #0
 80020a4:	4618      	mov	r0, r3
 80020a6:	f010 fb7b 	bl	80127a0 <memset>
  if(huart->Instance==USART1)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a42      	ldr	r2, [pc, #264]	@ (80021b8 <HAL_UART_MspInit+0x134>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d13b      	bne.n	800212c <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80020b4:	2301      	movs	r3, #1
 80020b6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80020b8:	2300      	movs	r3, #0
 80020ba:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020bc:	f107 031c 	add.w	r3, r7, #28
 80020c0:	4618      	mov	r0, r3
 80020c2:	f005 f8dd 	bl	8007280 <HAL_RCCEx_PeriphCLKConfig>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d001      	beq.n	80020d0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80020cc:	f7ff fc32 	bl	8001934 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80020d0:	4b3a      	ldr	r3, [pc, #232]	@ (80021bc <HAL_UART_MspInit+0x138>)
 80020d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020d4:	4a39      	ldr	r2, [pc, #228]	@ (80021bc <HAL_UART_MspInit+0x138>)
 80020d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020da:	6613      	str	r3, [r2, #96]	@ 0x60
 80020dc:	4b37      	ldr	r3, [pc, #220]	@ (80021bc <HAL_UART_MspInit+0x138>)
 80020de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020e4:	61bb      	str	r3, [r7, #24]
 80020e6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020e8:	4b34      	ldr	r3, [pc, #208]	@ (80021bc <HAL_UART_MspInit+0x138>)
 80020ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ec:	4a33      	ldr	r2, [pc, #204]	@ (80021bc <HAL_UART_MspInit+0x138>)
 80020ee:	f043 0302 	orr.w	r3, r3, #2
 80020f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020f4:	4b31      	ldr	r3, [pc, #196]	@ (80021bc <HAL_UART_MspInit+0x138>)
 80020f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020f8:	f003 0302 	and.w	r3, r3, #2
 80020fc:	617b      	str	r3, [r7, #20]
 80020fe:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8002100:	23c0      	movs	r3, #192	@ 0xc0
 8002102:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002106:	2302      	movs	r3, #2
 8002108:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210c:	2300      	movs	r3, #0
 800210e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002112:	2303      	movs	r3, #3
 8002114:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002118:	2307      	movs	r3, #7
 800211a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800211e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002122:	4619      	mov	r1, r3
 8002124:	4826      	ldr	r0, [pc, #152]	@ (80021c0 <HAL_UART_MspInit+0x13c>)
 8002126:	f002 fecf 	bl	8004ec8 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800212a:	e040      	b.n	80021ae <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a24      	ldr	r2, [pc, #144]	@ (80021c4 <HAL_UART_MspInit+0x140>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d13b      	bne.n	80021ae <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002136:	2304      	movs	r3, #4
 8002138:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800213a:	2300      	movs	r3, #0
 800213c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800213e:	f107 031c 	add.w	r3, r7, #28
 8002142:	4618      	mov	r0, r3
 8002144:	f005 f89c 	bl	8007280 <HAL_RCCEx_PeriphCLKConfig>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <HAL_UART_MspInit+0xce>
      Error_Handler();
 800214e:	f7ff fbf1 	bl	8001934 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002152:	4b1a      	ldr	r3, [pc, #104]	@ (80021bc <HAL_UART_MspInit+0x138>)
 8002154:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002156:	4a19      	ldr	r2, [pc, #100]	@ (80021bc <HAL_UART_MspInit+0x138>)
 8002158:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800215c:	6593      	str	r3, [r2, #88]	@ 0x58
 800215e:	4b17      	ldr	r3, [pc, #92]	@ (80021bc <HAL_UART_MspInit+0x138>)
 8002160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002162:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002166:	613b      	str	r3, [r7, #16]
 8002168:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800216a:	4b14      	ldr	r3, [pc, #80]	@ (80021bc <HAL_UART_MspInit+0x138>)
 800216c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800216e:	4a13      	ldr	r2, [pc, #76]	@ (80021bc <HAL_UART_MspInit+0x138>)
 8002170:	f043 0308 	orr.w	r3, r3, #8
 8002174:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002176:	4b11      	ldr	r3, [pc, #68]	@ (80021bc <HAL_UART_MspInit+0x138>)
 8002178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800217a:	f003 0308 	and.w	r3, r3, #8
 800217e:	60fb      	str	r3, [r7, #12]
 8002180:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8002182:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002186:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218a:	2302      	movs	r3, #2
 800218c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002190:	2300      	movs	r3, #0
 8002192:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002196:	2303      	movs	r3, #3
 8002198:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800219c:	2307      	movs	r3, #7
 800219e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021a2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80021a6:	4619      	mov	r1, r3
 80021a8:	4807      	ldr	r0, [pc, #28]	@ (80021c8 <HAL_UART_MspInit+0x144>)
 80021aa:	f002 fe8d 	bl	8004ec8 <HAL_GPIO_Init>
}
 80021ae:	bf00      	nop
 80021b0:	37b8      	adds	r7, #184	@ 0xb8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40013800 	.word	0x40013800
 80021bc:	40021000 	.word	0x40021000
 80021c0:	48000400 	.word	0x48000400
 80021c4:	40004800 	.word	0x40004800
 80021c8:	48000c00 	.word	0x48000c00

080021cc <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b0ac      	sub	sp, #176	@ 0xb0
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	605a      	str	r2, [r3, #4]
 80021de:	609a      	str	r2, [r3, #8]
 80021e0:	60da      	str	r2, [r3, #12]
 80021e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021e4:	f107 0314 	add.w	r3, r7, #20
 80021e8:	2288      	movs	r2, #136	@ 0x88
 80021ea:	2100      	movs	r1, #0
 80021ec:	4618      	mov	r0, r3
 80021ee:	f010 fad7 	bl	80127a0 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80021fa:	d17c      	bne.n	80022f6 <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80021fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002200:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002202:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002206:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800220a:	2301      	movs	r3, #1
 800220c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800220e:	2301      	movs	r3, #1
 8002210:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8002212:	2318      	movs	r3, #24
 8002214:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002216:	2307      	movs	r3, #7
 8002218:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800221a:	2302      	movs	r3, #2
 800221c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800221e:	2302      	movs	r3, #2
 8002220:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8002222:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002226:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002228:	f107 0314 	add.w	r3, r7, #20
 800222c:	4618      	mov	r0, r3
 800222e:	f005 f827 	bl	8007280 <HAL_RCCEx_PeriphCLKConfig>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8002238:	f7ff fb7c 	bl	8001934 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800223c:	4b30      	ldr	r3, [pc, #192]	@ (8002300 <HAL_PCD_MspInit+0x134>)
 800223e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002240:	4a2f      	ldr	r2, [pc, #188]	@ (8002300 <HAL_PCD_MspInit+0x134>)
 8002242:	f043 0301 	orr.w	r3, r3, #1
 8002246:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002248:	4b2d      	ldr	r3, [pc, #180]	@ (8002300 <HAL_PCD_MspInit+0x134>)
 800224a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800224c:	f003 0301 	and.w	r3, r3, #1
 8002250:	613b      	str	r3, [r7, #16]
 8002252:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8002254:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002258:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800225c:	2300      	movs	r3, #0
 800225e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002262:	2300      	movs	r3, #0
 8002264:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002268:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800226c:	4619      	mov	r1, r3
 800226e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002272:	f002 fe29 	bl	8004ec8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8002276:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800227a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227e:	2302      	movs	r3, #2
 8002280:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002284:	2300      	movs	r3, #0
 8002286:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800228a:	2303      	movs	r3, #3
 800228c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002290:	230a      	movs	r3, #10
 8002292:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002296:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800229a:	4619      	mov	r1, r3
 800229c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022a0:	f002 fe12 	bl	8004ec8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80022a4:	4b16      	ldr	r3, [pc, #88]	@ (8002300 <HAL_PCD_MspInit+0x134>)
 80022a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022a8:	4a15      	ldr	r2, [pc, #84]	@ (8002300 <HAL_PCD_MspInit+0x134>)
 80022aa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80022ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022b0:	4b13      	ldr	r3, [pc, #76]	@ (8002300 <HAL_PCD_MspInit+0x134>)
 80022b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022b8:	60fb      	str	r3, [r7, #12]
 80022ba:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022bc:	4b10      	ldr	r3, [pc, #64]	@ (8002300 <HAL_PCD_MspInit+0x134>)
 80022be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d114      	bne.n	80022f2 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002300 <HAL_PCD_MspInit+0x134>)
 80022ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022cc:	4a0c      	ldr	r2, [pc, #48]	@ (8002300 <HAL_PCD_MspInit+0x134>)
 80022ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80022d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002300 <HAL_PCD_MspInit+0x134>)
 80022d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022dc:	60bb      	str	r3, [r7, #8]
 80022de:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80022e0:	f004 f8d0 	bl	8006484 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80022e4:	4b06      	ldr	r3, [pc, #24]	@ (8002300 <HAL_PCD_MspInit+0x134>)
 80022e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022e8:	4a05      	ldr	r2, [pc, #20]	@ (8002300 <HAL_PCD_MspInit+0x134>)
 80022ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80022ee:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80022f0:	e001      	b.n	80022f6 <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 80022f2:	f004 f8c7 	bl	8006484 <HAL_PWREx_EnableVddUSB>
}
 80022f6:	bf00      	nop
 80022f8:	37b0      	adds	r7, #176	@ 0xb0
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40021000 	.word	0x40021000

08002304 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b08e      	sub	sp, #56	@ 0x38
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 800230c:	2300      	movs	r3, #0
 800230e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002312:	4b34      	ldr	r3, [pc, #208]	@ (80023e4 <HAL_InitTick+0xe0>)
 8002314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002316:	4a33      	ldr	r2, [pc, #204]	@ (80023e4 <HAL_InitTick+0xe0>)
 8002318:	f043 0310 	orr.w	r3, r3, #16
 800231c:	6593      	str	r3, [r2, #88]	@ 0x58
 800231e:	4b31      	ldr	r3, [pc, #196]	@ (80023e4 <HAL_InitTick+0xe0>)
 8002320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002322:	f003 0310 	and.w	r3, r3, #16
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800232a:	f107 0210 	add.w	r2, r7, #16
 800232e:	f107 0314 	add.w	r3, r7, #20
 8002332:	4611      	mov	r1, r2
 8002334:	4618      	mov	r0, r3
 8002336:	f004 ff11 	bl	800715c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800233a:	6a3b      	ldr	r3, [r7, #32]
 800233c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800233e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002340:	2b00      	cmp	r3, #0
 8002342:	d103      	bne.n	800234c <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002344:	f004 fede 	bl	8007104 <HAL_RCC_GetPCLK1Freq>
 8002348:	6378      	str	r0, [r7, #52]	@ 0x34
 800234a:	e004      	b.n	8002356 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800234c:	f004 feda 	bl	8007104 <HAL_RCC_GetPCLK1Freq>
 8002350:	4603      	mov	r3, r0
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002358:	4a23      	ldr	r2, [pc, #140]	@ (80023e8 <HAL_InitTick+0xe4>)
 800235a:	fba2 2303 	umull	r2, r3, r2, r3
 800235e:	0c9b      	lsrs	r3, r3, #18
 8002360:	3b01      	subs	r3, #1
 8002362:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002364:	4b21      	ldr	r3, [pc, #132]	@ (80023ec <HAL_InitTick+0xe8>)
 8002366:	4a22      	ldr	r2, [pc, #136]	@ (80023f0 <HAL_InitTick+0xec>)
 8002368:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800236a:	4b20      	ldr	r3, [pc, #128]	@ (80023ec <HAL_InitTick+0xe8>)
 800236c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002370:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002372:	4a1e      	ldr	r2, [pc, #120]	@ (80023ec <HAL_InitTick+0xe8>)
 8002374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002376:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002378:	4b1c      	ldr	r3, [pc, #112]	@ (80023ec <HAL_InitTick+0xe8>)
 800237a:	2200      	movs	r2, #0
 800237c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800237e:	4b1b      	ldr	r3, [pc, #108]	@ (80023ec <HAL_InitTick+0xe8>)
 8002380:	2200      	movs	r2, #0
 8002382:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002384:	4b19      	ldr	r3, [pc, #100]	@ (80023ec <HAL_InitTick+0xe8>)
 8002386:	2200      	movs	r2, #0
 8002388:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800238a:	4818      	ldr	r0, [pc, #96]	@ (80023ec <HAL_InitTick+0xe8>)
 800238c:	f007 fc29 	bl	8009be2 <HAL_TIM_Base_Init>
 8002390:	4603      	mov	r3, r0
 8002392:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002396:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800239a:	2b00      	cmp	r3, #0
 800239c:	d11b      	bne.n	80023d6 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800239e:	4813      	ldr	r0, [pc, #76]	@ (80023ec <HAL_InitTick+0xe8>)
 80023a0:	f007 fc80 	bl	8009ca4 <HAL_TIM_Base_Start_IT>
 80023a4:	4603      	mov	r3, r0
 80023a6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80023aa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d111      	bne.n	80023d6 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80023b2:	2036      	movs	r0, #54	@ 0x36
 80023b4:	f002 fc1e 	bl	8004bf4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2b0f      	cmp	r3, #15
 80023bc:	d808      	bhi.n	80023d0 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80023be:	2200      	movs	r2, #0
 80023c0:	6879      	ldr	r1, [r7, #4]
 80023c2:	2036      	movs	r0, #54	@ 0x36
 80023c4:	f002 fbfa 	bl	8004bbc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80023c8:	4a0a      	ldr	r2, [pc, #40]	@ (80023f4 <HAL_InitTick+0xf0>)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6013      	str	r3, [r2, #0]
 80023ce:	e002      	b.n	80023d6 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80023d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3738      	adds	r7, #56	@ 0x38
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	40021000 	.word	0x40021000
 80023e8:	431bde83 	.word	0x431bde83
 80023ec:	20000c40 	.word	0x20000c40
 80023f0:	40001000 	.word	0x40001000
 80023f4:	20000060 	.word	0x20000060

080023f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023fc:	bf00      	nop
 80023fe:	e7fd      	b.n	80023fc <NMI_Handler+0x4>

08002400 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002404:	bf00      	nop
 8002406:	e7fd      	b.n	8002404 <HardFault_Handler+0x4>

08002408 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800240c:	bf00      	nop
 800240e:	e7fd      	b.n	800240c <MemManage_Handler+0x4>

08002410 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002414:	bf00      	nop
 8002416:	e7fd      	b.n	8002414 <BusFault_Handler+0x4>

08002418 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800241c:	bf00      	nop
 800241e:	e7fd      	b.n	800241c <UsageFault_Handler+0x4>

08002420 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002424:	bf00      	nop
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr

0800242e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ISM43362_DRDY_EXTI1_Pin);
 8002432:	2002      	movs	r0, #2
 8002434:	f003 f816 	bl	8005464 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002438:	bf00      	nop
 800243a:	bd80      	pop	{r7, pc}

0800243c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8002440:	2020      	movs	r0, #32
 8002442:	f003 f80f 	bl	8005464 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8002446:	2040      	movs	r0, #64	@ 0x40
 8002448:	f003 f80c 	bl	8005464 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 800244c:	2080      	movs	r0, #128	@ 0x80
 800244e:	f003 f809 	bl	8005464 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8002452:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002456:	f003 f805 	bl	8005464 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}

0800245e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800245e:	b580      	push	{r7, lr}
 8002460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8002462:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002466:	f002 fffd 	bl	8005464 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 800246a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800246e:	f002 fff9 	bl	8005464 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BOTON_Pin);
 8002472:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002476:	f002 fff5 	bl	8005464 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 800247a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800247e:	f002 fff1 	bl	8005464 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8002482:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002486:	f002 ffed 	bl	8005464 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800248a:	bf00      	nop
 800248c:	bd80      	pop	{r7, pc}
	...

08002490 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 18.
  */
void RTC_Alarm_IRQHandler(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002494:	4802      	ldr	r0, [pc, #8]	@ (80024a0 <RTC_Alarm_IRQHandler+0x10>)
 8002496:	f005 ff51 	bl	800833c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800249a:	bf00      	nop
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	200001b4 	.word	0x200001b4

080024a4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80024a8:	4802      	ldr	r0, [pc, #8]	@ (80024b4 <TIM6_DAC_IRQHandler+0x10>)
 80024aa:	f007 fc6b 	bl	8009d84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80024ae:	bf00      	nop
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	20000c40 	.word	0x20000c40

080024b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  return 1;
 80024bc:	2301      	movs	r3, #1
}
 80024be:	4618      	mov	r0, r3
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <_kill>:

int _kill(int pid, int sig)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024d2:	f010 fa97 	bl	8012a04 <__errno>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2216      	movs	r2, #22
 80024da:	601a      	str	r2, [r3, #0]
  return -1;
 80024dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3708      	adds	r7, #8
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <_exit>:

void _exit (int status)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024f0:	f04f 31ff 	mov.w	r1, #4294967295
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f7ff ffe7 	bl	80024c8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80024fa:	bf00      	nop
 80024fc:	e7fd      	b.n	80024fa <_exit+0x12>

080024fe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024fe:	b580      	push	{r7, lr}
 8002500:	b086      	sub	sp, #24
 8002502:	af00      	add	r7, sp, #0
 8002504:	60f8      	str	r0, [r7, #12]
 8002506:	60b9      	str	r1, [r7, #8]
 8002508:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800250a:	2300      	movs	r3, #0
 800250c:	617b      	str	r3, [r7, #20]
 800250e:	e00a      	b.n	8002526 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002510:	f3af 8000 	nop.w
 8002514:	4601      	mov	r1, r0
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	1c5a      	adds	r2, r3, #1
 800251a:	60ba      	str	r2, [r7, #8]
 800251c:	b2ca      	uxtb	r2, r1
 800251e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	3301      	adds	r3, #1
 8002524:	617b      	str	r3, [r7, #20]
 8002526:	697a      	ldr	r2, [r7, #20]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	429a      	cmp	r2, r3
 800252c:	dbf0      	blt.n	8002510 <_read+0x12>
  }

  return len;
 800252e:	687b      	ldr	r3, [r7, #4]
}
 8002530:	4618      	mov	r0, r3
 8002532:	3718      	adds	r7, #24
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}

08002538 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002540:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002544:	4618      	mov	r0, r3
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002560:	605a      	str	r2, [r3, #4]
  return 0;
 8002562:	2300      	movs	r3, #0
}
 8002564:	4618      	mov	r0, r3
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr

08002570 <_isatty>:

int _isatty(int file)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002578:	2301      	movs	r3, #1
}
 800257a:	4618      	mov	r0, r3
 800257c:	370c      	adds	r7, #12
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr

08002586 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002586:	b480      	push	{r7}
 8002588:	b085      	sub	sp, #20
 800258a:	af00      	add	r7, sp, #0
 800258c:	60f8      	str	r0, [r7, #12]
 800258e:	60b9      	str	r1, [r7, #8]
 8002590:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002592:	2300      	movs	r3, #0
}
 8002594:	4618      	mov	r0, r3
 8002596:	3714      	adds	r7, #20
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b086      	sub	sp, #24
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025a8:	4a14      	ldr	r2, [pc, #80]	@ (80025fc <_sbrk+0x5c>)
 80025aa:	4b15      	ldr	r3, [pc, #84]	@ (8002600 <_sbrk+0x60>)
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025b4:	4b13      	ldr	r3, [pc, #76]	@ (8002604 <_sbrk+0x64>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d102      	bne.n	80025c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025bc:	4b11      	ldr	r3, [pc, #68]	@ (8002604 <_sbrk+0x64>)
 80025be:	4a12      	ldr	r2, [pc, #72]	@ (8002608 <_sbrk+0x68>)
 80025c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025c2:	4b10      	ldr	r3, [pc, #64]	@ (8002604 <_sbrk+0x64>)
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4413      	add	r3, r2
 80025ca:	693a      	ldr	r2, [r7, #16]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d207      	bcs.n	80025e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025d0:	f010 fa18 	bl	8012a04 <__errno>
 80025d4:	4603      	mov	r3, r0
 80025d6:	220c      	movs	r2, #12
 80025d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025da:	f04f 33ff 	mov.w	r3, #4294967295
 80025de:	e009      	b.n	80025f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025e0:	4b08      	ldr	r3, [pc, #32]	@ (8002604 <_sbrk+0x64>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025e6:	4b07      	ldr	r3, [pc, #28]	@ (8002604 <_sbrk+0x64>)
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4413      	add	r3, r2
 80025ee:	4a05      	ldr	r2, [pc, #20]	@ (8002604 <_sbrk+0x64>)
 80025f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025f2:	68fb      	ldr	r3, [r7, #12]
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3718      	adds	r7, #24
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	20018000 	.word	0x20018000
 8002600:	00000400 	.word	0x00000400
 8002604:	20000c8c 	.word	0x20000c8c
 8002608:	200061f0 	.word	0x200061f0

0800260c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002610:	4b06      	ldr	r3, [pc, #24]	@ (800262c <SystemInit+0x20>)
 8002612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002616:	4a05      	ldr	r2, [pc, #20]	@ (800262c <SystemInit+0x20>)
 8002618:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800261c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002620:	bf00      	nop
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	e000ed00 	.word	0xe000ed00

08002630 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002630:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002668 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002634:	f7ff ffea 	bl	800260c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002638:	480c      	ldr	r0, [pc, #48]	@ (800266c <LoopForever+0x6>)
  ldr r1, =_edata
 800263a:	490d      	ldr	r1, [pc, #52]	@ (8002670 <LoopForever+0xa>)
  ldr r2, =_sidata
 800263c:	4a0d      	ldr	r2, [pc, #52]	@ (8002674 <LoopForever+0xe>)
  movs r3, #0
 800263e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002640:	e002      	b.n	8002648 <LoopCopyDataInit>

08002642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002646:	3304      	adds	r3, #4

08002648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800264a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800264c:	d3f9      	bcc.n	8002642 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800264e:	4a0a      	ldr	r2, [pc, #40]	@ (8002678 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002650:	4c0a      	ldr	r4, [pc, #40]	@ (800267c <LoopForever+0x16>)
  movs r3, #0
 8002652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002654:	e001      	b.n	800265a <LoopFillZerobss>

08002656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002658:	3204      	adds	r2, #4

0800265a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800265a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800265c:	d3fb      	bcc.n	8002656 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800265e:	f010 f9d7 	bl	8012a10 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002662:	f7fe f94b 	bl	80008fc <main>

08002666 <LoopForever>:

LoopForever:
    b LoopForever
 8002666:	e7fe      	b.n	8002666 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002668:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800266c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002670:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 8002674:	08015534 	.word	0x08015534
  ldr r2, =_sbss
 8002678:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 800267c:	200061ec 	.word	0x200061ec

08002680 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002680:	e7fe      	b.n	8002680 <ADC1_2_IRQHandler>

08002682 <Hex2Num>:
  * @param  a: character to convert
  * @retval integer value.
  */

static  uint8_t Hex2Num(char a)
{
 8002682:	b480      	push	{r7}
 8002684:	b083      	sub	sp, #12
 8002686:	af00      	add	r7, sp, #0
 8002688:	4603      	mov	r3, r0
 800268a:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 800268c:	79fb      	ldrb	r3, [r7, #7]
 800268e:	2b2f      	cmp	r3, #47	@ 0x2f
 8002690:	d906      	bls.n	80026a0 <Hex2Num+0x1e>
 8002692:	79fb      	ldrb	r3, [r7, #7]
 8002694:	2b39      	cmp	r3, #57	@ 0x39
 8002696:	d803      	bhi.n	80026a0 <Hex2Num+0x1e>
        return a - '0';
 8002698:	79fb      	ldrb	r3, [r7, #7]
 800269a:	3b30      	subs	r3, #48	@ 0x30
 800269c:	b2db      	uxtb	r3, r3
 800269e:	e014      	b.n	80026ca <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 80026a0:	79fb      	ldrb	r3, [r7, #7]
 80026a2:	2b60      	cmp	r3, #96	@ 0x60
 80026a4:	d906      	bls.n	80026b4 <Hex2Num+0x32>
 80026a6:	79fb      	ldrb	r3, [r7, #7]
 80026a8:	2b66      	cmp	r3, #102	@ 0x66
 80026aa:	d803      	bhi.n	80026b4 <Hex2Num+0x32>
        return (a - 'a') + 10;
 80026ac:	79fb      	ldrb	r3, [r7, #7]
 80026ae:	3b57      	subs	r3, #87	@ 0x57
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	e00a      	b.n	80026ca <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 80026b4:	79fb      	ldrb	r3, [r7, #7]
 80026b6:	2b40      	cmp	r3, #64	@ 0x40
 80026b8:	d906      	bls.n	80026c8 <Hex2Num+0x46>
 80026ba:	79fb      	ldrb	r3, [r7, #7]
 80026bc:	2b46      	cmp	r3, #70	@ 0x46
 80026be:	d803      	bhi.n	80026c8 <Hex2Num+0x46>
        return (a - 'A') + 10;
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	3b37      	subs	r3, #55	@ 0x37
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	e000      	b.n	80026ca <Hex2Num+0x48>
    }

    return 0;
 80026c8:	2300      	movs	r3, #0
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	370c      	adds	r7, #12
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr

080026d6 <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint32_t ParseHexNumber(char* ptr, uint8_t* cnt)
{
 80026d6:	b580      	push	{r7, lr}
 80026d8:	b084      	sub	sp, #16
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
 80026de:	6039      	str	r1, [r7, #0]
    uint32_t sum = 0;
 80026e0:	2300      	movs	r3, #0
 80026e2:	60fb      	str	r3, [r7, #12]
    uint8_t i = 0;
 80026e4:	2300      	movs	r3, #0
 80026e6:	72fb      	strb	r3, [r7, #11]

    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 80026e8:	e012      	b.n	8002710 <ParseHexNumber+0x3a>
        sum <<= 4;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	011b      	lsls	r3, r3, #4
 80026ee:	60fb      	str	r3, [r7, #12]
        sum += Hex2Num(*ptr);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	4618      	mov	r0, r3
 80026f6:	f7ff ffc4 	bl	8002682 <Hex2Num>
 80026fa:	4603      	mov	r3, r0
 80026fc:	461a      	mov	r2, r3
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	4413      	add	r3, r2
 8002702:	60fb      	str	r3, [r7, #12]
        ptr++;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	3301      	adds	r3, #1
 8002708:	607b      	str	r3, [r7, #4]
        i++;
 800270a:	7afb      	ldrb	r3, [r7, #11]
 800270c:	3301      	adds	r3, #1
 800270e:	72fb      	strb	r3, [r7, #11]
    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	2b2f      	cmp	r3, #47	@ 0x2f
 8002716:	d903      	bls.n	8002720 <ParseHexNumber+0x4a>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	2b39      	cmp	r3, #57	@ 0x39
 800271e:	d9e4      	bls.n	80026ea <ParseHexNumber+0x14>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	2b60      	cmp	r3, #96	@ 0x60
 8002726:	d903      	bls.n	8002730 <ParseHexNumber+0x5a>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	2b66      	cmp	r3, #102	@ 0x66
 800272e:	d9dc      	bls.n	80026ea <ParseHexNumber+0x14>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	2b40      	cmp	r3, #64	@ 0x40
 8002736:	d903      	bls.n	8002740 <ParseHexNumber+0x6a>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	2b46      	cmp	r3, #70	@ 0x46
 800273e:	d9d4      	bls.n	80026ea <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                               		/* Save number of characters used for number */
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d002      	beq.n	800274c <ParseHexNumber+0x76>
        *cnt = i;
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	7afa      	ldrb	r2, [r7, #11]
 800274a:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                        		/* Return number */
 800274c:	68fb      	ldr	r3, [r7, #12]
}
 800274e:	4618      	mov	r0, r3
 8002750:	3710      	adds	r7, #16
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 8002756:	b480      	push	{r7}
 8002758:	b085      	sub	sp, #20
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
 800275e:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 8002760:	2300      	movs	r3, #0
 8002762:	73fb      	strb	r3, [r7, #15]
 8002764:	2300      	movs	r3, #0
 8002766:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 8002768:	2300      	movs	r3, #0
 800276a:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	2b2d      	cmp	r3, #45	@ 0x2d
 8002772:	d119      	bne.n	80027a8 <ParseNumber+0x52>
        minus = 1;
 8002774:	2301      	movs	r3, #1
 8002776:	73fb      	strb	r3, [r7, #15]
        ptr++;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	3301      	adds	r3, #1
 800277c:	607b      	str	r3, [r7, #4]
        i++;
 800277e:	7bbb      	ldrb	r3, [r7, #14]
 8002780:	3301      	adds	r3, #1
 8002782:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8002784:	e010      	b.n	80027a8 <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 8002786:	68ba      	ldr	r2, [r7, #8]
 8002788:	4613      	mov	r3, r2
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	4413      	add	r3, r2
 800278e:	005b      	lsls	r3, r3, #1
 8002790:	461a      	mov	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	781b      	ldrb	r3, [r3, #0]
 8002796:	3b30      	subs	r3, #48	@ 0x30
 8002798:	4413      	add	r3, r2
 800279a:	60bb      	str	r3, [r7, #8]
        ptr++;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	3301      	adds	r3, #1
 80027a0:	607b      	str	r3, [r7, #4]
        i++;
 80027a2:	7bbb      	ldrb	r3, [r7, #14]
 80027a4:	3301      	adds	r3, #1
 80027a6:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	2b2f      	cmp	r3, #47	@ 0x2f
 80027ae:	d903      	bls.n	80027b8 <ParseNumber+0x62>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	2b39      	cmp	r3, #57	@ 0x39
 80027b6:	d9e6      	bls.n	8002786 <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d002      	beq.n	80027c4 <ParseNumber+0x6e>
        *cnt = i;
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	7bba      	ldrb	r2, [r7, #14]
 80027c2:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 80027c4:	7bfb      	ldrb	r3, [r7, #15]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d002      	beq.n	80027d0 <ParseNumber+0x7a>
        return 0 - sum;
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	425b      	negs	r3, r3
 80027ce:	e000      	b.n	80027d2 <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 80027d0:	68bb      	ldr	r3, [r7, #8]
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3714      	adds	r7, #20
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <ParseMAC>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to MAC array
  * @retval None.
  */
static void ParseMAC(char* ptr, uint8_t* arr)
{
 80027de:	b580      	push	{r7, lr}
 80027e0:	b084      	sub	sp, #16
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
 80027e6:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 80027e8:	2300      	movs	r3, #0
 80027ea:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 80027ec:	e019      	b.n	8002822 <ParseMAC+0x44>
    hexcnt = 1;
 80027ee:	2301      	movs	r3, #1
 80027f0:	73bb      	strb	r3, [r7, #14]
    if(*ptr != ':')
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	2b3a      	cmp	r3, #58	@ 0x3a
 80027f8:	d00e      	beq.n	8002818 <ParseMAC+0x3a>
    {
      arr[hexnum++] = ParseHexNumber(ptr, &hexcnt);
 80027fa:	f107 030e 	add.w	r3, r7, #14
 80027fe:	4619      	mov	r1, r3
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	f7ff ff68 	bl	80026d6 <ParseHexNumber>
 8002806:	4601      	mov	r1, r0
 8002808:	7bfb      	ldrb	r3, [r7, #15]
 800280a:	1c5a      	adds	r2, r3, #1
 800280c:	73fa      	strb	r2, [r7, #15]
 800280e:	461a      	mov	r2, r3
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	4413      	add	r3, r2
 8002814:	b2ca      	uxtb	r2, r1
 8002816:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8002818:	7bbb      	ldrb	r3, [r7, #14]
 800281a:	461a      	mov	r2, r3
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4413      	add	r3, r2
 8002820:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	781b      	ldrb	r3, [r3, #0]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d1e1      	bne.n	80027ee <ParseMAC+0x10>
  }
}
 800282a:	bf00      	nop
 800282c:	bf00      	nop
 800282e:	3710      	adds	r7, #16
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}

08002834 <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b084      	sub	sp, #16
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 800283e:	2300      	movs	r3, #0
 8002840:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 8002842:	e019      	b.n	8002878 <ParseIP+0x44>
    hexcnt = 1;
 8002844:	2301      	movs	r3, #1
 8002846:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	2b2e      	cmp	r3, #46	@ 0x2e
 800284e:	d00e      	beq.n	800286e <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 8002850:	f107 030e 	add.w	r3, r7, #14
 8002854:	4619      	mov	r1, r3
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f7ff ff7d 	bl	8002756 <ParseNumber>
 800285c:	4601      	mov	r1, r0
 800285e:	7bfb      	ldrb	r3, [r7, #15]
 8002860:	1c5a      	adds	r2, r3, #1
 8002862:	73fa      	strb	r2, [r7, #15]
 8002864:	461a      	mov	r2, r3
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	4413      	add	r3, r2
 800286a:	b2ca      	uxtb	r2, r1
 800286c:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 800286e:	7bbb      	ldrb	r3, [r7, #14]
 8002870:	461a      	mov	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4413      	add	r3, r2
 8002876:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1e1      	bne.n	8002844 <ParseIP+0x10>
  }
}
 8002880:	bf00      	nop
 8002882:	bf00      	nop
 8002884:	3710      	adds	r7, #16
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
	...

0800288c <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 8002896:	2300      	movs	r3, #0
 8002898:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	3302      	adds	r3, #2
 800289e:	4934      	ldr	r1, [pc, #208]	@ (8002970 <AT_ParseInfo+0xe4>)
 80028a0:	4618      	mov	r0, r3
 80028a2:	f00f ff99 	bl	80127d8 <strtok>
 80028a6:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 80028a8:	e05a      	b.n	8002960 <AT_ParseInfo+0xd4>
    switch (num++) {
 80028aa:	7afb      	ldrb	r3, [r7, #11]
 80028ac:	1c5a      	adds	r2, r3, #1
 80028ae:	72fa      	strb	r2, [r7, #11]
 80028b0:	2b06      	cmp	r3, #6
 80028b2:	d84f      	bhi.n	8002954 <AT_ParseInfo+0xc8>
 80028b4:	a201      	add	r2, pc, #4	@ (adr r2, 80028bc <AT_ParseInfo+0x30>)
 80028b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028ba:	bf00      	nop
 80028bc:	080028d9 	.word	0x080028d9
 80028c0:	080028e7 	.word	0x080028e7
 80028c4:	080028f7 	.word	0x080028f7
 80028c8:	08002907 	.word	0x08002907
 80028cc:	08002917 	.word	0x08002917
 80028d0:	08002927 	.word	0x08002927
 80028d4:	0800293b 	.word	0x0800293b
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2220      	movs	r2, #32
 80028dc:	68f9      	ldr	r1, [r7, #12]
 80028de:	4618      	mov	r0, r3
 80028e0:	f00f ff66 	bl	80127b0 <strncpy>
      break;
 80028e4:	e037      	b.n	8002956 <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	3320      	adds	r3, #32
 80028ea:	2218      	movs	r2, #24
 80028ec:	68f9      	ldr	r1, [r7, #12]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f00f ff5e 	bl	80127b0 <strncpy>
      break;
 80028f4:	e02f      	b.n	8002956 <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	3338      	adds	r3, #56	@ 0x38
 80028fa:	2210      	movs	r2, #16
 80028fc:	68f9      	ldr	r1, [r7, #12]
 80028fe:	4618      	mov	r0, r3
 8002900:	f00f ff56 	bl	80127b0 <strncpy>
      break;
 8002904:	e027      	b.n	8002956 <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	3348      	adds	r3, #72	@ 0x48
 800290a:	2210      	movs	r2, #16
 800290c:	68f9      	ldr	r1, [r7, #12]
 800290e:	4618      	mov	r0, r3
 8002910:	f00f ff4e 	bl	80127b0 <strncpy>
      break;
 8002914:	e01f      	b.n	8002956 <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	3358      	adds	r3, #88	@ 0x58
 800291a:	2210      	movs	r2, #16
 800291c:	68f9      	ldr	r1, [r7, #12]
 800291e:	4618      	mov	r0, r3
 8002920:	f00f ff46 	bl	80127b0 <strncpy>
      break;
 8002924:	e017      	b.n	8002956 <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 8002926:	2100      	movs	r1, #0
 8002928:	68f8      	ldr	r0, [r7, #12]
 800292a:	f7ff ff14 	bl	8002756 <ParseNumber>
 800292e:	4603      	mov	r3, r0
 8002930:	461a      	mov	r2, r3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      break;
 8002938:	e00d      	b.n	8002956 <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 800293a:	490e      	ldr	r1, [pc, #56]	@ (8002974 <AT_ParseInfo+0xe8>)
 800293c:	68f8      	ldr	r0, [r7, #12]
 800293e:	f00f ff4b 	bl	80127d8 <strtok>
 8002942:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	3368      	adds	r3, #104	@ 0x68
 8002948:	2220      	movs	r2, #32
 800294a:	68f9      	ldr	r1, [r7, #12]
 800294c:	4618      	mov	r0, r3
 800294e:	f00f ff2f 	bl	80127b0 <strncpy>
      break;
 8002952:	e000      	b.n	8002956 <AT_ParseInfo+0xca>

    default: break;
 8002954:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8002956:	4906      	ldr	r1, [pc, #24]	@ (8002970 <AT_ParseInfo+0xe4>)
 8002958:	2000      	movs	r0, #0
 800295a:	f00f ff3d 	bl	80127d8 <strtok>
 800295e:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d1a1      	bne.n	80028aa <AT_ParseInfo+0x1e>
  }
}
 8002966:	bf00      	nop
 8002968:	bf00      	nop
 800296a:	3710      	adds	r7, #16
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	080140c0 	.word	0x080140c0
 8002974:	080140c4 	.word	0x080140c4

08002978 <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 8002982:	2300      	movs	r3, #0
 8002984:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	3302      	adds	r3, #2
 800298a:	4952      	ldr	r1, [pc, #328]	@ (8002ad4 <AT_ParseConnSettings+0x15c>)
 800298c:	4618      	mov	r0, r3
 800298e:	f00f ff23 	bl	80127d8 <strtok>
 8002992:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 8002994:	e095      	b.n	8002ac2 <AT_ParseConnSettings+0x14a>
    switch (num++) {
 8002996:	7bfb      	ldrb	r3, [r7, #15]
 8002998:	1c5a      	adds	r2, r3, #1
 800299a:	73fa      	strb	r2, [r7, #15]
 800299c:	2b0b      	cmp	r3, #11
 800299e:	d87f      	bhi.n	8002aa0 <AT_ParseConnSettings+0x128>
 80029a0:	a201      	add	r2, pc, #4	@ (adr r2, 80029a8 <AT_ParseConnSettings+0x30>)
 80029a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029a6:	bf00      	nop
 80029a8:	080029d9 	.word	0x080029d9
 80029ac:	080029e7 	.word	0x080029e7
 80029b0:	080029f7 	.word	0x080029f7
 80029b4:	08002a0b 	.word	0x08002a0b
 80029b8:	08002a1f 	.word	0x08002a1f
 80029bc:	08002a33 	.word	0x08002a33
 80029c0:	08002a41 	.word	0x08002a41
 80029c4:	08002a4f 	.word	0x08002a4f
 80029c8:	08002a5d 	.word	0x08002a5d
 80029cc:	08002a6b 	.word	0x08002a6b
 80029d0:	08002a79 	.word	0x08002a79
 80029d4:	08002a8d 	.word	0x08002a8d
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	2221      	movs	r2, #33	@ 0x21
 80029dc:	68b9      	ldr	r1, [r7, #8]
 80029de:	4618      	mov	r0, r3
 80029e0:	f00f fee6 	bl	80127b0 <strncpy>
      break;
 80029e4:	e05d      	b.n	8002aa2 <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	3321      	adds	r3, #33	@ 0x21
 80029ea:	2221      	movs	r2, #33	@ 0x21
 80029ec:	68b9      	ldr	r1, [r7, #8]
 80029ee:	4618      	mov	r0, r3
 80029f0:	f00f fede 	bl	80127b0 <strncpy>
      break;
 80029f4:	e055      	b.n	8002aa2 <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 80029f6:	2100      	movs	r1, #0
 80029f8:	68b8      	ldr	r0, [r7, #8]
 80029fa:	f7ff feac 	bl	8002756 <ParseNumber>
 80029fe:	4603      	mov	r3, r0
 8002a00:	b2da      	uxtb	r2, r3
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        break;
 8002a08:	e04b      	b.n	8002aa2 <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 8002a0a:	2100      	movs	r1, #0
 8002a0c:	68b8      	ldr	r0, [r7, #8]
 8002a0e:	f7ff fea2 	bl	8002756 <ParseNumber>
 8002a12:	4603      	mov	r3, r0
 8002a14:	b2da      	uxtb	r2, r3
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      break;
 8002a1c:	e041      	b.n	8002aa2 <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 8002a1e:	2100      	movs	r1, #0
 8002a20:	68b8      	ldr	r0, [r7, #8]
 8002a22:	f7ff fe98 	bl	8002756 <ParseNumber>
 8002a26:	4603      	mov	r3, r0
 8002a28:	b2da      	uxtb	r2, r3
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 8002a30:	e037      	b.n	8002aa2 <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	3348      	adds	r3, #72	@ 0x48
 8002a36:	4619      	mov	r1, r3
 8002a38:	68b8      	ldr	r0, [r7, #8]
 8002a3a:	f7ff fefb 	bl	8002834 <ParseIP>
      break;
 8002a3e:	e030      	b.n	8002aa2 <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	334c      	adds	r3, #76	@ 0x4c
 8002a44:	4619      	mov	r1, r3
 8002a46:	68b8      	ldr	r0, [r7, #8]
 8002a48:	f7ff fef4 	bl	8002834 <ParseIP>
      break;
 8002a4c:	e029      	b.n	8002aa2 <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	3350      	adds	r3, #80	@ 0x50
 8002a52:	4619      	mov	r1, r3
 8002a54:	68b8      	ldr	r0, [r7, #8]
 8002a56:	f7ff feed 	bl	8002834 <ParseIP>
      break;
 8002a5a:	e022      	b.n	8002aa2 <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	3354      	adds	r3, #84	@ 0x54
 8002a60:	4619      	mov	r1, r3
 8002a62:	68b8      	ldr	r0, [r7, #8]
 8002a64:	f7ff fee6 	bl	8002834 <ParseIP>
      break;
 8002a68:	e01b      	b.n	8002aa2 <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	3358      	adds	r3, #88	@ 0x58
 8002a6e:	4619      	mov	r1, r3
 8002a70:	68b8      	ldr	r0, [r7, #8]
 8002a72:	f7ff fedf 	bl	8002834 <ParseIP>
      break;
 8002a76:	e014      	b.n	8002aa2 <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 8002a78:	2100      	movs	r1, #0
 8002a7a:	68b8      	ldr	r0, [r7, #8]
 8002a7c:	f7ff fe6b 	bl	8002756 <ParseNumber>
 8002a80:	4603      	mov	r3, r0
 8002a82:	b2da      	uxtb	r2, r3
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      break;
 8002a8a:	e00a      	b.n	8002aa2 <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	68b8      	ldr	r0, [r7, #8]
 8002a90:	f7ff fe61 	bl	8002756 <ParseNumber>
 8002a94:	4603      	mov	r3, r0
 8002a96:	b2da      	uxtb	r2, r3
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
      break;
 8002a9e:	e000      	b.n	8002aa2 <AT_ParseConnSettings+0x12a>

    default:
      break;
 8002aa0:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8002aa2:	490c      	ldr	r1, [pc, #48]	@ (8002ad4 <AT_ParseConnSettings+0x15c>)
 8002aa4:	2000      	movs	r0, #0
 8002aa6:	f00f fe97 	bl	80127d8 <strtok>
 8002aaa:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d007      	beq.n	8002ac2 <AT_ParseConnSettings+0x14a>
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	3b01      	subs	r3, #1
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	2b2c      	cmp	r3, #44	@ 0x2c
 8002aba:	d102      	bne.n	8002ac2 <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 8002abc:	7bfb      	ldrb	r3, [r7, #15]
 8002abe:	3301      	adds	r3, #1
 8002ac0:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	f47f af66 	bne.w	8002996 <AT_ParseConnSettings+0x1e>
    }
  }
}
 8002aca:	bf00      	nop
 8002acc:	bf00      	nop
 8002ace:	3710      	adds	r7, #16
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	080140c0 	.word	0x080140c0

08002ad8 <AT_ParseIsConnected>:
  * @param  pdata: pointer to data
  * @param  isConnected: pointer to result
  * @retval None.
  */
static void AT_ParseIsConnected(char *pdata, uint8_t *isConnected)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
  *isConnected = (pdata[2] == '1') ? 1 : 0;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	3302      	adds	r3, #2
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	2b31      	cmp	r3, #49	@ 0x31
 8002aea:	bf0c      	ite	eq
 8002aec:	2301      	moveq	r3, #1
 8002aee:	2300      	movne	r3, #0
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	461a      	mov	r2, r3
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	701a      	strb	r2, [r3, #0]
}
 8002af8:	bf00      	nop
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 8002b04:	b590      	push	{r4, r7, lr}
 8002b06:	b087      	sub	sp, #28
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	60b9      	str	r1, [r7, #8]
 8002b0e:	607a      	str	r2, [r7, #4]
  int ret = 0;
 8002b10:	2300      	movs	r3, #0
 8002b12:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8002b14:	2300      	movs	r3, #0
 8002b16:	82fb      	strh	r3, [r7, #22]
  LOCK_WIFI();

  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 8002b1e:	68b8      	ldr	r0, [r7, #8]
 8002b20:	f7fd fb56 	bl	80001d0 <strlen>
 8002b24:	4603      	mov	r3, r0
 8002b26:	b299      	uxth	r1, r3
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	@ 0x6a0
 8002b2e:	461a      	mov	r2, r3
 8002b30:	68b8      	ldr	r0, [r7, #8]
 8002b32:	47a0      	blx	r4
 8002b34:	4603      	mov	r3, r0
 8002b36:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	dd3e      	ble.n	8002bbc <AT_ExecuteCommand+0xb8>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002b44:	68fa      	ldr	r2, [r7, #12]
 8002b46:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002b4a:	f44f 61af 	mov.w	r1, #1400	@ 0x578
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	4798      	blx	r3
 8002b52:	4603      	mov	r3, r0
 8002b54:	82fb      	strh	r3, [r7, #22]
    if((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 8002b56:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	dd27      	ble.n	8002bae <AT_ExecuteCommand+0xaa>
 8002b5e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002b62:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8002b66:	dc22      	bgt.n	8002bae <AT_ExecuteCommand+0xaa>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 8002b68:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002b6c:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8002b70:	d105      	bne.n	8002b7e <AT_ExecuteCommand+0x7a>
      {
        // ES_WIFI_DATA_SIZE maybe too small !!
        recv_len--;
 8002b72:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	3b01      	subs	r3, #1
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 8002b7e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	4413      	add	r3, r2
 8002b86:	2200      	movs	r2, #0
 8002b88:	701a      	strb	r2, [r3, #0]
      if(strstr((char *)pdata, AT_OK_STRING))
 8002b8a:	490f      	ldr	r1, [pc, #60]	@ (8002bc8 <AT_ExecuteCommand+0xc4>)
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f00f fe7f 	bl	8012890 <strstr>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d001      	beq.n	8002b9c <AT_ExecuteCommand+0x98>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	e010      	b.n	8002bbe <AT_ExecuteCommand+0xba>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 8002b9c:	490b      	ldr	r1, [pc, #44]	@ (8002bcc <AT_ExecuteCommand+0xc8>)
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f00f fe76 	bl	8012890 <strstr>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d001      	beq.n	8002bae <AT_ExecuteCommand+0xaa>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8002baa:	2305      	movs	r3, #5
 8002bac:	e007      	b.n	8002bbe <AT_ExecuteCommand+0xba>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8002bae:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002bb2:	f113 0f04 	cmn.w	r3, #4
 8002bb6:	d101      	bne.n	8002bbc <AT_ExecuteCommand+0xb8>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 8002bb8:	2306      	movs	r3, #6
 8002bba:	e000      	b.n	8002bbe <AT_ExecuteCommand+0xba>
    }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8002bbc:	2304      	movs	r3, #4
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	371c      	adds	r7, #28
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd90      	pop	{r4, r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	080140d4 	.word	0x080140d4
 8002bcc:	080140e0 	.word	0x080140e0

08002bd0 <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */

static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b086      	sub	sp, #24
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	607a      	str	r2, [r7, #4]
 8002bdc:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 8002bde:	2300      	movs	r3, #0
 8002be0:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 8002be2:	2300      	movs	r3, #0
 8002be4:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 8002be6:	2300      	movs	r3, #0
 8002be8:	827b      	strh	r3, [r7, #18]
  uint16_t n ;

  LOCK_WIFI();
  cmd_len = strlen((char*)cmd);
 8002bea:	68b8      	ldr	r0, [r7, #8]
 8002bec:	f7fd faf0 	bl	80001d0 <strlen>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	827b      	strh	r3, [r7, #18]

  /* can send only even number of byte on first send */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 8002bf4:	8a7b      	ldrh	r3, [r7, #18]
 8002bf6:	f003 0301 	and.w	r3, r3, #1
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <AT_RequestSendData+0x32>
 8002bfe:	2302      	movs	r3, #2
 8002c00:	e053      	b.n	8002caa <AT_RequestSendData+0xda>
  n=Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8002c08:	68fa      	ldr	r2, [r7, #12]
 8002c0a:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002c0e:	8a79      	ldrh	r1, [r7, #18]
 8002c10:	68b8      	ldr	r0, [r7, #8]
 8002c12:	4798      	blx	r3
 8002c14:	4603      	mov	r3, r0
 8002c16:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 8002c18:	8a3a      	ldrh	r2, [r7, #16]
 8002c1a:	8a7b      	ldrh	r3, [r7, #18]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d143      	bne.n	8002ca8 <AT_RequestSendData+0xd8>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002c2c:	8879      	ldrh	r1, [r7, #2]
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	4798      	blx	r3
 8002c32:	4603      	mov	r3, r0
 8002c34:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 8002c36:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002c3a:	887b      	ldrh	r3, [r7, #2]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d131      	bne.n	8002ca4 <AT_RequestSendData+0xd4>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002c46:	68fa      	ldr	r2, [r7, #12]
 8002c48:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002c4c:	2100      	movs	r1, #0
 8002c4e:	6a38      	ldr	r0, [r7, #32]
 8002c50:	4798      	blx	r3
 8002c52:	4603      	mov	r3, r0
 8002c54:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 8002c56:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	dd19      	ble.n	8002c92 <AT_RequestSendData+0xc2>
      {
        *(pdata+recv_len) = 0;
 8002c5e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002c62:	6a3a      	ldr	r2, [r7, #32]
 8002c64:	4413      	add	r3, r2
 8002c66:	2200      	movs	r2, #0
 8002c68:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 8002c6a:	4912      	ldr	r1, [pc, #72]	@ (8002cb4 <AT_RequestSendData+0xe4>)
 8002c6c:	6a38      	ldr	r0, [r7, #32]
 8002c6e:	f00f fe0f 	bl	8012890 <strstr>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d001      	beq.n	8002c7c <AT_RequestSendData+0xac>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	e016      	b.n	8002caa <AT_RequestSendData+0xda>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 8002c7c:	490e      	ldr	r1, [pc, #56]	@ (8002cb8 <AT_RequestSendData+0xe8>)
 8002c7e:	6a38      	ldr	r0, [r7, #32]
 8002c80:	f00f fe06 	bl	8012890 <strstr>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d001      	beq.n	8002c8e <AT_RequestSendData+0xbe>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8002c8a:	2305      	movs	r3, #5
 8002c8c:	e00d      	b.n	8002caa <AT_RequestSendData+0xda>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 8002c8e:	2302      	movs	r3, #2
 8002c90:	e00b      	b.n	8002caa <AT_RequestSendData+0xda>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8002c92:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002c96:	f113 0f04 	cmn.w	r3, #4
 8002c9a:	d101      	bne.n	8002ca0 <AT_RequestSendData+0xd0>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 8002c9c:	2306      	movs	r3, #6
 8002c9e:	e004      	b.n	8002caa <AT_RequestSendData+0xda>
      }
      return ES_WIFI_STATUS_ERROR;
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	e002      	b.n	8002caa <AT_RequestSendData+0xda>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 8002ca4:	2302      	movs	r3, #2
 8002ca6:	e000      	b.n	8002caa <AT_RequestSendData+0xda>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 8002ca8:	2304      	movs	r3, #4
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3718      	adds	r7, #24
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	080140d4 	.word	0x080140d4
 8002cb8:	080140e0 	.word	0x080140e0

08002cbc <AT_RequestReceiveData>:
  * @param  Reqlen : requested Data length.
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t* cmd, char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 8002cbc:	b590      	push	{r4, r7, lr}
 8002cbe:	b087      	sub	sp, #28
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	60f8      	str	r0, [r7, #12]
 8002cc4:	60b9      	str	r1, [r7, #8]
 8002cc6:	607a      	str	r2, [r7, #4]
 8002cc8:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002cd0:	613b      	str	r3, [r7, #16]

  LOCK_WIFI();
  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 8002cd8:	68b8      	ldr	r0, [r7, #8]
 8002cda:	f7fd fa79 	bl	80001d0 <strlen>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	b299      	uxth	r1, r3
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	@ 0x6a0
 8002ce8:	461a      	mov	r2, r3
 8002cea:	68b8      	ldr	r0, [r7, #8]
 8002cec:	47a0      	blx	r4
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	dd6f      	ble.n	8002dd4 <AT_RequestReceiveData+0x118>
  {
    len = Obj->fops.IO_Receive(p, 0 , Obj->Timeout);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002cfa:	68fa      	ldr	r2, [r7, #12]
 8002cfc:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002d00:	2100      	movs	r1, #0
 8002d02:	6938      	ldr	r0, [r7, #16]
 8002d04:	4798      	blx	r3
 8002d06:	4603      	mov	r3, r0
 8002d08:	617b      	str	r3, [r7, #20]
    if ((p[0]!='\r') || (p[1]!='\n'))
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	2b0d      	cmp	r3, #13
 8002d10:	d104      	bne.n	8002d1c <AT_RequestReceiveData+0x60>
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	3301      	adds	r3, #1
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	2b0a      	cmp	r3, #10
 8002d1a:	d001      	beq.n	8002d20 <AT_RequestReceiveData+0x64>
    {
     return  ES_WIFI_STATUS_IO_ERROR;
 8002d1c:	2304      	movs	r3, #4
 8002d1e:	e05a      	b.n	8002dd6 <AT_RequestReceiveData+0x11a>
    }
    len-=2;
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	3b02      	subs	r3, #2
 8002d24:	617b      	str	r3, [r7, #20]
    p+=2;
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	3302      	adds	r3, #2
 8002d2a:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	2b07      	cmp	r3, #7
 8002d30:	d94a      	bls.n	8002dc8 <AT_RequestReceiveData+0x10c>
    {
     while(len && (p[len-1]==0x15)) len--;
 8002d32:	e002      	b.n	8002d3a <AT_RequestReceiveData+0x7e>
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	3b01      	subs	r3, #1
 8002d38:	617b      	str	r3, [r7, #20]
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d006      	beq.n	8002d4e <AT_RequestReceiveData+0x92>
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	3b01      	subs	r3, #1
 8002d44:	693a      	ldr	r2, [r7, #16]
 8002d46:	4413      	add	r3, r2
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	2b15      	cmp	r3, #21
 8002d4c:	d0f2      	beq.n	8002d34 <AT_RequestReceiveData+0x78>
     p[len] = '\0';
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	693a      	ldr	r2, [r7, #16]
 8002d52:	4413      	add	r3, r2
 8002d54:	2200      	movs	r2, #0
 8002d56:	701a      	strb	r2, [r3, #0]
     if(strstr( (char*) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	3b08      	subs	r3, #8
 8002d5c:	693a      	ldr	r2, [r7, #16]
 8002d5e:	4413      	add	r3, r2
 8002d60:	491f      	ldr	r1, [pc, #124]	@ (8002de0 <AT_RequestReceiveData+0x124>)
 8002d62:	4618      	mov	r0, r3
 8002d64:	f00f fd94 	bl	8012890 <strstr>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d016      	beq.n	8002d9c <AT_RequestReceiveData+0xe0>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	3b08      	subs	r3, #8
 8002d74:	b29a      	uxth	r2, r3
 8002d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d78:	801a      	strh	r2, [r3, #0]
	   if (*ReadData > Reqlen)
 8002d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d7c:	881b      	ldrh	r3, [r3, #0]
 8002d7e:	887a      	ldrh	r2, [r7, #2]
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d202      	bcs.n	8002d8a <AT_RequestReceiveData+0xce>
       {
         *ReadData = Reqlen;
 8002d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d86:	887a      	ldrh	r2, [r7, #2]
 8002d88:	801a      	strh	r2, [r3, #0]
       }
       memcpy(pdata, p, *ReadData);
 8002d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d8c:	881b      	ldrh	r3, [r3, #0]
 8002d8e:	461a      	mov	r2, r3
 8002d90:	6939      	ldr	r1, [r7, #16]
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f00f fe63 	bl	8012a5e <memcpy>
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_OK;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	e01c      	b.n	8002dd6 <AT_RequestReceiveData+0x11a>
     }
     else if(memcmp((char *)p + len - AT_DELIMETER_LEN , AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	3b04      	subs	r3, #4
 8002da0:	693a      	ldr	r2, [r7, #16]
 8002da2:	4413      	add	r3, r2
 8002da4:	2204      	movs	r2, #4
 8002da6:	490f      	ldr	r1, [pc, #60]	@ (8002de4 <AT_RequestReceiveData+0x128>)
 8002da8:	4618      	mov	r0, r3
 8002daa:	f00f fccf 	bl	801274c <memcmp>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d104      	bne.n	8002dbe <AT_RequestReceiveData+0x102>
     {
       *ReadData = 0;
 8002db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002db6:	2200      	movs	r2, #0
 8002db8:	801a      	strh	r2, [r3, #0]
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8002dba:	2305      	movs	r3, #5
 8002dbc:	e00b      	b.n	8002dd6 <AT_RequestReceiveData+0x11a>
     }

     UNLOCK_WIFI();
     *ReadData = 0;
 8002dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8002dc4:	2305      	movs	r3, #5
 8002dc6:	e006      	b.n	8002dd6 <AT_RequestReceiveData+0x11a>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	f113 0f04 	cmn.w	r3, #4
 8002dce:	d101      	bne.n	8002dd4 <AT_RequestReceiveData+0x118>
   {
     UNLOCK_WIFI();
     return ES_WIFI_STATUS_MODULE_CRASH;
 8002dd0:	2306      	movs	r3, #6
 8002dd2:	e000      	b.n	8002dd6 <AT_RequestReceiveData+0x11a>
   }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8002dd4:	2304      	movs	r3, #4
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	371c      	adds	r7, #28
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd90      	pop	{r4, r7, pc}
 8002dde:	bf00      	nop
 8002de0:	080140d4 	.word	0x080140d4
 8002de4:	080140e8 	.word	0x080140e8

08002de8 <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002df0:	2302      	movs	r3, #2
 8002df2:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002dfa:	f8c3 26a0 	str.w	r2, [r3, #1696]	@ 0x6a0

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002e04:	2000      	movs	r0, #0
 8002e06:	4798      	blx	r3
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d113      	bne.n	8002e36 <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e14:	461a      	mov	r2, r3
 8002e16:	490a      	ldr	r1, [pc, #40]	@ (8002e40 <ES_WIFI_Init+0x58>)
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f7ff fe73 	bl	8002b04 <AT_ExecuteCommand>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 8002e22:	7bfb      	ldrb	r3, [r7, #15]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d106      	bne.n	8002e36 <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e2e:	4619      	mov	r1, r3
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f7ff fd2b 	bl	800288c <AT_ParseInfo>
    }
  }
  UNLOCK_WIFI();
  return ret;
 8002e36:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3710      	adds	r7, #16
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	080140f0 	.word	0x080140f0

08002e44 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	60f8      	str	r0, [r7, #12]
 8002e4c:	60b9      	str	r1, [r7, #8]
 8002e4e:	607a      	str	r2, [r7, #4]
 8002e50:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d00b      	beq.n	8002e70 <ES_WIFI_RegisterBusIO+0x2c>
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d008      	beq.n	8002e70 <ES_WIFI_RegisterBusIO+0x2c>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d005      	beq.n	8002e70 <ES_WIFI_RegisterBusIO+0x2c>
 8002e64:	69bb      	ldr	r3, [r7, #24]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d002      	beq.n	8002e70 <ES_WIFI_RegisterBusIO+0x2c>
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d101      	bne.n	8002e74 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 8002e70:	2302      	movs	r3, #2
 8002e72:	e014      	b.n	8002e9e <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	68ba      	ldr	r2, [r7, #8]
 8002e78:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	687a      	ldr	r2, [r7, #4]
 8002e80:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
  Obj->fops.IO_Send = IO_Send;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	69ba      	ldr	r2, [r7, #24]
 8002e88:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
  Obj->fops.IO_Receive = IO_Receive;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	69fa      	ldr	r2, [r7, #28]
 8002e90:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
  Obj->fops.IO_Delay = IO_Delay;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	683a      	ldr	r2, [r7, #0]
 8002e98:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  return ES_WIFI_STATUS_OK;
 8002e9c:	2300      	movs	r3, #0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3714      	adds	r7, #20
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr
	...

08002eac <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b086      	sub	sp, #24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]
 8002eb8:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ec0:	68ba      	ldr	r2, [r7, #8]
 8002ec2:	4932      	ldr	r1, [pc, #200]	@ (8002f8c <ES_WIFI_Connect+0xe0>)
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f00f fb47 	bl	8012558 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	68f8      	ldr	r0, [r7, #12]
 8002eda:	f7ff fe13 	bl	8002b04 <AT_ExecuteCommand>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 8002ee2:	7dfb      	ldrb	r3, [r7, #23]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d14b      	bne.n	8002f80 <ES_WIFI_Connect+0xd4>
  {
    sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	4927      	ldr	r1, [pc, #156]	@ (8002f90 <ES_WIFI_Connect+0xe4>)
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f00f fb30 	bl	8012558 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f04:	461a      	mov	r2, r3
 8002f06:	68f8      	ldr	r0, [r7, #12]
 8002f08:	f7ff fdfc 	bl	8002b04 <AT_ExecuteCommand>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 8002f10:	7dfb      	ldrb	r3, [r7, #23]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d134      	bne.n	8002f80 <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	78fa      	ldrb	r2, [r7, #3]
 8002f1a:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f24:	78fa      	ldrb	r2, [r7, #3]
 8002f26:	491b      	ldr	r1, [pc, #108]	@ (8002f94 <ES_WIFI_Connect+0xe8>)
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f00f fb15 	bl	8012558 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	68f8      	ldr	r0, [r7, #12]
 8002f3e:	f7ff fde1 	bl	8002b04 <AT_ExecuteCommand>
 8002f42:	4603      	mov	r3, r0
 8002f44:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 8002f46:	7dfb      	ldrb	r3, [r7, #23]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d119      	bne.n	8002f80 <ES_WIFI_Connect+0xd4>
      {
        sprintf((char*)Obj->CmdData,"C0\r");
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f52:	4911      	ldr	r1, [pc, #68]	@ (8002f98 <ES_WIFI_Connect+0xec>)
 8002f54:	4618      	mov	r0, r3
 8002f56:	f00f faff 	bl	8012558 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f66:	461a      	mov	r2, r3
 8002f68:	68f8      	ldr	r0, [r7, #12]
 8002f6a:	f7ff fdcb 	bl	8002b04 <AT_ExecuteCommand>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 8002f72:	7dfb      	ldrb	r3, [r7, #23]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d103      	bne.n	8002f80 <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 8002f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3718      	adds	r7, #24
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	08014108 	.word	0x08014108
 8002f90:	08014110 	.word	0x08014110
 8002f94:	08014118 	.word	0x08014118
 8002f98:	08014120 	.word	0x08014120

08002f9c <ES_WIFI_IsConnected>:
/**
  * @brief  Check whether the module is connected to an access point.
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret ;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"CS\r");
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002faa:	4911      	ldr	r1, [pc, #68]	@ (8002ff0 <ES_WIFI_IsConnected+0x54>)
 8002fac:	4618      	mov	r0, r3
 8002fae:	f00f fad3 	bl	8012558 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f7ff fd9f 	bl	8002b04 <AT_ExecuteCommand>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8002fca:	7bfb      	ldrb	r3, [r7, #15]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d108      	bne.n	8002fe2 <ES_WIFI_IsConnected+0x46>
  {
    AT_ParseIsConnected((char *)Obj->CmdData, &(Obj->NetSettings.IsConnected));
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	33d2      	adds	r3, #210	@ 0xd2
 8002fda:	4619      	mov	r1, r3
 8002fdc:	4610      	mov	r0, r2
 8002fde:	f7ff fd7b 	bl	8002ad8 <AT_ParseIsConnected>
  }
  UNLOCK_WIFI();
  return Obj->NetSettings.IsConnected;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f893 30d2 	ldrb.w	r3, [r3, #210]	@ 0xd2
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3710      	adds	r7, #16
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	08014124 	.word	0x08014124

08002ff4 <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C?\r");
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003002:	4910      	ldr	r1, [pc, #64]	@ (8003044 <ES_WIFI_GetNetworkSettings+0x50>)
 8003004:	4618      	mov	r0, r3
 8003006:	f00f faa7 	bl	8012558 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003016:	461a      	mov	r2, r3
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f7ff fd73 	bl	8002b04 <AT_ExecuteCommand>
 800301e:	4603      	mov	r3, r0
 8003020:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 8003022:	7bfb      	ldrb	r3, [r7, #15]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d108      	bne.n	800303a <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	338d      	adds	r3, #141	@ 0x8d
 8003032:	4619      	mov	r1, r3
 8003034:	4610      	mov	r0, r2
 8003036:	f7ff fc9f 	bl	8002978 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();
  return ret;
 800303a:	7bfb      	ldrb	r3, [r7, #15]
}
 800303c:	4618      	mov	r0, r3
 800303e:	3710      	adds	r7, #16
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	0801412c 	.word	0x0801412c

08003048 <ES_WIFI_GetMACAddress>:
  * @param  Obj: pointer to module handle
  * @param  mac: pointer to the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret ;
  char *ptr;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"Z5\r");
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003058:	4912      	ldr	r1, [pc, #72]	@ (80030a4 <ES_WIFI_GetMACAddress+0x5c>)
 800305a:	4618      	mov	r0, r3
 800305c:	f00f fa7c 	bl	8012558 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800306c:	461a      	mov	r2, r3
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f7ff fd48 	bl	8002b04 <AT_ExecuteCommand>
 8003074:	4603      	mov	r3, r0
 8003076:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8003078:	7bfb      	ldrb	r3, [r7, #15]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d10c      	bne.n	8003098 <ES_WIFI_GetMACAddress+0x50>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003084:	3302      	adds	r3, #2
 8003086:	4908      	ldr	r1, [pc, #32]	@ (80030a8 <ES_WIFI_GetMACAddress+0x60>)
 8003088:	4618      	mov	r0, r3
 800308a:	f00f fba5 	bl	80127d8 <strtok>
 800308e:	60b8      	str	r0, [r7, #8]
    ParseMAC(ptr, mac) ;
 8003090:	6839      	ldr	r1, [r7, #0]
 8003092:	68b8      	ldr	r0, [r7, #8]
 8003094:	f7ff fba3 	bl	80027de <ParseMAC>
  }
  UNLOCK_WIFI();
  return ret;
 8003098:	7bfb      	ldrb	r3, [r7, #15]
}
 800309a:	4618      	mov	r0, r3
 800309c:	3710      	adds	r7, #16
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	0801417c 	.word	0x0801417c
 80030a8:	08014180 	.word	0x08014180

080030ac <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 80030ac:	b590      	push	{r4, r7, lr}
 80030ae:	b087      	sub	sp, #28
 80030b0:	af02      	add	r7, sp, #8
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 80030b6:	2300      	movs	r3, #0
 80030b8:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d003      	beq.n	80030ca <ES_WIFI_StartClientConnection+0x1e>
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	781b      	ldrb	r3, [r3, #0]
 80030c6:	2b03      	cmp	r3, #3
 80030c8:	d105      	bne.n	80030d6 <ES_WIFI_StartClientConnection+0x2a>
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	885b      	ldrh	r3, [r3, #2]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d101      	bne.n	80030d6 <ES_WIFI_StartClientConnection+0x2a>
 80030d2:	2302      	movs	r3, #2
 80030d4:	e0c1      	b.n	800325a <ES_WIFI_StartClientConnection+0x1ae>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	785b      	ldrb	r3, [r3, #1]
 80030e0:	461a      	mov	r2, r3
 80030e2:	4960      	ldr	r1, [pc, #384]	@ (8003264 <ES_WIFI_StartClientConnection+0x1b8>)
 80030e4:	f00f fa38 	bl	8012558 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80030f4:	461a      	mov	r2, r3
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f7ff fd04 	bl	8002b04 <AT_ExecuteCommand>
 80030fc:	4603      	mov	r3, r0
 80030fe:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 8003100:	7bfb      	ldrb	r3, [r7, #15]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d114      	bne.n	8003130 <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	781b      	ldrb	r3, [r3, #0]
 8003110:	461a      	mov	r2, r3
 8003112:	4955      	ldr	r1, [pc, #340]	@ (8003268 <ES_WIFI_StartClientConnection+0x1bc>)
 8003114:	f00f fa20 	bl	8012558 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003124:	461a      	mov	r2, r3
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f7ff fcec 	bl	8002b04 <AT_ExecuteCommand>
 800312c:	4603      	mov	r3, r0
 800312e:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8003130:	7bfb      	ldrb	r3, [r7, #15]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d114      	bne.n	8003160 <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	889b      	ldrh	r3, [r3, #4]
 8003140:	461a      	mov	r2, r3
 8003142:	494a      	ldr	r1, [pc, #296]	@ (800326c <ES_WIFI_StartClientConnection+0x1c0>)
 8003144:	f00f fa08 	bl	8012558 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003154:	461a      	mov	r2, r3
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f7ff fcd4 	bl	8002b04 <AT_ExecuteCommand>
 800315c:	4603      	mov	r3, r0
 800315e:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 8003160:	7bfb      	ldrb	r3, [r7, #15]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d11c      	bne.n	80031a0 <ES_WIFI_StartClientConnection+0xf4>
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	781b      	ldrb	r3, [r3, #0]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d003      	beq.n	8003176 <ES_WIFI_StartClientConnection+0xca>
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	2b03      	cmp	r3, #3
 8003174:	d114      	bne.n	80031a0 <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	885b      	ldrh	r3, [r3, #2]
 8003180:	461a      	mov	r2, r3
 8003182:	493b      	ldr	r1, [pc, #236]	@ (8003270 <ES_WIFI_StartClientConnection+0x1c4>)
 8003184:	f00f f9e8 	bl	8012558 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003194:	461a      	mov	r2, r3
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f7ff fcb4 	bl	8002b04 <AT_ExecuteCommand>
 800319c:	4603      	mov	r3, r0
 800319e:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 80031a0:	7bfb      	ldrb	r3, [r7, #15]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d128      	bne.n	80031f8 <ES_WIFI_StartClientConnection+0x14c>
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d003      	beq.n	80031b6 <ES_WIFI_StartClientConnection+0x10a>
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	781b      	ldrb	r3, [r3, #0]
 80031b2:	2b03      	cmp	r3, #3
 80031b4:	d120      	bne.n	80031f8 <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	799b      	ldrb	r3, [r3, #6]
 80031c0:	4619      	mov	r1, r3
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	79db      	ldrb	r3, [r3, #7]
 80031c6:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	7a1b      	ldrb	r3, [r3, #8]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80031cc:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	7a5b      	ldrb	r3, [r3, #9]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80031d2:	9301      	str	r3, [sp, #4]
 80031d4:	9200      	str	r2, [sp, #0]
 80031d6:	4623      	mov	r3, r4
 80031d8:	460a      	mov	r2, r1
 80031da:	4926      	ldr	r1, [pc, #152]	@ (8003274 <ES_WIFI_StartClientConnection+0x1c8>)
 80031dc:	f00f f9bc 	bl	8012558 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80031ec:	461a      	mov	r2, r3
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f7ff fc88 	bl	8002b04 <AT_ExecuteCommand>
 80031f4:	4603      	mov	r3, r0
 80031f6:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 80031f8:	7bfb      	ldrb	r3, [r7, #15]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d116      	bne.n	800322c <ES_WIFI_StartClientConnection+0x180>
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	2b03      	cmp	r3, #3
 8003204:	d112      	bne.n	800322c <ES_WIFI_StartClientConnection+0x180>
  {
    sprintf((char*)Obj->CmdData,"P9=2\r");
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800320c:	491a      	ldr	r1, [pc, #104]	@ (8003278 <ES_WIFI_StartClientConnection+0x1cc>)
 800320e:	4618      	mov	r0, r3
 8003210:	f00f f9a2 	bl	8012558 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003220:	461a      	mov	r2, r3
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f7ff fc6e 	bl	8002b04 <AT_ExecuteCommand>
 8003228:	4603      	mov	r3, r0
 800322a:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 800322c:	7bfb      	ldrb	r3, [r7, #15]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d112      	bne.n	8003258 <ES_WIFI_StartClientConnection+0x1ac>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003238:	4910      	ldr	r1, [pc, #64]	@ (800327c <ES_WIFI_StartClientConnection+0x1d0>)
 800323a:	4618      	mov	r0, r3
 800323c:	f00f f98c 	bl	8012558 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800324c:	461a      	mov	r2, r3
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f7ff fc58 	bl	8002b04 <AT_ExecuteCommand>
 8003254:	4603      	mov	r3, r0
 8003256:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 8003258:	7bfb      	ldrb	r3, [r7, #15]
}
 800325a:	4618      	mov	r0, r3
 800325c:	3714      	adds	r7, #20
 800325e:	46bd      	mov	sp, r7
 8003260:	bd90      	pop	{r4, r7, pc}
 8003262:	bf00      	nop
 8003264:	080141e4 	.word	0x080141e4
 8003268:	080141ec 	.word	0x080141ec
 800326c:	080141f4 	.word	0x080141f4
 8003270:	080141fc 	.word	0x080141fc
 8003274:	08014204 	.word	0x08014204
 8003278:	08014214 	.word	0x08014214
 800327c:	0801421c 	.word	0x0801421c

08003280 <ES_WIFI_SendData>:
  * @param  pdata: pointer to data
  * @param  len : length of the data to be sent
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen , uint16_t *SentLen , uint32_t Timeout)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b088      	sub	sp, #32
 8003284:	af02      	add	r7, sp, #8
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	607a      	str	r2, [r7, #4]
 800328a:	461a      	mov	r2, r3
 800328c:	460b      	mov	r3, r1
 800328e:	72fb      	strb	r3, [r7, #11]
 8003290:	4613      	mov	r3, r2
 8003292:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8003294:	2302      	movs	r3, #2
 8003296:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8003298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800329a:	2b00      	cmp	r3, #0
 800329c:	d102      	bne.n	80032a4 <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 800329e:	2301      	movs	r3, #1
 80032a0:	617b      	str	r3, [r7, #20]
 80032a2:	e001      	b.n	80032a8 <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 80032a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a6:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();
  if(Reqlen >= ES_WIFI_PAYLOAD_SIZE ) Reqlen= ES_WIFI_PAYLOAD_SIZE;
 80032a8:	893b      	ldrh	r3, [r7, #8]
 80032aa:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 80032ae:	d302      	bcc.n	80032b6 <ES_WIFI_SendData+0x36>
 80032b0:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 80032b4:	813b      	strh	r3, [r7, #8]

  *SentLen = Reqlen;
 80032b6:	6a3b      	ldr	r3, [r7, #32]
 80032b8:	893a      	ldrh	r2, [r7, #8]
 80032ba:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80032c2:	7afa      	ldrb	r2, [r7, #11]
 80032c4:	4942      	ldr	r1, [pc, #264]	@ (80033d0 <ES_WIFI_SendData+0x150>)
 80032c6:	4618      	mov	r0, r3
 80032c8:	f00f f946 	bl	8012558 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80032d8:	461a      	mov	r2, r3
 80032da:	68f8      	ldr	r0, [r7, #12]
 80032dc:	f7ff fc12 	bl	8002b04 <AT_ExecuteCommand>
 80032e0:	4603      	mov	r3, r0
 80032e2:	74fb      	strb	r3, [r7, #19]
  if(ret == ES_WIFI_STATUS_OK)
 80032e4:	7cfb      	ldrb	r3, [r7, #19]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d15e      	bne.n	80033a8 <ES_WIFI_SendData+0x128>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80032f0:	697a      	ldr	r2, [r7, #20]
 80032f2:	4938      	ldr	r1, [pc, #224]	@ (80033d4 <ES_WIFI_SendData+0x154>)
 80032f4:	4618      	mov	r0, r3
 80032f6:	f00f f92f 	bl	8012558 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003306:	461a      	mov	r2, r3
 8003308:	68f8      	ldr	r0, [r7, #12]
 800330a:	f7ff fbfb 	bl	8002b04 <AT_ExecuteCommand>
 800330e:	4603      	mov	r3, r0
 8003310:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8003312:	7cfb      	ldrb	r3, [r7, #19]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d13d      	bne.n	8003394 <ES_WIFI_SendData+0x114>
    {
      sprintf((char *)Obj->CmdData,"S3=%04d\r",Reqlen);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800331e:	893a      	ldrh	r2, [r7, #8]
 8003320:	492d      	ldr	r1, [pc, #180]	@ (80033d8 <ES_WIFI_SendData+0x158>)
 8003322:	4618      	mov	r0, r3
 8003324:	f00f f918 	bl	8012558 <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003334:	893a      	ldrh	r2, [r7, #8]
 8003336:	9300      	str	r3, [sp, #0]
 8003338:	4613      	mov	r3, r2
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	68f8      	ldr	r0, [r7, #12]
 800333e:	f7ff fc47 	bl	8002bd0 <AT_RequestSendData>
 8003342:	4603      	mov	r3, r0
 8003344:	74fb      	strb	r3, [r7, #19]

      if(ret == ES_WIFI_STATUS_OK)
 8003346:	7cfb      	ldrb	r3, [r7, #19]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d119      	bne.n	8003380 <ES_WIFI_SendData+0x100>
      {
        if(strstr((char *)Obj->CmdData,"-1\r\n"))
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003352:	4922      	ldr	r1, [pc, #136]	@ (80033dc <ES_WIFI_SendData+0x15c>)
 8003354:	4618      	mov	r0, r3
 8003356:	f00f fa9b 	bl	8012890 <strstr>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d02c      	beq.n	80033ba <ES_WIFI_SendData+0x13a>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
 8003360:	f640 024c 	movw	r2, #2124	@ 0x84c
 8003364:	491e      	ldr	r1, [pc, #120]	@ (80033e0 <ES_WIFI_SendData+0x160>)
 8003366:	481f      	ldr	r0, [pc, #124]	@ (80033e4 <ES_WIFI_SendData+0x164>)
 8003368:	f00f f850 	bl	801240c <iprintf>
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003372:	4619      	mov	r1, r3
 8003374:	481c      	ldr	r0, [pc, #112]	@ (80033e8 <ES_WIFI_SendData+0x168>)
 8003376:	f00f f849 	bl	801240c <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 800337a:	2302      	movs	r3, #2
 800337c:	74fb      	strb	r3, [r7, #19]
 800337e:	e01c      	b.n	80033ba <ES_WIFI_SendData+0x13a>
        }
      }
      else
      {
        DEBUG("Send Data command failed\n");
 8003380:	f640 0252 	movw	r2, #2130	@ 0x852
 8003384:	4916      	ldr	r1, [pc, #88]	@ (80033e0 <ES_WIFI_SendData+0x160>)
 8003386:	4817      	ldr	r0, [pc, #92]	@ (80033e4 <ES_WIFI_SendData+0x164>)
 8003388:	f00f f840 	bl	801240c <iprintf>
 800338c:	4817      	ldr	r0, [pc, #92]	@ (80033ec <ES_WIFI_SendData+0x16c>)
 800338e:	f00f f8a5 	bl	80124dc <puts>
 8003392:	e012      	b.n	80033ba <ES_WIFI_SendData+0x13a>
      }
    }
    else
    {
      DEBUG("S2 command failed\n");
 8003394:	f640 0257 	movw	r2, #2135	@ 0x857
 8003398:	4911      	ldr	r1, [pc, #68]	@ (80033e0 <ES_WIFI_SendData+0x160>)
 800339a:	4812      	ldr	r0, [pc, #72]	@ (80033e4 <ES_WIFI_SendData+0x164>)
 800339c:	f00f f836 	bl	801240c <iprintf>
 80033a0:	4813      	ldr	r0, [pc, #76]	@ (80033f0 <ES_WIFI_SendData+0x170>)
 80033a2:	f00f f89b 	bl	80124dc <puts>
 80033a6:	e008      	b.n	80033ba <ES_WIFI_SendData+0x13a>
    }
  }
  else
  {
   DEBUG("P0 command failed\n");
 80033a8:	f640 025c 	movw	r2, #2140	@ 0x85c
 80033ac:	490c      	ldr	r1, [pc, #48]	@ (80033e0 <ES_WIFI_SendData+0x160>)
 80033ae:	480d      	ldr	r0, [pc, #52]	@ (80033e4 <ES_WIFI_SendData+0x164>)
 80033b0:	f00f f82c 	bl	801240c <iprintf>
 80033b4:	480f      	ldr	r0, [pc, #60]	@ (80033f4 <ES_WIFI_SendData+0x174>)
 80033b6:	f00f f891 	bl	80124dc <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 80033ba:	7cfb      	ldrb	r3, [r7, #19]
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d102      	bne.n	80033c6 <ES_WIFI_SendData+0x146>
  {
    *SentLen = 0;
 80033c0:	6a3b      	ldr	r3, [r7, #32]
 80033c2:	2200      	movs	r2, #0
 80033c4:	801a      	strh	r2, [r3, #0]
  }
  UNLOCK_WIFI();
  return ret;
 80033c6:	7cfb      	ldrb	r3, [r7, #19]
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3718      	adds	r7, #24
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	080141e4 	.word	0x080141e4
 80033d4:	080143a0 	.word	0x080143a0
 80033d8:	080143a8 	.word	0x080143a8
 80033dc:	080143b4 	.word	0x080143b4
 80033e0:	08014274 	.word	0x08014274
 80033e4:	08014294 	.word	0x08014294
 80033e8:	080143bc 	.word	0x080143bc
 80033ec:	080143d8 	.word	0x080143d8
 80033f0:	080143f4 	.word	0x080143f4
 80033f4:	08014408 	.word	0x08014408

080033f8 <ES_WIFI_ReceiveData>:
  * @param  pdata: pointer to data
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *Receivedlen, uint32_t Timeout)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b088      	sub	sp, #32
 80033fc:	af02      	add	r7, sp, #8
 80033fe:	60f8      	str	r0, [r7, #12]
 8003400:	607a      	str	r2, [r7, #4]
 8003402:	461a      	mov	r2, r3
 8003404:	460b      	mov	r3, r1
 8003406:	72fb      	strb	r3, [r7, #11]
 8003408:	4613      	mov	r3, r2
 800340a:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 800340c:	2302      	movs	r3, #2
 800340e:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8003410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003412:	2b00      	cmp	r3, #0
 8003414:	d102      	bne.n	800341c <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 8003416:	2301      	movs	r3, #1
 8003418:	617b      	str	r3, [r7, #20]
 800341a:	e001      	b.n	8003420 <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 800341c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800341e:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if(Reqlen <= ES_WIFI_PAYLOAD_SIZE )
 8003420:	893b      	ldrh	r3, [r7, #8]
 8003422:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8003426:	f200 808b 	bhi.w	8003540 <ES_WIFI_ReceiveData+0x148>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003430:	7afa      	ldrb	r2, [r7, #11]
 8003432:	4946      	ldr	r1, [pc, #280]	@ (800354c <ES_WIFI_ReceiveData+0x154>)
 8003434:	4618      	mov	r0, r3
 8003436:	f00f f88f 	bl	8012558 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003446:	461a      	mov	r2, r3
 8003448:	68f8      	ldr	r0, [r7, #12]
 800344a:	f7ff fb5b 	bl	8002b04 <AT_ExecuteCommand>
 800344e:	4603      	mov	r3, r0
 8003450:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8003452:	7cfb      	ldrb	r3, [r7, #19]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d165      	bne.n	8003524 <ES_WIFI_ReceiveData+0x12c>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800345e:	893a      	ldrh	r2, [r7, #8]
 8003460:	493b      	ldr	r1, [pc, #236]	@ (8003550 <ES_WIFI_ReceiveData+0x158>)
 8003462:	4618      	mov	r0, r3
 8003464:	f00f f878 	bl	8012558 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003474:	461a      	mov	r2, r3
 8003476:	68f8      	ldr	r0, [r7, #12]
 8003478:	f7ff fb44 	bl	8002b04 <AT_ExecuteCommand>
 800347c:	4603      	mov	r3, r0
 800347e:	74fb      	strb	r3, [r7, #19]
      if(ret == ES_WIFI_STATUS_OK)
 8003480:	7cfb      	ldrb	r3, [r7, #19]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d141      	bne.n	800350a <ES_WIFI_ReceiveData+0x112>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800348c:	697a      	ldr	r2, [r7, #20]
 800348e:	4931      	ldr	r1, [pc, #196]	@ (8003554 <ES_WIFI_ReceiveData+0x15c>)
 8003490:	4618      	mov	r0, r3
 8003492:	f00f f861 	bl	8012558 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80034a2:	461a      	mov	r2, r3
 80034a4:	68f8      	ldr	r0, [r7, #12]
 80034a6:	f7ff fb2d 	bl	8002b04 <AT_ExecuteCommand>
 80034aa:	4603      	mov	r3, r0
 80034ac:	74fb      	strb	r3, [r7, #19]
        if(ret == ES_WIFI_STATUS_OK)
 80034ae:	7cfb      	ldrb	r3, [r7, #19]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d120      	bne.n	80034f6 <ES_WIFI_ReceiveData+0xfe>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80034ba:	4927      	ldr	r1, [pc, #156]	@ (8003558 <ES_WIFI_ReceiveData+0x160>)
 80034bc:	4618      	mov	r0, r3
 80034be:	f00f f84b 	bl	8012558 <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80034c8:	893a      	ldrh	r2, [r7, #8]
 80034ca:	6a3b      	ldr	r3, [r7, #32]
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	4613      	mov	r3, r2
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	68f8      	ldr	r0, [r7, #12]
 80034d4:	f7ff fbf2 	bl	8002cbc <AT_RequestReceiveData>
 80034d8:	4603      	mov	r3, r0
 80034da:	74fb      	strb	r3, [r7, #19]
          if (ret != ES_WIFI_STATUS_OK)
 80034dc:	7cfb      	ldrb	r3, [r7, #19]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d02e      	beq.n	8003540 <ES_WIFI_ReceiveData+0x148>
          {
            DEBUG("AT_RequestReceiveData  failed\n");
 80034e2:	f640 02ed 	movw	r2, #2285	@ 0x8ed
 80034e6:	491d      	ldr	r1, [pc, #116]	@ (800355c <ES_WIFI_ReceiveData+0x164>)
 80034e8:	481d      	ldr	r0, [pc, #116]	@ (8003560 <ES_WIFI_ReceiveData+0x168>)
 80034ea:	f00e ff8f 	bl	801240c <iprintf>
 80034ee:	481d      	ldr	r0, [pc, #116]	@ (8003564 <ES_WIFI_ReceiveData+0x16c>)
 80034f0:	f00e fff4 	bl	80124dc <puts>
 80034f4:	e024      	b.n	8003540 <ES_WIFI_ReceiveData+0x148>
          }
        }
        else
        {
         DEBUG("setting timeout failed\n");
 80034f6:	f640 02f2 	movw	r2, #2290	@ 0x8f2
 80034fa:	4918      	ldr	r1, [pc, #96]	@ (800355c <ES_WIFI_ReceiveData+0x164>)
 80034fc:	4818      	ldr	r0, [pc, #96]	@ (8003560 <ES_WIFI_ReceiveData+0x168>)
 80034fe:	f00e ff85 	bl	801240c <iprintf>
 8003502:	4819      	ldr	r0, [pc, #100]	@ (8003568 <ES_WIFI_ReceiveData+0x170>)
 8003504:	f00e ffea 	bl	80124dc <puts>
 8003508:	e01a      	b.n	8003540 <ES_WIFI_ReceiveData+0x148>
        }
      }
      else
      {
        DEBUG("setting requested len failed\n");
 800350a:	f640 02f7 	movw	r2, #2295	@ 0x8f7
 800350e:	4913      	ldr	r1, [pc, #76]	@ (800355c <ES_WIFI_ReceiveData+0x164>)
 8003510:	4813      	ldr	r0, [pc, #76]	@ (8003560 <ES_WIFI_ReceiveData+0x168>)
 8003512:	f00e ff7b 	bl	801240c <iprintf>
 8003516:	4815      	ldr	r0, [pc, #84]	@ (800356c <ES_WIFI_ReceiveData+0x174>)
 8003518:	f00e ffe0 	bl	80124dc <puts>
        *Receivedlen = 0;
 800351c:	6a3b      	ldr	r3, [r7, #32]
 800351e:	2200      	movs	r2, #0
 8003520:	801a      	strh	r2, [r3, #0]
 8003522:	e00d      	b.n	8003540 <ES_WIFI_ReceiveData+0x148>
      }
    }
    else
    {
      DEBUG("setting socket for read failed\n");
 8003524:	f640 02fd 	movw	r2, #2301	@ 0x8fd
 8003528:	490c      	ldr	r1, [pc, #48]	@ (800355c <ES_WIFI_ReceiveData+0x164>)
 800352a:	480d      	ldr	r0, [pc, #52]	@ (8003560 <ES_WIFI_ReceiveData+0x168>)
 800352c:	f00e ff6e 	bl	801240c <iprintf>
 8003530:	480f      	ldr	r0, [pc, #60]	@ (8003570 <ES_WIFI_ReceiveData+0x178>)
 8003532:	f00e ffd3 	bl	80124dc <puts>
      issue15++;
 8003536:	4b0f      	ldr	r3, [pc, #60]	@ (8003574 <ES_WIFI_ReceiveData+0x17c>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	3301      	adds	r3, #1
 800353c:	4a0d      	ldr	r2, [pc, #52]	@ (8003574 <ES_WIFI_ReceiveData+0x17c>)
 800353e:	6013      	str	r3, [r2, #0]
    }
  }
  UNLOCK_WIFI();
  return ret;
 8003540:	7cfb      	ldrb	r3, [r7, #19]
}
 8003542:	4618      	mov	r0, r3
 8003544:	3718      	adds	r7, #24
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	080141e4 	.word	0x080141e4
 8003550:	0801442c 	.word	0x0801442c
 8003554:	08014434 	.word	0x08014434
 8003558:	0801443c 	.word	0x0801443c
 800355c:	08014274 	.word	0x08014274
 8003560:	08014294 	.word	0x08014294
 8003564:	08014440 	.word	0x08014440
 8003568:	08014460 	.word	0x08014460
 800356c:	08014478 	.word	0x08014478
 8003570:	08014498 	.word	0x08014498
 8003574:	20000c90 	.word	0x20000c90

08003578 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b08c      	sub	sp, #48	@ 0x30
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 8003580:	4b57      	ldr	r3, [pc, #348]	@ (80036e0 <SPI_WIFI_MspInit+0x168>)
 8003582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003584:	4a56      	ldr	r2, [pc, #344]	@ (80036e0 <SPI_WIFI_MspInit+0x168>)
 8003586:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800358a:	6593      	str	r3, [r2, #88]	@ 0x58
 800358c:	4b54      	ldr	r3, [pc, #336]	@ (80036e0 <SPI_WIFI_MspInit+0x168>)
 800358e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003590:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003594:	61bb      	str	r3, [r7, #24]
 8003596:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003598:	4b51      	ldr	r3, [pc, #324]	@ (80036e0 <SPI_WIFI_MspInit+0x168>)
 800359a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800359c:	4a50      	ldr	r2, [pc, #320]	@ (80036e0 <SPI_WIFI_MspInit+0x168>)
 800359e:	f043 0302 	orr.w	r3, r3, #2
 80035a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035a4:	4b4e      	ldr	r3, [pc, #312]	@ (80036e0 <SPI_WIFI_MspInit+0x168>)
 80035a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035a8:	f003 0302 	and.w	r3, r3, #2
 80035ac:	617b      	str	r3, [r7, #20]
 80035ae:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035b0:	4b4b      	ldr	r3, [pc, #300]	@ (80036e0 <SPI_WIFI_MspInit+0x168>)
 80035b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035b4:	4a4a      	ldr	r2, [pc, #296]	@ (80036e0 <SPI_WIFI_MspInit+0x168>)
 80035b6:	f043 0304 	orr.w	r3, r3, #4
 80035ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035bc:	4b48      	ldr	r3, [pc, #288]	@ (80036e0 <SPI_WIFI_MspInit+0x168>)
 80035be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035c0:	f003 0304 	and.w	r3, r3, #4
 80035c4:	613b      	str	r3, [r7, #16]
 80035c6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80035c8:	4b45      	ldr	r3, [pc, #276]	@ (80036e0 <SPI_WIFI_MspInit+0x168>)
 80035ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035cc:	4a44      	ldr	r2, [pc, #272]	@ (80036e0 <SPI_WIFI_MspInit+0x168>)
 80035ce:	f043 0310 	orr.w	r3, r3, #16
 80035d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035d4:	4b42      	ldr	r3, [pc, #264]	@ (80036e0 <SPI_WIFI_MspInit+0x168>)
 80035d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035d8:	f003 0310 	and.w	r3, r3, #16
 80035dc:	60fb      	str	r3, [r7, #12]
 80035de:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 80035e0:	2200      	movs	r2, #0
 80035e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80035e6:	483f      	ldr	r0, [pc, #252]	@ (80036e4 <SPI_WIFI_MspInit+0x16c>)
 80035e8:	f001 ff24 	bl	8005434 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 80035ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80035f0:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 80035f2:	2301      	movs	r3, #1
 80035f4:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80035f6:	2300      	movs	r3, #0
 80035f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 80035fa:	2300      	movs	r3, #0
 80035fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 80035fe:	f107 031c 	add.w	r3, r7, #28
 8003602:	4619      	mov	r1, r3
 8003604:	4837      	ldr	r0, [pc, #220]	@ (80036e4 <SPI_WIFI_MspInit+0x16c>)
 8003606:	f001 fc5f 	bl	8004ec8 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 800360a:	2302      	movs	r3, #2
 800360c:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 800360e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003612:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003614:	2300      	movs	r3, #0
 8003616:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8003618:	2300      	movs	r3, #0
 800361a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 800361c:	f107 031c 	add.w	r3, r7, #28
 8003620:	4619      	mov	r1, r3
 8003622:	4831      	ldr	r0, [pc, #196]	@ (80036e8 <SPI_WIFI_MspInit+0x170>)
 8003624:	f001 fc50 	bl	8004ec8 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 8003628:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800362c:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800362e:	2301      	movs	r3, #1
 8003630:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003632:	2300      	movs	r3, #0
 8003634:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8003636:	2300      	movs	r3, #0
 8003638:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = 0;
 800363a:	2300      	movs	r3, #0
 800363c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 800363e:	f107 031c 	add.w	r3, r7, #28
 8003642:	4619      	mov	r1, r3
 8003644:	4828      	ldr	r0, [pc, #160]	@ (80036e8 <SPI_WIFI_MspInit+0x170>)
 8003646:	f001 fc3f 	bl	8004ec8 <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 800364a:	2201      	movs	r2, #1
 800364c:	2101      	movs	r1, #1
 800364e:	4826      	ldr	r0, [pc, #152]	@ (80036e8 <SPI_WIFI_MspInit+0x170>)
 8003650:	f001 fef0 	bl	8005434 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8003654:	2301      	movs	r3, #1
 8003656:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8003658:	2301      	movs	r3, #1
 800365a:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800365c:	2300      	movs	r3, #0
 800365e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003660:	2301      	movs	r3, #1
 8003662:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8003664:	f107 031c 	add.w	r3, r7, #28
 8003668:	4619      	mov	r1, r3
 800366a:	481f      	ldr	r0, [pc, #124]	@ (80036e8 <SPI_WIFI_MspInit+0x170>)
 800366c:	f001 fc2c 	bl	8004ec8 <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 8003670:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003674:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8003676:	2302      	movs	r3, #2
 8003678:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800367a:	2300      	movs	r3, #0
 800367c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 800367e:	2301      	movs	r3, #1
 8003680:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8003682:	2306      	movs	r3, #6
 8003684:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 8003686:	f107 031c 	add.w	r3, r7, #28
 800368a:	4619      	mov	r1, r3
 800368c:	4817      	ldr	r0, [pc, #92]	@ (80036ec <SPI_WIFI_MspInit+0x174>)
 800368e:	f001 fc1b 	bl	8004ec8 <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 8003692:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003696:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8003698:	2302      	movs	r3, #2
 800369a:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800369c:	2300      	movs	r3, #0
 800369e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80036a0:	2301      	movs	r3, #1
 80036a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 80036a4:	2306      	movs	r3, #6
 80036a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 80036a8:	f107 031c 	add.w	r3, r7, #28
 80036ac:	4619      	mov	r1, r3
 80036ae:	480f      	ldr	r0, [pc, #60]	@ (80036ec <SPI_WIFI_MspInit+0x174>)
 80036b0:	f001 fc0a 	bl	8004ec8 <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 80036b4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80036b8:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 80036ba:	2302      	movs	r3, #2
 80036bc:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 80036be:	2301      	movs	r3, #1
 80036c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 80036c2:	2301      	movs	r3, #1
 80036c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 80036c6:	2306      	movs	r3, #6
 80036c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 80036ca:	f107 031c 	add.w	r3, r7, #28
 80036ce:	4619      	mov	r1, r3
 80036d0:	4806      	ldr	r0, [pc, #24]	@ (80036ec <SPI_WIFI_MspInit+0x174>)
 80036d2:	f001 fbf9 	bl	8004ec8 <HAL_GPIO_Init>
}
 80036d6:	bf00      	nop
 80036d8:	3730      	adds	r7, #48	@ 0x30
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	40021000 	.word	0x40021000
 80036e4:	48000400 	.word	0x48000400
 80036e8:	48001000 	.word	0x48001000
 80036ec:	48000800 	.word	0x48000800

080036f0 <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	4603      	mov	r3, r0
 80036f8:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 80036fa:	2300      	movs	r3, #0
 80036fc:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 80036fe:	88fb      	ldrh	r3, [r7, #6]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d145      	bne.n	8003790 <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 8003704:	4b27      	ldr	r3, [pc, #156]	@ (80037a4 <SPI_WIFI_Init+0xb4>)
 8003706:	4a28      	ldr	r2, [pc, #160]	@ (80037a8 <SPI_WIFI_Init+0xb8>)
 8003708:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 800370a:	4826      	ldr	r0, [pc, #152]	@ (80037a4 <SPI_WIFI_Init+0xb4>)
 800370c:	f7ff ff34 	bl	8003578 <SPI_WIFI_MspInit>
  
    hspi.Init.Mode              = SPI_MODE_MASTER;
 8003710:	4b24      	ldr	r3, [pc, #144]	@ (80037a4 <SPI_WIFI_Init+0xb4>)
 8003712:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003716:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8003718:	4b22      	ldr	r3, [pc, #136]	@ (80037a4 <SPI_WIFI_Init+0xb4>)
 800371a:	2200      	movs	r2, #0
 800371c:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 800371e:	4b21      	ldr	r3, [pc, #132]	@ (80037a4 <SPI_WIFI_Init+0xb4>)
 8003720:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8003724:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8003726:	4b1f      	ldr	r3, [pc, #124]	@ (80037a4 <SPI_WIFI_Init+0xb4>)
 8003728:	2200      	movs	r2, #0
 800372a:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 800372c:	4b1d      	ldr	r3, [pc, #116]	@ (80037a4 <SPI_WIFI_Init+0xb4>)
 800372e:	2200      	movs	r2, #0
 8003730:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 8003732:	4b1c      	ldr	r3, [pc, #112]	@ (80037a4 <SPI_WIFI_Init+0xb4>)
 8003734:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003738:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 800373a:	4b1a      	ldr	r3, [pc, #104]	@ (80037a4 <SPI_WIFI_Init+0xb4>)
 800373c:	2210      	movs	r2, #16
 800373e:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8003740:	4b18      	ldr	r3, [pc, #96]	@ (80037a4 <SPI_WIFI_Init+0xb4>)
 8003742:	2200      	movs	r2, #0
 8003744:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 8003746:	4b17      	ldr	r3, [pc, #92]	@ (80037a4 <SPI_WIFI_Init+0xb4>)
 8003748:	2200      	movs	r2, #0
 800374a:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 800374c:	4b15      	ldr	r3, [pc, #84]	@ (80037a4 <SPI_WIFI_Init+0xb4>)
 800374e:	2200      	movs	r2, #0
 8003750:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi.Init.CRCPolynomial     = 0;
 8003752:	4b14      	ldr	r3, [pc, #80]	@ (80037a4 <SPI_WIFI_Init+0xb4>)
 8003754:	2200      	movs	r2, #0
 8003756:	62da      	str	r2, [r3, #44]	@ 0x2c
  
    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8003758:	4812      	ldr	r0, [pc, #72]	@ (80037a4 <SPI_WIFI_Init+0xb4>)
 800375a:	f004 ff0f 	bl	800857c <HAL_SPI_Init>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d002      	beq.n	800376a <SPI_WIFI_Init+0x7a>
    {
      return -1;
 8003764:	f04f 33ff 	mov.w	r3, #4294967295
 8003768:	e018      	b.n	800379c <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, 5, 0x00);
 800376a:	2200      	movs	r2, #0
 800376c:	2105      	movs	r1, #5
 800376e:	2007      	movs	r0, #7
 8003770:	f001 fa24 	bl	8004bbc <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 8003774:	2007      	movs	r0, #7
 8003776:	f001 fa3d 	bl	8004bf4 <HAL_NVIC_EnableIRQ>
     
     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, 5, 0);
 800377a:	2200      	movs	r2, #0
 800377c:	2105      	movs	r1, #5
 800377e:	2033      	movs	r0, #51	@ 0x33
 8003780:	f001 fa1c 	bl	8004bbc <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 8003784:	2033      	movs	r0, #51	@ 0x33
 8003786:	f001 fa35 	bl	8004bf4 <HAL_NVIC_EnableIRQ>
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);

#endif
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 800378a:	200a      	movs	r0, #10
 800378c:	f000 f9fe 	bl	8003b8c <SPI_WIFI_DelayUs>
  }
  
  rc= SPI_WIFI_ResetModule();
 8003790:	f000 f80c 	bl	80037ac <SPI_WIFI_ResetModule>
 8003794:	4603      	mov	r3, r0
 8003796:	73fb      	strb	r3, [r7, #15]

  return rc;
 8003798:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800379c:	4618      	mov	r0, r3
 800379e:	3710      	adds	r7, #16
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	20000c94 	.word	0x20000c94
 80037a8:	40003c00 	.word	0x40003c00

080037ac <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 80037b2:	f001 f8f7 	bl	80049a4 <HAL_GetTick>
 80037b6:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 80037b8:	2300      	movs	r3, #0
 80037ba:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 80037bc:	2200      	movs	r2, #0
 80037be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80037c2:	4830      	ldr	r0, [pc, #192]	@ (8003884 <SPI_WIFI_ResetModule+0xd8>)
 80037c4:	f001 fe36 	bl	8005434 <HAL_GPIO_WritePin>
 80037c8:	200a      	movs	r0, #10
 80037ca:	f001 f8f7 	bl	80049bc <HAL_Delay>
 80037ce:	2201      	movs	r2, #1
 80037d0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80037d4:	482b      	ldr	r0, [pc, #172]	@ (8003884 <SPI_WIFI_ResetModule+0xd8>)
 80037d6:	f001 fe2d 	bl	8005434 <HAL_GPIO_WritePin>
 80037da:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80037de:	f001 f8ed 	bl	80049bc <HAL_Delay>
  WIFI_ENABLE_NSS(); 
 80037e2:	2200      	movs	r2, #0
 80037e4:	2101      	movs	r1, #1
 80037e6:	4827      	ldr	r0, [pc, #156]	@ (8003884 <SPI_WIFI_ResetModule+0xd8>)
 80037e8:	f001 fe24 	bl	8005434 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 80037ec:	200f      	movs	r0, #15
 80037ee:	f000 f9cd 	bl	8003b8c <SPI_WIFI_DelayUs>
 
  while (WIFI_IS_CMDDATA_READY())
 80037f2:	e020      	b.n	8003836 <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 80037f4:	7bfb      	ldrb	r3, [r7, #15]
 80037f6:	463a      	mov	r2, r7
 80037f8:	18d1      	adds	r1, r2, r3
 80037fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80037fe:	2201      	movs	r2, #1
 8003800:	4821      	ldr	r0, [pc, #132]	@ (8003888 <SPI_WIFI_ResetModule+0xdc>)
 8003802:	f004 ff86 	bl	8008712 <HAL_SPI_Receive>
 8003806:	4603      	mov	r3, r0
 8003808:	71fb      	strb	r3, [r7, #7]
    count += 2;
 800380a:	7bfb      	ldrb	r3, [r7, #15]
 800380c:	3302      	adds	r3, #2
 800380e:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 8003810:	f001 f8c8 	bl	80049a4 <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800381e:	d202      	bcs.n	8003826 <SPI_WIFI_ResetModule+0x7a>
 8003820:	79fb      	ldrb	r3, [r7, #7]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d007      	beq.n	8003836 <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 8003826:	2201      	movs	r2, #1
 8003828:	2101      	movs	r1, #1
 800382a:	4816      	ldr	r0, [pc, #88]	@ (8003884 <SPI_WIFI_ResetModule+0xd8>)
 800382c:	f001 fe02 	bl	8005434 <HAL_GPIO_WritePin>
      return -1;
 8003830:	f04f 33ff 	mov.w	r3, #4294967295
 8003834:	e021      	b.n	800387a <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 8003836:	2102      	movs	r1, #2
 8003838:	4812      	ldr	r0, [pc, #72]	@ (8003884 <SPI_WIFI_ResetModule+0xd8>)
 800383a:	f001 fde3 	bl	8005404 <HAL_GPIO_ReadPin>
 800383e:	4603      	mov	r3, r0
 8003840:	2b01      	cmp	r3, #1
 8003842:	d0d7      	beq.n	80037f4 <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS();
 8003844:	2201      	movs	r2, #1
 8003846:	2101      	movs	r1, #1
 8003848:	480e      	ldr	r0, [pc, #56]	@ (8003884 <SPI_WIFI_ResetModule+0xd8>)
 800384a:	f001 fdf3 	bl	8005434 <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 800384e:	783b      	ldrb	r3, [r7, #0]
 8003850:	2b15      	cmp	r3, #21
 8003852:	d10e      	bne.n	8003872 <SPI_WIFI_ResetModule+0xc6>
 8003854:	787b      	ldrb	r3, [r7, #1]
 8003856:	2b15      	cmp	r3, #21
 8003858:	d10b      	bne.n	8003872 <SPI_WIFI_ResetModule+0xc6>
 800385a:	78bb      	ldrb	r3, [r7, #2]
 800385c:	2b0d      	cmp	r3, #13
 800385e:	d108      	bne.n	8003872 <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8003860:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8003862:	2b0a      	cmp	r3, #10
 8003864:	d105      	bne.n	8003872 <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8003866:	793b      	ldrb	r3, [r7, #4]
 8003868:	2b3e      	cmp	r3, #62	@ 0x3e
 800386a:	d102      	bne.n	8003872 <SPI_WIFI_ResetModule+0xc6>
 800386c:	797b      	ldrb	r3, [r7, #5]
 800386e:	2b20      	cmp	r3, #32
 8003870:	d002      	beq.n	8003878 <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 8003872:	f04f 33ff 	mov.w	r3, #4294967295
 8003876:	e000      	b.n	800387a <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 8003878:	2300      	movs	r3, #0
}
 800387a:	4618      	mov	r0, r3
 800387c:	3710      	adds	r7, #16
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	48001000 	.word	0x48001000
 8003888:	20000c94 	.word	0x20000c94

0800388c <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 8003890:	4802      	ldr	r0, [pc, #8]	@ (800389c <SPI_WIFI_DeInit+0x10>)
 8003892:	f004 ff16 	bl	80086c2 <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif
  return 0;
 8003896:	2300      	movs	r3, #0
}
 8003898:	4618      	mov	r0, r3
 800389a:	bd80      	pop	{r7, pc}
 800389c:	20000c94 	.word	0x20000c94

080038a0 <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 80038a8:	f001 f87c 	bl	80049a4 <HAL_GetTick>
 80038ac:	4603      	mov	r3, r0
 80038ae:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 80038b0:	e00a      	b.n	80038c8 <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 80038b2:	f001 f877 	bl	80049a4 <HAL_GetTick>
 80038b6:	4602      	mov	r2, r0
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	1ad2      	subs	r2, r2, r3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	429a      	cmp	r2, r3
 80038c0:	d902      	bls.n	80038c8 <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 80038c2:	f04f 33ff 	mov.w	r3, #4294967295
 80038c6:	e007      	b.n	80038d8 <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 80038c8:	2102      	movs	r1, #2
 80038ca:	4805      	ldr	r0, [pc, #20]	@ (80038e0 <wait_cmddata_rdy_high+0x40>)
 80038cc:	f001 fd9a 	bl	8005404 <HAL_GPIO_ReadPin>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d1ed      	bne.n	80038b2 <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3710      	adds	r7, #16
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	48001000 	.word	0x48001000

080038e4 <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 80038ec:	f001 f85a 	bl	80049a4 <HAL_GetTick>
 80038f0:	4603      	mov	r3, r0
 80038f2:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 80038f4:	e00a      	b.n	800390c <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 80038f6:	f001 f855 	bl	80049a4 <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	1ad2      	subs	r2, r2, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	429a      	cmp	r2, r3
 8003904:	d902      	bls.n	800390c <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 8003906:	f04f 33ff 	mov.w	r3, #4294967295
 800390a:	e004      	b.n	8003916 <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 800390c:	4b04      	ldr	r3, [pc, #16]	@ (8003920 <wait_cmddata_rdy_rising_event+0x3c>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2b01      	cmp	r3, #1
 8003912:	d0f0      	beq.n	80038f6 <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 8003914:	2300      	movs	r3, #0
#endif
}
 8003916:	4618      	mov	r0, r3
 8003918:	3710      	adds	r7, #16
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	20000d00 	.word	0x20000d00

08003924 <wait_spi_rx_event>:

int wait_spi_rx_event(int timeout)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 800392c:	f001 f83a 	bl	80049a4 <HAL_GetTick>
 8003930:	4603      	mov	r3, r0
 8003932:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event==1)
 8003934:	e00a      	b.n	800394c <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003936:	f001 f835 	bl	80049a4 <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	1ad2      	subs	r2, r2, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	429a      	cmp	r2, r3
 8003944:	d902      	bls.n	800394c <wait_spi_rx_event+0x28>
    {
      return -1;
 8003946:	f04f 33ff 	mov.w	r3, #4294967295
 800394a:	e004      	b.n	8003956 <wait_spi_rx_event+0x32>
  while (spi_rx_event==1)
 800394c:	4b04      	ldr	r3, [pc, #16]	@ (8003960 <wait_spi_rx_event+0x3c>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2b01      	cmp	r3, #1
 8003952:	d0f0      	beq.n	8003936 <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 8003954:	2300      	movs	r3, #0
#endif
}
 8003956:	4618      	mov	r0, r3
 8003958:	3710      	adds	r7, #16
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}
 800395e:	bf00      	nop
 8003960:	20000cf8 	.word	0x20000cf8

08003964 <wait_spi_tx_event>:

int wait_spi_tx_event(int timeout)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 800396c:	f001 f81a 	bl	80049a4 <HAL_GetTick>
 8003970:	4603      	mov	r3, r0
 8003972:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event==1)
 8003974:	e00a      	b.n	800398c <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003976:	f001 f815 	bl	80049a4 <HAL_GetTick>
 800397a:	4602      	mov	r2, r0
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	1ad2      	subs	r2, r2, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	429a      	cmp	r2, r3
 8003984:	d902      	bls.n	800398c <wait_spi_tx_event+0x28>
    {
      return -1;
 8003986:	f04f 33ff 	mov.w	r3, #4294967295
 800398a:	e004      	b.n	8003996 <wait_spi_tx_event+0x32>
  while (spi_tx_event==1)
 800398c:	4b04      	ldr	r3, [pc, #16]	@ (80039a0 <wait_spi_tx_event+0x3c>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2b01      	cmp	r3, #1
 8003992:	d0f0      	beq.n	8003976 <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 8003994:	2300      	movs	r3, #0
#endif
}
 8003996:	4618      	mov	r0, r3
 8003998:	3710      	adds	r7, #16
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	20000cfc 	.word	0x20000cfc

080039a4 <SPI_WIFI_ReceiveData>:



int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b086      	sub	sp, #24
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	460b      	mov	r3, r1
 80039ae:	607a      	str	r2, [r7, #4]
 80039b0:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 80039b2:	2300      	movs	r3, #0
 80039b4:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS();
 80039b6:	2201      	movs	r2, #1
 80039b8:	2101      	movs	r1, #1
 80039ba:	4834      	ldr	r0, [pc, #208]	@ (8003a8c <SPI_WIFI_ReceiveData+0xe8>)
 80039bc:	f001 fd3a 	bl	8005434 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 80039c0:	2003      	movs	r0, #3
 80039c2:	f000 f8e3 	bl	8003b8c <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4618      	mov	r0, r3
 80039ca:	f7ff ff8b 	bl	80038e4 <wait_cmddata_rdy_rising_event>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	da02      	bge.n	80039da <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 80039d4:	f06f 0302 	mvn.w	r3, #2
 80039d8:	e054      	b.n	8003a84 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 80039da:	2200      	movs	r2, #0
 80039dc:	2101      	movs	r1, #1
 80039de:	482b      	ldr	r0, [pc, #172]	@ (8003a8c <SPI_WIFI_ReceiveData+0xe8>)
 80039e0:	f001 fd28 	bl	8005434 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 80039e4:	200f      	movs	r0, #15
 80039e6:	f000 f8d1 	bl	8003b8c <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 80039ea:	e03d      	b.n	8003a68 <SPI_WIFI_ReceiveData+0xc4>
  {
    if((length < len) || (!len))
 80039ec:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80039f0:	897b      	ldrh	r3, [r7, #10]
 80039f2:	429a      	cmp	r2, r3
 80039f4:	db02      	blt.n	80039fc <SPI_WIFI_ReceiveData+0x58>
 80039f6:	897b      	ldrh	r3, [r7, #10]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d13c      	bne.n	8003a76 <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event=1;
 80039fc:	4b24      	ldr	r3, [pc, #144]	@ (8003a90 <SPI_WIFI_ReceiveData+0xec>)
 80039fe:	2201      	movs	r2, #1
 8003a00:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 8003a02:	f107 0314 	add.w	r3, r7, #20
 8003a06:	2201      	movs	r2, #1
 8003a08:	4619      	mov	r1, r3
 8003a0a:	4822      	ldr	r0, [pc, #136]	@ (8003a94 <SPI_WIFI_ReceiveData+0xf0>)
 8003a0c:	f005 fa60 	bl	8008ed0 <HAL_SPI_Receive_IT>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d007      	beq.n	8003a26 <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 8003a16:	2201      	movs	r2, #1
 8003a18:	2101      	movs	r1, #1
 8003a1a:	481c      	ldr	r0, [pc, #112]	@ (8003a8c <SPI_WIFI_ReceiveData+0xe8>)
 8003a1c:	f001 fd0a 	bl	8005434 <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 8003a20:	f04f 33ff 	mov.w	r3, #4294967295
 8003a24:	e02e      	b.n	8003a84 <SPI_WIFI_ReceiveData+0xe0>
      }
  
      wait_spi_rx_event(timeout);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7ff ff7b 	bl	8003924 <wait_spi_rx_event>

      pData[0] = tmp[0];
 8003a2e:	7d3a      	ldrb	r2, [r7, #20]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	3301      	adds	r3, #1
 8003a38:	7d7a      	ldrb	r2, [r7, #21]
 8003a3a:	701a      	strb	r2, [r3, #0]
      length += 2;
 8003a3c:	8afb      	ldrh	r3, [r7, #22]
 8003a3e:	3302      	adds	r3, #2
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	3302      	adds	r3, #2
 8003a48:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 8003a4a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003a4e:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8003a52:	db09      	blt.n	8003a68 <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 8003a54:	2201      	movs	r2, #1
 8003a56:	2101      	movs	r1, #1
 8003a58:	480c      	ldr	r0, [pc, #48]	@ (8003a8c <SPI_WIFI_ReceiveData+0xe8>)
 8003a5a:	f001 fceb 	bl	8005434 <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 8003a5e:	f7ff fea5 	bl	80037ac <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 8003a62:	f06f 0303 	mvn.w	r3, #3
 8003a66:	e00d      	b.n	8003a84 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 8003a68:	2102      	movs	r1, #2
 8003a6a:	4808      	ldr	r0, [pc, #32]	@ (8003a8c <SPI_WIFI_ReceiveData+0xe8>)
 8003a6c:	f001 fcca 	bl	8005404 <HAL_GPIO_ReadPin>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d0ba      	beq.n	80039ec <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 8003a76:	2201      	movs	r2, #1
 8003a78:	2101      	movs	r1, #1
 8003a7a:	4804      	ldr	r0, [pc, #16]	@ (8003a8c <SPI_WIFI_ReceiveData+0xe8>)
 8003a7c:	f001 fcda 	bl	8005434 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 8003a80:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3718      	adds	r7, #24
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	48001000 	.word	0x48001000
 8003a90:	20000cf8 	.word	0x20000cf8
 8003a94:	20000c94 	.word	0x20000c94

08003a98 <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b086      	sub	sp, #24
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	60f8      	str	r0, [r7, #12]
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	607a      	str	r2, [r7, #4]
 8003aa4:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7ff fef9 	bl	80038a0 <wait_cmddata_rdy_high>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	da02      	bge.n	8003aba <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 8003ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ab8:	e04f      	b.n	8003b5a <SPI_WIFI_SendData+0xc2>
  }
    
  /* arm to detect rising event */
  cmddata_rdy_rising_event=1;
 8003aba:	4b2a      	ldr	r3, [pc, #168]	@ (8003b64 <SPI_WIFI_SendData+0xcc>)
 8003abc:	2201      	movs	r2, #1
 8003abe:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	2101      	movs	r1, #1
 8003ac4:	4828      	ldr	r0, [pc, #160]	@ (8003b68 <SPI_WIFI_SendData+0xd0>)
 8003ac6:	f001 fcb5 	bl	8005434 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8003aca:	200f      	movs	r0, #15
 8003acc:	f000 f85e 	bl	8003b8c <SPI_WIFI_DelayUs>
  if (len > 1)
 8003ad0:	897b      	ldrh	r3, [r7, #10]
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d919      	bls.n	8003b0a <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event=1;
 8003ad6:	4b25      	ldr	r3, [pc, #148]	@ (8003b6c <SPI_WIFI_SendData+0xd4>)
 8003ad8:	2201      	movs	r2, #1
 8003ada:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len/2) != HAL_OK)
 8003adc:	897b      	ldrh	r3, [r7, #10]
 8003ade:	085b      	lsrs	r3, r3, #1
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	68f9      	ldr	r1, [r7, #12]
 8003ae6:	4822      	ldr	r0, [pc, #136]	@ (8003b70 <SPI_WIFI_SendData+0xd8>)
 8003ae8:	f005 f96a 	bl	8008dc0 <HAL_SPI_Transmit_IT>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d007      	beq.n	8003b02 <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 8003af2:	2201      	movs	r2, #1
 8003af4:	2101      	movs	r1, #1
 8003af6:	481c      	ldr	r0, [pc, #112]	@ (8003b68 <SPI_WIFI_SendData+0xd0>)
 8003af8:	f001 fc9c 	bl	8005434 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8003afc:	f04f 33ff 	mov.w	r3, #4294967295
 8003b00:	e02b      	b.n	8003b5a <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4618      	mov	r0, r3
 8003b06:	f7ff ff2d 	bl	8003964 <wait_spi_tx_event>
  }
  
  if ( len & 1)
 8003b0a:	897b      	ldrh	r3, [r7, #10]
 8003b0c:	f003 0301 	and.w	r3, r3, #1
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d020      	beq.n	8003b56 <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len-1];
 8003b14:	897b      	ldrh	r3, [r7, #10]
 8003b16:	3b01      	subs	r3, #1
 8003b18:	68fa      	ldr	r2, [r7, #12]
 8003b1a:	4413      	add	r3, r2
 8003b1c:	781b      	ldrb	r3, [r3, #0]
 8003b1e:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 8003b20:	230a      	movs	r3, #10
 8003b22:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 8003b24:	4b11      	ldr	r3, [pc, #68]	@ (8003b6c <SPI_WIFI_SendData+0xd4>)
 8003b26:	2201      	movs	r2, #1
 8003b28:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 8003b2a:	f107 0314 	add.w	r3, r7, #20
 8003b2e:	2201      	movs	r2, #1
 8003b30:	4619      	mov	r1, r3
 8003b32:	480f      	ldr	r0, [pc, #60]	@ (8003b70 <SPI_WIFI_SendData+0xd8>)
 8003b34:	f005 f944 	bl	8008dc0 <HAL_SPI_Transmit_IT>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d007      	beq.n	8003b4e <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 8003b3e:	2201      	movs	r2, #1
 8003b40:	2101      	movs	r1, #1
 8003b42:	4809      	ldr	r0, [pc, #36]	@ (8003b68 <SPI_WIFI_SendData+0xd0>)
 8003b44:	f001 fc76 	bl	8005434 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 8003b48:	f04f 33ff 	mov.w	r3, #4294967295
 8003b4c:	e005      	b.n	8003b5a <SPI_WIFI_SendData+0xc2>
    }  
    wait_spi_tx_event(timeout);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4618      	mov	r0, r3
 8003b52:	f7ff ff07 	bl	8003964 <wait_spi_tx_event>
    
  }
  return len;
 8003b56:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3718      	adds	r7, #24
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	20000d00 	.word	0x20000d00
 8003b68:	48001000 	.word	0x48001000
 8003b6c:	20000cfc 	.word	0x20000cfc
 8003b70:	20000c94 	.word	0x20000c94

08003b74 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f000 ff1d 	bl	80049bc <HAL_Delay>
}
 8003b82:	bf00      	nop
 8003b84:	3708      	adds	r7, #8
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
	...

08003b8c <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 8003b94:	2300      	movs	r3, #0
 8003b96:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0 ) 
 8003b9c:	4b20      	ldr	r3, [pc, #128]	@ (8003c20 <SPI_WIFI_DelayUs+0x94>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d122      	bne.n	8003bea <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock/1000UL);
 8003ba4:	4b1f      	ldr	r3, [pc, #124]	@ (8003c24 <SPI_WIFI_DelayUs+0x98>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a1f      	ldr	r2, [pc, #124]	@ (8003c28 <SPI_WIFI_DelayUs+0x9c>)
 8003baa:	fba2 2303 	umull	r2, r3, r2, r3
 8003bae:	099b      	lsrs	r3, r3, #6
 8003bb0:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 8003bba:	f000 fef3 	bl	80049a4 <HAL_GetTick>
 8003bbe:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 8003bc0:	e002      	b.n	8003bc8 <SPI_WIFI_DelayUs+0x3c>
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	3b01      	subs	r3, #1
 8003bc6:	60bb      	str	r3, [r7, #8]
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d1f9      	bne.n	8003bc2 <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick()-t;
 8003bce:	f000 fee9 	bl	80049a4 <HAL_GetTick>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	4a11      	ldr	r2, [pc, #68]	@ (8003c20 <SPI_WIFI_DelayUs+0x94>)
 8003bda:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 8003bdc:	4b10      	ldr	r3, [pc, #64]	@ (8003c20 <SPI_WIFI_DelayUs+0x94>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d102      	bne.n	8003bea <SPI_WIFI_DelayUs+0x5e>
 8003be4:	4b0e      	ldr	r3, [pc, #56]	@ (8003c20 <SPI_WIFI_DelayUs+0x94>)
 8003be6:	2201      	movs	r2, #1
 8003be8:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 8003bea:	4b0e      	ldr	r3, [pc, #56]	@ (8003c24 <SPI_WIFI_DelayUs+0x98>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a0f      	ldr	r2, [pc, #60]	@ (8003c2c <SPI_WIFI_DelayUs+0xa0>)
 8003bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf4:	0c9a      	lsrs	r2, r3, #18
 8003bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8003c20 <SPI_WIFI_DelayUs+0x94>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bfe:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	697a      	ldr	r2, [r7, #20]
 8003c04:	fb02 f303 	mul.w	r3, r2, r3
 8003c08:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 8003c0a:	e002      	b.n	8003c12 <SPI_WIFI_DelayUs+0x86>
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	60bb      	str	r3, [r7, #8]
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d1f9      	bne.n	8003c0c <SPI_WIFI_DelayUs+0x80>
  return;
 8003c18:	bf00      	nop
}
 8003c1a:	3718      	adds	r7, #24
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	20000d04 	.word	0x20000d04
 8003c24:	20000008 	.word	0x20000008
 8003c28:	10624dd3 	.word	0x10624dd3
 8003c2c:	431bde83 	.word	0x431bde83

08003c30 <HAL_SPI_RxCpltCallback>:
  *               the configuration information for SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b083      	sub	sp, #12
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 8003c38:	4b06      	ldr	r3, [pc, #24]	@ (8003c54 <HAL_SPI_RxCpltCallback+0x24>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d002      	beq.n	8003c46 <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 8003c40:	4b04      	ldr	r3, [pc, #16]	@ (8003c54 <HAL_SPI_RxCpltCallback+0x24>)
 8003c42:	2200      	movs	r2, #0
 8003c44:	601a      	str	r2, [r3, #0]
  }
}
 8003c46:	bf00      	nop
 8003c48:	370c      	adds	r7, #12
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr
 8003c52:	bf00      	nop
 8003c54:	20000cf8 	.word	0x20000cf8

08003c58 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 8003c60:	4b06      	ldr	r3, [pc, #24]	@ (8003c7c <HAL_SPI_TxCpltCallback+0x24>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d002      	beq.n	8003c6e <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 8003c68:	4b04      	ldr	r3, [pc, #16]	@ (8003c7c <HAL_SPI_TxCpltCallback+0x24>)
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	601a      	str	r2, [r3, #0]
  }
}
 8003c6e:	bf00      	nop
 8003c70:	370c      	adds	r7, #12
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr
 8003c7a:	bf00      	nop
 8003c7c:	20000cfc 	.word	0x20000cfc

08003c80 <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 8003c80:	b480      	push	{r7}
 8003c82:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 8003c84:	4b05      	ldr	r3, [pc, #20]	@ (8003c9c <SPI_WIFI_ISR+0x1c>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d102      	bne.n	8003c92 <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 8003c8c:	4b03      	ldr	r3, [pc, #12]	@ (8003c9c <SPI_WIFI_ISR+0x1c>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	601a      	str	r2, [r3, #0]
   }
}
 8003c92:	bf00      	nop
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr
 8003c9c:	20000d00 	.word	0x20000d00

08003ca0 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8003caa:	88fb      	ldrh	r3, [r7, #6]
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2120      	movs	r1, #32
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f000 fcbd 	bl	8004630 <SENSOR_IO_Read>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8003cba:	7bfb      	ldrb	r3, [r7, #15]
 8003cbc:	f023 0304 	bic.w	r3, r3, #4
 8003cc0:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8003cc2:	7bfb      	ldrb	r3, [r7, #15]
 8003cc4:	f043 0304 	orr.w	r3, r3, #4
 8003cc8:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8003cca:	7bfb      	ldrb	r3, [r7, #15]
 8003ccc:	f023 0303 	bic.w	r3, r3, #3
 8003cd0:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8003cd2:	7bfb      	ldrb	r3, [r7, #15]
 8003cd4:	f043 0301 	orr.w	r3, r3, #1
 8003cd8:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8003cda:	7bfb      	ldrb	r3, [r7, #15]
 8003cdc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003ce0:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8003ce2:	88fb      	ldrh	r3, [r7, #6]
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	7bfa      	ldrb	r2, [r7, #15]
 8003ce8:	2120      	movs	r1, #32
 8003cea:	4618      	mov	r0, r3
 8003cec:	f000 fc86 	bl	80045fc <SENSOR_IO_Write>
}
 8003cf0:	bf00      	nop
 8003cf2:	3710      	adds	r7, #16
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	4603      	mov	r3, r0
 8003d00:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003d02:	2300      	movs	r3, #0
 8003d04:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8003d06:	f000 fc6f 	bl	80045e8 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8003d0a:	88fb      	ldrh	r3, [r7, #6]
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	210f      	movs	r1, #15
 8003d10:	4618      	mov	r0, r3
 8003d12:	f000 fc8d 	bl	8004630 <SENSOR_IO_Read>
 8003d16:	4603      	mov	r3, r0
 8003d18:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8003d1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3710      	adds	r7, #16
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}

08003d24 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b088      	sub	sp, #32
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 8003d2e:	88fb      	ldrh	r3, [r7, #6]
 8003d30:	b2d8      	uxtb	r0, r3
 8003d32:	f107 020c 	add.w	r2, r7, #12
 8003d36:	2302      	movs	r3, #2
 8003d38:	21b0      	movs	r1, #176	@ 0xb0
 8003d3a:	f000 fc97 	bl	800466c <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 8003d3e:	7b3b      	ldrb	r3, [r7, #12]
 8003d40:	085b      	lsrs	r3, r3, #1
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 8003d46:	7b7b      	ldrb	r3, [r7, #13]
 8003d48:	085b      	lsrs	r3, r3, #1
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8003d4e:	88fb      	ldrh	r3, [r7, #6]
 8003d50:	b2d8      	uxtb	r0, r3
 8003d52:	f107 020c 	add.w	r2, r7, #12
 8003d56:	2302      	movs	r3, #2
 8003d58:	21b6      	movs	r1, #182	@ 0xb6
 8003d5a:	f000 fc87 	bl	800466c <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003d5e:	7b7b      	ldrb	r3, [r7, #13]
 8003d60:	b21b      	sxth	r3, r3
 8003d62:	021b      	lsls	r3, r3, #8
 8003d64:	b21a      	sxth	r2, r3
 8003d66:	7b3b      	ldrb	r3, [r7, #12]
 8003d68:	b21b      	sxth	r3, r3
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8003d6e:	88fb      	ldrh	r3, [r7, #6]
 8003d70:	b2d8      	uxtb	r0, r3
 8003d72:	f107 020c 	add.w	r2, r7, #12
 8003d76:	2302      	movs	r3, #2
 8003d78:	21ba      	movs	r1, #186	@ 0xba
 8003d7a:	f000 fc77 	bl	800466c <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003d7e:	7b7b      	ldrb	r3, [r7, #13]
 8003d80:	b21b      	sxth	r3, r3
 8003d82:	021b      	lsls	r3, r3, #8
 8003d84:	b21a      	sxth	r2, r3
 8003d86:	7b3b      	ldrb	r3, [r7, #12]
 8003d88:	b21b      	sxth	r3, r3
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 8003d8e:	88fb      	ldrh	r3, [r7, #6]
 8003d90:	b2d8      	uxtb	r0, r3
 8003d92:	f107 020c 	add.w	r2, r7, #12
 8003d96:	2302      	movs	r3, #2
 8003d98:	21a8      	movs	r1, #168	@ 0xa8
 8003d9a:	f000 fc67 	bl	800466c <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003d9e:	7b7b      	ldrb	r3, [r7, #13]
 8003da0:	b21b      	sxth	r3, r3
 8003da2:	021b      	lsls	r3, r3, #8
 8003da4:	b21a      	sxth	r2, r3
 8003da6:	7b3b      	ldrb	r3, [r7, #12]
 8003da8:	b21b      	sxth	r3, r3
 8003daa:	4313      	orrs	r3, r2
 8003dac:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8003dae:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003db2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	ee07 3a90 	vmov	s15, r3
 8003dbc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003dc0:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8003dc4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	ee07 3a90 	vmov	s15, r3
 8003dce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003dd2:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003dd6:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8003dda:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	ee07 3a90 	vmov	s15, r3
 8003de4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003de8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003dec:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003df0:	ee07 3a90 	vmov	s15, r3
 8003df4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003df8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003dfc:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 8003e00:	edd7 7a04 	vldr	s15, [r7, #16]
 8003e04:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003e08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e0c:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 8003e10:	edd7 7a04 	vldr	s15, [r7, #16]
 8003e14:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8003e58 <HTS221_H_ReadHumidity+0x134>
 8003e18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e20:	dd01      	ble.n	8003e26 <HTS221_H_ReadHumidity+0x102>
 8003e22:	4b0e      	ldr	r3, [pc, #56]	@ (8003e5c <HTS221_H_ReadHumidity+0x138>)
 8003e24:	e00a      	b.n	8003e3c <HTS221_H_ReadHumidity+0x118>
        : tmp_f;
 8003e26:	edd7 7a04 	vldr	s15, [r7, #16]
 8003e2a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003e2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e32:	d502      	bpl.n	8003e3a <HTS221_H_ReadHumidity+0x116>
 8003e34:	f04f 0300 	mov.w	r3, #0
 8003e38:	e000      	b.n	8003e3c <HTS221_H_ReadHumidity+0x118>
 8003e3a:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 8003e3c:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 8003e3e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003e42:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003e46:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003e4a:	eef0 7a66 	vmov.f32	s15, s13
}
 8003e4e:	eeb0 0a67 	vmov.f32	s0, s15
 8003e52:	3720      	adds	r7, #32
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	447a0000 	.word	0x447a0000
 8003e5c:	447a0000 	.word	0x447a0000

08003e60 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	4603      	mov	r3, r0
 8003e68:	6039      	str	r1, [r7, #0]
 8003e6a:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8003e6c:	88fb      	ldrh	r3, [r7, #6]
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	2120      	movs	r1, #32
 8003e72:	4618      	mov	r0, r3
 8003e74:	f000 fbdc 	bl	8004630 <SENSOR_IO_Read>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8003e7c:	7bfb      	ldrb	r3, [r7, #15]
 8003e7e:	f023 0304 	bic.w	r3, r3, #4
 8003e82:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8003e84:	7bfb      	ldrb	r3, [r7, #15]
 8003e86:	f043 0304 	orr.w	r3, r3, #4
 8003e8a:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8003e8c:	7bfb      	ldrb	r3, [r7, #15]
 8003e8e:	f023 0303 	bic.w	r3, r3, #3
 8003e92:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8003e94:	7bfb      	ldrb	r3, [r7, #15]
 8003e96:	f043 0301 	orr.w	r3, r3, #1
 8003e9a:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8003e9c:	7bfb      	ldrb	r3, [r7, #15]
 8003e9e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003ea2:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8003ea4:	88fb      	ldrh	r3, [r7, #6]
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	7bfa      	ldrb	r2, [r7, #15]
 8003eaa:	2120      	movs	r1, #32
 8003eac:	4618      	mov	r0, r3
 8003eae:	f000 fba5 	bl	80045fc <SENSOR_IO_Write>
}
 8003eb2:	bf00      	nop
 8003eb4:	3710      	adds	r7, #16
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	b088      	sub	sp, #32
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8003ec4:	88fb      	ldrh	r3, [r7, #6]
 8003ec6:	b2d8      	uxtb	r0, r3
 8003ec8:	f107 0208 	add.w	r2, r7, #8
 8003ecc:	2302      	movs	r3, #2
 8003ece:	21b2      	movs	r1, #178	@ 0xb2
 8003ed0:	f000 fbcc 	bl	800466c <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8003ed4:	88fb      	ldrh	r3, [r7, #6]
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	2135      	movs	r1, #53	@ 0x35
 8003eda:	4618      	mov	r0, r3
 8003edc:	f000 fba8 	bl	8004630 <SENSOR_IO_Read>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8003ee4:	7ffb      	ldrb	r3, [r7, #31]
 8003ee6:	b21b      	sxth	r3, r3
 8003ee8:	021b      	lsls	r3, r3, #8
 8003eea:	b21b      	sxth	r3, r3
 8003eec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ef0:	b21a      	sxth	r2, r3
 8003ef2:	7a3b      	ldrb	r3, [r7, #8]
 8003ef4:	b21b      	sxth	r3, r3
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8003efa:	7ffb      	ldrb	r3, [r7, #31]
 8003efc:	b21b      	sxth	r3, r3
 8003efe:	019b      	lsls	r3, r3, #6
 8003f00:	b21b      	sxth	r3, r3
 8003f02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f06:	b21a      	sxth	r2, r3
 8003f08:	7a7b      	ldrb	r3, [r7, #9]
 8003f0a:	b21b      	sxth	r3, r3
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8003f10:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8003f14:	10db      	asrs	r3, r3, #3
 8003f16:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8003f18:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003f1c:	10db      	asrs	r3, r3, #3
 8003f1e:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8003f20:	88fb      	ldrh	r3, [r7, #6]
 8003f22:	b2d8      	uxtb	r0, r3
 8003f24:	f107 0208 	add.w	r2, r7, #8
 8003f28:	2304      	movs	r3, #4
 8003f2a:	21bc      	movs	r1, #188	@ 0xbc
 8003f2c:	f000 fb9e 	bl	800466c <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003f30:	7a7b      	ldrb	r3, [r7, #9]
 8003f32:	b21b      	sxth	r3, r3
 8003f34:	021b      	lsls	r3, r3, #8
 8003f36:	b21a      	sxth	r2, r3
 8003f38:	7a3b      	ldrb	r3, [r7, #8]
 8003f3a:	b21b      	sxth	r3, r3
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8003f40:	7afb      	ldrb	r3, [r7, #11]
 8003f42:	b21b      	sxth	r3, r3
 8003f44:	021b      	lsls	r3, r3, #8
 8003f46:	b21a      	sxth	r2, r3
 8003f48:	7abb      	ldrb	r3, [r7, #10]
 8003f4a:	b21b      	sxth	r3, r3
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8003f50:	88fb      	ldrh	r3, [r7, #6]
 8003f52:	b2d8      	uxtb	r0, r3
 8003f54:	f107 0208 	add.w	r2, r7, #8
 8003f58:	2302      	movs	r3, #2
 8003f5a:	21aa      	movs	r1, #170	@ 0xaa
 8003f5c:	f000 fb86 	bl	800466c <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003f60:	7a7b      	ldrb	r3, [r7, #9]
 8003f62:	b21b      	sxth	r3, r3
 8003f64:	021b      	lsls	r3, r3, #8
 8003f66:	b21a      	sxth	r2, r3
 8003f68:	7a3b      	ldrb	r3, [r7, #8]
 8003f6a:	b21b      	sxth	r3, r3
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8003f70:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8003f74:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	ee07 3a90 	vmov	s15, r3
 8003f7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f82:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003f86:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8003f8a:	1ad3      	subs	r3, r2, r3
 8003f8c:	ee07 3a90 	vmov	s15, r3
 8003f90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f94:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003f98:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8003f9c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	ee07 3a90 	vmov	s15, r3
 8003fa6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003faa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fae:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8003fb2:	ee07 3a90 	vmov	s15, r3
 8003fb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fbe:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	ee07 3a90 	vmov	s15, r3
}
 8003fc8:	eeb0 0a67 	vmov.f32	s0, s15
 8003fcc:	3720      	adds	r7, #32
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}

08003fd2 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8003fd2:	b580      	push	{r7, lr}
 8003fd4:	b084      	sub	sp, #16
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	4603      	mov	r3, r0
 8003fda:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8003fe0:	2110      	movs	r1, #16
 8003fe2:	20d4      	movs	r0, #212	@ 0xd4
 8003fe4:	f000 fb24 	bl	8004630 <SENSOR_IO_Read>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8003fec:	88fb      	ldrh	r3, [r7, #6]
 8003fee:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8003ff0:	7bbb      	ldrb	r3, [r7, #14]
 8003ff2:	f003 0303 	and.w	r3, r3, #3
 8003ff6:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8003ff8:	7bba      	ldrb	r2, [r7, #14]
 8003ffa:	7bfb      	ldrb	r3, [r7, #15]
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8004000:	7bbb      	ldrb	r3, [r7, #14]
 8004002:	461a      	mov	r2, r3
 8004004:	2110      	movs	r1, #16
 8004006:	20d4      	movs	r0, #212	@ 0xd4
 8004008:	f000 faf8 	bl	80045fc <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 800400c:	2112      	movs	r1, #18
 800400e:	20d4      	movs	r0, #212	@ 0xd4
 8004010:	f000 fb0e 	bl	8004630 <SENSOR_IO_Read>
 8004014:	4603      	mov	r3, r0
 8004016:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8004018:	88fb      	ldrh	r3, [r7, #6]
 800401a:	0a1b      	lsrs	r3, r3, #8
 800401c:	b29b      	uxth	r3, r3
 800401e:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8004020:	7bbb      	ldrb	r3, [r7, #14]
 8004022:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8004026:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8004028:	7bba      	ldrb	r2, [r7, #14]
 800402a:	7bfb      	ldrb	r3, [r7, #15]
 800402c:	4313      	orrs	r3, r2
 800402e:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8004030:	7bbb      	ldrb	r3, [r7, #14]
 8004032:	461a      	mov	r2, r3
 8004034:	2112      	movs	r1, #18
 8004036:	20d4      	movs	r0, #212	@ 0xd4
 8004038:	f000 fae0 	bl	80045fc <SENSOR_IO_Write>
}
 800403c:	bf00      	nop
 800403e:	3710      	adds	r7, #16
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}

08004044 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 800404a:	2300      	movs	r3, #0
 800404c:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800404e:	2110      	movs	r1, #16
 8004050:	20d4      	movs	r0, #212	@ 0xd4
 8004052:	f000 faed 	bl	8004630 <SENSOR_IO_Read>
 8004056:	4603      	mov	r3, r0
 8004058:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 800405a:	79fb      	ldrb	r3, [r7, #7]
 800405c:	f003 030f 	and.w	r3, r3, #15
 8004060:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8004062:	79fb      	ldrb	r3, [r7, #7]
 8004064:	461a      	mov	r2, r3
 8004066:	2110      	movs	r1, #16
 8004068:	20d4      	movs	r0, #212	@ 0xd4
 800406a:	f000 fac7 	bl	80045fc <SENSOR_IO_Write>
}
 800406e:	bf00      	nop
 8004070:	3708      	adds	r7, #8
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}

08004076 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8004076:	b580      	push	{r7, lr}
 8004078:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 800407a:	f000 fab5 	bl	80045e8 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 800407e:	210f      	movs	r1, #15
 8004080:	20d4      	movs	r0, #212	@ 0xd4
 8004082:	f000 fad5 	bl	8004630 <SENSOR_IO_Read>
 8004086:	4603      	mov	r3, r0
}
 8004088:	4618      	mov	r0, r3
 800408a:	bd80      	pop	{r7, pc}

0800408c <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0
 8004092:	4603      	mov	r3, r0
 8004094:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8004096:	2300      	movs	r3, #0
 8004098:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 800409a:	2115      	movs	r1, #21
 800409c:	20d4      	movs	r0, #212	@ 0xd4
 800409e:	f000 fac7 	bl	8004630 <SENSOR_IO_Read>
 80040a2:	4603      	mov	r3, r0
 80040a4:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 80040a6:	7bfb      	ldrb	r3, [r7, #15]
 80040a8:	f023 0310 	bic.w	r3, r3, #16
 80040ac:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 80040ae:	88fb      	ldrh	r3, [r7, #6]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d003      	beq.n	80040bc <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 80040b4:	7bfb      	ldrb	r3, [r7, #15]
 80040b6:	f043 0310 	orr.w	r3, r3, #16
 80040ba:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 80040bc:	7bfb      	ldrb	r3, [r7, #15]
 80040be:	461a      	mov	r2, r3
 80040c0:	2115      	movs	r1, #21
 80040c2:	20d4      	movs	r0, #212	@ 0xd4
 80040c4:	f000 fa9a 	bl	80045fc <SENSOR_IO_Write>
}
 80040c8:	bf00      	nop
 80040ca:	3710      	adds	r7, #16
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}

080040d0 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b088      	sub	sp, #32
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 80040d8:	2300      	movs	r3, #0
 80040da:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 80040dc:	2300      	movs	r3, #0
 80040de:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 80040e0:	f04f 0300 	mov.w	r3, #0
 80040e4:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80040e6:	2110      	movs	r1, #16
 80040e8:	20d4      	movs	r0, #212	@ 0xd4
 80040ea:	f000 faa1 	bl	8004630 <SENSOR_IO_Read>
 80040ee:	4603      	mov	r3, r0
 80040f0:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 80040f2:	f107 0208 	add.w	r2, r7, #8
 80040f6:	2306      	movs	r3, #6
 80040f8:	2128      	movs	r1, #40	@ 0x28
 80040fa:	20d4      	movs	r0, #212	@ 0xd4
 80040fc:	f000 fab6 	bl	800466c <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8004100:	2300      	movs	r3, #0
 8004102:	77fb      	strb	r3, [r7, #31]
 8004104:	e01a      	b.n	800413c <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8004106:	7ffb      	ldrb	r3, [r7, #31]
 8004108:	005b      	lsls	r3, r3, #1
 800410a:	3301      	adds	r3, #1
 800410c:	3320      	adds	r3, #32
 800410e:	443b      	add	r3, r7
 8004110:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8004114:	021b      	lsls	r3, r3, #8
 8004116:	b29b      	uxth	r3, r3
 8004118:	7ffa      	ldrb	r2, [r7, #31]
 800411a:	0052      	lsls	r2, r2, #1
 800411c:	3220      	adds	r2, #32
 800411e:	443a      	add	r2, r7
 8004120:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8004124:	4413      	add	r3, r2
 8004126:	b29a      	uxth	r2, r3
 8004128:	7ffb      	ldrb	r3, [r7, #31]
 800412a:	b212      	sxth	r2, r2
 800412c:	005b      	lsls	r3, r3, #1
 800412e:	3320      	adds	r3, #32
 8004130:	443b      	add	r3, r7
 8004132:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8004136:	7ffb      	ldrb	r3, [r7, #31]
 8004138:	3301      	adds	r3, #1
 800413a:	77fb      	strb	r3, [r7, #31]
 800413c:	7ffb      	ldrb	r3, [r7, #31]
 800413e:	2b02      	cmp	r3, #2
 8004140:	d9e1      	bls.n	8004106 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8004142:	7dfb      	ldrb	r3, [r7, #23]
 8004144:	f003 030c 	and.w	r3, r3, #12
 8004148:	2b0c      	cmp	r3, #12
 800414a:	d829      	bhi.n	80041a0 <LSM6DSL_AccReadXYZ+0xd0>
 800414c:	a201      	add	r2, pc, #4	@ (adr r2, 8004154 <LSM6DSL_AccReadXYZ+0x84>)
 800414e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004152:	bf00      	nop
 8004154:	08004189 	.word	0x08004189
 8004158:	080041a1 	.word	0x080041a1
 800415c:	080041a1 	.word	0x080041a1
 8004160:	080041a1 	.word	0x080041a1
 8004164:	0800419b 	.word	0x0800419b
 8004168:	080041a1 	.word	0x080041a1
 800416c:	080041a1 	.word	0x080041a1
 8004170:	080041a1 	.word	0x080041a1
 8004174:	0800418f 	.word	0x0800418f
 8004178:	080041a1 	.word	0x080041a1
 800417c:	080041a1 	.word	0x080041a1
 8004180:	080041a1 	.word	0x080041a1
 8004184:	08004195 	.word	0x08004195
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8004188:	4b18      	ldr	r3, [pc, #96]	@ (80041ec <LSM6DSL_AccReadXYZ+0x11c>)
 800418a:	61bb      	str	r3, [r7, #24]
    break;
 800418c:	e008      	b.n	80041a0 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 800418e:	4b18      	ldr	r3, [pc, #96]	@ (80041f0 <LSM6DSL_AccReadXYZ+0x120>)
 8004190:	61bb      	str	r3, [r7, #24]
    break;
 8004192:	e005      	b.n	80041a0 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8004194:	4b17      	ldr	r3, [pc, #92]	@ (80041f4 <LSM6DSL_AccReadXYZ+0x124>)
 8004196:	61bb      	str	r3, [r7, #24]
    break;
 8004198:	e002      	b.n	80041a0 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 800419a:	4b17      	ldr	r3, [pc, #92]	@ (80041f8 <LSM6DSL_AccReadXYZ+0x128>)
 800419c:	61bb      	str	r3, [r7, #24]
    break;    
 800419e:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 80041a0:	2300      	movs	r3, #0
 80041a2:	77fb      	strb	r3, [r7, #31]
 80041a4:	e01a      	b.n	80041dc <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 80041a6:	7ffb      	ldrb	r3, [r7, #31]
 80041a8:	005b      	lsls	r3, r3, #1
 80041aa:	3320      	adds	r3, #32
 80041ac:	443b      	add	r3, r7
 80041ae:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80041b2:	ee07 3a90 	vmov	s15, r3
 80041b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80041ba:	edd7 7a06 	vldr	s15, [r7, #24]
 80041be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041c2:	7ffb      	ldrb	r3, [r7, #31]
 80041c4:	005b      	lsls	r3, r3, #1
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	4413      	add	r3, r2
 80041ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80041ce:	ee17 2a90 	vmov	r2, s15
 80041d2:	b212      	sxth	r2, r2
 80041d4:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 80041d6:	7ffb      	ldrb	r3, [r7, #31]
 80041d8:	3301      	adds	r3, #1
 80041da:	77fb      	strb	r3, [r7, #31]
 80041dc:	7ffb      	ldrb	r3, [r7, #31]
 80041de:	2b02      	cmp	r3, #2
 80041e0:	d9e1      	bls.n	80041a6 <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 80041e2:	bf00      	nop
 80041e4:	bf00      	nop
 80041e6:	3720      	adds	r7, #32
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	3d79db23 	.word	0x3d79db23
 80041f0:	3df9db23 	.word	0x3df9db23
 80041f4:	3e79db23 	.word	0x3e79db23
 80041f8:	3ef9db23 	.word	0x3ef9db23

080041fc <LSM6DSL_FifoReset>:
    pfData[i]=( float )(pnRawData[i] * sensitivity);
  }
}

void LSM6DSL_FifoReset(void)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
  /* Poner FIFO en bypass y volver a FIFO para “vaciarla” */
  uint8_t ctrl5 = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL5);
 8004202:	210a      	movs	r1, #10
 8004204:	20d4      	movs	r0, #212	@ 0xd4
 8004206:	f000 fa13 	bl	8004630 <SENSOR_IO_Read>
 800420a:	4603      	mov	r3, r0
 800420c:	71fb      	strb	r3, [r7, #7]

  /* FIFO_MODE[2:0] = 000 bypass (mantén ODR bits) */
  ctrl5 &= ~0x07;
 800420e:	79fb      	ldrb	r3, [r7, #7]
 8004210:	f023 0307 	bic.w	r3, r3, #7
 8004214:	71fb      	strb	r3, [r7, #7]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL5, ctrl5);
 8004216:	79fb      	ldrb	r3, [r7, #7]
 8004218:	461a      	mov	r2, r3
 800421a:	210a      	movs	r1, #10
 800421c:	20d4      	movs	r0, #212	@ 0xd4
 800421e:	f000 f9ed 	bl	80045fc <SENSOR_IO_Write>

  /* vuelve a FIFO mode (001) */
  ctrl5 = (ctrl5 & ~0x07) | 0x01;
 8004222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004226:	f023 0307 	bic.w	r3, r3, #7
 800422a:	b25b      	sxtb	r3, r3
 800422c:	f043 0301 	orr.w	r3, r3, #1
 8004230:	b25b      	sxtb	r3, r3
 8004232:	71fb      	strb	r3, [r7, #7]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL5, ctrl5);
 8004234:	79fb      	ldrb	r3, [r7, #7]
 8004236:	461a      	mov	r2, r3
 8004238:	210a      	movs	r1, #10
 800423a:	20d4      	movs	r0, #212	@ 0xd4
 800423c:	f000 f9de 	bl	80045fc <SENSOR_IO_Write>
}
 8004240:	bf00      	nop
 8004242:	3708      	adds	r7, #8
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}

08004248 <LSM6DSL_FifoGetLevelWords>:

uint16_t LSM6DSL_FifoGetLevelWords(void)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b082      	sub	sp, #8
 800424c:	af00      	add	r7, sp, #0
  uint8_t s1 = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_STATUS1);
 800424e:	213a      	movs	r1, #58	@ 0x3a
 8004250:	20d4      	movs	r0, #212	@ 0xd4
 8004252:	f000 f9ed 	bl	8004630 <SENSOR_IO_Read>
 8004256:	4603      	mov	r3, r0
 8004258:	71fb      	strb	r3, [r7, #7]
  uint8_t s2 = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_STATUS2);
 800425a:	213b      	movs	r1, #59	@ 0x3b
 800425c:	20d4      	movs	r0, #212	@ 0xd4
 800425e:	f000 f9e7 	bl	8004630 <SENSOR_IO_Read>
 8004262:	4603      	mov	r3, r0
 8004264:	71bb      	strb	r3, [r7, #6]
  return (uint16_t)(((uint16_t)(s2 & 0x0F) << 8) | s1);
 8004266:	79bb      	ldrb	r3, [r7, #6]
 8004268:	b21b      	sxth	r3, r3
 800426a:	021b      	lsls	r3, r3, #8
 800426c:	b21b      	sxth	r3, r3
 800426e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004272:	b21a      	sxth	r2, r3
 8004274:	79fb      	ldrb	r3, [r7, #7]
 8004276:	b21b      	sxth	r3, r3
 8004278:	4313      	orrs	r3, r2
 800427a:	b21b      	sxth	r3, r3
 800427c:	b29b      	uxth	r3, r3
}
 800427e:	4618      	mov	r0, r3
 8004280:	3708      	adds	r7, #8
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}

08004286 <LSM6DSL_FifoReadXYZRaw>:

void LSM6DSL_FifoReadXYZRaw(int16_t *x, int16_t *y, int16_t *z)
{
 8004286:	b580      	push	{r7, lr}
 8004288:	b086      	sub	sp, #24
 800428a:	af00      	add	r7, sp, #0
 800428c:	60f8      	str	r0, [r7, #12]
 800428e:	60b9      	str	r1, [r7, #8]
 8004290:	607a      	str	r2, [r7, #4]
  uint8_t buf[6];

  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW,
 8004292:	f107 0210 	add.w	r2, r7, #16
 8004296:	2306      	movs	r3, #6
 8004298:	213e      	movs	r1, #62	@ 0x3e
 800429a:	20d4      	movs	r0, #212	@ 0xd4
 800429c:	f000 f9e6 	bl	800466c <SENSOR_IO_ReadMultiple>
                         LSM6DSL_ACC_GYRO_FIFO_DATA_OUT_L,
                         buf, 6);

  *x = (int16_t)((uint16_t)buf[1] << 8 | buf[0]);
 80042a0:	7c7b      	ldrb	r3, [r7, #17]
 80042a2:	b21b      	sxth	r3, r3
 80042a4:	021b      	lsls	r3, r3, #8
 80042a6:	b21a      	sxth	r2, r3
 80042a8:	7c3b      	ldrb	r3, [r7, #16]
 80042aa:	b21b      	sxth	r3, r3
 80042ac:	4313      	orrs	r3, r2
 80042ae:	b21a      	sxth	r2, r3
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	801a      	strh	r2, [r3, #0]
  *y = (int16_t)((uint16_t)buf[3] << 8 | buf[2]);
 80042b4:	7cfb      	ldrb	r3, [r7, #19]
 80042b6:	b21b      	sxth	r3, r3
 80042b8:	021b      	lsls	r3, r3, #8
 80042ba:	b21a      	sxth	r2, r3
 80042bc:	7cbb      	ldrb	r3, [r7, #18]
 80042be:	b21b      	sxth	r3, r3
 80042c0:	4313      	orrs	r3, r2
 80042c2:	b21a      	sxth	r2, r3
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	801a      	strh	r2, [r3, #0]
  *z = (int16_t)((uint16_t)buf[5] << 8 | buf[4]);
 80042c8:	7d7b      	ldrb	r3, [r7, #21]
 80042ca:	b21b      	sxth	r3, r3
 80042cc:	021b      	lsls	r3, r3, #8
 80042ce:	b21a      	sxth	r2, r3
 80042d0:	7d3b      	ldrb	r3, [r7, #20]
 80042d2:	b21b      	sxth	r3, r3
 80042d4:	4313      	orrs	r3, r2
 80042d6:	b21a      	sxth	r2, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	801a      	strh	r2, [r3, #0]
}
 80042dc:	bf00      	nop
 80042de:	3718      	adds	r7, #24
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}

080042e4 <LSM6DSL_FifoConfig>:

void LSM6DSL_FifoConfig(uint16_t samples_xyz)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b084      	sub	sp, #16
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	4603      	mov	r3, r0
 80042ec:	80fb      	strh	r3, [r7, #6]
  uint16_t watermark_words = samples_xyz * 3; /* XYZ = 3 words */
 80042ee:	88fb      	ldrh	r3, [r7, #6]
 80042f0:	461a      	mov	r2, r3
 80042f2:	0052      	lsls	r2, r2, #1
 80042f4:	4413      	add	r3, r2
 80042f6:	81fb      	strh	r3, [r7, #14]
  uint8_t wtm_l = (uint8_t)(watermark_words & 0xFF);
 80042f8:	89fb      	ldrh	r3, [r7, #14]
 80042fa:	737b      	strb	r3, [r7, #13]
  uint8_t wtm_h = (uint8_t)((watermark_words >> 8) & 0x0F);
 80042fc:	89fb      	ldrh	r3, [r7, #14]
 80042fe:	0a1b      	lsrs	r3, r3, #8
 8004300:	b29b      	uxth	r3, r3
 8004302:	b2db      	uxtb	r3, r3
 8004304:	f003 030f 	and.w	r3, r3, #15
 8004308:	733b      	strb	r3, [r7, #12]

  /* Asegura auto-increment (IF_INC) y BDU como ya haces en AccInit */
  uint8_t tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 800430a:	2112      	movs	r1, #18
 800430c:	20d4      	movs	r0, #212	@ 0xd4
 800430e:	f000 f98f 	bl	8004630 <SENSOR_IO_Read>
 8004312:	4603      	mov	r3, r0
 8004314:	72fb      	strb	r3, [r7, #11]
  tmp |= LSM6DSL_ACC_GYRO_IF_INC_ENABLED; /* 0x04 */
 8004316:	7afb      	ldrb	r3, [r7, #11]
 8004318:	f043 0304 	orr.w	r3, r3, #4
 800431c:	72fb      	strb	r3, [r7, #11]
  tmp |= LSM6DSL_BDU_BLOCK_UPDATE;        /* 0x40 */
 800431e:	7afb      	ldrb	r3, [r7, #11]
 8004320:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004324:	72fb      	strb	r3, [r7, #11]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8004326:	7afb      	ldrb	r3, [r7, #11]
 8004328:	461a      	mov	r2, r3
 800432a:	2112      	movs	r1, #18
 800432c:	20d4      	movs	r0, #212	@ 0xd4
 800432e:	f000 f965 	bl	80045fc <SENSOR_IO_Write>

  /* Configura acelerómetro en modo normal (ej 52Hz, 2G) */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8004332:	2110      	movs	r1, #16
 8004334:	20d4      	movs	r0, #212	@ 0xd4
 8004336:	f000 f97b 	bl	8004630 <SENSOR_IO_Read>
 800433a:	4603      	mov	r3, r0
 800433c:	72fb      	strb	r3, [r7, #11]
  tmp &= ~0xFC; /* limpia ODR+FS */
 800433e:	7afb      	ldrb	r3, [r7, #11]
 8004340:	f003 0303 	and.w	r3, r3, #3
 8004344:	72fb      	strb	r3, [r7, #11]
  tmp |= (LSM6DSL_ODR_52Hz | LSM6DSL_ACC_FULLSCALE_2G);
 8004346:	7afb      	ldrb	r3, [r7, #11]
 8004348:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800434c:	72fb      	strb	r3, [r7, #11]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 800434e:	7afb      	ldrb	r3, [r7, #11]
 8004350:	461a      	mov	r2, r3
 8004352:	2110      	movs	r1, #16
 8004354:	20d4      	movs	r0, #212	@ 0xd4
 8004356:	f000 f951 	bl	80045fc <SENSOR_IO_Write>

  /* FIFO_CTRL3: mete acelerómetro en FIFO (sin decimación) */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL3, 0x01);
 800435a:	2201      	movs	r2, #1
 800435c:	2108      	movs	r1, #8
 800435e:	20d4      	movs	r0, #212	@ 0xd4
 8004360:	f000 f94c 	bl	80045fc <SENSOR_IO_Write>

  /* Watermark */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL1, wtm_l);
 8004364:	7b7b      	ldrb	r3, [r7, #13]
 8004366:	461a      	mov	r2, r3
 8004368:	2106      	movs	r1, #6
 800436a:	20d4      	movs	r0, #212	@ 0xd4
 800436c:	f000 f946 	bl	80045fc <SENSOR_IO_Write>
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL2, wtm_h);
 8004370:	7b3b      	ldrb	r3, [r7, #12]
 8004372:	461a      	mov	r2, r3
 8004374:	2107      	movs	r1, #7
 8004376:	20d4      	movs	r0, #212	@ 0xd4
 8004378:	f000 f940 	bl	80045fc <SENSOR_IO_Write>

  /* FIFO_CTRL5: ODR FIFO = 52Hz (0x30) + FIFO mode (001) */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW,
 800437c:	2231      	movs	r2, #49	@ 0x31
 800437e:	210a      	movs	r1, #10
 8004380:	20d4      	movs	r0, #212	@ 0xd4
 8004382:	f000 f93b 	bl	80045fc <SENSOR_IO_Write>
                  LSM6DSL_ACC_GYRO_FIFO_CTRL5,
                  (uint8_t)(0x30 | 0x01));

  /* INT1_CTRL: habilita FIFO watermark en INT1 (bit3 en LSM6DSL) */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_INT1_CTRL);
 8004386:	210d      	movs	r1, #13
 8004388:	20d4      	movs	r0, #212	@ 0xd4
 800438a:	f000 f951 	bl	8004630 <SENSOR_IO_Read>
 800438e:	4603      	mov	r3, r0
 8004390:	72fb      	strb	r3, [r7, #11]
  tmp |= (1U << 3);
 8004392:	7afb      	ldrb	r3, [r7, #11]
 8004394:	f043 0308 	orr.w	r3, r3, #8
 8004398:	72fb      	strb	r3, [r7, #11]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_INT1_CTRL, tmp);
 800439a:	7afb      	ldrb	r3, [r7, #11]
 800439c:	461a      	mov	r2, r3
 800439e:	210d      	movs	r1, #13
 80043a0:	20d4      	movs	r0, #212	@ 0xd4
 80043a2:	f000 f92b 	bl	80045fc <SENSOR_IO_Write>
}
 80043a6:	bf00      	nop
 80043a8:	3710      	adds	r7, #16
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
	...

080043b0 <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	4603      	mov	r3, r0
 80043b8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 80043ba:	79fb      	ldrb	r3, [r7, #7]
 80043bc:	4a06      	ldr	r2, [pc, #24]	@ (80043d8 <BSP_LED_On+0x28>)
 80043be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043c2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80043c6:	b291      	uxth	r1, r2
 80043c8:	2201      	movs	r2, #1
 80043ca:	4618      	mov	r0, r3
 80043cc:	f001 f832 	bl	8005434 <HAL_GPIO_WritePin>
}
 80043d0:	bf00      	nop
 80043d2:	3708      	adds	r7, #8
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	2000005c 	.word	0x2000005c

080043dc <BSP_LED_Off>:
  * @param  Led  LED to be set off
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b082      	sub	sp, #8
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	4603      	mov	r3, r0
 80043e4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 80043e6:	79fb      	ldrb	r3, [r7, #7]
 80043e8:	4a06      	ldr	r2, [pc, #24]	@ (8004404 <BSP_LED_Off+0x28>)
 80043ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043ee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80043f2:	b291      	uxth	r1, r2
 80043f4:	2200      	movs	r2, #0
 80043f6:	4618      	mov	r0, r3
 80043f8:	f001 f81c 	bl	8005434 <HAL_GPIO_WritePin>
}
 80043fc:	bf00      	nop
 80043fe:	3708      	adds	r7, #8
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}
 8004404:	2000005c 	.word	0x2000005c

08004408 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b08a      	sub	sp, #40	@ 0x28
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8004410:	4b27      	ldr	r3, [pc, #156]	@ (80044b0 <I2Cx_MspInit+0xa8>)
 8004412:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004414:	4a26      	ldr	r2, [pc, #152]	@ (80044b0 <I2Cx_MspInit+0xa8>)
 8004416:	f043 0302 	orr.w	r3, r3, #2
 800441a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800441c:	4b24      	ldr	r3, [pc, #144]	@ (80044b0 <I2Cx_MspInit+0xa8>)
 800441e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004420:	f003 0302 	and.w	r3, r3, #2
 8004424:	613b      	str	r3, [r7, #16]
 8004426:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8004428:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800442c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800442e:	2312      	movs	r3, #18
 8004430:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8004432:	2301      	movs	r3, #1
 8004434:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004436:	2303      	movs	r3, #3
 8004438:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 800443a:	2304      	movs	r3, #4
 800443c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800443e:	f107 0314 	add.w	r3, r7, #20
 8004442:	4619      	mov	r1, r3
 8004444:	481b      	ldr	r0, [pc, #108]	@ (80044b4 <I2Cx_MspInit+0xac>)
 8004446:	f000 fd3f 	bl	8004ec8 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800444a:	f107 0314 	add.w	r3, r7, #20
 800444e:	4619      	mov	r1, r3
 8004450:	4818      	ldr	r0, [pc, #96]	@ (80044b4 <I2Cx_MspInit+0xac>)
 8004452:	f000 fd39 	bl	8004ec8 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8004456:	4b16      	ldr	r3, [pc, #88]	@ (80044b0 <I2Cx_MspInit+0xa8>)
 8004458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800445a:	4a15      	ldr	r2, [pc, #84]	@ (80044b0 <I2Cx_MspInit+0xa8>)
 800445c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004460:	6593      	str	r3, [r2, #88]	@ 0x58
 8004462:	4b13      	ldr	r3, [pc, #76]	@ (80044b0 <I2Cx_MspInit+0xa8>)
 8004464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004466:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800446a:	60fb      	str	r3, [r7, #12]
 800446c:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800446e:	4b10      	ldr	r3, [pc, #64]	@ (80044b0 <I2Cx_MspInit+0xa8>)
 8004470:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004472:	4a0f      	ldr	r2, [pc, #60]	@ (80044b0 <I2Cx_MspInit+0xa8>)
 8004474:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004478:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 800447a:	4b0d      	ldr	r3, [pc, #52]	@ (80044b0 <I2Cx_MspInit+0xa8>)
 800447c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800447e:	4a0c      	ldr	r2, [pc, #48]	@ (80044b0 <I2Cx_MspInit+0xa8>)
 8004480:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004484:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8004486:	2200      	movs	r2, #0
 8004488:	210f      	movs	r1, #15
 800448a:	2021      	movs	r0, #33	@ 0x21
 800448c:	f000 fb96 	bl	8004bbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8004490:	2021      	movs	r0, #33	@ 0x21
 8004492:	f000 fbaf 	bl	8004bf4 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8004496:	2200      	movs	r2, #0
 8004498:	210f      	movs	r1, #15
 800449a:	2022      	movs	r0, #34	@ 0x22
 800449c:	f000 fb8e 	bl	8004bbc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 80044a0:	2022      	movs	r0, #34	@ 0x22
 80044a2:	f000 fba7 	bl	8004bf4 <HAL_NVIC_EnableIRQ>
}
 80044a6:	bf00      	nop
 80044a8:	3728      	adds	r7, #40	@ 0x28
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	40021000 	.word	0x40021000
 80044b4:	48000400 	.word	0x48000400

080044b8 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b082      	sub	sp, #8
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4a12      	ldr	r2, [pc, #72]	@ (800450c <I2Cx_Init+0x54>)
 80044c4:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a11      	ldr	r2, [pc, #68]	@ (8004510 <I2Cx_Init+0x58>)
 80044ca:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2201      	movs	r2, #1
 80044d6:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2200      	movs	r2, #0
 80044dc:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2200      	movs	r2, #0
 80044e8:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	f7ff ff89 	bl	8004408 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f000 ffcc 	bl	8005494 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 80044fc:	2100      	movs	r1, #0
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f001 fd82 	bl	8006008 <HAL_I2CEx_ConfigAnalogFilter>
}
 8004504:	bf00      	nop
 8004506:	3708      	adds	r7, #8
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}
 800450c:	40005800 	.word	0x40005800
 8004510:	00702681 	.word	0x00702681

08004514 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b08a      	sub	sp, #40	@ 0x28
 8004518:	af04      	add	r7, sp, #16
 800451a:	60f8      	str	r0, [r7, #12]
 800451c:	4608      	mov	r0, r1
 800451e:	4611      	mov	r1, r2
 8004520:	461a      	mov	r2, r3
 8004522:	4603      	mov	r3, r0
 8004524:	72fb      	strb	r3, [r7, #11]
 8004526:	460b      	mov	r3, r1
 8004528:	813b      	strh	r3, [r7, #8]
 800452a:	4613      	mov	r3, r2
 800452c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800452e:	2300      	movs	r3, #0
 8004530:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004532:	7afb      	ldrb	r3, [r7, #11]
 8004534:	b299      	uxth	r1, r3
 8004536:	88f8      	ldrh	r0, [r7, #6]
 8004538:	893a      	ldrh	r2, [r7, #8]
 800453a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800453e:	9302      	str	r3, [sp, #8]
 8004540:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004542:	9301      	str	r3, [sp, #4]
 8004544:	6a3b      	ldr	r3, [r7, #32]
 8004546:	9300      	str	r3, [sp, #0]
 8004548:	4603      	mov	r3, r0
 800454a:	68f8      	ldr	r0, [r7, #12]
 800454c:	f001 f980 	bl	8005850 <HAL_I2C_Mem_Read>
 8004550:	4603      	mov	r3, r0
 8004552:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8004554:	7dfb      	ldrb	r3, [r7, #23]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d004      	beq.n	8004564 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 800455a:	7afb      	ldrb	r3, [r7, #11]
 800455c:	4619      	mov	r1, r3
 800455e:	68f8      	ldr	r0, [r7, #12]
 8004560:	f000 f832 	bl	80045c8 <I2Cx_Error>
  }
  return status;
 8004564:	7dfb      	ldrb	r3, [r7, #23]
}
 8004566:	4618      	mov	r0, r3
 8004568:	3718      	adds	r7, #24
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}

0800456e <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800456e:	b580      	push	{r7, lr}
 8004570:	b08a      	sub	sp, #40	@ 0x28
 8004572:	af04      	add	r7, sp, #16
 8004574:	60f8      	str	r0, [r7, #12]
 8004576:	4608      	mov	r0, r1
 8004578:	4611      	mov	r1, r2
 800457a:	461a      	mov	r2, r3
 800457c:	4603      	mov	r3, r0
 800457e:	72fb      	strb	r3, [r7, #11]
 8004580:	460b      	mov	r3, r1
 8004582:	813b      	strh	r3, [r7, #8]
 8004584:	4613      	mov	r3, r2
 8004586:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004588:	2300      	movs	r3, #0
 800458a:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800458c:	7afb      	ldrb	r3, [r7, #11]
 800458e:	b299      	uxth	r1, r3
 8004590:	88f8      	ldrh	r0, [r7, #6]
 8004592:	893a      	ldrh	r2, [r7, #8]
 8004594:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004598:	9302      	str	r3, [sp, #8]
 800459a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800459c:	9301      	str	r3, [sp, #4]
 800459e:	6a3b      	ldr	r3, [r7, #32]
 80045a0:	9300      	str	r3, [sp, #0]
 80045a2:	4603      	mov	r3, r0
 80045a4:	68f8      	ldr	r0, [r7, #12]
 80045a6:	f001 f83f 	bl	8005628 <HAL_I2C_Mem_Write>
 80045aa:	4603      	mov	r3, r0
 80045ac:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80045ae:	7dfb      	ldrb	r3, [r7, #23]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d004      	beq.n	80045be <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80045b4:	7afb      	ldrb	r3, [r7, #11]
 80045b6:	4619      	mov	r1, r3
 80045b8:	68f8      	ldr	r0, [r7, #12]
 80045ba:	f000 f805 	bl	80045c8 <I2Cx_Error>
  }
  return status;
 80045be:	7dfb      	ldrb	r3, [r7, #23]
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3718      	adds	r7, #24
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b082      	sub	sp, #8
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
 80045d0:	460b      	mov	r3, r1
 80045d2:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f000 fff8 	bl	80055ca <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f7ff ff6c 	bl	80044b8 <I2Cx_Init>
}
 80045e0:	bf00      	nop
 80045e2:	3708      	adds	r7, #8
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 80045ec:	4802      	ldr	r0, [pc, #8]	@ (80045f8 <SENSOR_IO_Init+0x10>)
 80045ee:	f7ff ff63 	bl	80044b8 <I2Cx_Init>
}
 80045f2:	bf00      	nop
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	bf00      	nop
 80045f8:	20000d08 	.word	0x20000d08

080045fc <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af02      	add	r7, sp, #8
 8004602:	4603      	mov	r3, r0
 8004604:	71fb      	strb	r3, [r7, #7]
 8004606:	460b      	mov	r3, r1
 8004608:	71bb      	strb	r3, [r7, #6]
 800460a:	4613      	mov	r3, r2
 800460c:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800460e:	79bb      	ldrb	r3, [r7, #6]
 8004610:	b29a      	uxth	r2, r3
 8004612:	79f9      	ldrb	r1, [r7, #7]
 8004614:	2301      	movs	r3, #1
 8004616:	9301      	str	r3, [sp, #4]
 8004618:	1d7b      	adds	r3, r7, #5
 800461a:	9300      	str	r3, [sp, #0]
 800461c:	2301      	movs	r3, #1
 800461e:	4803      	ldr	r0, [pc, #12]	@ (800462c <SENSOR_IO_Write+0x30>)
 8004620:	f7ff ffa5 	bl	800456e <I2Cx_WriteMultiple>
}
 8004624:	bf00      	nop
 8004626:	3708      	adds	r7, #8
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}
 800462c:	20000d08 	.word	0x20000d08

08004630 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b086      	sub	sp, #24
 8004634:	af02      	add	r7, sp, #8
 8004636:	4603      	mov	r3, r0
 8004638:	460a      	mov	r2, r1
 800463a:	71fb      	strb	r3, [r7, #7]
 800463c:	4613      	mov	r3, r2
 800463e:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8004640:	2300      	movs	r3, #0
 8004642:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8004644:	79bb      	ldrb	r3, [r7, #6]
 8004646:	b29a      	uxth	r2, r3
 8004648:	79f9      	ldrb	r1, [r7, #7]
 800464a:	2301      	movs	r3, #1
 800464c:	9301      	str	r3, [sp, #4]
 800464e:	f107 030f 	add.w	r3, r7, #15
 8004652:	9300      	str	r3, [sp, #0]
 8004654:	2301      	movs	r3, #1
 8004656:	4804      	ldr	r0, [pc, #16]	@ (8004668 <SENSOR_IO_Read+0x38>)
 8004658:	f7ff ff5c 	bl	8004514 <I2Cx_ReadMultiple>

  return read_value;
 800465c:	7bfb      	ldrb	r3, [r7, #15]
}
 800465e:	4618      	mov	r0, r3
 8004660:	3710      	adds	r7, #16
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	20000d08 	.word	0x20000d08

0800466c <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b084      	sub	sp, #16
 8004670:	af02      	add	r7, sp, #8
 8004672:	603a      	str	r2, [r7, #0]
 8004674:	461a      	mov	r2, r3
 8004676:	4603      	mov	r3, r0
 8004678:	71fb      	strb	r3, [r7, #7]
 800467a:	460b      	mov	r3, r1
 800467c:	71bb      	strb	r3, [r7, #6]
 800467e:	4613      	mov	r3, r2
 8004680:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8004682:	79bb      	ldrb	r3, [r7, #6]
 8004684:	b29a      	uxth	r2, r3
 8004686:	79f9      	ldrb	r1, [r7, #7]
 8004688:	88bb      	ldrh	r3, [r7, #4]
 800468a:	9301      	str	r3, [sp, #4]
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	9300      	str	r3, [sp, #0]
 8004690:	2301      	movs	r3, #1
 8004692:	4804      	ldr	r0, [pc, #16]	@ (80046a4 <SENSOR_IO_ReadMultiple+0x38>)
 8004694:	f7ff ff3e 	bl	8004514 <I2Cx_ReadMultiple>
 8004698:	4603      	mov	r3, r0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3708      	adds	r7, #8
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	bf00      	nop
 80046a4:	20000d08 	.word	0x20000d08

080046a8 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b084      	sub	sp, #16
 80046ac:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 80046ae:	2300      	movs	r3, #0
 80046b0:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80046b2:	2300      	movs	r3, #0
 80046b4:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 80046b6:	4b1a      	ldr	r3, [pc, #104]	@ (8004720 <BSP_ACCELERO_Init+0x78>)
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	4798      	blx	r3
 80046bc:	4603      	mov	r3, r0
 80046be:	2b6a      	cmp	r3, #106	@ 0x6a
 80046c0:	d002      	beq.n	80046c8 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	73fb      	strb	r3, [r7, #15]
 80046c6:	e025      	b.n	8004714 <BSP_ACCELERO_Init+0x6c>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 80046c8:	4b16      	ldr	r3, [pc, #88]	@ (8004724 <BSP_ACCELERO_Init+0x7c>)
 80046ca:	4a15      	ldr	r2, [pc, #84]	@ (8004720 <BSP_ACCELERO_Init+0x78>)
 80046cc:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 80046ce:	2330      	movs	r3, #48	@ 0x30
 80046d0:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 80046d2:	2300      	movs	r3, #0
 80046d4:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 80046d6:	2300      	movs	r3, #0
 80046d8:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 80046da:	2340      	movs	r3, #64	@ 0x40
 80046dc:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 80046de:	2300      	movs	r3, #0
 80046e0:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 80046e2:	2300      	movs	r3, #0
 80046e4:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 80046e6:	797a      	ldrb	r2, [r7, #5]
 80046e8:	7abb      	ldrb	r3, [r7, #10]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 80046f0:	7a3b      	ldrb	r3, [r7, #8]
 80046f2:	f043 0304 	orr.w	r3, r3, #4
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	b21b      	sxth	r3, r3
 80046fa:	021b      	lsls	r3, r3, #8
 80046fc:	b21a      	sxth	r2, r3
 80046fe:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004702:	4313      	orrs	r3, r2
 8004704:	b21b      	sxth	r3, r3
 8004706:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8004708:	4b06      	ldr	r3, [pc, #24]	@ (8004724 <BSP_ACCELERO_Init+0x7c>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	89ba      	ldrh	r2, [r7, #12]
 8004710:	4610      	mov	r0, r2
 8004712:	4798      	blx	r3
  }  

  return ret;
 8004714:	7bfb      	ldrb	r3, [r7, #15]
}
 8004716:	4618      	mov	r0, r3
 8004718:	3710      	adds	r7, #16
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	20000028 	.word	0x20000028
 8004724:	20000d5c 	.word	0x20000d5c

08004728 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b082      	sub	sp, #8
 800472c:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 800472e:	4b0c      	ldr	r3, [pc, #48]	@ (8004760 <BSP_HSENSOR_Init+0x38>)
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	20be      	movs	r0, #190	@ 0xbe
 8004734:	4798      	blx	r3
 8004736:	4603      	mov	r3, r0
 8004738:	2bbc      	cmp	r3, #188	@ 0xbc
 800473a:	d002      	beq.n	8004742 <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	607b      	str	r3, [r7, #4]
 8004740:	e009      	b.n	8004756 <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8004742:	4b08      	ldr	r3, [pc, #32]	@ (8004764 <BSP_HSENSOR_Init+0x3c>)
 8004744:	4a06      	ldr	r2, [pc, #24]	@ (8004760 <BSP_HSENSOR_Init+0x38>)
 8004746:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8004748:	4b06      	ldr	r3, [pc, #24]	@ (8004764 <BSP_HSENSOR_Init+0x3c>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	20be      	movs	r0, #190	@ 0xbe
 8004750:	4798      	blx	r3
    ret = HSENSOR_OK;
 8004752:	2300      	movs	r3, #0
 8004754:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8004756:	687b      	ldr	r3, [r7, #4]
}
 8004758:	4618      	mov	r0, r3
 800475a:	3708      	adds	r7, #8
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}
 8004760:	2000000c 	.word	0x2000000c
 8004764:	20000d60 	.word	0x20000d60

08004768 <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8004768:	b580      	push	{r7, lr}
 800476a:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 800476c:	4b04      	ldr	r3, [pc, #16]	@ (8004780 <BSP_HSENSOR_ReadHumidity+0x18>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	20be      	movs	r0, #190	@ 0xbe
 8004774:	4798      	blx	r3
 8004776:	eef0 7a40 	vmov.f32	s15, s0
}
 800477a:	eeb0 0a67 	vmov.f32	s0, s15
 800477e:	bd80      	pop	{r7, pc}
 8004780:	20000d60 	.word	0x20000d60

08004784 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8004784:	b580      	push	{r7, lr}
 8004786:	b082      	sub	sp, #8
 8004788:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 800478e:	4b09      	ldr	r3, [pc, #36]	@ (80047b4 <BSP_TSENSOR_Init+0x30>)
 8004790:	4a09      	ldr	r2, [pc, #36]	@ (80047b8 <BSP_TSENSOR_Init+0x34>)
 8004792:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8004794:	f7ff ff28 	bl	80045e8 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8004798:	4b06      	ldr	r3, [pc, #24]	@ (80047b4 <BSP_TSENSOR_Init+0x30>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	2100      	movs	r1, #0
 80047a0:	20be      	movs	r0, #190	@ 0xbe
 80047a2:	4798      	blx	r3

  ret = TSENSOR_OK;
 80047a4:	2300      	movs	r3, #0
 80047a6:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 80047a8:	79fb      	ldrb	r3, [r7, #7]
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3708      	adds	r7, #8
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}
 80047b2:	bf00      	nop
 80047b4:	20000d64 	.word	0x20000d64
 80047b8:	20000018 	.word	0x20000018

080047bc <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 80047bc:	b580      	push	{r7, lr}
 80047be:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 80047c0:	4b04      	ldr	r3, [pc, #16]	@ (80047d4 <BSP_TSENSOR_ReadTemp+0x18>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	68db      	ldr	r3, [r3, #12]
 80047c6:	20be      	movs	r0, #190	@ 0xbe
 80047c8:	4798      	blx	r3
 80047ca:	eef0 7a40 	vmov.f32	s15, s0
}
 80047ce:	eeb0 0a67 	vmov.f32	s0, s15
 80047d2:	bd80      	pop	{r7, pc}
 80047d4:	20000d64 	.word	0x20000d64

080047d8 <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b084      	sub	sp, #16
 80047dc:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 80047e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004818 <WIFI_Init+0x40>)
 80047e4:	9301      	str	r3, [sp, #4]
 80047e6:	4b0d      	ldr	r3, [pc, #52]	@ (800481c <WIFI_Init+0x44>)
 80047e8:	9300      	str	r3, [sp, #0]
 80047ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004820 <WIFI_Init+0x48>)
 80047ec:	4a0d      	ldr	r2, [pc, #52]	@ (8004824 <WIFI_Init+0x4c>)
 80047ee:	490e      	ldr	r1, [pc, #56]	@ (8004828 <WIFI_Init+0x50>)
 80047f0:	480e      	ldr	r0, [pc, #56]	@ (800482c <WIFI_Init+0x54>)
 80047f2:	f7fe fb27 	bl	8002e44 <ES_WIFI_RegisterBusIO>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d107      	bne.n	800480c <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 80047fc:	480b      	ldr	r0, [pc, #44]	@ (800482c <WIFI_Init+0x54>)
 80047fe:	f7fe faf3 	bl	8002de8 <ES_WIFI_Init>
 8004802:	4603      	mov	r3, r0
 8004804:	2b00      	cmp	r3, #0
 8004806:	d101      	bne.n	800480c <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 8004808:	2300      	movs	r3, #0
 800480a:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 800480c:	79fb      	ldrb	r3, [r7, #7]
}
 800480e:	4618      	mov	r0, r3
 8004810:	3708      	adds	r7, #8
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	080039a5 	.word	0x080039a5
 800481c:	08003a99 	.word	0x08003a99
 8004820:	08003b75 	.word	0x08003b75
 8004824:	0800388d 	.word	0x0800388d
 8004828:	080036f1 	.word	0x080036f1
 800482c:	20000d68 	.word	0x20000d68

08004830 <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID,
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b086      	sub	sp, #24
 8004834:	af00      	add	r7, sp, #0
 8004836:	60f8      	str	r0, [r7, #12]
 8004838:	60b9      	str	r1, [r7, #8]
 800483a:	4613      	mov	r3, r2
 800483c:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 8004842:	79fb      	ldrb	r3, [r7, #7]
 8004844:	68ba      	ldr	r2, [r7, #8]
 8004846:	68f9      	ldr	r1, [r7, #12]
 8004848:	4809      	ldr	r0, [pc, #36]	@ (8004870 <WIFI_Connect+0x40>)
 800484a:	f7fe fb2f 	bl	8002eac <ES_WIFI_Connect>
 800484e:	4603      	mov	r3, r0
 8004850:	2b00      	cmp	r3, #0
 8004852:	d107      	bne.n	8004864 <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8004854:	4806      	ldr	r0, [pc, #24]	@ (8004870 <WIFI_Connect+0x40>)
 8004856:	f7fe fbcd 	bl	8002ff4 <ES_WIFI_GetNetworkSettings>
 800485a:	4603      	mov	r3, r0
 800485c:	2b00      	cmp	r3, #0
 800485e:	d101      	bne.n	8004864 <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 8004860:	2300      	movs	r3, #0
 8004862:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 8004864:	7dfb      	ldrb	r3, [r7, #23]
}
 8004866:	4618      	mov	r0, r3
 8004868:	3718      	adds	r7, #24
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
 800486e:	bf00      	nop
 8004870:	20000d68 	.word	0x20000d68

08004874 <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t  *mac)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	73fb      	strb	r3, [r7, #15]
  
  if(ES_WIFI_GetMACAddress(&EsWifiObj, mac) == ES_WIFI_STATUS_OK)
 8004880:	6879      	ldr	r1, [r7, #4]
 8004882:	4806      	ldr	r0, [pc, #24]	@ (800489c <WIFI_GetMAC_Address+0x28>)
 8004884:	f7fe fbe0 	bl	8003048 <ES_WIFI_GetMACAddress>
 8004888:	4603      	mov	r3, r0
 800488a:	2b00      	cmp	r3, #0
 800488c:	d101      	bne.n	8004892 <WIFI_GetMAC_Address+0x1e>
  {
    ret = WIFI_STATUS_OK;
 800488e:	2300      	movs	r3, #0
 8004890:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 8004892:	7bfb      	ldrb	r3, [r7, #15]
}
 8004894:	4618      	mov	r0, r3
 8004896:	3710      	adds	r7, #16
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}
 800489c:	20000d68 	.word	0x20000d68

080048a0 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address (uint8_t  *ipaddr)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	73fb      	strb	r3, [r7, #15]
  
  if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 80048ac:	4809      	ldr	r0, [pc, #36]	@ (80048d4 <WIFI_GetIP_Address+0x34>)
 80048ae:	f7fe fb75 	bl	8002f9c <ES_WIFI_IsConnected>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d107      	bne.n	80048c8 <WIFI_GetIP_Address+0x28>
  {
    memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 80048b8:	4b06      	ldr	r3, [pc, #24]	@ (80048d4 <WIFI_GetIP_Address+0x34>)
 80048ba:	f8d3 30d5 	ldr.w	r3, [r3, #213]	@ 0xd5
 80048be:	461a      	mov	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	601a      	str	r2, [r3, #0]
    ret = WIFI_STATUS_OK;
 80048c4:	2300      	movs	r3, #0
 80048c6:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 80048c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3710      	adds	r7, #16
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	20000d68 	.word	0x20000d68

080048d8 <WIFI_OpenClientConnection>:
  * @param  port : Remote port
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name, uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b08a      	sub	sp, #40	@ 0x28
 80048dc:	af00      	add	r7, sp, #0
 80048de:	60f8      	str	r0, [r7, #12]
 80048e0:	607a      	str	r2, [r7, #4]
 80048e2:	603b      	str	r3, [r7, #0]
 80048e4:	460b      	mov	r3, r1
 80048e6:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  ES_WIFI_Conn_t conn;
  
  conn.Number = socket;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	747b      	strb	r3, [r7, #17]
  conn.RemotePort = port;
 80048f4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80048f6:	827b      	strh	r3, [r7, #18]
  conn.LocalPort = local_port;
 80048f8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80048fa:	82bb      	strh	r3, [r7, #20]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 80048fc:	7afb      	ldrb	r3, [r7, #11]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	bf14      	ite	ne
 8004902:	2301      	movne	r3, #1
 8004904:	2300      	moveq	r3, #0
 8004906:	b2db      	uxtb	r3, r3
 8004908:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	781b      	ldrb	r3, [r3, #0]
 800490e:	75bb      	strb	r3, [r7, #22]
  conn.RemoteIP[1] = ipaddr[1];
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	785b      	ldrb	r3, [r3, #1]
 8004914:	75fb      	strb	r3, [r7, #23]
  conn.RemoteIP[2] = ipaddr[2];
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	789b      	ldrb	r3, [r3, #2]
 800491a:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[3] = ipaddr[3];
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	78db      	ldrb	r3, [r3, #3]
 8004920:	767b      	strb	r3, [r7, #25]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 8004922:	f107 0310 	add.w	r3, r7, #16
 8004926:	4619      	mov	r1, r3
 8004928:	4807      	ldr	r0, [pc, #28]	@ (8004948 <WIFI_OpenClientConnection+0x70>)
 800492a:	f7fe fbbf 	bl	80030ac <ES_WIFI_StartClientConnection>
 800492e:	4603      	mov	r3, r0
 8004930:	2b00      	cmp	r3, #0
 8004932:	d102      	bne.n	800493a <WIFI_OpenClientConnection+0x62>
  {
    ret = WIFI_STATUS_OK;
 8004934:	2300      	movs	r3, #0
 8004936:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 800493a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800493e:	4618      	mov	r0, r3
 8004940:	3728      	adds	r7, #40	@ 0x28
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	20000d68 	.word	0x20000d68

0800494c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b082      	sub	sp, #8
 8004950:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004952:	2300      	movs	r3, #0
 8004954:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004956:	2003      	movs	r0, #3
 8004958:	f000 f925 	bl	8004ba6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800495c:	200f      	movs	r0, #15
 800495e:	f7fd fcd1 	bl	8002304 <HAL_InitTick>
 8004962:	4603      	mov	r3, r0
 8004964:	2b00      	cmp	r3, #0
 8004966:	d002      	beq.n	800496e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	71fb      	strb	r3, [r7, #7]
 800496c:	e001      	b.n	8004972 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800496e:	f7fd f98f 	bl	8001c90 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004972:	79fb      	ldrb	r3, [r7, #7]
}
 8004974:	4618      	mov	r0, r3
 8004976:	3708      	adds	r7, #8
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}

0800497c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800497c:	b480      	push	{r7}
 800497e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004980:	4b06      	ldr	r3, [pc, #24]	@ (800499c <HAL_IncTick+0x20>)
 8004982:	781b      	ldrb	r3, [r3, #0]
 8004984:	461a      	mov	r2, r3
 8004986:	4b06      	ldr	r3, [pc, #24]	@ (80049a0 <HAL_IncTick+0x24>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4413      	add	r3, r2
 800498c:	4a04      	ldr	r2, [pc, #16]	@ (80049a0 <HAL_IncTick+0x24>)
 800498e:	6013      	str	r3, [r2, #0]
}
 8004990:	bf00      	nop
 8004992:	46bd      	mov	sp, r7
 8004994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004998:	4770      	bx	lr
 800499a:	bf00      	nop
 800499c:	20000064 	.word	0x20000064
 80049a0:	20001410 	.word	0x20001410

080049a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80049a4:	b480      	push	{r7}
 80049a6:	af00      	add	r7, sp, #0
  return uwTick;
 80049a8:	4b03      	ldr	r3, [pc, #12]	@ (80049b8 <HAL_GetTick+0x14>)
 80049aa:	681b      	ldr	r3, [r3, #0]
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	20001410 	.word	0x20001410

080049bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b084      	sub	sp, #16
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80049c4:	f7ff ffee 	bl	80049a4 <HAL_GetTick>
 80049c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049d4:	d005      	beq.n	80049e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80049d6:	4b0a      	ldr	r3, [pc, #40]	@ (8004a00 <HAL_Delay+0x44>)
 80049d8:	781b      	ldrb	r3, [r3, #0]
 80049da:	461a      	mov	r2, r3
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	4413      	add	r3, r2
 80049e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80049e2:	bf00      	nop
 80049e4:	f7ff ffde 	bl	80049a4 <HAL_GetTick>
 80049e8:	4602      	mov	r2, r0
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d8f7      	bhi.n	80049e4 <HAL_Delay+0x28>
  {
  }
}
 80049f4:	bf00      	nop
 80049f6:	bf00      	nop
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	20000064 	.word	0x20000064

08004a04 <__NVIC_SetPriorityGrouping>:
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f003 0307 	and.w	r3, r3, #7
 8004a12:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a14:	4b0c      	ldr	r3, [pc, #48]	@ (8004a48 <__NVIC_SetPriorityGrouping+0x44>)
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a1a:	68ba      	ldr	r2, [r7, #8]
 8004a1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004a20:	4013      	ands	r3, r2
 8004a22:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004a30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a36:	4a04      	ldr	r2, [pc, #16]	@ (8004a48 <__NVIC_SetPriorityGrouping+0x44>)
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	60d3      	str	r3, [r2, #12]
}
 8004a3c:	bf00      	nop
 8004a3e:	3714      	adds	r7, #20
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr
 8004a48:	e000ed00 	.word	0xe000ed00

08004a4c <__NVIC_GetPriorityGrouping>:
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a50:	4b04      	ldr	r3, [pc, #16]	@ (8004a64 <__NVIC_GetPriorityGrouping+0x18>)
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	0a1b      	lsrs	r3, r3, #8
 8004a56:	f003 0307 	and.w	r3, r3, #7
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr
 8004a64:	e000ed00 	.word	0xe000ed00

08004a68 <__NVIC_EnableIRQ>:
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	4603      	mov	r3, r0
 8004a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	db0b      	blt.n	8004a92 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a7a:	79fb      	ldrb	r3, [r7, #7]
 8004a7c:	f003 021f 	and.w	r2, r3, #31
 8004a80:	4907      	ldr	r1, [pc, #28]	@ (8004aa0 <__NVIC_EnableIRQ+0x38>)
 8004a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a86:	095b      	lsrs	r3, r3, #5
 8004a88:	2001      	movs	r0, #1
 8004a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8004a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004a92:	bf00      	nop
 8004a94:	370c      	adds	r7, #12
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	e000e100 	.word	0xe000e100

08004aa4 <__NVIC_DisableIRQ>:
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	4603      	mov	r3, r0
 8004aac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	db12      	blt.n	8004adc <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ab6:	79fb      	ldrb	r3, [r7, #7]
 8004ab8:	f003 021f 	and.w	r2, r3, #31
 8004abc:	490a      	ldr	r1, [pc, #40]	@ (8004ae8 <__NVIC_DisableIRQ+0x44>)
 8004abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ac2:	095b      	lsrs	r3, r3, #5
 8004ac4:	2001      	movs	r0, #1
 8004ac6:	fa00 f202 	lsl.w	r2, r0, r2
 8004aca:	3320      	adds	r3, #32
 8004acc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004ad0:	f3bf 8f4f 	dsb	sy
}
 8004ad4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004ad6:	f3bf 8f6f 	isb	sy
}
 8004ada:	bf00      	nop
}
 8004adc:	bf00      	nop
 8004ade:	370c      	adds	r7, #12
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr
 8004ae8:	e000e100 	.word	0xe000e100

08004aec <__NVIC_SetPriority>:
{
 8004aec:	b480      	push	{r7}
 8004aee:	b083      	sub	sp, #12
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	4603      	mov	r3, r0
 8004af4:	6039      	str	r1, [r7, #0]
 8004af6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	db0a      	blt.n	8004b16 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	b2da      	uxtb	r2, r3
 8004b04:	490c      	ldr	r1, [pc, #48]	@ (8004b38 <__NVIC_SetPriority+0x4c>)
 8004b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b0a:	0112      	lsls	r2, r2, #4
 8004b0c:	b2d2      	uxtb	r2, r2
 8004b0e:	440b      	add	r3, r1
 8004b10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004b14:	e00a      	b.n	8004b2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	b2da      	uxtb	r2, r3
 8004b1a:	4908      	ldr	r1, [pc, #32]	@ (8004b3c <__NVIC_SetPriority+0x50>)
 8004b1c:	79fb      	ldrb	r3, [r7, #7]
 8004b1e:	f003 030f 	and.w	r3, r3, #15
 8004b22:	3b04      	subs	r3, #4
 8004b24:	0112      	lsls	r2, r2, #4
 8004b26:	b2d2      	uxtb	r2, r2
 8004b28:	440b      	add	r3, r1
 8004b2a:	761a      	strb	r2, [r3, #24]
}
 8004b2c:	bf00      	nop
 8004b2e:	370c      	adds	r7, #12
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr
 8004b38:	e000e100 	.word	0xe000e100
 8004b3c:	e000ed00 	.word	0xe000ed00

08004b40 <NVIC_EncodePriority>:
{
 8004b40:	b480      	push	{r7}
 8004b42:	b089      	sub	sp, #36	@ 0x24
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	60f8      	str	r0, [r7, #12]
 8004b48:	60b9      	str	r1, [r7, #8]
 8004b4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f003 0307 	and.w	r3, r3, #7
 8004b52:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b54:	69fb      	ldr	r3, [r7, #28]
 8004b56:	f1c3 0307 	rsb	r3, r3, #7
 8004b5a:	2b04      	cmp	r3, #4
 8004b5c:	bf28      	it	cs
 8004b5e:	2304      	movcs	r3, #4
 8004b60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	3304      	adds	r3, #4
 8004b66:	2b06      	cmp	r3, #6
 8004b68:	d902      	bls.n	8004b70 <NVIC_EncodePriority+0x30>
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	3b03      	subs	r3, #3
 8004b6e:	e000      	b.n	8004b72 <NVIC_EncodePriority+0x32>
 8004b70:	2300      	movs	r3, #0
 8004b72:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b74:	f04f 32ff 	mov.w	r2, #4294967295
 8004b78:	69bb      	ldr	r3, [r7, #24]
 8004b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b7e:	43da      	mvns	r2, r3
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	401a      	ands	r2, r3
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b88:	f04f 31ff 	mov.w	r1, #4294967295
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b92:	43d9      	mvns	r1, r3
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b98:	4313      	orrs	r3, r2
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3724      	adds	r7, #36	@ 0x24
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr

08004ba6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ba6:	b580      	push	{r7, lr}
 8004ba8:	b082      	sub	sp, #8
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f7ff ff28 	bl	8004a04 <__NVIC_SetPriorityGrouping>
}
 8004bb4:	bf00      	nop
 8004bb6:	3708      	adds	r7, #8
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}

08004bbc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b086      	sub	sp, #24
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	60b9      	str	r1, [r7, #8]
 8004bc6:	607a      	str	r2, [r7, #4]
 8004bc8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004bce:	f7ff ff3d 	bl	8004a4c <__NVIC_GetPriorityGrouping>
 8004bd2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	68b9      	ldr	r1, [r7, #8]
 8004bd8:	6978      	ldr	r0, [r7, #20]
 8004bda:	f7ff ffb1 	bl	8004b40 <NVIC_EncodePriority>
 8004bde:	4602      	mov	r2, r0
 8004be0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004be4:	4611      	mov	r1, r2
 8004be6:	4618      	mov	r0, r3
 8004be8:	f7ff ff80 	bl	8004aec <__NVIC_SetPriority>
}
 8004bec:	bf00      	nop
 8004bee:	3718      	adds	r7, #24
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}

08004bf4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b082      	sub	sp, #8
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c02:	4618      	mov	r0, r3
 8004c04:	f7ff ff30 	bl	8004a68 <__NVIC_EnableIRQ>
}
 8004c08:	bf00      	nop
 8004c0a:	3708      	adds	r7, #8
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}

08004c10 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b082      	sub	sp, #8
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	4603      	mov	r3, r0
 8004c18:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c1e:	4618      	mov	r0, r3
 8004c20:	f7ff ff40 	bl	8004aa4 <__NVIC_DisableIRQ>
}
 8004c24:	bf00      	nop
 8004c26:	3708      	adds	r7, #8
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}

08004c2c <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b082      	sub	sp, #8
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d101      	bne.n	8004c3e <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e0ac      	b.n	8004d98 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4618      	mov	r0, r3
 8004c44:	f000 f8b2 	bl	8004dac <DFSDM_GetChannelFromInstance>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	4a55      	ldr	r2, [pc, #340]	@ (8004da0 <HAL_DFSDM_ChannelInit+0x174>)
 8004c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d001      	beq.n	8004c58 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e09f      	b.n	8004d98 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f7fd f841 	bl	8001ce0 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8004c5e:	4b51      	ldr	r3, [pc, #324]	@ (8004da4 <HAL_DFSDM_ChannelInit+0x178>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	3301      	adds	r3, #1
 8004c64:	4a4f      	ldr	r2, [pc, #316]	@ (8004da4 <HAL_DFSDM_ChannelInit+0x178>)
 8004c66:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8004c68:	4b4e      	ldr	r3, [pc, #312]	@ (8004da4 <HAL_DFSDM_ChannelInit+0x178>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d125      	bne.n	8004cbc <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8004c70:	4b4d      	ldr	r3, [pc, #308]	@ (8004da8 <HAL_DFSDM_ChannelInit+0x17c>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a4c      	ldr	r2, [pc, #304]	@ (8004da8 <HAL_DFSDM_ChannelInit+0x17c>)
 8004c76:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004c7a:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8004c7c:	4b4a      	ldr	r3, [pc, #296]	@ (8004da8 <HAL_DFSDM_ChannelInit+0x17c>)
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	4948      	ldr	r1, [pc, #288]	@ (8004da8 <HAL_DFSDM_ChannelInit+0x17c>)
 8004c86:	4313      	orrs	r3, r2
 8004c88:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8004c8a:	4b47      	ldr	r3, [pc, #284]	@ (8004da8 <HAL_DFSDM_ChannelInit+0x17c>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a46      	ldr	r2, [pc, #280]	@ (8004da8 <HAL_DFSDM_ChannelInit+0x17c>)
 8004c90:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8004c94:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	791b      	ldrb	r3, [r3, #4]
 8004c9a:	2b01      	cmp	r3, #1
 8004c9c:	d108      	bne.n	8004cb0 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8004c9e:	4b42      	ldr	r3, [pc, #264]	@ (8004da8 <HAL_DFSDM_ChannelInit+0x17c>)
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	3b01      	subs	r3, #1
 8004ca8:	041b      	lsls	r3, r3, #16
 8004caa:	493f      	ldr	r1, [pc, #252]	@ (8004da8 <HAL_DFSDM_ChannelInit+0x17c>)
 8004cac:	4313      	orrs	r3, r2
 8004cae:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8004cb0:	4b3d      	ldr	r3, [pc, #244]	@ (8004da8 <HAL_DFSDM_ChannelInit+0x17c>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a3c      	ldr	r2, [pc, #240]	@ (8004da8 <HAL_DFSDM_ChannelInit+0x17c>)
 8004cb6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004cba:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8004cca:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	6819      	ldr	r1, [r3, #0]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004cda:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8004ce0:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f022 020f 	bic.w	r2, r2, #15
 8004cf8:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	6819      	ldr	r1, [r3, #0]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004d08:	431a      	orrs	r2, r3
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	430a      	orrs	r2, r1
 8004d10:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	689a      	ldr	r2, [r3, #8]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8004d20:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	6899      	ldr	r1, [r3, #8]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d30:	3b01      	subs	r3, #1
 8004d32:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8004d34:	431a      	orrs	r2, r3
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	430a      	orrs	r2, r1
 8004d3c:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	685a      	ldr	r2, [r3, #4]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f002 0207 	and.w	r2, r2, #7
 8004d4c:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	6859      	ldr	r1, [r3, #4]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d58:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d5e:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004d60:	431a      	orrs	r2, r3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	430a      	orrs	r2, r1
 8004d68:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004d78:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4618      	mov	r0, r3
 8004d88:	f000 f810 	bl	8004dac <DFSDM_GetChannelFromInstance>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	4904      	ldr	r1, [pc, #16]	@ (8004da0 <HAL_DFSDM_ChannelInit+0x174>)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8004d96:	2300      	movs	r3, #0
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3708      	adds	r7, #8
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	20001418 	.word	0x20001418
 8004da4:	20001414 	.word	0x20001414
 8004da8:	40016000 	.word	0x40016000

08004dac <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b085      	sub	sp, #20
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4a1c      	ldr	r2, [pc, #112]	@ (8004e28 <DFSDM_GetChannelFromInstance+0x7c>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d102      	bne.n	8004dc2 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	60fb      	str	r3, [r7, #12]
 8004dc0:	e02b      	b.n	8004e1a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a19      	ldr	r2, [pc, #100]	@ (8004e2c <DFSDM_GetChannelFromInstance+0x80>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d102      	bne.n	8004dd0 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	60fb      	str	r3, [r7, #12]
 8004dce:	e024      	b.n	8004e1a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	4a17      	ldr	r2, [pc, #92]	@ (8004e30 <DFSDM_GetChannelFromInstance+0x84>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d102      	bne.n	8004dde <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8004dd8:	2302      	movs	r3, #2
 8004dda:	60fb      	str	r3, [r7, #12]
 8004ddc:	e01d      	b.n	8004e1a <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4a14      	ldr	r2, [pc, #80]	@ (8004e34 <DFSDM_GetChannelFromInstance+0x88>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d102      	bne.n	8004dec <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8004de6:	2304      	movs	r3, #4
 8004de8:	60fb      	str	r3, [r7, #12]
 8004dea:	e016      	b.n	8004e1a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	4a12      	ldr	r2, [pc, #72]	@ (8004e38 <DFSDM_GetChannelFromInstance+0x8c>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d102      	bne.n	8004dfa <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8004df4:	2305      	movs	r3, #5
 8004df6:	60fb      	str	r3, [r7, #12]
 8004df8:	e00f      	b.n	8004e1a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4a0f      	ldr	r2, [pc, #60]	@ (8004e3c <DFSDM_GetChannelFromInstance+0x90>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d102      	bne.n	8004e08 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8004e02:	2306      	movs	r3, #6
 8004e04:	60fb      	str	r3, [r7, #12]
 8004e06:	e008      	b.n	8004e1a <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	4a0d      	ldr	r2, [pc, #52]	@ (8004e40 <DFSDM_GetChannelFromInstance+0x94>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d102      	bne.n	8004e16 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8004e10:	2307      	movs	r3, #7
 8004e12:	60fb      	str	r3, [r7, #12]
 8004e14:	e001      	b.n	8004e1a <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8004e16:	2303      	movs	r3, #3
 8004e18:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3714      	adds	r7, #20
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr
 8004e28:	40016000 	.word	0x40016000
 8004e2c:	40016020 	.word	0x40016020
 8004e30:	40016040 	.word	0x40016040
 8004e34:	40016080 	.word	0x40016080
 8004e38:	400160a0 	.word	0x400160a0
 8004e3c:	400160c0 	.word	0x400160c0
 8004e40:	400160e0 	.word	0x400160e0

08004e44 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b084      	sub	sp, #16
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	2b02      	cmp	r3, #2
 8004e5a:	d005      	beq.n	8004e68 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2204      	movs	r2, #4
 8004e60:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	73fb      	strb	r3, [r7, #15]
 8004e66:	e029      	b.n	8004ebc <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f022 0201 	bic.w	r2, r2, #1
 8004e76:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f022 020e 	bic.w	r2, r2, #14
 8004e86:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e8c:	f003 021c 	and.w	r2, r3, #28
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e94:	2101      	movs	r1, #1
 8004e96:	fa01 f202 	lsl.w	r2, r1, r2
 8004e9a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d003      	beq.n	8004ebc <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	4798      	blx	r3
    }
  }
  return status;
 8004ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3710      	adds	r7, #16
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
	...

08004ec8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b087      	sub	sp, #28
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ed6:	e17f      	b.n	80051d8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	2101      	movs	r1, #1
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	f000 8171 	beq.w	80051d2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	f003 0303 	and.w	r3, r3, #3
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d005      	beq.n	8004f08 <HAL_GPIO_Init+0x40>
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	f003 0303 	and.w	r3, r3, #3
 8004f04:	2b02      	cmp	r3, #2
 8004f06:	d130      	bne.n	8004f6a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	005b      	lsls	r3, r3, #1
 8004f12:	2203      	movs	r2, #3
 8004f14:	fa02 f303 	lsl.w	r3, r2, r3
 8004f18:	43db      	mvns	r3, r3
 8004f1a:	693a      	ldr	r2, [r7, #16]
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	68da      	ldr	r2, [r3, #12]
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	005b      	lsls	r3, r3, #1
 8004f28:	fa02 f303 	lsl.w	r3, r2, r3
 8004f2c:	693a      	ldr	r2, [r7, #16]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	693a      	ldr	r2, [r7, #16]
 8004f36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004f3e:	2201      	movs	r2, #1
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	fa02 f303 	lsl.w	r3, r2, r3
 8004f46:	43db      	mvns	r3, r3
 8004f48:	693a      	ldr	r2, [r7, #16]
 8004f4a:	4013      	ands	r3, r2
 8004f4c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	091b      	lsrs	r3, r3, #4
 8004f54:	f003 0201 	and.w	r2, r3, #1
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	4313      	orrs	r3, r2
 8004f62:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	693a      	ldr	r2, [r7, #16]
 8004f68:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	f003 0303 	and.w	r3, r3, #3
 8004f72:	2b03      	cmp	r3, #3
 8004f74:	d118      	bne.n	8004fa8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f7a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	fa02 f303 	lsl.w	r3, r2, r3
 8004f84:	43db      	mvns	r3, r3
 8004f86:	693a      	ldr	r2, [r7, #16]
 8004f88:	4013      	ands	r3, r2
 8004f8a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	08db      	lsrs	r3, r3, #3
 8004f92:	f003 0201 	and.w	r2, r3, #1
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	fa02 f303 	lsl.w	r3, r2, r3
 8004f9c:	693a      	ldr	r2, [r7, #16]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	f003 0303 	and.w	r3, r3, #3
 8004fb0:	2b03      	cmp	r3, #3
 8004fb2:	d017      	beq.n	8004fe4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	68db      	ldr	r3, [r3, #12]
 8004fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	005b      	lsls	r3, r3, #1
 8004fbe:	2203      	movs	r2, #3
 8004fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc4:	43db      	mvns	r3, r3
 8004fc6:	693a      	ldr	r2, [r7, #16]
 8004fc8:	4013      	ands	r3, r2
 8004fca:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	689a      	ldr	r2, [r3, #8]
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	005b      	lsls	r3, r3, #1
 8004fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd8:	693a      	ldr	r2, [r7, #16]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	693a      	ldr	r2, [r7, #16]
 8004fe2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	f003 0303 	and.w	r3, r3, #3
 8004fec:	2b02      	cmp	r3, #2
 8004fee:	d123      	bne.n	8005038 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	08da      	lsrs	r2, r3, #3
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	3208      	adds	r2, #8
 8004ff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ffc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	f003 0307 	and.w	r3, r3, #7
 8005004:	009b      	lsls	r3, r3, #2
 8005006:	220f      	movs	r2, #15
 8005008:	fa02 f303 	lsl.w	r3, r2, r3
 800500c:	43db      	mvns	r3, r3
 800500e:	693a      	ldr	r2, [r7, #16]
 8005010:	4013      	ands	r3, r2
 8005012:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	691a      	ldr	r2, [r3, #16]
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	f003 0307 	and.w	r3, r3, #7
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	fa02 f303 	lsl.w	r3, r2, r3
 8005024:	693a      	ldr	r2, [r7, #16]
 8005026:	4313      	orrs	r3, r2
 8005028:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	08da      	lsrs	r2, r3, #3
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	3208      	adds	r2, #8
 8005032:	6939      	ldr	r1, [r7, #16]
 8005034:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	005b      	lsls	r3, r3, #1
 8005042:	2203      	movs	r2, #3
 8005044:	fa02 f303 	lsl.w	r3, r2, r3
 8005048:	43db      	mvns	r3, r3
 800504a:	693a      	ldr	r2, [r7, #16]
 800504c:	4013      	ands	r3, r2
 800504e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	f003 0203 	and.w	r2, r3, #3
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	005b      	lsls	r3, r3, #1
 800505c:	fa02 f303 	lsl.w	r3, r2, r3
 8005060:	693a      	ldr	r2, [r7, #16]
 8005062:	4313      	orrs	r3, r2
 8005064:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	693a      	ldr	r2, [r7, #16]
 800506a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	685b      	ldr	r3, [r3, #4]
 8005070:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005074:	2b00      	cmp	r3, #0
 8005076:	f000 80ac 	beq.w	80051d2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800507a:	4b5f      	ldr	r3, [pc, #380]	@ (80051f8 <HAL_GPIO_Init+0x330>)
 800507c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800507e:	4a5e      	ldr	r2, [pc, #376]	@ (80051f8 <HAL_GPIO_Init+0x330>)
 8005080:	f043 0301 	orr.w	r3, r3, #1
 8005084:	6613      	str	r3, [r2, #96]	@ 0x60
 8005086:	4b5c      	ldr	r3, [pc, #368]	@ (80051f8 <HAL_GPIO_Init+0x330>)
 8005088:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800508a:	f003 0301 	and.w	r3, r3, #1
 800508e:	60bb      	str	r3, [r7, #8]
 8005090:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005092:	4a5a      	ldr	r2, [pc, #360]	@ (80051fc <HAL_GPIO_Init+0x334>)
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	089b      	lsrs	r3, r3, #2
 8005098:	3302      	adds	r3, #2
 800509a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800509e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	f003 0303 	and.w	r3, r3, #3
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	220f      	movs	r2, #15
 80050aa:	fa02 f303 	lsl.w	r3, r2, r3
 80050ae:	43db      	mvns	r3, r3
 80050b0:	693a      	ldr	r2, [r7, #16]
 80050b2:	4013      	ands	r3, r2
 80050b4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80050bc:	d025      	beq.n	800510a <HAL_GPIO_Init+0x242>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a4f      	ldr	r2, [pc, #316]	@ (8005200 <HAL_GPIO_Init+0x338>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d01f      	beq.n	8005106 <HAL_GPIO_Init+0x23e>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a4e      	ldr	r2, [pc, #312]	@ (8005204 <HAL_GPIO_Init+0x33c>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d019      	beq.n	8005102 <HAL_GPIO_Init+0x23a>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a4d      	ldr	r2, [pc, #308]	@ (8005208 <HAL_GPIO_Init+0x340>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d013      	beq.n	80050fe <HAL_GPIO_Init+0x236>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a4c      	ldr	r2, [pc, #304]	@ (800520c <HAL_GPIO_Init+0x344>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d00d      	beq.n	80050fa <HAL_GPIO_Init+0x232>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a4b      	ldr	r2, [pc, #300]	@ (8005210 <HAL_GPIO_Init+0x348>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d007      	beq.n	80050f6 <HAL_GPIO_Init+0x22e>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a4a      	ldr	r2, [pc, #296]	@ (8005214 <HAL_GPIO_Init+0x34c>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d101      	bne.n	80050f2 <HAL_GPIO_Init+0x22a>
 80050ee:	2306      	movs	r3, #6
 80050f0:	e00c      	b.n	800510c <HAL_GPIO_Init+0x244>
 80050f2:	2307      	movs	r3, #7
 80050f4:	e00a      	b.n	800510c <HAL_GPIO_Init+0x244>
 80050f6:	2305      	movs	r3, #5
 80050f8:	e008      	b.n	800510c <HAL_GPIO_Init+0x244>
 80050fa:	2304      	movs	r3, #4
 80050fc:	e006      	b.n	800510c <HAL_GPIO_Init+0x244>
 80050fe:	2303      	movs	r3, #3
 8005100:	e004      	b.n	800510c <HAL_GPIO_Init+0x244>
 8005102:	2302      	movs	r3, #2
 8005104:	e002      	b.n	800510c <HAL_GPIO_Init+0x244>
 8005106:	2301      	movs	r3, #1
 8005108:	e000      	b.n	800510c <HAL_GPIO_Init+0x244>
 800510a:	2300      	movs	r3, #0
 800510c:	697a      	ldr	r2, [r7, #20]
 800510e:	f002 0203 	and.w	r2, r2, #3
 8005112:	0092      	lsls	r2, r2, #2
 8005114:	4093      	lsls	r3, r2
 8005116:	693a      	ldr	r2, [r7, #16]
 8005118:	4313      	orrs	r3, r2
 800511a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800511c:	4937      	ldr	r1, [pc, #220]	@ (80051fc <HAL_GPIO_Init+0x334>)
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	089b      	lsrs	r3, r3, #2
 8005122:	3302      	adds	r3, #2
 8005124:	693a      	ldr	r2, [r7, #16]
 8005126:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800512a:	4b3b      	ldr	r3, [pc, #236]	@ (8005218 <HAL_GPIO_Init+0x350>)
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	43db      	mvns	r3, r3
 8005134:	693a      	ldr	r2, [r7, #16]
 8005136:	4013      	ands	r3, r2
 8005138:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005142:	2b00      	cmp	r3, #0
 8005144:	d003      	beq.n	800514e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005146:	693a      	ldr	r2, [r7, #16]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	4313      	orrs	r3, r2
 800514c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800514e:	4a32      	ldr	r2, [pc, #200]	@ (8005218 <HAL_GPIO_Init+0x350>)
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005154:	4b30      	ldr	r3, [pc, #192]	@ (8005218 <HAL_GPIO_Init+0x350>)
 8005156:	68db      	ldr	r3, [r3, #12]
 8005158:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	43db      	mvns	r3, r3
 800515e:	693a      	ldr	r2, [r7, #16]
 8005160:	4013      	ands	r3, r2
 8005162:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800516c:	2b00      	cmp	r3, #0
 800516e:	d003      	beq.n	8005178 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005170:	693a      	ldr	r2, [r7, #16]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	4313      	orrs	r3, r2
 8005176:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005178:	4a27      	ldr	r2, [pc, #156]	@ (8005218 <HAL_GPIO_Init+0x350>)
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800517e:	4b26      	ldr	r3, [pc, #152]	@ (8005218 <HAL_GPIO_Init+0x350>)
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	43db      	mvns	r3, r3
 8005188:	693a      	ldr	r2, [r7, #16]
 800518a:	4013      	ands	r3, r2
 800518c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	685b      	ldr	r3, [r3, #4]
 8005192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005196:	2b00      	cmp	r3, #0
 8005198:	d003      	beq.n	80051a2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800519a:	693a      	ldr	r2, [r7, #16]
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	4313      	orrs	r3, r2
 80051a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80051a2:	4a1d      	ldr	r2, [pc, #116]	@ (8005218 <HAL_GPIO_Init+0x350>)
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80051a8:	4b1b      	ldr	r3, [pc, #108]	@ (8005218 <HAL_GPIO_Init+0x350>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	43db      	mvns	r3, r3
 80051b2:	693a      	ldr	r2, [r7, #16]
 80051b4:	4013      	ands	r3, r2
 80051b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d003      	beq.n	80051cc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80051c4:	693a      	ldr	r2, [r7, #16]
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	4313      	orrs	r3, r2
 80051ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80051cc:	4a12      	ldr	r2, [pc, #72]	@ (8005218 <HAL_GPIO_Init+0x350>)
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	3301      	adds	r3, #1
 80051d6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	fa22 f303 	lsr.w	r3, r2, r3
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	f47f ae78 	bne.w	8004ed8 <HAL_GPIO_Init+0x10>
  }
}
 80051e8:	bf00      	nop
 80051ea:	bf00      	nop
 80051ec:	371c      	adds	r7, #28
 80051ee:	46bd      	mov	sp, r7
 80051f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f4:	4770      	bx	lr
 80051f6:	bf00      	nop
 80051f8:	40021000 	.word	0x40021000
 80051fc:	40010000 	.word	0x40010000
 8005200:	48000400 	.word	0x48000400
 8005204:	48000800 	.word	0x48000800
 8005208:	48000c00 	.word	0x48000c00
 800520c:	48001000 	.word	0x48001000
 8005210:	48001400 	.word	0x48001400
 8005214:	48001800 	.word	0x48001800
 8005218:	40010400 	.word	0x40010400

0800521c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800521c:	b480      	push	{r7}
 800521e:	b087      	sub	sp, #28
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005226:	2300      	movs	r3, #0
 8005228:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800522a:	e0cd      	b.n	80053c8 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800522c:	2201      	movs	r2, #1
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	fa02 f303 	lsl.w	r3, r2, r3
 8005234:	683a      	ldr	r2, [r7, #0]
 8005236:	4013      	ands	r3, r2
 8005238:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	2b00      	cmp	r3, #0
 800523e:	f000 80c0 	beq.w	80053c2 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8005242:	4a68      	ldr	r2, [pc, #416]	@ (80053e4 <HAL_GPIO_DeInit+0x1c8>)
 8005244:	697b      	ldr	r3, [r7, #20]
 8005246:	089b      	lsrs	r3, r3, #2
 8005248:	3302      	adds	r3, #2
 800524a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800524e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	f003 0303 	and.w	r3, r3, #3
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	220f      	movs	r2, #15
 800525a:	fa02 f303 	lsl.w	r3, r2, r3
 800525e:	68fa      	ldr	r2, [r7, #12]
 8005260:	4013      	ands	r3, r2
 8005262:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800526a:	d025      	beq.n	80052b8 <HAL_GPIO_DeInit+0x9c>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4a5e      	ldr	r2, [pc, #376]	@ (80053e8 <HAL_GPIO_DeInit+0x1cc>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d01f      	beq.n	80052b4 <HAL_GPIO_DeInit+0x98>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a5d      	ldr	r2, [pc, #372]	@ (80053ec <HAL_GPIO_DeInit+0x1d0>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d019      	beq.n	80052b0 <HAL_GPIO_DeInit+0x94>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	4a5c      	ldr	r2, [pc, #368]	@ (80053f0 <HAL_GPIO_DeInit+0x1d4>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d013      	beq.n	80052ac <HAL_GPIO_DeInit+0x90>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a5b      	ldr	r2, [pc, #364]	@ (80053f4 <HAL_GPIO_DeInit+0x1d8>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d00d      	beq.n	80052a8 <HAL_GPIO_DeInit+0x8c>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	4a5a      	ldr	r2, [pc, #360]	@ (80053f8 <HAL_GPIO_DeInit+0x1dc>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d007      	beq.n	80052a4 <HAL_GPIO_DeInit+0x88>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a59      	ldr	r2, [pc, #356]	@ (80053fc <HAL_GPIO_DeInit+0x1e0>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d101      	bne.n	80052a0 <HAL_GPIO_DeInit+0x84>
 800529c:	2306      	movs	r3, #6
 800529e:	e00c      	b.n	80052ba <HAL_GPIO_DeInit+0x9e>
 80052a0:	2307      	movs	r3, #7
 80052a2:	e00a      	b.n	80052ba <HAL_GPIO_DeInit+0x9e>
 80052a4:	2305      	movs	r3, #5
 80052a6:	e008      	b.n	80052ba <HAL_GPIO_DeInit+0x9e>
 80052a8:	2304      	movs	r3, #4
 80052aa:	e006      	b.n	80052ba <HAL_GPIO_DeInit+0x9e>
 80052ac:	2303      	movs	r3, #3
 80052ae:	e004      	b.n	80052ba <HAL_GPIO_DeInit+0x9e>
 80052b0:	2302      	movs	r3, #2
 80052b2:	e002      	b.n	80052ba <HAL_GPIO_DeInit+0x9e>
 80052b4:	2301      	movs	r3, #1
 80052b6:	e000      	b.n	80052ba <HAL_GPIO_DeInit+0x9e>
 80052b8:	2300      	movs	r3, #0
 80052ba:	697a      	ldr	r2, [r7, #20]
 80052bc:	f002 0203 	and.w	r2, r2, #3
 80052c0:	0092      	lsls	r2, r2, #2
 80052c2:	4093      	lsls	r3, r2
 80052c4:	68fa      	ldr	r2, [r7, #12]
 80052c6:	429a      	cmp	r2, r3
 80052c8:	d132      	bne.n	8005330 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80052ca:	4b4d      	ldr	r3, [pc, #308]	@ (8005400 <HAL_GPIO_DeInit+0x1e4>)
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	43db      	mvns	r3, r3
 80052d2:	494b      	ldr	r1, [pc, #300]	@ (8005400 <HAL_GPIO_DeInit+0x1e4>)
 80052d4:	4013      	ands	r3, r2
 80052d6:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80052d8:	4b49      	ldr	r3, [pc, #292]	@ (8005400 <HAL_GPIO_DeInit+0x1e4>)
 80052da:	685a      	ldr	r2, [r3, #4]
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	43db      	mvns	r3, r3
 80052e0:	4947      	ldr	r1, [pc, #284]	@ (8005400 <HAL_GPIO_DeInit+0x1e4>)
 80052e2:	4013      	ands	r3, r2
 80052e4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80052e6:	4b46      	ldr	r3, [pc, #280]	@ (8005400 <HAL_GPIO_DeInit+0x1e4>)
 80052e8:	68da      	ldr	r2, [r3, #12]
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	43db      	mvns	r3, r3
 80052ee:	4944      	ldr	r1, [pc, #272]	@ (8005400 <HAL_GPIO_DeInit+0x1e4>)
 80052f0:	4013      	ands	r3, r2
 80052f2:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80052f4:	4b42      	ldr	r3, [pc, #264]	@ (8005400 <HAL_GPIO_DeInit+0x1e4>)
 80052f6:	689a      	ldr	r2, [r3, #8]
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	43db      	mvns	r3, r3
 80052fc:	4940      	ldr	r1, [pc, #256]	@ (8005400 <HAL_GPIO_DeInit+0x1e4>)
 80052fe:	4013      	ands	r3, r2
 8005300:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	f003 0303 	and.w	r3, r3, #3
 8005308:	009b      	lsls	r3, r3, #2
 800530a:	220f      	movs	r2, #15
 800530c:	fa02 f303 	lsl.w	r3, r2, r3
 8005310:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005312:	4a34      	ldr	r2, [pc, #208]	@ (80053e4 <HAL_GPIO_DeInit+0x1c8>)
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	089b      	lsrs	r3, r3, #2
 8005318:	3302      	adds	r3, #2
 800531a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	43da      	mvns	r2, r3
 8005322:	4830      	ldr	r0, [pc, #192]	@ (80053e4 <HAL_GPIO_DeInit+0x1c8>)
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	089b      	lsrs	r3, r3, #2
 8005328:	400a      	ands	r2, r1
 800532a:	3302      	adds	r3, #2
 800532c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	005b      	lsls	r3, r3, #1
 8005338:	2103      	movs	r1, #3
 800533a:	fa01 f303 	lsl.w	r3, r1, r3
 800533e:	431a      	orrs	r2, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFul << ((position & 0x07u) * 4u)) ;
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	08da      	lsrs	r2, r3, #3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	3208      	adds	r2, #8
 800534c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	f003 0307 	and.w	r3, r3, #7
 8005356:	009b      	lsls	r3, r3, #2
 8005358:	220f      	movs	r2, #15
 800535a:	fa02 f303 	lsl.w	r3, r2, r3
 800535e:	43db      	mvns	r3, r3
 8005360:	697a      	ldr	r2, [r7, #20]
 8005362:	08d2      	lsrs	r2, r2, #3
 8005364:	4019      	ands	r1, r3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	3208      	adds	r2, #8
 800536a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	689a      	ldr	r2, [r3, #8]
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	005b      	lsls	r3, r3, #1
 8005376:	2103      	movs	r1, #3
 8005378:	fa01 f303 	lsl.w	r3, r1, r3
 800537c:	43db      	mvns	r3, r3
 800537e:	401a      	ands	r2, r3
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	685a      	ldr	r2, [r3, #4]
 8005388:	2101      	movs	r1, #1
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	fa01 f303 	lsl.w	r3, r1, r3
 8005390:	43db      	mvns	r3, r3
 8005392:	401a      	ands	r2, r3
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	68da      	ldr	r2, [r3, #12]
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	005b      	lsls	r3, r3, #1
 80053a0:	2103      	movs	r1, #3
 80053a2:	fa01 f303 	lsl.w	r3, r1, r3
 80053a6:	43db      	mvns	r3, r3
 80053a8:	401a      	ands	r2, r3
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053b2:	2101      	movs	r1, #1
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	fa01 f303 	lsl.w	r3, r1, r3
 80053ba:	43db      	mvns	r3, r3
 80053bc:	401a      	ands	r2, r3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	3301      	adds	r3, #1
 80053c6:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80053c8:	683a      	ldr	r2, [r7, #0]
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	fa22 f303 	lsr.w	r3, r2, r3
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	f47f af2b 	bne.w	800522c <HAL_GPIO_DeInit+0x10>
  }
}
 80053d6:	bf00      	nop
 80053d8:	bf00      	nop
 80053da:	371c      	adds	r7, #28
 80053dc:	46bd      	mov	sp, r7
 80053de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e2:	4770      	bx	lr
 80053e4:	40010000 	.word	0x40010000
 80053e8:	48000400 	.word	0x48000400
 80053ec:	48000800 	.word	0x48000800
 80053f0:	48000c00 	.word	0x48000c00
 80053f4:	48001000 	.word	0x48001000
 80053f8:	48001400 	.word	0x48001400
 80053fc:	48001800 	.word	0x48001800
 8005400:	40010400 	.word	0x40010400

08005404 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005404:	b480      	push	{r7}
 8005406:	b085      	sub	sp, #20
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
 800540c:	460b      	mov	r3, r1
 800540e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	691a      	ldr	r2, [r3, #16]
 8005414:	887b      	ldrh	r3, [r7, #2]
 8005416:	4013      	ands	r3, r2
 8005418:	2b00      	cmp	r3, #0
 800541a:	d002      	beq.n	8005422 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800541c:	2301      	movs	r3, #1
 800541e:	73fb      	strb	r3, [r7, #15]
 8005420:	e001      	b.n	8005426 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005422:	2300      	movs	r3, #0
 8005424:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005426:	7bfb      	ldrb	r3, [r7, #15]
}
 8005428:	4618      	mov	r0, r3
 800542a:	3714      	adds	r7, #20
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr

08005434 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005434:	b480      	push	{r7}
 8005436:	b083      	sub	sp, #12
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	460b      	mov	r3, r1
 800543e:	807b      	strh	r3, [r7, #2]
 8005440:	4613      	mov	r3, r2
 8005442:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005444:	787b      	ldrb	r3, [r7, #1]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d003      	beq.n	8005452 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800544a:	887a      	ldrh	r2, [r7, #2]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005450:	e002      	b.n	8005458 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005452:	887a      	ldrh	r2, [r7, #2]
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005458:	bf00      	nop
 800545a:	370c      	adds	r7, #12
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr

08005464 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b082      	sub	sp, #8
 8005468:	af00      	add	r7, sp, #0
 800546a:	4603      	mov	r3, r0
 800546c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800546e:	4b08      	ldr	r3, [pc, #32]	@ (8005490 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005470:	695a      	ldr	r2, [r3, #20]
 8005472:	88fb      	ldrh	r3, [r7, #6]
 8005474:	4013      	ands	r3, r2
 8005476:	2b00      	cmp	r3, #0
 8005478:	d006      	beq.n	8005488 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800547a:	4a05      	ldr	r2, [pc, #20]	@ (8005490 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800547c:	88fb      	ldrh	r3, [r7, #6]
 800547e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005480:	88fb      	ldrh	r3, [r7, #6]
 8005482:	4618      	mov	r0, r3
 8005484:	f7fb ff06 	bl	8001294 <HAL_GPIO_EXTI_Callback>
  }
}
 8005488:	bf00      	nop
 800548a:	3708      	adds	r7, #8
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}
 8005490:	40010400 	.word	0x40010400

08005494 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b082      	sub	sp, #8
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d101      	bne.n	80054a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e08d      	b.n	80055c2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d106      	bne.n	80054c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2200      	movs	r2, #0
 80054b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f7fc fc74 	bl	8001da8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2224      	movs	r2, #36	@ 0x24
 80054c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f022 0201 	bic.w	r2, r2, #1
 80054d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	685a      	ldr	r2, [r3, #4]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80054e4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	689a      	ldr	r2, [r3, #8]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80054f4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d107      	bne.n	800550e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	689a      	ldr	r2, [r3, #8]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800550a:	609a      	str	r2, [r3, #8]
 800550c:	e006      	b.n	800551c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	689a      	ldr	r2, [r3, #8]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800551a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	2b02      	cmp	r3, #2
 8005522:	d108      	bne.n	8005536 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	685a      	ldr	r2, [r3, #4]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005532:	605a      	str	r2, [r3, #4]
 8005534:	e007      	b.n	8005546 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	685a      	ldr	r2, [r3, #4]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005544:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	6812      	ldr	r2, [r2, #0]
 8005550:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005554:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005558:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	68da      	ldr	r2, [r3, #12]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005568:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	691a      	ldr	r2, [r3, #16]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	695b      	ldr	r3, [r3, #20]
 8005572:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	699b      	ldr	r3, [r3, #24]
 800557a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	430a      	orrs	r2, r1
 8005582:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	69d9      	ldr	r1, [r3, #28]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6a1a      	ldr	r2, [r3, #32]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	430a      	orrs	r2, r1
 8005592:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f042 0201 	orr.w	r2, r2, #1
 80055a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2200      	movs	r2, #0
 80055a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2220      	movs	r2, #32
 80055ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2200      	movs	r2, #0
 80055b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2200      	movs	r2, #0
 80055bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3708      	adds	r7, #8
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}

080055ca <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80055ca:	b580      	push	{r7, lr}
 80055cc:	b082      	sub	sp, #8
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d101      	bne.n	80055dc <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	e021      	b.n	8005620 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2224      	movs	r2, #36	@ 0x24
 80055e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f022 0201 	bic.w	r2, r2, #1
 80055f2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f7fc fc35 	bl	8001e64 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2200      	movs	r2, #0
 8005604:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2200      	movs	r2, #0
 800560c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2200      	movs	r2, #0
 8005612:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800561e:	2300      	movs	r3, #0
}
 8005620:	4618      	mov	r0, r3
 8005622:	3708      	adds	r7, #8
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}

08005628 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b088      	sub	sp, #32
 800562c:	af02      	add	r7, sp, #8
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	4608      	mov	r0, r1
 8005632:	4611      	mov	r1, r2
 8005634:	461a      	mov	r2, r3
 8005636:	4603      	mov	r3, r0
 8005638:	817b      	strh	r3, [r7, #10]
 800563a:	460b      	mov	r3, r1
 800563c:	813b      	strh	r3, [r7, #8]
 800563e:	4613      	mov	r3, r2
 8005640:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005648:	b2db      	uxtb	r3, r3
 800564a:	2b20      	cmp	r3, #32
 800564c:	f040 80f9 	bne.w	8005842 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005650:	6a3b      	ldr	r3, [r7, #32]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d002      	beq.n	800565c <HAL_I2C_Mem_Write+0x34>
 8005656:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005658:	2b00      	cmp	r3, #0
 800565a:	d105      	bne.n	8005668 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005662:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	e0ed      	b.n	8005844 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800566e:	2b01      	cmp	r3, #1
 8005670:	d101      	bne.n	8005676 <HAL_I2C_Mem_Write+0x4e>
 8005672:	2302      	movs	r3, #2
 8005674:	e0e6      	b.n	8005844 <HAL_I2C_Mem_Write+0x21c>
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2201      	movs	r2, #1
 800567a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800567e:	f7ff f991 	bl	80049a4 <HAL_GetTick>
 8005682:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	9300      	str	r3, [sp, #0]
 8005688:	2319      	movs	r3, #25
 800568a:	2201      	movs	r2, #1
 800568c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005690:	68f8      	ldr	r0, [r7, #12]
 8005692:	f000 fac3 	bl	8005c1c <I2C_WaitOnFlagUntilTimeout>
 8005696:	4603      	mov	r3, r0
 8005698:	2b00      	cmp	r3, #0
 800569a:	d001      	beq.n	80056a0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	e0d1      	b.n	8005844 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2221      	movs	r2, #33	@ 0x21
 80056a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2240      	movs	r2, #64	@ 0x40
 80056ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2200      	movs	r2, #0
 80056b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6a3a      	ldr	r2, [r7, #32]
 80056ba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80056c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2200      	movs	r2, #0
 80056c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80056c8:	88f8      	ldrh	r0, [r7, #6]
 80056ca:	893a      	ldrh	r2, [r7, #8]
 80056cc:	8979      	ldrh	r1, [r7, #10]
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	9301      	str	r3, [sp, #4]
 80056d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d4:	9300      	str	r3, [sp, #0]
 80056d6:	4603      	mov	r3, r0
 80056d8:	68f8      	ldr	r0, [r7, #12]
 80056da:	f000 f9d3 	bl	8005a84 <I2C_RequestMemoryWrite>
 80056de:	4603      	mov	r3, r0
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d005      	beq.n	80056f0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e0a9      	b.n	8005844 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	2bff      	cmp	r3, #255	@ 0xff
 80056f8:	d90e      	bls.n	8005718 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	22ff      	movs	r2, #255	@ 0xff
 80056fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005704:	b2da      	uxtb	r2, r3
 8005706:	8979      	ldrh	r1, [r7, #10]
 8005708:	2300      	movs	r3, #0
 800570a:	9300      	str	r3, [sp, #0]
 800570c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005710:	68f8      	ldr	r0, [r7, #12]
 8005712:	f000 fc47 	bl	8005fa4 <I2C_TransferConfig>
 8005716:	e00f      	b.n	8005738 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800571c:	b29a      	uxth	r2, r3
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005726:	b2da      	uxtb	r2, r3
 8005728:	8979      	ldrh	r1, [r7, #10]
 800572a:	2300      	movs	r3, #0
 800572c:	9300      	str	r3, [sp, #0]
 800572e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005732:	68f8      	ldr	r0, [r7, #12]
 8005734:	f000 fc36 	bl	8005fa4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005738:	697a      	ldr	r2, [r7, #20]
 800573a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800573c:	68f8      	ldr	r0, [r7, #12]
 800573e:	f000 fac6 	bl	8005cce <I2C_WaitOnTXISFlagUntilTimeout>
 8005742:	4603      	mov	r3, r0
 8005744:	2b00      	cmp	r3, #0
 8005746:	d001      	beq.n	800574c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e07b      	b.n	8005844 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005750:	781a      	ldrb	r2, [r3, #0]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800575c:	1c5a      	adds	r2, r3, #1
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005766:	b29b      	uxth	r3, r3
 8005768:	3b01      	subs	r3, #1
 800576a:	b29a      	uxth	r2, r3
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005774:	3b01      	subs	r3, #1
 8005776:	b29a      	uxth	r2, r3
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005780:	b29b      	uxth	r3, r3
 8005782:	2b00      	cmp	r3, #0
 8005784:	d034      	beq.n	80057f0 <HAL_I2C_Mem_Write+0x1c8>
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800578a:	2b00      	cmp	r3, #0
 800578c:	d130      	bne.n	80057f0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	9300      	str	r3, [sp, #0]
 8005792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005794:	2200      	movs	r2, #0
 8005796:	2180      	movs	r1, #128	@ 0x80
 8005798:	68f8      	ldr	r0, [r7, #12]
 800579a:	f000 fa3f 	bl	8005c1c <I2C_WaitOnFlagUntilTimeout>
 800579e:	4603      	mov	r3, r0
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d001      	beq.n	80057a8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e04d      	b.n	8005844 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	2bff      	cmp	r3, #255	@ 0xff
 80057b0:	d90e      	bls.n	80057d0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	22ff      	movs	r2, #255	@ 0xff
 80057b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057bc:	b2da      	uxtb	r2, r3
 80057be:	8979      	ldrh	r1, [r7, #10]
 80057c0:	2300      	movs	r3, #0
 80057c2:	9300      	str	r3, [sp, #0]
 80057c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80057c8:	68f8      	ldr	r0, [r7, #12]
 80057ca:	f000 fbeb 	bl	8005fa4 <I2C_TransferConfig>
 80057ce:	e00f      	b.n	80057f0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057d4:	b29a      	uxth	r2, r3
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057de:	b2da      	uxtb	r2, r3
 80057e0:	8979      	ldrh	r1, [r7, #10]
 80057e2:	2300      	movs	r3, #0
 80057e4:	9300      	str	r3, [sp, #0]
 80057e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80057ea:	68f8      	ldr	r0, [r7, #12]
 80057ec:	f000 fbda 	bl	8005fa4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d19e      	bne.n	8005738 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057fa:	697a      	ldr	r2, [r7, #20]
 80057fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80057fe:	68f8      	ldr	r0, [r7, #12]
 8005800:	f000 faac 	bl	8005d5c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005804:	4603      	mov	r3, r0
 8005806:	2b00      	cmp	r3, #0
 8005808:	d001      	beq.n	800580e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e01a      	b.n	8005844 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	2220      	movs	r2, #32
 8005814:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	6859      	ldr	r1, [r3, #4]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	4b0a      	ldr	r3, [pc, #40]	@ (800584c <HAL_I2C_Mem_Write+0x224>)
 8005822:	400b      	ands	r3, r1
 8005824:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2220      	movs	r2, #32
 800582a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2200      	movs	r2, #0
 8005832:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2200      	movs	r2, #0
 800583a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800583e:	2300      	movs	r3, #0
 8005840:	e000      	b.n	8005844 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005842:	2302      	movs	r3, #2
  }
}
 8005844:	4618      	mov	r0, r3
 8005846:	3718      	adds	r7, #24
 8005848:	46bd      	mov	sp, r7
 800584a:	bd80      	pop	{r7, pc}
 800584c:	fe00e800 	.word	0xfe00e800

08005850 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b088      	sub	sp, #32
 8005854:	af02      	add	r7, sp, #8
 8005856:	60f8      	str	r0, [r7, #12]
 8005858:	4608      	mov	r0, r1
 800585a:	4611      	mov	r1, r2
 800585c:	461a      	mov	r2, r3
 800585e:	4603      	mov	r3, r0
 8005860:	817b      	strh	r3, [r7, #10]
 8005862:	460b      	mov	r3, r1
 8005864:	813b      	strh	r3, [r7, #8]
 8005866:	4613      	mov	r3, r2
 8005868:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005870:	b2db      	uxtb	r3, r3
 8005872:	2b20      	cmp	r3, #32
 8005874:	f040 80fd 	bne.w	8005a72 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005878:	6a3b      	ldr	r3, [r7, #32]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d002      	beq.n	8005884 <HAL_I2C_Mem_Read+0x34>
 800587e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005880:	2b00      	cmp	r3, #0
 8005882:	d105      	bne.n	8005890 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800588a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800588c:	2301      	movs	r3, #1
 800588e:	e0f1      	b.n	8005a74 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005896:	2b01      	cmp	r3, #1
 8005898:	d101      	bne.n	800589e <HAL_I2C_Mem_Read+0x4e>
 800589a:	2302      	movs	r3, #2
 800589c:	e0ea      	b.n	8005a74 <HAL_I2C_Mem_Read+0x224>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2201      	movs	r2, #1
 80058a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80058a6:	f7ff f87d 	bl	80049a4 <HAL_GetTick>
 80058aa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	9300      	str	r3, [sp, #0]
 80058b0:	2319      	movs	r3, #25
 80058b2:	2201      	movs	r2, #1
 80058b4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80058b8:	68f8      	ldr	r0, [r7, #12]
 80058ba:	f000 f9af 	bl	8005c1c <I2C_WaitOnFlagUntilTimeout>
 80058be:	4603      	mov	r3, r0
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d001      	beq.n	80058c8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e0d5      	b.n	8005a74 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2222      	movs	r2, #34	@ 0x22
 80058cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2240      	movs	r2, #64	@ 0x40
 80058d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2200      	movs	r2, #0
 80058dc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	6a3a      	ldr	r2, [r7, #32]
 80058e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80058e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2200      	movs	r2, #0
 80058ee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80058f0:	88f8      	ldrh	r0, [r7, #6]
 80058f2:	893a      	ldrh	r2, [r7, #8]
 80058f4:	8979      	ldrh	r1, [r7, #10]
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	9301      	str	r3, [sp, #4]
 80058fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058fc:	9300      	str	r3, [sp, #0]
 80058fe:	4603      	mov	r3, r0
 8005900:	68f8      	ldr	r0, [r7, #12]
 8005902:	f000 f913 	bl	8005b2c <I2C_RequestMemoryRead>
 8005906:	4603      	mov	r3, r0
 8005908:	2b00      	cmp	r3, #0
 800590a:	d005      	beq.n	8005918 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	e0ad      	b.n	8005a74 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800591c:	b29b      	uxth	r3, r3
 800591e:	2bff      	cmp	r3, #255	@ 0xff
 8005920:	d90e      	bls.n	8005940 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2201      	movs	r2, #1
 8005926:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800592c:	b2da      	uxtb	r2, r3
 800592e:	8979      	ldrh	r1, [r7, #10]
 8005930:	4b52      	ldr	r3, [pc, #328]	@ (8005a7c <HAL_I2C_Mem_Read+0x22c>)
 8005932:	9300      	str	r3, [sp, #0]
 8005934:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005938:	68f8      	ldr	r0, [r7, #12]
 800593a:	f000 fb33 	bl	8005fa4 <I2C_TransferConfig>
 800593e:	e00f      	b.n	8005960 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005944:	b29a      	uxth	r2, r3
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800594e:	b2da      	uxtb	r2, r3
 8005950:	8979      	ldrh	r1, [r7, #10]
 8005952:	4b4a      	ldr	r3, [pc, #296]	@ (8005a7c <HAL_I2C_Mem_Read+0x22c>)
 8005954:	9300      	str	r3, [sp, #0]
 8005956:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800595a:	68f8      	ldr	r0, [r7, #12]
 800595c:	f000 fb22 	bl	8005fa4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	9300      	str	r3, [sp, #0]
 8005964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005966:	2200      	movs	r2, #0
 8005968:	2104      	movs	r1, #4
 800596a:	68f8      	ldr	r0, [r7, #12]
 800596c:	f000 f956 	bl	8005c1c <I2C_WaitOnFlagUntilTimeout>
 8005970:	4603      	mov	r3, r0
 8005972:	2b00      	cmp	r3, #0
 8005974:	d001      	beq.n	800597a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e07c      	b.n	8005a74 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005984:	b2d2      	uxtb	r2, r2
 8005986:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800598c:	1c5a      	adds	r2, r3, #1
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005996:	3b01      	subs	r3, #1
 8005998:	b29a      	uxth	r2, r3
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	3b01      	subs	r3, #1
 80059a6:	b29a      	uxth	r2, r3
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d034      	beq.n	8005a20 <HAL_I2C_Mem_Read+0x1d0>
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d130      	bne.n	8005a20 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	9300      	str	r3, [sp, #0]
 80059c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059c4:	2200      	movs	r2, #0
 80059c6:	2180      	movs	r1, #128	@ 0x80
 80059c8:	68f8      	ldr	r0, [r7, #12]
 80059ca:	f000 f927 	bl	8005c1c <I2C_WaitOnFlagUntilTimeout>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d001      	beq.n	80059d8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	e04d      	b.n	8005a74 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059dc:	b29b      	uxth	r3, r3
 80059de:	2bff      	cmp	r3, #255	@ 0xff
 80059e0:	d90e      	bls.n	8005a00 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2201      	movs	r2, #1
 80059e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059ec:	b2da      	uxtb	r2, r3
 80059ee:	8979      	ldrh	r1, [r7, #10]
 80059f0:	2300      	movs	r3, #0
 80059f2:	9300      	str	r3, [sp, #0]
 80059f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80059f8:	68f8      	ldr	r0, [r7, #12]
 80059fa:	f000 fad3 	bl	8005fa4 <I2C_TransferConfig>
 80059fe:	e00f      	b.n	8005a20 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a04:	b29a      	uxth	r2, r3
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a0e:	b2da      	uxtb	r2, r3
 8005a10:	8979      	ldrh	r1, [r7, #10]
 8005a12:	2300      	movs	r3, #0
 8005a14:	9300      	str	r3, [sp, #0]
 8005a16:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005a1a:	68f8      	ldr	r0, [r7, #12]
 8005a1c:	f000 fac2 	bl	8005fa4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a24:	b29b      	uxth	r3, r3
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d19a      	bne.n	8005960 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a2a:	697a      	ldr	r2, [r7, #20]
 8005a2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a2e:	68f8      	ldr	r0, [r7, #12]
 8005a30:	f000 f994 	bl	8005d5c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d001      	beq.n	8005a3e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e01a      	b.n	8005a74 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	2220      	movs	r2, #32
 8005a44:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	6859      	ldr	r1, [r3, #4]
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	4b0b      	ldr	r3, [pc, #44]	@ (8005a80 <HAL_I2C_Mem_Read+0x230>)
 8005a52:	400b      	ands	r3, r1
 8005a54:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	2220      	movs	r2, #32
 8005a5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2200      	movs	r2, #0
 8005a62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	e000      	b.n	8005a74 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005a72:	2302      	movs	r3, #2
  }
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	3718      	adds	r7, #24
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}
 8005a7c:	80002400 	.word	0x80002400
 8005a80:	fe00e800 	.word	0xfe00e800

08005a84 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b086      	sub	sp, #24
 8005a88:	af02      	add	r7, sp, #8
 8005a8a:	60f8      	str	r0, [r7, #12]
 8005a8c:	4608      	mov	r0, r1
 8005a8e:	4611      	mov	r1, r2
 8005a90:	461a      	mov	r2, r3
 8005a92:	4603      	mov	r3, r0
 8005a94:	817b      	strh	r3, [r7, #10]
 8005a96:	460b      	mov	r3, r1
 8005a98:	813b      	strh	r3, [r7, #8]
 8005a9a:	4613      	mov	r3, r2
 8005a9c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005a9e:	88fb      	ldrh	r3, [r7, #6]
 8005aa0:	b2da      	uxtb	r2, r3
 8005aa2:	8979      	ldrh	r1, [r7, #10]
 8005aa4:	4b20      	ldr	r3, [pc, #128]	@ (8005b28 <I2C_RequestMemoryWrite+0xa4>)
 8005aa6:	9300      	str	r3, [sp, #0]
 8005aa8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005aac:	68f8      	ldr	r0, [r7, #12]
 8005aae:	f000 fa79 	bl	8005fa4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ab2:	69fa      	ldr	r2, [r7, #28]
 8005ab4:	69b9      	ldr	r1, [r7, #24]
 8005ab6:	68f8      	ldr	r0, [r7, #12]
 8005ab8:	f000 f909 	bl	8005cce <I2C_WaitOnTXISFlagUntilTimeout>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d001      	beq.n	8005ac6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e02c      	b.n	8005b20 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005ac6:	88fb      	ldrh	r3, [r7, #6]
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d105      	bne.n	8005ad8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005acc:	893b      	ldrh	r3, [r7, #8]
 8005ace:	b2da      	uxtb	r2, r3
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	629a      	str	r2, [r3, #40]	@ 0x28
 8005ad6:	e015      	b.n	8005b04 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005ad8:	893b      	ldrh	r3, [r7, #8]
 8005ada:	0a1b      	lsrs	r3, r3, #8
 8005adc:	b29b      	uxth	r3, r3
 8005ade:	b2da      	uxtb	r2, r3
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ae6:	69fa      	ldr	r2, [r7, #28]
 8005ae8:	69b9      	ldr	r1, [r7, #24]
 8005aea:	68f8      	ldr	r0, [r7, #12]
 8005aec:	f000 f8ef 	bl	8005cce <I2C_WaitOnTXISFlagUntilTimeout>
 8005af0:	4603      	mov	r3, r0
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d001      	beq.n	8005afa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e012      	b.n	8005b20 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005afa:	893b      	ldrh	r3, [r7, #8]
 8005afc:	b2da      	uxtb	r2, r3
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005b04:	69fb      	ldr	r3, [r7, #28]
 8005b06:	9300      	str	r3, [sp, #0]
 8005b08:	69bb      	ldr	r3, [r7, #24]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	2180      	movs	r1, #128	@ 0x80
 8005b0e:	68f8      	ldr	r0, [r7, #12]
 8005b10:	f000 f884 	bl	8005c1c <I2C_WaitOnFlagUntilTimeout>
 8005b14:	4603      	mov	r3, r0
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d001      	beq.n	8005b1e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	e000      	b.n	8005b20 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005b1e:	2300      	movs	r3, #0
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	3710      	adds	r7, #16
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bd80      	pop	{r7, pc}
 8005b28:	80002000 	.word	0x80002000

08005b2c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b086      	sub	sp, #24
 8005b30:	af02      	add	r7, sp, #8
 8005b32:	60f8      	str	r0, [r7, #12]
 8005b34:	4608      	mov	r0, r1
 8005b36:	4611      	mov	r1, r2
 8005b38:	461a      	mov	r2, r3
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	817b      	strh	r3, [r7, #10]
 8005b3e:	460b      	mov	r3, r1
 8005b40:	813b      	strh	r3, [r7, #8]
 8005b42:	4613      	mov	r3, r2
 8005b44:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005b46:	88fb      	ldrh	r3, [r7, #6]
 8005b48:	b2da      	uxtb	r2, r3
 8005b4a:	8979      	ldrh	r1, [r7, #10]
 8005b4c:	4b20      	ldr	r3, [pc, #128]	@ (8005bd0 <I2C_RequestMemoryRead+0xa4>)
 8005b4e:	9300      	str	r3, [sp, #0]
 8005b50:	2300      	movs	r3, #0
 8005b52:	68f8      	ldr	r0, [r7, #12]
 8005b54:	f000 fa26 	bl	8005fa4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b58:	69fa      	ldr	r2, [r7, #28]
 8005b5a:	69b9      	ldr	r1, [r7, #24]
 8005b5c:	68f8      	ldr	r0, [r7, #12]
 8005b5e:	f000 f8b6 	bl	8005cce <I2C_WaitOnTXISFlagUntilTimeout>
 8005b62:	4603      	mov	r3, r0
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d001      	beq.n	8005b6c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e02c      	b.n	8005bc6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005b6c:	88fb      	ldrh	r3, [r7, #6]
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d105      	bne.n	8005b7e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005b72:	893b      	ldrh	r3, [r7, #8]
 8005b74:	b2da      	uxtb	r2, r3
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	629a      	str	r2, [r3, #40]	@ 0x28
 8005b7c:	e015      	b.n	8005baa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005b7e:	893b      	ldrh	r3, [r7, #8]
 8005b80:	0a1b      	lsrs	r3, r3, #8
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	b2da      	uxtb	r2, r3
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b8c:	69fa      	ldr	r2, [r7, #28]
 8005b8e:	69b9      	ldr	r1, [r7, #24]
 8005b90:	68f8      	ldr	r0, [r7, #12]
 8005b92:	f000 f89c 	bl	8005cce <I2C_WaitOnTXISFlagUntilTimeout>
 8005b96:	4603      	mov	r3, r0
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d001      	beq.n	8005ba0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	e012      	b.n	8005bc6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005ba0:	893b      	ldrh	r3, [r7, #8]
 8005ba2:	b2da      	uxtb	r2, r3
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005baa:	69fb      	ldr	r3, [r7, #28]
 8005bac:	9300      	str	r3, [sp, #0]
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	2140      	movs	r1, #64	@ 0x40
 8005bb4:	68f8      	ldr	r0, [r7, #12]
 8005bb6:	f000 f831 	bl	8005c1c <I2C_WaitOnFlagUntilTimeout>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d001      	beq.n	8005bc4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	e000      	b.n	8005bc6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005bc4:	2300      	movs	r3, #0
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3710      	adds	r7, #16
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	bf00      	nop
 8005bd0:	80002000 	.word	0x80002000

08005bd4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b083      	sub	sp, #12
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	699b      	ldr	r3, [r3, #24]
 8005be2:	f003 0302 	and.w	r3, r3, #2
 8005be6:	2b02      	cmp	r3, #2
 8005be8:	d103      	bne.n	8005bf2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	699b      	ldr	r3, [r3, #24]
 8005bf8:	f003 0301 	and.w	r3, r3, #1
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d007      	beq.n	8005c10 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	699a      	ldr	r2, [r3, #24]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f042 0201 	orr.w	r2, r2, #1
 8005c0e:	619a      	str	r2, [r3, #24]
  }
}
 8005c10:	bf00      	nop
 8005c12:	370c      	adds	r7, #12
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr

08005c1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b084      	sub	sp, #16
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	603b      	str	r3, [r7, #0]
 8005c28:	4613      	mov	r3, r2
 8005c2a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c2c:	e03b      	b.n	8005ca6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005c2e:	69ba      	ldr	r2, [r7, #24]
 8005c30:	6839      	ldr	r1, [r7, #0]
 8005c32:	68f8      	ldr	r0, [r7, #12]
 8005c34:	f000 f8d6 	bl	8005de4 <I2C_IsErrorOccurred>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d001      	beq.n	8005c42 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e041      	b.n	8005cc6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c48:	d02d      	beq.n	8005ca6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c4a:	f7fe feab 	bl	80049a4 <HAL_GetTick>
 8005c4e:	4602      	mov	r2, r0
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	1ad3      	subs	r3, r2, r3
 8005c54:	683a      	ldr	r2, [r7, #0]
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d302      	bcc.n	8005c60 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d122      	bne.n	8005ca6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	699a      	ldr	r2, [r3, #24]
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	4013      	ands	r3, r2
 8005c6a:	68ba      	ldr	r2, [r7, #8]
 8005c6c:	429a      	cmp	r2, r3
 8005c6e:	bf0c      	ite	eq
 8005c70:	2301      	moveq	r3, #1
 8005c72:	2300      	movne	r3, #0
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	461a      	mov	r2, r3
 8005c78:	79fb      	ldrb	r3, [r7, #7]
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d113      	bne.n	8005ca6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c82:	f043 0220 	orr.w	r2, r3, #32
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2220      	movs	r2, #32
 8005c8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e00f      	b.n	8005cc6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	699a      	ldr	r2, [r3, #24]
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	4013      	ands	r3, r2
 8005cb0:	68ba      	ldr	r2, [r7, #8]
 8005cb2:	429a      	cmp	r2, r3
 8005cb4:	bf0c      	ite	eq
 8005cb6:	2301      	moveq	r3, #1
 8005cb8:	2300      	movne	r3, #0
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	461a      	mov	r2, r3
 8005cbe:	79fb      	ldrb	r3, [r7, #7]
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d0b4      	beq.n	8005c2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005cc4:	2300      	movs	r3, #0
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3710      	adds	r7, #16
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}

08005cce <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005cce:	b580      	push	{r7, lr}
 8005cd0:	b084      	sub	sp, #16
 8005cd2:	af00      	add	r7, sp, #0
 8005cd4:	60f8      	str	r0, [r7, #12]
 8005cd6:	60b9      	str	r1, [r7, #8]
 8005cd8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005cda:	e033      	b.n	8005d44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005cdc:	687a      	ldr	r2, [r7, #4]
 8005cde:	68b9      	ldr	r1, [r7, #8]
 8005ce0:	68f8      	ldr	r0, [r7, #12]
 8005ce2:	f000 f87f 	bl	8005de4 <I2C_IsErrorOccurred>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d001      	beq.n	8005cf0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	e031      	b.n	8005d54 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf6:	d025      	beq.n	8005d44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cf8:	f7fe fe54 	bl	80049a4 <HAL_GetTick>
 8005cfc:	4602      	mov	r2, r0
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	1ad3      	subs	r3, r2, r3
 8005d02:	68ba      	ldr	r2, [r7, #8]
 8005d04:	429a      	cmp	r2, r3
 8005d06:	d302      	bcc.n	8005d0e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d11a      	bne.n	8005d44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	699b      	ldr	r3, [r3, #24]
 8005d14:	f003 0302 	and.w	r3, r3, #2
 8005d18:	2b02      	cmp	r3, #2
 8005d1a:	d013      	beq.n	8005d44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d20:	f043 0220 	orr.w	r2, r3, #32
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2220      	movs	r2, #32
 8005d2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2200      	movs	r2, #0
 8005d34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005d40:	2301      	movs	r3, #1
 8005d42:	e007      	b.n	8005d54 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	699b      	ldr	r3, [r3, #24]
 8005d4a:	f003 0302 	and.w	r3, r3, #2
 8005d4e:	2b02      	cmp	r3, #2
 8005d50:	d1c4      	bne.n	8005cdc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3710      	adds	r7, #16
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005d68:	e02f      	b.n	8005dca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d6a:	687a      	ldr	r2, [r7, #4]
 8005d6c:	68b9      	ldr	r1, [r7, #8]
 8005d6e:	68f8      	ldr	r0, [r7, #12]
 8005d70:	f000 f838 	bl	8005de4 <I2C_IsErrorOccurred>
 8005d74:	4603      	mov	r3, r0
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d001      	beq.n	8005d7e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e02d      	b.n	8005dda <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d7e:	f7fe fe11 	bl	80049a4 <HAL_GetTick>
 8005d82:	4602      	mov	r2, r0
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	1ad3      	subs	r3, r2, r3
 8005d88:	68ba      	ldr	r2, [r7, #8]
 8005d8a:	429a      	cmp	r2, r3
 8005d8c:	d302      	bcc.n	8005d94 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d11a      	bne.n	8005dca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	699b      	ldr	r3, [r3, #24]
 8005d9a:	f003 0320 	and.w	r3, r3, #32
 8005d9e:	2b20      	cmp	r3, #32
 8005da0:	d013      	beq.n	8005dca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005da6:	f043 0220 	orr.w	r2, r3, #32
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2220      	movs	r2, #32
 8005db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2200      	movs	r2, #0
 8005dba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e007      	b.n	8005dda <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	699b      	ldr	r3, [r3, #24]
 8005dd0:	f003 0320 	and.w	r3, r3, #32
 8005dd4:	2b20      	cmp	r3, #32
 8005dd6:	d1c8      	bne.n	8005d6a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005dd8:	2300      	movs	r3, #0
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	3710      	adds	r7, #16
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}
	...

08005de4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b08a      	sub	sp, #40	@ 0x28
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	60f8      	str	r0, [r7, #12]
 8005dec:	60b9      	str	r1, [r7, #8]
 8005dee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005df0:	2300      	movs	r3, #0
 8005df2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	699b      	ldr	r3, [r3, #24]
 8005dfc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005e06:	69bb      	ldr	r3, [r7, #24]
 8005e08:	f003 0310 	and.w	r3, r3, #16
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d068      	beq.n	8005ee2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	2210      	movs	r2, #16
 8005e16:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005e18:	e049      	b.n	8005eae <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e20:	d045      	beq.n	8005eae <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005e22:	f7fe fdbf 	bl	80049a4 <HAL_GetTick>
 8005e26:	4602      	mov	r2, r0
 8005e28:	69fb      	ldr	r3, [r7, #28]
 8005e2a:	1ad3      	subs	r3, r2, r3
 8005e2c:	68ba      	ldr	r2, [r7, #8]
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	d302      	bcc.n	8005e38 <I2C_IsErrorOccurred+0x54>
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d13a      	bne.n	8005eae <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e42:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e4a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	699b      	ldr	r3, [r3, #24]
 8005e52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e5a:	d121      	bne.n	8005ea0 <I2C_IsErrorOccurred+0xbc>
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e62:	d01d      	beq.n	8005ea0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005e64:	7cfb      	ldrb	r3, [r7, #19]
 8005e66:	2b20      	cmp	r3, #32
 8005e68:	d01a      	beq.n	8005ea0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	685a      	ldr	r2, [r3, #4]
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e78:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005e7a:	f7fe fd93 	bl	80049a4 <HAL_GetTick>
 8005e7e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005e80:	e00e      	b.n	8005ea0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005e82:	f7fe fd8f 	bl	80049a4 <HAL_GetTick>
 8005e86:	4602      	mov	r2, r0
 8005e88:	69fb      	ldr	r3, [r7, #28]
 8005e8a:	1ad3      	subs	r3, r2, r3
 8005e8c:	2b19      	cmp	r3, #25
 8005e8e:	d907      	bls.n	8005ea0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005e90:	6a3b      	ldr	r3, [r7, #32]
 8005e92:	f043 0320 	orr.w	r3, r3, #32
 8005e96:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005e9e:	e006      	b.n	8005eae <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	699b      	ldr	r3, [r3, #24]
 8005ea6:	f003 0320 	and.w	r3, r3, #32
 8005eaa:	2b20      	cmp	r3, #32
 8005eac:	d1e9      	bne.n	8005e82 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	699b      	ldr	r3, [r3, #24]
 8005eb4:	f003 0320 	and.w	r3, r3, #32
 8005eb8:	2b20      	cmp	r3, #32
 8005eba:	d003      	beq.n	8005ec4 <I2C_IsErrorOccurred+0xe0>
 8005ebc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d0aa      	beq.n	8005e1a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005ec4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d103      	bne.n	8005ed4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	2220      	movs	r2, #32
 8005ed2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005ed4:	6a3b      	ldr	r3, [r7, #32]
 8005ed6:	f043 0304 	orr.w	r3, r3, #4
 8005eda:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	699b      	ldr	r3, [r3, #24]
 8005ee8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005eea:	69bb      	ldr	r3, [r7, #24]
 8005eec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d00b      	beq.n	8005f0c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005ef4:	6a3b      	ldr	r3, [r7, #32]
 8005ef6:	f043 0301 	orr.w	r3, r3, #1
 8005efa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005f04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005f0c:	69bb      	ldr	r3, [r7, #24]
 8005f0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d00b      	beq.n	8005f2e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005f16:	6a3b      	ldr	r3, [r7, #32]
 8005f18:	f043 0308 	orr.w	r3, r3, #8
 8005f1c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005f26:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005f2e:	69bb      	ldr	r3, [r7, #24]
 8005f30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d00b      	beq.n	8005f50 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005f38:	6a3b      	ldr	r3, [r7, #32]
 8005f3a:	f043 0302 	orr.w	r3, r3, #2
 8005f3e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f48:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005f50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d01c      	beq.n	8005f92 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005f58:	68f8      	ldr	r0, [r7, #12]
 8005f5a:	f7ff fe3b 	bl	8005bd4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	6859      	ldr	r1, [r3, #4]
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	4b0d      	ldr	r3, [pc, #52]	@ (8005fa0 <I2C_IsErrorOccurred+0x1bc>)
 8005f6a:	400b      	ands	r3, r1
 8005f6c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f72:	6a3b      	ldr	r3, [r7, #32]
 8005f74:	431a      	orrs	r2, r3
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2220      	movs	r2, #32
 8005f7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005f92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	3728      	adds	r7, #40	@ 0x28
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}
 8005f9e:	bf00      	nop
 8005fa0:	fe00e800 	.word	0xfe00e800

08005fa4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b087      	sub	sp, #28
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	607b      	str	r3, [r7, #4]
 8005fae:	460b      	mov	r3, r1
 8005fb0:	817b      	strh	r3, [r7, #10]
 8005fb2:	4613      	mov	r3, r2
 8005fb4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005fb6:	897b      	ldrh	r3, [r7, #10]
 8005fb8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005fbc:	7a7b      	ldrb	r3, [r7, #9]
 8005fbe:	041b      	lsls	r3, r3, #16
 8005fc0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005fc4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005fca:	6a3b      	ldr	r3, [r7, #32]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005fd2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	685a      	ldr	r2, [r3, #4]
 8005fda:	6a3b      	ldr	r3, [r7, #32]
 8005fdc:	0d5b      	lsrs	r3, r3, #21
 8005fde:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005fe2:	4b08      	ldr	r3, [pc, #32]	@ (8006004 <I2C_TransferConfig+0x60>)
 8005fe4:	430b      	orrs	r3, r1
 8005fe6:	43db      	mvns	r3, r3
 8005fe8:	ea02 0103 	and.w	r1, r2, r3
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	697a      	ldr	r2, [r7, #20]
 8005ff2:	430a      	orrs	r2, r1
 8005ff4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005ff6:	bf00      	nop
 8005ff8:	371c      	adds	r7, #28
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006000:	4770      	bx	lr
 8006002:	bf00      	nop
 8006004:	03ff63ff 	.word	0x03ff63ff

08006008 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006008:	b480      	push	{r7}
 800600a:	b083      	sub	sp, #12
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
 8006010:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006018:	b2db      	uxtb	r3, r3
 800601a:	2b20      	cmp	r3, #32
 800601c:	d138      	bne.n	8006090 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006024:	2b01      	cmp	r3, #1
 8006026:	d101      	bne.n	800602c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006028:	2302      	movs	r3, #2
 800602a:	e032      	b.n	8006092 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2224      	movs	r2, #36	@ 0x24
 8006038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	681a      	ldr	r2, [r3, #0]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f022 0201 	bic.w	r2, r2, #1
 800604a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681a      	ldr	r2, [r3, #0]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800605a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	6819      	ldr	r1, [r3, #0]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	683a      	ldr	r2, [r7, #0]
 8006068:	430a      	orrs	r2, r1
 800606a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f042 0201 	orr.w	r2, r2, #1
 800607a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2220      	movs	r2, #32
 8006080:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800608c:	2300      	movs	r3, #0
 800608e:	e000      	b.n	8006092 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006090:	2302      	movs	r3, #2
  }
}
 8006092:	4618      	mov	r0, r3
 8006094:	370c      	adds	r7, #12
 8006096:	46bd      	mov	sp, r7
 8006098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609c:	4770      	bx	lr

0800609e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800609e:	b480      	push	{r7}
 80060a0:	b085      	sub	sp, #20
 80060a2:	af00      	add	r7, sp, #0
 80060a4:	6078      	str	r0, [r7, #4]
 80060a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	2b20      	cmp	r3, #32
 80060b2:	d139      	bne.n	8006128 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d101      	bne.n	80060c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80060be:	2302      	movs	r3, #2
 80060c0:	e033      	b.n	800612a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2201      	movs	r2, #1
 80060c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2224      	movs	r2, #36	@ 0x24
 80060ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f022 0201 	bic.w	r2, r2, #1
 80060e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80060f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	021b      	lsls	r3, r3, #8
 80060f6:	68fa      	ldr	r2, [r7, #12]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	68fa      	ldr	r2, [r7, #12]
 8006102:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f042 0201 	orr.w	r2, r2, #1
 8006112:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2220      	movs	r2, #32
 8006118:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2200      	movs	r2, #0
 8006120:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006124:	2300      	movs	r3, #0
 8006126:	e000      	b.n	800612a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006128:	2302      	movs	r3, #2
  }
}
 800612a:	4618      	mov	r0, r3
 800612c:	3714      	adds	r7, #20
 800612e:	46bd      	mov	sp, r7
 8006130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006134:	4770      	bx	lr

08006136 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006136:	b580      	push	{r7, lr}
 8006138:	b086      	sub	sp, #24
 800613a:	af02      	add	r7, sp, #8
 800613c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d101      	bne.n	8006148 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	e101      	b.n	800634c <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800614e:	b2db      	uxtb	r3, r3
 8006150:	2b00      	cmp	r3, #0
 8006152:	d106      	bne.n	8006162 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2200      	movs	r2, #0
 8006158:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f7fc f835 	bl	80021cc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2203      	movs	r2, #3
 8006166:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2200      	movs	r2, #0
 800616e:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4618      	mov	r0, r3
 8006176:	f004 fd41 	bl	800abfc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6818      	ldr	r0, [r3, #0]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	7c1a      	ldrb	r2, [r3, #16]
 8006182:	f88d 2000 	strb.w	r2, [sp]
 8006186:	3304      	adds	r3, #4
 8006188:	cb0e      	ldmia	r3, {r1, r2, r3}
 800618a:	f004 fd0a 	bl	800aba2 <USB_CoreInit>
 800618e:	4603      	mov	r3, r0
 8006190:	2b00      	cmp	r3, #0
 8006192:	d005      	beq.n	80061a0 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2202      	movs	r2, #2
 8006198:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800619c:	2301      	movs	r3, #1
 800619e:	e0d5      	b.n	800634c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	2100      	movs	r1, #0
 80061a6:	4618      	mov	r0, r3
 80061a8:	f004 fd39 	bl	800ac1e <USB_SetCurrentMode>
 80061ac:	4603      	mov	r3, r0
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d005      	beq.n	80061be <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2202      	movs	r2, #2
 80061b6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	e0c6      	b.n	800634c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80061be:	2300      	movs	r3, #0
 80061c0:	73fb      	strb	r3, [r7, #15]
 80061c2:	e04a      	b.n	800625a <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80061c4:	7bfa      	ldrb	r2, [r7, #15]
 80061c6:	6879      	ldr	r1, [r7, #4]
 80061c8:	4613      	mov	r3, r2
 80061ca:	00db      	lsls	r3, r3, #3
 80061cc:	4413      	add	r3, r2
 80061ce:	009b      	lsls	r3, r3, #2
 80061d0:	440b      	add	r3, r1
 80061d2:	3315      	adds	r3, #21
 80061d4:	2201      	movs	r2, #1
 80061d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80061d8:	7bfa      	ldrb	r2, [r7, #15]
 80061da:	6879      	ldr	r1, [r7, #4]
 80061dc:	4613      	mov	r3, r2
 80061de:	00db      	lsls	r3, r3, #3
 80061e0:	4413      	add	r3, r2
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	440b      	add	r3, r1
 80061e6:	3314      	adds	r3, #20
 80061e8:	7bfa      	ldrb	r2, [r7, #15]
 80061ea:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80061ec:	7bfa      	ldrb	r2, [r7, #15]
 80061ee:	7bfb      	ldrb	r3, [r7, #15]
 80061f0:	b298      	uxth	r0, r3
 80061f2:	6879      	ldr	r1, [r7, #4]
 80061f4:	4613      	mov	r3, r2
 80061f6:	00db      	lsls	r3, r3, #3
 80061f8:	4413      	add	r3, r2
 80061fa:	009b      	lsls	r3, r3, #2
 80061fc:	440b      	add	r3, r1
 80061fe:	332e      	adds	r3, #46	@ 0x2e
 8006200:	4602      	mov	r2, r0
 8006202:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006204:	7bfa      	ldrb	r2, [r7, #15]
 8006206:	6879      	ldr	r1, [r7, #4]
 8006208:	4613      	mov	r3, r2
 800620a:	00db      	lsls	r3, r3, #3
 800620c:	4413      	add	r3, r2
 800620e:	009b      	lsls	r3, r3, #2
 8006210:	440b      	add	r3, r1
 8006212:	3318      	adds	r3, #24
 8006214:	2200      	movs	r2, #0
 8006216:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006218:	7bfa      	ldrb	r2, [r7, #15]
 800621a:	6879      	ldr	r1, [r7, #4]
 800621c:	4613      	mov	r3, r2
 800621e:	00db      	lsls	r3, r3, #3
 8006220:	4413      	add	r3, r2
 8006222:	009b      	lsls	r3, r3, #2
 8006224:	440b      	add	r3, r1
 8006226:	331c      	adds	r3, #28
 8006228:	2200      	movs	r2, #0
 800622a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800622c:	7bfa      	ldrb	r2, [r7, #15]
 800622e:	6879      	ldr	r1, [r7, #4]
 8006230:	4613      	mov	r3, r2
 8006232:	00db      	lsls	r3, r3, #3
 8006234:	4413      	add	r3, r2
 8006236:	009b      	lsls	r3, r3, #2
 8006238:	440b      	add	r3, r1
 800623a:	3320      	adds	r3, #32
 800623c:	2200      	movs	r2, #0
 800623e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006240:	7bfa      	ldrb	r2, [r7, #15]
 8006242:	6879      	ldr	r1, [r7, #4]
 8006244:	4613      	mov	r3, r2
 8006246:	00db      	lsls	r3, r3, #3
 8006248:	4413      	add	r3, r2
 800624a:	009b      	lsls	r3, r3, #2
 800624c:	440b      	add	r3, r1
 800624e:	3324      	adds	r3, #36	@ 0x24
 8006250:	2200      	movs	r2, #0
 8006252:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006254:	7bfb      	ldrb	r3, [r7, #15]
 8006256:	3301      	adds	r3, #1
 8006258:	73fb      	strb	r3, [r7, #15]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	791b      	ldrb	r3, [r3, #4]
 800625e:	7bfa      	ldrb	r2, [r7, #15]
 8006260:	429a      	cmp	r2, r3
 8006262:	d3af      	bcc.n	80061c4 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006264:	2300      	movs	r3, #0
 8006266:	73fb      	strb	r3, [r7, #15]
 8006268:	e044      	b.n	80062f4 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800626a:	7bfa      	ldrb	r2, [r7, #15]
 800626c:	6879      	ldr	r1, [r7, #4]
 800626e:	4613      	mov	r3, r2
 8006270:	00db      	lsls	r3, r3, #3
 8006272:	4413      	add	r3, r2
 8006274:	009b      	lsls	r3, r3, #2
 8006276:	440b      	add	r3, r1
 8006278:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800627c:	2200      	movs	r2, #0
 800627e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006280:	7bfa      	ldrb	r2, [r7, #15]
 8006282:	6879      	ldr	r1, [r7, #4]
 8006284:	4613      	mov	r3, r2
 8006286:	00db      	lsls	r3, r3, #3
 8006288:	4413      	add	r3, r2
 800628a:	009b      	lsls	r3, r3, #2
 800628c:	440b      	add	r3, r1
 800628e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006292:	7bfa      	ldrb	r2, [r7, #15]
 8006294:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006296:	7bfa      	ldrb	r2, [r7, #15]
 8006298:	6879      	ldr	r1, [r7, #4]
 800629a:	4613      	mov	r3, r2
 800629c:	00db      	lsls	r3, r3, #3
 800629e:	4413      	add	r3, r2
 80062a0:	009b      	lsls	r3, r3, #2
 80062a2:	440b      	add	r3, r1
 80062a4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80062a8:	2200      	movs	r2, #0
 80062aa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80062ac:	7bfa      	ldrb	r2, [r7, #15]
 80062ae:	6879      	ldr	r1, [r7, #4]
 80062b0:	4613      	mov	r3, r2
 80062b2:	00db      	lsls	r3, r3, #3
 80062b4:	4413      	add	r3, r2
 80062b6:	009b      	lsls	r3, r3, #2
 80062b8:	440b      	add	r3, r1
 80062ba:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80062be:	2200      	movs	r2, #0
 80062c0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80062c2:	7bfa      	ldrb	r2, [r7, #15]
 80062c4:	6879      	ldr	r1, [r7, #4]
 80062c6:	4613      	mov	r3, r2
 80062c8:	00db      	lsls	r3, r3, #3
 80062ca:	4413      	add	r3, r2
 80062cc:	009b      	lsls	r3, r3, #2
 80062ce:	440b      	add	r3, r1
 80062d0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80062d4:	2200      	movs	r2, #0
 80062d6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80062d8:	7bfa      	ldrb	r2, [r7, #15]
 80062da:	6879      	ldr	r1, [r7, #4]
 80062dc:	4613      	mov	r3, r2
 80062de:	00db      	lsls	r3, r3, #3
 80062e0:	4413      	add	r3, r2
 80062e2:	009b      	lsls	r3, r3, #2
 80062e4:	440b      	add	r3, r1
 80062e6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80062ea:	2200      	movs	r2, #0
 80062ec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80062ee:	7bfb      	ldrb	r3, [r7, #15]
 80062f0:	3301      	adds	r3, #1
 80062f2:	73fb      	strb	r3, [r7, #15]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	791b      	ldrb	r3, [r3, #4]
 80062f8:	7bfa      	ldrb	r2, [r7, #15]
 80062fa:	429a      	cmp	r2, r3
 80062fc:	d3b5      	bcc.n	800626a <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6818      	ldr	r0, [r3, #0]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	7c1a      	ldrb	r2, [r3, #16]
 8006306:	f88d 2000 	strb.w	r2, [sp]
 800630a:	3304      	adds	r3, #4
 800630c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800630e:	f004 fcd3 	bl	800acb8 <USB_DevInit>
 8006312:	4603      	mov	r3, r0
 8006314:	2b00      	cmp	r3, #0
 8006316:	d005      	beq.n	8006324 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2202      	movs	r2, #2
 800631c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006320:	2301      	movs	r3, #1
 8006322:	e013      	b.n	800634c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2200      	movs	r2, #0
 8006328:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2201      	movs	r2, #1
 800632e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	7b1b      	ldrb	r3, [r3, #12]
 8006336:	2b01      	cmp	r3, #1
 8006338:	d102      	bne.n	8006340 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f000 f80a 	bl	8006354 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4618      	mov	r0, r3
 8006346:	f004 fe78 	bl	800b03a <USB_DevDisconnect>

  return HAL_OK;
 800634a:	2300      	movs	r3, #0
}
 800634c:	4618      	mov	r0, r3
 800634e:	3710      	adds	r7, #16
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}

08006354 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006354:	b480      	push	{r7}
 8006356:	b085      	sub	sp, #20
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2201      	movs	r2, #1
 8006366:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	699b      	ldr	r3, [r3, #24]
 8006376:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006382:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006386:	f043 0303 	orr.w	r3, r3, #3
 800638a:	68fa      	ldr	r2, [r7, #12]
 800638c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800638e:	2300      	movs	r3, #0
}
 8006390:	4618      	mov	r0, r3
 8006392:	3714      	adds	r7, #20
 8006394:	46bd      	mov	sp, r7
 8006396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639a:	4770      	bx	lr

0800639c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800639c:	b480      	push	{r7}
 800639e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80063a0:	4b05      	ldr	r3, [pc, #20]	@ (80063b8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a04      	ldr	r2, [pc, #16]	@ (80063b8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80063a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80063aa:	6013      	str	r3, [r2, #0]
}
 80063ac:	bf00      	nop
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr
 80063b6:	bf00      	nop
 80063b8:	40007000 	.word	0x40007000

080063bc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80063bc:	b480      	push	{r7}
 80063be:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80063c0:	4b04      	ldr	r3, [pc, #16]	@ (80063d4 <HAL_PWREx_GetVoltageRange+0x18>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	46bd      	mov	sp, r7
 80063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d0:	4770      	bx	lr
 80063d2:	bf00      	nop
 80063d4:	40007000 	.word	0x40007000

080063d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80063d8:	b480      	push	{r7}
 80063da:	b085      	sub	sp, #20
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063e6:	d130      	bne.n	800644a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80063e8:	4b23      	ldr	r3, [pc, #140]	@ (8006478 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80063f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063f4:	d038      	beq.n	8006468 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80063f6:	4b20      	ldr	r3, [pc, #128]	@ (8006478 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80063fe:	4a1e      	ldr	r2, [pc, #120]	@ (8006478 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006400:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006404:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006406:	4b1d      	ldr	r3, [pc, #116]	@ (800647c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	2232      	movs	r2, #50	@ 0x32
 800640c:	fb02 f303 	mul.w	r3, r2, r3
 8006410:	4a1b      	ldr	r2, [pc, #108]	@ (8006480 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8006412:	fba2 2303 	umull	r2, r3, r2, r3
 8006416:	0c9b      	lsrs	r3, r3, #18
 8006418:	3301      	adds	r3, #1
 800641a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800641c:	e002      	b.n	8006424 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	3b01      	subs	r3, #1
 8006422:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006424:	4b14      	ldr	r3, [pc, #80]	@ (8006478 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006426:	695b      	ldr	r3, [r3, #20]
 8006428:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800642c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006430:	d102      	bne.n	8006438 <HAL_PWREx_ControlVoltageScaling+0x60>
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d1f2      	bne.n	800641e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006438:	4b0f      	ldr	r3, [pc, #60]	@ (8006478 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800643a:	695b      	ldr	r3, [r3, #20]
 800643c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006440:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006444:	d110      	bne.n	8006468 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8006446:	2303      	movs	r3, #3
 8006448:	e00f      	b.n	800646a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800644a:	4b0b      	ldr	r3, [pc, #44]	@ (8006478 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006452:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006456:	d007      	beq.n	8006468 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006458:	4b07      	ldr	r3, [pc, #28]	@ (8006478 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006460:	4a05      	ldr	r2, [pc, #20]	@ (8006478 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006462:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006466:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006468:	2300      	movs	r3, #0
}
 800646a:	4618      	mov	r0, r3
 800646c:	3714      	adds	r7, #20
 800646e:	46bd      	mov	sp, r7
 8006470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006474:	4770      	bx	lr
 8006476:	bf00      	nop
 8006478:	40007000 	.word	0x40007000
 800647c:	20000008 	.word	0x20000008
 8006480:	431bde83 	.word	0x431bde83

08006484 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8006484:	b480      	push	{r7}
 8006486:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8006488:	4b05      	ldr	r3, [pc, #20]	@ (80064a0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	4a04      	ldr	r2, [pc, #16]	@ (80064a0 <HAL_PWREx_EnableVddUSB+0x1c>)
 800648e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006492:	6053      	str	r3, [r2, #4]
}
 8006494:	bf00      	nop
 8006496:	46bd      	mov	sp, r7
 8006498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649c:	4770      	bx	lr
 800649e:	bf00      	nop
 80064a0:	40007000 	.word	0x40007000

080064a4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b086      	sub	sp, #24
 80064a8:	af02      	add	r7, sp, #8
 80064aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80064ac:	f7fe fa7a 	bl	80049a4 <HAL_GetTick>
 80064b0:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d101      	bne.n	80064bc <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80064b8:	2301      	movs	r3, #1
 80064ba:	e063      	b.n	8006584 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d10b      	bne.n	80064e0 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2200      	movs	r2, #0
 80064cc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80064d0:	6878      	ldr	r0, [r7, #4]
 80064d2:	f7fb fceb 	bl	8001eac <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80064d6:	f241 3188 	movw	r1, #5000	@ 0x1388
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f000 f858 	bl	8006590 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	3b01      	subs	r3, #1
 80064f0:	021a      	lsls	r2, r3, #8
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	430a      	orrs	r2, r1
 80064f8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064fe:	9300      	str	r3, [sp, #0]
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	2120      	movs	r1, #32
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f000 f850 	bl	80065ac <QSPI_WaitFlagStateUntilTimeout>
 800650c:	4603      	mov	r3, r0
 800650e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8006510:	7afb      	ldrb	r3, [r7, #11]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d131      	bne.n	800657a <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006520:	f023 0310 	bic.w	r3, r3, #16
 8006524:	687a      	ldr	r2, [r7, #4]
 8006526:	6852      	ldr	r2, [r2, #4]
 8006528:	0611      	lsls	r1, r2, #24
 800652a:	687a      	ldr	r2, [r7, #4]
 800652c:	68d2      	ldr	r2, [r2, #12]
 800652e:	4311      	orrs	r1, r2
 8006530:	687a      	ldr	r2, [r7, #4]
 8006532:	6812      	ldr	r2, [r2, #0]
 8006534:	430b      	orrs	r3, r1
 8006536:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	685a      	ldr	r2, [r3, #4]
 800653e:	4b13      	ldr	r3, [pc, #76]	@ (800658c <HAL_QSPI_Init+0xe8>)
 8006540:	4013      	ands	r3, r2
 8006542:	687a      	ldr	r2, [r7, #4]
 8006544:	6912      	ldr	r2, [r2, #16]
 8006546:	0411      	lsls	r1, r2, #16
 8006548:	687a      	ldr	r2, [r7, #4]
 800654a:	6952      	ldr	r2, [r2, #20]
 800654c:	4311      	orrs	r1, r2
 800654e:	687a      	ldr	r2, [r7, #4]
 8006550:	6992      	ldr	r2, [r2, #24]
 8006552:	4311      	orrs	r1, r2
 8006554:	687a      	ldr	r2, [r7, #4]
 8006556:	6812      	ldr	r2, [r2, #0]
 8006558:	430b      	orrs	r3, r1
 800655a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	681a      	ldr	r2, [r3, #0]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f042 0201 	orr.w	r2, r2, #1
 800656a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2200      	movs	r2, #0
 8006570:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2201      	movs	r2, #1
 8006576:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2200      	movs	r2, #0
 800657e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 8006582:	7afb      	ldrb	r3, [r7, #11]
}
 8006584:	4618      	mov	r0, r3
 8006586:	3710      	adds	r7, #16
 8006588:	46bd      	mov	sp, r7
 800658a:	bd80      	pop	{r7, pc}
 800658c:	ffe0f8fe 	.word	0xffe0f8fe

08006590 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	683a      	ldr	r2, [r7, #0]
 800659e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80065a0:	bf00      	nop
 80065a2:	370c      	adds	r7, #12
 80065a4:	46bd      	mov	sp, r7
 80065a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065aa:	4770      	bx	lr

080065ac <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b084      	sub	sp, #16
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	60f8      	str	r0, [r7, #12]
 80065b4:	60b9      	str	r1, [r7, #8]
 80065b6:	603b      	str	r3, [r7, #0]
 80065b8:	4613      	mov	r3, r2
 80065ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80065bc:	e01a      	b.n	80065f4 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065be:	69bb      	ldr	r3, [r7, #24]
 80065c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065c4:	d016      	beq.n	80065f4 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065c6:	f7fe f9ed 	bl	80049a4 <HAL_GetTick>
 80065ca:	4602      	mov	r2, r0
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	1ad3      	subs	r3, r2, r3
 80065d0:	69ba      	ldr	r2, [r7, #24]
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d302      	bcc.n	80065dc <QSPI_WaitFlagStateUntilTimeout+0x30>
 80065d6:	69bb      	ldr	r3, [r7, #24]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d10b      	bne.n	80065f4 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2204      	movs	r2, #4
 80065e0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065e8:	f043 0201 	orr.w	r2, r3, #1
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80065f0:	2301      	movs	r3, #1
 80065f2:	e00e      	b.n	8006612 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	689a      	ldr	r2, [r3, #8]
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	4013      	ands	r3, r2
 80065fe:	2b00      	cmp	r3, #0
 8006600:	bf14      	ite	ne
 8006602:	2301      	movne	r3, #1
 8006604:	2300      	moveq	r3, #0
 8006606:	b2db      	uxtb	r3, r3
 8006608:	461a      	mov	r2, r3
 800660a:	79fb      	ldrb	r3, [r7, #7]
 800660c:	429a      	cmp	r2, r3
 800660e:	d1d6      	bne.n	80065be <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006610:	2300      	movs	r3, #0
}
 8006612:	4618      	mov	r0, r3
 8006614:	3710      	adds	r7, #16
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
	...

0800661c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b088      	sub	sp, #32
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d101      	bne.n	800662e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800662a:	2301      	movs	r3, #1
 800662c:	e3ca      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800662e:	4b97      	ldr	r3, [pc, #604]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	f003 030c 	and.w	r3, r3, #12
 8006636:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006638:	4b94      	ldr	r3, [pc, #592]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 800663a:	68db      	ldr	r3, [r3, #12]
 800663c:	f003 0303 	and.w	r3, r3, #3
 8006640:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f003 0310 	and.w	r3, r3, #16
 800664a:	2b00      	cmp	r3, #0
 800664c:	f000 80e4 	beq.w	8006818 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006650:	69bb      	ldr	r3, [r7, #24]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d007      	beq.n	8006666 <HAL_RCC_OscConfig+0x4a>
 8006656:	69bb      	ldr	r3, [r7, #24]
 8006658:	2b0c      	cmp	r3, #12
 800665a:	f040 808b 	bne.w	8006774 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	2b01      	cmp	r3, #1
 8006662:	f040 8087 	bne.w	8006774 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006666:	4b89      	ldr	r3, [pc, #548]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f003 0302 	and.w	r3, r3, #2
 800666e:	2b00      	cmp	r3, #0
 8006670:	d005      	beq.n	800667e <HAL_RCC_OscConfig+0x62>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	699b      	ldr	r3, [r3, #24]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d101      	bne.n	800667e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800667a:	2301      	movs	r3, #1
 800667c:	e3a2      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6a1a      	ldr	r2, [r3, #32]
 8006682:	4b82      	ldr	r3, [pc, #520]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f003 0308 	and.w	r3, r3, #8
 800668a:	2b00      	cmp	r3, #0
 800668c:	d004      	beq.n	8006698 <HAL_RCC_OscConfig+0x7c>
 800668e:	4b7f      	ldr	r3, [pc, #508]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006696:	e005      	b.n	80066a4 <HAL_RCC_OscConfig+0x88>
 8006698:	4b7c      	ldr	r3, [pc, #496]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 800669a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800669e:	091b      	lsrs	r3, r3, #4
 80066a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d223      	bcs.n	80066f0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6a1b      	ldr	r3, [r3, #32]
 80066ac:	4618      	mov	r0, r3
 80066ae:	f000 fd87 	bl	80071c0 <RCC_SetFlashLatencyFromMSIRange>
 80066b2:	4603      	mov	r3, r0
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d001      	beq.n	80066bc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	e383      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80066bc:	4b73      	ldr	r3, [pc, #460]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a72      	ldr	r2, [pc, #456]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 80066c2:	f043 0308 	orr.w	r3, r3, #8
 80066c6:	6013      	str	r3, [r2, #0]
 80066c8:	4b70      	ldr	r3, [pc, #448]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6a1b      	ldr	r3, [r3, #32]
 80066d4:	496d      	ldr	r1, [pc, #436]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 80066d6:	4313      	orrs	r3, r2
 80066d8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80066da:	4b6c      	ldr	r3, [pc, #432]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	69db      	ldr	r3, [r3, #28]
 80066e6:	021b      	lsls	r3, r3, #8
 80066e8:	4968      	ldr	r1, [pc, #416]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 80066ea:	4313      	orrs	r3, r2
 80066ec:	604b      	str	r3, [r1, #4]
 80066ee:	e025      	b.n	800673c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80066f0:	4b66      	ldr	r3, [pc, #408]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a65      	ldr	r2, [pc, #404]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 80066f6:	f043 0308 	orr.w	r3, r3, #8
 80066fa:	6013      	str	r3, [r2, #0]
 80066fc:	4b63      	ldr	r3, [pc, #396]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6a1b      	ldr	r3, [r3, #32]
 8006708:	4960      	ldr	r1, [pc, #384]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 800670a:	4313      	orrs	r3, r2
 800670c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800670e:	4b5f      	ldr	r3, [pc, #380]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	69db      	ldr	r3, [r3, #28]
 800671a:	021b      	lsls	r3, r3, #8
 800671c:	495b      	ldr	r1, [pc, #364]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 800671e:	4313      	orrs	r3, r2
 8006720:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006722:	69bb      	ldr	r3, [r7, #24]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d109      	bne.n	800673c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6a1b      	ldr	r3, [r3, #32]
 800672c:	4618      	mov	r0, r3
 800672e:	f000 fd47 	bl	80071c0 <RCC_SetFlashLatencyFromMSIRange>
 8006732:	4603      	mov	r3, r0
 8006734:	2b00      	cmp	r3, #0
 8006736:	d001      	beq.n	800673c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8006738:	2301      	movs	r3, #1
 800673a:	e343      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800673c:	f000 fc4a 	bl	8006fd4 <HAL_RCC_GetSysClockFreq>
 8006740:	4602      	mov	r2, r0
 8006742:	4b52      	ldr	r3, [pc, #328]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 8006744:	689b      	ldr	r3, [r3, #8]
 8006746:	091b      	lsrs	r3, r3, #4
 8006748:	f003 030f 	and.w	r3, r3, #15
 800674c:	4950      	ldr	r1, [pc, #320]	@ (8006890 <HAL_RCC_OscConfig+0x274>)
 800674e:	5ccb      	ldrb	r3, [r1, r3]
 8006750:	f003 031f 	and.w	r3, r3, #31
 8006754:	fa22 f303 	lsr.w	r3, r2, r3
 8006758:	4a4e      	ldr	r2, [pc, #312]	@ (8006894 <HAL_RCC_OscConfig+0x278>)
 800675a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800675c:	4b4e      	ldr	r3, [pc, #312]	@ (8006898 <HAL_RCC_OscConfig+0x27c>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4618      	mov	r0, r3
 8006762:	f7fb fdcf 	bl	8002304 <HAL_InitTick>
 8006766:	4603      	mov	r3, r0
 8006768:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800676a:	7bfb      	ldrb	r3, [r7, #15]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d052      	beq.n	8006816 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8006770:	7bfb      	ldrb	r3, [r7, #15]
 8006772:	e327      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	699b      	ldr	r3, [r3, #24]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d032      	beq.n	80067e2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800677c:	4b43      	ldr	r3, [pc, #268]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a42      	ldr	r2, [pc, #264]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 8006782:	f043 0301 	orr.w	r3, r3, #1
 8006786:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006788:	f7fe f90c 	bl	80049a4 <HAL_GetTick>
 800678c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800678e:	e008      	b.n	80067a2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006790:	f7fe f908 	bl	80049a4 <HAL_GetTick>
 8006794:	4602      	mov	r2, r0
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	1ad3      	subs	r3, r2, r3
 800679a:	2b02      	cmp	r3, #2
 800679c:	d901      	bls.n	80067a2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800679e:	2303      	movs	r3, #3
 80067a0:	e310      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80067a2:	4b3a      	ldr	r3, [pc, #232]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f003 0302 	and.w	r3, r3, #2
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d0f0      	beq.n	8006790 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80067ae:	4b37      	ldr	r3, [pc, #220]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a36      	ldr	r2, [pc, #216]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 80067b4:	f043 0308 	orr.w	r3, r3, #8
 80067b8:	6013      	str	r3, [r2, #0]
 80067ba:	4b34      	ldr	r3, [pc, #208]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6a1b      	ldr	r3, [r3, #32]
 80067c6:	4931      	ldr	r1, [pc, #196]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 80067c8:	4313      	orrs	r3, r2
 80067ca:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80067cc:	4b2f      	ldr	r3, [pc, #188]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	69db      	ldr	r3, [r3, #28]
 80067d8:	021b      	lsls	r3, r3, #8
 80067da:	492c      	ldr	r1, [pc, #176]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 80067dc:	4313      	orrs	r3, r2
 80067de:	604b      	str	r3, [r1, #4]
 80067e0:	e01a      	b.n	8006818 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80067e2:	4b2a      	ldr	r3, [pc, #168]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a29      	ldr	r2, [pc, #164]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 80067e8:	f023 0301 	bic.w	r3, r3, #1
 80067ec:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80067ee:	f7fe f8d9 	bl	80049a4 <HAL_GetTick>
 80067f2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80067f4:	e008      	b.n	8006808 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80067f6:	f7fe f8d5 	bl	80049a4 <HAL_GetTick>
 80067fa:	4602      	mov	r2, r0
 80067fc:	693b      	ldr	r3, [r7, #16]
 80067fe:	1ad3      	subs	r3, r2, r3
 8006800:	2b02      	cmp	r3, #2
 8006802:	d901      	bls.n	8006808 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8006804:	2303      	movs	r3, #3
 8006806:	e2dd      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006808:	4b20      	ldr	r3, [pc, #128]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f003 0302 	and.w	r3, r3, #2
 8006810:	2b00      	cmp	r3, #0
 8006812:	d1f0      	bne.n	80067f6 <HAL_RCC_OscConfig+0x1da>
 8006814:	e000      	b.n	8006818 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006816:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f003 0301 	and.w	r3, r3, #1
 8006820:	2b00      	cmp	r3, #0
 8006822:	d074      	beq.n	800690e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006824:	69bb      	ldr	r3, [r7, #24]
 8006826:	2b08      	cmp	r3, #8
 8006828:	d005      	beq.n	8006836 <HAL_RCC_OscConfig+0x21a>
 800682a:	69bb      	ldr	r3, [r7, #24]
 800682c:	2b0c      	cmp	r3, #12
 800682e:	d10e      	bne.n	800684e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	2b03      	cmp	r3, #3
 8006834:	d10b      	bne.n	800684e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006836:	4b15      	ldr	r3, [pc, #84]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800683e:	2b00      	cmp	r3, #0
 8006840:	d064      	beq.n	800690c <HAL_RCC_OscConfig+0x2f0>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d160      	bne.n	800690c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	e2ba      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006856:	d106      	bne.n	8006866 <HAL_RCC_OscConfig+0x24a>
 8006858:	4b0c      	ldr	r3, [pc, #48]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a0b      	ldr	r2, [pc, #44]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 800685e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006862:	6013      	str	r3, [r2, #0]
 8006864:	e026      	b.n	80068b4 <HAL_RCC_OscConfig+0x298>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800686e:	d115      	bne.n	800689c <HAL_RCC_OscConfig+0x280>
 8006870:	4b06      	ldr	r3, [pc, #24]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a05      	ldr	r2, [pc, #20]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 8006876:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800687a:	6013      	str	r3, [r2, #0]
 800687c:	4b03      	ldr	r3, [pc, #12]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a02      	ldr	r2, [pc, #8]	@ (800688c <HAL_RCC_OscConfig+0x270>)
 8006882:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006886:	6013      	str	r3, [r2, #0]
 8006888:	e014      	b.n	80068b4 <HAL_RCC_OscConfig+0x298>
 800688a:	bf00      	nop
 800688c:	40021000 	.word	0x40021000
 8006890:	08015134 	.word	0x08015134
 8006894:	20000008 	.word	0x20000008
 8006898:	20000060 	.word	0x20000060
 800689c:	4ba0      	ldr	r3, [pc, #640]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a9f      	ldr	r2, [pc, #636]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 80068a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068a6:	6013      	str	r3, [r2, #0]
 80068a8:	4b9d      	ldr	r3, [pc, #628]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a9c      	ldr	r2, [pc, #624]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 80068ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80068b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d013      	beq.n	80068e4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068bc:	f7fe f872 	bl	80049a4 <HAL_GetTick>
 80068c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80068c2:	e008      	b.n	80068d6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068c4:	f7fe f86e 	bl	80049a4 <HAL_GetTick>
 80068c8:	4602      	mov	r2, r0
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	1ad3      	subs	r3, r2, r3
 80068ce:	2b64      	cmp	r3, #100	@ 0x64
 80068d0:	d901      	bls.n	80068d6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80068d2:	2303      	movs	r3, #3
 80068d4:	e276      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80068d6:	4b92      	ldr	r3, [pc, #584]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d0f0      	beq.n	80068c4 <HAL_RCC_OscConfig+0x2a8>
 80068e2:	e014      	b.n	800690e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068e4:	f7fe f85e 	bl	80049a4 <HAL_GetTick>
 80068e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80068ea:	e008      	b.n	80068fe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068ec:	f7fe f85a 	bl	80049a4 <HAL_GetTick>
 80068f0:	4602      	mov	r2, r0
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	1ad3      	subs	r3, r2, r3
 80068f6:	2b64      	cmp	r3, #100	@ 0x64
 80068f8:	d901      	bls.n	80068fe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80068fa:	2303      	movs	r3, #3
 80068fc:	e262      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80068fe:	4b88      	ldr	r3, [pc, #544]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006906:	2b00      	cmp	r3, #0
 8006908:	d1f0      	bne.n	80068ec <HAL_RCC_OscConfig+0x2d0>
 800690a:	e000      	b.n	800690e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800690c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f003 0302 	and.w	r3, r3, #2
 8006916:	2b00      	cmp	r3, #0
 8006918:	d060      	beq.n	80069dc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800691a:	69bb      	ldr	r3, [r7, #24]
 800691c:	2b04      	cmp	r3, #4
 800691e:	d005      	beq.n	800692c <HAL_RCC_OscConfig+0x310>
 8006920:	69bb      	ldr	r3, [r7, #24]
 8006922:	2b0c      	cmp	r3, #12
 8006924:	d119      	bne.n	800695a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	2b02      	cmp	r3, #2
 800692a:	d116      	bne.n	800695a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800692c:	4b7c      	ldr	r3, [pc, #496]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006934:	2b00      	cmp	r3, #0
 8006936:	d005      	beq.n	8006944 <HAL_RCC_OscConfig+0x328>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	68db      	ldr	r3, [r3, #12]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d101      	bne.n	8006944 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006940:	2301      	movs	r3, #1
 8006942:	e23f      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006944:	4b76      	ldr	r3, [pc, #472]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	691b      	ldr	r3, [r3, #16]
 8006950:	061b      	lsls	r3, r3, #24
 8006952:	4973      	ldr	r1, [pc, #460]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006954:	4313      	orrs	r3, r2
 8006956:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006958:	e040      	b.n	80069dc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	68db      	ldr	r3, [r3, #12]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d023      	beq.n	80069aa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006962:	4b6f      	ldr	r3, [pc, #444]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4a6e      	ldr	r2, [pc, #440]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006968:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800696c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800696e:	f7fe f819 	bl	80049a4 <HAL_GetTick>
 8006972:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006974:	e008      	b.n	8006988 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006976:	f7fe f815 	bl	80049a4 <HAL_GetTick>
 800697a:	4602      	mov	r2, r0
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	1ad3      	subs	r3, r2, r3
 8006980:	2b02      	cmp	r3, #2
 8006982:	d901      	bls.n	8006988 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006984:	2303      	movs	r3, #3
 8006986:	e21d      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006988:	4b65      	ldr	r3, [pc, #404]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006990:	2b00      	cmp	r3, #0
 8006992:	d0f0      	beq.n	8006976 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006994:	4b62      	ldr	r3, [pc, #392]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	691b      	ldr	r3, [r3, #16]
 80069a0:	061b      	lsls	r3, r3, #24
 80069a2:	495f      	ldr	r1, [pc, #380]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 80069a4:	4313      	orrs	r3, r2
 80069a6:	604b      	str	r3, [r1, #4]
 80069a8:	e018      	b.n	80069dc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80069aa:	4b5d      	ldr	r3, [pc, #372]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4a5c      	ldr	r2, [pc, #368]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 80069b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069b6:	f7fd fff5 	bl	80049a4 <HAL_GetTick>
 80069ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80069bc:	e008      	b.n	80069d0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069be:	f7fd fff1 	bl	80049a4 <HAL_GetTick>
 80069c2:	4602      	mov	r2, r0
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	1ad3      	subs	r3, r2, r3
 80069c8:	2b02      	cmp	r3, #2
 80069ca:	d901      	bls.n	80069d0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80069cc:	2303      	movs	r3, #3
 80069ce:	e1f9      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80069d0:	4b53      	ldr	r3, [pc, #332]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d1f0      	bne.n	80069be <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 0308 	and.w	r3, r3, #8
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d03c      	beq.n	8006a62 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	695b      	ldr	r3, [r3, #20]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d01c      	beq.n	8006a2a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069f0:	4b4b      	ldr	r3, [pc, #300]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 80069f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80069f6:	4a4a      	ldr	r2, [pc, #296]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 80069f8:	f043 0301 	orr.w	r3, r3, #1
 80069fc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a00:	f7fd ffd0 	bl	80049a4 <HAL_GetTick>
 8006a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006a06:	e008      	b.n	8006a1a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a08:	f7fd ffcc 	bl	80049a4 <HAL_GetTick>
 8006a0c:	4602      	mov	r2, r0
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	1ad3      	subs	r3, r2, r3
 8006a12:	2b02      	cmp	r3, #2
 8006a14:	d901      	bls.n	8006a1a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006a16:	2303      	movs	r3, #3
 8006a18:	e1d4      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006a1a:	4b41      	ldr	r3, [pc, #260]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006a1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a20:	f003 0302 	and.w	r3, r3, #2
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d0ef      	beq.n	8006a08 <HAL_RCC_OscConfig+0x3ec>
 8006a28:	e01b      	b.n	8006a62 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a2a:	4b3d      	ldr	r3, [pc, #244]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006a2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a30:	4a3b      	ldr	r2, [pc, #236]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006a32:	f023 0301 	bic.w	r3, r3, #1
 8006a36:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a3a:	f7fd ffb3 	bl	80049a4 <HAL_GetTick>
 8006a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006a40:	e008      	b.n	8006a54 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a42:	f7fd ffaf 	bl	80049a4 <HAL_GetTick>
 8006a46:	4602      	mov	r2, r0
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	1ad3      	subs	r3, r2, r3
 8006a4c:	2b02      	cmp	r3, #2
 8006a4e:	d901      	bls.n	8006a54 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006a50:	2303      	movs	r3, #3
 8006a52:	e1b7      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006a54:	4b32      	ldr	r3, [pc, #200]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006a56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a5a:	f003 0302 	and.w	r3, r3, #2
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d1ef      	bne.n	8006a42 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 0304 	and.w	r3, r3, #4
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	f000 80a6 	beq.w	8006bbc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a70:	2300      	movs	r3, #0
 8006a72:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006a74:	4b2a      	ldr	r3, [pc, #168]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d10d      	bne.n	8006a9c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a80:	4b27      	ldr	r3, [pc, #156]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006a82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a84:	4a26      	ldr	r2, [pc, #152]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006a86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a8c:	4b24      	ldr	r3, [pc, #144]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006a8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a94:	60bb      	str	r3, [r7, #8]
 8006a96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006a9c:	4b21      	ldr	r3, [pc, #132]	@ (8006b24 <HAL_RCC_OscConfig+0x508>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d118      	bne.n	8006ada <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006aa8:	4b1e      	ldr	r3, [pc, #120]	@ (8006b24 <HAL_RCC_OscConfig+0x508>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a1d      	ldr	r2, [pc, #116]	@ (8006b24 <HAL_RCC_OscConfig+0x508>)
 8006aae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ab2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ab4:	f7fd ff76 	bl	80049a4 <HAL_GetTick>
 8006ab8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006aba:	e008      	b.n	8006ace <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006abc:	f7fd ff72 	bl	80049a4 <HAL_GetTick>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	1ad3      	subs	r3, r2, r3
 8006ac6:	2b02      	cmp	r3, #2
 8006ac8:	d901      	bls.n	8006ace <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006aca:	2303      	movs	r3, #3
 8006acc:	e17a      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ace:	4b15      	ldr	r3, [pc, #84]	@ (8006b24 <HAL_RCC_OscConfig+0x508>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d0f0      	beq.n	8006abc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	689b      	ldr	r3, [r3, #8]
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d108      	bne.n	8006af4 <HAL_RCC_OscConfig+0x4d8>
 8006ae2:	4b0f      	ldr	r3, [pc, #60]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ae8:	4a0d      	ldr	r2, [pc, #52]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006aea:	f043 0301 	orr.w	r3, r3, #1
 8006aee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006af2:	e029      	b.n	8006b48 <HAL_RCC_OscConfig+0x52c>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	2b05      	cmp	r3, #5
 8006afa:	d115      	bne.n	8006b28 <HAL_RCC_OscConfig+0x50c>
 8006afc:	4b08      	ldr	r3, [pc, #32]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b02:	4a07      	ldr	r2, [pc, #28]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006b04:	f043 0304 	orr.w	r3, r3, #4
 8006b08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006b0c:	4b04      	ldr	r3, [pc, #16]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b12:	4a03      	ldr	r2, [pc, #12]	@ (8006b20 <HAL_RCC_OscConfig+0x504>)
 8006b14:	f043 0301 	orr.w	r3, r3, #1
 8006b18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006b1c:	e014      	b.n	8006b48 <HAL_RCC_OscConfig+0x52c>
 8006b1e:	bf00      	nop
 8006b20:	40021000 	.word	0x40021000
 8006b24:	40007000 	.word	0x40007000
 8006b28:	4b9c      	ldr	r3, [pc, #624]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b2e:	4a9b      	ldr	r2, [pc, #620]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006b30:	f023 0301 	bic.w	r3, r3, #1
 8006b34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006b38:	4b98      	ldr	r3, [pc, #608]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b3e:	4a97      	ldr	r2, [pc, #604]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006b40:	f023 0304 	bic.w	r3, r3, #4
 8006b44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d016      	beq.n	8006b7e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b50:	f7fd ff28 	bl	80049a4 <HAL_GetTick>
 8006b54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b56:	e00a      	b.n	8006b6e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b58:	f7fd ff24 	bl	80049a4 <HAL_GetTick>
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	1ad3      	subs	r3, r2, r3
 8006b62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d901      	bls.n	8006b6e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006b6a:	2303      	movs	r3, #3
 8006b6c:	e12a      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b6e:	4b8b      	ldr	r3, [pc, #556]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006b70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b74:	f003 0302 	and.w	r3, r3, #2
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d0ed      	beq.n	8006b58 <HAL_RCC_OscConfig+0x53c>
 8006b7c:	e015      	b.n	8006baa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b7e:	f7fd ff11 	bl	80049a4 <HAL_GetTick>
 8006b82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006b84:	e00a      	b.n	8006b9c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b86:	f7fd ff0d 	bl	80049a4 <HAL_GetTick>
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	1ad3      	subs	r3, r2, r3
 8006b90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d901      	bls.n	8006b9c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006b98:	2303      	movs	r3, #3
 8006b9a:	e113      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006b9c:	4b7f      	ldr	r3, [pc, #508]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ba2:	f003 0302 	and.w	r3, r3, #2
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d1ed      	bne.n	8006b86 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006baa:	7ffb      	ldrb	r3, [r7, #31]
 8006bac:	2b01      	cmp	r3, #1
 8006bae:	d105      	bne.n	8006bbc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006bb0:	4b7a      	ldr	r3, [pc, #488]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006bb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bb4:	4a79      	ldr	r2, [pc, #484]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006bb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006bba:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	f000 80fe 	beq.w	8006dc2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bca:	2b02      	cmp	r3, #2
 8006bcc:	f040 80d0 	bne.w	8006d70 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006bd0:	4b72      	ldr	r3, [pc, #456]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006bd2:	68db      	ldr	r3, [r3, #12]
 8006bd4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	f003 0203 	and.w	r2, r3, #3
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d130      	bne.n	8006c46 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bee:	3b01      	subs	r3, #1
 8006bf0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bf2:	429a      	cmp	r2, r3
 8006bf4:	d127      	bne.n	8006c46 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c00:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006c02:	429a      	cmp	r2, r3
 8006c04:	d11f      	bne.n	8006c46 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c0c:	687a      	ldr	r2, [r7, #4]
 8006c0e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006c10:	2a07      	cmp	r2, #7
 8006c12:	bf14      	ite	ne
 8006c14:	2201      	movne	r2, #1
 8006c16:	2200      	moveq	r2, #0
 8006c18:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d113      	bne.n	8006c46 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c28:	085b      	lsrs	r3, r3, #1
 8006c2a:	3b01      	subs	r3, #1
 8006c2c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d109      	bne.n	8006c46 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c3c:	085b      	lsrs	r3, r3, #1
 8006c3e:	3b01      	subs	r3, #1
 8006c40:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006c42:	429a      	cmp	r2, r3
 8006c44:	d06e      	beq.n	8006d24 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006c46:	69bb      	ldr	r3, [r7, #24]
 8006c48:	2b0c      	cmp	r3, #12
 8006c4a:	d069      	beq.n	8006d20 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006c4c:	4b53      	ldr	r3, [pc, #332]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d105      	bne.n	8006c64 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006c58:	4b50      	ldr	r3, [pc, #320]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d001      	beq.n	8006c68 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8006c64:	2301      	movs	r3, #1
 8006c66:	e0ad      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006c68:	4b4c      	ldr	r3, [pc, #304]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a4b      	ldr	r2, [pc, #300]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006c6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c72:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006c74:	f7fd fe96 	bl	80049a4 <HAL_GetTick>
 8006c78:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c7a:	e008      	b.n	8006c8e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c7c:	f7fd fe92 	bl	80049a4 <HAL_GetTick>
 8006c80:	4602      	mov	r2, r0
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	1ad3      	subs	r3, r2, r3
 8006c86:	2b02      	cmp	r3, #2
 8006c88:	d901      	bls.n	8006c8e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8006c8a:	2303      	movs	r3, #3
 8006c8c:	e09a      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006c8e:	4b43      	ldr	r3, [pc, #268]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d1f0      	bne.n	8006c7c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c9a:	4b40      	ldr	r3, [pc, #256]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006c9c:	68da      	ldr	r2, [r3, #12]
 8006c9e:	4b40      	ldr	r3, [pc, #256]	@ (8006da0 <HAL_RCC_OscConfig+0x784>)
 8006ca0:	4013      	ands	r3, r2
 8006ca2:	687a      	ldr	r2, [r7, #4]
 8006ca4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006caa:	3a01      	subs	r2, #1
 8006cac:	0112      	lsls	r2, r2, #4
 8006cae:	4311      	orrs	r1, r2
 8006cb0:	687a      	ldr	r2, [r7, #4]
 8006cb2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006cb4:	0212      	lsls	r2, r2, #8
 8006cb6:	4311      	orrs	r1, r2
 8006cb8:	687a      	ldr	r2, [r7, #4]
 8006cba:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006cbc:	0852      	lsrs	r2, r2, #1
 8006cbe:	3a01      	subs	r2, #1
 8006cc0:	0552      	lsls	r2, r2, #21
 8006cc2:	4311      	orrs	r1, r2
 8006cc4:	687a      	ldr	r2, [r7, #4]
 8006cc6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006cc8:	0852      	lsrs	r2, r2, #1
 8006cca:	3a01      	subs	r2, #1
 8006ccc:	0652      	lsls	r2, r2, #25
 8006cce:	4311      	orrs	r1, r2
 8006cd0:	687a      	ldr	r2, [r7, #4]
 8006cd2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006cd4:	0912      	lsrs	r2, r2, #4
 8006cd6:	0452      	lsls	r2, r2, #17
 8006cd8:	430a      	orrs	r2, r1
 8006cda:	4930      	ldr	r1, [pc, #192]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006ce0:	4b2e      	ldr	r3, [pc, #184]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a2d      	ldr	r2, [pc, #180]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006ce6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006cea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006cec:	4b2b      	ldr	r3, [pc, #172]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	4a2a      	ldr	r2, [pc, #168]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006cf2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006cf6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006cf8:	f7fd fe54 	bl	80049a4 <HAL_GetTick>
 8006cfc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006cfe:	e008      	b.n	8006d12 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d00:	f7fd fe50 	bl	80049a4 <HAL_GetTick>
 8006d04:	4602      	mov	r2, r0
 8006d06:	693b      	ldr	r3, [r7, #16]
 8006d08:	1ad3      	subs	r3, r2, r3
 8006d0a:	2b02      	cmp	r3, #2
 8006d0c:	d901      	bls.n	8006d12 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8006d0e:	2303      	movs	r3, #3
 8006d10:	e058      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d12:	4b22      	ldr	r3, [pc, #136]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d0f0      	beq.n	8006d00 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006d1e:	e050      	b.n	8006dc2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006d20:	2301      	movs	r3, #1
 8006d22:	e04f      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d24:	4b1d      	ldr	r3, [pc, #116]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d148      	bne.n	8006dc2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006d30:	4b1a      	ldr	r3, [pc, #104]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a19      	ldr	r2, [pc, #100]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006d36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006d3a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006d3c:	4b17      	ldr	r3, [pc, #92]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006d3e:	68db      	ldr	r3, [r3, #12]
 8006d40:	4a16      	ldr	r2, [pc, #88]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006d42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006d46:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006d48:	f7fd fe2c 	bl	80049a4 <HAL_GetTick>
 8006d4c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d4e:	e008      	b.n	8006d62 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d50:	f7fd fe28 	bl	80049a4 <HAL_GetTick>
 8006d54:	4602      	mov	r2, r0
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	1ad3      	subs	r3, r2, r3
 8006d5a:	2b02      	cmp	r3, #2
 8006d5c:	d901      	bls.n	8006d62 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8006d5e:	2303      	movs	r3, #3
 8006d60:	e030      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d62:	4b0e      	ldr	r3, [pc, #56]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d0f0      	beq.n	8006d50 <HAL_RCC_OscConfig+0x734>
 8006d6e:	e028      	b.n	8006dc2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006d70:	69bb      	ldr	r3, [r7, #24]
 8006d72:	2b0c      	cmp	r3, #12
 8006d74:	d023      	beq.n	8006dbe <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d76:	4b09      	ldr	r3, [pc, #36]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a08      	ldr	r2, [pc, #32]	@ (8006d9c <HAL_RCC_OscConfig+0x780>)
 8006d7c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006d80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d82:	f7fd fe0f 	bl	80049a4 <HAL_GetTick>
 8006d86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d88:	e00c      	b.n	8006da4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d8a:	f7fd fe0b 	bl	80049a4 <HAL_GetTick>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	1ad3      	subs	r3, r2, r3
 8006d94:	2b02      	cmp	r3, #2
 8006d96:	d905      	bls.n	8006da4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8006d98:	2303      	movs	r3, #3
 8006d9a:	e013      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
 8006d9c:	40021000 	.word	0x40021000
 8006da0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006da4:	4b09      	ldr	r3, [pc, #36]	@ (8006dcc <HAL_RCC_OscConfig+0x7b0>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d1ec      	bne.n	8006d8a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006db0:	4b06      	ldr	r3, [pc, #24]	@ (8006dcc <HAL_RCC_OscConfig+0x7b0>)
 8006db2:	68da      	ldr	r2, [r3, #12]
 8006db4:	4905      	ldr	r1, [pc, #20]	@ (8006dcc <HAL_RCC_OscConfig+0x7b0>)
 8006db6:	4b06      	ldr	r3, [pc, #24]	@ (8006dd0 <HAL_RCC_OscConfig+0x7b4>)
 8006db8:	4013      	ands	r3, r2
 8006dba:	60cb      	str	r3, [r1, #12]
 8006dbc:	e001      	b.n	8006dc2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e000      	b.n	8006dc4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8006dc2:	2300      	movs	r3, #0
}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	3720      	adds	r7, #32
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}
 8006dcc:	40021000 	.word	0x40021000
 8006dd0:	feeefffc 	.word	0xfeeefffc

08006dd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b084      	sub	sp, #16
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
 8006ddc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d101      	bne.n	8006de8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	e0e7      	b.n	8006fb8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006de8:	4b75      	ldr	r3, [pc, #468]	@ (8006fc0 <HAL_RCC_ClockConfig+0x1ec>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 0307 	and.w	r3, r3, #7
 8006df0:	683a      	ldr	r2, [r7, #0]
 8006df2:	429a      	cmp	r2, r3
 8006df4:	d910      	bls.n	8006e18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006df6:	4b72      	ldr	r3, [pc, #456]	@ (8006fc0 <HAL_RCC_ClockConfig+0x1ec>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f023 0207 	bic.w	r2, r3, #7
 8006dfe:	4970      	ldr	r1, [pc, #448]	@ (8006fc0 <HAL_RCC_ClockConfig+0x1ec>)
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e06:	4b6e      	ldr	r3, [pc, #440]	@ (8006fc0 <HAL_RCC_ClockConfig+0x1ec>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f003 0307 	and.w	r3, r3, #7
 8006e0e:	683a      	ldr	r2, [r7, #0]
 8006e10:	429a      	cmp	r2, r3
 8006e12:	d001      	beq.n	8006e18 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
 8006e16:	e0cf      	b.n	8006fb8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f003 0302 	and.w	r3, r3, #2
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d010      	beq.n	8006e46 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	689a      	ldr	r2, [r3, #8]
 8006e28:	4b66      	ldr	r3, [pc, #408]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006e30:	429a      	cmp	r2, r3
 8006e32:	d908      	bls.n	8006e46 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e34:	4b63      	ldr	r3, [pc, #396]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8006e36:	689b      	ldr	r3, [r3, #8]
 8006e38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	4960      	ldr	r1, [pc, #384]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8006e42:	4313      	orrs	r3, r2
 8006e44:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f003 0301 	and.w	r3, r3, #1
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d04c      	beq.n	8006eec <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	685b      	ldr	r3, [r3, #4]
 8006e56:	2b03      	cmp	r3, #3
 8006e58:	d107      	bne.n	8006e6a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e5a:	4b5a      	ldr	r3, [pc, #360]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d121      	bne.n	8006eaa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	e0a6      	b.n	8006fb8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	2b02      	cmp	r3, #2
 8006e70:	d107      	bne.n	8006e82 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e72:	4b54      	ldr	r3, [pc, #336]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d115      	bne.n	8006eaa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e09a      	b.n	8006fb8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d107      	bne.n	8006e9a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006e8a:	4b4e      	ldr	r3, [pc, #312]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f003 0302 	and.w	r3, r3, #2
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d109      	bne.n	8006eaa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006e96:	2301      	movs	r3, #1
 8006e98:	e08e      	b.n	8006fb8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006e9a:	4b4a      	ldr	r3, [pc, #296]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d101      	bne.n	8006eaa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	e086      	b.n	8006fb8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006eaa:	4b46      	ldr	r3, [pc, #280]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8006eac:	689b      	ldr	r3, [r3, #8]
 8006eae:	f023 0203 	bic.w	r2, r3, #3
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	4943      	ldr	r1, [pc, #268]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ebc:	f7fd fd72 	bl	80049a4 <HAL_GetTick>
 8006ec0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ec2:	e00a      	b.n	8006eda <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ec4:	f7fd fd6e 	bl	80049a4 <HAL_GetTick>
 8006ec8:	4602      	mov	r2, r0
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	1ad3      	subs	r3, r2, r3
 8006ece:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d901      	bls.n	8006eda <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006ed6:	2303      	movs	r3, #3
 8006ed8:	e06e      	b.n	8006fb8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006eda:	4b3a      	ldr	r3, [pc, #232]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	f003 020c 	and.w	r2, r3, #12
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	009b      	lsls	r3, r3, #2
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d1eb      	bne.n	8006ec4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f003 0302 	and.w	r3, r3, #2
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d010      	beq.n	8006f1a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	689a      	ldr	r2, [r3, #8]
 8006efc:	4b31      	ldr	r3, [pc, #196]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006f04:	429a      	cmp	r2, r3
 8006f06:	d208      	bcs.n	8006f1a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f08:	4b2e      	ldr	r3, [pc, #184]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	689b      	ldr	r3, [r3, #8]
 8006f14:	492b      	ldr	r1, [pc, #172]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8006f16:	4313      	orrs	r3, r2
 8006f18:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006f1a:	4b29      	ldr	r3, [pc, #164]	@ (8006fc0 <HAL_RCC_ClockConfig+0x1ec>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f003 0307 	and.w	r3, r3, #7
 8006f22:	683a      	ldr	r2, [r7, #0]
 8006f24:	429a      	cmp	r2, r3
 8006f26:	d210      	bcs.n	8006f4a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f28:	4b25      	ldr	r3, [pc, #148]	@ (8006fc0 <HAL_RCC_ClockConfig+0x1ec>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f023 0207 	bic.w	r2, r3, #7
 8006f30:	4923      	ldr	r1, [pc, #140]	@ (8006fc0 <HAL_RCC_ClockConfig+0x1ec>)
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	4313      	orrs	r3, r2
 8006f36:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f38:	4b21      	ldr	r3, [pc, #132]	@ (8006fc0 <HAL_RCC_ClockConfig+0x1ec>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f003 0307 	and.w	r3, r3, #7
 8006f40:	683a      	ldr	r2, [r7, #0]
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d001      	beq.n	8006f4a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006f46:	2301      	movs	r3, #1
 8006f48:	e036      	b.n	8006fb8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f003 0304 	and.w	r3, r3, #4
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d008      	beq.n	8006f68 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006f56:	4b1b      	ldr	r3, [pc, #108]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	68db      	ldr	r3, [r3, #12]
 8006f62:	4918      	ldr	r1, [pc, #96]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8006f64:	4313      	orrs	r3, r2
 8006f66:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f003 0308 	and.w	r3, r3, #8
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d009      	beq.n	8006f88 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006f74:	4b13      	ldr	r3, [pc, #76]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8006f76:	689b      	ldr	r3, [r3, #8]
 8006f78:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	691b      	ldr	r3, [r3, #16]
 8006f80:	00db      	lsls	r3, r3, #3
 8006f82:	4910      	ldr	r1, [pc, #64]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8006f84:	4313      	orrs	r3, r2
 8006f86:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006f88:	f000 f824 	bl	8006fd4 <HAL_RCC_GetSysClockFreq>
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8006fc4 <HAL_RCC_ClockConfig+0x1f0>)
 8006f90:	689b      	ldr	r3, [r3, #8]
 8006f92:	091b      	lsrs	r3, r3, #4
 8006f94:	f003 030f 	and.w	r3, r3, #15
 8006f98:	490b      	ldr	r1, [pc, #44]	@ (8006fc8 <HAL_RCC_ClockConfig+0x1f4>)
 8006f9a:	5ccb      	ldrb	r3, [r1, r3]
 8006f9c:	f003 031f 	and.w	r3, r3, #31
 8006fa0:	fa22 f303 	lsr.w	r3, r2, r3
 8006fa4:	4a09      	ldr	r2, [pc, #36]	@ (8006fcc <HAL_RCC_ClockConfig+0x1f8>)
 8006fa6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006fa8:	4b09      	ldr	r3, [pc, #36]	@ (8006fd0 <HAL_RCC_ClockConfig+0x1fc>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4618      	mov	r0, r3
 8006fae:	f7fb f9a9 	bl	8002304 <HAL_InitTick>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	72fb      	strb	r3, [r7, #11]

  return status;
 8006fb6:	7afb      	ldrb	r3, [r7, #11]
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	3710      	adds	r7, #16
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}
 8006fc0:	40022000 	.word	0x40022000
 8006fc4:	40021000 	.word	0x40021000
 8006fc8:	08015134 	.word	0x08015134
 8006fcc:	20000008 	.word	0x20000008
 8006fd0:	20000060 	.word	0x20000060

08006fd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b089      	sub	sp, #36	@ 0x24
 8006fd8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	61fb      	str	r3, [r7, #28]
 8006fde:	2300      	movs	r3, #0
 8006fe0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006fe2:	4b3e      	ldr	r3, [pc, #248]	@ (80070dc <HAL_RCC_GetSysClockFreq+0x108>)
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	f003 030c 	and.w	r3, r3, #12
 8006fea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006fec:	4b3b      	ldr	r3, [pc, #236]	@ (80070dc <HAL_RCC_GetSysClockFreq+0x108>)
 8006fee:	68db      	ldr	r3, [r3, #12]
 8006ff0:	f003 0303 	and.w	r3, r3, #3
 8006ff4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d005      	beq.n	8007008 <HAL_RCC_GetSysClockFreq+0x34>
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	2b0c      	cmp	r3, #12
 8007000:	d121      	bne.n	8007046 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	2b01      	cmp	r3, #1
 8007006:	d11e      	bne.n	8007046 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007008:	4b34      	ldr	r3, [pc, #208]	@ (80070dc <HAL_RCC_GetSysClockFreq+0x108>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f003 0308 	and.w	r3, r3, #8
 8007010:	2b00      	cmp	r3, #0
 8007012:	d107      	bne.n	8007024 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007014:	4b31      	ldr	r3, [pc, #196]	@ (80070dc <HAL_RCC_GetSysClockFreq+0x108>)
 8007016:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800701a:	0a1b      	lsrs	r3, r3, #8
 800701c:	f003 030f 	and.w	r3, r3, #15
 8007020:	61fb      	str	r3, [r7, #28]
 8007022:	e005      	b.n	8007030 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007024:	4b2d      	ldr	r3, [pc, #180]	@ (80070dc <HAL_RCC_GetSysClockFreq+0x108>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	091b      	lsrs	r3, r3, #4
 800702a:	f003 030f 	and.w	r3, r3, #15
 800702e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007030:	4a2b      	ldr	r2, [pc, #172]	@ (80070e0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007032:	69fb      	ldr	r3, [r7, #28]
 8007034:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007038:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800703a:	693b      	ldr	r3, [r7, #16]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d10d      	bne.n	800705c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007040:	69fb      	ldr	r3, [r7, #28]
 8007042:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007044:	e00a      	b.n	800705c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007046:	693b      	ldr	r3, [r7, #16]
 8007048:	2b04      	cmp	r3, #4
 800704a:	d102      	bne.n	8007052 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800704c:	4b25      	ldr	r3, [pc, #148]	@ (80070e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800704e:	61bb      	str	r3, [r7, #24]
 8007050:	e004      	b.n	800705c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	2b08      	cmp	r3, #8
 8007056:	d101      	bne.n	800705c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007058:	4b23      	ldr	r3, [pc, #140]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x114>)
 800705a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	2b0c      	cmp	r3, #12
 8007060:	d134      	bne.n	80070cc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007062:	4b1e      	ldr	r3, [pc, #120]	@ (80070dc <HAL_RCC_GetSysClockFreq+0x108>)
 8007064:	68db      	ldr	r3, [r3, #12]
 8007066:	f003 0303 	and.w	r3, r3, #3
 800706a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	2b02      	cmp	r3, #2
 8007070:	d003      	beq.n	800707a <HAL_RCC_GetSysClockFreq+0xa6>
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	2b03      	cmp	r3, #3
 8007076:	d003      	beq.n	8007080 <HAL_RCC_GetSysClockFreq+0xac>
 8007078:	e005      	b.n	8007086 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800707a:	4b1a      	ldr	r3, [pc, #104]	@ (80070e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800707c:	617b      	str	r3, [r7, #20]
      break;
 800707e:	e005      	b.n	800708c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007080:	4b19      	ldr	r3, [pc, #100]	@ (80070e8 <HAL_RCC_GetSysClockFreq+0x114>)
 8007082:	617b      	str	r3, [r7, #20]
      break;
 8007084:	e002      	b.n	800708c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007086:	69fb      	ldr	r3, [r7, #28]
 8007088:	617b      	str	r3, [r7, #20]
      break;
 800708a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800708c:	4b13      	ldr	r3, [pc, #76]	@ (80070dc <HAL_RCC_GetSysClockFreq+0x108>)
 800708e:	68db      	ldr	r3, [r3, #12]
 8007090:	091b      	lsrs	r3, r3, #4
 8007092:	f003 0307 	and.w	r3, r3, #7
 8007096:	3301      	adds	r3, #1
 8007098:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800709a:	4b10      	ldr	r3, [pc, #64]	@ (80070dc <HAL_RCC_GetSysClockFreq+0x108>)
 800709c:	68db      	ldr	r3, [r3, #12]
 800709e:	0a1b      	lsrs	r3, r3, #8
 80070a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070a4:	697a      	ldr	r2, [r7, #20]
 80070a6:	fb03 f202 	mul.w	r2, r3, r2
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80070b0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80070b2:	4b0a      	ldr	r3, [pc, #40]	@ (80070dc <HAL_RCC_GetSysClockFreq+0x108>)
 80070b4:	68db      	ldr	r3, [r3, #12]
 80070b6:	0e5b      	lsrs	r3, r3, #25
 80070b8:	f003 0303 	and.w	r3, r3, #3
 80070bc:	3301      	adds	r3, #1
 80070be:	005b      	lsls	r3, r3, #1
 80070c0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80070c2:	697a      	ldr	r2, [r7, #20]
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80070ca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80070cc:	69bb      	ldr	r3, [r7, #24]
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3724      	adds	r7, #36	@ 0x24
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop
 80070dc:	40021000 	.word	0x40021000
 80070e0:	0801514c 	.word	0x0801514c
 80070e4:	00f42400 	.word	0x00f42400
 80070e8:	007a1200 	.word	0x007a1200

080070ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80070ec:	b480      	push	{r7}
 80070ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80070f0:	4b03      	ldr	r3, [pc, #12]	@ (8007100 <HAL_RCC_GetHCLKFreq+0x14>)
 80070f2:	681b      	ldr	r3, [r3, #0]
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	46bd      	mov	sp, r7
 80070f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fc:	4770      	bx	lr
 80070fe:	bf00      	nop
 8007100:	20000008 	.word	0x20000008

08007104 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007108:	f7ff fff0 	bl	80070ec <HAL_RCC_GetHCLKFreq>
 800710c:	4602      	mov	r2, r0
 800710e:	4b06      	ldr	r3, [pc, #24]	@ (8007128 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007110:	689b      	ldr	r3, [r3, #8]
 8007112:	0a1b      	lsrs	r3, r3, #8
 8007114:	f003 0307 	and.w	r3, r3, #7
 8007118:	4904      	ldr	r1, [pc, #16]	@ (800712c <HAL_RCC_GetPCLK1Freq+0x28>)
 800711a:	5ccb      	ldrb	r3, [r1, r3]
 800711c:	f003 031f 	and.w	r3, r3, #31
 8007120:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007124:	4618      	mov	r0, r3
 8007126:	bd80      	pop	{r7, pc}
 8007128:	40021000 	.word	0x40021000
 800712c:	08015144 	.word	0x08015144

08007130 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007134:	f7ff ffda 	bl	80070ec <HAL_RCC_GetHCLKFreq>
 8007138:	4602      	mov	r2, r0
 800713a:	4b06      	ldr	r3, [pc, #24]	@ (8007154 <HAL_RCC_GetPCLK2Freq+0x24>)
 800713c:	689b      	ldr	r3, [r3, #8]
 800713e:	0adb      	lsrs	r3, r3, #11
 8007140:	f003 0307 	and.w	r3, r3, #7
 8007144:	4904      	ldr	r1, [pc, #16]	@ (8007158 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007146:	5ccb      	ldrb	r3, [r1, r3]
 8007148:	f003 031f 	and.w	r3, r3, #31
 800714c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007150:	4618      	mov	r0, r3
 8007152:	bd80      	pop	{r7, pc}
 8007154:	40021000 	.word	0x40021000
 8007158:	08015144 	.word	0x08015144

0800715c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800715c:	b480      	push	{r7}
 800715e:	b083      	sub	sp, #12
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
 8007164:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	220f      	movs	r2, #15
 800716a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800716c:	4b12      	ldr	r3, [pc, #72]	@ (80071b8 <HAL_RCC_GetClockConfig+0x5c>)
 800716e:	689b      	ldr	r3, [r3, #8]
 8007170:	f003 0203 	and.w	r2, r3, #3
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8007178:	4b0f      	ldr	r3, [pc, #60]	@ (80071b8 <HAL_RCC_GetClockConfig+0x5c>)
 800717a:	689b      	ldr	r3, [r3, #8]
 800717c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8007184:	4b0c      	ldr	r3, [pc, #48]	@ (80071b8 <HAL_RCC_GetClockConfig+0x5c>)
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8007190:	4b09      	ldr	r3, [pc, #36]	@ (80071b8 <HAL_RCC_GetClockConfig+0x5c>)
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	08db      	lsrs	r3, r3, #3
 8007196:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800719e:	4b07      	ldr	r3, [pc, #28]	@ (80071bc <HAL_RCC_GetClockConfig+0x60>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f003 0207 	and.w	r2, r3, #7
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	601a      	str	r2, [r3, #0]
}
 80071aa:	bf00      	nop
 80071ac:	370c      	adds	r7, #12
 80071ae:	46bd      	mov	sp, r7
 80071b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b4:	4770      	bx	lr
 80071b6:	bf00      	nop
 80071b8:	40021000 	.word	0x40021000
 80071bc:	40022000 	.word	0x40022000

080071c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b086      	sub	sp, #24
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80071c8:	2300      	movs	r3, #0
 80071ca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80071cc:	4b2a      	ldr	r3, [pc, #168]	@ (8007278 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80071ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d003      	beq.n	80071e0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80071d8:	f7ff f8f0 	bl	80063bc <HAL_PWREx_GetVoltageRange>
 80071dc:	6178      	str	r0, [r7, #20]
 80071de:	e014      	b.n	800720a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80071e0:	4b25      	ldr	r3, [pc, #148]	@ (8007278 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80071e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071e4:	4a24      	ldr	r2, [pc, #144]	@ (8007278 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80071e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80071ec:	4b22      	ldr	r3, [pc, #136]	@ (8007278 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80071ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071f4:	60fb      	str	r3, [r7, #12]
 80071f6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80071f8:	f7ff f8e0 	bl	80063bc <HAL_PWREx_GetVoltageRange>
 80071fc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80071fe:	4b1e      	ldr	r3, [pc, #120]	@ (8007278 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007202:	4a1d      	ldr	r2, [pc, #116]	@ (8007278 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007204:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007208:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007210:	d10b      	bne.n	800722a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2b80      	cmp	r3, #128	@ 0x80
 8007216:	d919      	bls.n	800724c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2ba0      	cmp	r3, #160	@ 0xa0
 800721c:	d902      	bls.n	8007224 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800721e:	2302      	movs	r3, #2
 8007220:	613b      	str	r3, [r7, #16]
 8007222:	e013      	b.n	800724c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007224:	2301      	movs	r3, #1
 8007226:	613b      	str	r3, [r7, #16]
 8007228:	e010      	b.n	800724c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2b80      	cmp	r3, #128	@ 0x80
 800722e:	d902      	bls.n	8007236 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007230:	2303      	movs	r3, #3
 8007232:	613b      	str	r3, [r7, #16]
 8007234:	e00a      	b.n	800724c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2b80      	cmp	r3, #128	@ 0x80
 800723a:	d102      	bne.n	8007242 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800723c:	2302      	movs	r3, #2
 800723e:	613b      	str	r3, [r7, #16]
 8007240:	e004      	b.n	800724c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2b70      	cmp	r3, #112	@ 0x70
 8007246:	d101      	bne.n	800724c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007248:	2301      	movs	r3, #1
 800724a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800724c:	4b0b      	ldr	r3, [pc, #44]	@ (800727c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f023 0207 	bic.w	r2, r3, #7
 8007254:	4909      	ldr	r1, [pc, #36]	@ (800727c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007256:	693b      	ldr	r3, [r7, #16]
 8007258:	4313      	orrs	r3, r2
 800725a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800725c:	4b07      	ldr	r3, [pc, #28]	@ (800727c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f003 0307 	and.w	r3, r3, #7
 8007264:	693a      	ldr	r2, [r7, #16]
 8007266:	429a      	cmp	r2, r3
 8007268:	d001      	beq.n	800726e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	e000      	b.n	8007270 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800726e:	2300      	movs	r3, #0
}
 8007270:	4618      	mov	r0, r3
 8007272:	3718      	adds	r7, #24
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}
 8007278:	40021000 	.word	0x40021000
 800727c:	40022000 	.word	0x40022000

08007280 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b086      	sub	sp, #24
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007288:	2300      	movs	r3, #0
 800728a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800728c:	2300      	movs	r3, #0
 800728e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007298:	2b00      	cmp	r3, #0
 800729a:	d041      	beq.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80072a0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80072a4:	d02a      	beq.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80072a6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80072aa:	d824      	bhi.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80072ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80072b0:	d008      	beq.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80072b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80072b6:	d81e      	bhi.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d00a      	beq.n	80072d2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80072bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80072c0:	d010      	beq.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80072c2:	e018      	b.n	80072f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80072c4:	4b86      	ldr	r3, [pc, #536]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072c6:	68db      	ldr	r3, [r3, #12]
 80072c8:	4a85      	ldr	r2, [pc, #532]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80072ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072ce:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80072d0:	e015      	b.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	3304      	adds	r3, #4
 80072d6:	2100      	movs	r1, #0
 80072d8:	4618      	mov	r0, r3
 80072da:	f000 facb 	bl	8007874 <RCCEx_PLLSAI1_Config>
 80072de:	4603      	mov	r3, r0
 80072e0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80072e2:	e00c      	b.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	3320      	adds	r3, #32
 80072e8:	2100      	movs	r1, #0
 80072ea:	4618      	mov	r0, r3
 80072ec:	f000 fbb6 	bl	8007a5c <RCCEx_PLLSAI2_Config>
 80072f0:	4603      	mov	r3, r0
 80072f2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80072f4:	e003      	b.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80072f6:	2301      	movs	r3, #1
 80072f8:	74fb      	strb	r3, [r7, #19]
      break;
 80072fa:	e000      	b.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80072fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80072fe:	7cfb      	ldrb	r3, [r7, #19]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d10b      	bne.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007304:	4b76      	ldr	r3, [pc, #472]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800730a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007312:	4973      	ldr	r1, [pc, #460]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007314:	4313      	orrs	r3, r2
 8007316:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800731a:	e001      	b.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800731c:	7cfb      	ldrb	r3, [r7, #19]
 800731e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007328:	2b00      	cmp	r3, #0
 800732a:	d041      	beq.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007330:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007334:	d02a      	beq.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8007336:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800733a:	d824      	bhi.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800733c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007340:	d008      	beq.n	8007354 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007342:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007346:	d81e      	bhi.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007348:	2b00      	cmp	r3, #0
 800734a:	d00a      	beq.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800734c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007350:	d010      	beq.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007352:	e018      	b.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007354:	4b62      	ldr	r3, [pc, #392]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007356:	68db      	ldr	r3, [r3, #12]
 8007358:	4a61      	ldr	r2, [pc, #388]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800735a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800735e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007360:	e015      	b.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	3304      	adds	r3, #4
 8007366:	2100      	movs	r1, #0
 8007368:	4618      	mov	r0, r3
 800736a:	f000 fa83 	bl	8007874 <RCCEx_PLLSAI1_Config>
 800736e:	4603      	mov	r3, r0
 8007370:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007372:	e00c      	b.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	3320      	adds	r3, #32
 8007378:	2100      	movs	r1, #0
 800737a:	4618      	mov	r0, r3
 800737c:	f000 fb6e 	bl	8007a5c <RCCEx_PLLSAI2_Config>
 8007380:	4603      	mov	r3, r0
 8007382:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007384:	e003      	b.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007386:	2301      	movs	r3, #1
 8007388:	74fb      	strb	r3, [r7, #19]
      break;
 800738a:	e000      	b.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800738c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800738e:	7cfb      	ldrb	r3, [r7, #19]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d10b      	bne.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007394:	4b52      	ldr	r3, [pc, #328]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800739a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80073a2:	494f      	ldr	r1, [pc, #316]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80073a4:	4313      	orrs	r3, r2
 80073a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80073aa:	e001      	b.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073ac:	7cfb      	ldrb	r3, [r7, #19]
 80073ae:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	f000 80a0 	beq.w	80074fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80073be:	2300      	movs	r3, #0
 80073c0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80073c2:	4b47      	ldr	r3, [pc, #284]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80073c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d101      	bne.n	80073d2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80073ce:	2301      	movs	r3, #1
 80073d0:	e000      	b.n	80073d4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80073d2:	2300      	movs	r3, #0
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d00d      	beq.n	80073f4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80073d8:	4b41      	ldr	r3, [pc, #260]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80073da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073dc:	4a40      	ldr	r2, [pc, #256]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80073de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80073e4:	4b3e      	ldr	r3, [pc, #248]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80073e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073ec:	60bb      	str	r3, [r7, #8]
 80073ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80073f0:	2301      	movs	r3, #1
 80073f2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80073f4:	4b3b      	ldr	r3, [pc, #236]	@ (80074e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a3a      	ldr	r2, [pc, #232]	@ (80074e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80073fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007400:	f7fd fad0 	bl	80049a4 <HAL_GetTick>
 8007404:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007406:	e009      	b.n	800741c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007408:	f7fd facc 	bl	80049a4 <HAL_GetTick>
 800740c:	4602      	mov	r2, r0
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	1ad3      	subs	r3, r2, r3
 8007412:	2b02      	cmp	r3, #2
 8007414:	d902      	bls.n	800741c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8007416:	2303      	movs	r3, #3
 8007418:	74fb      	strb	r3, [r7, #19]
        break;
 800741a:	e005      	b.n	8007428 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800741c:	4b31      	ldr	r3, [pc, #196]	@ (80074e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007424:	2b00      	cmp	r3, #0
 8007426:	d0ef      	beq.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8007428:	7cfb      	ldrb	r3, [r7, #19]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d15c      	bne.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800742e:	4b2c      	ldr	r3, [pc, #176]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007430:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007434:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007438:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d01f      	beq.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007446:	697a      	ldr	r2, [r7, #20]
 8007448:	429a      	cmp	r2, r3
 800744a:	d019      	beq.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800744c:	4b24      	ldr	r3, [pc, #144]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800744e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007452:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007456:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007458:	4b21      	ldr	r3, [pc, #132]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800745a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800745e:	4a20      	ldr	r2, [pc, #128]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007460:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007464:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007468:	4b1d      	ldr	r3, [pc, #116]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800746a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800746e:	4a1c      	ldr	r2, [pc, #112]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007470:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007474:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007478:	4a19      	ldr	r2, [pc, #100]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	f003 0301 	and.w	r3, r3, #1
 8007486:	2b00      	cmp	r3, #0
 8007488:	d016      	beq.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800748a:	f7fd fa8b 	bl	80049a4 <HAL_GetTick>
 800748e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007490:	e00b      	b.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007492:	f7fd fa87 	bl	80049a4 <HAL_GetTick>
 8007496:	4602      	mov	r2, r0
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	1ad3      	subs	r3, r2, r3
 800749c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d902      	bls.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80074a4:	2303      	movs	r3, #3
 80074a6:	74fb      	strb	r3, [r7, #19]
            break;
 80074a8:	e006      	b.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80074aa:	4b0d      	ldr	r3, [pc, #52]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074b0:	f003 0302 	and.w	r3, r3, #2
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d0ec      	beq.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80074b8:	7cfb      	ldrb	r3, [r7, #19]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d10c      	bne.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80074be:	4b08      	ldr	r3, [pc, #32]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074ce:	4904      	ldr	r1, [pc, #16]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074d0:	4313      	orrs	r3, r2
 80074d2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80074d6:	e009      	b.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80074d8:	7cfb      	ldrb	r3, [r7, #19]
 80074da:	74bb      	strb	r3, [r7, #18]
 80074dc:	e006      	b.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80074de:	bf00      	nop
 80074e0:	40021000 	.word	0x40021000
 80074e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074e8:	7cfb      	ldrb	r3, [r7, #19]
 80074ea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80074ec:	7c7b      	ldrb	r3, [r7, #17]
 80074ee:	2b01      	cmp	r3, #1
 80074f0:	d105      	bne.n	80074fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80074f2:	4b9e      	ldr	r3, [pc, #632]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074f6:	4a9d      	ldr	r2, [pc, #628]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80074f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074fc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f003 0301 	and.w	r3, r3, #1
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00a      	beq.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800750a:	4b98      	ldr	r3, [pc, #608]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800750c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007510:	f023 0203 	bic.w	r2, r3, #3
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007518:	4994      	ldr	r1, [pc, #592]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800751a:	4313      	orrs	r3, r2
 800751c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f003 0302 	and.w	r3, r3, #2
 8007528:	2b00      	cmp	r3, #0
 800752a:	d00a      	beq.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800752c:	4b8f      	ldr	r3, [pc, #572]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800752e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007532:	f023 020c 	bic.w	r2, r3, #12
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800753a:	498c      	ldr	r1, [pc, #560]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800753c:	4313      	orrs	r3, r2
 800753e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f003 0304 	and.w	r3, r3, #4
 800754a:	2b00      	cmp	r3, #0
 800754c:	d00a      	beq.n	8007564 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800754e:	4b87      	ldr	r3, [pc, #540]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007550:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007554:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800755c:	4983      	ldr	r1, [pc, #524]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800755e:	4313      	orrs	r3, r2
 8007560:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f003 0308 	and.w	r3, r3, #8
 800756c:	2b00      	cmp	r3, #0
 800756e:	d00a      	beq.n	8007586 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007570:	4b7e      	ldr	r3, [pc, #504]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007572:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007576:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800757e:	497b      	ldr	r1, [pc, #492]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007580:	4313      	orrs	r3, r2
 8007582:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f003 0310 	and.w	r3, r3, #16
 800758e:	2b00      	cmp	r3, #0
 8007590:	d00a      	beq.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007592:	4b76      	ldr	r3, [pc, #472]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007594:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007598:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075a0:	4972      	ldr	r1, [pc, #456]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075a2:	4313      	orrs	r3, r2
 80075a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f003 0320 	and.w	r3, r3, #32
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d00a      	beq.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80075b4:	4b6d      	ldr	r3, [pc, #436]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075ba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80075c2:	496a      	ldr	r1, [pc, #424]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075c4:	4313      	orrs	r3, r2
 80075c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d00a      	beq.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80075d6:	4b65      	ldr	r3, [pc, #404]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075dc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80075e4:	4961      	ldr	r1, [pc, #388]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075e6:	4313      	orrs	r3, r2
 80075e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d00a      	beq.n	800760e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80075f8:	4b5c      	ldr	r3, [pc, #368]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80075fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007606:	4959      	ldr	r1, [pc, #356]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007608:	4313      	orrs	r3, r2
 800760a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007616:	2b00      	cmp	r3, #0
 8007618:	d00a      	beq.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800761a:	4b54      	ldr	r3, [pc, #336]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800761c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007620:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007628:	4950      	ldr	r1, [pc, #320]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800762a:	4313      	orrs	r3, r2
 800762c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007638:	2b00      	cmp	r3, #0
 800763a:	d00a      	beq.n	8007652 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800763c:	4b4b      	ldr	r3, [pc, #300]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800763e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007642:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800764a:	4948      	ldr	r1, [pc, #288]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800764c:	4313      	orrs	r3, r2
 800764e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800765a:	2b00      	cmp	r3, #0
 800765c:	d00a      	beq.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800765e:	4b43      	ldr	r3, [pc, #268]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007660:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007664:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800766c:	493f      	ldr	r1, [pc, #252]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800766e:	4313      	orrs	r3, r2
 8007670:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800767c:	2b00      	cmp	r3, #0
 800767e:	d028      	beq.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007680:	4b3a      	ldr	r3, [pc, #232]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007682:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007686:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800768e:	4937      	ldr	r1, [pc, #220]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007690:	4313      	orrs	r3, r2
 8007692:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800769a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800769e:	d106      	bne.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80076a0:	4b32      	ldr	r3, [pc, #200]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076a2:	68db      	ldr	r3, [r3, #12]
 80076a4:	4a31      	ldr	r2, [pc, #196]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80076aa:	60d3      	str	r3, [r2, #12]
 80076ac:	e011      	b.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80076b2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80076b6:	d10c      	bne.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	3304      	adds	r3, #4
 80076bc:	2101      	movs	r1, #1
 80076be:	4618      	mov	r0, r3
 80076c0:	f000 f8d8 	bl	8007874 <RCCEx_PLLSAI1_Config>
 80076c4:	4603      	mov	r3, r0
 80076c6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80076c8:	7cfb      	ldrb	r3, [r7, #19]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d001      	beq.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80076ce:	7cfb      	ldrb	r3, [r7, #19]
 80076d0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d028      	beq.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80076de:	4b23      	ldr	r3, [pc, #140]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076e4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076ec:	491f      	ldr	r1, [pc, #124]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076ee:	4313      	orrs	r3, r2
 80076f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80076fc:	d106      	bne.n	800770c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80076fe:	4b1b      	ldr	r3, [pc, #108]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007700:	68db      	ldr	r3, [r3, #12]
 8007702:	4a1a      	ldr	r2, [pc, #104]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007704:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007708:	60d3      	str	r3, [r2, #12]
 800770a:	e011      	b.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007710:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007714:	d10c      	bne.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	3304      	adds	r3, #4
 800771a:	2101      	movs	r1, #1
 800771c:	4618      	mov	r0, r3
 800771e:	f000 f8a9 	bl	8007874 <RCCEx_PLLSAI1_Config>
 8007722:	4603      	mov	r3, r0
 8007724:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007726:	7cfb      	ldrb	r3, [r7, #19]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d001      	beq.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800772c:	7cfb      	ldrb	r3, [r7, #19]
 800772e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007738:	2b00      	cmp	r3, #0
 800773a:	d02b      	beq.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800773c:	4b0b      	ldr	r3, [pc, #44]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800773e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007742:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800774a:	4908      	ldr	r1, [pc, #32]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800774c:	4313      	orrs	r3, r2
 800774e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007756:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800775a:	d109      	bne.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800775c:	4b03      	ldr	r3, [pc, #12]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800775e:	68db      	ldr	r3, [r3, #12]
 8007760:	4a02      	ldr	r2, [pc, #8]	@ (800776c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007762:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007766:	60d3      	str	r3, [r2, #12]
 8007768:	e014      	b.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800776a:	bf00      	nop
 800776c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007774:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007778:	d10c      	bne.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	3304      	adds	r3, #4
 800777e:	2101      	movs	r1, #1
 8007780:	4618      	mov	r0, r3
 8007782:	f000 f877 	bl	8007874 <RCCEx_PLLSAI1_Config>
 8007786:	4603      	mov	r3, r0
 8007788:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800778a:	7cfb      	ldrb	r3, [r7, #19]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d001      	beq.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8007790:	7cfb      	ldrb	r3, [r7, #19]
 8007792:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800779c:	2b00      	cmp	r3, #0
 800779e:	d02f      	beq.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80077a0:	4b2b      	ldr	r3, [pc, #172]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80077a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077a6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80077ae:	4928      	ldr	r1, [pc, #160]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80077b0:	4313      	orrs	r3, r2
 80077b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80077ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80077be:	d10d      	bne.n	80077dc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	3304      	adds	r3, #4
 80077c4:	2102      	movs	r1, #2
 80077c6:	4618      	mov	r0, r3
 80077c8:	f000 f854 	bl	8007874 <RCCEx_PLLSAI1_Config>
 80077cc:	4603      	mov	r3, r0
 80077ce:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80077d0:	7cfb      	ldrb	r3, [r7, #19]
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d014      	beq.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80077d6:	7cfb      	ldrb	r3, [r7, #19]
 80077d8:	74bb      	strb	r3, [r7, #18]
 80077da:	e011      	b.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80077e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077e4:	d10c      	bne.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	3320      	adds	r3, #32
 80077ea:	2102      	movs	r1, #2
 80077ec:	4618      	mov	r0, r3
 80077ee:	f000 f935 	bl	8007a5c <RCCEx_PLLSAI2_Config>
 80077f2:	4603      	mov	r3, r0
 80077f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80077f6:	7cfb      	ldrb	r3, [r7, #19]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d001      	beq.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80077fc:	7cfb      	ldrb	r3, [r7, #19]
 80077fe:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007808:	2b00      	cmp	r3, #0
 800780a:	d00a      	beq.n	8007822 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800780c:	4b10      	ldr	r3, [pc, #64]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800780e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007812:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800781a:	490d      	ldr	r1, [pc, #52]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800781c:	4313      	orrs	r3, r2
 800781e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800782a:	2b00      	cmp	r3, #0
 800782c:	d00b      	beq.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800782e:	4b08      	ldr	r3, [pc, #32]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007830:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007834:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800783e:	4904      	ldr	r1, [pc, #16]	@ (8007850 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007840:	4313      	orrs	r3, r2
 8007842:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007846:	7cbb      	ldrb	r3, [r7, #18]
}
 8007848:	4618      	mov	r0, r3
 800784a:	3718      	adds	r7, #24
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}
 8007850:	40021000 	.word	0x40021000

08007854 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8007854:	b480      	push	{r7}
 8007856:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8007858:	4b05      	ldr	r3, [pc, #20]	@ (8007870 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	4a04      	ldr	r2, [pc, #16]	@ (8007870 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800785e:	f043 0304 	orr.w	r3, r3, #4
 8007862:	6013      	str	r3, [r2, #0]
}
 8007864:	bf00      	nop
 8007866:	46bd      	mov	sp, r7
 8007868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786c:	4770      	bx	lr
 800786e:	bf00      	nop
 8007870:	40021000 	.word	0x40021000

08007874 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b084      	sub	sp, #16
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
 800787c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800787e:	2300      	movs	r3, #0
 8007880:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007882:	4b75      	ldr	r3, [pc, #468]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007884:	68db      	ldr	r3, [r3, #12]
 8007886:	f003 0303 	and.w	r3, r3, #3
 800788a:	2b00      	cmp	r3, #0
 800788c:	d018      	beq.n	80078c0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800788e:	4b72      	ldr	r3, [pc, #456]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007890:	68db      	ldr	r3, [r3, #12]
 8007892:	f003 0203 	and.w	r2, r3, #3
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	429a      	cmp	r2, r3
 800789c:	d10d      	bne.n	80078ba <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
       ||
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d009      	beq.n	80078ba <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80078a6:	4b6c      	ldr	r3, [pc, #432]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078a8:	68db      	ldr	r3, [r3, #12]
 80078aa:	091b      	lsrs	r3, r3, #4
 80078ac:	f003 0307 	and.w	r3, r3, #7
 80078b0:	1c5a      	adds	r2, r3, #1
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	685b      	ldr	r3, [r3, #4]
       ||
 80078b6:	429a      	cmp	r2, r3
 80078b8:	d047      	beq.n	800794a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80078ba:	2301      	movs	r3, #1
 80078bc:	73fb      	strb	r3, [r7, #15]
 80078be:	e044      	b.n	800794a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	2b03      	cmp	r3, #3
 80078c6:	d018      	beq.n	80078fa <RCCEx_PLLSAI1_Config+0x86>
 80078c8:	2b03      	cmp	r3, #3
 80078ca:	d825      	bhi.n	8007918 <RCCEx_PLLSAI1_Config+0xa4>
 80078cc:	2b01      	cmp	r3, #1
 80078ce:	d002      	beq.n	80078d6 <RCCEx_PLLSAI1_Config+0x62>
 80078d0:	2b02      	cmp	r3, #2
 80078d2:	d009      	beq.n	80078e8 <RCCEx_PLLSAI1_Config+0x74>
 80078d4:	e020      	b.n	8007918 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80078d6:	4b60      	ldr	r3, [pc, #384]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f003 0302 	and.w	r3, r3, #2
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d11d      	bne.n	800791e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80078e2:	2301      	movs	r3, #1
 80078e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80078e6:	e01a      	b.n	800791e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80078e8:	4b5b      	ldr	r3, [pc, #364]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d116      	bne.n	8007922 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80078f4:	2301      	movs	r3, #1
 80078f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80078f8:	e013      	b.n	8007922 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80078fa:	4b57      	ldr	r3, [pc, #348]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007902:	2b00      	cmp	r3, #0
 8007904:	d10f      	bne.n	8007926 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007906:	4b54      	ldr	r3, [pc, #336]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800790e:	2b00      	cmp	r3, #0
 8007910:	d109      	bne.n	8007926 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007912:	2301      	movs	r3, #1
 8007914:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007916:	e006      	b.n	8007926 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007918:	2301      	movs	r3, #1
 800791a:	73fb      	strb	r3, [r7, #15]
      break;
 800791c:	e004      	b.n	8007928 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800791e:	bf00      	nop
 8007920:	e002      	b.n	8007928 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007922:	bf00      	nop
 8007924:	e000      	b.n	8007928 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007926:	bf00      	nop
    }

    if(status == HAL_OK)
 8007928:	7bfb      	ldrb	r3, [r7, #15]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d10d      	bne.n	800794a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800792e:	4b4a      	ldr	r3, [pc, #296]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007930:	68db      	ldr	r3, [r3, #12]
 8007932:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6819      	ldr	r1, [r3, #0]
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	685b      	ldr	r3, [r3, #4]
 800793e:	3b01      	subs	r3, #1
 8007940:	011b      	lsls	r3, r3, #4
 8007942:	430b      	orrs	r3, r1
 8007944:	4944      	ldr	r1, [pc, #272]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007946:	4313      	orrs	r3, r2
 8007948:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800794a:	7bfb      	ldrb	r3, [r7, #15]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d17d      	bne.n	8007a4c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007950:	4b41      	ldr	r3, [pc, #260]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	4a40      	ldr	r2, [pc, #256]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007956:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800795a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800795c:	f7fd f822 	bl	80049a4 <HAL_GetTick>
 8007960:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007962:	e009      	b.n	8007978 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007964:	f7fd f81e 	bl	80049a4 <HAL_GetTick>
 8007968:	4602      	mov	r2, r0
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	1ad3      	subs	r3, r2, r3
 800796e:	2b02      	cmp	r3, #2
 8007970:	d902      	bls.n	8007978 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007972:	2303      	movs	r3, #3
 8007974:	73fb      	strb	r3, [r7, #15]
        break;
 8007976:	e005      	b.n	8007984 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007978:	4b37      	ldr	r3, [pc, #220]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007980:	2b00      	cmp	r3, #0
 8007982:	d1ef      	bne.n	8007964 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007984:	7bfb      	ldrb	r3, [r7, #15]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d160      	bne.n	8007a4c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d111      	bne.n	80079b4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007990:	4b31      	ldr	r3, [pc, #196]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007992:	691b      	ldr	r3, [r3, #16]
 8007994:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007998:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800799c:	687a      	ldr	r2, [r7, #4]
 800799e:	6892      	ldr	r2, [r2, #8]
 80079a0:	0211      	lsls	r1, r2, #8
 80079a2:	687a      	ldr	r2, [r7, #4]
 80079a4:	68d2      	ldr	r2, [r2, #12]
 80079a6:	0912      	lsrs	r2, r2, #4
 80079a8:	0452      	lsls	r2, r2, #17
 80079aa:	430a      	orrs	r2, r1
 80079ac:	492a      	ldr	r1, [pc, #168]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 80079ae:	4313      	orrs	r3, r2
 80079b0:	610b      	str	r3, [r1, #16]
 80079b2:	e027      	b.n	8007a04 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	2b01      	cmp	r3, #1
 80079b8:	d112      	bne.n	80079e0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80079ba:	4b27      	ldr	r3, [pc, #156]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 80079bc:	691b      	ldr	r3, [r3, #16]
 80079be:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80079c2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80079c6:	687a      	ldr	r2, [r7, #4]
 80079c8:	6892      	ldr	r2, [r2, #8]
 80079ca:	0211      	lsls	r1, r2, #8
 80079cc:	687a      	ldr	r2, [r7, #4]
 80079ce:	6912      	ldr	r2, [r2, #16]
 80079d0:	0852      	lsrs	r2, r2, #1
 80079d2:	3a01      	subs	r2, #1
 80079d4:	0552      	lsls	r2, r2, #21
 80079d6:	430a      	orrs	r2, r1
 80079d8:	491f      	ldr	r1, [pc, #124]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 80079da:	4313      	orrs	r3, r2
 80079dc:	610b      	str	r3, [r1, #16]
 80079de:	e011      	b.n	8007a04 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80079e0:	4b1d      	ldr	r3, [pc, #116]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 80079e2:	691b      	ldr	r3, [r3, #16]
 80079e4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80079e8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80079ec:	687a      	ldr	r2, [r7, #4]
 80079ee:	6892      	ldr	r2, [r2, #8]
 80079f0:	0211      	lsls	r1, r2, #8
 80079f2:	687a      	ldr	r2, [r7, #4]
 80079f4:	6952      	ldr	r2, [r2, #20]
 80079f6:	0852      	lsrs	r2, r2, #1
 80079f8:	3a01      	subs	r2, #1
 80079fa:	0652      	lsls	r2, r2, #25
 80079fc:	430a      	orrs	r2, r1
 80079fe:	4916      	ldr	r1, [pc, #88]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a00:	4313      	orrs	r3, r2
 8007a02:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007a04:	4b14      	ldr	r3, [pc, #80]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	4a13      	ldr	r2, [pc, #76]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a0a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007a0e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a10:	f7fc ffc8 	bl	80049a4 <HAL_GetTick>
 8007a14:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007a16:	e009      	b.n	8007a2c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007a18:	f7fc ffc4 	bl	80049a4 <HAL_GetTick>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	1ad3      	subs	r3, r2, r3
 8007a22:	2b02      	cmp	r3, #2
 8007a24:	d902      	bls.n	8007a2c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8007a26:	2303      	movs	r3, #3
 8007a28:	73fb      	strb	r3, [r7, #15]
          break;
 8007a2a:	e005      	b.n	8007a38 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d0ef      	beq.n	8007a18 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8007a38:	7bfb      	ldrb	r3, [r7, #15]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d106      	bne.n	8007a4c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007a3e:	4b06      	ldr	r3, [pc, #24]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a40:	691a      	ldr	r2, [r3, #16]
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	699b      	ldr	r3, [r3, #24]
 8007a46:	4904      	ldr	r1, [pc, #16]	@ (8007a58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007a4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3710      	adds	r7, #16
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}
 8007a56:	bf00      	nop
 8007a58:	40021000 	.word	0x40021000

08007a5c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b084      	sub	sp, #16
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
 8007a64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007a66:	2300      	movs	r3, #0
 8007a68:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007a6a:	4b6a      	ldr	r3, [pc, #424]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a6c:	68db      	ldr	r3, [r3, #12]
 8007a6e:	f003 0303 	and.w	r3, r3, #3
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d018      	beq.n	8007aa8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007a76:	4b67      	ldr	r3, [pc, #412]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a78:	68db      	ldr	r3, [r3, #12]
 8007a7a:	f003 0203 	and.w	r2, r3, #3
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	429a      	cmp	r2, r3
 8007a84:	d10d      	bne.n	8007aa2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
       ||
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d009      	beq.n	8007aa2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8007a8e:	4b61      	ldr	r3, [pc, #388]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007a90:	68db      	ldr	r3, [r3, #12]
 8007a92:	091b      	lsrs	r3, r3, #4
 8007a94:	f003 0307 	and.w	r3, r3, #7
 8007a98:	1c5a      	adds	r2, r3, #1
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	685b      	ldr	r3, [r3, #4]
       ||
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	d047      	beq.n	8007b32 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	73fb      	strb	r3, [r7, #15]
 8007aa6:	e044      	b.n	8007b32 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	2b03      	cmp	r3, #3
 8007aae:	d018      	beq.n	8007ae2 <RCCEx_PLLSAI2_Config+0x86>
 8007ab0:	2b03      	cmp	r3, #3
 8007ab2:	d825      	bhi.n	8007b00 <RCCEx_PLLSAI2_Config+0xa4>
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	d002      	beq.n	8007abe <RCCEx_PLLSAI2_Config+0x62>
 8007ab8:	2b02      	cmp	r3, #2
 8007aba:	d009      	beq.n	8007ad0 <RCCEx_PLLSAI2_Config+0x74>
 8007abc:	e020      	b.n	8007b00 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007abe:	4b55      	ldr	r3, [pc, #340]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f003 0302 	and.w	r3, r3, #2
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d11d      	bne.n	8007b06 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8007aca:	2301      	movs	r3, #1
 8007acc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007ace:	e01a      	b.n	8007b06 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007ad0:	4b50      	ldr	r3, [pc, #320]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d116      	bne.n	8007b0a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8007adc:	2301      	movs	r3, #1
 8007ade:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007ae0:	e013      	b.n	8007b0a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007ae2:	4b4c      	ldr	r3, [pc, #304]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d10f      	bne.n	8007b0e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007aee:	4b49      	ldr	r3, [pc, #292]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d109      	bne.n	8007b0e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8007afa:	2301      	movs	r3, #1
 8007afc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007afe:	e006      	b.n	8007b0e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007b00:	2301      	movs	r3, #1
 8007b02:	73fb      	strb	r3, [r7, #15]
      break;
 8007b04:	e004      	b.n	8007b10 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007b06:	bf00      	nop
 8007b08:	e002      	b.n	8007b10 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007b0a:	bf00      	nop
 8007b0c:	e000      	b.n	8007b10 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007b0e:	bf00      	nop
    }

    if(status == HAL_OK)
 8007b10:	7bfb      	ldrb	r3, [r7, #15]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d10d      	bne.n	8007b32 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007b16:	4b3f      	ldr	r3, [pc, #252]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007b18:	68db      	ldr	r3, [r3, #12]
 8007b1a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6819      	ldr	r1, [r3, #0]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	3b01      	subs	r3, #1
 8007b28:	011b      	lsls	r3, r3, #4
 8007b2a:	430b      	orrs	r3, r1
 8007b2c:	4939      	ldr	r1, [pc, #228]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007b32:	7bfb      	ldrb	r3, [r7, #15]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d167      	bne.n	8007c08 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007b38:	4b36      	ldr	r3, [pc, #216]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	4a35      	ldr	r2, [pc, #212]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007b3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b44:	f7fc ff2e 	bl	80049a4 <HAL_GetTick>
 8007b48:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007b4a:	e009      	b.n	8007b60 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007b4c:	f7fc ff2a 	bl	80049a4 <HAL_GetTick>
 8007b50:	4602      	mov	r2, r0
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	1ad3      	subs	r3, r2, r3
 8007b56:	2b02      	cmp	r3, #2
 8007b58:	d902      	bls.n	8007b60 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007b5a:	2303      	movs	r3, #3
 8007b5c:	73fb      	strb	r3, [r7, #15]
        break;
 8007b5e:	e005      	b.n	8007b6c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007b60:	4b2c      	ldr	r3, [pc, #176]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d1ef      	bne.n	8007b4c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007b6c:	7bfb      	ldrb	r3, [r7, #15]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d14a      	bne.n	8007c08 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d111      	bne.n	8007b9c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007b78:	4b26      	ldr	r3, [pc, #152]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007b7a:	695b      	ldr	r3, [r3, #20]
 8007b7c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8007b80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b84:	687a      	ldr	r2, [r7, #4]
 8007b86:	6892      	ldr	r2, [r2, #8]
 8007b88:	0211      	lsls	r1, r2, #8
 8007b8a:	687a      	ldr	r2, [r7, #4]
 8007b8c:	68d2      	ldr	r2, [r2, #12]
 8007b8e:	0912      	lsrs	r2, r2, #4
 8007b90:	0452      	lsls	r2, r2, #17
 8007b92:	430a      	orrs	r2, r1
 8007b94:	491f      	ldr	r1, [pc, #124]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007b96:	4313      	orrs	r3, r2
 8007b98:	614b      	str	r3, [r1, #20]
 8007b9a:	e011      	b.n	8007bc0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007b9c:	4b1d      	ldr	r3, [pc, #116]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007b9e:	695b      	ldr	r3, [r3, #20]
 8007ba0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007ba4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007ba8:	687a      	ldr	r2, [r7, #4]
 8007baa:	6892      	ldr	r2, [r2, #8]
 8007bac:	0211      	lsls	r1, r2, #8
 8007bae:	687a      	ldr	r2, [r7, #4]
 8007bb0:	6912      	ldr	r2, [r2, #16]
 8007bb2:	0852      	lsrs	r2, r2, #1
 8007bb4:	3a01      	subs	r2, #1
 8007bb6:	0652      	lsls	r2, r2, #25
 8007bb8:	430a      	orrs	r2, r1
 8007bba:	4916      	ldr	r1, [pc, #88]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007bc0:	4b14      	ldr	r3, [pc, #80]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4a13      	ldr	r2, [pc, #76]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007bc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bcc:	f7fc feea 	bl	80049a4 <HAL_GetTick>
 8007bd0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007bd2:	e009      	b.n	8007be8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007bd4:	f7fc fee6 	bl	80049a4 <HAL_GetTick>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	1ad3      	subs	r3, r2, r3
 8007bde:	2b02      	cmp	r3, #2
 8007be0:	d902      	bls.n	8007be8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8007be2:	2303      	movs	r3, #3
 8007be4:	73fb      	strb	r3, [r7, #15]
          break;
 8007be6:	e005      	b.n	8007bf4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007be8:	4b0a      	ldr	r3, [pc, #40]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d0ef      	beq.n	8007bd4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8007bf4:	7bfb      	ldrb	r3, [r7, #15]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d106      	bne.n	8007c08 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007bfa:	4b06      	ldr	r3, [pc, #24]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007bfc:	695a      	ldr	r2, [r3, #20]
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	695b      	ldr	r3, [r3, #20]
 8007c02:	4904      	ldr	r1, [pc, #16]	@ (8007c14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c04:	4313      	orrs	r3, r2
 8007c06:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3710      	adds	r7, #16
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	40021000 	.word	0x40021000

08007c18 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b084      	sub	sp, #16
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d079      	beq.n	8007d1e <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007c30:	b2db      	uxtb	r3, r3
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d106      	bne.n	8007c44 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8007c3e:	6878      	ldr	r0, [r7, #4]
 8007c40:	f7fa f978 	bl	8001f34 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2202      	movs	r2, #2
 8007c48:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    /* Check whether the calendar needs to be initialized and the RTC mode is not 'binary only' */
    if ((__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U) && (__HAL_RTC_GET_BINARY_MODE(hrtc) != RTC_BINARY_ONLY))
    {
#else
    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	68db      	ldr	r3, [r3, #12]
 8007c52:	f003 0310 	and.w	r3, r3, #16
 8007c56:	2b10      	cmp	r3, #16
 8007c58:	d058      	beq.n	8007d0c <HAL_RTC_Init+0xf4>
    {
#endif /* STM32L412xx || STM32L422xx || STM32L4P5xx || STM32L4Q5xx */
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	22ca      	movs	r2, #202	@ 0xca
 8007c60:	625a      	str	r2, [r3, #36]	@ 0x24
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	2253      	movs	r2, #83	@ 0x53
 8007c68:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f000 fbd0 	bl	8008410 <RTC_EnterInitMode>
 8007c70:	4603      	mov	r3, r0
 8007c72:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8007c74:	7bfb      	ldrb	r3, [r7, #15]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d127      	bne.n	8007cca <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	689b      	ldr	r3, [r3, #8]
 8007c80:	687a      	ldr	r2, [r7, #4]
 8007c82:	6812      	ldr	r2, [r2, #0]
 8007c84:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8007c88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c8c:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	6899      	ldr	r1, [r3, #8]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	685a      	ldr	r2, [r3, #4]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	691b      	ldr	r3, [r3, #16]
 8007c9c:	431a      	orrs	r2, r3
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	699b      	ldr	r3, [r3, #24]
 8007ca2:	431a      	orrs	r2, r3
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	430a      	orrs	r2, r1
 8007caa:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	687a      	ldr	r2, [r7, #4]
 8007cb2:	68d2      	ldr	r2, [r2, #12]
 8007cb4:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	6919      	ldr	r1, [r3, #16]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	041a      	lsls	r2, r3, #16
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	430a      	orrs	r2, r1
 8007cc8:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007cca:	6878      	ldr	r0, [r7, #4]
 8007ccc:	f000 fbd4 	bl	8008478 <RTC_ExitInitMode>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8007cd4:	7bfb      	ldrb	r3, [r7, #15]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d113      	bne.n	8007d02 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f022 0203 	bic.w	r2, r2, #3
 8007ce8:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	69da      	ldr	r2, [r3, #28]
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	695b      	ldr	r3, [r3, #20]
 8007cf8:	431a      	orrs	r2, r3
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	430a      	orrs	r2, r1
 8007d00:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	22ff      	movs	r2, #255	@ 0xff
 8007d08:	625a      	str	r2, [r3, #36]	@ 0x24
 8007d0a:	e001      	b.n	8007d10 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8007d10:	7bfb      	ldrb	r3, [r7, #15]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d103      	bne.n	8007d1e <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2201      	movs	r2, #1
 8007d1a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 8007d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d20:	4618      	mov	r0, r3
 8007d22:	3710      	adds	r7, #16
 8007d24:	46bd      	mov	sp, r7
 8007d26:	bd80      	pop	{r7, pc}

08007d28 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007d28:	b590      	push	{r4, r7, lr}
 8007d2a:	b087      	sub	sp, #28
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	60f8      	str	r0, [r7, #12]
 8007d30:	60b9      	str	r1, [r7, #8]
 8007d32:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d101      	bne.n	8007d42 <HAL_RTC_SetTime+0x1a>
 8007d3e:	2302      	movs	r3, #2
 8007d40:	e08b      	b.n	8007e5a <HAL_RTC_SetTime+0x132>
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2201      	movs	r2, #1
 8007d46:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2202      	movs	r2, #2
 8007d4e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	22ca      	movs	r2, #202	@ 0xca
 8007d58:	625a      	str	r2, [r3, #36]	@ 0x24
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	2253      	movs	r2, #83	@ 0x53
 8007d60:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007d62:	68f8      	ldr	r0, [r7, #12]
 8007d64:	f000 fb54 	bl	8008410 <RTC_EnterInitMode>
 8007d68:	4603      	mov	r3, r0
 8007d6a:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8007d6c:	7cfb      	ldrb	r3, [r7, #19]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d163      	bne.n	8007e3a <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d126      	bne.n	8007dc6 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	689b      	ldr	r3, [r3, #8]
 8007d7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d102      	bne.n	8007d8c <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	2200      	movs	r2, #0
 8007d8a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	781b      	ldrb	r3, [r3, #0]
 8007d90:	4618      	mov	r0, r3
 8007d92:	f000 fbaf 	bl	80084f4 <RTC_ByteToBcd2>
 8007d96:	4603      	mov	r3, r0
 8007d98:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	785b      	ldrb	r3, [r3, #1]
 8007d9e:	4618      	mov	r0, r3
 8007da0:	f000 fba8 	bl	80084f4 <RTC_ByteToBcd2>
 8007da4:	4603      	mov	r3, r0
 8007da6:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007da8:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	789b      	ldrb	r3, [r3, #2]
 8007dae:	4618      	mov	r0, r3
 8007db0:	f000 fba0 	bl	80084f4 <RTC_ByteToBcd2>
 8007db4:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007db6:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	78db      	ldrb	r3, [r3, #3]
 8007dbe:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	617b      	str	r3, [r7, #20]
 8007dc4:	e018      	b.n	8007df8 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	689b      	ldr	r3, [r3, #8]
 8007dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d102      	bne.n	8007dda <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	781b      	ldrb	r3, [r3, #0]
 8007dde:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	785b      	ldrb	r3, [r3, #1]
 8007de4:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007de6:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8007de8:	68ba      	ldr	r2, [r7, #8]
 8007dea:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007dec:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	78db      	ldrb	r3, [r3, #3]
 8007df2:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007df4:	4313      	orrs	r3, r2
 8007df6:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681a      	ldr	r2, [r3, #0]
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8007e02:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007e06:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	689a      	ldr	r2, [r3, #8]
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007e16:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	6899      	ldr	r1, [r3, #8]
 8007e1e:	68bb      	ldr	r3, [r7, #8]
 8007e20:	68da      	ldr	r2, [r3, #12]
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	691b      	ldr	r3, [r3, #16]
 8007e26:	431a      	orrs	r2, r3
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	430a      	orrs	r2, r1
 8007e2e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007e30:	68f8      	ldr	r0, [r7, #12]
 8007e32:	f000 fb21 	bl	8008478 <RTC_ExitInitMode>
 8007e36:	4603      	mov	r3, r0
 8007e38:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	22ff      	movs	r2, #255	@ 0xff
 8007e40:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8007e42:	7cfb      	ldrb	r3, [r7, #19]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d103      	bne.n	8007e50 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	2200      	movs	r2, #0
 8007e54:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8007e58:	7cfb      	ldrb	r3, [r7, #19]
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	371c      	adds	r7, #28
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd90      	pop	{r4, r7, pc}

08007e62 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007e62:	b580      	push	{r7, lr}
 8007e64:	b086      	sub	sp, #24
 8007e66:	af00      	add	r7, sp, #0
 8007e68:	60f8      	str	r0, [r7, #12]
 8007e6a:	60b9      	str	r1, [r7, #8]
 8007e6c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	691b      	ldr	r3, [r3, #16]
 8007e7e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8007e90:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007e94:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8007e96:	697b      	ldr	r3, [r7, #20]
 8007e98:	0c1b      	lsrs	r3, r3, #16
 8007e9a:	b2db      	uxtb	r3, r3
 8007e9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ea0:	b2da      	uxtb	r2, r3
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	0a1b      	lsrs	r3, r3, #8
 8007eaa:	b2db      	uxtb	r3, r3
 8007eac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007eb0:	b2da      	uxtb	r2, r3
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	b2db      	uxtb	r3, r3
 8007eba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ebe:	b2da      	uxtb	r2, r3
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	0d9b      	lsrs	r3, r3, #22
 8007ec8:	b2db      	uxtb	r3, r3
 8007eca:	f003 0301 	and.w	r3, r3, #1
 8007ece:	b2da      	uxtb	r2, r3
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d11a      	bne.n	8007f10 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	781b      	ldrb	r3, [r3, #0]
 8007ede:	4618      	mov	r0, r3
 8007ee0:	f000 fb28 	bl	8008534 <RTC_Bcd2ToByte>
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	461a      	mov	r2, r3
 8007ee8:	68bb      	ldr	r3, [r7, #8]
 8007eea:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	785b      	ldrb	r3, [r3, #1]
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	f000 fb1f 	bl	8008534 <RTC_Bcd2ToByte>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	461a      	mov	r2, r3
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	789b      	ldrb	r3, [r3, #2]
 8007f02:	4618      	mov	r0, r3
 8007f04:	f000 fb16 	bl	8008534 <RTC_Bcd2ToByte>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	461a      	mov	r2, r3
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007f10:	2300      	movs	r3, #0
}
 8007f12:	4618      	mov	r0, r3
 8007f14:	3718      	adds	r7, #24
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}

08007f1a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007f1a:	b590      	push	{r4, r7, lr}
 8007f1c:	b087      	sub	sp, #28
 8007f1e:	af00      	add	r7, sp, #0
 8007f20:	60f8      	str	r0, [r7, #12]
 8007f22:	60b9      	str	r1, [r7, #8]
 8007f24:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007f2c:	2b01      	cmp	r3, #1
 8007f2e:	d101      	bne.n	8007f34 <HAL_RTC_SetDate+0x1a>
 8007f30:	2302      	movs	r3, #2
 8007f32:	e075      	b.n	8008020 <HAL_RTC_SetDate+0x106>
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2201      	movs	r2, #1
 8007f38:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2202      	movs	r2, #2
 8007f40:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d10e      	bne.n	8007f68 <HAL_RTC_SetDate+0x4e>
 8007f4a:	68bb      	ldr	r3, [r7, #8]
 8007f4c:	785b      	ldrb	r3, [r3, #1]
 8007f4e:	f003 0310 	and.w	r3, r3, #16
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d008      	beq.n	8007f68 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	785b      	ldrb	r3, [r3, #1]
 8007f5a:	f023 0310 	bic.w	r3, r3, #16
 8007f5e:	b2db      	uxtb	r3, r3
 8007f60:	330a      	adds	r3, #10
 8007f62:	b2da      	uxtb	r2, r3
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d11c      	bne.n	8007fa8 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	78db      	ldrb	r3, [r3, #3]
 8007f72:	4618      	mov	r0, r3
 8007f74:	f000 fabe 	bl	80084f4 <RTC_ByteToBcd2>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	785b      	ldrb	r3, [r3, #1]
 8007f80:	4618      	mov	r0, r3
 8007f82:	f000 fab7 	bl	80084f4 <RTC_ByteToBcd2>
 8007f86:	4603      	mov	r3, r0
 8007f88:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007f8a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	789b      	ldrb	r3, [r3, #2]
 8007f90:	4618      	mov	r0, r3
 8007f92:	f000 faaf 	bl	80084f4 <RTC_ByteToBcd2>
 8007f96:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007f98:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	781b      	ldrb	r3, [r3, #0]
 8007fa0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007fa2:	4313      	orrs	r3, r2
 8007fa4:	617b      	str	r3, [r7, #20]
 8007fa6:	e00e      	b.n	8007fc6 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007fa8:	68bb      	ldr	r3, [r7, #8]
 8007faa:	78db      	ldrb	r3, [r3, #3]
 8007fac:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	785b      	ldrb	r3, [r3, #1]
 8007fb2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007fb4:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8007fb6:	68ba      	ldr	r2, [r7, #8]
 8007fb8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007fba:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	781b      	ldrb	r3, [r3, #0]
 8007fc0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	22ca      	movs	r2, #202	@ 0xca
 8007fcc:	625a      	str	r2, [r3, #36]	@ 0x24
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	2253      	movs	r2, #83	@ 0x53
 8007fd4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007fd6:	68f8      	ldr	r0, [r7, #12]
 8007fd8:	f000 fa1a 	bl	8008410 <RTC_EnterInitMode>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8007fe0:	7cfb      	ldrb	r3, [r7, #19]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d10c      	bne.n	8008000 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681a      	ldr	r2, [r3, #0]
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007ff0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007ff4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007ff6:	68f8      	ldr	r0, [r7, #12]
 8007ff8:	f000 fa3e 	bl	8008478 <RTC_ExitInitMode>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	22ff      	movs	r2, #255	@ 0xff
 8008006:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8008008:	7cfb      	ldrb	r3, [r7, #19]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d103      	bne.n	8008016 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	2201      	movs	r2, #1
 8008012:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	2200      	movs	r2, #0
 800801a:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800801e:	7cfb      	ldrb	r3, [r7, #19]
}
 8008020:	4618      	mov	r0, r3
 8008022:	371c      	adds	r7, #28
 8008024:	46bd      	mov	sp, r7
 8008026:	bd90      	pop	{r4, r7, pc}

08008028 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b086      	sub	sp, #24
 800802c:	af00      	add	r7, sp, #0
 800802e:	60f8      	str	r0, [r7, #12]
 8008030:	60b9      	str	r1, [r7, #8]
 8008032:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	685b      	ldr	r3, [r3, #4]
 800803a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800803e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008042:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8008044:	697b      	ldr	r3, [r7, #20]
 8008046:	0c1b      	lsrs	r3, r3, #16
 8008048:	b2da      	uxtb	r2, r3
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800804e:	697b      	ldr	r3, [r7, #20]
 8008050:	0a1b      	lsrs	r3, r3, #8
 8008052:	b2db      	uxtb	r3, r3
 8008054:	f003 031f 	and.w	r3, r3, #31
 8008058:	b2da      	uxtb	r2, r3
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	b2db      	uxtb	r3, r3
 8008062:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008066:	b2da      	uxtb	r2, r3
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	0b5b      	lsrs	r3, r3, #13
 8008070:	b2db      	uxtb	r3, r3
 8008072:	f003 0307 	and.w	r3, r3, #7
 8008076:	b2da      	uxtb	r2, r3
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d11a      	bne.n	80080b8 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	78db      	ldrb	r3, [r3, #3]
 8008086:	4618      	mov	r0, r3
 8008088:	f000 fa54 	bl	8008534 <RTC_Bcd2ToByte>
 800808c:	4603      	mov	r3, r0
 800808e:	461a      	mov	r2, r3
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8008094:	68bb      	ldr	r3, [r7, #8]
 8008096:	785b      	ldrb	r3, [r3, #1]
 8008098:	4618      	mov	r0, r3
 800809a:	f000 fa4b 	bl	8008534 <RTC_Bcd2ToByte>
 800809e:	4603      	mov	r3, r0
 80080a0:	461a      	mov	r2, r3
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80080a6:	68bb      	ldr	r3, [r7, #8]
 80080a8:	789b      	ldrb	r3, [r3, #2]
 80080aa:	4618      	mov	r0, r3
 80080ac:	f000 fa42 	bl	8008534 <RTC_Bcd2ToByte>
 80080b0:	4603      	mov	r3, r0
 80080b2:	461a      	mov	r2, r3
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80080b8:	2300      	movs	r3, #0
}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3718      	adds	r7, #24
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}
	...

080080c4 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80080c4:	b590      	push	{r4, r7, lr}
 80080c6:	b089      	sub	sp, #36	@ 0x24
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	60f8      	str	r0, [r7, #12]
 80080cc:	60b9      	str	r1, [r7, #8]
 80080ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80080d6:	2b01      	cmp	r3, #1
 80080d8:	d101      	bne.n	80080de <HAL_RTC_SetAlarm_IT+0x1a>
 80080da:	2302      	movs	r3, #2
 80080dc:	e127      	b.n	800832e <HAL_RTC_SetAlarm_IT+0x26a>
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	2201      	movs	r2, #1
 80080e2:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2202      	movs	r2, #2
 80080ea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d137      	bne.n	8008164 <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	689b      	ldr	r3, [r3, #8]
 80080fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d102      	bne.n	8008108 <HAL_RTC_SetAlarm_IT+0x44>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	2200      	movs	r2, #0
 8008106:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	781b      	ldrb	r3, [r3, #0]
 800810c:	4618      	mov	r0, r3
 800810e:	f000 f9f1 	bl	80084f4 <RTC_ByteToBcd2>
 8008112:	4603      	mov	r3, r0
 8008114:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	785b      	ldrb	r3, [r3, #1]
 800811a:	4618      	mov	r0, r3
 800811c:	f000 f9ea 	bl	80084f4 <RTC_ByteToBcd2>
 8008120:	4603      	mov	r3, r0
 8008122:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8008124:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	789b      	ldrb	r3, [r3, #2]
 800812a:	4618      	mov	r0, r3
 800812c:	f000 f9e2 	bl	80084f4 <RTC_ByteToBcd2>
 8008130:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008132:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	78db      	ldrb	r3, [r3, #3]
 800813a:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800813c:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008146:	4618      	mov	r0, r3
 8008148:	f000 f9d4 	bl	80084f4 <RTC_ByteToBcd2>
 800814c:	4603      	mov	r3, r0
 800814e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8008150:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8008158:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800815e:	4313      	orrs	r3, r2
 8008160:	61fb      	str	r3, [r7, #28]
 8008162:	e023      	b.n	80081ac <HAL_RTC_SetAlarm_IT+0xe8>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	689b      	ldr	r3, [r3, #8]
 800816a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800816e:	2b00      	cmp	r3, #0
 8008170:	d102      	bne.n	8008178 <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	2200      	movs	r2, #0
 8008176:	70da      	strb	r2, [r3, #3]
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

#endif /* USE_FULL_ASSERT */
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	781b      	ldrb	r3, [r3, #0]
 800817c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	785b      	ldrb	r3, [r3, #1]
 8008182:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8008184:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8008186:	68ba      	ldr	r2, [r7, #8]
 8008188:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800818a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	78db      	ldrb	r3, [r3, #3]
 8008190:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8008192:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800819a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800819c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80081a2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80081a8:	4313      	orrs	r3, r2
 80081aa:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	685a      	ldr	r2, [r3, #4]
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	69db      	ldr	r3, [r3, #28]
 80081b4:	4313      	orrs	r3, r2
 80081b6:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	22ca      	movs	r2, #202	@ 0xca
 80081be:	625a      	str	r2, [r3, #36]	@ 0x24
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	2253      	movs	r2, #83	@ 0x53
 80081c6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80081d0:	d14a      	bne.n	8008268 <HAL_RTC_SetAlarm_IT+0x1a4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	689a      	ldr	r2, [r3, #8]
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80081e0:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	68db      	ldr	r3, [r3, #12]
 80081e8:	b2da      	uxtb	r2, r3
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 80081f2:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 80081f4:	f7fc fbd6 	bl	80049a4 <HAL_GetTick>
 80081f8:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80081fa:	e015      	b.n	8008228 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80081fc:	f7fc fbd2 	bl	80049a4 <HAL_GetTick>
 8008200:	4602      	mov	r2, r0
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	1ad3      	subs	r3, r2, r3
 8008206:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800820a:	d90d      	bls.n	8008228 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	22ff      	movs	r2, #255	@ 0xff
 8008212:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	2203      	movs	r2, #3
 8008218:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2200      	movs	r2, #0
 8008220:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8008224:	2303      	movs	r3, #3
 8008226:	e082      	b.n	800832e <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	68db      	ldr	r3, [r3, #12]
 800822e:	f003 0301 	and.w	r3, r3, #1
 8008232:	2b00      	cmp	r3, #0
 8008234:	d0e2      	beq.n	80081fc <HAL_RTC_SetAlarm_IT+0x138>
      }
    }
#endif

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	69fa      	ldr	r2, [r7, #28]
 800823c:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	69ba      	ldr	r2, [r7, #24]
 8008244:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	689a      	ldr	r2, [r3, #8]
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008254:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	689a      	ldr	r2, [r3, #8]
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008264:	609a      	str	r2, [r3, #8]
 8008266:	e049      	b.n	80082fc <HAL_RTC_SetAlarm_IT+0x238>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	689a      	ldr	r2, [r3, #8]
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008276:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	68db      	ldr	r3, [r3, #12]
 800827e:	b2da      	uxtb	r2, r3
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8008288:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 800828a:	f7fc fb8b 	bl	80049a4 <HAL_GetTick>
 800828e:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008290:	e015      	b.n	80082be <HAL_RTC_SetAlarm_IT+0x1fa>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008292:	f7fc fb87 	bl	80049a4 <HAL_GetTick>
 8008296:	4602      	mov	r2, r0
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	1ad3      	subs	r3, r2, r3
 800829c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80082a0:	d90d      	bls.n	80082be <HAL_RTC_SetAlarm_IT+0x1fa>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	22ff      	movs	r2, #255	@ 0xff
 80082a8:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	2203      	movs	r2, #3
 80082ae:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	2200      	movs	r2, #0
 80082b6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80082ba:	2303      	movs	r3, #3
 80082bc:	e037      	b.n	800832e <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	68db      	ldr	r3, [r3, #12]
 80082c4:	f003 0302 	and.w	r3, r3, #2
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d0e2      	beq.n	8008292 <HAL_RTC_SetAlarm_IT+0x1ce>
      }
    }
#endif

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	69fa      	ldr	r2, [r7, #28]
 80082d2:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	69ba      	ldr	r2, [r7, #24]
 80082da:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	689a      	ldr	r2, [r3, #8]
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80082ea:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	689a      	ldr	r2, [r3, #8]
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80082fa:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80082fc:	4b0e      	ldr	r3, [pc, #56]	@ (8008338 <HAL_RTC_SetAlarm_IT+0x274>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	4a0d      	ldr	r2, [pc, #52]	@ (8008338 <HAL_RTC_SetAlarm_IT+0x274>)
 8008302:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008306:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8008308:	4b0b      	ldr	r3, [pc, #44]	@ (8008338 <HAL_RTC_SetAlarm_IT+0x274>)
 800830a:	689b      	ldr	r3, [r3, #8]
 800830c:	4a0a      	ldr	r2, [pc, #40]	@ (8008338 <HAL_RTC_SetAlarm_IT+0x274>)
 800830e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008312:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	22ff      	movs	r2, #255	@ 0xff
 800831a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	2201      	movs	r2, #1
 8008320:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	2200      	movs	r2, #0
 8008328:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800832c:	2300      	movs	r3, #0
}
 800832e:	4618      	mov	r0, r3
 8008330:	3724      	adds	r7, #36	@ 0x24
 8008332:	46bd      	mov	sp, r7
 8008334:	bd90      	pop	{r4, r7, pc}
 8008336:	bf00      	nop
 8008338:	40010400 	.word	0x40010400

0800833c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b082      	sub	sp, #8
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8008344:	4b1f      	ldr	r3, [pc, #124]	@ (80083c4 <HAL_RTC_AlarmIRQHandler+0x88>)
 8008346:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800834a:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	689b      	ldr	r3, [r3, #8]
 8008352:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008356:	2b00      	cmp	r3, #0
 8008358:	d012      	beq.n	8008380 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	68db      	ldr	r3, [r3, #12]
 8008360:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008364:	2b00      	cmp	r3, #0
 8008366:	d00b      	beq.n	8008380 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	68db      	ldr	r3, [r3, #12]
 800836e:	b2da      	uxtb	r2, r3
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8008378:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f7f8 ffb4 	bl	80012e8 <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	689b      	ldr	r3, [r3, #8]
 8008386:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800838a:	2b00      	cmp	r3, #0
 800838c:	d012      	beq.n	80083b4 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	68db      	ldr	r3, [r3, #12]
 8008394:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008398:	2b00      	cmp	r3, #0
 800839a:	d00b      	beq.n	80083b4 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	68db      	ldr	r3, [r3, #12]
 80083a2:	b2da      	uxtb	r2, r3
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80083ac:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 f8da 	bl	8008568 <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 80083bc:	bf00      	nop
 80083be:	3708      	adds	r7, #8
 80083c0:	46bd      	mov	sp, r7
 80083c2:	bd80      	pop	{r7, pc}
 80083c4:	40010400 	.word	0x40010400

080083c8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b084      	sub	sp, #16
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	4a0d      	ldr	r2, [pc, #52]	@ (800840c <HAL_RTC_WaitForSynchro+0x44>)
 80083d6:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 80083d8:	f7fc fae4 	bl	80049a4 <HAL_GetTick>
 80083dc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80083de:	e009      	b.n	80083f4 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80083e0:	f7fc fae0 	bl	80049a4 <HAL_GetTick>
 80083e4:	4602      	mov	r2, r0
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	1ad3      	subs	r3, r2, r3
 80083ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80083ee:	d901      	bls.n	80083f4 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 80083f0:	2303      	movs	r3, #3
 80083f2:	e007      	b.n	8008404 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	68db      	ldr	r3, [r3, #12]
 80083fa:	f003 0320 	and.w	r3, r3, #32
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d0ee      	beq.n	80083e0 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8008402:	2300      	movs	r3, #0
}
 8008404:	4618      	mov	r0, r3
 8008406:	3710      	adds	r7, #16
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}
 800840c:	0003ff5f 	.word	0x0003ff5f

08008410 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b084      	sub	sp, #16
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008418:	2300      	movs	r3, #0
 800841a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	68db      	ldr	r3, [r3, #12]
 8008422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008426:	2b00      	cmp	r3, #0
 8008428:	d120      	bne.n	800846c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f04f 32ff 	mov.w	r2, #4294967295
 8008432:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8008434:	f7fc fab6 	bl	80049a4 <HAL_GetTick>
 8008438:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800843a:	e00d      	b.n	8008458 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800843c:	f7fc fab2 	bl	80049a4 <HAL_GetTick>
 8008440:	4602      	mov	r2, r0
 8008442:	68bb      	ldr	r3, [r7, #8]
 8008444:	1ad3      	subs	r3, r2, r3
 8008446:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800844a:	d905      	bls.n	8008458 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800844c:	2303      	movs	r3, #3
 800844e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2203      	movs	r2, #3
 8008454:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	68db      	ldr	r3, [r3, #12]
 800845e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008462:	2b00      	cmp	r3, #0
 8008464:	d102      	bne.n	800846c <RTC_EnterInitMode+0x5c>
 8008466:	7bfb      	ldrb	r3, [r7, #15]
 8008468:	2b03      	cmp	r3, #3
 800846a:	d1e7      	bne.n	800843c <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800846c:	7bfb      	ldrb	r3, [r7, #15]
}
 800846e:	4618      	mov	r0, r3
 8008470:	3710      	adds	r7, #16
 8008472:	46bd      	mov	sp, r7
 8008474:	bd80      	pop	{r7, pc}
	...

08008478 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b084      	sub	sp, #16
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008480:	2300      	movs	r3, #0
 8008482:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8008484:	4b1a      	ldr	r3, [pc, #104]	@ (80084f0 <RTC_ExitInitMode+0x78>)
 8008486:	68db      	ldr	r3, [r3, #12]
 8008488:	4a19      	ldr	r2, [pc, #100]	@ (80084f0 <RTC_ExitInitMode+0x78>)
 800848a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800848e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8008490:	4b17      	ldr	r3, [pc, #92]	@ (80084f0 <RTC_ExitInitMode+0x78>)
 8008492:	689b      	ldr	r3, [r3, #8]
 8008494:	f003 0320 	and.w	r3, r3, #32
 8008498:	2b00      	cmp	r3, #0
 800849a:	d10c      	bne.n	80084b6 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800849c:	6878      	ldr	r0, [r7, #4]
 800849e:	f7ff ff93 	bl	80083c8 <HAL_RTC_WaitForSynchro>
 80084a2:	4603      	mov	r3, r0
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d01e      	beq.n	80084e6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2203      	movs	r2, #3
 80084ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80084b0:	2303      	movs	r3, #3
 80084b2:	73fb      	strb	r3, [r7, #15]
 80084b4:	e017      	b.n	80084e6 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80084b6:	4b0e      	ldr	r3, [pc, #56]	@ (80084f0 <RTC_ExitInitMode+0x78>)
 80084b8:	689b      	ldr	r3, [r3, #8]
 80084ba:	4a0d      	ldr	r2, [pc, #52]	@ (80084f0 <RTC_ExitInitMode+0x78>)
 80084bc:	f023 0320 	bic.w	r3, r3, #32
 80084c0:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f7ff ff80 	bl	80083c8 <HAL_RTC_WaitForSynchro>
 80084c8:	4603      	mov	r3, r0
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d005      	beq.n	80084da <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2203      	movs	r2, #3
 80084d2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80084d6:	2303      	movs	r3, #3
 80084d8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80084da:	4b05      	ldr	r3, [pc, #20]	@ (80084f0 <RTC_ExitInitMode+0x78>)
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	4a04      	ldr	r2, [pc, #16]	@ (80084f0 <RTC_ExitInitMode+0x78>)
 80084e0:	f043 0320 	orr.w	r3, r3, #32
 80084e4:	6093      	str	r3, [r2, #8]
  }

  return status;
 80084e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80084e8:	4618      	mov	r0, r3
 80084ea:	3710      	adds	r7, #16
 80084ec:	46bd      	mov	sp, r7
 80084ee:	bd80      	pop	{r7, pc}
 80084f0:	40002800 	.word	0x40002800

080084f4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80084f4:	b480      	push	{r7}
 80084f6:	b085      	sub	sp, #20
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	4603      	mov	r3, r0
 80084fc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80084fe:	2300      	movs	r3, #0
 8008500:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8008502:	79fb      	ldrb	r3, [r7, #7]
 8008504:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8008506:	e005      	b.n	8008514 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	3301      	adds	r3, #1
 800850c:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800850e:	7afb      	ldrb	r3, [r7, #11]
 8008510:	3b0a      	subs	r3, #10
 8008512:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8008514:	7afb      	ldrb	r3, [r7, #11]
 8008516:	2b09      	cmp	r3, #9
 8008518:	d8f6      	bhi.n	8008508 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	b2db      	uxtb	r3, r3
 800851e:	011b      	lsls	r3, r3, #4
 8008520:	b2da      	uxtb	r2, r3
 8008522:	7afb      	ldrb	r3, [r7, #11]
 8008524:	4313      	orrs	r3, r2
 8008526:	b2db      	uxtb	r3, r3
}
 8008528:	4618      	mov	r0, r3
 800852a:	3714      	adds	r7, #20
 800852c:	46bd      	mov	sp, r7
 800852e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008532:	4770      	bx	lr

08008534 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8008534:	b480      	push	{r7}
 8008536:	b085      	sub	sp, #20
 8008538:	af00      	add	r7, sp, #0
 800853a:	4603      	mov	r3, r0
 800853c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800853e:	79fb      	ldrb	r3, [r7, #7]
 8008540:	091b      	lsrs	r3, r3, #4
 8008542:	b2db      	uxtb	r3, r3
 8008544:	461a      	mov	r2, r3
 8008546:	0092      	lsls	r2, r2, #2
 8008548:	4413      	add	r3, r2
 800854a:	005b      	lsls	r3, r3, #1
 800854c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800854e:	79fb      	ldrb	r3, [r7, #7]
 8008550:	f003 030f 	and.w	r3, r3, #15
 8008554:	b2da      	uxtb	r2, r3
 8008556:	7bfb      	ldrb	r3, [r7, #15]
 8008558:	4413      	add	r3, r2
 800855a:	b2db      	uxtb	r3, r3
}
 800855c:	4618      	mov	r0, r3
 800855e:	3714      	adds	r7, #20
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr

08008568 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8008568:	b480      	push	{r7}
 800856a:	b083      	sub	sp, #12
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8008570:	bf00      	nop
 8008572:	370c      	adds	r7, #12
 8008574:	46bd      	mov	sp, r7
 8008576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857a:	4770      	bx	lr

0800857c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b084      	sub	sp, #16
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d101      	bne.n	800858e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800858a:	2301      	movs	r3, #1
 800858c:	e095      	b.n	80086ba <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008592:	2b00      	cmp	r3, #0
 8008594:	d108      	bne.n	80085a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800859e:	d009      	beq.n	80085b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2200      	movs	r2, #0
 80085a4:	61da      	str	r2, [r3, #28]
 80085a6:	e005      	b.n	80085b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2200      	movs	r2, #0
 80085ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2200      	movs	r2, #0
 80085b2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2200      	movs	r2, #0
 80085b8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80085c0:	b2db      	uxtb	r3, r3
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d106      	bne.n	80085d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2200      	movs	r2, #0
 80085ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	f7f9 fcea 	bl	8001fa8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2202      	movs	r2, #2
 80085d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	681a      	ldr	r2, [r3, #0]
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80085ea:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	68db      	ldr	r3, [r3, #12]
 80085f0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80085f4:	d902      	bls.n	80085fc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80085f6:	2300      	movs	r3, #0
 80085f8:	60fb      	str	r3, [r7, #12]
 80085fa:	e002      	b.n	8008602 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80085fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008600:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	68db      	ldr	r3, [r3, #12]
 8008606:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800860a:	d007      	beq.n	800861c <HAL_SPI_Init+0xa0>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	68db      	ldr	r3, [r3, #12]
 8008610:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008614:	d002      	beq.n	800861c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2200      	movs	r2, #0
 800861a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	685b      	ldr	r3, [r3, #4]
 8008620:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	689b      	ldr	r3, [r3, #8]
 8008628:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800862c:	431a      	orrs	r2, r3
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	691b      	ldr	r3, [r3, #16]
 8008632:	f003 0302 	and.w	r3, r3, #2
 8008636:	431a      	orrs	r2, r3
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	695b      	ldr	r3, [r3, #20]
 800863c:	f003 0301 	and.w	r3, r3, #1
 8008640:	431a      	orrs	r2, r3
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	699b      	ldr	r3, [r3, #24]
 8008646:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800864a:	431a      	orrs	r2, r3
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	69db      	ldr	r3, [r3, #28]
 8008650:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008654:	431a      	orrs	r2, r3
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6a1b      	ldr	r3, [r3, #32]
 800865a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800865e:	ea42 0103 	orr.w	r1, r2, r3
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008666:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	430a      	orrs	r2, r1
 8008670:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	699b      	ldr	r3, [r3, #24]
 8008676:	0c1b      	lsrs	r3, r3, #16
 8008678:	f003 0204 	and.w	r2, r3, #4
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008680:	f003 0310 	and.w	r3, r3, #16
 8008684:	431a      	orrs	r2, r3
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800868a:	f003 0308 	and.w	r3, r3, #8
 800868e:	431a      	orrs	r2, r3
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	68db      	ldr	r3, [r3, #12]
 8008694:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008698:	ea42 0103 	orr.w	r1, r2, r3
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	430a      	orrs	r2, r1
 80086a8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2200      	movs	r2, #0
 80086ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2201      	movs	r2, #1
 80086b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80086b8:	2300      	movs	r3, #0
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	3710      	adds	r7, #16
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}

080086c2 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80086c2:	b580      	push	{r7, lr}
 80086c4:	b082      	sub	sp, #8
 80086c6:	af00      	add	r7, sp, #0
 80086c8:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d101      	bne.n	80086d4 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80086d0:	2301      	movs	r3, #1
 80086d2:	e01a      	b.n	800870a <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2202      	movs	r2, #2
 80086d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	681a      	ldr	r2, [r3, #0]
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80086ea:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f7f9 fca7 	bl	8002040 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2200      	movs	r2, #0
 80086f6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2200      	movs	r2, #0
 80086fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2200      	movs	r2, #0
 8008704:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 8008708:	2300      	movs	r3, #0
}
 800870a:	4618      	mov	r0, r3
 800870c:	3708      	adds	r7, #8
 800870e:	46bd      	mov	sp, r7
 8008710:	bd80      	pop	{r7, pc}

08008712 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008712:	b580      	push	{r7, lr}
 8008714:	b088      	sub	sp, #32
 8008716:	af02      	add	r7, sp, #8
 8008718:	60f8      	str	r0, [r7, #12]
 800871a:	60b9      	str	r1, [r7, #8]
 800871c:	603b      	str	r3, [r7, #0]
 800871e:	4613      	mov	r3, r2
 8008720:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008728:	b2db      	uxtb	r3, r3
 800872a:	2b01      	cmp	r3, #1
 800872c:	d001      	beq.n	8008732 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800872e:	2302      	movs	r3, #2
 8008730:	e123      	b.n	800897a <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d002      	beq.n	800873e <HAL_SPI_Receive+0x2c>
 8008738:	88fb      	ldrh	r3, [r7, #6]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d101      	bne.n	8008742 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800873e:	2301      	movs	r3, #1
 8008740:	e11b      	b.n	800897a <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	685b      	ldr	r3, [r3, #4]
 8008746:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800874a:	d112      	bne.n	8008772 <HAL_SPI_Receive+0x60>
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	689b      	ldr	r3, [r3, #8]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d10e      	bne.n	8008772 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	2204      	movs	r2, #4
 8008758:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800875c:	88fa      	ldrh	r2, [r7, #6]
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	9300      	str	r3, [sp, #0]
 8008762:	4613      	mov	r3, r2
 8008764:	68ba      	ldr	r2, [r7, #8]
 8008766:	68b9      	ldr	r1, [r7, #8]
 8008768:	68f8      	ldr	r0, [r7, #12]
 800876a:	f000 f90a 	bl	8008982 <HAL_SPI_TransmitReceive>
 800876e:	4603      	mov	r3, r0
 8008770:	e103      	b.n	800897a <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008772:	f7fc f917 	bl	80049a4 <HAL_GetTick>
 8008776:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800877e:	2b01      	cmp	r3, #1
 8008780:	d101      	bne.n	8008786 <HAL_SPI_Receive+0x74>
 8008782:	2302      	movs	r3, #2
 8008784:	e0f9      	b.n	800897a <HAL_SPI_Receive+0x268>
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	2201      	movs	r2, #1
 800878a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2204      	movs	r2, #4
 8008792:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	2200      	movs	r2, #0
 800879a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	68ba      	ldr	r2, [r7, #8]
 80087a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	88fa      	ldrh	r2, [r7, #6]
 80087a6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	88fa      	ldrh	r2, [r7, #6]
 80087ae:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	2200      	movs	r2, #0
 80087b6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	2200      	movs	r2, #0
 80087bc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	2200      	movs	r2, #0
 80087c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2200      	movs	r2, #0
 80087c8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2200      	movs	r2, #0
 80087ce:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	68db      	ldr	r3, [r3, #12]
 80087d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80087d8:	d908      	bls.n	80087ec <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	685a      	ldr	r2, [r3, #4]
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80087e8:	605a      	str	r2, [r3, #4]
 80087ea:	e007      	b.n	80087fc <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	685a      	ldr	r2, [r3, #4]
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80087fa:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	689b      	ldr	r3, [r3, #8]
 8008800:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008804:	d10f      	bne.n	8008826 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	681a      	ldr	r2, [r3, #0]
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008814:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	681a      	ldr	r2, [r3, #0]
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008824:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008830:	2b40      	cmp	r3, #64	@ 0x40
 8008832:	d007      	beq.n	8008844 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	681a      	ldr	r2, [r3, #0]
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008842:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	68db      	ldr	r3, [r3, #12]
 8008848:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800884c:	d875      	bhi.n	800893a <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800884e:	e037      	b.n	80088c0 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	689b      	ldr	r3, [r3, #8]
 8008856:	f003 0301 	and.w	r3, r3, #1
 800885a:	2b01      	cmp	r3, #1
 800885c:	d117      	bne.n	800888e <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f103 020c 	add.w	r2, r3, #12
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800886a:	7812      	ldrb	r2, [r2, #0]
 800886c:	b2d2      	uxtb	r2, r2
 800886e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008874:	1c5a      	adds	r2, r3, #1
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008880:	b29b      	uxth	r3, r3
 8008882:	3b01      	subs	r3, #1
 8008884:	b29a      	uxth	r2, r3
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800888c:	e018      	b.n	80088c0 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800888e:	f7fc f889 	bl	80049a4 <HAL_GetTick>
 8008892:	4602      	mov	r2, r0
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	1ad3      	subs	r3, r2, r3
 8008898:	683a      	ldr	r2, [r7, #0]
 800889a:	429a      	cmp	r2, r3
 800889c:	d803      	bhi.n	80088a6 <HAL_SPI_Receive+0x194>
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088a4:	d102      	bne.n	80088ac <HAL_SPI_Receive+0x19a>
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d109      	bne.n	80088c0 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	2201      	movs	r2, #1
 80088b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	2200      	movs	r2, #0
 80088b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80088bc:	2303      	movs	r3, #3
 80088be:	e05c      	b.n	800897a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80088c6:	b29b      	uxth	r3, r3
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d1c1      	bne.n	8008850 <HAL_SPI_Receive+0x13e>
 80088cc:	e03b      	b.n	8008946 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	689b      	ldr	r3, [r3, #8]
 80088d4:	f003 0301 	and.w	r3, r3, #1
 80088d8:	2b01      	cmp	r3, #1
 80088da:	d115      	bne.n	8008908 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	68da      	ldr	r2, [r3, #12]
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088e6:	b292      	uxth	r2, r2
 80088e8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088ee:	1c9a      	adds	r2, r3, #2
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80088fa:	b29b      	uxth	r3, r3
 80088fc:	3b01      	subs	r3, #1
 80088fe:	b29a      	uxth	r2, r3
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8008906:	e018      	b.n	800893a <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008908:	f7fc f84c 	bl	80049a4 <HAL_GetTick>
 800890c:	4602      	mov	r2, r0
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	1ad3      	subs	r3, r2, r3
 8008912:	683a      	ldr	r2, [r7, #0]
 8008914:	429a      	cmp	r2, r3
 8008916:	d803      	bhi.n	8008920 <HAL_SPI_Receive+0x20e>
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800891e:	d102      	bne.n	8008926 <HAL_SPI_Receive+0x214>
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d109      	bne.n	800893a <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	2201      	movs	r2, #1
 800892a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	2200      	movs	r2, #0
 8008932:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008936:	2303      	movs	r3, #3
 8008938:	e01f      	b.n	800897a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008940:	b29b      	uxth	r3, r3
 8008942:	2b00      	cmp	r3, #0
 8008944:	d1c3      	bne.n	80088ce <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008946:	697a      	ldr	r2, [r7, #20]
 8008948:	6839      	ldr	r1, [r7, #0]
 800894a:	68f8      	ldr	r0, [r7, #12]
 800894c:	f000 fffa 	bl	8009944 <SPI_EndRxTransaction>
 8008950:	4603      	mov	r3, r0
 8008952:	2b00      	cmp	r3, #0
 8008954:	d002      	beq.n	800895c <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	2220      	movs	r2, #32
 800895a:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	2201      	movs	r2, #1
 8008960:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2200      	movs	r2, #0
 8008968:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008970:	2b00      	cmp	r3, #0
 8008972:	d001      	beq.n	8008978 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8008974:	2301      	movs	r3, #1
 8008976:	e000      	b.n	800897a <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8008978:	2300      	movs	r3, #0
  }
}
 800897a:	4618      	mov	r0, r3
 800897c:	3718      	adds	r7, #24
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}

08008982 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008982:	b580      	push	{r7, lr}
 8008984:	b08a      	sub	sp, #40	@ 0x28
 8008986:	af00      	add	r7, sp, #0
 8008988:	60f8      	str	r0, [r7, #12]
 800898a:	60b9      	str	r1, [r7, #8]
 800898c:	607a      	str	r2, [r7, #4]
 800898e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008990:	2301      	movs	r3, #1
 8008992:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008994:	f7fc f806 	bl	80049a4 <HAL_GetTick>
 8008998:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80089a0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80089a8:	887b      	ldrh	r3, [r7, #2]
 80089aa:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80089ac:	887b      	ldrh	r3, [r7, #2]
 80089ae:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80089b0:	7ffb      	ldrb	r3, [r7, #31]
 80089b2:	2b01      	cmp	r3, #1
 80089b4:	d00c      	beq.n	80089d0 <HAL_SPI_TransmitReceive+0x4e>
 80089b6:	69bb      	ldr	r3, [r7, #24]
 80089b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80089bc:	d106      	bne.n	80089cc <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	689b      	ldr	r3, [r3, #8]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d102      	bne.n	80089cc <HAL_SPI_TransmitReceive+0x4a>
 80089c6:	7ffb      	ldrb	r3, [r7, #31]
 80089c8:	2b04      	cmp	r3, #4
 80089ca:	d001      	beq.n	80089d0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80089cc:	2302      	movs	r3, #2
 80089ce:	e1f3      	b.n	8008db8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d005      	beq.n	80089e2 <HAL_SPI_TransmitReceive+0x60>
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d002      	beq.n	80089e2 <HAL_SPI_TransmitReceive+0x60>
 80089dc:	887b      	ldrh	r3, [r7, #2]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d101      	bne.n	80089e6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80089e2:	2301      	movs	r3, #1
 80089e4:	e1e8      	b.n	8008db8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80089ec:	2b01      	cmp	r3, #1
 80089ee:	d101      	bne.n	80089f4 <HAL_SPI_TransmitReceive+0x72>
 80089f0:	2302      	movs	r3, #2
 80089f2:	e1e1      	b.n	8008db8 <HAL_SPI_TransmitReceive+0x436>
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	2201      	movs	r2, #1
 80089f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008a02:	b2db      	uxtb	r3, r3
 8008a04:	2b04      	cmp	r3, #4
 8008a06:	d003      	beq.n	8008a10 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	2205      	movs	r2, #5
 8008a0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2200      	movs	r2, #0
 8008a14:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	687a      	ldr	r2, [r7, #4]
 8008a1a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	887a      	ldrh	r2, [r7, #2]
 8008a20:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	887a      	ldrh	r2, [r7, #2]
 8008a28:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	68ba      	ldr	r2, [r7, #8]
 8008a30:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	887a      	ldrh	r2, [r7, #2]
 8008a36:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	887a      	ldrh	r2, [r7, #2]
 8008a3c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	2200      	movs	r2, #0
 8008a42:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	2200      	movs	r2, #0
 8008a48:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	68db      	ldr	r3, [r3, #12]
 8008a4e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008a52:	d802      	bhi.n	8008a5a <HAL_SPI_TransmitReceive+0xd8>
 8008a54:	8abb      	ldrh	r3, [r7, #20]
 8008a56:	2b01      	cmp	r3, #1
 8008a58:	d908      	bls.n	8008a6c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	685a      	ldr	r2, [r3, #4]
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008a68:	605a      	str	r2, [r3, #4]
 8008a6a:	e007      	b.n	8008a7c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	685a      	ldr	r2, [r3, #4]
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008a7a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a86:	2b40      	cmp	r3, #64	@ 0x40
 8008a88:	d007      	beq.n	8008a9a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	681a      	ldr	r2, [r3, #0]
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a98:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	68db      	ldr	r3, [r3, #12]
 8008a9e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008aa2:	f240 8083 	bls.w	8008bac <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	685b      	ldr	r3, [r3, #4]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d002      	beq.n	8008ab4 <HAL_SPI_TransmitReceive+0x132>
 8008aae:	8afb      	ldrh	r3, [r7, #22]
 8008ab0:	2b01      	cmp	r3, #1
 8008ab2:	d16f      	bne.n	8008b94 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ab8:	881a      	ldrh	r2, [r3, #0]
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ac4:	1c9a      	adds	r2, r3, #2
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ace:	b29b      	uxth	r3, r3
 8008ad0:	3b01      	subs	r3, #1
 8008ad2:	b29a      	uxth	r2, r3
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ad8:	e05c      	b.n	8008b94 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	689b      	ldr	r3, [r3, #8]
 8008ae0:	f003 0302 	and.w	r3, r3, #2
 8008ae4:	2b02      	cmp	r3, #2
 8008ae6:	d11b      	bne.n	8008b20 <HAL_SPI_TransmitReceive+0x19e>
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008aec:	b29b      	uxth	r3, r3
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d016      	beq.n	8008b20 <HAL_SPI_TransmitReceive+0x19e>
 8008af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d113      	bne.n	8008b20 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008afc:	881a      	ldrh	r2, [r3, #0]
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b08:	1c9a      	adds	r2, r3, #2
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b12:	b29b      	uxth	r3, r3
 8008b14:	3b01      	subs	r3, #1
 8008b16:	b29a      	uxth	r2, r3
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	689b      	ldr	r3, [r3, #8]
 8008b26:	f003 0301 	and.w	r3, r3, #1
 8008b2a:	2b01      	cmp	r3, #1
 8008b2c:	d11c      	bne.n	8008b68 <HAL_SPI_TransmitReceive+0x1e6>
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008b34:	b29b      	uxth	r3, r3
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d016      	beq.n	8008b68 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	68da      	ldr	r2, [r3, #12]
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b44:	b292      	uxth	r2, r2
 8008b46:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b4c:	1c9a      	adds	r2, r3, #2
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008b58:	b29b      	uxth	r3, r3
 8008b5a:	3b01      	subs	r3, #1
 8008b5c:	b29a      	uxth	r2, r3
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008b64:	2301      	movs	r3, #1
 8008b66:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008b68:	f7fb ff1c 	bl	80049a4 <HAL_GetTick>
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	6a3b      	ldr	r3, [r7, #32]
 8008b70:	1ad3      	subs	r3, r2, r3
 8008b72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b74:	429a      	cmp	r2, r3
 8008b76:	d80d      	bhi.n	8008b94 <HAL_SPI_TransmitReceive+0x212>
 8008b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b7e:	d009      	beq.n	8008b94 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	2201      	movs	r2, #1
 8008b84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008b90:	2303      	movs	r3, #3
 8008b92:	e111      	b.n	8008db8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b98:	b29b      	uxth	r3, r3
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d19d      	bne.n	8008ada <HAL_SPI_TransmitReceive+0x158>
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ba4:	b29b      	uxth	r3, r3
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d197      	bne.n	8008ada <HAL_SPI_TransmitReceive+0x158>
 8008baa:	e0e5      	b.n	8008d78 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	685b      	ldr	r3, [r3, #4]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d003      	beq.n	8008bbc <HAL_SPI_TransmitReceive+0x23a>
 8008bb4:	8afb      	ldrh	r3, [r7, #22]
 8008bb6:	2b01      	cmp	r3, #1
 8008bb8:	f040 80d1 	bne.w	8008d5e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008bc0:	b29b      	uxth	r3, r3
 8008bc2:	2b01      	cmp	r3, #1
 8008bc4:	d912      	bls.n	8008bec <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bca:	881a      	ldrh	r2, [r3, #0]
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bd6:	1c9a      	adds	r2, r3, #2
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008be0:	b29b      	uxth	r3, r3
 8008be2:	3b02      	subs	r3, #2
 8008be4:	b29a      	uxth	r2, r3
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008bea:	e0b8      	b.n	8008d5e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	330c      	adds	r3, #12
 8008bf6:	7812      	ldrb	r2, [r2, #0]
 8008bf8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bfe:	1c5a      	adds	r2, r3, #1
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c08:	b29b      	uxth	r3, r3
 8008c0a:	3b01      	subs	r3, #1
 8008c0c:	b29a      	uxth	r2, r3
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008c12:	e0a4      	b.n	8008d5e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	689b      	ldr	r3, [r3, #8]
 8008c1a:	f003 0302 	and.w	r3, r3, #2
 8008c1e:	2b02      	cmp	r3, #2
 8008c20:	d134      	bne.n	8008c8c <HAL_SPI_TransmitReceive+0x30a>
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c26:	b29b      	uxth	r3, r3
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d02f      	beq.n	8008c8c <HAL_SPI_TransmitReceive+0x30a>
 8008c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d12c      	bne.n	8008c8c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c36:	b29b      	uxth	r3, r3
 8008c38:	2b01      	cmp	r3, #1
 8008c3a:	d912      	bls.n	8008c62 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c40:	881a      	ldrh	r2, [r3, #0]
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c4c:	1c9a      	adds	r2, r3, #2
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c56:	b29b      	uxth	r3, r3
 8008c58:	3b02      	subs	r3, #2
 8008c5a:	b29a      	uxth	r2, r3
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008c60:	e012      	b.n	8008c88 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	330c      	adds	r3, #12
 8008c6c:	7812      	ldrb	r2, [r2, #0]
 8008c6e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c74:	1c5a      	adds	r2, r3, #1
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c7e:	b29b      	uxth	r3, r3
 8008c80:	3b01      	subs	r3, #1
 8008c82:	b29a      	uxth	r2, r3
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008c88:	2300      	movs	r3, #0
 8008c8a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	689b      	ldr	r3, [r3, #8]
 8008c92:	f003 0301 	and.w	r3, r3, #1
 8008c96:	2b01      	cmp	r3, #1
 8008c98:	d148      	bne.n	8008d2c <HAL_SPI_TransmitReceive+0x3aa>
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ca0:	b29b      	uxth	r3, r3
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d042      	beq.n	8008d2c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008cac:	b29b      	uxth	r3, r3
 8008cae:	2b01      	cmp	r3, #1
 8008cb0:	d923      	bls.n	8008cfa <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	68da      	ldr	r2, [r3, #12]
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cbc:	b292      	uxth	r2, r2
 8008cbe:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cc4:	1c9a      	adds	r2, r3, #2
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008cd0:	b29b      	uxth	r3, r3
 8008cd2:	3b02      	subs	r3, #2
 8008cd4:	b29a      	uxth	r2, r3
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ce2:	b29b      	uxth	r3, r3
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d81f      	bhi.n	8008d28 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	685a      	ldr	r2, [r3, #4]
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008cf6:	605a      	str	r2, [r3, #4]
 8008cf8:	e016      	b.n	8008d28 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f103 020c 	add.w	r2, r3, #12
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d06:	7812      	ldrb	r2, [r2, #0]
 8008d08:	b2d2      	uxtb	r2, r2
 8008d0a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d10:	1c5a      	adds	r2, r3, #1
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d1c:	b29b      	uxth	r3, r3
 8008d1e:	3b01      	subs	r3, #1
 8008d20:	b29a      	uxth	r2, r3
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008d28:	2301      	movs	r3, #1
 8008d2a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008d2c:	f7fb fe3a 	bl	80049a4 <HAL_GetTick>
 8008d30:	4602      	mov	r2, r0
 8008d32:	6a3b      	ldr	r3, [r7, #32]
 8008d34:	1ad3      	subs	r3, r2, r3
 8008d36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d38:	429a      	cmp	r2, r3
 8008d3a:	d803      	bhi.n	8008d44 <HAL_SPI_TransmitReceive+0x3c2>
 8008d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d42:	d102      	bne.n	8008d4a <HAL_SPI_TransmitReceive+0x3c8>
 8008d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d109      	bne.n	8008d5e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	2201      	movs	r2, #1
 8008d4e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	2200      	movs	r2, #0
 8008d56:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008d5a:	2303      	movs	r3, #3
 8008d5c:	e02c      	b.n	8008db8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d62:	b29b      	uxth	r3, r3
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	f47f af55 	bne.w	8008c14 <HAL_SPI_TransmitReceive+0x292>
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d70:	b29b      	uxth	r3, r3
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	f47f af4e 	bne.w	8008c14 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008d78:	6a3a      	ldr	r2, [r7, #32]
 8008d7a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008d7c:	68f8      	ldr	r0, [r7, #12]
 8008d7e:	f000 fe39 	bl	80099f4 <SPI_EndRxTxTransaction>
 8008d82:	4603      	mov	r3, r0
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d008      	beq.n	8008d9a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	2220      	movs	r2, #32
 8008d8c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	2200      	movs	r2, #0
 8008d92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8008d96:	2301      	movs	r3, #1
 8008d98:	e00e      	b.n	8008db8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	2201      	movs	r2, #1
 8008d9e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2200      	movs	r2, #0
 8008da6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d001      	beq.n	8008db6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8008db2:	2301      	movs	r3, #1
 8008db4:	e000      	b.n	8008db8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8008db6:	2300      	movs	r3, #0
  }
}
 8008db8:	4618      	mov	r0, r3
 8008dba:	3728      	adds	r7, #40	@ 0x28
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	bd80      	pop	{r7, pc}

08008dc0 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8008dc0:	b480      	push	{r7}
 8008dc2:	b085      	sub	sp, #20
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	60f8      	str	r0, [r7, #12]
 8008dc8:	60b9      	str	r1, [r7, #8]
 8008dca:	4613      	mov	r3, r2
 8008dcc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d002      	beq.n	8008dda <HAL_SPI_Transmit_IT+0x1a>
 8008dd4:	88fb      	ldrh	r3, [r7, #6]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d101      	bne.n	8008dde <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 8008dda:	2301      	movs	r3, #1
 8008ddc:	e06d      	b.n	8008eba <HAL_SPI_Transmit_IT+0xfa>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008de4:	b2db      	uxtb	r3, r3
 8008de6:	2b01      	cmp	r3, #1
 8008de8:	d001      	beq.n	8008dee <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 8008dea:	2302      	movs	r3, #2
 8008dec:	e065      	b.n	8008eba <HAL_SPI_Transmit_IT+0xfa>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008df4:	2b01      	cmp	r3, #1
 8008df6:	d101      	bne.n	8008dfc <HAL_SPI_Transmit_IT+0x3c>
 8008df8:	2302      	movs	r3, #2
 8008dfa:	e05e      	b.n	8008eba <HAL_SPI_Transmit_IT+0xfa>
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	2201      	movs	r2, #1
 8008e00:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	2203      	movs	r2, #3
 8008e08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	68ba      	ldr	r2, [r7, #8]
 8008e16:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	88fa      	ldrh	r2, [r7, #6]
 8008e1c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	88fa      	ldrh	r2, [r7, #6]
 8008e22:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	2200      	movs	r2, #0
 8008e28:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	2200      	movs	r2, #0
 8008e36:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	68db      	ldr	r3, [r3, #12]
 8008e44:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008e48:	d903      	bls.n	8008e52 <HAL_SPI_Transmit_IT+0x92>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	4a1e      	ldr	r2, [pc, #120]	@ (8008ec8 <HAL_SPI_Transmit_IT+0x108>)
 8008e4e:	651a      	str	r2, [r3, #80]	@ 0x50
 8008e50:	e002      	b.n	8008e58 <HAL_SPI_Transmit_IT+0x98>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	4a1d      	ldr	r2, [pc, #116]	@ (8008ecc <HAL_SPI_Transmit_IT+0x10c>)
 8008e56:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	689b      	ldr	r3, [r3, #8]
 8008e5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008e60:	d10f      	bne.n	8008e82 <HAL_SPI_Transmit_IT+0xc2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	681a      	ldr	r2, [r3, #0]
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008e70:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	681a      	ldr	r2, [r3, #0]
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008e80:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e8c:	2b40      	cmp	r3, #64	@ 0x40
 8008e8e:	d007      	beq.n	8008ea0 <HAL_SPI_Transmit_IT+0xe0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	681a      	ldr	r2, [r3, #0]
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e9e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	685a      	ldr	r2, [r3, #4]
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 8008eb6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008eb8:	2300      	movs	r3, #0
}
 8008eba:	4618      	mov	r0, r3
 8008ebc:	3714      	adds	r7, #20
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec4:	4770      	bx	lr
 8008ec6:	bf00      	nop
 8008ec8:	080096c3 	.word	0x080096c3
 8008ecc:	0800967d 	.word	0x0800967d

08008ed0 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b084      	sub	sp, #16
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	60f8      	str	r0, [r7, #12]
 8008ed8:	60b9      	str	r1, [r7, #8]
 8008eda:	4613      	mov	r3, r2
 8008edc:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008ee4:	b2db      	uxtb	r3, r3
 8008ee6:	2b01      	cmp	r3, #1
 8008ee8:	d001      	beq.n	8008eee <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 8008eea:	2302      	movs	r3, #2
 8008eec:	e092      	b.n	8009014 <HAL_SPI_Receive_IT+0x144>
  }

  if ((pData == NULL) || (Size == 0U))
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d002      	beq.n	8008efa <HAL_SPI_Receive_IT+0x2a>
 8008ef4:	88fb      	ldrh	r3, [r7, #6]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d101      	bne.n	8008efe <HAL_SPI_Receive_IT+0x2e>
  {
    return HAL_ERROR;
 8008efa:	2301      	movs	r3, #1
 8008efc:	e08a      	b.n	8009014 <HAL_SPI_Receive_IT+0x144>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	689b      	ldr	r3, [r3, #8]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d110      	bne.n	8008f28 <HAL_SPI_Receive_IT+0x58>
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	685b      	ldr	r3, [r3, #4]
 8008f0a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008f0e:	d10b      	bne.n	8008f28 <HAL_SPI_Receive_IT+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	2204      	movs	r2, #4
 8008f14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8008f18:	88fb      	ldrh	r3, [r7, #6]
 8008f1a:	68ba      	ldr	r2, [r7, #8]
 8008f1c:	68b9      	ldr	r1, [r7, #8]
 8008f1e:	68f8      	ldr	r0, [r7, #12]
 8008f20:	f000 f880 	bl	8009024 <HAL_SPI_TransmitReceive_IT>
 8008f24:	4603      	mov	r3, r0
 8008f26:	e075      	b.n	8009014 <HAL_SPI_Receive_IT+0x144>
  }


  /* Process Locked */
  __HAL_LOCK(hspi);
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008f2e:	2b01      	cmp	r3, #1
 8008f30:	d101      	bne.n	8008f36 <HAL_SPI_Receive_IT+0x66>
 8008f32:	2302      	movs	r3, #2
 8008f34:	e06e      	b.n	8009014 <HAL_SPI_Receive_IT+0x144>
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	2201      	movs	r2, #1
 8008f3a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	2204      	movs	r2, #4
 8008f42:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	2200      	movs	r2, #0
 8008f4a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	68ba      	ldr	r2, [r7, #8]
 8008f50:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	88fa      	ldrh	r2, [r7, #6]
 8008f56:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	88fa      	ldrh	r2, [r7, #6]
 8008f5e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	2200      	movs	r2, #0
 8008f66:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	2200      	movs	r2, #0
 8008f72:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	2200      	movs	r2, #0
 8008f78:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	68db      	ldr	r3, [r3, #12]
 8008f7e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008f82:	d90b      	bls.n	8008f9c <HAL_SPI_Receive_IT+0xcc>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	685a      	ldr	r2, [r3, #4]
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008f92:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	4a21      	ldr	r2, [pc, #132]	@ (800901c <HAL_SPI_Receive_IT+0x14c>)
 8008f98:	64da      	str	r2, [r3, #76]	@ 0x4c
 8008f9a:	e00a      	b.n	8008fb2 <HAL_SPI_Receive_IT+0xe2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	685a      	ldr	r2, [r3, #4]
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008faa:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	4a1c      	ldr	r2, [pc, #112]	@ (8009020 <HAL_SPI_Receive_IT+0x150>)
 8008fb0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	689b      	ldr	r3, [r3, #8]
 8008fb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008fba:	d10f      	bne.n	8008fdc <HAL_SPI_Receive_IT+0x10c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	681a      	ldr	r2, [r3, #0]
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008fca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	681a      	ldr	r2, [r3, #0]
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008fda:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fe6:	2b40      	cmp	r3, #64	@ 0x40
 8008fe8:	d007      	beq.n	8008ffa <HAL_SPI_Receive_IT+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	681a      	ldr	r2, [r3, #0]
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008ff8:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	685a      	ldr	r2, [r3, #4]
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8009010:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009012:	2300      	movs	r3, #0
}
 8009014:	4618      	mov	r0, r3
 8009016:	3710      	adds	r7, #16
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}
 800901c:	08009631 	.word	0x08009631
 8009020:	080095e1 	.word	0x080095e1

08009024 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8009024:	b480      	push	{r7}
 8009026:	b087      	sub	sp, #28
 8009028:	af00      	add	r7, sp, #0
 800902a:	60f8      	str	r0, [r7, #12]
 800902c:	60b9      	str	r1, [r7, #8]
 800902e:	607a      	str	r2, [r7, #4]
 8009030:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009038:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	685b      	ldr	r3, [r3, #4]
 800903e:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009040:	7dfb      	ldrb	r3, [r7, #23]
 8009042:	2b01      	cmp	r3, #1
 8009044:	d00c      	beq.n	8009060 <HAL_SPI_TransmitReceive_IT+0x3c>
 8009046:	693b      	ldr	r3, [r7, #16]
 8009048:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800904c:	d106      	bne.n	800905c <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	689b      	ldr	r3, [r3, #8]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d102      	bne.n	800905c <HAL_SPI_TransmitReceive_IT+0x38>
 8009056:	7dfb      	ldrb	r3, [r7, #23]
 8009058:	2b04      	cmp	r3, #4
 800905a:	d001      	beq.n	8009060 <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800905c:	2302      	movs	r3, #2
 800905e:	e07d      	b.n	800915c <HAL_SPI_TransmitReceive_IT+0x138>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009060:	68bb      	ldr	r3, [r7, #8]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d005      	beq.n	8009072 <HAL_SPI_TransmitReceive_IT+0x4e>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d002      	beq.n	8009072 <HAL_SPI_TransmitReceive_IT+0x4e>
 800906c:	887b      	ldrh	r3, [r7, #2]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d101      	bne.n	8009076 <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 8009072:	2301      	movs	r3, #1
 8009074:	e072      	b.n	800915c <HAL_SPI_TransmitReceive_IT+0x138>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800907c:	2b01      	cmp	r3, #1
 800907e:	d101      	bne.n	8009084 <HAL_SPI_TransmitReceive_IT+0x60>
 8009080:	2302      	movs	r3, #2
 8009082:	e06b      	b.n	800915c <HAL_SPI_TransmitReceive_IT+0x138>
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	2201      	movs	r2, #1
 8009088:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009092:	b2db      	uxtb	r3, r3
 8009094:	2b04      	cmp	r3, #4
 8009096:	d003      	beq.n	80090a0 <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2205      	movs	r2, #5
 800909c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2200      	movs	r2, #0
 80090a4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	68ba      	ldr	r2, [r7, #8]
 80090aa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	887a      	ldrh	r2, [r7, #2]
 80090b0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	887a      	ldrh	r2, [r7, #2]
 80090b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	687a      	ldr	r2, [r7, #4]
 80090bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	887a      	ldrh	r2, [r7, #2]
 80090c2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	887a      	ldrh	r2, [r7, #2]
 80090ca:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	68db      	ldr	r3, [r3, #12]
 80090d2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80090d6:	d906      	bls.n	80090e6 <HAL_SPI_TransmitReceive_IT+0xc2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	4a23      	ldr	r2, [pc, #140]	@ (8009168 <HAL_SPI_TransmitReceive_IT+0x144>)
 80090dc:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	4a22      	ldr	r2, [pc, #136]	@ (800916c <HAL_SPI_TransmitReceive_IT+0x148>)
 80090e2:	651a      	str	r2, [r3, #80]	@ 0x50
 80090e4:	e005      	b.n	80090f2 <HAL_SPI_TransmitReceive_IT+0xce>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	4a21      	ldr	r2, [pc, #132]	@ (8009170 <HAL_SPI_TransmitReceive_IT+0x14c>)
 80090ea:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	4a21      	ldr	r2, [pc, #132]	@ (8009174 <HAL_SPI_TransmitReceive_IT+0x150>)
 80090f0:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	68db      	ldr	r3, [r3, #12]
 80090f6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80090fa:	d802      	bhi.n	8009102 <HAL_SPI_TransmitReceive_IT+0xde>
 80090fc:	887b      	ldrh	r3, [r7, #2]
 80090fe:	2b01      	cmp	r3, #1
 8009100:	d908      	bls.n	8009114 <HAL_SPI_TransmitReceive_IT+0xf0>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	685a      	ldr	r2, [r3, #4]
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009110:	605a      	str	r2, [r3, #4]
 8009112:	e007      	b.n	8009124 <HAL_SPI_TransmitReceive_IT+0x100>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	685a      	ldr	r2, [r3, #4]
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009122:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800912e:	2b40      	cmp	r3, #64	@ 0x40
 8009130:	d007      	beq.n	8009142 <HAL_SPI_TransmitReceive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	681a      	ldr	r2, [r3, #0]
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009140:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	2200      	movs	r2, #0
 8009146:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	685a      	ldr	r2, [r3, #4]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 8009158:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800915a:	2300      	movs	r3, #0
}
 800915c:	4618      	mov	r0, r3
 800915e:	371c      	adds	r7, #28
 8009160:	46bd      	mov	sp, r7
 8009162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009166:	4770      	bx	lr
 8009168:	0800951b 	.word	0x0800951b
 800916c:	08009581 	.word	0x08009581
 8009170:	080093cb 	.word	0x080093cb
 8009174:	08009489 	.word	0x08009489

08009178 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b088      	sub	sp, #32
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	685b      	ldr	r3, [r3, #4]
 8009186:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	689b      	ldr	r3, [r3, #8]
 800918e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009190:	69bb      	ldr	r3, [r7, #24]
 8009192:	099b      	lsrs	r3, r3, #6
 8009194:	f003 0301 	and.w	r3, r3, #1
 8009198:	2b00      	cmp	r3, #0
 800919a:	d10f      	bne.n	80091bc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800919c:	69bb      	ldr	r3, [r7, #24]
 800919e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d00a      	beq.n	80091bc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80091a6:	69fb      	ldr	r3, [r7, #28]
 80091a8:	099b      	lsrs	r3, r3, #6
 80091aa:	f003 0301 	and.w	r3, r3, #1
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d004      	beq.n	80091bc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	4798      	blx	r3
    return;
 80091ba:	e0d7      	b.n	800936c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80091bc:	69bb      	ldr	r3, [r7, #24]
 80091be:	085b      	lsrs	r3, r3, #1
 80091c0:	f003 0301 	and.w	r3, r3, #1
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d00a      	beq.n	80091de <HAL_SPI_IRQHandler+0x66>
 80091c8:	69fb      	ldr	r3, [r7, #28]
 80091ca:	09db      	lsrs	r3, r3, #7
 80091cc:	f003 0301 	and.w	r3, r3, #1
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d004      	beq.n	80091de <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	4798      	blx	r3
    return;
 80091dc:	e0c6      	b.n	800936c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80091de:	69bb      	ldr	r3, [r7, #24]
 80091e0:	095b      	lsrs	r3, r3, #5
 80091e2:	f003 0301 	and.w	r3, r3, #1
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d10c      	bne.n	8009204 <HAL_SPI_IRQHandler+0x8c>
 80091ea:	69bb      	ldr	r3, [r7, #24]
 80091ec:	099b      	lsrs	r3, r3, #6
 80091ee:	f003 0301 	and.w	r3, r3, #1
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d106      	bne.n	8009204 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80091f6:	69bb      	ldr	r3, [r7, #24]
 80091f8:	0a1b      	lsrs	r3, r3, #8
 80091fa:	f003 0301 	and.w	r3, r3, #1
 80091fe:	2b00      	cmp	r3, #0
 8009200:	f000 80b4 	beq.w	800936c <HAL_SPI_IRQHandler+0x1f4>
 8009204:	69fb      	ldr	r3, [r7, #28]
 8009206:	095b      	lsrs	r3, r3, #5
 8009208:	f003 0301 	and.w	r3, r3, #1
 800920c:	2b00      	cmp	r3, #0
 800920e:	f000 80ad 	beq.w	800936c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009212:	69bb      	ldr	r3, [r7, #24]
 8009214:	099b      	lsrs	r3, r3, #6
 8009216:	f003 0301 	and.w	r3, r3, #1
 800921a:	2b00      	cmp	r3, #0
 800921c:	d023      	beq.n	8009266 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009224:	b2db      	uxtb	r3, r3
 8009226:	2b03      	cmp	r3, #3
 8009228:	d011      	beq.n	800924e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800922e:	f043 0204 	orr.w	r2, r3, #4
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009236:	2300      	movs	r3, #0
 8009238:	617b      	str	r3, [r7, #20]
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	68db      	ldr	r3, [r3, #12]
 8009240:	617b      	str	r3, [r7, #20]
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	689b      	ldr	r3, [r3, #8]
 8009248:	617b      	str	r3, [r7, #20]
 800924a:	697b      	ldr	r3, [r7, #20]
 800924c:	e00b      	b.n	8009266 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800924e:	2300      	movs	r3, #0
 8009250:	613b      	str	r3, [r7, #16]
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	68db      	ldr	r3, [r3, #12]
 8009258:	613b      	str	r3, [r7, #16]
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	689b      	ldr	r3, [r3, #8]
 8009260:	613b      	str	r3, [r7, #16]
 8009262:	693b      	ldr	r3, [r7, #16]
        return;
 8009264:	e082      	b.n	800936c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009266:	69bb      	ldr	r3, [r7, #24]
 8009268:	095b      	lsrs	r3, r3, #5
 800926a:	f003 0301 	and.w	r3, r3, #1
 800926e:	2b00      	cmp	r3, #0
 8009270:	d014      	beq.n	800929c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009276:	f043 0201 	orr.w	r2, r3, #1
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800927e:	2300      	movs	r3, #0
 8009280:	60fb      	str	r3, [r7, #12]
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	689b      	ldr	r3, [r3, #8]
 8009288:	60fb      	str	r3, [r7, #12]
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	681a      	ldr	r2, [r3, #0]
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009298:	601a      	str	r2, [r3, #0]
 800929a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800929c:	69bb      	ldr	r3, [r7, #24]
 800929e:	0a1b      	lsrs	r3, r3, #8
 80092a0:	f003 0301 	and.w	r3, r3, #1
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d00c      	beq.n	80092c2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092ac:	f043 0208 	orr.w	r2, r3, #8
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80092b4:	2300      	movs	r3, #0
 80092b6:	60bb      	str	r3, [r7, #8]
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	689b      	ldr	r3, [r3, #8]
 80092be:	60bb      	str	r3, [r7, #8]
 80092c0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d04f      	beq.n	800936a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	685a      	ldr	r2, [r3, #4]
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80092d8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2201      	movs	r2, #1
 80092de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80092e2:	69fb      	ldr	r3, [r7, #28]
 80092e4:	f003 0302 	and.w	r3, r3, #2
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d104      	bne.n	80092f6 <HAL_SPI_IRQHandler+0x17e>
 80092ec:	69fb      	ldr	r3, [r7, #28]
 80092ee:	f003 0301 	and.w	r3, r3, #1
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d034      	beq.n	8009360 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	685a      	ldr	r2, [r3, #4]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f022 0203 	bic.w	r2, r2, #3
 8009304:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800930a:	2b00      	cmp	r3, #0
 800930c:	d011      	beq.n	8009332 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009312:	4a18      	ldr	r2, [pc, #96]	@ (8009374 <HAL_SPI_IRQHandler+0x1fc>)
 8009314:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800931a:	4618      	mov	r0, r3
 800931c:	f7fb fd92 	bl	8004e44 <HAL_DMA_Abort_IT>
 8009320:	4603      	mov	r3, r0
 8009322:	2b00      	cmp	r3, #0
 8009324:	d005      	beq.n	8009332 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800932a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009336:	2b00      	cmp	r3, #0
 8009338:	d016      	beq.n	8009368 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800933e:	4a0d      	ldr	r2, [pc, #52]	@ (8009374 <HAL_SPI_IRQHandler+0x1fc>)
 8009340:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009346:	4618      	mov	r0, r3
 8009348:	f7fb fd7c 	bl	8004e44 <HAL_DMA_Abort_IT>
 800934c:	4603      	mov	r3, r0
 800934e:	2b00      	cmp	r3, #0
 8009350:	d00a      	beq.n	8009368 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009356:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800935e:	e003      	b.n	8009368 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009360:	6878      	ldr	r0, [r7, #4]
 8009362:	f000 f813 	bl	800938c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009366:	e000      	b.n	800936a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009368:	bf00      	nop
    return;
 800936a:	bf00      	nop
  }
}
 800936c:	3720      	adds	r7, #32
 800936e:	46bd      	mov	sp, r7
 8009370:	bd80      	pop	{r7, pc}
 8009372:	bf00      	nop
 8009374:	080093a1 	.word	0x080093a1

08009378 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009378:	b480      	push	{r7}
 800937a:	b083      	sub	sp, #12
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8009380:	bf00      	nop
 8009382:	370c      	adds	r7, #12
 8009384:	46bd      	mov	sp, r7
 8009386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938a:	4770      	bx	lr

0800938c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800938c:	b480      	push	{r7}
 800938e:	b083      	sub	sp, #12
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009394:	bf00      	nop
 8009396:	370c      	adds	r7, #12
 8009398:	46bd      	mov	sp, r7
 800939a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939e:	4770      	bx	lr

080093a0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b084      	sub	sp, #16
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093ac:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	2200      	movs	r2, #0
 80093b2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	2200      	movs	r2, #0
 80093ba:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80093bc:	68f8      	ldr	r0, [r7, #12]
 80093be:	f7ff ffe5 	bl	800938c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80093c2:	bf00      	nop
 80093c4:	3710      	adds	r7, #16
 80093c6:	46bd      	mov	sp, r7
 80093c8:	bd80      	pop	{r7, pc}

080093ca <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80093ca:	b580      	push	{r7, lr}
 80093cc:	b082      	sub	sp, #8
 80093ce:	af00      	add	r7, sp, #0
 80093d0:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80093d8:	b29b      	uxth	r3, r3
 80093da:	2b01      	cmp	r3, #1
 80093dc:	d923      	bls.n	8009426 <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	68da      	ldr	r2, [r3, #12]
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093e8:	b292      	uxth	r2, r2
 80093ea:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093f0:	1c9a      	adds	r2, r3, #2
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80093fc:	b29b      	uxth	r3, r3
 80093fe:	3b02      	subs	r3, #2
 8009400:	b29a      	uxth	r2, r3
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    if (hspi->RxXferCount == 1U)
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800940e:	b29b      	uxth	r3, r3
 8009410:	2b01      	cmp	r3, #1
 8009412:	d11f      	bne.n	8009454 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	685a      	ldr	r2, [r3, #4]
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009422:	605a      	str	r2, [r3, #4]
 8009424:	e016      	b.n	8009454 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	f103 020c 	add.w	r2, r3, #12
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009432:	7812      	ldrb	r2, [r2, #0]
 8009434:	b2d2      	uxtb	r2, r2
 8009436:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800943c:	1c5a      	adds	r2, r3, #1
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009448:	b29b      	uxth	r3, r3
 800944a:	3b01      	subs	r3, #1
 800944c:	b29a      	uxth	r2, r3
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800945a:	b29b      	uxth	r3, r3
 800945c:	2b00      	cmp	r3, #0
 800945e:	d10f      	bne.n	8009480 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	685a      	ldr	r2, [r3, #4]
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800946e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009474:	b29b      	uxth	r3, r3
 8009476:	2b00      	cmp	r3, #0
 8009478:	d102      	bne.n	8009480 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	f000 fb00 	bl	8009a80 <SPI_CloseRxTx_ISR>
    }
  }
}
 8009480:	bf00      	nop
 8009482:	3708      	adds	r7, #8
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}

08009488 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b082      	sub	sp, #8
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009494:	b29b      	uxth	r3, r3
 8009496:	2b01      	cmp	r3, #1
 8009498:	d912      	bls.n	80094c0 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800949e:	881a      	ldrh	r2, [r3, #0]
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094aa:	1c9a      	adds	r2, r3, #2
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80094b4:	b29b      	uxth	r3, r3
 80094b6:	3b02      	subs	r3, #2
 80094b8:	b29a      	uxth	r2, r3
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80094be:	e012      	b.n	80094e6 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	330c      	adds	r3, #12
 80094ca:	7812      	ldrb	r2, [r2, #0]
 80094cc:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094d2:	1c5a      	adds	r2, r3, #1
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80094dc:	b29b      	uxth	r3, r3
 80094de:	3b01      	subs	r3, #1
 80094e0:	b29a      	uxth	r2, r3
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80094ea:	b29b      	uxth	r3, r3
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d110      	bne.n	8009512 <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	685a      	ldr	r2, [r3, #4]
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80094fe:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009506:	b29b      	uxth	r3, r3
 8009508:	2b00      	cmp	r3, #0
 800950a:	d102      	bne.n	8009512 <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f000 fab7 	bl	8009a80 <SPI_CloseRxTx_ISR>
    }
  }
}
 8009512:	bf00      	nop
 8009514:	3708      	adds	r7, #8
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}

0800951a <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800951a:	b580      	push	{r7, lr}
 800951c:	b082      	sub	sp, #8
 800951e:	af00      	add	r7, sp, #0
 8009520:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	68da      	ldr	r2, [r3, #12]
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800952c:	b292      	uxth	r2, r2
 800952e:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009534:	1c9a      	adds	r2, r3, #2
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009540:	b29b      	uxth	r3, r3
 8009542:	3b01      	subs	r3, #1
 8009544:	b29a      	uxth	r2, r3
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  if (hspi->RxXferCount == 0U)
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009552:	b29b      	uxth	r3, r3
 8009554:	2b00      	cmp	r3, #0
 8009556:	d10f      	bne.n	8009578 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	685a      	ldr	r2, [r3, #4]
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009566:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800956c:	b29b      	uxth	r3, r3
 800956e:	2b00      	cmp	r3, #0
 8009570:	d102      	bne.n	8009578 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8009572:	6878      	ldr	r0, [r7, #4]
 8009574:	f000 fa84 	bl	8009a80 <SPI_CloseRxTx_ISR>
    }
  }
}
 8009578:	bf00      	nop
 800957a:	3708      	adds	r7, #8
 800957c:	46bd      	mov	sp, r7
 800957e:	bd80      	pop	{r7, pc}

08009580 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009580:	b580      	push	{r7, lr}
 8009582:	b082      	sub	sp, #8
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800958c:	881a      	ldrh	r2, [r3, #0]
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009598:	1c9a      	adds	r2, r3, #2
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80095a2:	b29b      	uxth	r3, r3
 80095a4:	3b01      	subs	r3, #1
 80095a6:	b29a      	uxth	r2, r3
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80095b0:	b29b      	uxth	r3, r3
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d110      	bne.n	80095d8 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	685a      	ldr	r2, [r3, #4]
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80095c4:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80095cc:	b29b      	uxth	r3, r3
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d102      	bne.n	80095d8 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f000 fa54 	bl	8009a80 <SPI_CloseRxTx_ISR>
    }
  }
}
 80095d8:	bf00      	nop
 80095da:	3708      	adds	r7, #8
 80095dc:	46bd      	mov	sp, r7
 80095de:	bd80      	pop	{r7, pc}

080095e0 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b082      	sub	sp, #8
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f103 020c 	add.w	r2, r3, #12
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095f4:	7812      	ldrb	r2, [r2, #0]
 80095f6:	b2d2      	uxtb	r2, r2
 80095f8:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095fe:	1c5a      	adds	r2, r3, #1
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800960a:	b29b      	uxth	r3, r3
 800960c:	3b01      	subs	r3, #1
 800960e:	b29a      	uxth	r2, r3
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800961c:	b29b      	uxth	r3, r3
 800961e:	2b00      	cmp	r3, #0
 8009620:	d102      	bne.n	8009628 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8009622:	6878      	ldr	r0, [r7, #4]
 8009624:	f000 fa6e 	bl	8009b04 <SPI_CloseRx_ISR>
  }
}
 8009628:	bf00      	nop
 800962a:	3708      	adds	r7, #8
 800962c:	46bd      	mov	sp, r7
 800962e:	bd80      	pop	{r7, pc}

08009630 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b082      	sub	sp, #8
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	68da      	ldr	r2, [r3, #12]
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009642:	b292      	uxth	r2, r2
 8009644:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800964a:	1c9a      	adds	r2, r3, #2
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009656:	b29b      	uxth	r3, r3
 8009658:	3b01      	subs	r3, #1
 800965a:	b29a      	uxth	r2, r3
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009668:	b29b      	uxth	r3, r3
 800966a:	2b00      	cmp	r3, #0
 800966c:	d102      	bne.n	8009674 <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f000 fa48 	bl	8009b04 <SPI_CloseRx_ISR>
  }
}
 8009674:	bf00      	nop
 8009676:	3708      	adds	r7, #8
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}

0800967c <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b082      	sub	sp, #8
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	330c      	adds	r3, #12
 800968e:	7812      	ldrb	r2, [r2, #0]
 8009690:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009696:	1c5a      	adds	r2, r3, #1
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80096a0:	b29b      	uxth	r3, r3
 80096a2:	3b01      	subs	r3, #1
 80096a4:	b29a      	uxth	r2, r3
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80096ae:	b29b      	uxth	r3, r3
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d102      	bne.n	80096ba <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f000 fa55 	bl	8009b64 <SPI_CloseTx_ISR>
  }
}
 80096ba:	bf00      	nop
 80096bc:	3708      	adds	r7, #8
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}

080096c2 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80096c2:	b580      	push	{r7, lr}
 80096c4:	b082      	sub	sp, #8
 80096c6:	af00      	add	r7, sp, #0
 80096c8:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096ce:	881a      	ldrh	r2, [r3, #0]
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096da:	1c9a      	adds	r2, r3, #2
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80096e4:	b29b      	uxth	r3, r3
 80096e6:	3b01      	subs	r3, #1
 80096e8:	b29a      	uxth	r2, r3
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80096f2:	b29b      	uxth	r3, r3
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d102      	bne.n	80096fe <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	f000 fa33 	bl	8009b64 <SPI_CloseTx_ISR>
  }
}
 80096fe:	bf00      	nop
 8009700:	3708      	adds	r7, #8
 8009702:	46bd      	mov	sp, r7
 8009704:	bd80      	pop	{r7, pc}
	...

08009708 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b088      	sub	sp, #32
 800970c:	af00      	add	r7, sp, #0
 800970e:	60f8      	str	r0, [r7, #12]
 8009710:	60b9      	str	r1, [r7, #8]
 8009712:	603b      	str	r3, [r7, #0]
 8009714:	4613      	mov	r3, r2
 8009716:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009718:	f7fb f944 	bl	80049a4 <HAL_GetTick>
 800971c:	4602      	mov	r2, r0
 800971e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009720:	1a9b      	subs	r3, r3, r2
 8009722:	683a      	ldr	r2, [r7, #0]
 8009724:	4413      	add	r3, r2
 8009726:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009728:	f7fb f93c 	bl	80049a4 <HAL_GetTick>
 800972c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800972e:	4b39      	ldr	r3, [pc, #228]	@ (8009814 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	015b      	lsls	r3, r3, #5
 8009734:	0d1b      	lsrs	r3, r3, #20
 8009736:	69fa      	ldr	r2, [r7, #28]
 8009738:	fb02 f303 	mul.w	r3, r2, r3
 800973c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800973e:	e055      	b.n	80097ec <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009746:	d051      	beq.n	80097ec <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009748:	f7fb f92c 	bl	80049a4 <HAL_GetTick>
 800974c:	4602      	mov	r2, r0
 800974e:	69bb      	ldr	r3, [r7, #24]
 8009750:	1ad3      	subs	r3, r2, r3
 8009752:	69fa      	ldr	r2, [r7, #28]
 8009754:	429a      	cmp	r2, r3
 8009756:	d902      	bls.n	800975e <SPI_WaitFlagStateUntilTimeout+0x56>
 8009758:	69fb      	ldr	r3, [r7, #28]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d13d      	bne.n	80097da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	685a      	ldr	r2, [r3, #4]
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800976c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	685b      	ldr	r3, [r3, #4]
 8009772:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009776:	d111      	bne.n	800979c <SPI_WaitFlagStateUntilTimeout+0x94>
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	689b      	ldr	r3, [r3, #8]
 800977c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009780:	d004      	beq.n	800978c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	689b      	ldr	r3, [r3, #8]
 8009786:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800978a:	d107      	bne.n	800979c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	681a      	ldr	r2, [r3, #0]
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800979a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80097a4:	d10f      	bne.n	80097c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	681a      	ldr	r2, [r3, #0]
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80097b4:	601a      	str	r2, [r3, #0]
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	681a      	ldr	r2, [r3, #0]
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80097c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	2201      	movs	r2, #1
 80097ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	2200      	movs	r2, #0
 80097d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80097d6:	2303      	movs	r3, #3
 80097d8:	e018      	b.n	800980c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80097da:	697b      	ldr	r3, [r7, #20]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d102      	bne.n	80097e6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80097e0:	2300      	movs	r3, #0
 80097e2:	61fb      	str	r3, [r7, #28]
 80097e4:	e002      	b.n	80097ec <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80097e6:	697b      	ldr	r3, [r7, #20]
 80097e8:	3b01      	subs	r3, #1
 80097ea:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	689a      	ldr	r2, [r3, #8]
 80097f2:	68bb      	ldr	r3, [r7, #8]
 80097f4:	4013      	ands	r3, r2
 80097f6:	68ba      	ldr	r2, [r7, #8]
 80097f8:	429a      	cmp	r2, r3
 80097fa:	bf0c      	ite	eq
 80097fc:	2301      	moveq	r3, #1
 80097fe:	2300      	movne	r3, #0
 8009800:	b2db      	uxtb	r3, r3
 8009802:	461a      	mov	r2, r3
 8009804:	79fb      	ldrb	r3, [r7, #7]
 8009806:	429a      	cmp	r2, r3
 8009808:	d19a      	bne.n	8009740 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800980a:	2300      	movs	r3, #0
}
 800980c:	4618      	mov	r0, r3
 800980e:	3720      	adds	r7, #32
 8009810:	46bd      	mov	sp, r7
 8009812:	bd80      	pop	{r7, pc}
 8009814:	20000008 	.word	0x20000008

08009818 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b08a      	sub	sp, #40	@ 0x28
 800981c:	af00      	add	r7, sp, #0
 800981e:	60f8      	str	r0, [r7, #12]
 8009820:	60b9      	str	r1, [r7, #8]
 8009822:	607a      	str	r2, [r7, #4]
 8009824:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009826:	2300      	movs	r3, #0
 8009828:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800982a:	f7fb f8bb 	bl	80049a4 <HAL_GetTick>
 800982e:	4602      	mov	r2, r0
 8009830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009832:	1a9b      	subs	r3, r3, r2
 8009834:	683a      	ldr	r2, [r7, #0]
 8009836:	4413      	add	r3, r2
 8009838:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800983a:	f7fb f8b3 	bl	80049a4 <HAL_GetTick>
 800983e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	330c      	adds	r3, #12
 8009846:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009848:	4b3d      	ldr	r3, [pc, #244]	@ (8009940 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800984a:	681a      	ldr	r2, [r3, #0]
 800984c:	4613      	mov	r3, r2
 800984e:	009b      	lsls	r3, r3, #2
 8009850:	4413      	add	r3, r2
 8009852:	00da      	lsls	r2, r3, #3
 8009854:	1ad3      	subs	r3, r2, r3
 8009856:	0d1b      	lsrs	r3, r3, #20
 8009858:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800985a:	fb02 f303 	mul.w	r3, r2, r3
 800985e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009860:	e061      	b.n	8009926 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009862:	68bb      	ldr	r3, [r7, #8]
 8009864:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009868:	d107      	bne.n	800987a <SPI_WaitFifoStateUntilTimeout+0x62>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d104      	bne.n	800987a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009870:	69fb      	ldr	r3, [r7, #28]
 8009872:	781b      	ldrb	r3, [r3, #0]
 8009874:	b2db      	uxtb	r3, r3
 8009876:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009878:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009880:	d051      	beq.n	8009926 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009882:	f7fb f88f 	bl	80049a4 <HAL_GetTick>
 8009886:	4602      	mov	r2, r0
 8009888:	6a3b      	ldr	r3, [r7, #32]
 800988a:	1ad3      	subs	r3, r2, r3
 800988c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800988e:	429a      	cmp	r2, r3
 8009890:	d902      	bls.n	8009898 <SPI_WaitFifoStateUntilTimeout+0x80>
 8009892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009894:	2b00      	cmp	r3, #0
 8009896:	d13d      	bne.n	8009914 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	685a      	ldr	r2, [r3, #4]
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80098a6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	685b      	ldr	r3, [r3, #4]
 80098ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80098b0:	d111      	bne.n	80098d6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	689b      	ldr	r3, [r3, #8]
 80098b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80098ba:	d004      	beq.n	80098c6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	689b      	ldr	r3, [r3, #8]
 80098c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80098c4:	d107      	bne.n	80098d6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	681a      	ldr	r2, [r3, #0]
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80098d4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80098de:	d10f      	bne.n	8009900 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	681a      	ldr	r2, [r3, #0]
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80098ee:	601a      	str	r2, [r3, #0]
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	681a      	ldr	r2, [r3, #0]
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80098fe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	2201      	movs	r2, #1
 8009904:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	2200      	movs	r2, #0
 800990c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009910:	2303      	movs	r3, #3
 8009912:	e011      	b.n	8009938 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009914:	69bb      	ldr	r3, [r7, #24]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d102      	bne.n	8009920 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800991a:	2300      	movs	r3, #0
 800991c:	627b      	str	r3, [r7, #36]	@ 0x24
 800991e:	e002      	b.n	8009926 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8009920:	69bb      	ldr	r3, [r7, #24]
 8009922:	3b01      	subs	r3, #1
 8009924:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	689a      	ldr	r2, [r3, #8]
 800992c:	68bb      	ldr	r3, [r7, #8]
 800992e:	4013      	ands	r3, r2
 8009930:	687a      	ldr	r2, [r7, #4]
 8009932:	429a      	cmp	r2, r3
 8009934:	d195      	bne.n	8009862 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8009936:	2300      	movs	r3, #0
}
 8009938:	4618      	mov	r0, r3
 800993a:	3728      	adds	r7, #40	@ 0x28
 800993c:	46bd      	mov	sp, r7
 800993e:	bd80      	pop	{r7, pc}
 8009940:	20000008 	.word	0x20000008

08009944 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b086      	sub	sp, #24
 8009948:	af02      	add	r7, sp, #8
 800994a:	60f8      	str	r0, [r7, #12]
 800994c:	60b9      	str	r1, [r7, #8]
 800994e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	685b      	ldr	r3, [r3, #4]
 8009954:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009958:	d111      	bne.n	800997e <SPI_EndRxTransaction+0x3a>
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	689b      	ldr	r3, [r3, #8]
 800995e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009962:	d004      	beq.n	800996e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	689b      	ldr	r3, [r3, #8]
 8009968:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800996c:	d107      	bne.n	800997e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	681a      	ldr	r2, [r3, #0]
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800997c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	9300      	str	r3, [sp, #0]
 8009982:	68bb      	ldr	r3, [r7, #8]
 8009984:	2200      	movs	r2, #0
 8009986:	2180      	movs	r1, #128	@ 0x80
 8009988:	68f8      	ldr	r0, [r7, #12]
 800998a:	f7ff febd 	bl	8009708 <SPI_WaitFlagStateUntilTimeout>
 800998e:	4603      	mov	r3, r0
 8009990:	2b00      	cmp	r3, #0
 8009992:	d007      	beq.n	80099a4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009998:	f043 0220 	orr.w	r2, r3, #32
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80099a0:	2303      	movs	r3, #3
 80099a2:	e023      	b.n	80099ec <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	685b      	ldr	r3, [r3, #4]
 80099a8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80099ac:	d11d      	bne.n	80099ea <SPI_EndRxTransaction+0xa6>
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	689b      	ldr	r3, [r3, #8]
 80099b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80099b6:	d004      	beq.n	80099c2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	689b      	ldr	r3, [r3, #8]
 80099bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80099c0:	d113      	bne.n	80099ea <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	9300      	str	r3, [sp, #0]
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	2200      	movs	r2, #0
 80099ca:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80099ce:	68f8      	ldr	r0, [r7, #12]
 80099d0:	f7ff ff22 	bl	8009818 <SPI_WaitFifoStateUntilTimeout>
 80099d4:	4603      	mov	r3, r0
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d007      	beq.n	80099ea <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80099de:	f043 0220 	orr.w	r2, r3, #32
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80099e6:	2303      	movs	r3, #3
 80099e8:	e000      	b.n	80099ec <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80099ea:	2300      	movs	r3, #0
}
 80099ec:	4618      	mov	r0, r3
 80099ee:	3710      	adds	r7, #16
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}

080099f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b086      	sub	sp, #24
 80099f8:	af02      	add	r7, sp, #8
 80099fa:	60f8      	str	r0, [r7, #12]
 80099fc:	60b9      	str	r1, [r7, #8]
 80099fe:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	9300      	str	r3, [sp, #0]
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	2200      	movs	r2, #0
 8009a08:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009a0c:	68f8      	ldr	r0, [r7, #12]
 8009a0e:	f7ff ff03 	bl	8009818 <SPI_WaitFifoStateUntilTimeout>
 8009a12:	4603      	mov	r3, r0
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d007      	beq.n	8009a28 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a1c:	f043 0220 	orr.w	r2, r3, #32
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009a24:	2303      	movs	r3, #3
 8009a26:	e027      	b.n	8009a78 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	9300      	str	r3, [sp, #0]
 8009a2c:	68bb      	ldr	r3, [r7, #8]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	2180      	movs	r1, #128	@ 0x80
 8009a32:	68f8      	ldr	r0, [r7, #12]
 8009a34:	f7ff fe68 	bl	8009708 <SPI_WaitFlagStateUntilTimeout>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d007      	beq.n	8009a4e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a42:	f043 0220 	orr.w	r2, r3, #32
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009a4a:	2303      	movs	r3, #3
 8009a4c:	e014      	b.n	8009a78 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	9300      	str	r3, [sp, #0]
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	2200      	movs	r2, #0
 8009a56:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009a5a:	68f8      	ldr	r0, [r7, #12]
 8009a5c:	f7ff fedc 	bl	8009818 <SPI_WaitFifoStateUntilTimeout>
 8009a60:	4603      	mov	r3, r0
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d007      	beq.n	8009a76 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a6a:	f043 0220 	orr.w	r2, r3, #32
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009a72:	2303      	movs	r3, #3
 8009a74:	e000      	b.n	8009a78 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009a76:	2300      	movs	r3, #0
}
 8009a78:	4618      	mov	r0, r3
 8009a7a:	3710      	adds	r7, #16
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bd80      	pop	{r7, pc}

08009a80 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b084      	sub	sp, #16
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009a88:	f7fa ff8c 	bl	80049a4 <HAL_GetTick>
 8009a8c:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	685a      	ldr	r2, [r3, #4]
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	f022 0220 	bic.w	r2, r2, #32
 8009a9c:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009a9e:	68fa      	ldr	r2, [r7, #12]
 8009aa0:	2164      	movs	r1, #100	@ 0x64
 8009aa2:	6878      	ldr	r0, [r7, #4]
 8009aa4:	f7ff ffa6 	bl	80099f4 <SPI_EndRxTxTransaction>
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d005      	beq.n	8009aba <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ab2:	f043 0220 	orr.w	r2, r3, #32
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	661a      	str	r2, [r3, #96]	@ 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d115      	bne.n	8009aee <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009ac8:	b2db      	uxtb	r3, r3
 8009aca:	2b04      	cmp	r3, #4
 8009acc:	d107      	bne.n	8009ade <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	2201      	movs	r2, #1
 8009ad2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8009ad6:	6878      	ldr	r0, [r7, #4]
 8009ad8:	f7fa f8aa 	bl	8003c30 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8009adc:	e00e      	b.n	8009afc <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2201      	movs	r2, #1
 8009ae2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f7ff fc46 	bl	8009378 <HAL_SPI_TxRxCpltCallback>
}
 8009aec:	e006      	b.n	8009afc <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	2201      	movs	r2, #1
 8009af2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      HAL_SPI_ErrorCallback(hspi);
 8009af6:	6878      	ldr	r0, [r7, #4]
 8009af8:	f7ff fc48 	bl	800938c <HAL_SPI_ErrorCallback>
}
 8009afc:	bf00      	nop
 8009afe:	3710      	adds	r7, #16
 8009b00:	46bd      	mov	sp, r7
 8009b02:	bd80      	pop	{r7, pc}

08009b04 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8009b04:	b580      	push	{r7, lr}
 8009b06:	b082      	sub	sp, #8
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	685a      	ldr	r2, [r3, #4]
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8009b1a:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8009b1c:	f7fa ff42 	bl	80049a4 <HAL_GetTick>
 8009b20:	4603      	mov	r3, r0
 8009b22:	461a      	mov	r2, r3
 8009b24:	2164      	movs	r1, #100	@ 0x64
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	f7ff ff0c 	bl	8009944 <SPI_EndRxTransaction>
 8009b2c:	4603      	mov	r3, r0
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d005      	beq.n	8009b3e <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b36:	f043 0220 	orr.w	r2, r3, #32
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	661a      	str	r2, [r3, #96]	@ 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	2201      	movs	r2, #1
 8009b42:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d103      	bne.n	8009b56 <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8009b4e:	6878      	ldr	r0, [r7, #4]
 8009b50:	f7fa f86e 	bl	8003c30 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8009b54:	e002      	b.n	8009b5c <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 8009b56:	6878      	ldr	r0, [r7, #4]
 8009b58:	f7ff fc18 	bl	800938c <HAL_SPI_ErrorCallback>
}
 8009b5c:	bf00      	nop
 8009b5e:	3708      	adds	r7, #8
 8009b60:	46bd      	mov	sp, r7
 8009b62:	bd80      	pop	{r7, pc}

08009b64 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b084      	sub	sp, #16
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009b6c:	f7fa ff1a 	bl	80049a4 <HAL_GetTick>
 8009b70:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	685a      	ldr	r2, [r3, #4]
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8009b80:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009b82:	68fa      	ldr	r2, [r7, #12]
 8009b84:	2164      	movs	r1, #100	@ 0x64
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f7ff ff34 	bl	80099f4 <SPI_EndRxTxTransaction>
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d005      	beq.n	8009b9e <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b96:	f043 0220 	orr.w	r2, r3, #32
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	689b      	ldr	r3, [r3, #8]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d10a      	bne.n	8009bbc <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	60bb      	str	r3, [r7, #8]
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	68db      	ldr	r3, [r3, #12]
 8009bb0:	60bb      	str	r3, [r7, #8]
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	689b      	ldr	r3, [r3, #8]
 8009bb8:	60bb      	str	r3, [r7, #8]
 8009bba:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2201      	movs	r2, #1
 8009bc0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d003      	beq.n	8009bd4 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f7ff fbdd 	bl	800938c <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8009bd2:	e002      	b.n	8009bda <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 8009bd4:	6878      	ldr	r0, [r7, #4]
 8009bd6:	f7fa f83f 	bl	8003c58 <HAL_SPI_TxCpltCallback>
}
 8009bda:	bf00      	nop
 8009bdc:	3710      	adds	r7, #16
 8009bde:	46bd      	mov	sp, r7
 8009be0:	bd80      	pop	{r7, pc}

08009be2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009be2:	b580      	push	{r7, lr}
 8009be4:	b082      	sub	sp, #8
 8009be6:	af00      	add	r7, sp, #0
 8009be8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d101      	bne.n	8009bf4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009bf0:	2301      	movs	r3, #1
 8009bf2:	e049      	b.n	8009c88 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009bfa:	b2db      	uxtb	r3, r3
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d106      	bne.n	8009c0e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2200      	movs	r2, #0
 8009c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009c08:	6878      	ldr	r0, [r7, #4]
 8009c0a:	f000 f841 	bl	8009c90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2202      	movs	r2, #2
 8009c12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681a      	ldr	r2, [r3, #0]
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	3304      	adds	r3, #4
 8009c1e:	4619      	mov	r1, r3
 8009c20:	4610      	mov	r0, r2
 8009c22:	f000 f9df 	bl	8009fe4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2201      	movs	r2, #1
 8009c2a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2201      	movs	r2, #1
 8009c32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2201      	movs	r2, #1
 8009c3a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2201      	movs	r2, #1
 8009c42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2201      	movs	r2, #1
 8009c4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2201      	movs	r2, #1
 8009c52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2201      	movs	r2, #1
 8009c5a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2201      	movs	r2, #1
 8009c62:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2201      	movs	r2, #1
 8009c6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2201      	movs	r2, #1
 8009c72:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	2201      	movs	r2, #1
 8009c7a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	2201      	movs	r2, #1
 8009c82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009c86:	2300      	movs	r3, #0
}
 8009c88:	4618      	mov	r0, r3
 8009c8a:	3708      	adds	r7, #8
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	bd80      	pop	{r7, pc}

08009c90 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8009c90:	b480      	push	{r7}
 8009c92:	b083      	sub	sp, #12
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8009c98:	bf00      	nop
 8009c9a:	370c      	adds	r7, #12
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca2:	4770      	bx	lr

08009ca4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009ca4:	b480      	push	{r7}
 8009ca6:	b085      	sub	sp, #20
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009cb2:	b2db      	uxtb	r3, r3
 8009cb4:	2b01      	cmp	r3, #1
 8009cb6:	d001      	beq.n	8009cbc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009cb8:	2301      	movs	r3, #1
 8009cba:	e04f      	b.n	8009d5c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	2202      	movs	r2, #2
 8009cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	68da      	ldr	r2, [r3, #12]
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	f042 0201 	orr.w	r2, r2, #1
 8009cd2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	4a23      	ldr	r2, [pc, #140]	@ (8009d68 <HAL_TIM_Base_Start_IT+0xc4>)
 8009cda:	4293      	cmp	r3, r2
 8009cdc:	d01d      	beq.n	8009d1a <HAL_TIM_Base_Start_IT+0x76>
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ce6:	d018      	beq.n	8009d1a <HAL_TIM_Base_Start_IT+0x76>
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	4a1f      	ldr	r2, [pc, #124]	@ (8009d6c <HAL_TIM_Base_Start_IT+0xc8>)
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d013      	beq.n	8009d1a <HAL_TIM_Base_Start_IT+0x76>
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	4a1e      	ldr	r2, [pc, #120]	@ (8009d70 <HAL_TIM_Base_Start_IT+0xcc>)
 8009cf8:	4293      	cmp	r3, r2
 8009cfa:	d00e      	beq.n	8009d1a <HAL_TIM_Base_Start_IT+0x76>
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	4a1c      	ldr	r2, [pc, #112]	@ (8009d74 <HAL_TIM_Base_Start_IT+0xd0>)
 8009d02:	4293      	cmp	r3, r2
 8009d04:	d009      	beq.n	8009d1a <HAL_TIM_Base_Start_IT+0x76>
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	4a1b      	ldr	r2, [pc, #108]	@ (8009d78 <HAL_TIM_Base_Start_IT+0xd4>)
 8009d0c:	4293      	cmp	r3, r2
 8009d0e:	d004      	beq.n	8009d1a <HAL_TIM_Base_Start_IT+0x76>
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	4a19      	ldr	r2, [pc, #100]	@ (8009d7c <HAL_TIM_Base_Start_IT+0xd8>)
 8009d16:	4293      	cmp	r3, r2
 8009d18:	d115      	bne.n	8009d46 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	689a      	ldr	r2, [r3, #8]
 8009d20:	4b17      	ldr	r3, [pc, #92]	@ (8009d80 <HAL_TIM_Base_Start_IT+0xdc>)
 8009d22:	4013      	ands	r3, r2
 8009d24:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	2b06      	cmp	r3, #6
 8009d2a:	d015      	beq.n	8009d58 <HAL_TIM_Base_Start_IT+0xb4>
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d32:	d011      	beq.n	8009d58 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	681a      	ldr	r2, [r3, #0]
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	f042 0201 	orr.w	r2, r2, #1
 8009d42:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d44:	e008      	b.n	8009d58 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	681a      	ldr	r2, [r3, #0]
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	f042 0201 	orr.w	r2, r2, #1
 8009d54:	601a      	str	r2, [r3, #0]
 8009d56:	e000      	b.n	8009d5a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d58:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009d5a:	2300      	movs	r3, #0
}
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	3714      	adds	r7, #20
 8009d60:	46bd      	mov	sp, r7
 8009d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d66:	4770      	bx	lr
 8009d68:	40012c00 	.word	0x40012c00
 8009d6c:	40000400 	.word	0x40000400
 8009d70:	40000800 	.word	0x40000800
 8009d74:	40000c00 	.word	0x40000c00
 8009d78:	40013400 	.word	0x40013400
 8009d7c:	40014000 	.word	0x40014000
 8009d80:	00010007 	.word	0x00010007

08009d84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b084      	sub	sp, #16
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	68db      	ldr	r3, [r3, #12]
 8009d92:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	691b      	ldr	r3, [r3, #16]
 8009d9a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	f003 0302 	and.w	r3, r3, #2
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d020      	beq.n	8009de8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	f003 0302 	and.w	r3, r3, #2
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d01b      	beq.n	8009de8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	f06f 0202 	mvn.w	r2, #2
 8009db8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	2201      	movs	r2, #1
 8009dbe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	699b      	ldr	r3, [r3, #24]
 8009dc6:	f003 0303 	and.w	r3, r3, #3
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d003      	beq.n	8009dd6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009dce:	6878      	ldr	r0, [r7, #4]
 8009dd0:	f000 f8e9 	bl	8009fa6 <HAL_TIM_IC_CaptureCallback>
 8009dd4:	e005      	b.n	8009de2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009dd6:	6878      	ldr	r0, [r7, #4]
 8009dd8:	f000 f8db 	bl	8009f92 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ddc:	6878      	ldr	r0, [r7, #4]
 8009dde:	f000 f8ec 	bl	8009fba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2200      	movs	r2, #0
 8009de6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009de8:	68bb      	ldr	r3, [r7, #8]
 8009dea:	f003 0304 	and.w	r3, r3, #4
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d020      	beq.n	8009e34 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	f003 0304 	and.w	r3, r3, #4
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d01b      	beq.n	8009e34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	f06f 0204 	mvn.w	r2, #4
 8009e04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	2202      	movs	r2, #2
 8009e0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	699b      	ldr	r3, [r3, #24]
 8009e12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d003      	beq.n	8009e22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e1a:	6878      	ldr	r0, [r7, #4]
 8009e1c:	f000 f8c3 	bl	8009fa6 <HAL_TIM_IC_CaptureCallback>
 8009e20:	e005      	b.n	8009e2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	f000 f8b5 	bl	8009f92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e28:	6878      	ldr	r0, [r7, #4]
 8009e2a:	f000 f8c6 	bl	8009fba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2200      	movs	r2, #0
 8009e32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009e34:	68bb      	ldr	r3, [r7, #8]
 8009e36:	f003 0308 	and.w	r3, r3, #8
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d020      	beq.n	8009e80 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	f003 0308 	and.w	r3, r3, #8
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d01b      	beq.n	8009e80 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	f06f 0208 	mvn.w	r2, #8
 8009e50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2204      	movs	r2, #4
 8009e56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	69db      	ldr	r3, [r3, #28]
 8009e5e:	f003 0303 	and.w	r3, r3, #3
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d003      	beq.n	8009e6e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f000 f89d 	bl	8009fa6 <HAL_TIM_IC_CaptureCallback>
 8009e6c:	e005      	b.n	8009e7a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	f000 f88f 	bl	8009f92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e74:	6878      	ldr	r0, [r7, #4]
 8009e76:	f000 f8a0 	bl	8009fba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009e80:	68bb      	ldr	r3, [r7, #8]
 8009e82:	f003 0310 	and.w	r3, r3, #16
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d020      	beq.n	8009ecc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	f003 0310 	and.w	r3, r3, #16
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d01b      	beq.n	8009ecc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f06f 0210 	mvn.w	r2, #16
 8009e9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	2208      	movs	r2, #8
 8009ea2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	69db      	ldr	r3, [r3, #28]
 8009eaa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d003      	beq.n	8009eba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009eb2:	6878      	ldr	r0, [r7, #4]
 8009eb4:	f000 f877 	bl	8009fa6 <HAL_TIM_IC_CaptureCallback>
 8009eb8:	e005      	b.n	8009ec6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	f000 f869 	bl	8009f92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ec0:	6878      	ldr	r0, [r7, #4]
 8009ec2:	f000 f87a 	bl	8009fba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2200      	movs	r2, #0
 8009eca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009ecc:	68bb      	ldr	r3, [r7, #8]
 8009ece:	f003 0301 	and.w	r3, r3, #1
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d00c      	beq.n	8009ef0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	f003 0301 	and.w	r3, r3, #1
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d007      	beq.n	8009ef0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f06f 0201 	mvn.w	r2, #1
 8009ee8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009eea:	6878      	ldr	r0, [r7, #4]
 8009eec:	f7f7 fd10 	bl	8001910 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009ef0:	68bb      	ldr	r3, [r7, #8]
 8009ef2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d104      	bne.n	8009f04 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009efa:	68bb      	ldr	r3, [r7, #8]
 8009efc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d00c      	beq.n	8009f1e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d007      	beq.n	8009f1e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009f16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009f18:	6878      	ldr	r0, [r7, #4]
 8009f1a:	f000 f90d 	bl	800a138 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009f1e:	68bb      	ldr	r3, [r7, #8]
 8009f20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d00c      	beq.n	8009f42 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d007      	beq.n	8009f42 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009f3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009f3c:	6878      	ldr	r0, [r7, #4]
 8009f3e:	f000 f905 	bl	800a14c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d00c      	beq.n	8009f66 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d007      	beq.n	8009f66 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009f5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009f60:	6878      	ldr	r0, [r7, #4]
 8009f62:	f000 f834 	bl	8009fce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	f003 0320 	and.w	r3, r3, #32
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d00c      	beq.n	8009f8a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	f003 0320 	and.w	r3, r3, #32
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d007      	beq.n	8009f8a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	f06f 0220 	mvn.w	r2, #32
 8009f82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	f000 f8cd 	bl	800a124 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009f8a:	bf00      	nop
 8009f8c:	3710      	adds	r7, #16
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	bd80      	pop	{r7, pc}

08009f92 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009f92:	b480      	push	{r7}
 8009f94:	b083      	sub	sp, #12
 8009f96:	af00      	add	r7, sp, #0
 8009f98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009f9a:	bf00      	nop
 8009f9c:	370c      	adds	r7, #12
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa4:	4770      	bx	lr

08009fa6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009fa6:	b480      	push	{r7}
 8009fa8:	b083      	sub	sp, #12
 8009faa:	af00      	add	r7, sp, #0
 8009fac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009fae:	bf00      	nop
 8009fb0:	370c      	adds	r7, #12
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb8:	4770      	bx	lr

08009fba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009fba:	b480      	push	{r7}
 8009fbc:	b083      	sub	sp, #12
 8009fbe:	af00      	add	r7, sp, #0
 8009fc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009fc2:	bf00      	nop
 8009fc4:	370c      	adds	r7, #12
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fcc:	4770      	bx	lr

08009fce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009fce:	b480      	push	{r7}
 8009fd0:	b083      	sub	sp, #12
 8009fd2:	af00      	add	r7, sp, #0
 8009fd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009fd6:	bf00      	nop
 8009fd8:	370c      	adds	r7, #12
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe0:	4770      	bx	lr
	...

08009fe4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	b085      	sub	sp, #20
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
 8009fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	4a43      	ldr	r2, [pc, #268]	@ (800a104 <TIM_Base_SetConfig+0x120>)
 8009ff8:	4293      	cmp	r3, r2
 8009ffa:	d013      	beq.n	800a024 <TIM_Base_SetConfig+0x40>
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a002:	d00f      	beq.n	800a024 <TIM_Base_SetConfig+0x40>
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	4a40      	ldr	r2, [pc, #256]	@ (800a108 <TIM_Base_SetConfig+0x124>)
 800a008:	4293      	cmp	r3, r2
 800a00a:	d00b      	beq.n	800a024 <TIM_Base_SetConfig+0x40>
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	4a3f      	ldr	r2, [pc, #252]	@ (800a10c <TIM_Base_SetConfig+0x128>)
 800a010:	4293      	cmp	r3, r2
 800a012:	d007      	beq.n	800a024 <TIM_Base_SetConfig+0x40>
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	4a3e      	ldr	r2, [pc, #248]	@ (800a110 <TIM_Base_SetConfig+0x12c>)
 800a018:	4293      	cmp	r3, r2
 800a01a:	d003      	beq.n	800a024 <TIM_Base_SetConfig+0x40>
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	4a3d      	ldr	r2, [pc, #244]	@ (800a114 <TIM_Base_SetConfig+0x130>)
 800a020:	4293      	cmp	r3, r2
 800a022:	d108      	bne.n	800a036 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a02a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a02c:	683b      	ldr	r3, [r7, #0]
 800a02e:	685b      	ldr	r3, [r3, #4]
 800a030:	68fa      	ldr	r2, [r7, #12]
 800a032:	4313      	orrs	r3, r2
 800a034:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	4a32      	ldr	r2, [pc, #200]	@ (800a104 <TIM_Base_SetConfig+0x120>)
 800a03a:	4293      	cmp	r3, r2
 800a03c:	d01f      	beq.n	800a07e <TIM_Base_SetConfig+0x9a>
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a044:	d01b      	beq.n	800a07e <TIM_Base_SetConfig+0x9a>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	4a2f      	ldr	r2, [pc, #188]	@ (800a108 <TIM_Base_SetConfig+0x124>)
 800a04a:	4293      	cmp	r3, r2
 800a04c:	d017      	beq.n	800a07e <TIM_Base_SetConfig+0x9a>
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	4a2e      	ldr	r2, [pc, #184]	@ (800a10c <TIM_Base_SetConfig+0x128>)
 800a052:	4293      	cmp	r3, r2
 800a054:	d013      	beq.n	800a07e <TIM_Base_SetConfig+0x9a>
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	4a2d      	ldr	r2, [pc, #180]	@ (800a110 <TIM_Base_SetConfig+0x12c>)
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d00f      	beq.n	800a07e <TIM_Base_SetConfig+0x9a>
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	4a2c      	ldr	r2, [pc, #176]	@ (800a114 <TIM_Base_SetConfig+0x130>)
 800a062:	4293      	cmp	r3, r2
 800a064:	d00b      	beq.n	800a07e <TIM_Base_SetConfig+0x9a>
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	4a2b      	ldr	r2, [pc, #172]	@ (800a118 <TIM_Base_SetConfig+0x134>)
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d007      	beq.n	800a07e <TIM_Base_SetConfig+0x9a>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	4a2a      	ldr	r2, [pc, #168]	@ (800a11c <TIM_Base_SetConfig+0x138>)
 800a072:	4293      	cmp	r3, r2
 800a074:	d003      	beq.n	800a07e <TIM_Base_SetConfig+0x9a>
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	4a29      	ldr	r2, [pc, #164]	@ (800a120 <TIM_Base_SetConfig+0x13c>)
 800a07a:	4293      	cmp	r3, r2
 800a07c:	d108      	bne.n	800a090 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a084:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	68db      	ldr	r3, [r3, #12]
 800a08a:	68fa      	ldr	r2, [r7, #12]
 800a08c:	4313      	orrs	r3, r2
 800a08e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	695b      	ldr	r3, [r3, #20]
 800a09a:	4313      	orrs	r3, r2
 800a09c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	689a      	ldr	r2, [r3, #8]
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	681a      	ldr	r2, [r3, #0]
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	4a14      	ldr	r2, [pc, #80]	@ (800a104 <TIM_Base_SetConfig+0x120>)
 800a0b2:	4293      	cmp	r3, r2
 800a0b4:	d00f      	beq.n	800a0d6 <TIM_Base_SetConfig+0xf2>
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	4a16      	ldr	r2, [pc, #88]	@ (800a114 <TIM_Base_SetConfig+0x130>)
 800a0ba:	4293      	cmp	r3, r2
 800a0bc:	d00b      	beq.n	800a0d6 <TIM_Base_SetConfig+0xf2>
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	4a15      	ldr	r2, [pc, #84]	@ (800a118 <TIM_Base_SetConfig+0x134>)
 800a0c2:	4293      	cmp	r3, r2
 800a0c4:	d007      	beq.n	800a0d6 <TIM_Base_SetConfig+0xf2>
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	4a14      	ldr	r2, [pc, #80]	@ (800a11c <TIM_Base_SetConfig+0x138>)
 800a0ca:	4293      	cmp	r3, r2
 800a0cc:	d003      	beq.n	800a0d6 <TIM_Base_SetConfig+0xf2>
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	4a13      	ldr	r2, [pc, #76]	@ (800a120 <TIM_Base_SetConfig+0x13c>)
 800a0d2:	4293      	cmp	r3, r2
 800a0d4:	d103      	bne.n	800a0de <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	691a      	ldr	r2, [r3, #16]
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f043 0204 	orr.w	r2, r3, #4
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2201      	movs	r2, #1
 800a0ee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	68fa      	ldr	r2, [r7, #12]
 800a0f4:	601a      	str	r2, [r3, #0]
}
 800a0f6:	bf00      	nop
 800a0f8:	3714      	adds	r7, #20
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a100:	4770      	bx	lr
 800a102:	bf00      	nop
 800a104:	40012c00 	.word	0x40012c00
 800a108:	40000400 	.word	0x40000400
 800a10c:	40000800 	.word	0x40000800
 800a110:	40000c00 	.word	0x40000c00
 800a114:	40013400 	.word	0x40013400
 800a118:	40014000 	.word	0x40014000
 800a11c:	40014400 	.word	0x40014400
 800a120:	40014800 	.word	0x40014800

0800a124 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a124:	b480      	push	{r7}
 800a126:	b083      	sub	sp, #12
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a12c:	bf00      	nop
 800a12e:	370c      	adds	r7, #12
 800a130:	46bd      	mov	sp, r7
 800a132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a136:	4770      	bx	lr

0800a138 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a138:	b480      	push	{r7}
 800a13a:	b083      	sub	sp, #12
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a140:	bf00      	nop
 800a142:	370c      	adds	r7, #12
 800a144:	46bd      	mov	sp, r7
 800a146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14a:	4770      	bx	lr

0800a14c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a14c:	b480      	push	{r7}
 800a14e:	b083      	sub	sp, #12
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a154:	bf00      	nop
 800a156:	370c      	adds	r7, #12
 800a158:	46bd      	mov	sp, r7
 800a15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15e:	4770      	bx	lr

0800a160 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a160:	b580      	push	{r7, lr}
 800a162:	b082      	sub	sp, #8
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d101      	bne.n	800a172 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a16e:	2301      	movs	r3, #1
 800a170:	e040      	b.n	800a1f4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a176:	2b00      	cmp	r3, #0
 800a178:	d106      	bne.n	800a188 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2200      	movs	r2, #0
 800a17e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f7f7 ff7e 	bl	8002084 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2224      	movs	r2, #36	@ 0x24
 800a18c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	681a      	ldr	r2, [r3, #0]
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	f022 0201 	bic.w	r2, r2, #1
 800a19c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d002      	beq.n	800a1ac <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800a1a6:	6878      	ldr	r0, [r7, #4]
 800a1a8:	f000 fae0 	bl	800a76c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a1ac:	6878      	ldr	r0, [r7, #4]
 800a1ae:	f000 f825 	bl	800a1fc <UART_SetConfig>
 800a1b2:	4603      	mov	r3, r0
 800a1b4:	2b01      	cmp	r3, #1
 800a1b6:	d101      	bne.n	800a1bc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	e01b      	b.n	800a1f4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	685a      	ldr	r2, [r3, #4]
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a1ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	689a      	ldr	r2, [r3, #8]
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a1da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	681a      	ldr	r2, [r3, #0]
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f042 0201 	orr.w	r2, r2, #1
 800a1ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a1ec:	6878      	ldr	r0, [r7, #4]
 800a1ee:	f000 fb5f 	bl	800a8b0 <UART_CheckIdleState>
 800a1f2:	4603      	mov	r3, r0
}
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	3708      	adds	r7, #8
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	bd80      	pop	{r7, pc}

0800a1fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a1fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a200:	b08a      	sub	sp, #40	@ 0x28
 800a202:	af00      	add	r7, sp, #0
 800a204:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a206:	2300      	movs	r3, #0
 800a208:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	689a      	ldr	r2, [r3, #8]
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	691b      	ldr	r3, [r3, #16]
 800a214:	431a      	orrs	r2, r3
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	695b      	ldr	r3, [r3, #20]
 800a21a:	431a      	orrs	r2, r3
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	69db      	ldr	r3, [r3, #28]
 800a220:	4313      	orrs	r3, r2
 800a222:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	681a      	ldr	r2, [r3, #0]
 800a22a:	4ba4      	ldr	r3, [pc, #656]	@ (800a4bc <UART_SetConfig+0x2c0>)
 800a22c:	4013      	ands	r3, r2
 800a22e:	68fa      	ldr	r2, [r7, #12]
 800a230:	6812      	ldr	r2, [r2, #0]
 800a232:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a234:	430b      	orrs	r3, r1
 800a236:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	685b      	ldr	r3, [r3, #4]
 800a23e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	68da      	ldr	r2, [r3, #12]
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	430a      	orrs	r2, r1
 800a24c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	699b      	ldr	r3, [r3, #24]
 800a252:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	4a99      	ldr	r2, [pc, #612]	@ (800a4c0 <UART_SetConfig+0x2c4>)
 800a25a:	4293      	cmp	r3, r2
 800a25c:	d004      	beq.n	800a268 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	6a1b      	ldr	r3, [r3, #32]
 800a262:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a264:	4313      	orrs	r3, r2
 800a266:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	689b      	ldr	r3, [r3, #8]
 800a26e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a278:	430a      	orrs	r2, r1
 800a27a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	4a90      	ldr	r2, [pc, #576]	@ (800a4c4 <UART_SetConfig+0x2c8>)
 800a282:	4293      	cmp	r3, r2
 800a284:	d126      	bne.n	800a2d4 <UART_SetConfig+0xd8>
 800a286:	4b90      	ldr	r3, [pc, #576]	@ (800a4c8 <UART_SetConfig+0x2cc>)
 800a288:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a28c:	f003 0303 	and.w	r3, r3, #3
 800a290:	2b03      	cmp	r3, #3
 800a292:	d81b      	bhi.n	800a2cc <UART_SetConfig+0xd0>
 800a294:	a201      	add	r2, pc, #4	@ (adr r2, 800a29c <UART_SetConfig+0xa0>)
 800a296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a29a:	bf00      	nop
 800a29c:	0800a2ad 	.word	0x0800a2ad
 800a2a0:	0800a2bd 	.word	0x0800a2bd
 800a2a4:	0800a2b5 	.word	0x0800a2b5
 800a2a8:	0800a2c5 	.word	0x0800a2c5
 800a2ac:	2301      	movs	r3, #1
 800a2ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a2b2:	e116      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a2b4:	2302      	movs	r3, #2
 800a2b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a2ba:	e112      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a2bc:	2304      	movs	r3, #4
 800a2be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a2c2:	e10e      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a2c4:	2308      	movs	r3, #8
 800a2c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a2ca:	e10a      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a2cc:	2310      	movs	r3, #16
 800a2ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a2d2:	e106      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	4a7c      	ldr	r2, [pc, #496]	@ (800a4cc <UART_SetConfig+0x2d0>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d138      	bne.n	800a350 <UART_SetConfig+0x154>
 800a2de:	4b7a      	ldr	r3, [pc, #488]	@ (800a4c8 <UART_SetConfig+0x2cc>)
 800a2e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2e4:	f003 030c 	and.w	r3, r3, #12
 800a2e8:	2b0c      	cmp	r3, #12
 800a2ea:	d82d      	bhi.n	800a348 <UART_SetConfig+0x14c>
 800a2ec:	a201      	add	r2, pc, #4	@ (adr r2, 800a2f4 <UART_SetConfig+0xf8>)
 800a2ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2f2:	bf00      	nop
 800a2f4:	0800a329 	.word	0x0800a329
 800a2f8:	0800a349 	.word	0x0800a349
 800a2fc:	0800a349 	.word	0x0800a349
 800a300:	0800a349 	.word	0x0800a349
 800a304:	0800a339 	.word	0x0800a339
 800a308:	0800a349 	.word	0x0800a349
 800a30c:	0800a349 	.word	0x0800a349
 800a310:	0800a349 	.word	0x0800a349
 800a314:	0800a331 	.word	0x0800a331
 800a318:	0800a349 	.word	0x0800a349
 800a31c:	0800a349 	.word	0x0800a349
 800a320:	0800a349 	.word	0x0800a349
 800a324:	0800a341 	.word	0x0800a341
 800a328:	2300      	movs	r3, #0
 800a32a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a32e:	e0d8      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a330:	2302      	movs	r3, #2
 800a332:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a336:	e0d4      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a338:	2304      	movs	r3, #4
 800a33a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a33e:	e0d0      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a340:	2308      	movs	r3, #8
 800a342:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a346:	e0cc      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a348:	2310      	movs	r3, #16
 800a34a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a34e:	e0c8      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	4a5e      	ldr	r2, [pc, #376]	@ (800a4d0 <UART_SetConfig+0x2d4>)
 800a356:	4293      	cmp	r3, r2
 800a358:	d125      	bne.n	800a3a6 <UART_SetConfig+0x1aa>
 800a35a:	4b5b      	ldr	r3, [pc, #364]	@ (800a4c8 <UART_SetConfig+0x2cc>)
 800a35c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a360:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a364:	2b30      	cmp	r3, #48	@ 0x30
 800a366:	d016      	beq.n	800a396 <UART_SetConfig+0x19a>
 800a368:	2b30      	cmp	r3, #48	@ 0x30
 800a36a:	d818      	bhi.n	800a39e <UART_SetConfig+0x1a2>
 800a36c:	2b20      	cmp	r3, #32
 800a36e:	d00a      	beq.n	800a386 <UART_SetConfig+0x18a>
 800a370:	2b20      	cmp	r3, #32
 800a372:	d814      	bhi.n	800a39e <UART_SetConfig+0x1a2>
 800a374:	2b00      	cmp	r3, #0
 800a376:	d002      	beq.n	800a37e <UART_SetConfig+0x182>
 800a378:	2b10      	cmp	r3, #16
 800a37a:	d008      	beq.n	800a38e <UART_SetConfig+0x192>
 800a37c:	e00f      	b.n	800a39e <UART_SetConfig+0x1a2>
 800a37e:	2300      	movs	r3, #0
 800a380:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a384:	e0ad      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a386:	2302      	movs	r3, #2
 800a388:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a38c:	e0a9      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a38e:	2304      	movs	r3, #4
 800a390:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a394:	e0a5      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a396:	2308      	movs	r3, #8
 800a398:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a39c:	e0a1      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a39e:	2310      	movs	r3, #16
 800a3a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a3a4:	e09d      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	4a4a      	ldr	r2, [pc, #296]	@ (800a4d4 <UART_SetConfig+0x2d8>)
 800a3ac:	4293      	cmp	r3, r2
 800a3ae:	d125      	bne.n	800a3fc <UART_SetConfig+0x200>
 800a3b0:	4b45      	ldr	r3, [pc, #276]	@ (800a4c8 <UART_SetConfig+0x2cc>)
 800a3b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a3b6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a3ba:	2bc0      	cmp	r3, #192	@ 0xc0
 800a3bc:	d016      	beq.n	800a3ec <UART_SetConfig+0x1f0>
 800a3be:	2bc0      	cmp	r3, #192	@ 0xc0
 800a3c0:	d818      	bhi.n	800a3f4 <UART_SetConfig+0x1f8>
 800a3c2:	2b80      	cmp	r3, #128	@ 0x80
 800a3c4:	d00a      	beq.n	800a3dc <UART_SetConfig+0x1e0>
 800a3c6:	2b80      	cmp	r3, #128	@ 0x80
 800a3c8:	d814      	bhi.n	800a3f4 <UART_SetConfig+0x1f8>
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d002      	beq.n	800a3d4 <UART_SetConfig+0x1d8>
 800a3ce:	2b40      	cmp	r3, #64	@ 0x40
 800a3d0:	d008      	beq.n	800a3e4 <UART_SetConfig+0x1e8>
 800a3d2:	e00f      	b.n	800a3f4 <UART_SetConfig+0x1f8>
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a3da:	e082      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a3dc:	2302      	movs	r3, #2
 800a3de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a3e2:	e07e      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a3e4:	2304      	movs	r3, #4
 800a3e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a3ea:	e07a      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a3ec:	2308      	movs	r3, #8
 800a3ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a3f2:	e076      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a3f4:	2310      	movs	r3, #16
 800a3f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a3fa:	e072      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	4a35      	ldr	r2, [pc, #212]	@ (800a4d8 <UART_SetConfig+0x2dc>)
 800a402:	4293      	cmp	r3, r2
 800a404:	d12a      	bne.n	800a45c <UART_SetConfig+0x260>
 800a406:	4b30      	ldr	r3, [pc, #192]	@ (800a4c8 <UART_SetConfig+0x2cc>)
 800a408:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a40c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a410:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a414:	d01a      	beq.n	800a44c <UART_SetConfig+0x250>
 800a416:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a41a:	d81b      	bhi.n	800a454 <UART_SetConfig+0x258>
 800a41c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a420:	d00c      	beq.n	800a43c <UART_SetConfig+0x240>
 800a422:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a426:	d815      	bhi.n	800a454 <UART_SetConfig+0x258>
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d003      	beq.n	800a434 <UART_SetConfig+0x238>
 800a42c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a430:	d008      	beq.n	800a444 <UART_SetConfig+0x248>
 800a432:	e00f      	b.n	800a454 <UART_SetConfig+0x258>
 800a434:	2300      	movs	r3, #0
 800a436:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a43a:	e052      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a43c:	2302      	movs	r3, #2
 800a43e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a442:	e04e      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a444:	2304      	movs	r3, #4
 800a446:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a44a:	e04a      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a44c:	2308      	movs	r3, #8
 800a44e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a452:	e046      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a454:	2310      	movs	r3, #16
 800a456:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a45a:	e042      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4a17      	ldr	r2, [pc, #92]	@ (800a4c0 <UART_SetConfig+0x2c4>)
 800a462:	4293      	cmp	r3, r2
 800a464:	d13a      	bne.n	800a4dc <UART_SetConfig+0x2e0>
 800a466:	4b18      	ldr	r3, [pc, #96]	@ (800a4c8 <UART_SetConfig+0x2cc>)
 800a468:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a46c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a470:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a474:	d01a      	beq.n	800a4ac <UART_SetConfig+0x2b0>
 800a476:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a47a:	d81b      	bhi.n	800a4b4 <UART_SetConfig+0x2b8>
 800a47c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a480:	d00c      	beq.n	800a49c <UART_SetConfig+0x2a0>
 800a482:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a486:	d815      	bhi.n	800a4b4 <UART_SetConfig+0x2b8>
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d003      	beq.n	800a494 <UART_SetConfig+0x298>
 800a48c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a490:	d008      	beq.n	800a4a4 <UART_SetConfig+0x2a8>
 800a492:	e00f      	b.n	800a4b4 <UART_SetConfig+0x2b8>
 800a494:	2300      	movs	r3, #0
 800a496:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a49a:	e022      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a49c:	2302      	movs	r3, #2
 800a49e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a4a2:	e01e      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a4a4:	2304      	movs	r3, #4
 800a4a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a4aa:	e01a      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a4ac:	2308      	movs	r3, #8
 800a4ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a4b2:	e016      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a4b4:	2310      	movs	r3, #16
 800a4b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800a4ba:	e012      	b.n	800a4e2 <UART_SetConfig+0x2e6>
 800a4bc:	efff69f3 	.word	0xefff69f3
 800a4c0:	40008000 	.word	0x40008000
 800a4c4:	40013800 	.word	0x40013800
 800a4c8:	40021000 	.word	0x40021000
 800a4cc:	40004400 	.word	0x40004400
 800a4d0:	40004800 	.word	0x40004800
 800a4d4:	40004c00 	.word	0x40004c00
 800a4d8:	40005000 	.word	0x40005000
 800a4dc:	2310      	movs	r3, #16
 800a4de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	4a9f      	ldr	r2, [pc, #636]	@ (800a764 <UART_SetConfig+0x568>)
 800a4e8:	4293      	cmp	r3, r2
 800a4ea:	d17a      	bne.n	800a5e2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a4ec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a4f0:	2b08      	cmp	r3, #8
 800a4f2:	d824      	bhi.n	800a53e <UART_SetConfig+0x342>
 800a4f4:	a201      	add	r2, pc, #4	@ (adr r2, 800a4fc <UART_SetConfig+0x300>)
 800a4f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4fa:	bf00      	nop
 800a4fc:	0800a521 	.word	0x0800a521
 800a500:	0800a53f 	.word	0x0800a53f
 800a504:	0800a529 	.word	0x0800a529
 800a508:	0800a53f 	.word	0x0800a53f
 800a50c:	0800a52f 	.word	0x0800a52f
 800a510:	0800a53f 	.word	0x0800a53f
 800a514:	0800a53f 	.word	0x0800a53f
 800a518:	0800a53f 	.word	0x0800a53f
 800a51c:	0800a537 	.word	0x0800a537
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a520:	f7fc fdf0 	bl	8007104 <HAL_RCC_GetPCLK1Freq>
 800a524:	61f8      	str	r0, [r7, #28]
        break;
 800a526:	e010      	b.n	800a54a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a528:	4b8f      	ldr	r3, [pc, #572]	@ (800a768 <UART_SetConfig+0x56c>)
 800a52a:	61fb      	str	r3, [r7, #28]
        break;
 800a52c:	e00d      	b.n	800a54a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a52e:	f7fc fd51 	bl	8006fd4 <HAL_RCC_GetSysClockFreq>
 800a532:	61f8      	str	r0, [r7, #28]
        break;
 800a534:	e009      	b.n	800a54a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a536:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a53a:	61fb      	str	r3, [r7, #28]
        break;
 800a53c:	e005      	b.n	800a54a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800a53e:	2300      	movs	r3, #0
 800a540:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a542:	2301      	movs	r3, #1
 800a544:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a548:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a54a:	69fb      	ldr	r3, [r7, #28]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	f000 80fb 	beq.w	800a748 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	685a      	ldr	r2, [r3, #4]
 800a556:	4613      	mov	r3, r2
 800a558:	005b      	lsls	r3, r3, #1
 800a55a:	4413      	add	r3, r2
 800a55c:	69fa      	ldr	r2, [r7, #28]
 800a55e:	429a      	cmp	r2, r3
 800a560:	d305      	bcc.n	800a56e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	685b      	ldr	r3, [r3, #4]
 800a566:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a568:	69fa      	ldr	r2, [r7, #28]
 800a56a:	429a      	cmp	r2, r3
 800a56c:	d903      	bls.n	800a576 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800a56e:	2301      	movs	r3, #1
 800a570:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a574:	e0e8      	b.n	800a748 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800a576:	69fb      	ldr	r3, [r7, #28]
 800a578:	2200      	movs	r2, #0
 800a57a:	461c      	mov	r4, r3
 800a57c:	4615      	mov	r5, r2
 800a57e:	f04f 0200 	mov.w	r2, #0
 800a582:	f04f 0300 	mov.w	r3, #0
 800a586:	022b      	lsls	r3, r5, #8
 800a588:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800a58c:	0222      	lsls	r2, r4, #8
 800a58e:	68f9      	ldr	r1, [r7, #12]
 800a590:	6849      	ldr	r1, [r1, #4]
 800a592:	0849      	lsrs	r1, r1, #1
 800a594:	2000      	movs	r0, #0
 800a596:	4688      	mov	r8, r1
 800a598:	4681      	mov	r9, r0
 800a59a:	eb12 0a08 	adds.w	sl, r2, r8
 800a59e:	eb43 0b09 	adc.w	fp, r3, r9
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	685b      	ldr	r3, [r3, #4]
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	603b      	str	r3, [r7, #0]
 800a5aa:	607a      	str	r2, [r7, #4]
 800a5ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a5b0:	4650      	mov	r0, sl
 800a5b2:	4659      	mov	r1, fp
 800a5b4:	f7f5 fe64 	bl	8000280 <__aeabi_uldivmod>
 800a5b8:	4602      	mov	r2, r0
 800a5ba:	460b      	mov	r3, r1
 800a5bc:	4613      	mov	r3, r2
 800a5be:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a5c0:	69bb      	ldr	r3, [r7, #24]
 800a5c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a5c6:	d308      	bcc.n	800a5da <UART_SetConfig+0x3de>
 800a5c8:	69bb      	ldr	r3, [r7, #24]
 800a5ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a5ce:	d204      	bcs.n	800a5da <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	69ba      	ldr	r2, [r7, #24]
 800a5d6:	60da      	str	r2, [r3, #12]
 800a5d8:	e0b6      	b.n	800a748 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800a5da:	2301      	movs	r3, #1
 800a5dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a5e0:	e0b2      	b.n	800a748 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	69db      	ldr	r3, [r3, #28]
 800a5e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a5ea:	d15e      	bne.n	800a6aa <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800a5ec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a5f0:	2b08      	cmp	r3, #8
 800a5f2:	d828      	bhi.n	800a646 <UART_SetConfig+0x44a>
 800a5f4:	a201      	add	r2, pc, #4	@ (adr r2, 800a5fc <UART_SetConfig+0x400>)
 800a5f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5fa:	bf00      	nop
 800a5fc:	0800a621 	.word	0x0800a621
 800a600:	0800a629 	.word	0x0800a629
 800a604:	0800a631 	.word	0x0800a631
 800a608:	0800a647 	.word	0x0800a647
 800a60c:	0800a637 	.word	0x0800a637
 800a610:	0800a647 	.word	0x0800a647
 800a614:	0800a647 	.word	0x0800a647
 800a618:	0800a647 	.word	0x0800a647
 800a61c:	0800a63f 	.word	0x0800a63f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a620:	f7fc fd70 	bl	8007104 <HAL_RCC_GetPCLK1Freq>
 800a624:	61f8      	str	r0, [r7, #28]
        break;
 800a626:	e014      	b.n	800a652 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a628:	f7fc fd82 	bl	8007130 <HAL_RCC_GetPCLK2Freq>
 800a62c:	61f8      	str	r0, [r7, #28]
        break;
 800a62e:	e010      	b.n	800a652 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a630:	4b4d      	ldr	r3, [pc, #308]	@ (800a768 <UART_SetConfig+0x56c>)
 800a632:	61fb      	str	r3, [r7, #28]
        break;
 800a634:	e00d      	b.n	800a652 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a636:	f7fc fccd 	bl	8006fd4 <HAL_RCC_GetSysClockFreq>
 800a63a:	61f8      	str	r0, [r7, #28]
        break;
 800a63c:	e009      	b.n	800a652 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a63e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a642:	61fb      	str	r3, [r7, #28]
        break;
 800a644:	e005      	b.n	800a652 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800a646:	2300      	movs	r3, #0
 800a648:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a64a:	2301      	movs	r3, #1
 800a64c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a650:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a652:	69fb      	ldr	r3, [r7, #28]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d077      	beq.n	800a748 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a658:	69fb      	ldr	r3, [r7, #28]
 800a65a:	005a      	lsls	r2, r3, #1
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	085b      	lsrs	r3, r3, #1
 800a662:	441a      	add	r2, r3
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	685b      	ldr	r3, [r3, #4]
 800a668:	fbb2 f3f3 	udiv	r3, r2, r3
 800a66c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a66e:	69bb      	ldr	r3, [r7, #24]
 800a670:	2b0f      	cmp	r3, #15
 800a672:	d916      	bls.n	800a6a2 <UART_SetConfig+0x4a6>
 800a674:	69bb      	ldr	r3, [r7, #24]
 800a676:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a67a:	d212      	bcs.n	800a6a2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a67c:	69bb      	ldr	r3, [r7, #24]
 800a67e:	b29b      	uxth	r3, r3
 800a680:	f023 030f 	bic.w	r3, r3, #15
 800a684:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a686:	69bb      	ldr	r3, [r7, #24]
 800a688:	085b      	lsrs	r3, r3, #1
 800a68a:	b29b      	uxth	r3, r3
 800a68c:	f003 0307 	and.w	r3, r3, #7
 800a690:	b29a      	uxth	r2, r3
 800a692:	8afb      	ldrh	r3, [r7, #22]
 800a694:	4313      	orrs	r3, r2
 800a696:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	8afa      	ldrh	r2, [r7, #22]
 800a69e:	60da      	str	r2, [r3, #12]
 800a6a0:	e052      	b.n	800a748 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800a6a2:	2301      	movs	r3, #1
 800a6a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800a6a8:	e04e      	b.n	800a748 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a6aa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a6ae:	2b08      	cmp	r3, #8
 800a6b0:	d827      	bhi.n	800a702 <UART_SetConfig+0x506>
 800a6b2:	a201      	add	r2, pc, #4	@ (adr r2, 800a6b8 <UART_SetConfig+0x4bc>)
 800a6b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6b8:	0800a6dd 	.word	0x0800a6dd
 800a6bc:	0800a6e5 	.word	0x0800a6e5
 800a6c0:	0800a6ed 	.word	0x0800a6ed
 800a6c4:	0800a703 	.word	0x0800a703
 800a6c8:	0800a6f3 	.word	0x0800a6f3
 800a6cc:	0800a703 	.word	0x0800a703
 800a6d0:	0800a703 	.word	0x0800a703
 800a6d4:	0800a703 	.word	0x0800a703
 800a6d8:	0800a6fb 	.word	0x0800a6fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a6dc:	f7fc fd12 	bl	8007104 <HAL_RCC_GetPCLK1Freq>
 800a6e0:	61f8      	str	r0, [r7, #28]
        break;
 800a6e2:	e014      	b.n	800a70e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a6e4:	f7fc fd24 	bl	8007130 <HAL_RCC_GetPCLK2Freq>
 800a6e8:	61f8      	str	r0, [r7, #28]
        break;
 800a6ea:	e010      	b.n	800a70e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a6ec:	4b1e      	ldr	r3, [pc, #120]	@ (800a768 <UART_SetConfig+0x56c>)
 800a6ee:	61fb      	str	r3, [r7, #28]
        break;
 800a6f0:	e00d      	b.n	800a70e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a6f2:	f7fc fc6f 	bl	8006fd4 <HAL_RCC_GetSysClockFreq>
 800a6f6:	61f8      	str	r0, [r7, #28]
        break;
 800a6f8:	e009      	b.n	800a70e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a6fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a6fe:	61fb      	str	r3, [r7, #28]
        break;
 800a700:	e005      	b.n	800a70e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800a702:	2300      	movs	r3, #0
 800a704:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a706:	2301      	movs	r3, #1
 800a708:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800a70c:	bf00      	nop
    }

    if (pclk != 0U)
 800a70e:	69fb      	ldr	r3, [r7, #28]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d019      	beq.n	800a748 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	685b      	ldr	r3, [r3, #4]
 800a718:	085a      	lsrs	r2, r3, #1
 800a71a:	69fb      	ldr	r3, [r7, #28]
 800a71c:	441a      	add	r2, r3
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	685b      	ldr	r3, [r3, #4]
 800a722:	fbb2 f3f3 	udiv	r3, r2, r3
 800a726:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a728:	69bb      	ldr	r3, [r7, #24]
 800a72a:	2b0f      	cmp	r3, #15
 800a72c:	d909      	bls.n	800a742 <UART_SetConfig+0x546>
 800a72e:	69bb      	ldr	r3, [r7, #24]
 800a730:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a734:	d205      	bcs.n	800a742 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a736:	69bb      	ldr	r3, [r7, #24]
 800a738:	b29a      	uxth	r2, r3
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	60da      	str	r2, [r3, #12]
 800a740:	e002      	b.n	800a748 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800a742:	2301      	movs	r3, #1
 800a744:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	2200      	movs	r2, #0
 800a74c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	2200      	movs	r2, #0
 800a752:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800a754:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800a758:	4618      	mov	r0, r3
 800a75a:	3728      	adds	r7, #40	@ 0x28
 800a75c:	46bd      	mov	sp, r7
 800a75e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a762:	bf00      	nop
 800a764:	40008000 	.word	0x40008000
 800a768:	00f42400 	.word	0x00f42400

0800a76c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a76c:	b480      	push	{r7}
 800a76e:	b083      	sub	sp, #12
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a778:	f003 0308 	and.w	r3, r3, #8
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d00a      	beq.n	800a796 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	685b      	ldr	r3, [r3, #4]
 800a786:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	430a      	orrs	r2, r1
 800a794:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a79a:	f003 0301 	and.w	r3, r3, #1
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d00a      	beq.n	800a7b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	685b      	ldr	r3, [r3, #4]
 800a7a8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	430a      	orrs	r2, r1
 800a7b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7bc:	f003 0302 	and.w	r3, r3, #2
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d00a      	beq.n	800a7da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	685b      	ldr	r3, [r3, #4]
 800a7ca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	430a      	orrs	r2, r1
 800a7d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7de:	f003 0304 	and.w	r3, r3, #4
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d00a      	beq.n	800a7fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	685b      	ldr	r3, [r3, #4]
 800a7ec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	430a      	orrs	r2, r1
 800a7fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a800:	f003 0310 	and.w	r3, r3, #16
 800a804:	2b00      	cmp	r3, #0
 800a806:	d00a      	beq.n	800a81e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	689b      	ldr	r3, [r3, #8]
 800a80e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	430a      	orrs	r2, r1
 800a81c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a822:	f003 0320 	and.w	r3, r3, #32
 800a826:	2b00      	cmp	r3, #0
 800a828:	d00a      	beq.n	800a840 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	689b      	ldr	r3, [r3, #8]
 800a830:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	430a      	orrs	r2, r1
 800a83e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a844:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d01a      	beq.n	800a882 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	685b      	ldr	r3, [r3, #4]
 800a852:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	430a      	orrs	r2, r1
 800a860:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a866:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a86a:	d10a      	bne.n	800a882 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	685b      	ldr	r3, [r3, #4]
 800a872:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	430a      	orrs	r2, r1
 800a880:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d00a      	beq.n	800a8a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	685b      	ldr	r3, [r3, #4]
 800a894:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	430a      	orrs	r2, r1
 800a8a2:	605a      	str	r2, [r3, #4]
  }
}
 800a8a4:	bf00      	nop
 800a8a6:	370c      	adds	r7, #12
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ae:	4770      	bx	lr

0800a8b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b098      	sub	sp, #96	@ 0x60
 800a8b4:	af02      	add	r7, sp, #8
 800a8b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a8c0:	f7fa f870 	bl	80049a4 <HAL_GetTick>
 800a8c4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	f003 0308 	and.w	r3, r3, #8
 800a8d0:	2b08      	cmp	r3, #8
 800a8d2:	d12e      	bne.n	800a932 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a8d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a8d8:	9300      	str	r3, [sp, #0]
 800a8da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a8dc:	2200      	movs	r2, #0
 800a8de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	f000 f88c 	bl	800aa00 <UART_WaitOnFlagUntilTimeout>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d021      	beq.n	800a932 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8f6:	e853 3f00 	ldrex	r3, [r3]
 800a8fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a8fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a902:	653b      	str	r3, [r7, #80]	@ 0x50
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	461a      	mov	r2, r3
 800a90a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a90c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a90e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a910:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a912:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a914:	e841 2300 	strex	r3, r2, [r1]
 800a918:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a91a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d1e6      	bne.n	800a8ee <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	2220      	movs	r2, #32
 800a924:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	2200      	movs	r2, #0
 800a92a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a92e:	2303      	movs	r3, #3
 800a930:	e062      	b.n	800a9f8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	f003 0304 	and.w	r3, r3, #4
 800a93c:	2b04      	cmp	r3, #4
 800a93e:	d149      	bne.n	800a9d4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a940:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a944:	9300      	str	r3, [sp, #0]
 800a946:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a948:	2200      	movs	r2, #0
 800a94a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a94e:	6878      	ldr	r0, [r7, #4]
 800a950:	f000 f856 	bl	800aa00 <UART_WaitOnFlagUntilTimeout>
 800a954:	4603      	mov	r3, r0
 800a956:	2b00      	cmp	r3, #0
 800a958:	d03c      	beq.n	800a9d4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a962:	e853 3f00 	ldrex	r3, [r3]
 800a966:	623b      	str	r3, [r7, #32]
   return(result);
 800a968:	6a3b      	ldr	r3, [r7, #32]
 800a96a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a96e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	461a      	mov	r2, r3
 800a976:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a978:	633b      	str	r3, [r7, #48]	@ 0x30
 800a97a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a97c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a97e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a980:	e841 2300 	strex	r3, r2, [r1]
 800a984:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d1e6      	bne.n	800a95a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	3308      	adds	r3, #8
 800a992:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a994:	693b      	ldr	r3, [r7, #16]
 800a996:	e853 3f00 	ldrex	r3, [r3]
 800a99a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	f023 0301 	bic.w	r3, r3, #1
 800a9a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	3308      	adds	r3, #8
 800a9aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a9ac:	61fa      	str	r2, [r7, #28]
 800a9ae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9b0:	69b9      	ldr	r1, [r7, #24]
 800a9b2:	69fa      	ldr	r2, [r7, #28]
 800a9b4:	e841 2300 	strex	r3, r2, [r1]
 800a9b8:	617b      	str	r3, [r7, #20]
   return(result);
 800a9ba:	697b      	ldr	r3, [r7, #20]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d1e5      	bne.n	800a98c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	2220      	movs	r2, #32
 800a9c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	2200      	movs	r2, #0
 800a9cc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a9d0:	2303      	movs	r3, #3
 800a9d2:	e011      	b.n	800a9f8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2220      	movs	r2, #32
 800a9d8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	2220      	movs	r2, #32
 800a9de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	2200      	movs	r2, #0
 800a9e6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a9f6:	2300      	movs	r3, #0
}
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	3758      	adds	r7, #88	@ 0x58
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	bd80      	pop	{r7, pc}

0800aa00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b084      	sub	sp, #16
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	60f8      	str	r0, [r7, #12]
 800aa08:	60b9      	str	r1, [r7, #8]
 800aa0a:	603b      	str	r3, [r7, #0]
 800aa0c:	4613      	mov	r3, r2
 800aa0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa10:	e04f      	b.n	800aab2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aa12:	69bb      	ldr	r3, [r7, #24]
 800aa14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa18:	d04b      	beq.n	800aab2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aa1a:	f7f9 ffc3 	bl	80049a4 <HAL_GetTick>
 800aa1e:	4602      	mov	r2, r0
 800aa20:	683b      	ldr	r3, [r7, #0]
 800aa22:	1ad3      	subs	r3, r2, r3
 800aa24:	69ba      	ldr	r2, [r7, #24]
 800aa26:	429a      	cmp	r2, r3
 800aa28:	d302      	bcc.n	800aa30 <UART_WaitOnFlagUntilTimeout+0x30>
 800aa2a:	69bb      	ldr	r3, [r7, #24]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d101      	bne.n	800aa34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800aa30:	2303      	movs	r3, #3
 800aa32:	e04e      	b.n	800aad2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	f003 0304 	and.w	r3, r3, #4
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d037      	beq.n	800aab2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800aa42:	68bb      	ldr	r3, [r7, #8]
 800aa44:	2b80      	cmp	r3, #128	@ 0x80
 800aa46:	d034      	beq.n	800aab2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	2b40      	cmp	r3, #64	@ 0x40
 800aa4c:	d031      	beq.n	800aab2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	69db      	ldr	r3, [r3, #28]
 800aa54:	f003 0308 	and.w	r3, r3, #8
 800aa58:	2b08      	cmp	r3, #8
 800aa5a:	d110      	bne.n	800aa7e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	2208      	movs	r2, #8
 800aa62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aa64:	68f8      	ldr	r0, [r7, #12]
 800aa66:	f000 f838 	bl	800aada <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	2208      	movs	r2, #8
 800aa6e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	2200      	movs	r2, #0
 800aa76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	e029      	b.n	800aad2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	69db      	ldr	r3, [r3, #28]
 800aa84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aa88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aa8c:	d111      	bne.n	800aab2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800aa96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800aa98:	68f8      	ldr	r0, [r7, #12]
 800aa9a:	f000 f81e 	bl	800aada <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	2220      	movs	r2, #32
 800aaa2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	2200      	movs	r2, #0
 800aaaa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800aaae:	2303      	movs	r3, #3
 800aab0:	e00f      	b.n	800aad2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	69da      	ldr	r2, [r3, #28]
 800aab8:	68bb      	ldr	r3, [r7, #8]
 800aaba:	4013      	ands	r3, r2
 800aabc:	68ba      	ldr	r2, [r7, #8]
 800aabe:	429a      	cmp	r2, r3
 800aac0:	bf0c      	ite	eq
 800aac2:	2301      	moveq	r3, #1
 800aac4:	2300      	movne	r3, #0
 800aac6:	b2db      	uxtb	r3, r3
 800aac8:	461a      	mov	r2, r3
 800aaca:	79fb      	ldrb	r3, [r7, #7]
 800aacc:	429a      	cmp	r2, r3
 800aace:	d0a0      	beq.n	800aa12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aad0:	2300      	movs	r3, #0
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	3710      	adds	r7, #16
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd80      	pop	{r7, pc}

0800aada <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aada:	b480      	push	{r7}
 800aadc:	b095      	sub	sp, #84	@ 0x54
 800aade:	af00      	add	r7, sp, #0
 800aae0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aae8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aaea:	e853 3f00 	ldrex	r3, [r3]
 800aaee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800aaf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaf2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aaf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	461a      	mov	r2, r3
 800aafe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab00:	643b      	str	r3, [r7, #64]	@ 0x40
 800ab02:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab04:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ab06:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ab08:	e841 2300 	strex	r3, r2, [r1]
 800ab0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ab0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d1e6      	bne.n	800aae2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	3308      	adds	r3, #8
 800ab1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab1c:	6a3b      	ldr	r3, [r7, #32]
 800ab1e:	e853 3f00 	ldrex	r3, [r3]
 800ab22:	61fb      	str	r3, [r7, #28]
   return(result);
 800ab24:	69fb      	ldr	r3, [r7, #28]
 800ab26:	f023 0301 	bic.w	r3, r3, #1
 800ab2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	3308      	adds	r3, #8
 800ab32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ab34:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ab36:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ab3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab3c:	e841 2300 	strex	r3, r2, [r1]
 800ab40:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ab42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d1e5      	bne.n	800ab14 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ab4c:	2b01      	cmp	r3, #1
 800ab4e:	d118      	bne.n	800ab82 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	e853 3f00 	ldrex	r3, [r3]
 800ab5c:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab5e:	68bb      	ldr	r3, [r7, #8]
 800ab60:	f023 0310 	bic.w	r3, r3, #16
 800ab64:	647b      	str	r3, [r7, #68]	@ 0x44
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	461a      	mov	r2, r3
 800ab6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ab6e:	61bb      	str	r3, [r7, #24]
 800ab70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab72:	6979      	ldr	r1, [r7, #20]
 800ab74:	69ba      	ldr	r2, [r7, #24]
 800ab76:	e841 2300 	strex	r3, r2, [r1]
 800ab7a:	613b      	str	r3, [r7, #16]
   return(result);
 800ab7c:	693b      	ldr	r3, [r7, #16]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d1e6      	bne.n	800ab50 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2220      	movs	r2, #32
 800ab86:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	2200      	movs	r2, #0
 800ab94:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800ab96:	bf00      	nop
 800ab98:	3754      	adds	r7, #84	@ 0x54
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba0:	4770      	bx	lr

0800aba2 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800aba2:	b084      	sub	sp, #16
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b084      	sub	sp, #16
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
 800abac:	f107 001c 	add.w	r0, r7, #28
 800abb0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	68db      	ldr	r3, [r3, #12]
 800abb8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800abc0:	6878      	ldr	r0, [r7, #4]
 800abc2:	f000 fa69 	bl	800b098 <USB_CoreReset>
 800abc6:	4603      	mov	r3, r0
 800abc8:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800abca:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d106      	bne.n	800abe0 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abd6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	639a      	str	r2, [r3, #56]	@ 0x38
 800abde:	e005      	b.n	800abec <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abe4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 800abec:	7bfb      	ldrb	r3, [r7, #15]
}
 800abee:	4618      	mov	r0, r3
 800abf0:	3710      	adds	r7, #16
 800abf2:	46bd      	mov	sp, r7
 800abf4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800abf8:	b004      	add	sp, #16
 800abfa:	4770      	bx	lr

0800abfc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800abfc:	b480      	push	{r7}
 800abfe:	b083      	sub	sp, #12
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	689b      	ldr	r3, [r3, #8]
 800ac08:	f023 0201 	bic.w	r2, r3, #1
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ac10:	2300      	movs	r3, #0
}
 800ac12:	4618      	mov	r0, r3
 800ac14:	370c      	adds	r7, #12
 800ac16:	46bd      	mov	sp, r7
 800ac18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1c:	4770      	bx	lr

0800ac1e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800ac1e:	b580      	push	{r7, lr}
 800ac20:	b084      	sub	sp, #16
 800ac22:	af00      	add	r7, sp, #0
 800ac24:	6078      	str	r0, [r7, #4]
 800ac26:	460b      	mov	r3, r1
 800ac28:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	68db      	ldr	r3, [r3, #12]
 800ac32:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ac3a:	78fb      	ldrb	r3, [r7, #3]
 800ac3c:	2b01      	cmp	r3, #1
 800ac3e:	d115      	bne.n	800ac6c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	68db      	ldr	r3, [r3, #12]
 800ac44:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ac4c:	200a      	movs	r0, #10
 800ac4e:	f7f9 feb5 	bl	80049bc <HAL_Delay>
      ms += 10U;
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	330a      	adds	r3, #10
 800ac56:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ac58:	6878      	ldr	r0, [r7, #4]
 800ac5a:	f000 fa0f 	bl	800b07c <USB_GetMode>
 800ac5e:	4603      	mov	r3, r0
 800ac60:	2b01      	cmp	r3, #1
 800ac62:	d01e      	beq.n	800aca2 <USB_SetCurrentMode+0x84>
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	2bc7      	cmp	r3, #199	@ 0xc7
 800ac68:	d9f0      	bls.n	800ac4c <USB_SetCurrentMode+0x2e>
 800ac6a:	e01a      	b.n	800aca2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800ac6c:	78fb      	ldrb	r3, [r7, #3]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d115      	bne.n	800ac9e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	68db      	ldr	r3, [r3, #12]
 800ac76:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ac7e:	200a      	movs	r0, #10
 800ac80:	f7f9 fe9c 	bl	80049bc <HAL_Delay>
      ms += 10U;
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	330a      	adds	r3, #10
 800ac88:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ac8a:	6878      	ldr	r0, [r7, #4]
 800ac8c:	f000 f9f6 	bl	800b07c <USB_GetMode>
 800ac90:	4603      	mov	r3, r0
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d005      	beq.n	800aca2 <USB_SetCurrentMode+0x84>
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	2bc7      	cmp	r3, #199	@ 0xc7
 800ac9a:	d9f0      	bls.n	800ac7e <USB_SetCurrentMode+0x60>
 800ac9c:	e001      	b.n	800aca2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800ac9e:	2301      	movs	r3, #1
 800aca0:	e005      	b.n	800acae <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	2bc8      	cmp	r3, #200	@ 0xc8
 800aca6:	d101      	bne.n	800acac <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800aca8:	2301      	movs	r3, #1
 800acaa:	e000      	b.n	800acae <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800acac:	2300      	movs	r3, #0
}
 800acae:	4618      	mov	r0, r3
 800acb0:	3710      	adds	r7, #16
 800acb2:	46bd      	mov	sp, r7
 800acb4:	bd80      	pop	{r7, pc}
	...

0800acb8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800acb8:	b084      	sub	sp, #16
 800acba:	b580      	push	{r7, lr}
 800acbc:	b086      	sub	sp, #24
 800acbe:	af00      	add	r7, sp, #0
 800acc0:	6078      	str	r0, [r7, #4]
 800acc2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800acc6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800acca:	2300      	movs	r3, #0
 800accc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800acd2:	2300      	movs	r3, #0
 800acd4:	613b      	str	r3, [r7, #16]
 800acd6:	e009      	b.n	800acec <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800acd8:	687a      	ldr	r2, [r7, #4]
 800acda:	693b      	ldr	r3, [r7, #16]
 800acdc:	3340      	adds	r3, #64	@ 0x40
 800acde:	009b      	lsls	r3, r3, #2
 800ace0:	4413      	add	r3, r2
 800ace2:	2200      	movs	r2, #0
 800ace4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800ace6:	693b      	ldr	r3, [r7, #16]
 800ace8:	3301      	adds	r3, #1
 800acea:	613b      	str	r3, [r7, #16]
 800acec:	693b      	ldr	r3, [r7, #16]
 800acee:	2b0e      	cmp	r3, #14
 800acf0:	d9f2      	bls.n	800acd8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800acf2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d11c      	bne.n	800ad34 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad00:	685b      	ldr	r3, [r3, #4]
 800ad02:	68fa      	ldr	r2, [r7, #12]
 800ad04:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ad08:	f043 0302 	orr.w	r3, r3, #2
 800ad0c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad12:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	601a      	str	r2, [r3, #0]
 800ad32:	e005      	b.n	800ad40 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad38:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ad46:	461a      	mov	r2, r3
 800ad48:	2300      	movs	r3, #0
 800ad4a:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ad4c:	2103      	movs	r1, #3
 800ad4e:	6878      	ldr	r0, [r7, #4]
 800ad50:	f000 f95a 	bl	800b008 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ad54:	2110      	movs	r1, #16
 800ad56:	6878      	ldr	r0, [r7, #4]
 800ad58:	f000 f8f6 	bl	800af48 <USB_FlushTxFifo>
 800ad5c:	4603      	mov	r3, r0
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d001      	beq.n	800ad66 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800ad62:	2301      	movs	r3, #1
 800ad64:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ad66:	6878      	ldr	r0, [r7, #4]
 800ad68:	f000 f920 	bl	800afac <USB_FlushRxFifo>
 800ad6c:	4603      	mov	r3, r0
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d001      	beq.n	800ad76 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800ad72:	2301      	movs	r3, #1
 800ad74:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad7c:	461a      	mov	r2, r3
 800ad7e:	2300      	movs	r3, #0
 800ad80:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad88:	461a      	mov	r2, r3
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ad94:	461a      	mov	r2, r3
 800ad96:	2300      	movs	r3, #0
 800ad98:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	613b      	str	r3, [r7, #16]
 800ad9e:	e043      	b.n	800ae28 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ada0:	693b      	ldr	r3, [r7, #16]
 800ada2:	015a      	lsls	r2, r3, #5
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	4413      	add	r3, r2
 800ada8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800adb2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800adb6:	d118      	bne.n	800adea <USB_DevInit+0x132>
    {
      if (i == 0U)
 800adb8:	693b      	ldr	r3, [r7, #16]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d10a      	bne.n	800add4 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800adbe:	693b      	ldr	r3, [r7, #16]
 800adc0:	015a      	lsls	r2, r3, #5
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	4413      	add	r3, r2
 800adc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800adca:	461a      	mov	r2, r3
 800adcc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800add0:	6013      	str	r3, [r2, #0]
 800add2:	e013      	b.n	800adfc <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800add4:	693b      	ldr	r3, [r7, #16]
 800add6:	015a      	lsls	r2, r3, #5
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	4413      	add	r3, r2
 800addc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ade0:	461a      	mov	r2, r3
 800ade2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ade6:	6013      	str	r3, [r2, #0]
 800ade8:	e008      	b.n	800adfc <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800adea:	693b      	ldr	r3, [r7, #16]
 800adec:	015a      	lsls	r2, r3, #5
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	4413      	add	r3, r2
 800adf2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800adf6:	461a      	mov	r2, r3
 800adf8:	2300      	movs	r3, #0
 800adfa:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800adfc:	693b      	ldr	r3, [r7, #16]
 800adfe:	015a      	lsls	r2, r3, #5
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	4413      	add	r3, r2
 800ae04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae08:	461a      	mov	r2, r3
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ae0e:	693b      	ldr	r3, [r7, #16]
 800ae10:	015a      	lsls	r2, r3, #5
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	4413      	add	r3, r2
 800ae16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae1a:	461a      	mov	r2, r3
 800ae1c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ae20:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ae22:	693b      	ldr	r3, [r7, #16]
 800ae24:	3301      	adds	r3, #1
 800ae26:	613b      	str	r3, [r7, #16]
 800ae28:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ae2c:	461a      	mov	r2, r3
 800ae2e:	693b      	ldr	r3, [r7, #16]
 800ae30:	4293      	cmp	r3, r2
 800ae32:	d3b5      	bcc.n	800ada0 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ae34:	2300      	movs	r3, #0
 800ae36:	613b      	str	r3, [r7, #16]
 800ae38:	e043      	b.n	800aec2 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ae3a:	693b      	ldr	r3, [r7, #16]
 800ae3c:	015a      	lsls	r2, r3, #5
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	4413      	add	r3, r2
 800ae42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ae4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ae50:	d118      	bne.n	800ae84 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800ae52:	693b      	ldr	r3, [r7, #16]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d10a      	bne.n	800ae6e <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ae58:	693b      	ldr	r3, [r7, #16]
 800ae5a:	015a      	lsls	r2, r3, #5
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	4413      	add	r3, r2
 800ae60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae64:	461a      	mov	r2, r3
 800ae66:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ae6a:	6013      	str	r3, [r2, #0]
 800ae6c:	e013      	b.n	800ae96 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ae6e:	693b      	ldr	r3, [r7, #16]
 800ae70:	015a      	lsls	r2, r3, #5
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	4413      	add	r3, r2
 800ae76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae7a:	461a      	mov	r2, r3
 800ae7c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ae80:	6013      	str	r3, [r2, #0]
 800ae82:	e008      	b.n	800ae96 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ae84:	693b      	ldr	r3, [r7, #16]
 800ae86:	015a      	lsls	r2, r3, #5
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	4413      	add	r3, r2
 800ae8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae90:	461a      	mov	r2, r3
 800ae92:	2300      	movs	r3, #0
 800ae94:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ae96:	693b      	ldr	r3, [r7, #16]
 800ae98:	015a      	lsls	r2, r3, #5
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	4413      	add	r3, r2
 800ae9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aea2:	461a      	mov	r2, r3
 800aea4:	2300      	movs	r3, #0
 800aea6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800aea8:	693b      	ldr	r3, [r7, #16]
 800aeaa:	015a      	lsls	r2, r3, #5
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	4413      	add	r3, r2
 800aeb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aeb4:	461a      	mov	r2, r3
 800aeb6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800aeba:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800aebc:	693b      	ldr	r3, [r7, #16]
 800aebe:	3301      	adds	r3, #1
 800aec0:	613b      	str	r3, [r7, #16]
 800aec2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800aec6:	461a      	mov	r2, r3
 800aec8:	693b      	ldr	r3, [r7, #16]
 800aeca:	4293      	cmp	r3, r2
 800aecc:	d3b5      	bcc.n	800ae3a <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aed4:	691b      	ldr	r3, [r3, #16]
 800aed6:	68fa      	ldr	r2, [r7, #12]
 800aed8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aedc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aee0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	2200      	movs	r2, #0
 800aee6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800aeee:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	699b      	ldr	r3, [r3, #24]
 800aef4:	f043 0210 	orr.w	r2, r3, #16
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	699a      	ldr	r2, [r3, #24]
 800af00:	4b10      	ldr	r3, [pc, #64]	@ (800af44 <USB_DevInit+0x28c>)
 800af02:	4313      	orrs	r3, r2
 800af04:	687a      	ldr	r2, [r7, #4]
 800af06:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800af08:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d005      	beq.n	800af1c <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	699b      	ldr	r3, [r3, #24]
 800af14:	f043 0208 	orr.w	r2, r3, #8
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800af1c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800af20:	2b01      	cmp	r3, #1
 800af22:	d107      	bne.n	800af34 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	699b      	ldr	r3, [r3, #24]
 800af28:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800af2c:	f043 0304 	orr.w	r3, r3, #4
 800af30:	687a      	ldr	r2, [r7, #4]
 800af32:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800af34:	7dfb      	ldrb	r3, [r7, #23]
}
 800af36:	4618      	mov	r0, r3
 800af38:	3718      	adds	r7, #24
 800af3a:	46bd      	mov	sp, r7
 800af3c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800af40:	b004      	add	sp, #16
 800af42:	4770      	bx	lr
 800af44:	803c3800 	.word	0x803c3800

0800af48 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800af48:	b480      	push	{r7}
 800af4a:	b085      	sub	sp, #20
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]
 800af50:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800af52:	2300      	movs	r3, #0
 800af54:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	3301      	adds	r3, #1
 800af5a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800af62:	d901      	bls.n	800af68 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800af64:	2303      	movs	r3, #3
 800af66:	e01b      	b.n	800afa0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	691b      	ldr	r3, [r3, #16]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	daf2      	bge.n	800af56 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800af70:	2300      	movs	r3, #0
 800af72:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800af74:	683b      	ldr	r3, [r7, #0]
 800af76:	019b      	lsls	r3, r3, #6
 800af78:	f043 0220 	orr.w	r2, r3, #32
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	3301      	adds	r3, #1
 800af84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800af8c:	d901      	bls.n	800af92 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800af8e:	2303      	movs	r3, #3
 800af90:	e006      	b.n	800afa0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	691b      	ldr	r3, [r3, #16]
 800af96:	f003 0320 	and.w	r3, r3, #32
 800af9a:	2b20      	cmp	r3, #32
 800af9c:	d0f0      	beq.n	800af80 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800af9e:	2300      	movs	r3, #0
}
 800afa0:	4618      	mov	r0, r3
 800afa2:	3714      	adds	r7, #20
 800afa4:	46bd      	mov	sp, r7
 800afa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afaa:	4770      	bx	lr

0800afac <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800afac:	b480      	push	{r7}
 800afae:	b085      	sub	sp, #20
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800afb4:	2300      	movs	r3, #0
 800afb6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	3301      	adds	r3, #1
 800afbc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800afc4:	d901      	bls.n	800afca <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800afc6:	2303      	movs	r3, #3
 800afc8:	e018      	b.n	800affc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	691b      	ldr	r3, [r3, #16]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	daf2      	bge.n	800afb8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800afd2:	2300      	movs	r3, #0
 800afd4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2210      	movs	r2, #16
 800afda:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	3301      	adds	r3, #1
 800afe0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800afe8:	d901      	bls.n	800afee <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800afea:	2303      	movs	r3, #3
 800afec:	e006      	b.n	800affc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	691b      	ldr	r3, [r3, #16]
 800aff2:	f003 0310 	and.w	r3, r3, #16
 800aff6:	2b10      	cmp	r3, #16
 800aff8:	d0f0      	beq.n	800afdc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800affa:	2300      	movs	r3, #0
}
 800affc:	4618      	mov	r0, r3
 800affe:	3714      	adds	r7, #20
 800b000:	46bd      	mov	sp, r7
 800b002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b006:	4770      	bx	lr

0800b008 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b008:	b480      	push	{r7}
 800b00a:	b085      	sub	sp, #20
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
 800b010:	460b      	mov	r3, r1
 800b012:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b01e:	681a      	ldr	r2, [r3, #0]
 800b020:	78fb      	ldrb	r3, [r7, #3]
 800b022:	68f9      	ldr	r1, [r7, #12]
 800b024:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b028:	4313      	orrs	r3, r2
 800b02a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b02c:	2300      	movs	r3, #0
}
 800b02e:	4618      	mov	r0, r3
 800b030:	3714      	adds	r7, #20
 800b032:	46bd      	mov	sp, r7
 800b034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b038:	4770      	bx	lr

0800b03a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b03a:	b480      	push	{r7}
 800b03c:	b085      	sub	sp, #20
 800b03e:	af00      	add	r7, sp, #0
 800b040:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	68fa      	ldr	r2, [r7, #12]
 800b050:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b054:	f023 0303 	bic.w	r3, r3, #3
 800b058:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b060:	685b      	ldr	r3, [r3, #4]
 800b062:	68fa      	ldr	r2, [r7, #12]
 800b064:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b068:	f043 0302 	orr.w	r3, r3, #2
 800b06c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b06e:	2300      	movs	r3, #0
}
 800b070:	4618      	mov	r0, r3
 800b072:	3714      	adds	r7, #20
 800b074:	46bd      	mov	sp, r7
 800b076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07a:	4770      	bx	lr

0800b07c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800b07c:	b480      	push	{r7}
 800b07e:	b083      	sub	sp, #12
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	695b      	ldr	r3, [r3, #20]
 800b088:	f003 0301 	and.w	r3, r3, #1
}
 800b08c:	4618      	mov	r0, r3
 800b08e:	370c      	adds	r7, #12
 800b090:	46bd      	mov	sp, r7
 800b092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b096:	4770      	bx	lr

0800b098 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b098:	b480      	push	{r7}
 800b09a:	b085      	sub	sp, #20
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	3301      	adds	r3, #1
 800b0a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b0b0:	d901      	bls.n	800b0b6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b0b2:	2303      	movs	r3, #3
 800b0b4:	e022      	b.n	800b0fc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	691b      	ldr	r3, [r3, #16]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	daf2      	bge.n	800b0a4 <USB_CoreReset+0xc>

  count = 10U;
 800b0be:	230a      	movs	r3, #10
 800b0c0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800b0c2:	e002      	b.n	800b0ca <USB_CoreReset+0x32>
  {
    count--;
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	3b01      	subs	r3, #1
 800b0c8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d1f9      	bne.n	800b0c4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	691b      	ldr	r3, [r3, #16]
 800b0d4:	f043 0201 	orr.w	r2, r3, #1
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	3301      	adds	r3, #1
 800b0e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b0e8:	d901      	bls.n	800b0ee <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800b0ea:	2303      	movs	r3, #3
 800b0ec:	e006      	b.n	800b0fc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	691b      	ldr	r3, [r3, #16]
 800b0f2:	f003 0301 	and.w	r3, r3, #1
 800b0f6:	2b01      	cmp	r3, #1
 800b0f8:	d0f0      	beq.n	800b0dc <USB_CoreReset+0x44>

  return HAL_OK;
 800b0fa:	2300      	movs	r3, #0
}
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	3714      	adds	r7, #20
 800b100:	46bd      	mov	sp, r7
 800b102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b106:	4770      	bx	lr

0800b108 <sendMessageVector>:
/*-----------------------------------------------------------*/

static int32_t sendMessageVector( MQTTContext_t * pContext,
                                  TransportOutVector_t * pIoVec,
                                  size_t ioVecCount )
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b08a      	sub	sp, #40	@ 0x28
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	60f8      	str	r0, [r7, #12]
 800b110:	60b9      	str	r1, [r7, #8]
 800b112:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t startTime;
    TransportOutVector_t * pIoVectIterator;
    size_t vectorsToBeSent = ioVecCount;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	61fb      	str	r3, [r7, #28]
    size_t bytesToSend = 0U;
 800b118:	2300      	movs	r3, #0
 800b11a:	61bb      	str	r3, [r7, #24]
    int32_t bytesSentOrError = 0;
 800b11c:	2300      	movs	r3, #0
 800b11e:	617b      	str	r3, [r7, #20]

    assert( pContext != NULL );
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d106      	bne.n	800b134 <sendMessageVector+0x2c>
 800b126:	4b6a      	ldr	r3, [pc, #424]	@ (800b2d0 <sendMessageVector+0x1c8>)
 800b128:	4a6a      	ldr	r2, [pc, #424]	@ (800b2d4 <sendMessageVector+0x1cc>)
 800b12a:	f240 3116 	movw	r1, #790	@ 0x316
 800b12e:	486a      	ldr	r0, [pc, #424]	@ (800b2d8 <sendMessageVector+0x1d0>)
 800b130:	f007 f87a 	bl	8012228 <__assert_func>
    assert( pIoVec != NULL );
 800b134:	68bb      	ldr	r3, [r7, #8]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d106      	bne.n	800b148 <sendMessageVector+0x40>
 800b13a:	4b68      	ldr	r3, [pc, #416]	@ (800b2dc <sendMessageVector+0x1d4>)
 800b13c:	4a65      	ldr	r2, [pc, #404]	@ (800b2d4 <sendMessageVector+0x1cc>)
 800b13e:	f240 3117 	movw	r1, #791	@ 0x317
 800b142:	4865      	ldr	r0, [pc, #404]	@ (800b2d8 <sendMessageVector+0x1d0>)
 800b144:	f007 f870 	bl	8012228 <__assert_func>
    assert( pContext->getTime != NULL );
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d106      	bne.n	800b15e <sendMessageVector+0x56>
 800b150:	4b63      	ldr	r3, [pc, #396]	@ (800b2e0 <sendMessageVector+0x1d8>)
 800b152:	4a60      	ldr	r2, [pc, #384]	@ (800b2d4 <sendMessageVector+0x1cc>)
 800b154:	f44f 7146 	mov.w	r1, #792	@ 0x318
 800b158:	485f      	ldr	r0, [pc, #380]	@ (800b2d8 <sendMessageVector+0x1d0>)
 800b15a:	f007 f865 	bl	8012228 <__assert_func>
    /* Send must always be defined */
    assert( pContext->transportInterface.send != NULL );
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	695b      	ldr	r3, [r3, #20]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d106      	bne.n	800b174 <sendMessageVector+0x6c>
 800b166:	4b5f      	ldr	r3, [pc, #380]	@ (800b2e4 <sendMessageVector+0x1dc>)
 800b168:	4a5a      	ldr	r2, [pc, #360]	@ (800b2d4 <sendMessageVector+0x1cc>)
 800b16a:	f240 311a 	movw	r1, #794	@ 0x31a
 800b16e:	485a      	ldr	r0, [pc, #360]	@ (800b2d8 <sendMessageVector+0x1d0>)
 800b170:	f007 f85a 	bl	8012228 <__assert_func>

    /* Count the total number of bytes to be sent as outlined in the vector. */
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800b174:	68bb      	ldr	r3, [r7, #8]
 800b176:	623b      	str	r3, [r7, #32]
 800b178:	e007      	b.n	800b18a <sendMessageVector+0x82>
    {
        bytesToSend += pIoVectIterator->iov_len;
 800b17a:	6a3b      	ldr	r3, [r7, #32]
 800b17c:	685b      	ldr	r3, [r3, #4]
 800b17e:	69ba      	ldr	r2, [r7, #24]
 800b180:	4413      	add	r3, r2
 800b182:	61bb      	str	r3, [r7, #24]
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800b184:	6a3b      	ldr	r3, [r7, #32]
 800b186:	3308      	adds	r3, #8
 800b188:	623b      	str	r3, [r7, #32]
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800b190:	3b01      	subs	r3, #1
 800b192:	00db      	lsls	r3, r3, #3
 800b194:	68ba      	ldr	r2, [r7, #8]
 800b196:	4413      	add	r3, r2
 800b198:	6a3a      	ldr	r2, [r7, #32]
 800b19a:	429a      	cmp	r2, r3
 800b19c:	d9ed      	bls.n	800b17a <sendMessageVector+0x72>
    }

    /* Reset the iterator to point to the first entry in the array. */
    pIoVectIterator = pIoVec;
 800b19e:	68bb      	ldr	r3, [r7, #8]
 800b1a0:	623b      	str	r3, [r7, #32]

    /* Note the start time. */
    startTime = pContext->getTime();
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1a6:	4798      	blx	r3
 800b1a8:	6138      	str	r0, [r7, #16]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800b1aa:	e082      	b.n	800b2b2 <sendMessageVector+0x1aa>
    {
        if( pContext->transportInterface.writev != NULL )
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	699b      	ldr	r3, [r3, #24]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d008      	beq.n	800b1c6 <sendMessageVector+0xbe>
        {
            sendResult = pContext->transportInterface.writev( pContext->transportInterface.pNetworkContext,
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	699b      	ldr	r3, [r3, #24]
 800b1b8:	68fa      	ldr	r2, [r7, #12]
 800b1ba:	69d0      	ldr	r0, [r2, #28]
 800b1bc:	69fa      	ldr	r2, [r7, #28]
 800b1be:	6a39      	ldr	r1, [r7, #32]
 800b1c0:	4798      	blx	r3
 800b1c2:	6278      	str	r0, [r7, #36]	@ 0x24
 800b1c4:	e009      	b.n	800b1da <sendMessageVector+0xd2>
                                                              pIoVectIterator,
                                                              vectorsToBeSent );
        }
        else
        {
            sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	695b      	ldr	r3, [r3, #20]
 800b1ca:	68fa      	ldr	r2, [r7, #12]
 800b1cc:	69d0      	ldr	r0, [r2, #28]
 800b1ce:	6a3a      	ldr	r2, [r7, #32]
 800b1d0:	6811      	ldr	r1, [r2, #0]
 800b1d2:	6a3a      	ldr	r2, [r7, #32]
 800b1d4:	6852      	ldr	r2, [r2, #4]
 800b1d6:	4798      	blx	r3
 800b1d8:	6278      	str	r0, [r7, #36]	@ 0x24
                                                            pIoVectIterator->iov_base,
                                                            pIoVectIterator->iov_len );
        }

        if( sendResult > 0 )
 800b1da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	dd17      	ble.n	800b210 <sendMessageVector+0x108>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 800b1e0:	69ba      	ldr	r2, [r7, #24]
 800b1e2:	697b      	ldr	r3, [r7, #20]
 800b1e4:	1ad3      	subs	r3, r2, r3
 800b1e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b1e8:	429a      	cmp	r2, r3
 800b1ea:	dd06      	ble.n	800b1fa <sendMessageVector+0xf2>
 800b1ec:	4b3e      	ldr	r3, [pc, #248]	@ (800b2e8 <sendMessageVector+0x1e0>)
 800b1ee:	4a39      	ldr	r2, [pc, #228]	@ (800b2d4 <sendMessageVector+0x1cc>)
 800b1f0:	f240 313b 	movw	r1, #827	@ 0x33b
 800b1f4:	4838      	ldr	r0, [pc, #224]	@ (800b2d8 <sendMessageVector+0x1d0>)
 800b1f6:	f007 f817 	bl	8012228 <__assert_func>

            bytesSentOrError += sendResult;
 800b1fa:	697a      	ldr	r2, [r7, #20]
 800b1fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1fe:	4413      	add	r3, r2
 800b200:	617b      	str	r3, [r7, #20]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b206:	4798      	blx	r3
 800b208:	4602      	mov	r2, r0
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	635a      	str	r2, [r3, #52]	@ 0x34
 800b20e:	e00d      	b.n	800b22c <sendMessageVector+0x124>

            LogDebug( ( "sendMessageVector: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 800b210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b212:	2b00      	cmp	r3, #0
 800b214:	da0a      	bge.n	800b22c <sendMessageVector+0x124>
        {
            bytesSentOrError = sendResult;
 800b216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b218:	617b      	str	r3, [r7, #20]
            LogError( ( "sendMessageVector: Unable to send packet: Network Error." ) );

            if( pContext->connectStatus == MQTTConnected )
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800b220:	2b01      	cmp	r3, #1
 800b222:	d103      	bne.n	800b22c <sendMessageVector+0x124>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	2202      	movs	r2, #2
 800b228:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( calculateElapsedTime( pContext->getTime(), startTime ) > MQTT_SEND_TIMEOUT_MS )
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b230:	4798      	blx	r3
 800b232:	4603      	mov	r3, r0
 800b234:	6939      	ldr	r1, [r7, #16]
 800b236:	4618      	mov	r0, r3
 800b238:	f000 f8f2 	bl	800b420 <calculateElapsedTime>
 800b23c:	4603      	mov	r3, r0
 800b23e:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800b242:	4293      	cmp	r3, r2
 800b244:	d83e      	bhi.n	800b2c4 <sendMessageVector+0x1bc>
            LogError( ( "sendMessageVector: Unable to send packet: Timed out." ) );
            break;
        }

        /* Update the send pointer to the correct vector and offset. */
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800b246:	e00b      	b.n	800b260 <sendMessageVector+0x158>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
        {
            sendResult -= ( int32_t ) pIoVectIterator->iov_len;
 800b248:	6a3b      	ldr	r3, [r7, #32]
 800b24a:	685b      	ldr	r3, [r3, #4]
 800b24c:	461a      	mov	r2, r3
 800b24e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b250:	1a9b      	subs	r3, r3, r2
 800b252:	627b      	str	r3, [r7, #36]	@ 0x24
            pIoVectIterator++;
 800b254:	6a3b      	ldr	r3, [r7, #32]
 800b256:	3308      	adds	r3, #8
 800b258:	623b      	str	r3, [r7, #32]
            /* Update the number of vector which are yet to be sent. */
            vectorsToBeSent--;
 800b25a:	69fb      	ldr	r3, [r7, #28]
 800b25c:	3b01      	subs	r3, #1
 800b25e:	61fb      	str	r3, [r7, #28]
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800b266:	3b01      	subs	r3, #1
 800b268:	00db      	lsls	r3, r3, #3
 800b26a:	68ba      	ldr	r2, [r7, #8]
 800b26c:	4413      	add	r3, r2
 800b26e:	6a3a      	ldr	r2, [r7, #32]
 800b270:	429a      	cmp	r2, r3
 800b272:	d805      	bhi.n	800b280 <sendMessageVector+0x178>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
 800b274:	6a3b      	ldr	r3, [r7, #32]
 800b276:	685b      	ldr	r3, [r3, #4]
 800b278:	461a      	mov	r2, r3
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800b27a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b27c:	4293      	cmp	r3, r2
 800b27e:	dae3      	bge.n	800b248 <sendMessageVector+0x140>
         * condition logically cannot be reached as the iterator would always be
         * bounded if the sendResult is positive. If it were not then the assert
         * above in the function will be triggered and the flow will never reach
         * here. Hence for that sake the branches on this condition are excluded
         * from coverage analysis */
        if( ( sendResult > 0 ) &&
 800b280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b282:	2b00      	cmp	r3, #0
 800b284:	dd15      	ble.n	800b2b2 <sendMessageVector+0x1aa>
            ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) ) /* LCOV_EXCL_BR_LINE */
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800b28c:	3b01      	subs	r3, #1
 800b28e:	00db      	lsls	r3, r3, #3
 800b290:	68ba      	ldr	r2, [r7, #8]
 800b292:	4413      	add	r3, r2
        if( ( sendResult > 0 ) &&
 800b294:	6a3a      	ldr	r2, [r7, #32]
 800b296:	429a      	cmp	r2, r3
 800b298:	d80b      	bhi.n	800b2b2 <sendMessageVector+0x1aa>
        {
            pIoVectIterator->iov_base = ( const void * ) &( ( ( const uint8_t * ) pIoVectIterator->iov_base )[ sendResult ] );
 800b29a:	6a3b      	ldr	r3, [r7, #32]
 800b29c:	681a      	ldr	r2, [r3, #0]
 800b29e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2a0:	441a      	add	r2, r3
 800b2a2:	6a3b      	ldr	r3, [r7, #32]
 800b2a4:	601a      	str	r2, [r3, #0]
            pIoVectIterator->iov_len -= ( size_t ) sendResult;
 800b2a6:	6a3b      	ldr	r3, [r7, #32]
 800b2a8:	685a      	ldr	r2, [r3, #4]
 800b2aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2ac:	1ad2      	subs	r2, r2, r3
 800b2ae:	6a3b      	ldr	r3, [r7, #32]
 800b2b0:	605a      	str	r2, [r3, #4]
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800b2b2:	69bb      	ldr	r3, [r7, #24]
 800b2b4:	697a      	ldr	r2, [r7, #20]
 800b2b6:	429a      	cmp	r2, r3
 800b2b8:	da05      	bge.n	800b2c6 <sendMessageVector+0x1be>
 800b2ba:	697b      	ldr	r3, [r7, #20]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	f6bf af75 	bge.w	800b1ac <sendMessageVector+0xa4>
 800b2c2:	e000      	b.n	800b2c6 <sendMessageVector+0x1be>
            break;
 800b2c4:	bf00      	nop
        }
    }

    return bytesSentOrError;
 800b2c6:	697b      	ldr	r3, [r7, #20]
}
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	3728      	adds	r7, #40	@ 0x28
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	bd80      	pop	{r7, pc}
 800b2d0:	08014640 	.word	0x08014640
 800b2d4:	0801517c 	.word	0x0801517c
 800b2d8:	08014564 	.word	0x08014564
 800b2dc:	08014654 	.word	0x08014654
 800b2e0:	08014664 	.word	0x08014664
 800b2e4:	08014680 	.word	0x08014680
 800b2e8:	080146ac 	.word	0x080146ac

0800b2ec <sendBuffer>:

static int32_t sendBuffer( MQTTContext_t * pContext,
                           const uint8_t * pBufferToSend,
                           size_t bytesToSend )
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b088      	sub	sp, #32
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	60f8      	str	r0, [r7, #12]
 800b2f4:	60b9      	str	r1, [r7, #8]
 800b2f6:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t startTime;
    int32_t bytesSentOrError = 0;
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	61fb      	str	r3, [r7, #28]
    const uint8_t * pIndex = pBufferToSend;
 800b2fc:	68bb      	ldr	r3, [r7, #8]
 800b2fe:	61bb      	str	r3, [r7, #24]

    assert( pContext != NULL );
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	2b00      	cmp	r3, #0
 800b304:	d106      	bne.n	800b314 <sendBuffer+0x28>
 800b306:	4b3f      	ldr	r3, [pc, #252]	@ (800b404 <sendBuffer+0x118>)
 800b308:	4a3f      	ldr	r2, [pc, #252]	@ (800b408 <sendBuffer+0x11c>)
 800b30a:	f240 3181 	movw	r1, #897	@ 0x381
 800b30e:	483f      	ldr	r0, [pc, #252]	@ (800b40c <sendBuffer+0x120>)
 800b310:	f006 ff8a 	bl	8012228 <__assert_func>
    assert( pContext->getTime != NULL );
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d106      	bne.n	800b32a <sendBuffer+0x3e>
 800b31c:	4b3c      	ldr	r3, [pc, #240]	@ (800b410 <sendBuffer+0x124>)
 800b31e:	4a3a      	ldr	r2, [pc, #232]	@ (800b408 <sendBuffer+0x11c>)
 800b320:	f240 3182 	movw	r1, #898	@ 0x382
 800b324:	4839      	ldr	r0, [pc, #228]	@ (800b40c <sendBuffer+0x120>)
 800b326:	f006 ff7f 	bl	8012228 <__assert_func>
    assert( pContext->transportInterface.send != NULL );
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	695b      	ldr	r3, [r3, #20]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d106      	bne.n	800b340 <sendBuffer+0x54>
 800b332:	4b38      	ldr	r3, [pc, #224]	@ (800b414 <sendBuffer+0x128>)
 800b334:	4a34      	ldr	r2, [pc, #208]	@ (800b408 <sendBuffer+0x11c>)
 800b336:	f240 3183 	movw	r1, #899	@ 0x383
 800b33a:	4834      	ldr	r0, [pc, #208]	@ (800b40c <sendBuffer+0x120>)
 800b33c:	f006 ff74 	bl	8012228 <__assert_func>
    assert( pIndex != NULL );
 800b340:	69bb      	ldr	r3, [r7, #24]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d106      	bne.n	800b354 <sendBuffer+0x68>
 800b346:	4b34      	ldr	r3, [pc, #208]	@ (800b418 <sendBuffer+0x12c>)
 800b348:	4a2f      	ldr	r2, [pc, #188]	@ (800b408 <sendBuffer+0x11c>)
 800b34a:	f44f 7161 	mov.w	r1, #900	@ 0x384
 800b34e:	482f      	ldr	r0, [pc, #188]	@ (800b40c <sendBuffer+0x120>)
 800b350:	f006 ff6a 	bl	8012228 <__assert_func>

    /* Set the timeout. */
    startTime = pContext->getTime();
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b358:	4798      	blx	r3
 800b35a:	6178      	str	r0, [r7, #20]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800b35c:	e043      	b.n	800b3e6 <sendBuffer+0xfa>
    {
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	695b      	ldr	r3, [r3, #20]
 800b362:	68fa      	ldr	r2, [r7, #12]
 800b364:	69d0      	ldr	r0, [r2, #28]
                                                        pIndex,
                                                        bytesToSend - ( size_t ) bytesSentOrError );
 800b366:	69fa      	ldr	r2, [r7, #28]
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800b368:	6879      	ldr	r1, [r7, #4]
 800b36a:	1a8a      	subs	r2, r1, r2
 800b36c:	69b9      	ldr	r1, [r7, #24]
 800b36e:	4798      	blx	r3
 800b370:	6138      	str	r0, [r7, #16]

        if( sendResult > 0 )
 800b372:	693b      	ldr	r3, [r7, #16]
 800b374:	2b00      	cmp	r3, #0
 800b376:	dd1b      	ble.n	800b3b0 <sendBuffer+0xc4>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 800b378:	687a      	ldr	r2, [r7, #4]
 800b37a:	69fb      	ldr	r3, [r7, #28]
 800b37c:	1ad3      	subs	r3, r2, r3
 800b37e:	693a      	ldr	r2, [r7, #16]
 800b380:	429a      	cmp	r2, r3
 800b382:	dd06      	ble.n	800b392 <sendBuffer+0xa6>
 800b384:	4b25      	ldr	r3, [pc, #148]	@ (800b41c <sendBuffer+0x130>)
 800b386:	4a20      	ldr	r2, [pc, #128]	@ (800b408 <sendBuffer+0x11c>)
 800b388:	f240 3193 	movw	r1, #915	@ 0x393
 800b38c:	481f      	ldr	r0, [pc, #124]	@ (800b40c <sendBuffer+0x120>)
 800b38e:	f006 ff4b 	bl	8012228 <__assert_func>

            bytesSentOrError += sendResult;
 800b392:	69fa      	ldr	r2, [r7, #28]
 800b394:	693b      	ldr	r3, [r7, #16]
 800b396:	4413      	add	r3, r2
 800b398:	61fb      	str	r3, [r7, #28]
            pIndex = &pIndex[ sendResult ];
 800b39a:	693b      	ldr	r3, [r7, #16]
 800b39c:	69ba      	ldr	r2, [r7, #24]
 800b39e:	4413      	add	r3, r2
 800b3a0:	61bb      	str	r3, [r7, #24]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3a6:	4798      	blx	r3
 800b3a8:	4602      	mov	r2, r0
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	635a      	str	r2, [r3, #52]	@ 0x34
 800b3ae:	e00d      	b.n	800b3cc <sendBuffer+0xe0>

            LogDebug( ( "sendBuffer: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 800b3b0:	693b      	ldr	r3, [r7, #16]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	da0a      	bge.n	800b3cc <sendBuffer+0xe0>
        {
            bytesSentOrError = sendResult;
 800b3b6:	693b      	ldr	r3, [r7, #16]
 800b3b8:	61fb      	str	r3, [r7, #28]
            LogError( ( "sendBuffer: Unable to send packet: Network Error." ) );

            if( pContext->connectStatus == MQTTConnected )
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800b3c0:	2b01      	cmp	r3, #1
 800b3c2:	d103      	bne.n	800b3cc <sendBuffer+0xe0>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	2202      	movs	r2, #2
 800b3c8:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( calculateElapsedTime( pContext->getTime(), startTime ) >= ( MQTT_SEND_TIMEOUT_MS ) )
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3d0:	4798      	blx	r3
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	6979      	ldr	r1, [r7, #20]
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	f000 f822 	bl	800b420 <calculateElapsedTime>
 800b3dc:	4603      	mov	r3, r0
 800b3de:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800b3e2:	4293      	cmp	r3, r2
 800b3e4:	d807      	bhi.n	800b3f6 <sendBuffer+0x10a>
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	69fa      	ldr	r2, [r7, #28]
 800b3ea:	429a      	cmp	r2, r3
 800b3ec:	da04      	bge.n	800b3f8 <sendBuffer+0x10c>
 800b3ee:	69fb      	ldr	r3, [r7, #28]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	dab4      	bge.n	800b35e <sendBuffer+0x72>
 800b3f4:	e000      	b.n	800b3f8 <sendBuffer+0x10c>
        {
            LogError( ( "sendBuffer: Unable to send packet: Timed out." ) );
            break;
 800b3f6:	bf00      	nop
        }
    }

    return bytesSentOrError;
 800b3f8:	69fb      	ldr	r3, [r7, #28]
}
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	3720      	adds	r7, #32
 800b3fe:	46bd      	mov	sp, r7
 800b400:	bd80      	pop	{r7, pc}
 800b402:	bf00      	nop
 800b404:	08014640 	.word	0x08014640
 800b408:	08015190 	.word	0x08015190
 800b40c:	08014564 	.word	0x08014564
 800b410:	08014664 	.word	0x08014664
 800b414:	08014680 	.word	0x08014680
 800b418:	080146ec 	.word	0x080146ec
 800b41c:	080146ac 	.word	0x080146ac

0800b420 <calculateElapsedTime>:

/*-----------------------------------------------------------*/

static uint32_t calculateElapsedTime( uint32_t later,
                                      uint32_t start )
{
 800b420:	b480      	push	{r7}
 800b422:	b083      	sub	sp, #12
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
 800b428:	6039      	str	r1, [r7, #0]
    return later - start;
 800b42a:	687a      	ldr	r2, [r7, #4]
 800b42c:	683b      	ldr	r3, [r7, #0]
 800b42e:	1ad3      	subs	r3, r2, r3
}
 800b430:	4618      	mov	r0, r3
 800b432:	370c      	adds	r7, #12
 800b434:	46bd      	mov	sp, r7
 800b436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b43a:	4770      	bx	lr

0800b43c <getAckFromPacketType>:

/*-----------------------------------------------------------*/

static MQTTPubAckType_t getAckFromPacketType( uint8_t packetType )
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b084      	sub	sp, #16
 800b440:	af00      	add	r7, sp, #0
 800b442:	4603      	mov	r3, r0
 800b444:	71fb      	strb	r3, [r7, #7]
    MQTTPubAckType_t ackType = MQTTPuback;
 800b446:	2300      	movs	r3, #0
 800b448:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800b44a:	79fb      	ldrb	r3, [r7, #7]
 800b44c:	2b62      	cmp	r3, #98	@ 0x62
 800b44e:	d00c      	beq.n	800b46a <getAckFromPacketType+0x2e>
 800b450:	2b62      	cmp	r3, #98	@ 0x62
 800b452:	dc0d      	bgt.n	800b470 <getAckFromPacketType+0x34>
 800b454:	2b40      	cmp	r3, #64	@ 0x40
 800b456:	d002      	beq.n	800b45e <getAckFromPacketType+0x22>
 800b458:	2b50      	cmp	r3, #80	@ 0x50
 800b45a:	d003      	beq.n	800b464 <getAckFromPacketType+0x28>
 800b45c:	e008      	b.n	800b470 <getAckFromPacketType+0x34>
    {
        case MQTT_PACKET_TYPE_PUBACK:
            ackType = MQTTPuback;
 800b45e:	2300      	movs	r3, #0
 800b460:	73fb      	strb	r3, [r7, #15]
            break;
 800b462:	e012      	b.n	800b48a <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREC:
            ackType = MQTTPubrec;
 800b464:	2301      	movs	r3, #1
 800b466:	73fb      	strb	r3, [r7, #15]
            break;
 800b468:	e00f      	b.n	800b48a <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREL:
            ackType = MQTTPubrel;
 800b46a:	2302      	movs	r3, #2
 800b46c:	73fb      	strb	r3, [r7, #15]
            break;
 800b46e:	e00c      	b.n	800b48a <getAckFromPacketType+0x4e>

        default:

            /* This function is only called after checking the type is one of
             * the above four values, so packet type must be PUBCOMP here. */
            assert( packetType == MQTT_PACKET_TYPE_PUBCOMP );
 800b470:	79fb      	ldrb	r3, [r7, #7]
 800b472:	2b70      	cmp	r3, #112	@ 0x70
 800b474:	d006      	beq.n	800b484 <getAckFromPacketType+0x48>
 800b476:	4b07      	ldr	r3, [pc, #28]	@ (800b494 <getAckFromPacketType+0x58>)
 800b478:	4a07      	ldr	r2, [pc, #28]	@ (800b498 <getAckFromPacketType+0x5c>)
 800b47a:	f240 31d9 	movw	r1, #985	@ 0x3d9
 800b47e:	4807      	ldr	r0, [pc, #28]	@ (800b49c <getAckFromPacketType+0x60>)
 800b480:	f006 fed2 	bl	8012228 <__assert_func>
            ackType = MQTTPubcomp;
 800b484:	2303      	movs	r3, #3
 800b486:	73fb      	strb	r3, [r7, #15]
            break;
 800b488:	bf00      	nop
    }

    return ackType;
 800b48a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b48c:	4618      	mov	r0, r3
 800b48e:	3710      	adds	r7, #16
 800b490:	46bd      	mov	sp, r7
 800b492:	bd80      	pop	{r7, pc}
 800b494:	080146fc 	.word	0x080146fc
 800b498:	0801519c 	.word	0x0801519c
 800b49c:	08014564 	.word	0x08014564

0800b4a0 <recvExact>:

/*-----------------------------------------------------------*/

static int32_t recvExact( MQTTContext_t * pContext,
                          size_t bytesToRecv )
{
 800b4a0:	b580      	push	{r7, lr}
 800b4a2:	b08c      	sub	sp, #48	@ 0x30
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	6078      	str	r0, [r7, #4]
 800b4a8:	6039      	str	r1, [r7, #0]
    uint8_t * pIndex = NULL;
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t bytesRemaining = bytesToRecv;
 800b4ae:	683b      	ldr	r3, [r7, #0]
 800b4b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    int32_t totalBytesRecvd = 0, bytesRecvd;
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t lastDataRecvTimeMs = 0U, timeSinceLastRecvMs = 0U;
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	623b      	str	r3, [r7, #32]
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	61bb      	str	r3, [r7, #24]
    TransportRecv_t recvFunc = NULL;
 800b4be:	2300      	movs	r3, #0
 800b4c0:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	77fb      	strb	r3, [r7, #31]

    assert( pContext != NULL );
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d106      	bne.n	800b4de <recvExact+0x3e>
 800b4d0:	4b48      	ldr	r3, [pc, #288]	@ (800b5f4 <recvExact+0x154>)
 800b4d2:	4a49      	ldr	r2, [pc, #292]	@ (800b5f8 <recvExact+0x158>)
 800b4d4:	f240 31ee 	movw	r1, #1006	@ 0x3ee
 800b4d8:	4848      	ldr	r0, [pc, #288]	@ (800b5fc <recvExact+0x15c>)
 800b4da:	f006 fea5 	bl	8012228 <__assert_func>
    assert( bytesToRecv <= pContext->networkBuffer.size );
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4e2:	683a      	ldr	r2, [r7, #0]
 800b4e4:	429a      	cmp	r2, r3
 800b4e6:	d906      	bls.n	800b4f6 <recvExact+0x56>
 800b4e8:	4b45      	ldr	r3, [pc, #276]	@ (800b600 <recvExact+0x160>)
 800b4ea:	4a43      	ldr	r2, [pc, #268]	@ (800b5f8 <recvExact+0x158>)
 800b4ec:	f240 31ef 	movw	r1, #1007	@ 0x3ef
 800b4f0:	4842      	ldr	r0, [pc, #264]	@ (800b5fc <recvExact+0x15c>)
 800b4f2:	f006 fe99 	bl	8012228 <__assert_func>
    assert( pContext->getTime != NULL );
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d106      	bne.n	800b50c <recvExact+0x6c>
 800b4fe:	4b41      	ldr	r3, [pc, #260]	@ (800b604 <recvExact+0x164>)
 800b500:	4a3d      	ldr	r2, [pc, #244]	@ (800b5f8 <recvExact+0x158>)
 800b502:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 800b506:	483d      	ldr	r0, [pc, #244]	@ (800b5fc <recvExact+0x15c>)
 800b508:	f006 fe8e 	bl	8012228 <__assert_func>
    assert( pContext->transportInterface.recv != NULL );
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	691b      	ldr	r3, [r3, #16]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d106      	bne.n	800b522 <recvExact+0x82>
 800b514:	4b3c      	ldr	r3, [pc, #240]	@ (800b608 <recvExact+0x168>)
 800b516:	4a38      	ldr	r2, [pc, #224]	@ (800b5f8 <recvExact+0x158>)
 800b518:	f240 31f1 	movw	r1, #1009	@ 0x3f1
 800b51c:	4837      	ldr	r0, [pc, #220]	@ (800b5fc <recvExact+0x15c>)
 800b51e:	f006 fe83 	bl	8012228 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	6a1b      	ldr	r3, [r3, #32]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d106      	bne.n	800b538 <recvExact+0x98>
 800b52a:	4b38      	ldr	r3, [pc, #224]	@ (800b60c <recvExact+0x16c>)
 800b52c:	4a32      	ldr	r2, [pc, #200]	@ (800b5f8 <recvExact+0x158>)
 800b52e:	f240 31f2 	movw	r1, #1010	@ 0x3f2
 800b532:	4832      	ldr	r0, [pc, #200]	@ (800b5fc <recvExact+0x15c>)
 800b534:	f006 fe78 	bl	8012228 <__assert_func>

    pIndex = pContext->networkBuffer.pBuffer;
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	6a1b      	ldr	r3, [r3, #32]
 800b53c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    recvFunc = pContext->transportInterface.recv;
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	691b      	ldr	r3, [r3, #16]
 800b542:	617b      	str	r3, [r7, #20]
    getTimeStampMs = pContext->getTime;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b548:	613b      	str	r3, [r7, #16]

    /* Part of the MQTT packet has been read before calling this function. */
    lastDataRecvTimeMs = getTimeStampMs();
 800b54a:	693b      	ldr	r3, [r7, #16]
 800b54c:	4798      	blx	r3
 800b54e:	6238      	str	r0, [r7, #32]

    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 800b550:	e042      	b.n	800b5d8 <recvExact+0x138>
    {
        bytesRecvd = recvFunc( pContext->transportInterface.pNetworkContext,
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	69d8      	ldr	r0, [r3, #28]
 800b556:	697b      	ldr	r3, [r7, #20]
 800b558:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b55a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b55c:	4798      	blx	r3
 800b55e:	60f8      	str	r0, [r7, #12]
                               pIndex,
                               bytesRemaining );

        if( bytesRecvd < 0 )
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	2b00      	cmp	r3, #0
 800b564:	da0d      	bge.n	800b582 <recvExact+0xe2>
        {
            LogError( ( "Network error while receiving packet: ReturnCode=%ld.",
                        ( long int ) bytesRecvd ) );
            totalBytesRecvd = bytesRecvd;
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	627b      	str	r3, [r7, #36]	@ 0x24
            receiveError = true;
 800b56a:	2301      	movs	r3, #1
 800b56c:	77fb      	strb	r3, [r7, #31]

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            if( pContext->connectStatus == MQTTConnected )
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800b574:	2b01      	cmp	r3, #1
 800b576:	d12f      	bne.n	800b5d8 <recvExact+0x138>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	2202      	movs	r2, #2
 800b57c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 800b580:	e02a      	b.n	800b5d8 <recvExact+0x138>
            }

            MQTT_POST_STATE_UPDATE_HOOK( pContext );
        }
        else if( bytesRecvd > 0 )
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	2b00      	cmp	r3, #0
 800b586:	dd1a      	ble.n	800b5be <recvExact+0x11e>
        {
            /* Reset the starting time as we have received some data from the network. */
            lastDataRecvTimeMs = getTimeStampMs();
 800b588:	693b      	ldr	r3, [r7, #16]
 800b58a:	4798      	blx	r3
 800b58c:	6238      	str	r0, [r7, #32]
            /* It is a bug in the application's transport receive implementation
             * if more bytes than expected are received. To avoid a possible
             * overflow in converting bytesRemaining from unsigned to signed,
             * this assert must exist after the check for bytesRecvd being
             * negative. */
            assert( ( size_t ) bytesRecvd <= bytesRemaining );
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b592:	429a      	cmp	r2, r3
 800b594:	d206      	bcs.n	800b5a4 <recvExact+0x104>
 800b596:	4b1e      	ldr	r3, [pc, #120]	@ (800b610 <recvExact+0x170>)
 800b598:	4a17      	ldr	r2, [pc, #92]	@ (800b5f8 <recvExact+0x158>)
 800b59a:	f240 411b 	movw	r1, #1051	@ 0x41b
 800b59e:	4817      	ldr	r0, [pc, #92]	@ (800b5fc <recvExact+0x15c>)
 800b5a0:	f006 fe42 	bl	8012228 <__assert_func>

            bytesRemaining -= ( size_t ) bytesRecvd;
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b5a8:	1ad3      	subs	r3, r2, r3
 800b5aa:	62bb      	str	r3, [r7, #40]	@ 0x28
            totalBytesRecvd += ( int32_t ) bytesRecvd;
 800b5ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	4413      	add	r3, r2
 800b5b2:	627b      	str	r3, [r7, #36]	@ 0x24
            /* Increment the index. */
            pIndex = &pIndex[ bytesRecvd ];
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b5b8:	4413      	add	r3, r2
 800b5ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b5bc:	e00c      	b.n	800b5d8 <recvExact+0x138>
                        ( long int ) totalBytesRecvd ) );
        }
        else
        {
            /* No bytes were read from the network. */
            timeSinceLastRecvMs = calculateElapsedTime( getTimeStampMs(), lastDataRecvTimeMs );
 800b5be:	693b      	ldr	r3, [r7, #16]
 800b5c0:	4798      	blx	r3
 800b5c2:	4603      	mov	r3, r0
 800b5c4:	6a39      	ldr	r1, [r7, #32]
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	f7ff ff2a 	bl	800b420 <calculateElapsedTime>
 800b5cc:	61b8      	str	r0, [r7, #24]

            /* Check for timeout if we have been waiting to receive any byte on the network. */
            if( timeSinceLastRecvMs >= MQTT_RECV_POLLING_TIMEOUT_MS )
 800b5ce:	69bb      	ldr	r3, [r7, #24]
 800b5d0:	2b09      	cmp	r3, #9
 800b5d2:	d901      	bls.n	800b5d8 <recvExact+0x138>
            {
                LogError( ( "Unable to receive packet: Timed out in transport recv." ) );
                receiveError = true;
 800b5d4:	2301      	movs	r3, #1
 800b5d6:	77fb      	strb	r3, [r7, #31]
    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 800b5d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d005      	beq.n	800b5ea <recvExact+0x14a>
 800b5de:	7ffb      	ldrb	r3, [r7, #31]
 800b5e0:	f083 0301 	eor.w	r3, r3, #1
 800b5e4:	b2db      	uxtb	r3, r3
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d1b3      	bne.n	800b552 <recvExact+0xb2>
            }
        }
    }

    return totalBytesRecvd;
 800b5ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	3730      	adds	r7, #48	@ 0x30
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	bd80      	pop	{r7, pc}
 800b5f4:	08014640 	.word	0x08014640
 800b5f8:	080151b4 	.word	0x080151b4
 800b5fc:	08014564 	.word	0x08014564
 800b600:	08014724 	.word	0x08014724
 800b604:	08014664 	.word	0x08014664
 800b608:	08014750 	.word	0x08014750
 800b60c:	0801477c 	.word	0x0801477c
 800b610:	080147a4 	.word	0x080147a4

0800b614 <discardPacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t discardPacket( MQTTContext_t * pContext,
                                   size_t remainingLength,
                                   uint32_t timeoutMs )
{
 800b614:	b580      	push	{r7, lr}
 800b616:	b08c      	sub	sp, #48	@ 0x30
 800b618:	af00      	add	r7, sp, #0
 800b61a:	60f8      	str	r0, [r7, #12]
 800b61c:	60b9      	str	r1, [r7, #8]
 800b61e:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTRecvFailed;
 800b620:	2304      	movs	r3, #4
 800b622:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int32_t bytesReceived = 0;
 800b626:	2300      	movs	r3, #0
 800b628:	61fb      	str	r3, [r7, #28]
    size_t bytesToReceive = 0U;
 800b62a:	2300      	movs	r3, #0
 800b62c:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t totalBytesReceived = 0U;
 800b62e:	2300      	movs	r3, #0
 800b630:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t entryTimeMs = 0U;
 800b632:	2300      	movs	r3, #0
 800b634:	61bb      	str	r3, [r7, #24]
    uint32_t elapsedTimeMs = 0U;
 800b636:	2300      	movs	r3, #0
 800b638:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800b63a:	2300      	movs	r3, #0
 800b63c:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800b63e:	2300      	movs	r3, #0
 800b640:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    assert( pContext != NULL );
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	2b00      	cmp	r3, #0
 800b648:	d106      	bne.n	800b658 <discardPacket+0x44>
 800b64a:	4b2f      	ldr	r3, [pc, #188]	@ (800b708 <discardPacket+0xf4>)
 800b64c:	4a2f      	ldr	r2, [pc, #188]	@ (800b70c <discardPacket+0xf8>)
 800b64e:	f240 4146 	movw	r1, #1094	@ 0x446
 800b652:	482f      	ldr	r0, [pc, #188]	@ (800b710 <discardPacket+0xfc>)
 800b654:	f006 fde8 	bl	8012228 <__assert_func>
    assert( pContext->getTime != NULL );
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d106      	bne.n	800b66e <discardPacket+0x5a>
 800b660:	4b2c      	ldr	r3, [pc, #176]	@ (800b714 <discardPacket+0x100>)
 800b662:	4a2a      	ldr	r2, [pc, #168]	@ (800b70c <discardPacket+0xf8>)
 800b664:	f240 4147 	movw	r1, #1095	@ 0x447
 800b668:	4829      	ldr	r0, [pc, #164]	@ (800b710 <discardPacket+0xfc>)
 800b66a:	f006 fddd 	bl	8012228 <__assert_func>

    bytesToReceive = pContext->networkBuffer.size;
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b672:	62bb      	str	r3, [r7, #40]	@ 0x28
    getTimeStampMs = pContext->getTime;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b678:	613b      	str	r3, [r7, #16]

    entryTimeMs = getTimeStampMs();
 800b67a:	693b      	ldr	r3, [r7, #16]
 800b67c:	4798      	blx	r3
 800b67e:	61b8      	str	r0, [r7, #24]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800b680:	e029      	b.n	800b6d6 <discardPacket+0xc2>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800b682:	68ba      	ldr	r2, [r7, #8]
 800b684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b686:	1ad3      	subs	r3, r2, r3
 800b688:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b68a:	429a      	cmp	r2, r3
 800b68c:	d903      	bls.n	800b696 <discardPacket+0x82>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 800b68e:	68ba      	ldr	r2, [r7, #8]
 800b690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b692:	1ad3      	subs	r3, r2, r3
 800b694:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800b696:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b698:	68f8      	ldr	r0, [r7, #12]
 800b69a:	f7ff ff01 	bl	800b4a0 <recvExact>
 800b69e:	61f8      	str	r0, [r7, #28]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 800b6a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6a2:	69fa      	ldr	r2, [r7, #28]
 800b6a4:	429a      	cmp	r2, r3
 800b6a6:	d003      	beq.n	800b6b0 <discardPacket+0x9c>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 800b6a8:	2301      	movs	r3, #1
 800b6aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b6ae:	e012      	b.n	800b6d6 <discardPacket+0xc2>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 800b6b0:	69fb      	ldr	r3, [r7, #28]
 800b6b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b6b4:	4413      	add	r3, r2
 800b6b6:	627b      	str	r3, [r7, #36]	@ 0x24

            elapsedTimeMs = calculateElapsedTime( getTimeStampMs(), entryTimeMs );
 800b6b8:	693b      	ldr	r3, [r7, #16]
 800b6ba:	4798      	blx	r3
 800b6bc:	4603      	mov	r3, r0
 800b6be:	69b9      	ldr	r1, [r7, #24]
 800b6c0:	4618      	mov	r0, r3
 800b6c2:	f7ff fead 	bl	800b420 <calculateElapsedTime>
 800b6c6:	6178      	str	r0, [r7, #20]

            /* Check for timeout. */
            if( elapsedTimeMs >= timeoutMs )
 800b6c8:	697a      	ldr	r2, [r7, #20]
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	429a      	cmp	r2, r3
 800b6ce:	d302      	bcc.n	800b6d6 <discardPacket+0xc2>
            {
                LogError( ( "Time expired while discarding packet." ) );
                receiveError = true;
 800b6d0:	2301      	movs	r3, #1
 800b6d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800b6d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b6d8:	68bb      	ldr	r3, [r7, #8]
 800b6da:	429a      	cmp	r2, r3
 800b6dc:	d206      	bcs.n	800b6ec <discardPacket+0xd8>
 800b6de:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b6e2:	f083 0301 	eor.w	r3, r3, #1
 800b6e6:	b2db      	uxtb	r3, r3
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d1ca      	bne.n	800b682 <discardPacket+0x6e>
            }
        }
    }

    if( totalBytesReceived == remainingLength )
 800b6ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b6ee:	68bb      	ldr	r3, [r7, #8]
 800b6f0:	429a      	cmp	r2, r3
 800b6f2:	d102      	bne.n	800b6fa <discardPacket+0xe6>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 800b6f4:	2307      	movs	r3, #7
 800b6f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800b6fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800b6fe:	4618      	mov	r0, r3
 800b700:	3730      	adds	r7, #48	@ 0x30
 800b702:	46bd      	mov	sp, r7
 800b704:	bd80      	pop	{r7, pc}
 800b706:	bf00      	nop
 800b708:	08014640 	.word	0x08014640
 800b70c:	080151c0 	.word	0x080151c0
 800b710:	08014564 	.word	0x08014564
 800b714:	08014664 	.word	0x08014664

0800b718 <discardStoredPacket>:

/*-----------------------------------------------------------*/

static MQTTStatus_t discardStoredPacket( MQTTContext_t * pContext,
                                         const MQTTPacketInfo_t * pPacketInfo )
{
 800b718:	b580      	push	{r7, lr}
 800b71a:	b08a      	sub	sp, #40	@ 0x28
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	6078      	str	r0, [r7, #4]
 800b720:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTRecvFailed;
 800b722:	2304      	movs	r3, #4
 800b724:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    int32_t bytesReceived = 0;
 800b728:	2300      	movs	r3, #0
 800b72a:	617b      	str	r3, [r7, #20]
    size_t bytesToReceive = 0U;
 800b72c:	2300      	movs	r3, #0
 800b72e:	623b      	str	r3, [r7, #32]
    uint32_t totalBytesReceived = 0U;
 800b730:	2300      	movs	r3, #0
 800b732:	61fb      	str	r3, [r7, #28]
    bool receiveError = false;
 800b734:	2300      	movs	r3, #0
 800b736:	76fb      	strb	r3, [r7, #27]
    size_t mqttPacketSize = 0;
 800b738:	2300      	movs	r3, #0
 800b73a:	613b      	str	r3, [r7, #16]
    size_t remainingLength;

    assert( pContext != NULL );
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d106      	bne.n	800b750 <discardStoredPacket+0x38>
 800b742:	4b34      	ldr	r3, [pc, #208]	@ (800b814 <discardStoredPacket+0xfc>)
 800b744:	4a34      	ldr	r2, [pc, #208]	@ (800b818 <discardStoredPacket+0x100>)
 800b746:	f240 4186 	movw	r1, #1158	@ 0x486
 800b74a:	4834      	ldr	r0, [pc, #208]	@ (800b81c <discardStoredPacket+0x104>)
 800b74c:	f006 fd6c 	bl	8012228 <__assert_func>
    assert( pPacketInfo != NULL );
 800b750:	683b      	ldr	r3, [r7, #0]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d106      	bne.n	800b764 <discardStoredPacket+0x4c>
 800b756:	4b32      	ldr	r3, [pc, #200]	@ (800b820 <discardStoredPacket+0x108>)
 800b758:	4a2f      	ldr	r2, [pc, #188]	@ (800b818 <discardStoredPacket+0x100>)
 800b75a:	f240 4187 	movw	r1, #1159	@ 0x487
 800b75e:	482f      	ldr	r0, [pc, #188]	@ (800b81c <discardStoredPacket+0x104>)
 800b760:	f006 fd62 	bl	8012228 <__assert_func>

    mqttPacketSize = pPacketInfo->remainingLength + pPacketInfo->headerLength;
 800b764:	683b      	ldr	r3, [r7, #0]
 800b766:	689a      	ldr	r2, [r3, #8]
 800b768:	683b      	ldr	r3, [r7, #0]
 800b76a:	68db      	ldr	r3, [r3, #12]
 800b76c:	4413      	add	r3, r2
 800b76e:	613b      	str	r3, [r7, #16]

    /* Assert that the packet being discarded is bigger than the
     * receive buffer. */
    assert( mqttPacketSize > pContext->networkBuffer.size );
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b774:	693a      	ldr	r2, [r7, #16]
 800b776:	429a      	cmp	r2, r3
 800b778:	d806      	bhi.n	800b788 <discardStoredPacket+0x70>
 800b77a:	4b2a      	ldr	r3, [pc, #168]	@ (800b824 <discardStoredPacket+0x10c>)
 800b77c:	4a26      	ldr	r2, [pc, #152]	@ (800b818 <discardStoredPacket+0x100>)
 800b77e:	f240 418d 	movw	r1, #1165	@ 0x48d
 800b782:	4826      	ldr	r0, [pc, #152]	@ (800b81c <discardStoredPacket+0x104>)
 800b784:	f006 fd50 	bl	8012228 <__assert_func>

    /* Discard these many bytes at a time. */
    bytesToReceive = pContext->networkBuffer.size;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b78c:	623b      	str	r3, [r7, #32]

    /* Number of bytes depicted by 'index' have already been received. */
    remainingLength = mqttPacketSize - pContext->index;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b792:	693a      	ldr	r2, [r7, #16]
 800b794:	1ad3      	subs	r3, r2, r3
 800b796:	60fb      	str	r3, [r7, #12]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800b798:	e019      	b.n	800b7ce <discardStoredPacket+0xb6>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800b79a:	68fa      	ldr	r2, [r7, #12]
 800b79c:	69fb      	ldr	r3, [r7, #28]
 800b79e:	1ad3      	subs	r3, r2, r3
 800b7a0:	6a3a      	ldr	r2, [r7, #32]
 800b7a2:	429a      	cmp	r2, r3
 800b7a4:	d903      	bls.n	800b7ae <discardStoredPacket+0x96>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 800b7a6:	68fa      	ldr	r2, [r7, #12]
 800b7a8:	69fb      	ldr	r3, [r7, #28]
 800b7aa:	1ad3      	subs	r3, r2, r3
 800b7ac:	623b      	str	r3, [r7, #32]
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800b7ae:	6a39      	ldr	r1, [r7, #32]
 800b7b0:	6878      	ldr	r0, [r7, #4]
 800b7b2:	f7ff fe75 	bl	800b4a0 <recvExact>
 800b7b6:	6178      	str	r0, [r7, #20]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 800b7b8:	6a3b      	ldr	r3, [r7, #32]
 800b7ba:	697a      	ldr	r2, [r7, #20]
 800b7bc:	429a      	cmp	r2, r3
 800b7be:	d002      	beq.n	800b7c6 <discardStoredPacket+0xae>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 800b7c0:	2301      	movs	r3, #1
 800b7c2:	76fb      	strb	r3, [r7, #27]
 800b7c4:	e003      	b.n	800b7ce <discardStoredPacket+0xb6>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 800b7c6:	697b      	ldr	r3, [r7, #20]
 800b7c8:	69fa      	ldr	r2, [r7, #28]
 800b7ca:	4413      	add	r3, r2
 800b7cc:	61fb      	str	r3, [r7, #28]
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800b7ce:	69fa      	ldr	r2, [r7, #28]
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	429a      	cmp	r2, r3
 800b7d4:	d205      	bcs.n	800b7e2 <discardStoredPacket+0xca>
 800b7d6:	7efb      	ldrb	r3, [r7, #27]
 800b7d8:	f083 0301 	eor.w	r3, r3, #1
 800b7dc:	b2db      	uxtb	r3, r3
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d1db      	bne.n	800b79a <discardStoredPacket+0x82>
        }
    }

    if( totalBytesReceived == remainingLength )
 800b7e2:	69fa      	ldr	r2, [r7, #28]
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	429a      	cmp	r2, r3
 800b7e8:	d102      	bne.n	800b7f0 <discardStoredPacket+0xd8>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 800b7ea:	2307      	movs	r3, #7
 800b7ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Clear the buffer */
    ( void ) memset( pContext->networkBuffer.pBuffer,
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	6a18      	ldr	r0, [r3, #32]
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7f8:	461a      	mov	r2, r3
 800b7fa:	2100      	movs	r1, #0
 800b7fc:	f006 ffd0 	bl	80127a0 <memset>
                     0,
                     pContext->networkBuffer.size );

    /* Reset the index. */
    pContext->index = 0;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	2200      	movs	r2, #0
 800b804:	641a      	str	r2, [r3, #64]	@ 0x40

    return status;
 800b806:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b80a:	4618      	mov	r0, r3
 800b80c:	3728      	adds	r7, #40	@ 0x28
 800b80e:	46bd      	mov	sp, r7
 800b810:	bd80      	pop	{r7, pc}
 800b812:	bf00      	nop
 800b814:	08014640 	.word	0x08014640
 800b818:	080151d0 	.word	0x080151d0
 800b81c:	08014564 	.word	0x08014564
 800b820:	080147cc 	.word	0x080147cc
 800b824:	080147e0 	.word	0x080147e0

0800b828 <receivePacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receivePacket( MQTTContext_t * pContext,
                                   MQTTPacketInfo_t incomingPacket,
                                   uint32_t remainingTimeMs )
{
 800b828:	b084      	sub	sp, #16
 800b82a:	b580      	push	{r7, lr}
 800b82c:	b086      	sub	sp, #24
 800b82e:	af00      	add	r7, sp, #0
 800b830:	6078      	str	r0, [r7, #4]
 800b832:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b836:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    MQTTStatus_t status = MQTTSuccess;
 800b83a:	2300      	movs	r3, #0
 800b83c:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800b83e:	2300      	movs	r3, #0
 800b840:	613b      	str	r3, [r7, #16]
    size_t bytesToReceive = 0U;
 800b842:	2300      	movs	r3, #0
 800b844:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d106      	bne.n	800b85a <receivePacket+0x32>
 800b84c:	4b1a      	ldr	r3, [pc, #104]	@ (800b8b8 <receivePacket+0x90>)
 800b84e:	4a1b      	ldr	r2, [pc, #108]	@ (800b8bc <receivePacket+0x94>)
 800b850:	f240 41c9 	movw	r1, #1225	@ 0x4c9
 800b854:	481a      	ldr	r0, [pc, #104]	@ (800b8c0 <receivePacket+0x98>)
 800b856:	f006 fce7 	bl	8012228 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	6a1b      	ldr	r3, [r3, #32]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d106      	bne.n	800b870 <receivePacket+0x48>
 800b862:	4b18      	ldr	r3, [pc, #96]	@ (800b8c4 <receivePacket+0x9c>)
 800b864:	4a15      	ldr	r2, [pc, #84]	@ (800b8bc <receivePacket+0x94>)
 800b866:	f240 41ca 	movw	r1, #1226	@ 0x4ca
 800b86a:	4815      	ldr	r0, [pc, #84]	@ (800b8c0 <receivePacket+0x98>)
 800b86c:	f006 fcdc 	bl	8012228 <__assert_func>

    if( incomingPacket.remainingLength > pContext->networkBuffer.size )
 800b870:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b876:	429a      	cmp	r2, r3
 800b878:	d908      	bls.n	800b88c <receivePacket+0x64>
        LogError( ( "Incoming packet will be dumped: "
                    "Packet length exceeds network buffer size."
                    "PacketSize=%lu, NetworkBufferSize=%lu.",
                    ( unsigned long ) incomingPacket.remainingLength,
                    ( unsigned long ) pContext->networkBuffer.size ) );
        status = discardPacket( pContext,
 800b87a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b87c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b87e:	4619      	mov	r1, r3
 800b880:	6878      	ldr	r0, [r7, #4]
 800b882:	f7ff fec7 	bl	800b614 <discardPacket>
 800b886:	4603      	mov	r3, r0
 800b888:	75fb      	strb	r3, [r7, #23]
 800b88a:	e00c      	b.n	800b8a6 <receivePacket+0x7e>
                                incomingPacket.remainingLength,
                                remainingTimeMs );
    }
    else
    {
        bytesToReceive = incomingPacket.remainingLength;
 800b88c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b88e:	60fb      	str	r3, [r7, #12]
        bytesReceived = recvExact( pContext, bytesToReceive );
 800b890:	68f9      	ldr	r1, [r7, #12]
 800b892:	6878      	ldr	r0, [r7, #4]
 800b894:	f7ff fe04 	bl	800b4a0 <recvExact>
 800b898:	6138      	str	r0, [r7, #16]

        if( bytesReceived == ( int32_t ) bytesToReceive )
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	693a      	ldr	r2, [r7, #16]
 800b89e:	429a      	cmp	r2, r3
 800b8a0:	d001      	beq.n	800b8a6 <receivePacket+0x7e>
        {
            LogError( ( "Packet reception failed. ReceivedBytes=%ld, "
                        "ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            status = MQTTRecvFailed;
 800b8a2:	2304      	movs	r3, #4
 800b8a4:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800b8a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	3718      	adds	r7, #24
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b8b2:	b004      	add	sp, #16
 800b8b4:	4770      	bx	lr
 800b8b6:	bf00      	nop
 800b8b8:	08014640 	.word	0x08014640
 800b8bc:	080151e4 	.word	0x080151e4
 800b8c0:	08014564 	.word	0x08014564
 800b8c4:	0801477c 	.word	0x0801477c

0800b8c8 <getAckTypeToSend>:

/*-----------------------------------------------------------*/

static uint8_t getAckTypeToSend( MQTTPublishState_t state )
{
 800b8c8:	b480      	push	{r7}
 800b8ca:	b085      	sub	sp, #20
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	4603      	mov	r3, r0
 800b8d0:	71fb      	strb	r3, [r7, #7]
    uint8_t packetTypeByte = 0U;
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	73fb      	strb	r3, [r7, #15]

    switch( state )
 800b8d6:	79fb      	ldrb	r3, [r7, #7]
 800b8d8:	3b02      	subs	r3, #2
 800b8da:	2b03      	cmp	r3, #3
 800b8dc:	d816      	bhi.n	800b90c <getAckTypeToSend+0x44>
 800b8de:	a201      	add	r2, pc, #4	@ (adr r2, 800b8e4 <getAckTypeToSend+0x1c>)
 800b8e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8e4:	0800b8f5 	.word	0x0800b8f5
 800b8e8:	0800b8fb 	.word	0x0800b8fb
 800b8ec:	0800b901 	.word	0x0800b901
 800b8f0:	0800b907 	.word	0x0800b907
    {
        case MQTTPubAckSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBACK;
 800b8f4:	2340      	movs	r3, #64	@ 0x40
 800b8f6:	73fb      	strb	r3, [r7, #15]
            break;
 800b8f8:	e009      	b.n	800b90e <getAckTypeToSend+0x46>

        case MQTTPubRecSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREC;
 800b8fa:	2350      	movs	r3, #80	@ 0x50
 800b8fc:	73fb      	strb	r3, [r7, #15]
            break;
 800b8fe:	e006      	b.n	800b90e <getAckTypeToSend+0x46>

        case MQTTPubRelSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREL;
 800b900:	2362      	movs	r3, #98	@ 0x62
 800b902:	73fb      	strb	r3, [r7, #15]
            break;
 800b904:	e003      	b.n	800b90e <getAckTypeToSend+0x46>

        case MQTTPubCompSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBCOMP;
 800b906:	2370      	movs	r3, #112	@ 0x70
 800b908:	73fb      	strb	r3, [r7, #15]
            break;
 800b90a:	e000      	b.n	800b90e <getAckTypeToSend+0x46>

        default:
            /* Take no action for states that do not require sending an ack. */
            break;
 800b90c:	bf00      	nop
    }

    return packetTypeByte;
 800b90e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b910:	4618      	mov	r0, r3
 800b912:	3714      	adds	r7, #20
 800b914:	46bd      	mov	sp, r7
 800b916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91a:	4770      	bx	lr

0800b91c <sendPublishAcks>:
/*-----------------------------------------------------------*/

static MQTTStatus_t sendPublishAcks( MQTTContext_t * pContext,
                                     uint16_t packetId,
                                     MQTTPublishState_t publishState )
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	b08a      	sub	sp, #40	@ 0x28
 800b920:	af02      	add	r7, sp, #8
 800b922:	6078      	str	r0, [r7, #4]
 800b924:	460b      	mov	r3, r1
 800b926:	807b      	strh	r3, [r7, #2]
 800b928:	4613      	mov	r3, r2
 800b92a:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800b92c:	2300      	movs	r3, #0
 800b92e:	77fb      	strb	r3, [r7, #31]
    MQTTPublishState_t newState = MQTTStateNull;
 800b930:	2300      	movs	r3, #0
 800b932:	753b      	strb	r3, [r7, #20]
    int32_t sendResult = 0;
 800b934:	2300      	movs	r3, #0
 800b936:	61bb      	str	r3, [r7, #24]
    uint8_t packetTypeByte = 0U;
 800b938:	2300      	movs	r3, #0
 800b93a:	75fb      	strb	r3, [r7, #23]
    MQTTPubAckType_t packetType;
    MQTTFixedBuffer_t localBuffer;
    MQTTConnectionStatus_t connectStatus;
    uint8_t pubAckPacket[ MQTT_PUBLISH_ACK_PACKET_SIZE ];

    localBuffer.pBuffer = pubAckPacket;
 800b93c:	f107 0308 	add.w	r3, r7, #8
 800b940:	60fb      	str	r3, [r7, #12]
    localBuffer.size = MQTT_PUBLISH_ACK_PACKET_SIZE;
 800b942:	2304      	movs	r3, #4
 800b944:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d106      	bne.n	800b95a <sendPublishAcks+0x3e>
 800b94c:	4b2a      	ldr	r3, [pc, #168]	@ (800b9f8 <sendPublishAcks+0xdc>)
 800b94e:	4a2b      	ldr	r2, [pc, #172]	@ (800b9fc <sendPublishAcks+0xe0>)
 800b950:	f240 5121 	movw	r1, #1313	@ 0x521
 800b954:	482a      	ldr	r0, [pc, #168]	@ (800ba00 <sendPublishAcks+0xe4>)
 800b956:	f006 fc67 	bl	8012228 <__assert_func>

    packetTypeByte = getAckTypeToSend( publishState );
 800b95a:	787b      	ldrb	r3, [r7, #1]
 800b95c:	4618      	mov	r0, r3
 800b95e:	f7ff ffb3 	bl	800b8c8 <getAckTypeToSend>
 800b962:	4603      	mov	r3, r0
 800b964:	75fb      	strb	r3, [r7, #23]

    if( packetTypeByte != 0U )
 800b966:	7dfb      	ldrb	r3, [r7, #23]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d040      	beq.n	800b9ee <sendPublishAcks+0xd2>
    {
        packetType = getAckFromPacketType( packetTypeByte );
 800b96c:	7dfb      	ldrb	r3, [r7, #23]
 800b96e:	4618      	mov	r0, r3
 800b970:	f7ff fd64 	bl	800b43c <getAckFromPacketType>
 800b974:	4603      	mov	r3, r0
 800b976:	75bb      	strb	r3, [r7, #22]

        status = MQTT_SerializeAck( &localBuffer,
 800b978:	887a      	ldrh	r2, [r7, #2]
 800b97a:	7df9      	ldrb	r1, [r7, #23]
 800b97c:	f107 030c 	add.w	r3, r7, #12
 800b980:	4618      	mov	r0, r3
 800b982:	f002 f830 	bl	800d9e6 <MQTT_SerializeAck>
 800b986:	4603      	mov	r3, r0
 800b988:	77fb      	strb	r3, [r7, #31]
                                    packetTypeByte,
                                    packetId );

        if( status == MQTTSuccess )
 800b98a:	7ffb      	ldrb	r3, [r7, #31]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d11c      	bne.n	800b9ca <sendPublishAcks+0xae>
        {
            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            connectStatus = pContext->connectStatus;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800b996:	757b      	strb	r3, [r7, #21]

            if( connectStatus != MQTTConnected )
 800b998:	7d7b      	ldrb	r3, [r7, #21]
 800b99a:	2b01      	cmp	r3, #1
 800b99c:	d006      	beq.n	800b9ac <sendPublishAcks+0x90>
            {
                status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800b99e:	7d7b      	ldrb	r3, [r7, #21]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d101      	bne.n	800b9a8 <sendPublishAcks+0x8c>
 800b9a4:	230d      	movs	r3, #13
 800b9a6:	e000      	b.n	800b9aa <sendPublishAcks+0x8e>
 800b9a8:	230e      	movs	r3, #14
 800b9aa:	77fb      	strb	r3, [r7, #31]
            }

            if( status == MQTTSuccess )
 800b9ac:	7ffb      	ldrb	r3, [r7, #31]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d10b      	bne.n	800b9ca <sendPublishAcks+0xae>
            {
                /* Here, we are not using the vector approach for efficiency. There is just one buffer
                 * to be sent which can be achieved with a normal send call. */
                sendResult = sendBuffer( pContext,
                                         localBuffer.pBuffer,
 800b9b2:	68fb      	ldr	r3, [r7, #12]
                sendResult = sendBuffer( pContext,
 800b9b4:	2204      	movs	r2, #4
 800b9b6:	4619      	mov	r1, r3
 800b9b8:	6878      	ldr	r0, [r7, #4]
 800b9ba:	f7ff fc97 	bl	800b2ec <sendBuffer>
 800b9be:	61b8      	str	r0, [r7, #24]
                                         MQTT_PUBLISH_ACK_PACKET_SIZE );

                if( sendResult < ( int32_t ) MQTT_PUBLISH_ACK_PACKET_SIZE )
 800b9c0:	69bb      	ldr	r3, [r7, #24]
 800b9c2:	2b03      	cmp	r3, #3
 800b9c4:	dc01      	bgt.n	800b9ca <sendPublishAcks+0xae>
                {
                    status = MQTTSendFailed;
 800b9c6:	2303      	movs	r3, #3
 800b9c8:	77fb      	strb	r3, [r7, #31]
            }

            MQTT_POST_STATE_UPDATE_HOOK( pContext );
        }

        if( status == MQTTSuccess )
 800b9ca:	7ffb      	ldrb	r3, [r7, #31]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d10e      	bne.n	800b9ee <sendPublishAcks+0xd2>
        {
            pContext->controlPacketSent = true;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2201      	movs	r2, #1
 800b9d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            status = MQTT_UpdateStateAck( pContext,
 800b9d8:	7dba      	ldrb	r2, [r7, #22]
 800b9da:	8879      	ldrh	r1, [r7, #2]
 800b9dc:	f107 0314 	add.w	r3, r7, #20
 800b9e0:	9300      	str	r3, [sp, #0]
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	6878      	ldr	r0, [r7, #4]
 800b9e6:	f002 fef9 	bl	800e7dc <MQTT_UpdateStateAck>
 800b9ea:	4603      	mov	r3, r0
 800b9ec:	77fb      	strb	r3, [r7, #31]
                        ( unsigned int ) packetTypeByte, ( long int ) sendResult,
                        MQTT_PUBLISH_ACK_PACKET_SIZE ) );
        }
    }

    return status;
 800b9ee:	7ffb      	ldrb	r3, [r7, #31]
}
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	3720      	adds	r7, #32
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}
 800b9f8:	08014640 	.word	0x08014640
 800b9fc:	080151f4 	.word	0x080151f4
 800ba00:	08014564 	.word	0x08014564

0800ba04 <handleKeepAlive>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleKeepAlive( MQTTContext_t * pContext )
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b088      	sub	sp, #32
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	77fb      	strb	r3, [r7, #31]
    uint32_t now = 0U;
 800ba10:	2300      	movs	r3, #0
 800ba12:	617b      	str	r3, [r7, #20]
    uint32_t packetTxTimeoutMs = 0U;
 800ba14:	2300      	movs	r3, #0
 800ba16:	61bb      	str	r3, [r7, #24]
    uint32_t lastPacketTxTime = 0U;
 800ba18:	2300      	movs	r3, #0
 800ba1a:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d106      	bne.n	800ba30 <handleKeepAlive+0x2c>
 800ba22:	4b33      	ldr	r3, [pc, #204]	@ (800baf0 <handleKeepAlive+0xec>)
 800ba24:	4a33      	ldr	r2, [pc, #204]	@ (800baf4 <handleKeepAlive+0xf0>)
 800ba26:	f240 5172 	movw	r1, #1394	@ 0x572
 800ba2a:	4833      	ldr	r0, [pc, #204]	@ (800baf8 <handleKeepAlive+0xf4>)
 800ba2c:	f006 fbfc 	bl	8012228 <__assert_func>
    assert( pContext->getTime != NULL );
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d106      	bne.n	800ba46 <handleKeepAlive+0x42>
 800ba38:	4b30      	ldr	r3, [pc, #192]	@ (800bafc <handleKeepAlive+0xf8>)
 800ba3a:	4a2e      	ldr	r2, [pc, #184]	@ (800baf4 <handleKeepAlive+0xf0>)
 800ba3c:	f240 5173 	movw	r1, #1395	@ 0x573
 800ba40:	482d      	ldr	r0, [pc, #180]	@ (800baf8 <handleKeepAlive+0xf4>)
 800ba42:	f006 fbf1 	bl	8012228 <__assert_func>

    now = pContext->getTime();
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba4a:	4798      	blx	r3
 800ba4c:	6178      	str	r0, [r7, #20]

    packetTxTimeoutMs = 1000U * ( uint32_t ) pContext->keepAliveIntervalSec;
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ba54:	461a      	mov	r2, r3
 800ba56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800ba5a:	fb02 f303 	mul.w	r3, r2, r3
 800ba5e:	61bb      	str	r3, [r7, #24]

    if( PACKET_TX_TIMEOUT_MS < packetTxTimeoutMs )
 800ba60:	69bb      	ldr	r3, [r7, #24]
 800ba62:	f247 5230 	movw	r2, #30000	@ 0x7530
 800ba66:	4293      	cmp	r3, r2
 800ba68:	d902      	bls.n	800ba70 <handleKeepAlive+0x6c>
    {
        packetTxTimeoutMs = PACKET_TX_TIMEOUT_MS;
 800ba6a:	f247 5330 	movw	r3, #30000	@ 0x7530
 800ba6e:	61bb      	str	r3, [r7, #24]
    }

    /* If keep alive interval is 0, it is disabled. */
    if( pContext->waitingForPingResp == true )
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d00d      	beq.n	800ba96 <handleKeepAlive+0x92>
    {
        /* Has time expired? */
        if( calculateElapsedTime( now, pContext->pingReqSendTimeMs ) >
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ba7e:	4619      	mov	r1, r3
 800ba80:	6978      	ldr	r0, [r7, #20]
 800ba82:	f7ff fccd 	bl	800b420 <calculateElapsedTime>
 800ba86:	4603      	mov	r3, r0
 800ba88:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ba8c:	4293      	cmp	r3, r2
 800ba8e:	d92a      	bls.n	800bae6 <handleKeepAlive+0xe2>
            MQTT_PINGRESP_TIMEOUT_MS )
        {
            status = MQTTKeepAliveTimeout;
 800ba90:	230a      	movs	r3, #10
 800ba92:	77fb      	strb	r3, [r7, #31]
 800ba94:	e027      	b.n	800bae6 <handleKeepAlive+0xe2>
        }
    }
    else
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );
        lastPacketTxTime = pContext->lastPacketTxTime;
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba9a:	613b      	str	r3, [r7, #16]
        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( ( packetTxTimeoutMs != 0U ) && ( calculateElapsedTime( now, lastPacketTxTime ) >= packetTxTimeoutMs ) )
 800ba9c:	69bb      	ldr	r3, [r7, #24]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d00d      	beq.n	800babe <handleKeepAlive+0xba>
 800baa2:	6939      	ldr	r1, [r7, #16]
 800baa4:	6978      	ldr	r0, [r7, #20]
 800baa6:	f7ff fcbb 	bl	800b420 <calculateElapsedTime>
 800baaa:	4602      	mov	r2, r0
 800baac:	69bb      	ldr	r3, [r7, #24]
 800baae:	4293      	cmp	r3, r2
 800bab0:	d805      	bhi.n	800babe <handleKeepAlive+0xba>
        {
            status = MQTT_Ping( pContext );
 800bab2:	6878      	ldr	r0, [r7, #4]
 800bab4:	f001 f8aa 	bl	800cc0c <MQTT_Ping>
 800bab8:	4603      	mov	r3, r0
 800baba:	77fb      	strb	r3, [r7, #31]
 800babc:	e013      	b.n	800bae6 <handleKeepAlive+0xe2>
        }
        else
        {
            const uint32_t timeElapsed = calculateElapsedTime( now, pContext->lastPacketRxTime );
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bac2:	4619      	mov	r1, r3
 800bac4:	6978      	ldr	r0, [r7, #20]
 800bac6:	f7ff fcab 	bl	800b420 <calculateElapsedTime>
 800baca:	60f8      	str	r0, [r7, #12]

            if( ( timeElapsed != 0U ) && ( timeElapsed >= PACKET_RX_TIMEOUT_MS ) )
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d009      	beq.n	800bae6 <handleKeepAlive+0xe2>
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	f247 522f 	movw	r2, #29999	@ 0x752f
 800bad8:	4293      	cmp	r3, r2
 800bada:	d904      	bls.n	800bae6 <handleKeepAlive+0xe2>
            {
                status = MQTT_Ping( pContext );
 800badc:	6878      	ldr	r0, [r7, #4]
 800bade:	f001 f895 	bl	800cc0c <MQTT_Ping>
 800bae2:	4603      	mov	r3, r0
 800bae4:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    return status;
 800bae6:	7ffb      	ldrb	r3, [r7, #31]
}
 800bae8:	4618      	mov	r0, r3
 800baea:	3720      	adds	r7, #32
 800baec:	46bd      	mov	sp, r7
 800baee:	bd80      	pop	{r7, pc}
 800baf0:	08014640 	.word	0x08014640
 800baf4:	08015204 	.word	0x08015204
 800baf8:	08014564 	.word	0x08014564
 800bafc:	08014664 	.word	0x08014664

0800bb00 <handleIncomingPublish>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingPublish( MQTTContext_t * pContext,
                                           MQTTPacketInfo_t * pIncomingPacket )
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b08e      	sub	sp, #56	@ 0x38
 800bb04:	af02      	add	r7, sp, #8
 800bb06:	6078      	str	r0, [r7, #4]
 800bb08:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status;
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint16_t packetIdentifier = 0U;
 800bb10:	2300      	movs	r3, #0
 800bb12:	857b      	strh	r3, [r7, #42]	@ 0x2a
    MQTTPublishInfo_t publishInfo;
    MQTTDeserializedInfo_t deserializedInfo;
    bool duplicatePublish = false;
 800bb14:	2300      	movs	r3, #0
 800bb16:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    assert( pContext != NULL );
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d106      	bne.n	800bb2e <handleIncomingPublish+0x2e>
 800bb20:	4b42      	ldr	r3, [pc, #264]	@ (800bc2c <handleIncomingPublish+0x12c>)
 800bb22:	4a43      	ldr	r2, [pc, #268]	@ (800bc30 <handleIncomingPublish+0x130>)
 800bb24:	f240 51ac 	movw	r1, #1452	@ 0x5ac
 800bb28:	4842      	ldr	r0, [pc, #264]	@ (800bc34 <handleIncomingPublish+0x134>)
 800bb2a:	f006 fb7d 	bl	8012228 <__assert_func>
    assert( pIncomingPacket != NULL );
 800bb2e:	683b      	ldr	r3, [r7, #0]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d106      	bne.n	800bb42 <handleIncomingPublish+0x42>
 800bb34:	4b40      	ldr	r3, [pc, #256]	@ (800bc38 <handleIncomingPublish+0x138>)
 800bb36:	4a3e      	ldr	r2, [pc, #248]	@ (800bc30 <handleIncomingPublish+0x130>)
 800bb38:	f240 51ad 	movw	r1, #1453	@ 0x5ad
 800bb3c:	483d      	ldr	r0, [pc, #244]	@ (800bc34 <handleIncomingPublish+0x134>)
 800bb3e:	f006 fb73 	bl	8012228 <__assert_func>
    assert( pContext->appCallback != NULL );
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d106      	bne.n	800bb58 <handleIncomingPublish+0x58>
 800bb4a:	4b3c      	ldr	r3, [pc, #240]	@ (800bc3c <handleIncomingPublish+0x13c>)
 800bb4c:	4a38      	ldr	r2, [pc, #224]	@ (800bc30 <handleIncomingPublish+0x130>)
 800bb4e:	f240 51ae 	movw	r1, #1454	@ 0x5ae
 800bb52:	4838      	ldr	r0, [pc, #224]	@ (800bc34 <handleIncomingPublish+0x134>)
 800bb54:	f006 fb68 	bl	8012228 <__assert_func>

    status = MQTT_DeserializePublish( pIncomingPacket, &packetIdentifier, &publishInfo );
 800bb58:	f107 0214 	add.w	r2, r7, #20
 800bb5c:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 800bb60:	4619      	mov	r1, r3
 800bb62:	6838      	ldr	r0, [r7, #0]
 800bb64:	f001 ffd6 	bl	800db14 <MQTT_DeserializePublish>
 800bb68:	4603      	mov	r3, r0
 800bb6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    LogInfo( ( "De-serialized incoming PUBLISH packet: DeserializerResult=%s.",
               MQTT_Status_strerror( status ) ) );

    if( ( status == MQTTSuccess ) &&
 800bb6e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d109      	bne.n	800bb8a <handleIncomingPublish+0x8a>
        ( pContext->incomingPublishRecords == NULL ) &&
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	685b      	ldr	r3, [r3, #4]
    if( ( status == MQTTSuccess ) &&
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d105      	bne.n	800bb8a <handleIncomingPublish+0x8a>
        ( publishInfo.qos > MQTTQoS0 ) )
 800bb7e:	7d3b      	ldrb	r3, [r7, #20]
        ( pContext->incomingPublishRecords == NULL ) &&
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d002      	beq.n	800bb8a <handleIncomingPublish+0x8a>
    {
        LogError( ( "Incoming publish has QoS > MQTTQoS0 but incoming "
                    "publish records have not been initialized. Dropping the "
                    "incoming publish. Please call MQTT_InitStatefulQoS to enable "
                    "use of QoS1 and QoS2 publishes." ) );
        status = MQTTRecvFailed;
 800bb84:	2304      	movs	r3, #4
 800bb86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800bb8a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d122      	bne.n	800bbd8 <handleIncomingPublish+0xd8>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStatePublish( pContext,
 800bb92:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800bb94:	7d3a      	ldrb	r2, [r7, #20]
 800bb96:	f107 032d 	add.w	r3, r7, #45	@ 0x2d
 800bb9a:	9300      	str	r3, [sp, #0]
 800bb9c:	4613      	mov	r3, r2
 800bb9e:	2201      	movs	r2, #1
 800bba0:	6878      	ldr	r0, [r7, #4]
 800bba2:	f002 fda8 	bl	800e6f6 <MQTT_UpdateStatePublish>
 800bba6:	4603      	mov	r3, r0
 800bba8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                          publishInfo.qos,
                                          &publishRecordState );

        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( status == MQTTSuccess )
 800bbac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d011      	beq.n	800bbd8 <handleIncomingPublish+0xd8>
         *       sending out a duplicate publish with dup flag set, when a
         *       session is reestablished. It can result in a collision in
         *       state engine. This will be handled by ignoring the
         *       #MQTTStateCollision status from the state engine. The publish
         *       data is not passed to the application. */
        else if( status == MQTTStateCollision )
 800bbb4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bbb8:	2b09      	cmp	r3, #9
 800bbba:	d10d      	bne.n	800bbd8 <handleIncomingPublish+0xd8>
        {
            status = MQTTSuccess;
 800bbbc:	2300      	movs	r3, #0
 800bbbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            duplicatePublish = true;
 800bbc2:	2301      	movs	r3, #1
 800bbc4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

            /* Calculate the state for the ack packet that needs to be sent out
             * for the duplicate incoming publish. */
            publishRecordState = MQTT_CalculateStatePublish( MQTT_RECEIVE,
 800bbc8:	7d3b      	ldrb	r3, [r7, #20]
 800bbca:	4619      	mov	r1, r3
 800bbcc:	2001      	movs	r0, #1
 800bbce:	f002 fd63 	bl	800e698 <MQTT_CalculateStatePublish>
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( status == MQTTSuccess )
 800bbd8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d11f      	bne.n	800bc20 <handleIncomingPublish+0x120>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800bbe0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800bbe2:	813b      	strh	r3, [r7, #8]
        deserializedInfo.pPublishInfo = &publishInfo;
 800bbe4:	f107 0314 	add.w	r3, r7, #20
 800bbe8:	60fb      	str	r3, [r7, #12]
        deserializedInfo.deserializationResult = status;
 800bbea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bbee:	743b      	strb	r3, [r7, #16]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks.
         * Application callback will be invoked for all publishes, except for
         * duplicate incoming publishes. */
        if( duplicatePublish == false )
 800bbf0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800bbf4:	f083 0301 	eor.w	r3, r3, #1
 800bbf8:	b2db      	uxtb	r3, r3
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d006      	beq.n	800bc0c <handleIncomingPublish+0x10c>
        {
            pContext->appCallback( pContext,
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc02:	f107 0208 	add.w	r2, r7, #8
 800bc06:	6839      	ldr	r1, [r7, #0]
 800bc08:	6878      	ldr	r0, [r7, #4]
 800bc0a:	4798      	blx	r3
                                   pIncomingPacket,
                                   &deserializedInfo );
        }

        /* Send PUBACK or PUBREC if necessary. */
        status = sendPublishAcks( pContext,
 800bc0c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800bc0e:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800bc12:	4619      	mov	r1, r3
 800bc14:	6878      	ldr	r0, [r7, #4]
 800bc16:	f7ff fe81 	bl	800b91c <sendPublishAcks>
 800bc1a:	4603      	mov	r3, r0
 800bc1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800bc20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800bc24:	4618      	mov	r0, r3
 800bc26:	3730      	adds	r7, #48	@ 0x30
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	bd80      	pop	{r7, pc}
 800bc2c:	08014640 	.word	0x08014640
 800bc30:	08015214 	.word	0x08015214
 800bc34:	08014564 	.word	0x08014564
 800bc38:	08014810 	.word	0x08014810
 800bc3c:	08014828 	.word	0x08014828

0800bc40 <handlePublishAcks>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handlePublishAcks( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket )
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b08a      	sub	sp, #40	@ 0x28
 800bc44:	af02      	add	r7, sp, #8
 800bc46:	6078      	str	r0, [r7, #4]
 800bc48:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status;
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	75bb      	strb	r3, [r7, #22]
    uint16_t packetIdentifier;
    MQTTPubAckType_t ackType;
    MQTTEventCallback_t appCallback;
    MQTTDeserializedInfo_t deserializedInfo;

    assert( pContext != NULL );
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d106      	bne.n	800bc62 <handlePublishAcks+0x22>
 800bc54:	4b35      	ldr	r3, [pc, #212]	@ (800bd2c <handlePublishAcks+0xec>)
 800bc56:	4a36      	ldr	r2, [pc, #216]	@ (800bd30 <handlePublishAcks+0xf0>)
 800bc58:	f240 612d 	movw	r1, #1581	@ 0x62d
 800bc5c:	4835      	ldr	r0, [pc, #212]	@ (800bd34 <handlePublishAcks+0xf4>)
 800bc5e:	f006 fae3 	bl	8012228 <__assert_func>
    assert( pIncomingPacket != NULL );
 800bc62:	683b      	ldr	r3, [r7, #0]
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d106      	bne.n	800bc76 <handlePublishAcks+0x36>
 800bc68:	4b33      	ldr	r3, [pc, #204]	@ (800bd38 <handlePublishAcks+0xf8>)
 800bc6a:	4a31      	ldr	r2, [pc, #196]	@ (800bd30 <handlePublishAcks+0xf0>)
 800bc6c:	f240 612e 	movw	r1, #1582	@ 0x62e
 800bc70:	4830      	ldr	r0, [pc, #192]	@ (800bd34 <handlePublishAcks+0xf4>)
 800bc72:	f006 fad9 	bl	8012228 <__assert_func>
    assert( pContext->appCallback != NULL );
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d106      	bne.n	800bc8c <handlePublishAcks+0x4c>
 800bc7e:	4b2f      	ldr	r3, [pc, #188]	@ (800bd3c <handlePublishAcks+0xfc>)
 800bc80:	4a2b      	ldr	r2, [pc, #172]	@ (800bd30 <handlePublishAcks+0xf0>)
 800bc82:	f240 612f 	movw	r1, #1583	@ 0x62f
 800bc86:	482b      	ldr	r0, [pc, #172]	@ (800bd34 <handlePublishAcks+0xf4>)
 800bc88:	f006 face 	bl	8012228 <__assert_func>

    appCallback = pContext->appCallback;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc90:	61bb      	str	r3, [r7, #24]

    ackType = getAckFromPacketType( pIncomingPacket->type );
 800bc92:	683b      	ldr	r3, [r7, #0]
 800bc94:	781b      	ldrb	r3, [r3, #0]
 800bc96:	4618      	mov	r0, r3
 800bc98:	f7ff fbd0 	bl	800b43c <getAckFromPacketType>
 800bc9c:	4603      	mov	r3, r0
 800bc9e:	75fb      	strb	r3, [r7, #23]
    status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800bca0:	f107 0314 	add.w	r3, r7, #20
 800bca4:	2200      	movs	r2, #0
 800bca6:	4619      	mov	r1, r3
 800bca8:	6838      	ldr	r0, [r7, #0]
 800bcaa:	f001 ff63 	bl	800db74 <MQTT_DeserializeAck>
 800bcae:	4603      	mov	r3, r0
 800bcb0:	77fb      	strb	r3, [r7, #31]
    LogInfo( ( "Ack packet deserialized with result: %s.",
               MQTT_Status_strerror( status ) ) );

    if( status == MQTTSuccess )
 800bcb2:	7ffb      	ldrb	r3, [r7, #31]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d10a      	bne.n	800bcce <handlePublishAcks+0x8e>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStateAck( pContext,
 800bcb8:	8ab9      	ldrh	r1, [r7, #20]
 800bcba:	7dfa      	ldrb	r2, [r7, #23]
 800bcbc:	f107 0316 	add.w	r3, r7, #22
 800bcc0:	9300      	str	r3, [sp, #0]
 800bcc2:	2301      	movs	r3, #1
 800bcc4:	6878      	ldr	r0, [r7, #4]
 800bcc6:	f002 fd89 	bl	800e7dc <MQTT_UpdateStateAck>
 800bcca:	4603      	mov	r3, r0
 800bccc:	77fb      	strb	r3, [r7, #31]
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( ( ackType == MQTTPuback ) || ( ackType == MQTTPubrec ) )
 800bcce:	7dfb      	ldrb	r3, [r7, #23]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d002      	beq.n	800bcda <handlePublishAcks+0x9a>
 800bcd4:	7dfb      	ldrb	r3, [r7, #23]
 800bcd6:	2b01      	cmp	r3, #1
 800bcd8:	d10c      	bne.n	800bcf4 <handlePublishAcks+0xb4>
    {
        if( ( status == MQTTSuccess ) &&
 800bcda:	7ffb      	ldrb	r3, [r7, #31]
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d109      	bne.n	800bcf4 <handlePublishAcks+0xb4>
            ( pContext->clearFunction != NULL ) )
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
        if( ( status == MQTTSuccess ) &&
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d005      	beq.n	800bcf4 <handlePublishAcks+0xb4>
        {
            pContext->clearFunction( pContext, packetIdentifier );
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bcec:	8aba      	ldrh	r2, [r7, #20]
 800bcee:	4611      	mov	r1, r2
 800bcf0:	6878      	ldr	r0, [r7, #4]
 800bcf2:	4798      	blx	r3
        }
    }

    if( status == MQTTSuccess )
 800bcf4:	7ffb      	ldrb	r3, [r7, #31]
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d113      	bne.n	800bd22 <handlePublishAcks+0xe2>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800bcfa:	8abb      	ldrh	r3, [r7, #20]
 800bcfc:	813b      	strh	r3, [r7, #8]
        deserializedInfo.deserializationResult = status;
 800bcfe:	7ffb      	ldrb	r3, [r7, #31]
 800bd00:	743b      	strb	r3, [r7, #16]
        deserializedInfo.pPublishInfo = NULL;
 800bd02:	2300      	movs	r3, #0
 800bd04:	60fb      	str	r3, [r7, #12]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks. */
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 800bd06:	f107 0208 	add.w	r2, r7, #8
 800bd0a:	69bb      	ldr	r3, [r7, #24]
 800bd0c:	6839      	ldr	r1, [r7, #0]
 800bd0e:	6878      	ldr	r0, [r7, #4]
 800bd10:	4798      	blx	r3

        /* Send PUBREL or PUBCOMP if necessary. */
        status = sendPublishAcks( pContext,
 800bd12:	8abb      	ldrh	r3, [r7, #20]
 800bd14:	7dba      	ldrb	r2, [r7, #22]
 800bd16:	4619      	mov	r1, r3
 800bd18:	6878      	ldr	r0, [r7, #4]
 800bd1a:	f7ff fdff 	bl	800b91c <sendPublishAcks>
 800bd1e:	4603      	mov	r3, r0
 800bd20:	77fb      	strb	r3, [r7, #31]
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800bd22:	7ffb      	ldrb	r3, [r7, #31]
}
 800bd24:	4618      	mov	r0, r3
 800bd26:	3720      	adds	r7, #32
 800bd28:	46bd      	mov	sp, r7
 800bd2a:	bd80      	pop	{r7, pc}
 800bd2c:	08014640 	.word	0x08014640
 800bd30:	0801522c 	.word	0x0801522c
 800bd34:	08014564 	.word	0x08014564
 800bd38:	08014810 	.word	0x08014810
 800bd3c:	08014828 	.word	0x08014828

0800bd40 <handleIncomingAck>:
/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingAck( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket,
                                       bool manageKeepAlive )
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	b08a      	sub	sp, #40	@ 0x28
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	60f8      	str	r0, [r7, #12]
 800bd48:	60b9      	str	r1, [r7, #8]
 800bd4a:	4613      	mov	r3, r2
 800bd4c:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTBadResponse;
 800bd4e:	2305      	movs	r3, #5
 800bd50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint16_t packetIdentifier = MQTT_PACKET_ID_INVALID;
 800bd54:	2300      	movs	r3, #0
 800bd56:	83fb      	strh	r3, [r7, #30]
    /* We should always invoke the app callback unless we receive a PINGRESP
     * and are managing keep alive, or if we receive an unknown packet. We
     * initialize this to false since the callback must be invoked before
     * sending any PUBREL or PUBCOMP. However, for other cases, we invoke it
     * at the end to reduce the complexity of this function. */
    bool invokeAppCallback = false;
 800bd58:	2300      	movs	r3, #0
 800bd5a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    MQTTEventCallback_t appCallback = NULL;
 800bd5e:	2300      	movs	r3, #0
 800bd60:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d106      	bne.n	800bd76 <handleIncomingAck+0x36>
 800bd68:	4b54      	ldr	r3, [pc, #336]	@ (800bebc <handleIncomingAck+0x17c>)
 800bd6a:	4a55      	ldr	r2, [pc, #340]	@ (800bec0 <handleIncomingAck+0x180>)
 800bd6c:	f240 6181 	movw	r1, #1665	@ 0x681
 800bd70:	4854      	ldr	r0, [pc, #336]	@ (800bec4 <handleIncomingAck+0x184>)
 800bd72:	f006 fa59 	bl	8012228 <__assert_func>
    assert( pIncomingPacket != NULL );
 800bd76:	68bb      	ldr	r3, [r7, #8]
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d106      	bne.n	800bd8a <handleIncomingAck+0x4a>
 800bd7c:	4b52      	ldr	r3, [pc, #328]	@ (800bec8 <handleIncomingAck+0x188>)
 800bd7e:	4a50      	ldr	r2, [pc, #320]	@ (800bec0 <handleIncomingAck+0x180>)
 800bd80:	f240 6182 	movw	r1, #1666	@ 0x682
 800bd84:	484f      	ldr	r0, [pc, #316]	@ (800bec4 <handleIncomingAck+0x184>)
 800bd86:	f006 fa4f 	bl	8012228 <__assert_func>
    assert( pContext->appCallback != NULL );
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d106      	bne.n	800bda0 <handleIncomingAck+0x60>
 800bd92:	4b4e      	ldr	r3, [pc, #312]	@ (800becc <handleIncomingAck+0x18c>)
 800bd94:	4a4a      	ldr	r2, [pc, #296]	@ (800bec0 <handleIncomingAck+0x180>)
 800bd96:	f240 6183 	movw	r1, #1667	@ 0x683
 800bd9a:	484a      	ldr	r0, [pc, #296]	@ (800bec4 <handleIncomingAck+0x184>)
 800bd9c:	f006 fa44 	bl	8012228 <__assert_func>

    appCallback = pContext->appCallback;
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bda4:	623b      	str	r3, [r7, #32]

    LogDebug( ( "Received packet of type %02x.",
                ( unsigned int ) pIncomingPacket->type ) );

    switch( pIncomingPacket->type )
 800bda6:	68bb      	ldr	r3, [r7, #8]
 800bda8:	781b      	ldrb	r3, [r3, #0]
 800bdaa:	2bd0      	cmp	r3, #208	@ 0xd0
 800bdac:	d01d      	beq.n	800bdea <handleIncomingAck+0xaa>
 800bdae:	2bd0      	cmp	r3, #208	@ 0xd0
 800bdb0:	dc64      	bgt.n	800be7c <handleIncomingAck+0x13c>
 800bdb2:	2bb0      	cmp	r3, #176	@ 0xb0
 800bdb4:	d044      	beq.n	800be40 <handleIncomingAck+0x100>
 800bdb6:	2bb0      	cmp	r3, #176	@ 0xb0
 800bdb8:	dc60      	bgt.n	800be7c <handleIncomingAck+0x13c>
 800bdba:	2b90      	cmp	r3, #144	@ 0x90
 800bdbc:	d040      	beq.n	800be40 <handleIncomingAck+0x100>
 800bdbe:	2b90      	cmp	r3, #144	@ 0x90
 800bdc0:	dc5c      	bgt.n	800be7c <handleIncomingAck+0x13c>
 800bdc2:	2b70      	cmp	r3, #112	@ 0x70
 800bdc4:	d009      	beq.n	800bdda <handleIncomingAck+0x9a>
 800bdc6:	2b70      	cmp	r3, #112	@ 0x70
 800bdc8:	dc58      	bgt.n	800be7c <handleIncomingAck+0x13c>
 800bdca:	2b62      	cmp	r3, #98	@ 0x62
 800bdcc:	d005      	beq.n	800bdda <handleIncomingAck+0x9a>
 800bdce:	2b62      	cmp	r3, #98	@ 0x62
 800bdd0:	dc54      	bgt.n	800be7c <handleIncomingAck+0x13c>
 800bdd2:	2b40      	cmp	r3, #64	@ 0x40
 800bdd4:	d001      	beq.n	800bdda <handleIncomingAck+0x9a>
 800bdd6:	2b50      	cmp	r3, #80	@ 0x50
 800bdd8:	d150      	bne.n	800be7c <handleIncomingAck+0x13c>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBREL:
        case MQTT_PACKET_TYPE_PUBCOMP:

            /* Handle all the publish acks. The app callback is invoked here. */
            status = handlePublishAcks( pContext, pIncomingPacket );
 800bdda:	68b9      	ldr	r1, [r7, #8]
 800bddc:	68f8      	ldr	r0, [r7, #12]
 800bdde:	f7ff ff2f 	bl	800bc40 <handlePublishAcks>
 800bde2:	4603      	mov	r3, r0
 800bde4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            break;
 800bde8:	e04d      	b.n	800be86 <handleIncomingAck+0x146>

        case MQTT_PACKET_TYPE_PINGRESP:
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800bdea:	f107 031e 	add.w	r3, r7, #30
 800bdee:	2200      	movs	r2, #0
 800bdf0:	4619      	mov	r1, r3
 800bdf2:	68b8      	ldr	r0, [r7, #8]
 800bdf4:	f001 febe 	bl	800db74 <MQTT_DeserializeAck>
 800bdf8:	4603      	mov	r3, r0
 800bdfa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            invokeAppCallback = ( status == MQTTSuccess ) && !manageKeepAlive;
 800bdfe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800be02:	2b00      	cmp	r3, #0
 800be04:	d107      	bne.n	800be16 <handleIncomingAck+0xd6>
 800be06:	79fb      	ldrb	r3, [r7, #7]
 800be08:	f083 0301 	eor.w	r3, r3, #1
 800be0c:	b2db      	uxtb	r3, r3
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d001      	beq.n	800be16 <handleIncomingAck+0xd6>
 800be12:	2301      	movs	r3, #1
 800be14:	e000      	b.n	800be18 <handleIncomingAck+0xd8>
 800be16:	2300      	movs	r3, #0
 800be18:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800be1c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800be20:	f003 0301 	and.w	r3, r3, #1
 800be24:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

            if( ( status == MQTTSuccess ) && ( manageKeepAlive == true ) )
 800be28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d129      	bne.n	800be84 <handleIncomingAck+0x144>
 800be30:	79fb      	ldrb	r3, [r7, #7]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d026      	beq.n	800be84 <handleIncomingAck+0x144>
            {
                pContext->waitingForPingResp = false;
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	2200      	movs	r2, #0
 800be3a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            }

            break;
 800be3e:	e021      	b.n	800be84 <handleIncomingAck+0x144>

        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
            /* Deserialize and give these to the app provided callback. */
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800be40:	f107 031e 	add.w	r3, r7, #30
 800be44:	2200      	movs	r2, #0
 800be46:	4619      	mov	r1, r3
 800be48:	68b8      	ldr	r0, [r7, #8]
 800be4a:	f001 fe93 	bl	800db74 <MQTT_DeserializeAck>
 800be4e:	4603      	mov	r3, r0
 800be50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            invokeAppCallback = ( status == MQTTSuccess ) || ( status == MQTTServerRefused );
 800be54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d003      	beq.n	800be64 <handleIncomingAck+0x124>
 800be5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800be60:	2b06      	cmp	r3, #6
 800be62:	d101      	bne.n	800be68 <handleIncomingAck+0x128>
 800be64:	2301      	movs	r3, #1
 800be66:	e000      	b.n	800be6a <handleIncomingAck+0x12a>
 800be68:	2300      	movs	r3, #0
 800be6a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800be6e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800be72:	f003 0301 	and.w	r3, r3, #1
 800be76:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            break;
 800be7a:	e004      	b.n	800be86 <handleIncomingAck+0x146>

        default:
            /* Bad response from the server. */
            LogError( ( "Unexpected packet type from server: PacketType=%02x.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800be7c:	2305      	movs	r3, #5
 800be7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800be82:	e000      	b.n	800be86 <handleIncomingAck+0x146>
            break;
 800be84:	bf00      	nop
    }

    if( invokeAppCallback == true )
 800be86:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d00f      	beq.n	800beae <handleIncomingAck+0x16e>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800be8e:	8bfb      	ldrh	r3, [r7, #30]
 800be90:	823b      	strh	r3, [r7, #16]
        deserializedInfo.deserializationResult = status;
 800be92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800be96:	763b      	strb	r3, [r7, #24]
        deserializedInfo.pPublishInfo = NULL;
 800be98:	2300      	movs	r3, #0
 800be9a:	617b      	str	r3, [r7, #20]
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 800be9c:	f107 0210 	add.w	r2, r7, #16
 800bea0:	6a3b      	ldr	r3, [r7, #32]
 800bea2:	68b9      	ldr	r1, [r7, #8]
 800bea4:	68f8      	ldr	r0, [r7, #12]
 800bea6:	4798      	blx	r3
        /* In case a SUBACK indicated refusal, reset the status to continue the loop. */
        status = MQTTSuccess;
 800bea8:	2300      	movs	r3, #0
 800beaa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return status;
 800beae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800beb2:	4618      	mov	r0, r3
 800beb4:	3728      	adds	r7, #40	@ 0x28
 800beb6:	46bd      	mov	sp, r7
 800beb8:	bd80      	pop	{r7, pc}
 800beba:	bf00      	nop
 800bebc:	08014640 	.word	0x08014640
 800bec0:	08015240 	.word	0x08015240
 800bec4:	08014564 	.word	0x08014564
 800bec8:	08014810 	.word	0x08014810
 800becc:	08014828 	.word	0x08014828

0800bed0 <receiveSingleIteration>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receiveSingleIteration( MQTTContext_t * pContext,
                                            bool manageKeepAlive )
{
 800bed0:	b590      	push	{r4, r7, lr}
 800bed2:	b08b      	sub	sp, #44	@ 0x2c
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
 800bed8:	460b      	mov	r3, r1
 800beda:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800bedc:	2300      	movs	r3, #0
 800bede:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MQTTPacketInfo_t incomingPacket = { 0 };
 800bee2:	f107 0308 	add.w	r3, r7, #8
 800bee6:	2200      	movs	r2, #0
 800bee8:	601a      	str	r2, [r3, #0]
 800beea:	605a      	str	r2, [r3, #4]
 800beec:	609a      	str	r2, [r3, #8]
 800beee:	60da      	str	r2, [r3, #12]
    int32_t recvBytes;
    size_t totalMQTTPacketLength = 0;
 800bef0:	2300      	movs	r3, #0
 800bef2:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d106      	bne.n	800bf08 <receiveSingleIteration+0x38>
 800befa:	4b6b      	ldr	r3, [pc, #428]	@ (800c0a8 <receiveSingleIteration+0x1d8>)
 800befc:	4a6b      	ldr	r2, [pc, #428]	@ (800c0ac <receiveSingleIteration+0x1dc>)
 800befe:	f240 61c7 	movw	r1, #1735	@ 0x6c7
 800bf02:	486b      	ldr	r0, [pc, #428]	@ (800c0b0 <receiveSingleIteration+0x1e0>)
 800bf04:	f006 f990 	bl	8012228 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	6a1b      	ldr	r3, [r3, #32]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d106      	bne.n	800bf1e <receiveSingleIteration+0x4e>
 800bf10:	4b68      	ldr	r3, [pc, #416]	@ (800c0b4 <receiveSingleIteration+0x1e4>)
 800bf12:	4a66      	ldr	r2, [pc, #408]	@ (800c0ac <receiveSingleIteration+0x1dc>)
 800bf14:	f44f 61d9 	mov.w	r1, #1736	@ 0x6c8
 800bf18:	4865      	ldr	r0, [pc, #404]	@ (800c0b0 <receiveSingleIteration+0x1e0>)
 800bf1a:	f006 f985 	bl	8012228 <__assert_func>

    /* Read as many bytes as possible into the network buffer. */
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	691b      	ldr	r3, [r3, #16]
 800bf22:	687a      	ldr	r2, [r7, #4]
 800bf24:	69d0      	ldr	r0, [r2, #28]
                                                   &( pContext->networkBuffer.pBuffer[ pContext->index ] ),
 800bf26:	687a      	ldr	r2, [r7, #4]
 800bf28:	6a11      	ldr	r1, [r2, #32]
 800bf2a:	687a      	ldr	r2, [r7, #4]
 800bf2c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800bf2e:	188c      	adds	r4, r1, r2
                                                   pContext->networkBuffer.size - pContext->index );
 800bf30:	687a      	ldr	r2, [r7, #4]
 800bf32:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 800bf34:	687a      	ldr	r2, [r7, #4]
 800bf36:	6c12      	ldr	r2, [r2, #64]	@ 0x40
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800bf38:	1a8a      	subs	r2, r1, r2
 800bf3a:	4621      	mov	r1, r4
 800bf3c:	4798      	blx	r3
 800bf3e:	61f8      	str	r0, [r7, #28]

    if( recvBytes < 0 )
 800bf40:	69fb      	ldr	r3, [r7, #28]
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	da0c      	bge.n	800bf60 <receiveSingleIteration+0x90>
    {
        /* The receive function has failed. Bubble up the error up to the user. */
        status = MQTTRecvFailed;
 800bf46:	2304      	movs	r3, #4
 800bf48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        if( pContext->connectStatus == MQTTConnected )
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800bf52:	2b01      	cmp	r3, #1
 800bf54:	d125      	bne.n	800bfa2 <receiveSingleIteration+0xd2>
        {
            pContext->connectStatus = MQTTDisconnectPending;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	2202      	movs	r2, #2
 800bf5a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 800bf5e:	e020      	b.n	800bfa2 <receiveSingleIteration+0xd2>
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }
    else if( ( recvBytes == 0 ) && ( pContext->index == 0U ) )
 800bf60:	69fb      	ldr	r3, [r7, #28]
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d107      	bne.n	800bf76 <receiveSingleIteration+0xa6>
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d103      	bne.n	800bf76 <receiveSingleIteration+0xa6>
    {
        /* No more bytes available since the last read and neither is anything in
         * the buffer. */
        status = MQTTNoDataAvailable;
 800bf6e:	2307      	movs	r3, #7
 800bf70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bf74:	e015      	b.n	800bfa2 <receiveSingleIteration+0xd2>
    /* Either something was received, or there is still data to be processed in the
     * buffer, or both. */
    else
    {
        /* Update the number of bytes in the MQTT fixed buffer. */
        pContext->index += ( size_t ) recvBytes;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bf7a:	69fb      	ldr	r3, [r7, #28]
 800bf7c:	441a      	add	r2, r3
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	641a      	str	r2, [r3, #64]	@ 0x40

        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	6a18      	ldr	r0, [r3, #32]
                                                          &( pContext->index ),
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	3340      	adds	r3, #64	@ 0x40
        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 800bf8a:	f107 0208 	add.w	r2, r7, #8
 800bf8e:	4619      	mov	r1, r3
 800bf90:	f001 fed9 	bl	800dd46 <MQTT_ProcessIncomingPacketTypeAndLength>
 800bf94:	4603      	mov	r3, r0
 800bf96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                                          &incomingPacket );

        totalMQTTPacketLength = incomingPacket.remainingLength + incomingPacket.headerLength;
 800bf9a:	693a      	ldr	r2, [r7, #16]
 800bf9c:	697b      	ldr	r3, [r7, #20]
 800bf9e:	4413      	add	r3, r2
 800bfa0:	623b      	str	r3, [r7, #32]
    }

    /* No data was received, check for keep alive timeout. */
    if( recvBytes == 0 )
 800bfa2:	69fb      	ldr	r3, [r7, #28]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d112      	bne.n	800bfce <receiveSingleIteration+0xfe>
    {
        if( manageKeepAlive == true )
 800bfa8:	78fb      	ldrb	r3, [r7, #3]
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d00f      	beq.n	800bfce <receiveSingleIteration+0xfe>
        {
            /* Keep the copy of the status to be reset later. */
            MQTTStatus_t statusCopy = status;
 800bfae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bfb2:	76fb      	strb	r3, [r7, #27]

            /* Assign status so an error can be bubbled up to application,
             * but reset it on success. */
            status = handleKeepAlive( pContext );
 800bfb4:	6878      	ldr	r0, [r7, #4]
 800bfb6:	f7ff fd25 	bl	800ba04 <handleKeepAlive>
 800bfba:	4603      	mov	r3, r0
 800bfbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            if( status == MQTTSuccess )
 800bfc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d102      	bne.n	800bfce <receiveSingleIteration+0xfe>
            {
                /* Reset the status. */
                status = statusCopy;
 800bfc8:	7efb      	ldrb	r3, [r7, #27]
 800bfca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }
    }

    /* Check whether there is data available before processing the packet further. */
    if( ( status == MQTTNeedMoreBytes ) || ( status == MQTTNoDataAvailable ) )
 800bfce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bfd2:	2b0b      	cmp	r3, #11
 800bfd4:	d01e      	beq.n	800c014 <receiveSingleIteration+0x144>
 800bfd6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bfda:	2b07      	cmp	r3, #7
 800bfdc:	d01a      	beq.n	800c014 <receiveSingleIteration+0x144>
    {
        /* Do nothing as there is nothing to be processed right now. The proper
         * error code will be bubbled up to the user. */
    }
    /* Any other error code. */
    else if( status != MQTTSuccess )
 800bfde:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d116      	bne.n	800c014 <receiveSingleIteration+0x144>
    {
        LogError( ( "Call to receiveSingleIteration failed. Status=%s",
                    MQTT_Status_strerror( status ) ) );
    }
    /* If the MQTT Packet size is bigger than the buffer itself. */
    else if( totalMQTTPacketLength > pContext->networkBuffer.size )
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfea:	6a3a      	ldr	r2, [r7, #32]
 800bfec:	429a      	cmp	r2, r3
 800bfee:	d909      	bls.n	800c004 <receiveSingleIteration+0x134>
    {
        /* Discard the packet from the receive buffer and drain the pending
         * data from the socket buffer. */
        status = discardStoredPacket( pContext,
 800bff0:	f107 0308 	add.w	r3, r7, #8
 800bff4:	4619      	mov	r1, r3
 800bff6:	6878      	ldr	r0, [r7, #4]
 800bff8:	f7ff fb8e 	bl	800b718 <discardStoredPacket>
 800bffc:	4603      	mov	r3, r0
 800bffe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c002:	e007      	b.n	800c014 <receiveSingleIteration+0x144>
                                      &incomingPacket );
    }
    /* If the total packet is of more length than the bytes we have available. */
    else if( totalMQTTPacketLength > pContext->index )
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c008:	6a3a      	ldr	r2, [r7, #32]
 800c00a:	429a      	cmp	r2, r3
 800c00c:	d902      	bls.n	800c014 <receiveSingleIteration+0x144>
    {
        status = MQTTNeedMoreBytes;
 800c00e:	230b      	movs	r3, #11
 800c010:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        /* MISRA else. */
    }

    /* Handle received packet. If incomplete data was read then this will not execute. */
    if( status == MQTTSuccess )
 800c014:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d138      	bne.n	800c08e <receiveSingleIteration+0x1be>
    {
        incomingPacket.pRemainingData = &pContext->networkBuffer.pBuffer[ incomingPacket.headerLength ];
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	6a1a      	ldr	r2, [r3, #32]
 800c020:	697b      	ldr	r3, [r7, #20]
 800c022:	4413      	add	r3, r2
 800c024:	60fb      	str	r3, [r7, #12]

        /* PUBLISH packets allow flags in the lower four bits. For other
         * packet types, they are reserved. */
        if( ( incomingPacket.type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 800c026:	7a3b      	ldrb	r3, [r7, #8]
 800c028:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c02c:	2b30      	cmp	r3, #48	@ 0x30
 800c02e:	d109      	bne.n	800c044 <receiveSingleIteration+0x174>
        {
            status = handleIncomingPublish( pContext, &incomingPacket );
 800c030:	f107 0308 	add.w	r3, r7, #8
 800c034:	4619      	mov	r1, r3
 800c036:	6878      	ldr	r0, [r7, #4]
 800c038:	f7ff fd62 	bl	800bb00 <handleIncomingPublish>
 800c03c:	4603      	mov	r3, r0
 800c03e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c042:	e009      	b.n	800c058 <receiveSingleIteration+0x188>
        }
        else
        {
            status = handleIncomingAck( pContext, &incomingPacket, manageKeepAlive );
 800c044:	78fa      	ldrb	r2, [r7, #3]
 800c046:	f107 0308 	add.w	r3, r7, #8
 800c04a:	4619      	mov	r1, r3
 800c04c:	6878      	ldr	r0, [r7, #4]
 800c04e:	f7ff fe77 	bl	800bd40 <handleIncomingAck>
 800c052:	4603      	mov	r3, r0
 800c054:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        /* Update the index to reflect the remaining bytes in the buffer.  */
        pContext->index -= totalMQTTPacketLength;
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c05c:	6a3b      	ldr	r3, [r7, #32]
 800c05e:	1ad2      	subs	r2, r2, r3
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Move the remaining bytes to the front of the buffer. */
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	6a18      	ldr	r0, [r3, #32]
                          &( pContext->networkBuffer.pBuffer[ totalMQTTPacketLength ] ),
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	6a1a      	ldr	r2, [r3, #32]
 800c06c:	6a3b      	ldr	r3, [r7, #32]
 800c06e:	18d1      	adds	r1, r2, r3
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c074:	461a      	mov	r2, r3
 800c076:	f006 fb79 	bl	801276c <memmove>
                          pContext->index );

        if( status == MQTTSuccess )
 800c07a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d105      	bne.n	800c08e <receiveSingleIteration+0x1be>
        {
            pContext->lastPacketRxTime = pContext->getTime();
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c086:	4798      	blx	r3
 800c088:	4602      	mov	r2, r0
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	639a      	str	r2, [r3, #56]	@ 0x38
        }
    }

    if( status == MQTTNoDataAvailable )
 800c08e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c092:	2b07      	cmp	r3, #7
 800c094:	d102      	bne.n	800c09c <receiveSingleIteration+0x1cc>
    {
        /* No data available is not an error. Reset to MQTTSuccess so the
         * return code will indicate success. */
        status = MQTTSuccess;
 800c096:	2300      	movs	r3, #0
 800c098:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return status;
 800c09c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c0a0:	4618      	mov	r0, r3
 800c0a2:	372c      	adds	r7, #44	@ 0x2c
 800c0a4:	46bd      	mov	sp, r7
 800c0a6:	bd90      	pop	{r4, r7, pc}
 800c0a8:	08014640 	.word	0x08014640
 800c0ac:	08015254 	.word	0x08015254
 800c0b0:	08014564 	.word	0x08014564
 800c0b4:	0801477c 	.word	0x0801477c

0800c0b8 <addEncodedStringToVector>:
static size_t addEncodedStringToVector( uint8_t serializedLength[ CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES ],
                                        const char * const string,
                                        uint16_t length,
                                        TransportOutVector_t * iterator,
                                        size_t * updatedLength )
{
 800c0b8:	b580      	push	{r7, lr}
 800c0ba:	b088      	sub	sp, #32
 800c0bc:	af00      	add	r7, sp, #0
 800c0be:	60f8      	str	r0, [r7, #12]
 800c0c0:	60b9      	str	r1, [r7, #8]
 800c0c2:	603b      	str	r3, [r7, #0]
 800c0c4:	4613      	mov	r3, r2
 800c0c6:	80fb      	strh	r3, [r7, #6]
    size_t packetLength = 0U;
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	61fb      	str	r3, [r7, #28]
    TransportOutVector_t * pLocalIterator = iterator;
 800c0cc:	683b      	ldr	r3, [r7, #0]
 800c0ce:	617b      	str	r3, [r7, #20]
    size_t vectorsAdded = 0U;
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	61bb      	str	r3, [r7, #24]

    /* When length is non-zero, the string must be non-NULL. */
    assert( ( length != 0U ) ? ( string != NULL ) : true );
 800c0d4:	88fb      	ldrh	r3, [r7, #6]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d009      	beq.n	800c0ee <addEncodedStringToVector+0x36>
 800c0da:	68bb      	ldr	r3, [r7, #8]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d106      	bne.n	800c0ee <addEncodedStringToVector+0x36>
 800c0e0:	4b1e      	ldr	r3, [pc, #120]	@ (800c15c <addEncodedStringToVector+0xa4>)
 800c0e2:	4a1f      	ldr	r2, [pc, #124]	@ (800c160 <addEncodedStringToVector+0xa8>)
 800c0e4:	f240 7191 	movw	r1, #1937	@ 0x791
 800c0e8:	481e      	ldr	r0, [pc, #120]	@ (800c164 <addEncodedStringToVector+0xac>)
 800c0ea:	f006 f89d 	bl	8012228 <__assert_func>

    serializedLength[ 0 ] = ( ( uint8_t ) ( ( length ) >> 8 ) );
 800c0ee:	88fb      	ldrh	r3, [r7, #6]
 800c0f0:	0a1b      	lsrs	r3, r3, #8
 800c0f2:	b29b      	uxth	r3, r3
 800c0f4:	b2da      	uxtb	r2, r3
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	701a      	strb	r2, [r3, #0]
    serializedLength[ 1 ] = ( ( uint8_t ) ( ( length ) & 0x00ffU ) );
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	3301      	adds	r3, #1
 800c0fe:	88fa      	ldrh	r2, [r7, #6]
 800c100:	b2d2      	uxtb	r2, r2
 800c102:	701a      	strb	r2, [r3, #0]

    /* Add the serialized length of the string first. */
    pLocalIterator[ 0 ].iov_base = serializedLength;
 800c104:	697b      	ldr	r3, [r7, #20]
 800c106:	68fa      	ldr	r2, [r7, #12]
 800c108:	601a      	str	r2, [r3, #0]
    pLocalIterator[ 0 ].iov_len = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 800c10a:	697b      	ldr	r3, [r7, #20]
 800c10c:	2202      	movs	r2, #2
 800c10e:	605a      	str	r2, [r3, #4]
    vectorsAdded++;
 800c110:	69bb      	ldr	r3, [r7, #24]
 800c112:	3301      	adds	r3, #1
 800c114:	61bb      	str	r3, [r7, #24]
    packetLength = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 800c116:	2302      	movs	r3, #2
 800c118:	61fb      	str	r3, [r7, #28]

    /* Sometimes the string can be NULL that is, of 0 length. In that case,
     * only the length field should be encoded in the vector. */
    if( ( string != NULL ) && ( length != 0U ) )
 800c11a:	68bb      	ldr	r3, [r7, #8]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d011      	beq.n	800c144 <addEncodedStringToVector+0x8c>
 800c120:	88fb      	ldrh	r3, [r7, #6]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d00e      	beq.n	800c144 <addEncodedStringToVector+0x8c>
    {
        /* Then add the pointer to the string itself. */
        pLocalIterator[ 1 ].iov_base = string;
 800c126:	697b      	ldr	r3, [r7, #20]
 800c128:	3308      	adds	r3, #8
 800c12a:	68ba      	ldr	r2, [r7, #8]
 800c12c:	601a      	str	r2, [r3, #0]
        pLocalIterator[ 1 ].iov_len = length;
 800c12e:	697b      	ldr	r3, [r7, #20]
 800c130:	3308      	adds	r3, #8
 800c132:	88fa      	ldrh	r2, [r7, #6]
 800c134:	605a      	str	r2, [r3, #4]
        vectorsAdded++;
 800c136:	69bb      	ldr	r3, [r7, #24]
 800c138:	3301      	adds	r3, #1
 800c13a:	61bb      	str	r3, [r7, #24]
        packetLength += length;
 800c13c:	88fb      	ldrh	r3, [r7, #6]
 800c13e:	69fa      	ldr	r2, [r7, #28]
 800c140:	4413      	add	r3, r2
 800c142:	61fb      	str	r3, [r7, #28]
    }

    ( *updatedLength ) = ( *updatedLength ) + packetLength;
 800c144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c146:	681a      	ldr	r2, [r3, #0]
 800c148:	69fb      	ldr	r3, [r7, #28]
 800c14a:	441a      	add	r2, r3
 800c14c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c14e:	601a      	str	r2, [r3, #0]

    return vectorsAdded;
 800c150:	69bb      	ldr	r3, [r7, #24]
}
 800c152:	4618      	mov	r0, r3
 800c154:	3720      	adds	r7, #32
 800c156:	46bd      	mov	sp, r7
 800c158:	bd80      	pop	{r7, pc}
 800c15a:	bf00      	nop
 800c15c:	08014848 	.word	0x08014848
 800c160:	0801526c 	.word	0x0801526c
 800c164:	08014564 	.word	0x08014564

0800c168 <sendPublishWithoutCopy>:
static MQTTStatus_t sendPublishWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTPublishInfo_t * pPublishInfo,
                                            uint8_t * pMqttHeader,
                                            size_t headerSize,
                                            uint16_t packetId )
{
 800c168:	b580      	push	{r7, lr}
 800c16a:	b092      	sub	sp, #72	@ 0x48
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	60f8      	str	r0, [r7, #12]
 800c170:	60b9      	str	r1, [r7, #8]
 800c172:	607a      	str	r2, [r7, #4]
 800c174:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800c176:	2300      	movs	r3, #0
 800c178:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    size_t ioVectorLength;
    size_t totalMessageLength;
    bool dupFlagChanged = false;
 800c17c:	2300      	movs	r3, #0
 800c17e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
     * Packet ID (only when QoS > QoS0)                    + 1 = 3
     * Payload                                             + 1 = 4  */
    TransportOutVector_t pIoVector[ 4U ];

    /* The header is sent first. */
    pIoVector[ 0U ].iov_base = pMqttHeader;
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	61bb      	str	r3, [r7, #24]
    pIoVector[ 0U ].iov_len = headerSize;
 800c186:	683b      	ldr	r3, [r7, #0]
 800c188:	61fb      	str	r3, [r7, #28]
    totalMessageLength = headerSize;
 800c18a:	683b      	ldr	r3, [r7, #0]
 800c18c:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Then the topic name has to be sent. */
    pIoVector[ 1U ].iov_base = pPublishInfo->pTopicName;
 800c18e:	68bb      	ldr	r3, [r7, #8]
 800c190:	685b      	ldr	r3, [r3, #4]
 800c192:	623b      	str	r3, [r7, #32]
    pIoVector[ 1U ].iov_len = pPublishInfo->topicNameLength;
 800c194:	68bb      	ldr	r3, [r7, #8]
 800c196:	891b      	ldrh	r3, [r3, #8]
 800c198:	627b      	str	r3, [r7, #36]	@ 0x24
    totalMessageLength += pPublishInfo->topicNameLength;
 800c19a:	68bb      	ldr	r3, [r7, #8]
 800c19c:	891b      	ldrh	r3, [r3, #8]
 800c19e:	461a      	mov	r2, r3
 800c1a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1a2:	4413      	add	r3, r2
 800c1a4:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* The next field's index should be 2 as the first two fields
     * have been filled in. */
    ioVectorLength = 2U;
 800c1a6:	2302      	movs	r3, #2
 800c1a8:	643b      	str	r3, [r7, #64]	@ 0x40

    if( pPublishInfo->qos > MQTTQoS0 )
 800c1aa:	68bb      	ldr	r3, [r7, #8]
 800c1ac:	781b      	ldrb	r3, [r3, #0]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d020      	beq.n	800c1f4 <sendPublishWithoutCopy+0x8c>
    {
        /* Encode the packet ID. */
        serializedPacketID[ 0 ] = ( ( uint8_t ) ( ( packetId ) >> 8 ) );
 800c1b2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800c1b6:	0a1b      	lsrs	r3, r3, #8
 800c1b8:	b29b      	uxth	r3, r3
 800c1ba:	b2db      	uxtb	r3, r3
 800c1bc:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        serializedPacketID[ 1 ] = ( ( uint8_t ) ( ( packetId ) & 0x00ffU ) );
 800c1c0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800c1c4:	b2db      	uxtb	r3, r3
 800c1c6:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

        pIoVector[ ioVectorLength ].iov_base = serializedPacketID;
 800c1ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1cc:	00db      	lsls	r3, r3, #3
 800c1ce:	3348      	adds	r3, #72	@ 0x48
 800c1d0:	443b      	add	r3, r7
 800c1d2:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800c1d6:	f843 2c30 	str.w	r2, [r3, #-48]
        pIoVector[ ioVectorLength ].iov_len = sizeof( serializedPacketID );
 800c1da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1dc:	00db      	lsls	r3, r3, #3
 800c1de:	3348      	adds	r3, #72	@ 0x48
 800c1e0:	443b      	add	r3, r7
 800c1e2:	2202      	movs	r2, #2
 800c1e4:	f843 2c2c 	str.w	r2, [r3, #-44]

        ioVectorLength++;
 800c1e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1ea:	3301      	adds	r3, #1
 800c1ec:	643b      	str	r3, [r7, #64]	@ 0x40
        totalMessageLength += sizeof( serializedPacketID );
 800c1ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1f0:	3302      	adds	r3, #2
 800c1f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Publish packets are allowed to contain no payload. */
    if( pPublishInfo->payloadLength > 0U )
 800c1f4:	68bb      	ldr	r3, [r7, #8]
 800c1f6:	691b      	ldr	r3, [r3, #16]
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d017      	beq.n	800c22c <sendPublishWithoutCopy+0xc4>
    {
        pIoVector[ ioVectorLength ].iov_base = pPublishInfo->pPayload;
 800c1fc:	68bb      	ldr	r3, [r7, #8]
 800c1fe:	68da      	ldr	r2, [r3, #12]
 800c200:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c202:	00db      	lsls	r3, r3, #3
 800c204:	3348      	adds	r3, #72	@ 0x48
 800c206:	443b      	add	r3, r7
 800c208:	f843 2c30 	str.w	r2, [r3, #-48]
        pIoVector[ ioVectorLength ].iov_len = pPublishInfo->payloadLength;
 800c20c:	68bb      	ldr	r3, [r7, #8]
 800c20e:	691a      	ldr	r2, [r3, #16]
 800c210:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c212:	00db      	lsls	r3, r3, #3
 800c214:	3348      	adds	r3, #72	@ 0x48
 800c216:	443b      	add	r3, r7
 800c218:	f843 2c2c 	str.w	r2, [r3, #-44]

        ioVectorLength++;
 800c21c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c21e:	3301      	adds	r3, #1
 800c220:	643b      	str	r3, [r7, #64]	@ 0x40
        totalMessageLength += pPublishInfo->payloadLength;
 800c222:	68bb      	ldr	r3, [r7, #8]
 800c224:	691b      	ldr	r3, [r3, #16]
 800c226:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c228:	4413      	add	r3, r2
 800c22a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* store a copy of the publish for retransmission purposes */
    if( ( pPublishInfo->qos > MQTTQoS0 ) &&
 800c22c:	68bb      	ldr	r3, [r7, #8]
 800c22e:	781b      	ldrb	r3, [r3, #0]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d042      	beq.n	800c2ba <sendPublishWithoutCopy+0x152>
        ( pContext->storeFunction != NULL ) )
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
    if( ( pPublishInfo->qos > MQTTQoS0 ) &&
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d03e      	beq.n	800c2ba <sendPublishWithoutCopy+0x152>
    {
        /* If not already set, set the dup flag before storing a copy of the publish
         * this is because on retrieving back this copy we will get it in the form of an
         * array of TransportOutVector_t that holds the data in a const pointer which cannot be
         * changed after retrieving. */
        if( pPublishInfo->dup != true )
 800c23c:	68bb      	ldr	r3, [r7, #8]
 800c23e:	789b      	ldrb	r3, [r3, #2]
 800c240:	f083 0301 	eor.w	r3, r3, #1
 800c244:	b2db      	uxtb	r3, r3
 800c246:	2b00      	cmp	r3, #0
 800c248:	d00e      	beq.n	800c268 <sendPublishWithoutCopy+0x100>
        {
            status = MQTT_UpdateDuplicatePublishFlag( pMqttHeader, true );
 800c24a:	2101      	movs	r1, #1
 800c24c:	6878      	ldr	r0, [r7, #4]
 800c24e:	f001 fd4a 	bl	800dce6 <MQTT_UpdateDuplicatePublishFlag>
 800c252:	4603      	mov	r3, r0
 800c254:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

            dupFlagChanged = ( status == MQTTSuccess );
 800c258:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	bf0c      	ite	eq
 800c260:	2301      	moveq	r3, #1
 800c262:	2300      	movne	r3, #0
 800c264:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        }

        if( status == MQTTSuccess )
 800c268:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d115      	bne.n	800c29c <sendPublishWithoutCopy+0x134>
        {
            MQTTVec_t mqttVec;

            mqttVec.pVector = pIoVector;
 800c270:	f107 0318 	add.w	r3, r7, #24
 800c274:	613b      	str	r3, [r7, #16]
            mqttVec.vectorLen = ioVectorLength;
 800c276:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c278:	617b      	str	r3, [r7, #20]

            if( pContext->storeFunction( pContext, packetId, &mqttVec ) != true )
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c27e:	f107 0210 	add.w	r2, r7, #16
 800c282:	f8b7 1050 	ldrh.w	r1, [r7, #80]	@ 0x50
 800c286:	68f8      	ldr	r0, [r7, #12]
 800c288:	4798      	blx	r3
 800c28a:	4603      	mov	r3, r0
 800c28c:	f083 0301 	eor.w	r3, r3, #1
 800c290:	b2db      	uxtb	r3, r3
 800c292:	2b00      	cmp	r3, #0
 800c294:	d002      	beq.n	800c29c <sendPublishWithoutCopy+0x134>
            {
                status = MQTTPublishStoreFailed;
 800c296:	230f      	movs	r3, #15
 800c298:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }
        }

        /* change the value of the dup flag to its original, if it was changed */
        if( ( status == MQTTSuccess ) && ( dupFlagChanged == true ) )
 800c29c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d10a      	bne.n	800c2ba <sendPublishWithoutCopy+0x152>
 800c2a4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d006      	beq.n	800c2ba <sendPublishWithoutCopy+0x152>
        {
            status = MQTT_UpdateDuplicatePublishFlag( pMqttHeader, false );
 800c2ac:	2100      	movs	r1, #0
 800c2ae:	6878      	ldr	r0, [r7, #4]
 800c2b0:	f001 fd19 	bl	800dce6 <MQTT_UpdateDuplicatePublishFlag>
 800c2b4:	4603      	mov	r3, r0
 800c2b6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        }
    }

    if( ( status == MQTTSuccess ) &&
 800c2ba:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d10d      	bne.n	800c2de <sendPublishWithoutCopy+0x176>
        ( sendMessageVector( pContext, pIoVector, ioVectorLength ) != ( int32_t ) totalMessageLength ) )
 800c2c2:	f107 0318 	add.w	r3, r7, #24
 800c2c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c2c8:	4619      	mov	r1, r3
 800c2ca:	68f8      	ldr	r0, [r7, #12]
 800c2cc:	f7fe ff1c 	bl	800b108 <sendMessageVector>
 800c2d0:	4602      	mov	r2, r0
 800c2d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    if( ( status == MQTTSuccess ) &&
 800c2d4:	429a      	cmp	r2, r3
 800c2d6:	d002      	beq.n	800c2de <sendPublishWithoutCopy+0x176>
    {
        status = MQTTSendFailed;
 800c2d8:	2303      	movs	r3, #3
 800c2da:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return status;
 800c2de:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	3748      	adds	r7, #72	@ 0x48
 800c2e6:	46bd      	mov	sp, r7
 800c2e8:	bd80      	pop	{r7, pc}
	...

0800c2ec <sendConnectWithoutCopy>:

static MQTTStatus_t sendConnectWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800c2ec:	b580      	push	{r7, lr}
 800c2ee:	b0ac      	sub	sp, #176	@ 0xb0
 800c2f0:	af02      	add	r7, sp, #8
 800c2f2:	60f8      	str	r0, [r7, #12]
 800c2f4:	60b9      	str	r1, [r7, #8]
 800c2f6:	607a      	str	r2, [r7, #4]
 800c2f8:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    TransportOutVector_t * iterator;
    size_t ioVectorLength = 0U;
 800c300:	2300      	movs	r3, #0
 800c302:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    size_t totalMessageLength = 0U;
 800c306:	2300      	movs	r3, #0
 800c308:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
     * Will payload        + 2 = 7
     * Username            + 2 = 9
     * Password            + 2 = 11 */
    TransportOutVector_t pIoVector[ 11U ];

    iterator = pIoVector;
 800c30c:	f107 0310 	add.w	r3, r7, #16
 800c310:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    pIndex = connectPacketHeader;
 800c314:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800c318:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

    /* Validate arguments. */
    if( ( pWillInfo != NULL ) && ( pWillInfo->pTopicName == NULL ) )
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d007      	beq.n	800c332 <sendConnectWithoutCopy+0x46>
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	685b      	ldr	r3, [r3, #4]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d103      	bne.n	800c332 <sendConnectWithoutCopy+0x46>
    {
        LogError( ( "pWillInfo->pTopicName cannot be NULL if Will is present." ) );
        status = MQTTBadParameter;
 800c32a:	2301      	movs	r3, #1
 800c32c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 800c330:	e0e4      	b.n	800c4fc <sendConnectWithoutCopy+0x210>
    }
    else
    {
        pIndex = MQTT_SerializeConnectFixedHeader( pIndex,
 800c332:	683b      	ldr	r3, [r7, #0]
 800c334:	687a      	ldr	r2, [r7, #4]
 800c336:	68b9      	ldr	r1, [r7, #8]
 800c338:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 800c33c:	f001 fa1e 	bl	800d77c <MQTT_SerializeConnectFixedHeader>
 800c340:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
                                                   pConnectInfo,
                                                   pWillInfo,
                                                   remainingLength );

        assert( ( ( size_t ) ( pIndex - connectPacketHeader ) ) <= sizeof( connectPacketHeader ) );
 800c344:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800c348:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800c34c:	1ad3      	subs	r3, r2, r3
 800c34e:	2b0f      	cmp	r3, #15
 800c350:	d906      	bls.n	800c360 <sendConnectWithoutCopy+0x74>
 800c352:	4b6d      	ldr	r3, [pc, #436]	@ (800c508 <sendConnectWithoutCopy+0x21c>)
 800c354:	4a6d      	ldr	r2, [pc, #436]	@ (800c50c <sendConnectWithoutCopy+0x220>)
 800c356:	f640 1112 	movw	r1, #2322	@ 0x912
 800c35a:	486d      	ldr	r0, [pc, #436]	@ (800c510 <sendConnectWithoutCopy+0x224>)
 800c35c:	f005 ff64 	bl	8012228 <__assert_func>

        /* The header gets sent first. */
        iterator->iov_base = connectPacketHeader;
 800c360:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c364:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 800c368:	601a      	str	r2, [r3, #0]
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-182 */
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-108 */
        /* coverity[misra_c_2012_rule_18_2_violation] */
        /* coverity[misra_c_2012_rule_10_8_violation] */
        iterator->iov_len = ( size_t ) ( pIndex - connectPacketHeader );
 800c36a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800c36e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800c372:	1ad3      	subs	r3, r2, r3
 800c374:	461a      	mov	r2, r3
 800c376:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c37a:	605a      	str	r2, [r3, #4]
        totalMessageLength += iterator->iov_len;
 800c37c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c380:	685a      	ldr	r2, [r3, #4]
 800c382:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c386:	4413      	add	r3, r2
 800c388:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        iterator++;
 800c38c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c390:	3308      	adds	r3, #8
 800c392:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        ioVectorLength++;
 800c396:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c39a:	3301      	adds	r3, #1
 800c39c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        /* Serialize the client ID. */
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
                                                 pConnectInfo->pClientIdentifier,
 800c3a0:	68bb      	ldr	r3, [r7, #8]
 800c3a2:	6859      	ldr	r1, [r3, #4]
                                                 pConnectInfo->clientIdentifierLength,
 800c3a4:	68bb      	ldr	r3, [r7, #8]
 800c3a6:	891a      	ldrh	r2, [r3, #8]
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
 800c3a8:	f107 0088 	add.w	r0, r7, #136	@ 0x88
 800c3ac:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800c3b0:	9300      	str	r3, [sp, #0]
 800c3b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c3b6:	f7ff fe7f 	bl	800c0b8 <addEncodedStringToVector>
 800c3ba:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                 iterator,
                                                 &totalMessageLength );

        /* Update the iterator to point to the next empty slot. */
        iterator = &iterator[ vectorsAdded ];
 800c3be:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c3c2:	00db      	lsls	r3, r3, #3
 800c3c4:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800c3c8:	4413      	add	r3, r2
 800c3ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        ioVectorLength += vectorsAdded;
 800c3ce:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800c3d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c3d6:	4413      	add	r3, r2
 800c3d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        if( pWillInfo != NULL )
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d03c      	beq.n	800c45c <sendConnectWithoutCopy+0x170>
        {
            /* Serialize the topic. */
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
                                                     pWillInfo->pTopicName,
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	6859      	ldr	r1, [r3, #4]
                                                     pWillInfo->topicNameLength,
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	891a      	ldrh	r2, [r3, #8]
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
 800c3ea:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 800c3ee:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800c3f2:	9300      	str	r3, [sp, #0]
 800c3f4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c3f8:	f7ff fe5e 	bl	800c0b8 <addEncodedStringToVector>
 800c3fc:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800c400:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c404:	00db      	lsls	r3, r3, #3
 800c406:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800c40a:	4413      	add	r3, r2
 800c40c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 800c410:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800c414:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c418:	4413      	add	r3, r2
 800c41a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c


            /* Serialize the payload. Payload of last will and testament can be NULL. */
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
                                                     pWillInfo->pPayload,
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	68d9      	ldr	r1, [r3, #12]
                                                     ( uint16_t ) pWillInfo->payloadLength,
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	691b      	ldr	r3, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
 800c426:	b29a      	uxth	r2, r3
 800c428:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 800c42c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800c430:	9300      	str	r3, [sp, #0]
 800c432:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c436:	f7ff fe3f 	bl	800c0b8 <addEncodedStringToVector>
 800c43a:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800c43e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c442:	00db      	lsls	r3, r3, #3
 800c444:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800c448:	4413      	add	r3, r2
 800c44a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 800c44e:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800c452:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c456:	4413      	add	r3, r2
 800c458:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        /* Encode the user name if provided. */
        if( pConnectInfo->pUserName != NULL )
 800c45c:	68bb      	ldr	r3, [r7, #8]
 800c45e:	68db      	ldr	r3, [r3, #12]
 800c460:	2b00      	cmp	r3, #0
 800c462:	d01d      	beq.n	800c4a0 <sendConnectWithoutCopy+0x1b4>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
                                                     pConnectInfo->pUserName,
 800c464:	68bb      	ldr	r3, [r7, #8]
 800c466:	68d9      	ldr	r1, [r3, #12]
                                                     pConnectInfo->userNameLength,
 800c468:	68bb      	ldr	r3, [r7, #8]
 800c46a:	8a1a      	ldrh	r2, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
 800c46c:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 800c470:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800c474:	9300      	str	r3, [sp, #0]
 800c476:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c47a:	f7ff fe1d 	bl	800c0b8 <addEncodedStringToVector>
 800c47e:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800c482:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c486:	00db      	lsls	r3, r3, #3
 800c488:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800c48c:	4413      	add	r3, r2
 800c48e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 800c492:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800c496:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c49a:	4413      	add	r3, r2
 800c49c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        /* Encode the password if provided. */
        if( pConnectInfo->pPassword != NULL )
 800c4a0:	68bb      	ldr	r3, [r7, #8]
 800c4a2:	695b      	ldr	r3, [r3, #20]
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d015      	beq.n	800c4d4 <sendConnectWithoutCopy+0x1e8>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
                                                     pConnectInfo->pPassword,
 800c4a8:	68bb      	ldr	r3, [r7, #8]
 800c4aa:	6959      	ldr	r1, [r3, #20]
                                                     pConnectInfo->passwordLength,
 800c4ac:	68bb      	ldr	r3, [r7, #8]
 800c4ae:	8b1a      	ldrh	r2, [r3, #24]
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
 800c4b0:	f107 0078 	add.w	r0, r7, #120	@ 0x78
 800c4b4:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800c4b8:	9300      	str	r3, [sp, #0]
 800c4ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c4be:	f7ff fdfb 	bl	800c0b8 <addEncodedStringToVector>
 800c4c2:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );
            /* Update the iterator to point to the next empty slot. */
            ioVectorLength += vectorsAdded;
 800c4c6:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800c4ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c4ce:	4413      	add	r3, r2
 800c4d0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        bytesSentOrError = sendMessageVector( pContext, pIoVector, ioVectorLength );
 800c4d4:	f107 0310 	add.w	r3, r7, #16
 800c4d8:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800c4dc:	4619      	mov	r1, r3
 800c4de:	68f8      	ldr	r0, [r7, #12]
 800c4e0:	f7fe fe12 	bl	800b108 <sendMessageVector>
 800c4e4:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90

        if( bytesSentOrError != ( int32_t ) totalMessageLength )
 800c4e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c4ec:	461a      	mov	r2, r3
 800c4ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c4f2:	4293      	cmp	r3, r2
 800c4f4:	d002      	beq.n	800c4fc <sendConnectWithoutCopy+0x210>
        {
            status = MQTTSendFailed;
 800c4f6:	2303      	movs	r3, #3
 800c4f8:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        }
    }

    return status;
 800c4fc:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
}
 800c500:	4618      	mov	r0, r3
 800c502:	37a8      	adds	r7, #168	@ 0xa8
 800c504:	46bd      	mov	sp, r7
 800c506:	bd80      	pop	{r7, pc}
 800c508:	08014878 	.word	0x08014878
 800c50c:	08015288 	.word	0x08015288
 800c510:	08014564 	.word	0x08014564

0800c514 <receiveConnack>:
static MQTTStatus_t receiveConnack( MQTTContext_t * pContext,
                                    uint32_t timeoutMs,
                                    bool cleanSession,
                                    MQTTPacketInfo_t * pIncomingPacket,
                                    bool * pSessionPresent )
{
 800c514:	b580      	push	{r7, lr}
 800c516:	b08c      	sub	sp, #48	@ 0x30
 800c518:	af02      	add	r7, sp, #8
 800c51a:	60f8      	str	r0, [r7, #12]
 800c51c:	60b9      	str	r1, [r7, #8]
 800c51e:	603b      	str	r3, [r7, #0]
 800c520:	4613      	mov	r3, r2
 800c522:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800c524:	2300      	movs	r3, #0
 800c526:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MQTTGetCurrentTimeFunc_t getTimeStamp = NULL;
 800c52a:	2300      	movs	r3, #0
 800c52c:	61bb      	str	r3, [r7, #24]
    uint32_t entryTimeMs = 0U, remainingTimeMs = 0U, timeTakenMs = 0U;
 800c52e:	2300      	movs	r3, #0
 800c530:	617b      	str	r3, [r7, #20]
 800c532:	2300      	movs	r3, #0
 800c534:	623b      	str	r3, [r7, #32]
 800c536:	2300      	movs	r3, #0
 800c538:	613b      	str	r3, [r7, #16]
    bool breakFromLoop = false;
 800c53a:	2300      	movs	r3, #0
 800c53c:	77fb      	strb	r3, [r7, #31]
    uint16_t loopCount = 0U;
 800c53e:	2300      	movs	r3, #0
 800c540:	83bb      	strh	r3, [r7, #28]

    assert( pContext != NULL );
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	2b00      	cmp	r3, #0
 800c546:	d106      	bne.n	800c556 <receiveConnack+0x42>
 800c548:	4b4e      	ldr	r3, [pc, #312]	@ (800c684 <receiveConnack+0x170>)
 800c54a:	4a4f      	ldr	r2, [pc, #316]	@ (800c688 <receiveConnack+0x174>)
 800c54c:	f640 1179 	movw	r1, #2425	@ 0x979
 800c550:	484e      	ldr	r0, [pc, #312]	@ (800c68c <receiveConnack+0x178>)
 800c552:	f005 fe69 	bl	8012228 <__assert_func>
    assert( pIncomingPacket != NULL );
 800c556:	683b      	ldr	r3, [r7, #0]
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d106      	bne.n	800c56a <receiveConnack+0x56>
 800c55c:	4b4c      	ldr	r3, [pc, #304]	@ (800c690 <receiveConnack+0x17c>)
 800c55e:	4a4a      	ldr	r2, [pc, #296]	@ (800c688 <receiveConnack+0x174>)
 800c560:	f640 117a 	movw	r1, #2426	@ 0x97a
 800c564:	4849      	ldr	r0, [pc, #292]	@ (800c68c <receiveConnack+0x178>)
 800c566:	f005 fe5f 	bl	8012228 <__assert_func>
    assert( pContext->getTime != NULL );
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d106      	bne.n	800c580 <receiveConnack+0x6c>
 800c572:	4b48      	ldr	r3, [pc, #288]	@ (800c694 <receiveConnack+0x180>)
 800c574:	4a44      	ldr	r2, [pc, #272]	@ (800c688 <receiveConnack+0x174>)
 800c576:	f640 117b 	movw	r1, #2427	@ 0x97b
 800c57a:	4844      	ldr	r0, [pc, #272]	@ (800c68c <receiveConnack+0x178>)
 800c57c:	f005 fe54 	bl	8012228 <__assert_func>

    getTimeStamp = pContext->getTime;
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c584:	61bb      	str	r3, [r7, #24]

    /* Get the entry time for the function. */
    entryTimeMs = getTimeStamp();
 800c586:	69bb      	ldr	r3, [r7, #24]
 800c588:	4798      	blx	r3
 800c58a:	6178      	str	r0, [r7, #20]
    {
        /* Transport read for incoming CONNACK packet type and length.
         * MQTT_GetIncomingPacketTypeAndLength is a blocking call and it is
         * returned after a transport receive timeout, an error, or a successful
         * receive of packet type and length. */
        status = MQTT_GetIncomingPacketTypeAndLength( pContext->transportInterface.recv,
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	6918      	ldr	r0, [r3, #16]
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	69db      	ldr	r3, [r3, #28]
 800c594:	683a      	ldr	r2, [r7, #0]
 800c596:	4619      	mov	r1, r3
 800c598:	f001 fb5f 	bl	800dc5a <MQTT_GetIncomingPacketTypeAndLength>
 800c59c:	4603      	mov	r3, r0
 800c59e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
         * 2. If timeoutMs is 0:
         *    Loop times out based on the maximum number of retries config
         *    MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT. This config will control
         *    maximum the number of retry attempts to read the CONNACK packet.
         *    A value of 0 for the config will try once to read CONNACK. */
        if( timeoutMs > 0U )
 800c5a2:	68bb      	ldr	r3, [r7, #8]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d00e      	beq.n	800c5c6 <receiveConnack+0xb2>
        {
            breakFromLoop = calculateElapsedTime( getTimeStamp(), entryTimeMs ) >= timeoutMs;
 800c5a8:	69bb      	ldr	r3, [r7, #24]
 800c5aa:	4798      	blx	r3
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	6979      	ldr	r1, [r7, #20]
 800c5b0:	4618      	mov	r0, r3
 800c5b2:	f7fe ff35 	bl	800b420 <calculateElapsedTime>
 800c5b6:	4602      	mov	r2, r0
 800c5b8:	68bb      	ldr	r3, [r7, #8]
 800c5ba:	4293      	cmp	r3, r2
 800c5bc:	bf94      	ite	ls
 800c5be:	2301      	movls	r3, #1
 800c5c0:	2300      	movhi	r3, #0
 800c5c2:	77fb      	strb	r3, [r7, #31]
 800c5c4:	e008      	b.n	800c5d8 <receiveConnack+0xc4>
        }
        else
        {
            breakFromLoop = loopCount >= MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT;
 800c5c6:	8bbb      	ldrh	r3, [r7, #28]
 800c5c8:	2b04      	cmp	r3, #4
 800c5ca:	bf8c      	ite	hi
 800c5cc:	2301      	movhi	r3, #1
 800c5ce:	2300      	movls	r3, #0
 800c5d0:	77fb      	strb	r3, [r7, #31]
            loopCount++;
 800c5d2:	8bbb      	ldrh	r3, [r7, #28]
 800c5d4:	3301      	adds	r3, #1
 800c5d6:	83bb      	strh	r3, [r7, #28]
        }

        /* Loop until there is data to read or if we have exceeded the timeout/retries. */
    } while( ( status == MQTTNoDataAvailable ) && ( breakFromLoop == false ) );
 800c5d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c5dc:	2b07      	cmp	r3, #7
 800c5de:	d105      	bne.n	800c5ec <receiveConnack+0xd8>
 800c5e0:	7ffb      	ldrb	r3, [r7, #31]
 800c5e2:	f083 0301 	eor.w	r3, r3, #1
 800c5e6:	b2db      	uxtb	r3, r3
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d1cf      	bne.n	800c58c <receiveConnack+0x78>

    if( status == MQTTSuccess )
 800c5ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d123      	bne.n	800c63c <receiveConnack+0x128>
    {
        /* Time taken in this function so far. */
        timeTakenMs = calculateElapsedTime( getTimeStamp(), entryTimeMs );
 800c5f4:	69bb      	ldr	r3, [r7, #24]
 800c5f6:	4798      	blx	r3
 800c5f8:	4603      	mov	r3, r0
 800c5fa:	6979      	ldr	r1, [r7, #20]
 800c5fc:	4618      	mov	r0, r3
 800c5fe:	f7fe ff0f 	bl	800b420 <calculateElapsedTime>
 800c602:	6138      	str	r0, [r7, #16]

        if( timeTakenMs < timeoutMs )
 800c604:	693a      	ldr	r2, [r7, #16]
 800c606:	68bb      	ldr	r3, [r7, #8]
 800c608:	429a      	cmp	r2, r3
 800c60a:	d203      	bcs.n	800c614 <receiveConnack+0x100>
        {
            /* Calculate remaining time for receiving the remainder of
             * the packet. */
            remainingTimeMs = timeoutMs - timeTakenMs;
 800c60c:	68ba      	ldr	r2, [r7, #8]
 800c60e:	693b      	ldr	r3, [r7, #16]
 800c610:	1ad3      	subs	r3, r2, r3
 800c612:	623b      	str	r3, [r7, #32]
         * Invoking receivePacket with remainingTime as 0 would attempt to
         * recv from network once. If using retries, the remainder of the
         * CONNACK packet is tried to be read only once. Reading once would be
         * good as the packet type and remaining length was already read. Hence,
         * the probability of the remaining 2 bytes available to read is very high. */
        if( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK )
 800c614:	683b      	ldr	r3, [r7, #0]
 800c616:	781b      	ldrb	r3, [r3, #0]
 800c618:	2b20      	cmp	r3, #32
 800c61a:	d10c      	bne.n	800c636 <receiveConnack+0x122>
        {
            status = receivePacket( pContext,
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	6a3a      	ldr	r2, [r7, #32]
 800c620:	9201      	str	r2, [sp, #4]
 800c622:	68da      	ldr	r2, [r3, #12]
 800c624:	9200      	str	r2, [sp, #0]
 800c626:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c628:	68f8      	ldr	r0, [r7, #12]
 800c62a:	f7ff f8fd 	bl	800b828 <receivePacket>
 800c62e:	4603      	mov	r3, r0
 800c630:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c634:	e002      	b.n	800c63c <receiveConnack+0x128>
        {
            LogError( ( "Incorrect packet type %X received while expecting"
                        " CONNACK(%X).",
                        ( unsigned int ) pIncomingPacket->type,
                        MQTT_PACKET_TYPE_CONNACK ) );
            status = MQTTBadResponse;
 800c636:	2305      	movs	r3, #5
 800c638:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }
    }

    if( status == MQTTSuccess )
 800c63c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c640:	2b00      	cmp	r3, #0
 800c642:	d10b      	bne.n	800c65c <receiveConnack+0x148>
    {
        /* Update the packet info pointer to the buffer read. */
        pIncomingPacket->pRemainingData = pContext->networkBuffer.pBuffer;
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	6a1a      	ldr	r2, [r3, #32]
 800c648:	683b      	ldr	r3, [r7, #0]
 800c64a:	605a      	str	r2, [r3, #4]

        /* Deserialize CONNACK. */
        status = MQTT_DeserializeAck( pIncomingPacket, NULL, pSessionPresent );
 800c64c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c64e:	2100      	movs	r1, #0
 800c650:	6838      	ldr	r0, [r7, #0]
 800c652:	f001 fa8f 	bl	800db74 <MQTT_DeserializeAck>
 800c656:	4603      	mov	r3, r0
 800c658:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If a clean session is requested, a session present should not be set by
     * broker. */
    if( status == MQTTSuccess )
 800c65c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c660:	2b00      	cmp	r3, #0
 800c662:	d109      	bne.n	800c678 <receiveConnack+0x164>
    {
        if( ( cleanSession == true ) && ( *pSessionPresent == true ) )
 800c664:	79fb      	ldrb	r3, [r7, #7]
 800c666:	2b00      	cmp	r3, #0
 800c668:	d006      	beq.n	800c678 <receiveConnack+0x164>
 800c66a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c66c:	781b      	ldrb	r3, [r3, #0]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d002      	beq.n	800c678 <receiveConnack+0x164>
        {
            LogError( ( "Unexpected session present flag in CONNACK response from broker."
                        " CONNECT request with clean session was made with broker." ) );
            status = MQTTBadResponse;
 800c672:	2305      	movs	r3, #5
 800c674:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        LogError( ( "CONNACK recv failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800c678:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c67c:	4618      	mov	r0, r3
 800c67e:	3728      	adds	r7, #40	@ 0x28
 800c680:	46bd      	mov	sp, r7
 800c682:	bd80      	pop	{r7, pc}
 800c684:	08014640 	.word	0x08014640
 800c688:	080152a0 	.word	0x080152a0
 800c68c:	08014564 	.word	0x08014564
 800c690:	08014810 	.word	0x08014810
 800c694:	08014664 	.word	0x08014664

0800c698 <handleUncleanSessionResumption>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleUncleanSessionResumption( MQTTContext_t * pContext )
{
 800c698:	b590      	push	{r4, r7, lr}
 800c69a:	b089      	sub	sp, #36	@ 0x24
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	77fb      	strb	r3, [r7, #31]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	61bb      	str	r3, [r7, #24]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	83bb      	strh	r3, [r7, #28]
    MQTTPublishState_t state = MQTTStateNull;
 800c6ac:	2300      	movs	r3, #0
 800c6ae:	75fb      	strb	r3, [r7, #23]
    size_t totalMessageLength = 0;
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	613b      	str	r3, [r7, #16]
    uint8_t * pMqttPacket = NULL;
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d106      	bne.n	800c6cc <handleUncleanSessionResumption+0x34>
 800c6be:	4b33      	ldr	r3, [pc, #204]	@ (800c78c <handleUncleanSessionResumption+0xf4>)
 800c6c0:	4a33      	ldr	r2, [pc, #204]	@ (800c790 <handleUncleanSessionResumption+0xf8>)
 800c6c2:	f640 11f2 	movw	r1, #2546	@ 0x9f2
 800c6c6:	4833      	ldr	r0, [pc, #204]	@ (800c794 <handleUncleanSessionResumption+0xfc>)
 800c6c8:	f005 fdae 	bl	8012228 <__assert_func>

    /* Get the next packet ID for which a PUBREL need to be resent. */
    packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800c6cc:	f107 0217 	add.w	r2, r7, #23
 800c6d0:	f107 0318 	add.w	r3, r7, #24
 800c6d4:	4619      	mov	r1, r3
 800c6d6:	6878      	ldr	r0, [r7, #4]
 800c6d8:	f002 f8fb 	bl	800e8d2 <MQTT_PubrelToResend>
 800c6dc:	4603      	mov	r3, r0
 800c6de:	83bb      	strh	r3, [r7, #28]

    /* Resend all the PUBREL acks after session is reestablished. */
    while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800c6e0:	e011      	b.n	800c706 <handleUncleanSessionResumption+0x6e>
           ( status == MQTTSuccess ) )
    {
        status = sendPublishAcks( pContext, packetId, state );
 800c6e2:	7dfa      	ldrb	r2, [r7, #23]
 800c6e4:	8bbb      	ldrh	r3, [r7, #28]
 800c6e6:	4619      	mov	r1, r3
 800c6e8:	6878      	ldr	r0, [r7, #4]
 800c6ea:	f7ff f917 	bl	800b91c <sendPublishAcks>
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	77fb      	strb	r3, [r7, #31]

        packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800c6f2:	f107 0217 	add.w	r2, r7, #23
 800c6f6:	f107 0318 	add.w	r3, r7, #24
 800c6fa:	4619      	mov	r1, r3
 800c6fc:	6878      	ldr	r0, [r7, #4]
 800c6fe:	f002 f8e8 	bl	800e8d2 <MQTT_PubrelToResend>
 800c702:	4603      	mov	r3, r0
 800c704:	83bb      	strh	r3, [r7, #28]
    while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800c706:	8bbb      	ldrh	r3, [r7, #28]
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d002      	beq.n	800c712 <handleUncleanSessionResumption+0x7a>
 800c70c:	7ffb      	ldrb	r3, [r7, #31]
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d0e7      	beq.n	800c6e2 <handleUncleanSessionResumption+0x4a>
    }

    if( ( status == MQTTSuccess ) &&
 800c712:	7ffb      	ldrb	r3, [r7, #31]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d134      	bne.n	800c782 <handleUncleanSessionResumption+0xea>
        ( pContext->retrieveFunction != NULL ) )
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
    if( ( status == MQTTSuccess ) &&
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d030      	beq.n	800c782 <handleUncleanSessionResumption+0xea>
    {
        cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800c720:	2300      	movs	r3, #0
 800c722:	61bb      	str	r3, [r7, #24]

        /* Resend all the PUBLISH for which PUBACK/PUBREC is not received
         * after session is reestablished. */
        do
        {
            packetId = MQTT_PublishToResend( pContext, &cursor );
 800c724:	f107 0318 	add.w	r3, r7, #24
 800c728:	4619      	mov	r1, r3
 800c72a:	6878      	ldr	r0, [r7, #4]
 800c72c:	f002 f8ff 	bl	800e92e <MQTT_PublishToResend>
 800c730:	4603      	mov	r3, r0
 800c732:	83bb      	strh	r3, [r7, #28]

            if( packetId != MQTT_PACKET_ID_INVALID )
 800c734:	8bbb      	ldrh	r3, [r7, #28]
 800c736:	2b00      	cmp	r3, #0
 800c738:	d01d      	beq.n	800c776 <handleUncleanSessionResumption+0xde>
            {
                if( pContext->retrieveFunction( pContext, packetId, &pMqttPacket, &totalMessageLength ) != true )
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 800c73e:	f107 0310 	add.w	r3, r7, #16
 800c742:	f107 020c 	add.w	r2, r7, #12
 800c746:	8bb9      	ldrh	r1, [r7, #28]
 800c748:	6878      	ldr	r0, [r7, #4]
 800c74a:	47a0      	blx	r4
 800c74c:	4603      	mov	r3, r0
 800c74e:	f083 0301 	eor.w	r3, r3, #1
 800c752:	b2db      	uxtb	r3, r3
 800c754:	2b00      	cmp	r3, #0
 800c756:	d002      	beq.n	800c75e <handleUncleanSessionResumption+0xc6>
                {
                    status = MQTTPublishRetrieveFailed;
 800c758:	2310      	movs	r3, #16
 800c75a:	77fb      	strb	r3, [r7, #31]
                    break;
 800c75c:	e011      	b.n	800c782 <handleUncleanSessionResumption+0xea>
                }

                MQTT_PRE_STATE_UPDATE_HOOK( pContext );

                if( sendBuffer( pContext, pMqttPacket, totalMessageLength ) != ( int32_t ) totalMessageLength )
 800c75e:	68fb      	ldr	r3, [r7, #12]
 800c760:	693a      	ldr	r2, [r7, #16]
 800c762:	4619      	mov	r1, r3
 800c764:	6878      	ldr	r0, [r7, #4]
 800c766:	f7fe fdc1 	bl	800b2ec <sendBuffer>
 800c76a:	4603      	mov	r3, r0
 800c76c:	693a      	ldr	r2, [r7, #16]
 800c76e:	4293      	cmp	r3, r2
 800c770:	d001      	beq.n	800c776 <handleUncleanSessionResumption+0xde>
                {
                    status = MQTTSendFailed;
 800c772:	2303      	movs	r3, #3
 800c774:	77fb      	strb	r3, [r7, #31]
                }

                MQTT_POST_STATE_UPDATE_HOOK( pContext );
            }
        } while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800c776:	8bbb      	ldrh	r3, [r7, #28]
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d002      	beq.n	800c782 <handleUncleanSessionResumption+0xea>
 800c77c:	7ffb      	ldrb	r3, [r7, #31]
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d0d0      	beq.n	800c724 <handleUncleanSessionResumption+0x8c>
                 ( status == MQTTSuccess ) );
    }

    return status;
 800c782:	7ffb      	ldrb	r3, [r7, #31]
}
 800c784:	4618      	mov	r0, r3
 800c786:	3724      	adds	r7, #36	@ 0x24
 800c788:	46bd      	mov	sp, r7
 800c78a:	bd90      	pop	{r4, r7, pc}
 800c78c:	08014640 	.word	0x08014640
 800c790:	080152b0 	.word	0x080152b0
 800c794:	08014564 	.word	0x08014564

0800c798 <handleCleanSession>:

static MQTTStatus_t handleCleanSession( MQTTContext_t * pContext )
{
 800c798:	b580      	push	{r7, lr}
 800c79a:	b084      	sub	sp, #16
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	73fb      	strb	r3, [r7, #15]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	60bb      	str	r3, [r7, #8]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800c7a8:	2300      	movs	r3, #0
 800c7aa:	81bb      	strh	r3, [r7, #12]

    assert( pContext != NULL );
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d106      	bne.n	800c7c0 <handleCleanSession+0x28>
 800c7b2:	4b25      	ldr	r3, [pc, #148]	@ (800c848 <handleCleanSession+0xb0>)
 800c7b4:	4a25      	ldr	r2, [pc, #148]	@ (800c84c <handleCleanSession+0xb4>)
 800c7b6:	f640 2129 	movw	r1, #2601	@ 0xa29
 800c7ba:	4825      	ldr	r0, [pc, #148]	@ (800c850 <handleCleanSession+0xb8>)
 800c7bc:	f005 fd34 	bl	8012228 <__assert_func>

    /* Reset the index and clear the buffer when a new session is established. */
    pContext->index = 0;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2200      	movs	r2, #0
 800c7c4:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) memset( pContext->networkBuffer.pBuffer, 0, pContext->networkBuffer.size );
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	6a18      	ldr	r0, [r3, #32]
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7ce:	461a      	mov	r2, r3
 800c7d0:	2100      	movs	r1, #0
 800c7d2:	f005 ffe5 	bl	80127a0 <memset>

    if( pContext->clearFunction != NULL )
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d015      	beq.n	800c80a <handleCleanSession+0x72>
    {
        cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800c7de:	2300      	movs	r3, #0
 800c7e0:	60bb      	str	r3, [r7, #8]

        /* Resend all the PUBLISH for which PUBACK/PUBREC is not received
         * after session is reestablished. */
        do
        {
            packetId = MQTT_PublishToResend( pContext, &cursor );
 800c7e2:	f107 0308 	add.w	r3, r7, #8
 800c7e6:	4619      	mov	r1, r3
 800c7e8:	6878      	ldr	r0, [r7, #4]
 800c7ea:	f002 f8a0 	bl	800e92e <MQTT_PublishToResend>
 800c7ee:	4603      	mov	r3, r0
 800c7f0:	81bb      	strh	r3, [r7, #12]

            if( packetId != MQTT_PACKET_ID_INVALID )
 800c7f2:	89bb      	ldrh	r3, [r7, #12]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d005      	beq.n	800c804 <handleCleanSession+0x6c>
            {
                pContext->clearFunction( pContext, packetId );
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c7fc:	89ba      	ldrh	r2, [r7, #12]
 800c7fe:	4611      	mov	r1, r2
 800c800:	6878      	ldr	r0, [r7, #4]
 800c802:	4798      	blx	r3
            }
        } while( packetId != MQTT_PACKET_ID_INVALID );
 800c804:	89bb      	ldrh	r3, [r7, #12]
 800c806:	2b00      	cmp	r3, #0
 800c808:	d1eb      	bne.n	800c7e2 <handleCleanSession+0x4a>
    }

    if( pContext->outgoingPublishRecordMaxCount > 0U )
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	689b      	ldr	r3, [r3, #8]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d008      	beq.n	800c824 <handleCleanSession+0x8c>
    {
        /* Clear any existing records if a new session is established. */
        ( void ) memset( pContext->outgoingPublishRecords,
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	6818      	ldr	r0, [r3, #0]
                         0x00,
                         pContext->outgoingPublishRecordMaxCount * sizeof( *pContext->outgoingPublishRecords ) );
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	689b      	ldr	r3, [r3, #8]
        ( void ) memset( pContext->outgoingPublishRecords,
 800c81a:	009b      	lsls	r3, r3, #2
 800c81c:	461a      	mov	r2, r3
 800c81e:	2100      	movs	r1, #0
 800c820:	f005 ffbe 	bl	80127a0 <memset>
    }

    if( pContext->incomingPublishRecordMaxCount > 0U )
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	68db      	ldr	r3, [r3, #12]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d008      	beq.n	800c83e <handleCleanSession+0xa6>
    {
        ( void ) memset( pContext->incomingPublishRecords,
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	6858      	ldr	r0, [r3, #4]
                         0x00,
                         pContext->incomingPublishRecordMaxCount * sizeof( *pContext->incomingPublishRecords ) );
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	68db      	ldr	r3, [r3, #12]
        ( void ) memset( pContext->incomingPublishRecords,
 800c834:	009b      	lsls	r3, r3, #2
 800c836:	461a      	mov	r2, r3
 800c838:	2100      	movs	r1, #0
 800c83a:	f005 ffb1 	bl	80127a0 <memset>
    }

    return status;
 800c83e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c840:	4618      	mov	r0, r3
 800c842:	3710      	adds	r7, #16
 800c844:	46bd      	mov	sp, r7
 800c846:	bd80      	pop	{r7, pc}
 800c848:	08014640 	.word	0x08014640
 800c84c:	080152d0 	.word	0x080152d0
 800c850:	08014564 	.word	0x08014564

0800c854 <validatePublishParams>:

static MQTTStatus_t validatePublishParams( const MQTTContext_t * pContext,
                                           const MQTTPublishInfo_t * pPublishInfo,
                                           uint16_t packetId )
{
 800c854:	b480      	push	{r7}
 800c856:	b087      	sub	sp, #28
 800c858:	af00      	add	r7, sp, #0
 800c85a:	60f8      	str	r0, [r7, #12]
 800c85c:	60b9      	str	r1, [r7, #8]
 800c85e:	4613      	mov	r3, r2
 800c860:	80fb      	strh	r3, [r7, #6]
    MQTTStatus_t status = MQTTSuccess;
 800c862:	2300      	movs	r3, #0
 800c864:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pPublishInfo == NULL ) )
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d002      	beq.n	800c872 <validatePublishParams+0x1e>
 800c86c:	68bb      	ldr	r3, [r7, #8]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d102      	bne.n	800c878 <validatePublishParams+0x24>
    {
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pPublishInfo=%p.",
                    ( void * ) pContext,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800c872:	2301      	movs	r3, #1
 800c874:	75fb      	strb	r3, [r7, #23]
 800c876:	e01e      	b.n	800c8b6 <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->qos != MQTTQoS0 ) && ( packetId == 0U ) )
 800c878:	68bb      	ldr	r3, [r7, #8]
 800c87a:	781b      	ldrb	r3, [r3, #0]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d005      	beq.n	800c88c <validatePublishParams+0x38>
 800c880:	88fb      	ldrh	r3, [r7, #6]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d102      	bne.n	800c88c <validatePublishParams+0x38>
    {
        LogError( ( "Packet Id is 0 for PUBLISH with QoS=%u.",
                    ( unsigned int ) pPublishInfo->qos ) );
        status = MQTTBadParameter;
 800c886:	2301      	movs	r3, #1
 800c888:	75fb      	strb	r3, [r7, #23]
 800c88a:	e014      	b.n	800c8b6 <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->payloadLength > 0U ) && ( pPublishInfo->pPayload == NULL ) )
 800c88c:	68bb      	ldr	r3, [r7, #8]
 800c88e:	691b      	ldr	r3, [r3, #16]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d006      	beq.n	800c8a2 <validatePublishParams+0x4e>
 800c894:	68bb      	ldr	r3, [r7, #8]
 800c896:	68db      	ldr	r3, [r3, #12]
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d102      	bne.n	800c8a2 <validatePublishParams+0x4e>
    {
        LogError( ( "A nonzero payload length requires a non-NULL payload: "
                    "payloadLength=%lu, pPayload=%p.",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    pPublishInfo->pPayload ) );
        status = MQTTBadParameter;
 800c89c:	2301      	movs	r3, #1
 800c89e:	75fb      	strb	r3, [r7, #23]
 800c8a0:	e009      	b.n	800c8b6 <validatePublishParams+0x62>
    }
    else if( ( pContext->outgoingPublishRecords == NULL ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d105      	bne.n	800c8b6 <validatePublishParams+0x62>
 800c8aa:	68bb      	ldr	r3, [r7, #8]
 800c8ac:	781b      	ldrb	r3, [r3, #0]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d001      	beq.n	800c8b6 <validatePublishParams+0x62>
    {
        LogError( ( "Trying to publish a QoS > MQTTQoS0 packet when outgoing publishes "
                    "for QoS1/QoS2 have not been enabled. Please, call MQTT_InitStatefulQoS "
                    "to initialize and enable the use of QoS1/QoS2 publishes." ) );
        status = MQTTBadParameter;
 800c8b2:	2301      	movs	r3, #1
 800c8b4:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* MISRA else */
    }

    return status;
 800c8b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	371c      	adds	r7, #28
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8c2:	4770      	bx	lr

0800c8c4 <MQTT_Init>:
MQTTStatus_t MQTT_Init( MQTTContext_t * pContext,
                        const TransportInterface_t * pTransportInterface,
                        MQTTGetCurrentTimeFunc_t getTimeFunction,
                        MQTTEventCallback_t userCallback,
                        const MQTTFixedBuffer_t * pNetworkBuffer )
{
 800c8c4:	b590      	push	{r4, r7, lr}
 800c8c6:	b087      	sub	sp, #28
 800c8c8:	af00      	add	r7, sp, #0
 800c8ca:	60f8      	str	r0, [r7, #12]
 800c8cc:	60b9      	str	r1, [r7, #8]
 800c8ce:	607a      	str	r2, [r7, #4]
 800c8d0:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pTransportInterface == NULL ) ||
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d005      	beq.n	800c8e8 <MQTT_Init+0x24>
 800c8dc:	68bb      	ldr	r3, [r7, #8]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d002      	beq.n	800c8e8 <MQTT_Init+0x24>
 800c8e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d102      	bne.n	800c8ee <MQTT_Init+0x2a>
                    "pTransportInterface=%p, "
                    "pNetworkBuffer=%p",
                    ( void * ) pContext,
                    ( void * ) pTransportInterface,
                    ( void * ) pNetworkBuffer ) );
        status = MQTTBadParameter;
 800c8e8:	2301      	movs	r3, #1
 800c8ea:	75fb      	strb	r3, [r7, #23]
 800c8ec:	e03a      	b.n	800c964 <MQTT_Init+0xa0>
    }
    else if( getTimeFunction == NULL )
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d102      	bne.n	800c8fa <MQTT_Init+0x36>
    {
        LogError( ( "Invalid parameter: getTimeFunction is NULL" ) );
        status = MQTTBadParameter;
 800c8f4:	2301      	movs	r3, #1
 800c8f6:	75fb      	strb	r3, [r7, #23]
 800c8f8:	e034      	b.n	800c964 <MQTT_Init+0xa0>
    }
    else if( userCallback == NULL )
 800c8fa:	683b      	ldr	r3, [r7, #0]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d102      	bne.n	800c906 <MQTT_Init+0x42>
    {
        LogError( ( "Invalid parameter: userCallback is NULL" ) );
        status = MQTTBadParameter;
 800c900:	2301      	movs	r3, #1
 800c902:	75fb      	strb	r3, [r7, #23]
 800c904:	e02e      	b.n	800c964 <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->recv == NULL )
 800c906:	68bb      	ldr	r3, [r7, #8]
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d102      	bne.n	800c914 <MQTT_Init+0x50>
    {
        LogError( ( "Invalid parameter: pTransportInterface->recv is NULL" ) );
        status = MQTTBadParameter;
 800c90e:	2301      	movs	r3, #1
 800c910:	75fb      	strb	r3, [r7, #23]
 800c912:	e027      	b.n	800c964 <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->send == NULL )
 800c914:	68bb      	ldr	r3, [r7, #8]
 800c916:	685b      	ldr	r3, [r3, #4]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d102      	bne.n	800c922 <MQTT_Init+0x5e>
    {
        LogError( ( "Invalid parameter: pTransportInterface->send is NULL" ) );
        status = MQTTBadParameter;
 800c91c:	2301      	movs	r3, #1
 800c91e:	75fb      	strb	r3, [r7, #23]
 800c920:	e020      	b.n	800c964 <MQTT_Init+0xa0>
    }
    else
    {
        ( void ) memset( pContext, 0x00, sizeof( MQTTContext_t ) );
 800c922:	225c      	movs	r2, #92	@ 0x5c
 800c924:	2100      	movs	r1, #0
 800c926:	68f8      	ldr	r0, [r7, #12]
 800c928:	f005 ff3a 	bl	80127a0 <memset>

        pContext->connectStatus = MQTTNotConnected;
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	2200      	movs	r2, #0
 800c930:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        pContext->transportInterface = *pTransportInterface;
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	68ba      	ldr	r2, [r7, #8]
 800c938:	f103 0410 	add.w	r4, r3, #16
 800c93c:	4613      	mov	r3, r2
 800c93e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c940:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        pContext->getTime = getTimeFunction;
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	687a      	ldr	r2, [r7, #4]
 800c948:	62da      	str	r2, [r3, #44]	@ 0x2c
        pContext->appCallback = userCallback;
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	683a      	ldr	r2, [r7, #0]
 800c94e:	631a      	str	r2, [r3, #48]	@ 0x30
        pContext->networkBuffer = *pNetworkBuffer;
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c954:	3320      	adds	r3, #32
 800c956:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c95a:	e883 0003 	stmia.w	r3, {r0, r1}

        /* Zero is not a valid packet ID per MQTT spec. Start from 1. */
        pContext->nextPacketId = 1;
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	2201      	movs	r2, #1
 800c962:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    return status;
 800c964:	7dfb      	ldrb	r3, [r7, #23]
}
 800c966:	4618      	mov	r0, r3
 800c968:	371c      	adds	r7, #28
 800c96a:	46bd      	mov	sp, r7
 800c96c:	bd90      	pop	{r4, r7, pc}

0800c96e <MQTT_Connect>:
MQTTStatus_t MQTT_Connect( MQTTContext_t * pContext,
                           const MQTTConnectInfo_t * pConnectInfo,
                           const MQTTPublishInfo_t * pWillInfo,
                           uint32_t timeoutMs,
                           bool * pSessionPresent )
{
 800c96e:	b580      	push	{r7, lr}
 800c970:	b08e      	sub	sp, #56	@ 0x38
 800c972:	af02      	add	r7, sp, #8
 800c974:	60f8      	str	r0, [r7, #12]
 800c976:	60b9      	str	r1, [r7, #8]
 800c978:	607a      	str	r2, [r7, #4]
 800c97a:	603b      	str	r3, [r7, #0]
    size_t remainingLength = 0UL, packetSize = 0UL;
 800c97c:	2300      	movs	r3, #0
 800c97e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c980:	2300      	movs	r3, #0
 800c982:	627b      	str	r3, [r7, #36]	@ 0x24
    MQTTStatus_t status = MQTTSuccess;
 800c984:	2300      	movs	r3, #0
 800c986:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    MQTTPacketInfo_t incomingPacket = { 0 };
 800c98a:	f107 0314 	add.w	r3, r7, #20
 800c98e:	2200      	movs	r2, #0
 800c990:	601a      	str	r2, [r3, #0]
 800c992:	605a      	str	r2, [r3, #4]
 800c994:	609a      	str	r2, [r3, #8]
 800c996:	60da      	str	r2, [r3, #12]
    MQTTConnectionStatus_t connectStatus;

    incomingPacket.type = ( uint8_t ) 0;
 800c998:	2300      	movs	r3, #0
 800c99a:	753b      	strb	r3, [r7, #20]

    if( ( pContext == NULL ) || ( pConnectInfo == NULL ) || ( pSessionPresent == NULL ) )
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d005      	beq.n	800c9ae <MQTT_Connect+0x40>
 800c9a2:	68bb      	ldr	r3, [r7, #8]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d002      	beq.n	800c9ae <MQTT_Connect+0x40>
 800c9a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d102      	bne.n	800c9b4 <MQTT_Connect+0x46>
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pConnectInfo=%p, pSessionPresent=%p.",
                    ( void * ) pContext,
                    ( void * ) pConnectInfo,
                    ( void * ) pSessionPresent ) );
        status = MQTTBadParameter;
 800c9ae:	2301      	movs	r3, #1
 800c9b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800c9b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d10a      	bne.n	800c9d2 <MQTT_Connect+0x64>
    {
        /* Get MQTT connect packet size and remaining length. */
        status = MQTT_GetConnectPacketSize( pConnectInfo,
 800c9bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c9c0:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800c9c4:	6879      	ldr	r1, [r7, #4]
 800c9c6:	68b8      	ldr	r0, [r7, #8]
 800c9c8:	f000 ff50 	bl	800d86c <MQTT_GetConnectPacketSize>
 800c9cc:	4603      	mov	r3, r0
 800c9ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        LogDebug( ( "CONNECT packet size is %lu and remaining length is %lu.",
                    ( unsigned long ) packetSize,
                    ( unsigned long ) remainingLength ) );
    }

    if( status == MQTTSuccess )
 800c9d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d155      	bne.n	800ca86 <MQTT_Connect+0x118>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c9e0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        if( connectStatus != MQTTNotConnected )
 800c9e4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d008      	beq.n	800c9fe <MQTT_Connect+0x90>
        {
            status = ( connectStatus == MQTTConnected ) ? MQTTStatusConnected : MQTTStatusDisconnectPending;
 800c9ec:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c9f0:	2b01      	cmp	r3, #1
 800c9f2:	d101      	bne.n	800c9f8 <MQTT_Connect+0x8a>
 800c9f4:	230c      	movs	r3, #12
 800c9f6:	e000      	b.n	800c9fa <MQTT_Connect+0x8c>
 800c9f8:	230e      	movs	r3, #14
 800c9fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if( status == MQTTSuccess )
 800c9fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d108      	bne.n	800ca18 <MQTT_Connect+0xaa>
        {
            status = sendConnectWithoutCopy( pContext,
 800ca06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca08:	687a      	ldr	r2, [r7, #4]
 800ca0a:	68b9      	ldr	r1, [r7, #8]
 800ca0c:	68f8      	ldr	r0, [r7, #12]
 800ca0e:	f7ff fc6d 	bl	800c2ec <sendConnectWithoutCopy>
 800ca12:	4603      	mov	r3, r0
 800ca14:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                             pWillInfo,
                                             remainingLength );
        }

        /* Read CONNACK from transport layer. */
        if( status == MQTTSuccess )
 800ca18:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d10d      	bne.n	800ca3c <MQTT_Connect+0xce>
        {
            status = receiveConnack( pContext,
                                     timeoutMs,
                                     pConnectInfo->cleanSession,
 800ca20:	68bb      	ldr	r3, [r7, #8]
 800ca22:	781a      	ldrb	r2, [r3, #0]
            status = receiveConnack( pContext,
 800ca24:	f107 0114 	add.w	r1, r7, #20
 800ca28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca2a:	9300      	str	r3, [sp, #0]
 800ca2c:	460b      	mov	r3, r1
 800ca2e:	6839      	ldr	r1, [r7, #0]
 800ca30:	68f8      	ldr	r0, [r7, #12]
 800ca32:	f7ff fd6f 	bl	800c514 <receiveConnack>
 800ca36:	4603      	mov	r3, r0
 800ca38:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                     &incomingPacket,
                                     pSessionPresent );
        }

        if( ( status == MQTTSuccess ) && ( *pSessionPresent != true ) )
 800ca3c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d10c      	bne.n	800ca5e <MQTT_Connect+0xf0>
 800ca44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca46:	781b      	ldrb	r3, [r3, #0]
 800ca48:	f083 0301 	eor.w	r3, r3, #1
 800ca4c:	b2db      	uxtb	r3, r3
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d005      	beq.n	800ca5e <MQTT_Connect+0xf0>
        {
            status = handleCleanSession( pContext );
 800ca52:	68f8      	ldr	r0, [r7, #12]
 800ca54:	f7ff fea0 	bl	800c798 <handleCleanSession>
 800ca58:	4603      	mov	r3, r0
 800ca5a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if( status == MQTTSuccess )
 800ca5e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d10f      	bne.n	800ca86 <MQTT_Connect+0x118>
        {
            pContext->connectStatus = MQTTConnected;
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	2201      	movs	r2, #1
 800ca6a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
            /* Initialize keep-alive fields after a successful connection. */
            pContext->keepAliveIntervalSec = pConnectInfo->keepAliveSeconds;
 800ca6e:	68bb      	ldr	r3, [r7, #8]
 800ca70:	885a      	ldrh	r2, [r3, #2]
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
            pContext->waitingForPingResp = false;
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	2200      	movs	r2, #0
 800ca7c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            pContext->pingReqSendTimeMs = 0U;
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	2200      	movs	r2, #0
 800ca84:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    if( ( status == MQTTSuccess ) && ( *pSessionPresent == true ) )
 800ca86:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d109      	bne.n	800caa2 <MQTT_Connect+0x134>
 800ca8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca90:	781b      	ldrb	r3, [r3, #0]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d005      	beq.n	800caa2 <MQTT_Connect+0x134>
    {
        /* Resend PUBRELs and PUBLISHES when reestablishing a session */
        status = handleUncleanSessionResumption( pContext );
 800ca96:	68f8      	ldr	r0, [r7, #12]
 800ca98:	f7ff fdfe 	bl	800c698 <handleUncleanSessionResumption>
 800ca9c:	4603      	mov	r3, r0
 800ca9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800caa2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d013      	beq.n	800cad2 <MQTT_Connect+0x164>
    {
        LogInfo( ( "MQTT connection established with the broker." ) );
    }
    else if( ( status == MQTTStatusConnected ) || ( status == MQTTStatusDisconnectPending ) )
 800caaa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800caae:	2b0c      	cmp	r3, #12
 800cab0:	d00f      	beq.n	800cad2 <MQTT_Connect+0x164>
 800cab2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cab6:	2b0e      	cmp	r3, #14
 800cab8:	d00b      	beq.n	800cad2 <MQTT_Connect+0x164>
    {
        LogInfo( ( "MQTT Connection is either already established or a disconnect is pending, return status = %s.",
                   MQTT_Status_strerror( status ) ) );
    }
    else if( pContext == NULL )
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d008      	beq.n	800cad2 <MQTT_Connect+0x164>
        LogError( ( "MQTT connection failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        if( pContext->connectStatus == MQTTConnected )
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800cac6:	2b01      	cmp	r3, #1
 800cac8:	d103      	bne.n	800cad2 <MQTT_Connect+0x164>
             * the retransmits fail for some reason on an unclean session
             * connection. In this case we need to retry the re-transmits
             * which can only be done using the connect API and that can only
             * be done once we are disconnected, hence we ask the user to
             * call disconnect here */
            pContext->connectStatus = MQTTDisconnectPending;
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	2202      	movs	r2, #2
 800cace:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return status;
 800cad2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800cad6:	4618      	mov	r0, r3
 800cad8:	3730      	adds	r7, #48	@ 0x30
 800cada:	46bd      	mov	sp, r7
 800cadc:	bd80      	pop	{r7, pc}

0800cade <MQTT_Publish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Publish( MQTTContext_t * pContext,
                           const MQTTPublishInfo_t * pPublishInfo,
                           uint16_t packetId )
{
 800cade:	b580      	push	{r7, lr}
 800cae0:	b08c      	sub	sp, #48	@ 0x30
 800cae2:	af02      	add	r7, sp, #8
 800cae4:	60f8      	str	r0, [r7, #12]
 800cae6:	60b9      	str	r1, [r7, #8]
 800cae8:	4613      	mov	r3, r2
 800caea:	80fb      	strh	r3, [r7, #6]
    size_t headerSize = 0UL;
 800caec:	2300      	movs	r3, #0
 800caee:	623b      	str	r3, [r7, #32]
    size_t remainingLength = 0UL;
 800caf0:	2300      	movs	r3, #0
 800caf2:	61fb      	str	r3, [r7, #28]
    size_t packetSize = 0UL;
 800caf4:	2300      	movs	r3, #0
 800caf6:	61bb      	str	r3, [r7, #24]
    MQTTPublishState_t publishStatus = MQTTStateNull;
 800caf8:	2300      	movs	r3, #0
 800cafa:	75fb      	strb	r3, [r7, #23]
     * an extra call to 'send' (in case writev is not defined) to send the
     * topic length.    */
    uint8_t mqttHeader[ 7U ];

    /* Validate arguments. */
    MQTTStatus_t status = validatePublishParams( pContext, pPublishInfo, packetId );
 800cafc:	88fb      	ldrh	r3, [r7, #6]
 800cafe:	461a      	mov	r2, r3
 800cb00:	68b9      	ldr	r1, [r7, #8]
 800cb02:	68f8      	ldr	r0, [r7, #12]
 800cb04:	f7ff fea6 	bl	800c854 <validatePublishParams>
 800cb08:	4603      	mov	r3, r0
 800cb0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if( status == MQTTSuccess )
 800cb0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d10a      	bne.n	800cb2c <MQTT_Publish+0x4e>
    {
        /* Get the remaining length and packet size.*/
        status = MQTT_GetPublishPacketSize( pPublishInfo,
 800cb16:	f107 0218 	add.w	r2, r7, #24
 800cb1a:	f107 031c 	add.w	r3, r7, #28
 800cb1e:	4619      	mov	r1, r3
 800cb20:	68b8      	ldr	r0, [r7, #8]
 800cb22:	f000 ff2f 	bl	800d984 <MQTT_GetPublishPacketSize>
 800cb26:	4603      	mov	r3, r0
 800cb28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                            &remainingLength,
                                            &packetSize );
    }

    if( status == MQTTSuccess )
 800cb2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d10a      	bne.n	800cb4a <MQTT_Publish+0x6c>
    {
        status = MQTT_SerializePublishHeaderWithoutTopic( pPublishInfo,
 800cb34:	69f9      	ldr	r1, [r7, #28]
 800cb36:	f107 0320 	add.w	r3, r7, #32
 800cb3a:	f107 0210 	add.w	r2, r7, #16
 800cb3e:	68b8      	ldr	r0, [r7, #8]
 800cb40:	f000 fa0c 	bl	800cf5c <MQTT_SerializePublishHeaderWithoutTopic>
 800cb44:	4603      	mov	r3, r0
 800cb46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                                          remainingLength,
                                                          mqttHeader,
                                                          &headerSize );
    }

    if( status == MQTTSuccess )
 800cb4a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d155      	bne.n	800cbfe <MQTT_Publish+0x120>
    {
        /* Take the mutex as multiple send calls are required for sending this
         * packet. */
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800cb58:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

        if( connectStatus != MQTTConnected )
 800cb5c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cb60:	2b01      	cmp	r3, #1
 800cb62:	d008      	beq.n	800cb76 <MQTT_Publish+0x98>
        {
            status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800cb64:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d101      	bne.n	800cb70 <MQTT_Publish+0x92>
 800cb6c:	230d      	movs	r3, #13
 800cb6e:	e000      	b.n	800cb72 <MQTT_Publish+0x94>
 800cb70:	230e      	movs	r3, #14
 800cb72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if( ( status == MQTTSuccess ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 800cb76:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d118      	bne.n	800cbb0 <MQTT_Publish+0xd2>
 800cb7e:	68bb      	ldr	r3, [r7, #8]
 800cb80:	781b      	ldrb	r3, [r3, #0]
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d014      	beq.n	800cbb0 <MQTT_Publish+0xd2>
        {
            /* Set the flag so that the corresponding hook can be called later. */

            status = MQTT_ReserveState( pContext,
                                        packetId,
                                        pPublishInfo->qos );
 800cb86:	68bb      	ldr	r3, [r7, #8]
 800cb88:	781a      	ldrb	r2, [r3, #0]
            status = MQTT_ReserveState( pContext,
 800cb8a:	88fb      	ldrh	r3, [r7, #6]
 800cb8c:	4619      	mov	r1, r3
 800cb8e:	68f8      	ldr	r0, [r7, #12]
 800cb90:	f001 fd58 	bl	800e644 <MQTT_ReserveState>
 800cb94:	4603      	mov	r3, r0
 800cb96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            /* State already exists for a duplicate packet.
             * If a state doesn't exist, it will be handled as a new publish in
             * state engine. */
            if( ( status == MQTTStateCollision ) && ( pPublishInfo->dup == true ) )
 800cb9a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb9e:	2b09      	cmp	r3, #9
 800cba0:	d106      	bne.n	800cbb0 <MQTT_Publish+0xd2>
 800cba2:	68bb      	ldr	r3, [r7, #8]
 800cba4:	789b      	ldrb	r3, [r3, #2]
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d002      	beq.n	800cbb0 <MQTT_Publish+0xd2>
            {
                status = MQTTSuccess;
 800cbaa:	2300      	movs	r3, #0
 800cbac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }

        if( status == MQTTSuccess )
 800cbb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d10c      	bne.n	800cbd2 <MQTT_Publish+0xf4>
        {
            status = sendPublishWithoutCopy( pContext,
 800cbb8:	6a39      	ldr	r1, [r7, #32]
 800cbba:	f107 0210 	add.w	r2, r7, #16
 800cbbe:	88fb      	ldrh	r3, [r7, #6]
 800cbc0:	9300      	str	r3, [sp, #0]
 800cbc2:	460b      	mov	r3, r1
 800cbc4:	68b9      	ldr	r1, [r7, #8]
 800cbc6:	68f8      	ldr	r0, [r7, #12]
 800cbc8:	f7ff face 	bl	800c168 <sendPublishWithoutCopy>
 800cbcc:	4603      	mov	r3, r0
 800cbce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                             mqttHeader,
                                             headerSize,
                                             packetId );
        }

        if( ( status == MQTTSuccess ) &&
 800cbd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d111      	bne.n	800cbfe <MQTT_Publish+0x120>
            ( pPublishInfo->qos > MQTTQoS0 ) )
 800cbda:	68bb      	ldr	r3, [r7, #8]
 800cbdc:	781b      	ldrb	r3, [r3, #0]
        if( ( status == MQTTSuccess ) &&
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d00d      	beq.n	800cbfe <MQTT_Publish+0x120>
            /* Update state machine after PUBLISH is sent.
             * Only to be done for QoS1 or QoS2. */
            status = MQTT_UpdateStatePublish( pContext,
                                              packetId,
                                              MQTT_SEND,
                                              pPublishInfo->qos,
 800cbe2:	68bb      	ldr	r3, [r7, #8]
 800cbe4:	781a      	ldrb	r2, [r3, #0]
            status = MQTT_UpdateStatePublish( pContext,
 800cbe6:	88f9      	ldrh	r1, [r7, #6]
 800cbe8:	f107 0317 	add.w	r3, r7, #23
 800cbec:	9300      	str	r3, [sp, #0]
 800cbee:	4613      	mov	r3, r2
 800cbf0:	2200      	movs	r2, #0
 800cbf2:	68f8      	ldr	r0, [r7, #12]
 800cbf4:	f001 fd7f 	bl	800e6f6 <MQTT_UpdateStatePublish>
 800cbf8:	4603      	mov	r3, r0
 800cbfa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        LogError( ( "MQTT PUBLISH failed with status %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800cbfe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800cc02:	4618      	mov	r0, r3
 800cc04:	3728      	adds	r7, #40	@ 0x28
 800cc06:	46bd      	mov	sp, r7
 800cc08:	bd80      	pop	{r7, pc}
	...

0800cc0c <MQTT_Ping>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Ping( MQTTContext_t * pContext )
{
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b08a      	sub	sp, #40	@ 0x28
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	6078      	str	r0, [r7, #4]
    int32_t sendResult = 0;
 800cc14:	2300      	movs	r3, #0
 800cc16:	623b      	str	r3, [r7, #32]
    MQTTStatus_t status = MQTTSuccess;
 800cc18:	2300      	movs	r3, #0
 800cc1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    size_t packetSize = 0U;
 800cc1e:	2300      	movs	r3, #0
 800cc20:	61bb      	str	r3, [r7, #24]
    /* MQTT ping packets are of fixed length. */
    uint8_t pingreqPacket[ 2U ];
    MQTTFixedBuffer_t localBuffer;
    MQTTConnectionStatus_t connectStatus;

    localBuffer.pBuffer = pingreqPacket;
 800cc22:	f107 0314 	add.w	r3, r7, #20
 800cc26:	60fb      	str	r3, [r7, #12]
    localBuffer.size = sizeof( pingreqPacket );
 800cc28:	2302      	movs	r3, #2
 800cc2a:	613b      	str	r3, [r7, #16]

    if( pContext == NULL )
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d102      	bne.n	800cc38 <MQTT_Ping+0x2c>
    {
        LogError( ( "pContext is NULL." ) );
        status = MQTTBadParameter;
 800cc32:	2301      	movs	r3, #1
 800cc34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if( status == MQTTSuccess )
 800cc38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d116      	bne.n	800cc6e <MQTT_Ping+0x62>
    {
        /* Get MQTT PINGREQ packet size. */
        status = MQTT_GetPingreqPacketSize( &packetSize );
 800cc40:	f107 0318 	add.w	r3, r7, #24
 800cc44:	4618      	mov	r0, r3
 800cc46:	f000 ff21 	bl	800da8c <MQTT_GetPingreqPacketSize>
 800cc4a:	4603      	mov	r3, r0
 800cc4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if( status == MQTTSuccess )
 800cc50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d10a      	bne.n	800cc6e <MQTT_Ping+0x62>
        {
            assert( packetSize == localBuffer.size );
 800cc58:	693a      	ldr	r2, [r7, #16]
 800cc5a:	69bb      	ldr	r3, [r7, #24]
 800cc5c:	429a      	cmp	r2, r3
 800cc5e:	d006      	beq.n	800cc6e <MQTT_Ping+0x62>
 800cc60:	4b23      	ldr	r3, [pc, #140]	@ (800ccf0 <MQTT_Ping+0xe4>)
 800cc62:	4a24      	ldr	r2, [pc, #144]	@ (800ccf4 <MQTT_Ping+0xe8>)
 800cc64:	f640 41af 	movw	r1, #3247	@ 0xcaf
 800cc68:	4823      	ldr	r0, [pc, #140]	@ (800ccf8 <MQTT_Ping+0xec>)
 800cc6a:	f005 fadd 	bl	8012228 <__assert_func>
        {
            LogError( ( "Failed to get the PINGREQ packet size." ) );
        }
    }

    if( status == MQTTSuccess )
 800cc6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d107      	bne.n	800cc86 <MQTT_Ping+0x7a>
    {
        /* Serialize MQTT PINGREQ. */
        status = MQTT_SerializePingreq( &localBuffer );
 800cc76:	f107 030c 	add.w	r3, r7, #12
 800cc7a:	4618      	mov	r0, r3
 800cc7c:	f000 ff1c 	bl	800dab8 <MQTT_SerializePingreq>
 800cc80:	4603      	mov	r3, r0
 800cc82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if( status == MQTTSuccess )
 800cc86:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d12a      	bne.n	800cce4 <MQTT_Ping+0xd8>
        /* Take the mutex as the send call should not be interrupted in
         * between. */

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800cc94:	77fb      	strb	r3, [r7, #31]

        if( connectStatus != MQTTConnected )
 800cc96:	7ffb      	ldrb	r3, [r7, #31]
 800cc98:	2b01      	cmp	r3, #1
 800cc9a:	d007      	beq.n	800ccac <MQTT_Ping+0xa0>
        {
            status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800cc9c:	7ffb      	ldrb	r3, [r7, #31]
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d101      	bne.n	800cca6 <MQTT_Ping+0x9a>
 800cca2:	230d      	movs	r3, #13
 800cca4:	e000      	b.n	800cca8 <MQTT_Ping+0x9c>
 800cca6:	230e      	movs	r3, #14
 800cca8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if( status == MQTTSuccess )
 800ccac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d117      	bne.n	800cce4 <MQTT_Ping+0xd8>
            /* Send the serialized PINGREQ packet to transport layer.
             * Here, we do not use the vectored IO approach for efficiency as the
             * Ping packet does not have numerous fields which need to be copied
             * from the user provided buffers. Thus it can be sent directly. */
            sendResult = sendBuffer( pContext,
                                     localBuffer.pBuffer,
 800ccb4:	68fb      	ldr	r3, [r7, #12]
            sendResult = sendBuffer( pContext,
 800ccb6:	69ba      	ldr	r2, [r7, #24]
 800ccb8:	4619      	mov	r1, r3
 800ccba:	6878      	ldr	r0, [r7, #4]
 800ccbc:	f7fe fb16 	bl	800b2ec <sendBuffer>
 800ccc0:	6238      	str	r0, [r7, #32]
                                     packetSize );

            /* It is an error to not send the entire PINGREQ packet. */
            if( sendResult < ( int32_t ) packetSize )
 800ccc2:	69bb      	ldr	r3, [r7, #24]
 800ccc4:	461a      	mov	r2, r3
 800ccc6:	6a3b      	ldr	r3, [r7, #32]
 800ccc8:	4293      	cmp	r3, r2
 800ccca:	da03      	bge.n	800ccd4 <MQTT_Ping+0xc8>
            {
                LogError( ( "Transport send failed for PINGREQ packet." ) );
                status = MQTTSendFailed;
 800cccc:	2303      	movs	r3, #3
 800ccce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ccd2:	e007      	b.n	800cce4 <MQTT_Ping+0xd8>
            }
            else
            {
                pContext->pingReqSendTimeMs = pContext->lastPacketTxTime;
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	649a      	str	r2, [r3, #72]	@ 0x48
                pContext->waitingForPingResp = true;
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	2201      	movs	r2, #1
 800cce0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return status;
 800cce4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800cce8:	4618      	mov	r0, r3
 800ccea:	3728      	adds	r7, #40	@ 0x28
 800ccec:	46bd      	mov	sp, r7
 800ccee:	bd80      	pop	{r7, pc}
 800ccf0:	080148cc 	.word	0x080148cc
 800ccf4:	080152e4 	.word	0x080152e4
 800ccf8:	08014564 	.word	0x08014564

0800ccfc <MQTT_ProcessLoop>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessLoop( MQTTContext_t * pContext )
{
 800ccfc:	b580      	push	{r7, lr}
 800ccfe:	b084      	sub	sp, #16
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTBadParameter;
 800cd04:	2301      	movs	r3, #1
 800cd06:	73fb      	strb	r3, [r7, #15]

    if( pContext == NULL )
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d011      	beq.n	800cd32 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context cannot be NULL." ) );
    }
    else if( pContext->getTime == NULL )
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d00d      	beq.n	800cd32 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context must have valid getTime." ) );
    }
    else if( pContext->networkBuffer.pBuffer == NULL )
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	6a1b      	ldr	r3, [r3, #32]
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d009      	beq.n	800cd32 <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: The MQTT context's networkBuffer must not be NULL." ) );
    }
    else
    {
        pContext->controlPacketSent = false;
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	2200      	movs	r2, #0
 800cd22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        status = receiveSingleIteration( pContext, true );
 800cd26:	2101      	movs	r1, #1
 800cd28:	6878      	ldr	r0, [r7, #4]
 800cd2a:	f7ff f8d1 	bl	800bed0 <receiveSingleIteration>
 800cd2e:	4603      	mov	r3, r0
 800cd30:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800cd32:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd34:	4618      	mov	r0, r3
 800cd36:	3710      	adds	r7, #16
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	bd80      	pop	{r7, pc}

0800cd3c <remainingLengthEncodedSize>:
static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp );

/*-----------------------------------------------------------*/

static size_t remainingLengthEncodedSize( size_t length )
{
 800cd3c:	b480      	push	{r7}
 800cd3e:	b085      	sub	sp, #20
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	6078      	str	r0, [r7, #4]

    /* Determine how many bytes are needed to encode length.
     * The values below are taken from the MQTT 3.1.1 spec. */

    /* 1 byte is needed to encode lengths between 0 and 127. */
    if( length < 128U )
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	2b7f      	cmp	r3, #127	@ 0x7f
 800cd48:	d802      	bhi.n	800cd50 <remainingLengthEncodedSize+0x14>
    {
        encodedSize = 1U;
 800cd4a:	2301      	movs	r3, #1
 800cd4c:	60fb      	str	r3, [r7, #12]
 800cd4e:	e00f      	b.n	800cd70 <remainingLengthEncodedSize+0x34>
    }
    /* 2 bytes are needed to encode lengths between 128 and 16,383. */
    else if( length < 16384U )
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cd56:	d202      	bcs.n	800cd5e <remainingLengthEncodedSize+0x22>
    {
        encodedSize = 2U;
 800cd58:	2302      	movs	r3, #2
 800cd5a:	60fb      	str	r3, [r7, #12]
 800cd5c:	e008      	b.n	800cd70 <remainingLengthEncodedSize+0x34>
    }
    /* 3 bytes are needed to encode lengths between 16,384 and 2,097,151. */
    else if( length < 2097152U )
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cd64:	d202      	bcs.n	800cd6c <remainingLengthEncodedSize+0x30>
    {
        encodedSize = 3U;
 800cd66:	2303      	movs	r3, #3
 800cd68:	60fb      	str	r3, [r7, #12]
 800cd6a:	e001      	b.n	800cd70 <remainingLengthEncodedSize+0x34>
    }
    /* 4 bytes are needed to encode lengths between 2,097,152 and 268,435,455. */
    else
    {
        encodedSize = 4U;
 800cd6c:	2304      	movs	r3, #4
 800cd6e:	60fb      	str	r3, [r7, #12]

    LogDebug( ( "Encoded size for length %lu is %lu bytes.",
                ( unsigned long ) length,
                ( unsigned long ) encodedSize ) );

    return encodedSize;
 800cd70:	68fb      	ldr	r3, [r7, #12]
}
 800cd72:	4618      	mov	r0, r3
 800cd74:	3714      	adds	r7, #20
 800cd76:	46bd      	mov	sp, r7
 800cd78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd7c:	4770      	bx	lr
	...

0800cd80 <encodeRemainingLength>:

/*-----------------------------------------------------------*/

static uint8_t * encodeRemainingLength( uint8_t * pDestination,
                                        size_t length )
{
 800cd80:	b580      	push	{r7, lr}
 800cd82:	b086      	sub	sp, #24
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	6078      	str	r0, [r7, #4]
 800cd88:	6039      	str	r1, [r7, #0]
    uint8_t lengthByte;
    uint8_t * pLengthEnd = NULL;
 800cd8a:	2300      	movs	r3, #0
 800cd8c:	613b      	str	r3, [r7, #16]
    size_t remainingLength = length;
 800cd8e:	683b      	ldr	r3, [r7, #0]
 800cd90:	60fb      	str	r3, [r7, #12]

    assert( pDestination != NULL );
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d106      	bne.n	800cda6 <encodeRemainingLength+0x26>
 800cd98:	4b12      	ldr	r3, [pc, #72]	@ (800cde4 <encodeRemainingLength+0x64>)
 800cd9a:	4a13      	ldr	r2, [pc, #76]	@ (800cde8 <encodeRemainingLength+0x68>)
 800cd9c:	f240 11f3 	movw	r1, #499	@ 0x1f3
 800cda0:	4812      	ldr	r0, [pc, #72]	@ (800cdec <encodeRemainingLength+0x6c>)
 800cda2:	f005 fa41 	bl	8012228 <__assert_func>

    pLengthEnd = pDestination;
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	613b      	str	r3, [r7, #16]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        lengthByte = ( uint8_t ) ( remainingLength % 128U );
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	b2db      	uxtb	r3, r3
 800cdae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cdb2:	75fb      	strb	r3, [r7, #23]
        remainingLength = remainingLength / 128U;
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	09db      	lsrs	r3, r3, #7
 800cdb8:	60fb      	str	r3, [r7, #12]

        /* Set the high bit of this byte, indicating that there's more data. */
        if( remainingLength > 0U )
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d003      	beq.n	800cdc8 <encodeRemainingLength+0x48>
        {
            UINT8_SET_BIT( lengthByte, 7 );
 800cdc0:	7dfb      	ldrb	r3, [r7, #23]
 800cdc2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cdc6:	75fb      	strb	r3, [r7, #23]
        }

        /* Output a single encoded byte. */
        *pLengthEnd = lengthByte;
 800cdc8:	693b      	ldr	r3, [r7, #16]
 800cdca:	7dfa      	ldrb	r2, [r7, #23]
 800cdcc:	701a      	strb	r2, [r3, #0]
        pLengthEnd++;
 800cdce:	693b      	ldr	r3, [r7, #16]
 800cdd0:	3301      	adds	r3, #1
 800cdd2:	613b      	str	r3, [r7, #16]
    } while( remainingLength > 0U );
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d1e7      	bne.n	800cdaa <encodeRemainingLength+0x2a>

    return pLengthEnd;
 800cdda:	693b      	ldr	r3, [r7, #16]
}
 800cddc:	4618      	mov	r0, r3
 800cdde:	3718      	adds	r7, #24
 800cde0:	46bd      	mov	sp, r7
 800cde2:	bd80      	pop	{r7, pc}
 800cde4:	08014a60 	.word	0x08014a60
 800cde8:	080152f0 	.word	0x080152f0
 800cdec:	08014a78 	.word	0x08014a78

0800cdf0 <encodeString>:
/*-----------------------------------------------------------*/

static uint8_t * encodeString( uint8_t * pDestination,
                               const char * pSource,
                               uint16_t sourceLength )
{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b086      	sub	sp, #24
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	60f8      	str	r0, [r7, #12]
 800cdf8:	60b9      	str	r1, [r7, #8]
 800cdfa:	4613      	mov	r3, r2
 800cdfc:	80fb      	strh	r3, [r7, #6]
    uint8_t * pBuffer = NULL;
 800cdfe:	2300      	movs	r3, #0
 800ce00:	617b      	str	r3, [r7, #20]

    assert( pDestination != NULL );
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d106      	bne.n	800ce16 <encodeString+0x26>
 800ce08:	4b15      	ldr	r3, [pc, #84]	@ (800ce60 <encodeString+0x70>)
 800ce0a:	4a16      	ldr	r2, [pc, #88]	@ (800ce64 <encodeString+0x74>)
 800ce0c:	f240 2113 	movw	r1, #531	@ 0x213
 800ce10:	4815      	ldr	r0, [pc, #84]	@ (800ce68 <encodeString+0x78>)
 800ce12:	f005 fa09 	bl	8012228 <__assert_func>

    pBuffer = pDestination;
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	617b      	str	r3, [r7, #20]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pBuffer = UINT16_HIGH_BYTE( sourceLength );
 800ce1a:	88fb      	ldrh	r3, [r7, #6]
 800ce1c:	0a1b      	lsrs	r3, r3, #8
 800ce1e:	b29b      	uxth	r3, r3
 800ce20:	b2da      	uxtb	r2, r3
 800ce22:	697b      	ldr	r3, [r7, #20]
 800ce24:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800ce26:	697b      	ldr	r3, [r7, #20]
 800ce28:	3301      	adds	r3, #1
 800ce2a:	617b      	str	r3, [r7, #20]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pBuffer = UINT16_LOW_BYTE( sourceLength );
 800ce2c:	88fb      	ldrh	r3, [r7, #6]
 800ce2e:	b2da      	uxtb	r2, r3
 800ce30:	697b      	ldr	r3, [r7, #20]
 800ce32:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800ce34:	697b      	ldr	r3, [r7, #20]
 800ce36:	3301      	adds	r3, #1
 800ce38:	617b      	str	r3, [r7, #20]

    /* Copy the string into pBuffer. */
    if( pSource != NULL )
 800ce3a:	68bb      	ldr	r3, [r7, #8]
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d005      	beq.n	800ce4c <encodeString+0x5c>
    {
        ( void ) memcpy( ( void * ) pBuffer, ( const void * ) pSource, sourceLength );
 800ce40:	88fb      	ldrh	r3, [r7, #6]
 800ce42:	461a      	mov	r2, r3
 800ce44:	68b9      	ldr	r1, [r7, #8]
 800ce46:	6978      	ldr	r0, [r7, #20]
 800ce48:	f005 fe09 	bl	8012a5e <memcpy>
    }

    /* Return the pointer to the end of the encoded string. */
    pBuffer = &pBuffer[ sourceLength ];
 800ce4c:	88fb      	ldrh	r3, [r7, #6]
 800ce4e:	697a      	ldr	r2, [r7, #20]
 800ce50:	4413      	add	r3, r2
 800ce52:	617b      	str	r3, [r7, #20]

    return pBuffer;
 800ce54:	697b      	ldr	r3, [r7, #20]
}
 800ce56:	4618      	mov	r0, r3
 800ce58:	3718      	adds	r7, #24
 800ce5a:	46bd      	mov	sp, r7
 800ce5c:	bd80      	pop	{r7, pc}
 800ce5e:	bf00      	nop
 800ce60:	08014a60 	.word	0x08014a60
 800ce64:	08015308 	.word	0x08015308
 800ce68:	08014a78 	.word	0x08014a78

0800ce6c <calculatePublishPacketSize>:
/*-----------------------------------------------------------*/

static bool calculatePublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800ce6c:	b580      	push	{r7, lr}
 800ce6e:	b088      	sub	sp, #32
 800ce70:	af00      	add	r7, sp, #0
 800ce72:	60f8      	str	r0, [r7, #12]
 800ce74:	60b9      	str	r1, [r7, #8]
 800ce76:	607a      	str	r2, [r7, #4]
    bool status = true;
 800ce78:	2301      	movs	r3, #1
 800ce7a:	77fb      	strb	r3, [r7, #31]
    size_t packetSize = 0, payloadLimit = 0;
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	61bb      	str	r3, [r7, #24]
 800ce80:	2300      	movs	r3, #0
 800ce82:	617b      	str	r3, [r7, #20]

    assert( pPublishInfo != NULL );
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d106      	bne.n	800ce98 <calculatePublishPacketSize+0x2c>
 800ce8a:	4b2e      	ldr	r3, [pc, #184]	@ (800cf44 <calculatePublishPacketSize+0xd8>)
 800ce8c:	4a2e      	ldr	r2, [pc, #184]	@ (800cf48 <calculatePublishPacketSize+0xdc>)
 800ce8e:	f44f 710d 	mov.w	r1, #564	@ 0x234
 800ce92:	482e      	ldr	r0, [pc, #184]	@ (800cf4c <calculatePublishPacketSize+0xe0>)
 800ce94:	f005 f9c8 	bl	8012228 <__assert_func>
    assert( pRemainingLength != NULL );
 800ce98:	68bb      	ldr	r3, [r7, #8]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d106      	bne.n	800ceac <calculatePublishPacketSize+0x40>
 800ce9e:	4b2c      	ldr	r3, [pc, #176]	@ (800cf50 <calculatePublishPacketSize+0xe4>)
 800cea0:	4a29      	ldr	r2, [pc, #164]	@ (800cf48 <calculatePublishPacketSize+0xdc>)
 800cea2:	f240 2135 	movw	r1, #565	@ 0x235
 800cea6:	4829      	ldr	r0, [pc, #164]	@ (800cf4c <calculatePublishPacketSize+0xe0>)
 800cea8:	f005 f9be 	bl	8012228 <__assert_func>
    assert( pPacketSize != NULL );
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d106      	bne.n	800cec0 <calculatePublishPacketSize+0x54>
 800ceb2:	4b28      	ldr	r3, [pc, #160]	@ (800cf54 <calculatePublishPacketSize+0xe8>)
 800ceb4:	4a24      	ldr	r2, [pc, #144]	@ (800cf48 <calculatePublishPacketSize+0xdc>)
 800ceb6:	f240 2136 	movw	r1, #566	@ 0x236
 800ceba:	4824      	ldr	r0, [pc, #144]	@ (800cf4c <calculatePublishPacketSize+0xe0>)
 800cebc:	f005 f9b4 	bl	8012228 <__assert_func>

    /* The variable header of a PUBLISH packet always contains the topic name.
     * The first 2 bytes of UTF-8 string contains length of the string.
     */
    packetSize += pPublishInfo->topicNameLength + sizeof( uint16_t );
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	891b      	ldrh	r3, [r3, #8]
 800cec4:	461a      	mov	r2, r3
 800cec6:	69bb      	ldr	r3, [r7, #24]
 800cec8:	4413      	add	r3, r2
 800ceca:	3302      	adds	r3, #2
 800cecc:	61bb      	str	r3, [r7, #24]

    /* The variable header of a QoS 1 or 2 PUBLISH packet contains a 2-byte
     * packet identifier. */
    if( pPublishInfo->qos > MQTTQoS0 )
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	781b      	ldrb	r3, [r3, #0]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d002      	beq.n	800cedc <calculatePublishPacketSize+0x70>
    {
        packetSize += sizeof( uint16_t );
 800ced6:	69bb      	ldr	r3, [r7, #24]
 800ced8:	3302      	adds	r3, #2
 800ceda:	61bb      	str	r3, [r7, #24]
    }

    /* Calculate the maximum allowed size of the payload for the given parameters.
     * This calculation excludes the "Remaining length" encoding, whose size is not
     * yet known. */
    payloadLimit = MQTT_MAX_REMAINING_LENGTH - packetSize - 1U;
 800cedc:	69ba      	ldr	r2, [r7, #24]
 800cede:	4b1e      	ldr	r3, [pc, #120]	@ (800cf58 <calculatePublishPacketSize+0xec>)
 800cee0:	1a9b      	subs	r3, r3, r2
 800cee2:	617b      	str	r3, [r7, #20]

    /* Ensure that the given payload fits within the calculated limit. */
    if( pPublishInfo->payloadLength > payloadLimit )
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	691b      	ldr	r3, [r3, #16]
 800cee8:	697a      	ldr	r2, [r7, #20]
 800ceea:	429a      	cmp	r2, r3
 800ceec:	d202      	bcs.n	800cef4 <calculatePublishPacketSize+0x88>
                    "%lu so as not to exceed the maximum "
                    "remaining length of MQTT 3.1.1 packet( %lu ).",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    ( unsigned long ) payloadLimit,
                    MQTT_MAX_REMAINING_LENGTH ) );
        status = false;
 800ceee:	2300      	movs	r3, #0
 800cef0:	77fb      	strb	r3, [r7, #31]
 800cef2:	e021      	b.n	800cf38 <calculatePublishPacketSize+0xcc>
    }
    else
    {
        /* Add the length of the PUBLISH payload. At this point, the "Remaining length"
         * has been calculated. */
        packetSize += pPublishInfo->payloadLength;
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	691b      	ldr	r3, [r3, #16]
 800cef8:	69ba      	ldr	r2, [r7, #24]
 800cefa:	4413      	add	r3, r2
 800cefc:	61bb      	str	r3, [r7, #24]

        /* Now that the "Remaining length" is known, recalculate the payload limit
         * based on the size of its encoding. */
        payloadLimit -= remainingLengthEncodedSize( packetSize );
 800cefe:	69b8      	ldr	r0, [r7, #24]
 800cf00:	f7ff ff1c 	bl	800cd3c <remainingLengthEncodedSize>
 800cf04:	4602      	mov	r2, r0
 800cf06:	697b      	ldr	r3, [r7, #20]
 800cf08:	1a9b      	subs	r3, r3, r2
 800cf0a:	617b      	str	r3, [r7, #20]

        /* Check that the given payload fits within the size allowed by MQTT spec. */
        if( pPublishInfo->payloadLength > payloadLimit )
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	691b      	ldr	r3, [r3, #16]
 800cf10:	697a      	ldr	r2, [r7, #20]
 800cf12:	429a      	cmp	r2, r3
 800cf14:	d202      	bcs.n	800cf1c <calculatePublishPacketSize+0xb0>
                        "%lu so as not to exceed the maximum "
                        "remaining length of MQTT 3.1.1 packet( %lu ).",
                        ( unsigned long ) pPublishInfo->payloadLength,
                        ( unsigned long ) payloadLimit,
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = false;
 800cf16:	2300      	movs	r3, #0
 800cf18:	77fb      	strb	r3, [r7, #31]
 800cf1a:	e00d      	b.n	800cf38 <calculatePublishPacketSize+0xcc>
        }
        else
        {
            /* Set the "Remaining length" output parameter and calculate the full
             * size of the PUBLISH packet. */
            *pRemainingLength = packetSize;
 800cf1c:	68bb      	ldr	r3, [r7, #8]
 800cf1e:	69ba      	ldr	r2, [r7, #24]
 800cf20:	601a      	str	r2, [r3, #0]

            packetSize += 1U + remainingLengthEncodedSize( packetSize );
 800cf22:	69b8      	ldr	r0, [r7, #24]
 800cf24:	f7ff ff0a 	bl	800cd3c <remainingLengthEncodedSize>
 800cf28:	4603      	mov	r3, r0
 800cf2a:	3301      	adds	r3, #1
 800cf2c:	69ba      	ldr	r2, [r7, #24]
 800cf2e:	4413      	add	r3, r2
 800cf30:	61bb      	str	r3, [r7, #24]
            *pPacketSize = packetSize;
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	69ba      	ldr	r2, [r7, #24]
 800cf36:	601a      	str	r2, [r3, #0]
    }

    LogDebug( ( "PUBLISH packet remaining length=%lu and packet size=%lu.",
                ( unsigned long ) *pRemainingLength,
                ( unsigned long ) *pPacketSize ) );
    return status;
 800cf38:	7ffb      	ldrb	r3, [r7, #31]
}
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	3720      	adds	r7, #32
 800cf3e:	46bd      	mov	sp, r7
 800cf40:	bd80      	pop	{r7, pc}
 800cf42:	bf00      	nop
 800cf44:	08014aac 	.word	0x08014aac
 800cf48:	08015318 	.word	0x08015318
 800cf4c:	08014a78 	.word	0x08014a78
 800cf50:	08014ac4 	.word	0x08014ac4
 800cf54:	08014ae0 	.word	0x08014ae0
 800cf58:	0ffffffe 	.word	0x0ffffffe

0800cf5c <MQTT_SerializePublishHeaderWithoutTopic>:

MQTTStatus_t MQTT_SerializePublishHeaderWithoutTopic( const MQTTPublishInfo_t * pPublishInfo,
                                                      size_t remainingLength,
                                                      uint8_t * pBuffer,
                                                      size_t * headerSize )
{
 800cf5c:	b580      	push	{r7, lr}
 800cf5e:	b088      	sub	sp, #32
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	60f8      	str	r0, [r7, #12]
 800cf64:	60b9      	str	r1, [r7, #8]
 800cf66:	607a      	str	r2, [r7, #4]
 800cf68:	603b      	str	r3, [r7, #0]
    size_t headerLength;
    uint8_t * pIndex;
    MQTTStatus_t status = MQTTSuccess;
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	77bb      	strb	r3, [r7, #30]

    /* The first byte of a PUBLISH packet contains the packet type and flags. */
    uint8_t publishFlags = MQTT_PACKET_TYPE_PUBLISH;
 800cf6e:	2330      	movs	r3, #48	@ 0x30
 800cf70:	77fb      	strb	r3, [r7, #31]

    /* Get the start address of the buffer. */
    pIndex = pBuffer;
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	61bb      	str	r3, [r7, #24]

    /* Length of serialized packet = First byte
     *                               + Length of encoded remaining length
     *                               + Encoded topic length. */
    headerLength = 1U + remainingLengthEncodedSize( remainingLength ) + 2U;
 800cf76:	68b8      	ldr	r0, [r7, #8]
 800cf78:	f7ff fee0 	bl	800cd3c <remainingLengthEncodedSize>
 800cf7c:	4603      	mov	r3, r0
 800cf7e:	3303      	adds	r3, #3
 800cf80:	617b      	str	r3, [r7, #20]

    if( pPublishInfo->qos == MQTTQoS1 )
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	781b      	ldrb	r3, [r3, #0]
 800cf86:	2b01      	cmp	r3, #1
 800cf88:	d104      	bne.n	800cf94 <MQTT_SerializePublishHeaderWithoutTopic+0x38>
    {
        LogDebug( ( "Adding QoS as QoS1 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 );
 800cf8a:	7ffb      	ldrb	r3, [r7, #31]
 800cf8c:	f043 0302 	orr.w	r3, r3, #2
 800cf90:	77fb      	strb	r3, [r7, #31]
 800cf92:	e007      	b.n	800cfa4 <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    }
    else if( pPublishInfo->qos == MQTTQoS2 )
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	781b      	ldrb	r3, [r3, #0]
 800cf98:	2b02      	cmp	r3, #2
 800cf9a:	d103      	bne.n	800cfa4 <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    {
        LogDebug( ( "Adding QoS as QoS2 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 );
 800cf9c:	7ffb      	ldrb	r3, [r7, #31]
 800cf9e:	f043 0304 	orr.w	r3, r3, #4
 800cfa2:	77fb      	strb	r3, [r7, #31]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( pPublishInfo->retain == true )
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	785b      	ldrb	r3, [r3, #1]
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d003      	beq.n	800cfb4 <MQTT_SerializePublishHeaderWithoutTopic+0x58>
    {
        LogDebug( ( "Adding retain bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800cfac:	7ffb      	ldrb	r3, [r7, #31]
 800cfae:	f043 0301 	orr.w	r3, r3, #1
 800cfb2:	77fb      	strb	r3, [r7, #31]
    }

    if( pPublishInfo->dup == true )
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	789b      	ldrb	r3, [r3, #2]
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d003      	beq.n	800cfc4 <MQTT_SerializePublishHeaderWithoutTopic+0x68>
    {
        LogDebug( ( "Adding dup bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800cfbc:	7ffb      	ldrb	r3, [r7, #31]
 800cfbe:	f043 0308 	orr.w	r3, r3, #8
 800cfc2:	77fb      	strb	r3, [r7, #31]
    }

    *pIndex = publishFlags;
 800cfc4:	69bb      	ldr	r3, [r7, #24]
 800cfc6:	7ffa      	ldrb	r2, [r7, #31]
 800cfc8:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800cfca:	69bb      	ldr	r3, [r7, #24]
 800cfcc:	3301      	adds	r3, #1
 800cfce:	61bb      	str	r3, [r7, #24]

    /* The "Remaining length" is encoded from the second byte. */
    pIndex = encodeRemainingLength( pIndex, remainingLength );
 800cfd0:	68b9      	ldr	r1, [r7, #8]
 800cfd2:	69b8      	ldr	r0, [r7, #24]
 800cfd4:	f7ff fed4 	bl	800cd80 <encodeRemainingLength>
 800cfd8:	61b8      	str	r0, [r7, #24]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pIndex = UINT16_HIGH_BYTE( pPublishInfo->topicNameLength );
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	891b      	ldrh	r3, [r3, #8]
 800cfde:	0a1b      	lsrs	r3, r3, #8
 800cfe0:	b29b      	uxth	r3, r3
 800cfe2:	b2da      	uxtb	r2, r3
 800cfe4:	69bb      	ldr	r3, [r7, #24]
 800cfe6:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800cfe8:	69bb      	ldr	r3, [r7, #24]
 800cfea:	3301      	adds	r3, #1
 800cfec:	61bb      	str	r3, [r7, #24]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pIndex = UINT16_LOW_BYTE( pPublishInfo->topicNameLength );
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	891b      	ldrh	r3, [r3, #8]
 800cff2:	b2da      	uxtb	r2, r3
 800cff4:	69bb      	ldr	r3, [r7, #24]
 800cff6:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800cff8:	69bb      	ldr	r3, [r7, #24]
 800cffa:	3301      	adds	r3, #1
 800cffc:	61bb      	str	r3, [r7, #24]

    *headerSize = headerLength;
 800cffe:	683b      	ldr	r3, [r7, #0]
 800d000:	697a      	ldr	r2, [r7, #20]
 800d002:	601a      	str	r2, [r3, #0]

    return status;
 800d004:	7fbb      	ldrb	r3, [r7, #30]
}
 800d006:	4618      	mov	r0, r3
 800d008:	3720      	adds	r7, #32
 800d00a:	46bd      	mov	sp, r7
 800d00c:	bd80      	pop	{r7, pc}

0800d00e <getRemainingLength>:
    assert( ( ( size_t ) ( pIndex - pFixedBuffer->pBuffer ) ) <= pFixedBuffer->size );
}

static size_t getRemainingLength( TransportRecv_t recvFunc,
                                  NetworkContext_t * pNetworkContext )
{
 800d00e:	b580      	push	{r7, lr}
 800d010:	b088      	sub	sp, #32
 800d012:	af00      	add	r7, sp, #0
 800d014:	6078      	str	r0, [r7, #4]
 800d016:	6039      	str	r1, [r7, #0]
    size_t remainingLength = 0, multiplier = 1, bytesDecoded = 0, expectedSize = 0;
 800d018:	2300      	movs	r3, #0
 800d01a:	61fb      	str	r3, [r7, #28]
 800d01c:	2301      	movs	r3, #1
 800d01e:	61bb      	str	r3, [r7, #24]
 800d020:	2300      	movs	r3, #0
 800d022:	617b      	str	r3, [r7, #20]
 800d024:	2300      	movs	r3, #0
 800d026:	613b      	str	r3, [r7, #16]
    uint8_t encodedByte = 0;
 800d028:	2300      	movs	r3, #0
 800d02a:	72fb      	strb	r3, [r7, #11]
    int32_t bytesReceived = 0;
 800d02c:	2300      	movs	r3, #0
 800d02e:	60fb      	str	r3, [r7, #12]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800d030:	69bb      	ldr	r3, [r7, #24]
 800d032:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d036:	d903      	bls.n	800d040 <getRemainingLength+0x32>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800d038:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d03c:	61fb      	str	r3, [r7, #28]
 800d03e:	e01c      	b.n	800d07a <getRemainingLength+0x6c>
        }
        else
        {
            bytesReceived = recvFunc( pNetworkContext, &encodedByte, 1U );
 800d040:	f107 010b 	add.w	r1, r7, #11
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	2201      	movs	r2, #1
 800d048:	6838      	ldr	r0, [r7, #0]
 800d04a:	4798      	blx	r3
 800d04c:	60f8      	str	r0, [r7, #12]

            if( bytesReceived == 1 )
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	2b01      	cmp	r3, #1
 800d052:	d10f      	bne.n	800d074 <getRemainingLength+0x66>
            {
                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800d054:	7afb      	ldrb	r3, [r7, #11]
 800d056:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d05a:	69ba      	ldr	r2, [r7, #24]
 800d05c:	fb02 f303 	mul.w	r3, r2, r3
 800d060:	69fa      	ldr	r2, [r7, #28]
 800d062:	4413      	add	r3, r2
 800d064:	61fb      	str	r3, [r7, #28]
                multiplier *= 128U;
 800d066:	69bb      	ldr	r3, [r7, #24]
 800d068:	01db      	lsls	r3, r3, #7
 800d06a:	61bb      	str	r3, [r7, #24]
                bytesDecoded++;
 800d06c:	697b      	ldr	r3, [r7, #20]
 800d06e:	3301      	adds	r3, #1
 800d070:	617b      	str	r3, [r7, #20]
 800d072:	e002      	b.n	800d07a <getRemainingLength+0x6c>
            }
            else
            {
                remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800d074:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d078:	61fb      	str	r3, [r7, #28]
            }
        }

        if( remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800d07a:	69fb      	ldr	r3, [r7, #28]
 800d07c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d080:	d004      	beq.n	800d08c <getRemainingLength+0x7e>
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800d082:	7afb      	ldrb	r3, [r7, #11]
 800d084:	b25b      	sxtb	r3, r3
 800d086:	2b00      	cmp	r3, #0
 800d088:	dbd2      	blt.n	800d030 <getRemainingLength+0x22>
 800d08a:	e000      	b.n	800d08e <getRemainingLength+0x80>
            break;
 800d08c:	bf00      	nop

    /* Check that the decoded remaining length conforms to the MQTT specification. */
    if( remainingLength != MQTT_REMAINING_LENGTH_INVALID )
 800d08e:	69fb      	ldr	r3, [r7, #28]
 800d090:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d094:	d00a      	beq.n	800d0ac <getRemainingLength+0x9e>
    {
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800d096:	69f8      	ldr	r0, [r7, #28]
 800d098:	f7ff fe50 	bl	800cd3c <remainingLengthEncodedSize>
 800d09c:	6138      	str	r0, [r7, #16]

        if( bytesDecoded != expectedSize )
 800d09e:	697a      	ldr	r2, [r7, #20]
 800d0a0:	693b      	ldr	r3, [r7, #16]
 800d0a2:	429a      	cmp	r2, r3
 800d0a4:	d002      	beq.n	800d0ac <getRemainingLength+0x9e>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800d0a6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d0aa:	61fb      	str	r3, [r7, #28]
        }
    }

    return remainingLength;
 800d0ac:	69fb      	ldr	r3, [r7, #28]
}
 800d0ae:	4618      	mov	r0, r3
 800d0b0:	3720      	adds	r7, #32
 800d0b2:	46bd      	mov	sp, r7
 800d0b4:	bd80      	pop	{r7, pc}

0800d0b6 <processRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t processRemainingLength( const uint8_t * pBuffer,
                                            const size_t * pIndex,
                                            MQTTPacketInfo_t * pIncomingPacket )
{
 800d0b6:	b580      	push	{r7, lr}
 800d0b8:	b08a      	sub	sp, #40	@ 0x28
 800d0ba:	af00      	add	r7, sp, #0
 800d0bc:	60f8      	str	r0, [r7, #12]
 800d0be:	60b9      	str	r1, [r7, #8]
 800d0c0:	607a      	str	r2, [r7, #4]
    size_t remainingLength = 0;
 800d0c2:	2300      	movs	r3, #0
 800d0c4:	627b      	str	r3, [r7, #36]	@ 0x24
    size_t multiplier = 1;
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	623b      	str	r3, [r7, #32]
    size_t bytesDecoded = 0;
 800d0ca:	2300      	movs	r3, #0
 800d0cc:	61fb      	str	r3, [r7, #28]
    size_t expectedSize = 0;
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	617b      	str	r3, [r7, #20]
    uint8_t encodedByte = 0;
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	76fb      	strb	r3, [r7, #27]
    MQTTStatus_t status = MQTTSuccess;
 800d0d6:	2300      	movs	r3, #0
 800d0d8:	76bb      	strb	r3, [r7, #26]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800d0da:	6a3b      	ldr	r3, [r7, #32]
 800d0dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d0e0:	d905      	bls.n	800d0ee <processRemainingLength+0x38>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800d0e2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d0e6:	627b      	str	r3, [r7, #36]	@ 0x24

            LogError( ( "Invalid remaining length in the packet.\n" ) );

            status = MQTTBadResponse;
 800d0e8:	2305      	movs	r3, #5
 800d0ea:	76bb      	strb	r3, [r7, #26]
 800d0ec:	e01d      	b.n	800d12a <processRemainingLength+0x74>
        }
        else
        {
            if( *pIndex > ( bytesDecoded + 1U ) )
 800d0ee:	68bb      	ldr	r3, [r7, #8]
 800d0f0:	681a      	ldr	r2, [r3, #0]
 800d0f2:	69fb      	ldr	r3, [r7, #28]
 800d0f4:	3301      	adds	r3, #1
 800d0f6:	429a      	cmp	r2, r3
 800d0f8:	d915      	bls.n	800d126 <processRemainingLength+0x70>
            {
                /* Get the next byte. It is at the next position after the bytes
                 * decoded till now since the header of one byte was read before. */
                encodedByte = pBuffer[ bytesDecoded + 1U ];
 800d0fa:	69fb      	ldr	r3, [r7, #28]
 800d0fc:	3301      	adds	r3, #1
 800d0fe:	68fa      	ldr	r2, [r7, #12]
 800d100:	4413      	add	r3, r2
 800d102:	781b      	ldrb	r3, [r3, #0]
 800d104:	76fb      	strb	r3, [r7, #27]

                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800d106:	7efb      	ldrb	r3, [r7, #27]
 800d108:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d10c:	6a3a      	ldr	r2, [r7, #32]
 800d10e:	fb02 f303 	mul.w	r3, r2, r3
 800d112:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d114:	4413      	add	r3, r2
 800d116:	627b      	str	r3, [r7, #36]	@ 0x24
                multiplier *= 128U;
 800d118:	6a3b      	ldr	r3, [r7, #32]
 800d11a:	01db      	lsls	r3, r3, #7
 800d11c:	623b      	str	r3, [r7, #32]
                bytesDecoded++;
 800d11e:	69fb      	ldr	r3, [r7, #28]
 800d120:	3301      	adds	r3, #1
 800d122:	61fb      	str	r3, [r7, #28]
 800d124:	e001      	b.n	800d12a <processRemainingLength+0x74>
            }
            else
            {
                status = MQTTNeedMoreBytes;
 800d126:	230b      	movs	r3, #11
 800d128:	76bb      	strb	r3, [r7, #26]
            }
        }

        /* If the response is incorrect, or no more data is available, then
         * break out of the loop. */
        if( ( remainingLength == MQTT_REMAINING_LENGTH_INVALID ) ||
 800d12a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d12c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d130:	d006      	beq.n	800d140 <processRemainingLength+0x8a>
 800d132:	7ebb      	ldrb	r3, [r7, #26]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d103      	bne.n	800d140 <processRemainingLength+0x8a>
            ( status != MQTTSuccess ) )
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800d138:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	dbcc      	blt.n	800d0da <processRemainingLength+0x24>

    if( status == MQTTSuccess )
 800d140:	7ebb      	ldrb	r3, [r7, #26]
 800d142:	2b00      	cmp	r3, #0
 800d144:	d111      	bne.n	800d16a <processRemainingLength+0xb4>
    {
        /* Check that the decoded remaining length conforms to the MQTT specification. */
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800d146:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d148:	f7ff fdf8 	bl	800cd3c <remainingLengthEncodedSize>
 800d14c:	6178      	str	r0, [r7, #20]

        if( bytesDecoded != expectedSize )
 800d14e:	69fa      	ldr	r2, [r7, #28]
 800d150:	697b      	ldr	r3, [r7, #20]
 800d152:	429a      	cmp	r2, r3
 800d154:	d002      	beq.n	800d15c <processRemainingLength+0xa6>
        {
            LogError( ( "Expected and actual length of decoded bytes do not match.\n" ) );
            status = MQTTBadResponse;
 800d156:	2305      	movs	r3, #5
 800d158:	76bb      	strb	r3, [r7, #26]
 800d15a:	e006      	b.n	800d16a <processRemainingLength+0xb4>
        }
        else
        {
            pIncomingPacket->remainingLength = remainingLength;
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d160:	609a      	str	r2, [r3, #8]
            pIncomingPacket->headerLength = bytesDecoded + 1U;
 800d162:	69fb      	ldr	r3, [r7, #28]
 800d164:	1c5a      	adds	r2, r3, #1
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	60da      	str	r2, [r3, #12]
        }
    }

    return status;
 800d16a:	7ebb      	ldrb	r3, [r7, #26]
}
 800d16c:	4618      	mov	r0, r3
 800d16e:	3728      	adds	r7, #40	@ 0x28
 800d170:	46bd      	mov	sp, r7
 800d172:	bd80      	pop	{r7, pc}

0800d174 <incomingPacketValid>:

/*-----------------------------------------------------------*/

static bool incomingPacketValid( uint8_t packetType )
{
 800d174:	b480      	push	{r7}
 800d176:	b085      	sub	sp, #20
 800d178:	af00      	add	r7, sp, #0
 800d17a:	4603      	mov	r3, r0
 800d17c:	71fb      	strb	r3, [r7, #7]
    bool status = false;
 800d17e:	2300      	movs	r3, #0
 800d180:	73fb      	strb	r3, [r7, #15]

    /* Check packet type. Mask out lower bits to ignore flags. */
    switch( packetType & 0xF0U )
 800d182:	79fb      	ldrb	r3, [r7, #7]
 800d184:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d188:	2bd0      	cmp	r3, #208	@ 0xd0
 800d18a:	d01d      	beq.n	800d1c8 <incomingPacketValid+0x54>
 800d18c:	2bd0      	cmp	r3, #208	@ 0xd0
 800d18e:	d826      	bhi.n	800d1de <incomingPacketValid+0x6a>
 800d190:	2bb0      	cmp	r3, #176	@ 0xb0
 800d192:	d019      	beq.n	800d1c8 <incomingPacketValid+0x54>
 800d194:	2bb0      	cmp	r3, #176	@ 0xb0
 800d196:	d822      	bhi.n	800d1de <incomingPacketValid+0x6a>
 800d198:	2b90      	cmp	r3, #144	@ 0x90
 800d19a:	d015      	beq.n	800d1c8 <incomingPacketValid+0x54>
 800d19c:	2b90      	cmp	r3, #144	@ 0x90
 800d19e:	d81e      	bhi.n	800d1de <incomingPacketValid+0x6a>
 800d1a0:	2b70      	cmp	r3, #112	@ 0x70
 800d1a2:	d011      	beq.n	800d1c8 <incomingPacketValid+0x54>
 800d1a4:	2b70      	cmp	r3, #112	@ 0x70
 800d1a6:	d81a      	bhi.n	800d1de <incomingPacketValid+0x6a>
 800d1a8:	2b60      	cmp	r3, #96	@ 0x60
 800d1aa:	d010      	beq.n	800d1ce <incomingPacketValid+0x5a>
 800d1ac:	2b60      	cmp	r3, #96	@ 0x60
 800d1ae:	d816      	bhi.n	800d1de <incomingPacketValid+0x6a>
 800d1b0:	2b50      	cmp	r3, #80	@ 0x50
 800d1b2:	d009      	beq.n	800d1c8 <incomingPacketValid+0x54>
 800d1b4:	2b50      	cmp	r3, #80	@ 0x50
 800d1b6:	d812      	bhi.n	800d1de <incomingPacketValid+0x6a>
 800d1b8:	2b40      	cmp	r3, #64	@ 0x40
 800d1ba:	d005      	beq.n	800d1c8 <incomingPacketValid+0x54>
 800d1bc:	2b40      	cmp	r3, #64	@ 0x40
 800d1be:	d80e      	bhi.n	800d1de <incomingPacketValid+0x6a>
 800d1c0:	2b20      	cmp	r3, #32
 800d1c2:	d001      	beq.n	800d1c8 <incomingPacketValid+0x54>
 800d1c4:	2b30      	cmp	r3, #48	@ 0x30
 800d1c6:	d10a      	bne.n	800d1de <incomingPacketValid+0x6a>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBCOMP:
        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
        case MQTT_PACKET_TYPE_PINGRESP:
            status = true;
 800d1c8:	2301      	movs	r3, #1
 800d1ca:	73fb      	strb	r3, [r7, #15]
            break;
 800d1cc:	e00a      	b.n	800d1e4 <incomingPacketValid+0x70>

        case ( MQTT_PACKET_TYPE_PUBREL & 0xF0U ):

            /* The second bit of a PUBREL must be set. */
            if( ( packetType & 0x02U ) > 0U )
 800d1ce:	79fb      	ldrb	r3, [r7, #7]
 800d1d0:	f003 0302 	and.w	r3, r3, #2
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d004      	beq.n	800d1e2 <incomingPacketValid+0x6e>
            {
                status = true;
 800d1d8:	2301      	movs	r3, #1
 800d1da:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800d1dc:	e001      	b.n	800d1e2 <incomingPacketValid+0x6e>

        /* Any other packet type is invalid. */
        default:
            LogWarn( ( "Incoming packet invalid: Packet type=%u.",
                       ( unsigned int ) packetType ) );
            break;
 800d1de:	bf00      	nop
 800d1e0:	e000      	b.n	800d1e4 <incomingPacketValid+0x70>
            break;
 800d1e2:	bf00      	nop
    }

    return status;
 800d1e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	3714      	adds	r7, #20
 800d1ea:	46bd      	mov	sp, r7
 800d1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f0:	4770      	bx	lr

0800d1f2 <checkPublishRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t checkPublishRemainingLength( size_t remainingLength,
                                                 MQTTQoS_t qos,
                                                 size_t qos0Minimum )
{
 800d1f2:	b480      	push	{r7}
 800d1f4:	b087      	sub	sp, #28
 800d1f6:	af00      	add	r7, sp, #0
 800d1f8:	60f8      	str	r0, [r7, #12]
 800d1fa:	460b      	mov	r3, r1
 800d1fc:	607a      	str	r2, [r7, #4]
 800d1fe:	72fb      	strb	r3, [r7, #11]
    MQTTStatus_t status = MQTTSuccess;
 800d200:	2300      	movs	r3, #0
 800d202:	75fb      	strb	r3, [r7, #23]

    /* Sanity checks for "Remaining length". */
    if( qos == MQTTQoS0 )
 800d204:	7afb      	ldrb	r3, [r7, #11]
 800d206:	2b00      	cmp	r3, #0
 800d208:	d106      	bne.n	800d218 <checkPublishRemainingLength+0x26>
    {
        /* Check that the "Remaining length" is greater than the minimum. */
        if( remainingLength < qos0Minimum )
 800d20a:	68fa      	ldr	r2, [r7, #12]
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	429a      	cmp	r2, r3
 800d210:	d209      	bcs.n	800d226 <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 0 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) qos0Minimum ) );

            status = MQTTBadResponse;
 800d212:	2305      	movs	r3, #5
 800d214:	75fb      	strb	r3, [r7, #23]
 800d216:	e006      	b.n	800d226 <checkPublishRemainingLength+0x34>
    else
    {
        /* Check that the "Remaining length" is greater than the minimum. For
         * QoS 1 or 2, this will be two bytes greater than for QoS 0 due to the
         * packet identifier. */
        if( remainingLength < ( qos0Minimum + 2U ) )
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	3302      	adds	r3, #2
 800d21c:	68fa      	ldr	r2, [r7, #12]
 800d21e:	429a      	cmp	r2, r3
 800d220:	d201      	bcs.n	800d226 <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 1 or 2 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) ( qos0Minimum + 2U ) ) );

            status = MQTTBadResponse;
 800d222:	2305      	movs	r3, #5
 800d224:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800d226:	7dfb      	ldrb	r3, [r7, #23]
}
 800d228:	4618      	mov	r0, r3
 800d22a:	371c      	adds	r7, #28
 800d22c:	46bd      	mov	sp, r7
 800d22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d232:	4770      	bx	lr

0800d234 <processPublishFlags>:

/*-----------------------------------------------------------*/

static MQTTStatus_t processPublishFlags( uint8_t publishFlags,
                                         MQTTPublishInfo_t * pPublishInfo )
{
 800d234:	b580      	push	{r7, lr}
 800d236:	b084      	sub	sp, #16
 800d238:	af00      	add	r7, sp, #0
 800d23a:	4603      	mov	r3, r0
 800d23c:	6039      	str	r1, [r7, #0]
 800d23e:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800d240:	2300      	movs	r3, #0
 800d242:	73fb      	strb	r3, [r7, #15]

    assert( pPublishInfo != NULL );
 800d244:	683b      	ldr	r3, [r7, #0]
 800d246:	2b00      	cmp	r3, #0
 800d248:	d106      	bne.n	800d258 <processPublishFlags+0x24>
 800d24a:	4b20      	ldr	r3, [pc, #128]	@ (800d2cc <processPublishFlags+0x98>)
 800d24c:	4a20      	ldr	r2, [pc, #128]	@ (800d2d0 <processPublishFlags+0x9c>)
 800d24e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800d252:	4820      	ldr	r0, [pc, #128]	@ (800d2d4 <processPublishFlags+0xa0>)
 800d254:	f004 ffe8 	bl	8012228 <__assert_func>

    /* Check for QoS 2. */
    if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 ) )
 800d258:	79fb      	ldrb	r3, [r7, #7]
 800d25a:	f003 0304 	and.w	r3, r3, #4
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d00b      	beq.n	800d27a <processPublishFlags+0x46>
    {
        /* PUBLISH packet is invalid if both QoS 1 and QoS 2 bits are set. */
        if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800d262:	79fb      	ldrb	r3, [r7, #7]
 800d264:	f003 0302 	and.w	r3, r3, #2
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d002      	beq.n	800d272 <processPublishFlags+0x3e>
        {
            LogError( ( "Bad QoS: 3." ) );

            status = MQTTBadResponse;
 800d26c:	2305      	movs	r3, #5
 800d26e:	73fb      	strb	r3, [r7, #15]
 800d270:	e00f      	b.n	800d292 <processPublishFlags+0x5e>
        }
        else
        {
            pPublishInfo->qos = MQTTQoS2;
 800d272:	683b      	ldr	r3, [r7, #0]
 800d274:	2202      	movs	r2, #2
 800d276:	701a      	strb	r2, [r3, #0]
 800d278:	e00b      	b.n	800d292 <processPublishFlags+0x5e>
        }
    }
    /* Check for QoS 1. */
    else if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800d27a:	79fb      	ldrb	r3, [r7, #7]
 800d27c:	f003 0302 	and.w	r3, r3, #2
 800d280:	2b00      	cmp	r3, #0
 800d282:	d003      	beq.n	800d28c <processPublishFlags+0x58>
    {
        pPublishInfo->qos = MQTTQoS1;
 800d284:	683b      	ldr	r3, [r7, #0]
 800d286:	2201      	movs	r2, #1
 800d288:	701a      	strb	r2, [r3, #0]
 800d28a:	e002      	b.n	800d292 <processPublishFlags+0x5e>
    }
    /* If the PUBLISH isn't QoS 1 or 2, then it's QoS 0. */
    else
    {
        pPublishInfo->qos = MQTTQoS0;
 800d28c:	683b      	ldr	r3, [r7, #0]
 800d28e:	2200      	movs	r2, #0
 800d290:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800d292:	7bfb      	ldrb	r3, [r7, #15]
 800d294:	2b00      	cmp	r3, #0
 800d296:	d113      	bne.n	800d2c0 <processPublishFlags+0x8c>
    {
        LogDebug( ( "QoS is %d.", ( int ) pPublishInfo->qos ) );

        /* Parse the Retain bit. */
        pPublishInfo->retain = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800d298:	79fb      	ldrb	r3, [r7, #7]
 800d29a:	f003 0301 	and.w	r3, r3, #1
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	bf14      	ite	ne
 800d2a2:	2301      	movne	r3, #1
 800d2a4:	2300      	moveq	r3, #0
 800d2a6:	b2da      	uxtb	r2, r3
 800d2a8:	683b      	ldr	r3, [r7, #0]
 800d2aa:	705a      	strb	r2, [r3, #1]

        LogDebug( ( "Retain bit is %d.", ( int ) pPublishInfo->retain ) );

        /* Parse the DUP bit. */
        pPublishInfo->dup = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800d2ac:	79fb      	ldrb	r3, [r7, #7]
 800d2ae:	f003 0308 	and.w	r3, r3, #8
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	bf14      	ite	ne
 800d2b6:	2301      	movne	r3, #1
 800d2b8:	2300      	moveq	r3, #0
 800d2ba:	b2da      	uxtb	r2, r3
 800d2bc:	683b      	ldr	r3, [r7, #0]
 800d2be:	709a      	strb	r2, [r3, #2]

        LogDebug( ( "DUP bit is %d.", ( int ) pPublishInfo->dup ) );
    }

    return status;
 800d2c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	3710      	adds	r7, #16
 800d2c6:	46bd      	mov	sp, r7
 800d2c8:	bd80      	pop	{r7, pc}
 800d2ca:	bf00      	nop
 800d2cc:	08014aac 	.word	0x08014aac
 800d2d0:	08015334 	.word	0x08015334
 800d2d4:	08014a78 	.word	0x08014a78

0800d2d8 <logConnackResponse>:

/*-----------------------------------------------------------*/

static void logConnackResponse( uint8_t responseCode )
{
 800d2d8:	b5b0      	push	{r4, r5, r7, lr}
 800d2da:	b088      	sub	sp, #32
 800d2dc:	af00      	add	r7, sp, #0
 800d2de:	4603      	mov	r3, r0
 800d2e0:	71fb      	strb	r3, [r7, #7]
    const char * const pConnackResponses[ 6 ] =
 800d2e2:	4b0c      	ldr	r3, [pc, #48]	@ (800d314 <logConnackResponse+0x3c>)
 800d2e4:	f107 0408 	add.w	r4, r7, #8
 800d2e8:	461d      	mov	r5, r3
 800d2ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d2ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d2ee:	e895 0003 	ldmia.w	r5, {r0, r1}
 800d2f2:	e884 0003 	stmia.w	r4, {r0, r1}

    /* Avoid unused parameter warning when assert and logs are disabled. */
    ( void ) responseCode;
    ( void ) pConnackResponses;

    assert( responseCode <= 5U );
 800d2f6:	79fb      	ldrb	r3, [r7, #7]
 800d2f8:	2b05      	cmp	r3, #5
 800d2fa:	d906      	bls.n	800d30a <logConnackResponse+0x32>
 800d2fc:	4b06      	ldr	r3, [pc, #24]	@ (800d318 <logConnackResponse+0x40>)
 800d2fe:	4a07      	ldr	r2, [pc, #28]	@ (800d31c <logConnackResponse+0x44>)
 800d300:	f44f 6185 	mov.w	r1, #1064	@ 0x428
 800d304:	4806      	ldr	r0, [pc, #24]	@ (800d320 <logConnackResponse+0x48>)
 800d306:	f004 ff8f 	bl	8012228 <__assert_func>
    else
    {
        /* Log an error based on the CONNACK response code. */
        LogError( ( "%s", pConnackResponses[ responseCode ] ) );
    }
}
 800d30a:	bf00      	nop
 800d30c:	3720      	adds	r7, #32
 800d30e:	46bd      	mov	sp, r7
 800d310:	bdb0      	pop	{r4, r5, r7, pc}
 800d312:	bf00      	nop
 800d314:	08014d00 	.word	0x08014d00
 800d318:	08014bf8 	.word	0x08014bf8
 800d31c:	08015348 	.word	0x08015348
 800d320:	08014a78 	.word	0x08014a78

0800d324 <deserializeConnack>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeConnack( const MQTTPacketInfo_t * pConnack,
                                        bool * pSessionPresent )
{
 800d324:	b580      	push	{r7, lr}
 800d326:	b084      	sub	sp, #16
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]
 800d32c:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d32e:	2300      	movs	r3, #0
 800d330:	73fb      	strb	r3, [r7, #15]
    const uint8_t * pRemainingData = NULL;
 800d332:	2300      	movs	r3, #0
 800d334:	60bb      	str	r3, [r7, #8]

    assert( pConnack != NULL );
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d106      	bne.n	800d34a <deserializeConnack+0x26>
 800d33c:	4b29      	ldr	r3, [pc, #164]	@ (800d3e4 <deserializeConnack+0xc0>)
 800d33e:	4a2a      	ldr	r2, [pc, #168]	@ (800d3e8 <deserializeConnack+0xc4>)
 800d340:	f240 413e 	movw	r1, #1086	@ 0x43e
 800d344:	4829      	ldr	r0, [pc, #164]	@ (800d3ec <deserializeConnack+0xc8>)
 800d346:	f004 ff6f 	bl	8012228 <__assert_func>
    assert( pSessionPresent != NULL );
 800d34a:	683b      	ldr	r3, [r7, #0]
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d106      	bne.n	800d35e <deserializeConnack+0x3a>
 800d350:	4b27      	ldr	r3, [pc, #156]	@ (800d3f0 <deserializeConnack+0xcc>)
 800d352:	4a25      	ldr	r2, [pc, #148]	@ (800d3e8 <deserializeConnack+0xc4>)
 800d354:	f240 413f 	movw	r1, #1087	@ 0x43f
 800d358:	4824      	ldr	r0, [pc, #144]	@ (800d3ec <deserializeConnack+0xc8>)
 800d35a:	f004 ff65 	bl	8012228 <__assert_func>
    pRemainingData = pConnack->pRemainingData;
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	685b      	ldr	r3, [r3, #4]
 800d362:	60bb      	str	r3, [r7, #8]

    /* According to MQTT 3.1.1, the second byte of CONNACK must specify a
     * "Remaining length" of 2. */
    if( pConnack->remainingLength != MQTT_PACKET_CONNACK_REMAINING_LENGTH )
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	689b      	ldr	r3, [r3, #8]
 800d368:	2b02      	cmp	r3, #2
 800d36a:	d002      	beq.n	800d372 <deserializeConnack+0x4e>
    {
        LogError( ( "CONNACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_CONNACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800d36c:	2305      	movs	r3, #5
 800d36e:	73fb      	strb	r3, [r7, #15]
 800d370:	e01a      	b.n	800d3a8 <deserializeConnack+0x84>
    }

    /* Check the reserved bits in CONNACK. The high 7 bits of the third byte
     * in CONNACK must be 0. */
    else if( ( pRemainingData[ 0 ] | 0x01U ) != 0x01U )
 800d372:	68bb      	ldr	r3, [r7, #8]
 800d374:	781b      	ldrb	r3, [r3, #0]
 800d376:	2b01      	cmp	r3, #1
 800d378:	d902      	bls.n	800d380 <deserializeConnack+0x5c>
    {
        LogError( ( "Reserved bits in CONNACK incorrect." ) );

        status = MQTTBadResponse;
 800d37a:	2305      	movs	r3, #5
 800d37c:	73fb      	strb	r3, [r7, #15]
 800d37e:	e013      	b.n	800d3a8 <deserializeConnack+0x84>
    }
    else
    {
        /* Determine if the "Session Present" bit is set. This is the lowest bit of
         * the third byte in CONNACK. */
        if( ( pRemainingData[ 0 ] & MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
 800d380:	68bb      	ldr	r3, [r7, #8]
 800d382:	781b      	ldrb	r3, [r3, #0]
 800d384:	f003 0301 	and.w	r3, r3, #1
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d00a      	beq.n	800d3a2 <deserializeConnack+0x7e>
            == MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
        {
            LogDebug( ( "CONNACK session present bit set." ) );
            *pSessionPresent = true;
 800d38c:	683b      	ldr	r3, [r7, #0]
 800d38e:	2201      	movs	r2, #1
 800d390:	701a      	strb	r2, [r3, #0]

            /* MQTT 3.1.1 specifies that the fourth byte in CONNACK must be 0 if the
             * "Session Present" bit is set. */
            if( pRemainingData[ 1 ] != 0U )
 800d392:	68bb      	ldr	r3, [r7, #8]
 800d394:	3301      	adds	r3, #1
 800d396:	781b      	ldrb	r3, [r3, #0]
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d005      	beq.n	800d3a8 <deserializeConnack+0x84>
            {
                LogError( ( "Session Present bit is set, but connect return code in CONNACK is %u (nonzero).",
                            ( unsigned int ) pRemainingData[ 1 ] ) );
                status = MQTTBadResponse;
 800d39c:	2305      	movs	r3, #5
 800d39e:	73fb      	strb	r3, [r7, #15]
 800d3a0:	e002      	b.n	800d3a8 <deserializeConnack+0x84>
            }
        }
        else
        {
            LogDebug( ( "CONNACK session present bit not set." ) );
            *pSessionPresent = false;
 800d3a2:	683b      	ldr	r3, [r7, #0]
 800d3a4:	2200      	movs	r2, #0
 800d3a6:	701a      	strb	r2, [r3, #0]
        }
    }

    if( status == MQTTSuccess )
 800d3a8:	7bfb      	ldrb	r3, [r7, #15]
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d114      	bne.n	800d3d8 <deserializeConnack+0xb4>
    {
        /* In MQTT 3.1.1, only values 0 through 5 are valid CONNACK response codes. */
        if( pRemainingData[ 1 ] > 5U )
 800d3ae:	68bb      	ldr	r3, [r7, #8]
 800d3b0:	3301      	adds	r3, #1
 800d3b2:	781b      	ldrb	r3, [r3, #0]
 800d3b4:	2b05      	cmp	r3, #5
 800d3b6:	d902      	bls.n	800d3be <deserializeConnack+0x9a>
        {
            LogError( ( "CONNACK response %u is invalid.",
                        ( unsigned int ) pRemainingData[ 1 ] ) );

            status = MQTTBadResponse;
 800d3b8:	2305      	movs	r3, #5
 800d3ba:	73fb      	strb	r3, [r7, #15]
 800d3bc:	e00c      	b.n	800d3d8 <deserializeConnack+0xb4>
        }
        else
        {
            /* Print the appropriate message for the CONNACK response code if logs are
             * enabled. */
            logConnackResponse( pRemainingData[ 1 ] );
 800d3be:	68bb      	ldr	r3, [r7, #8]
 800d3c0:	3301      	adds	r3, #1
 800d3c2:	781b      	ldrb	r3, [r3, #0]
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	f7ff ff87 	bl	800d2d8 <logConnackResponse>

            /* A nonzero CONNACK response code means the connection was refused. */
            if( pRemainingData[ 1 ] > 0U )
 800d3ca:	68bb      	ldr	r3, [r7, #8]
 800d3cc:	3301      	adds	r3, #1
 800d3ce:	781b      	ldrb	r3, [r3, #0]
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d001      	beq.n	800d3d8 <deserializeConnack+0xb4>
            {
                status = MQTTServerRefused;
 800d3d4:	2306      	movs	r3, #6
 800d3d6:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 800d3d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3da:	4618      	mov	r0, r3
 800d3dc:	3710      	adds	r7, #16
 800d3de:	46bd      	mov	sp, r7
 800d3e0:	bd80      	pop	{r7, pc}
 800d3e2:	bf00      	nop
 800d3e4:	08014d18 	.word	0x08014d18
 800d3e8:	0801535c 	.word	0x0801535c
 800d3ec:	08014a78 	.word	0x08014a78
 800d3f0:	08014d2c 	.word	0x08014d2c

0800d3f4 <readSubackStatus>:

/*-----------------------------------------------------------*/

static MQTTStatus_t readSubackStatus( size_t statusCount,
                                      const uint8_t * pStatusStart )
{
 800d3f4:	b580      	push	{r7, lr}
 800d3f6:	b086      	sub	sp, #24
 800d3f8:	af00      	add	r7, sp, #0
 800d3fa:	6078      	str	r0, [r7, #4]
 800d3fc:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d3fe:	2300      	movs	r3, #0
 800d400:	75fb      	strb	r3, [r7, #23]
    uint8_t subscriptionStatus = 0;
 800d402:	2300      	movs	r3, #0
 800d404:	73fb      	strb	r3, [r7, #15]
    size_t i = 0;
 800d406:	2300      	movs	r3, #0
 800d408:	613b      	str	r3, [r7, #16]

    assert( pStatusStart != NULL );
 800d40a:	683b      	ldr	r3, [r7, #0]
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d106      	bne.n	800d41e <readSubackStatus+0x2a>
 800d410:	4b17      	ldr	r3, [pc, #92]	@ (800d470 <readSubackStatus+0x7c>)
 800d412:	4a18      	ldr	r2, [pc, #96]	@ (800d474 <readSubackStatus+0x80>)
 800d414:	f44f 619c 	mov.w	r1, #1248	@ 0x4e0
 800d418:	4817      	ldr	r0, [pc, #92]	@ (800d478 <readSubackStatus+0x84>)
 800d41a:	f004 ff05 	bl	8012228 <__assert_func>

    /* Iterate through each status byte in the SUBACK packet. */
    for( i = 0; i < statusCount; i++ )
 800d41e:	2300      	movs	r3, #0
 800d420:	613b      	str	r3, [r7, #16]
 800d422:	e019      	b.n	800d458 <readSubackStatus+0x64>
    {
        /* Read a single status byte in SUBACK. */
        subscriptionStatus = pStatusStart[ i ];
 800d424:	683a      	ldr	r2, [r7, #0]
 800d426:	693b      	ldr	r3, [r7, #16]
 800d428:	4413      	add	r3, r2
 800d42a:	781b      	ldrb	r3, [r3, #0]
 800d42c:	73fb      	strb	r3, [r7, #15]

        /* MQTT 3.1.1 defines the following values as status codes. */
        switch( subscriptionStatus )
 800d42e:	7bfb      	ldrb	r3, [r7, #15]
 800d430:	2b02      	cmp	r3, #2
 800d432:	dc02      	bgt.n	800d43a <readSubackStatus+0x46>
 800d434:	2b00      	cmp	r3, #0
 800d436:	da08      	bge.n	800d44a <readSubackStatus+0x56>
 800d438:	e004      	b.n	800d444 <readSubackStatus+0x50>
 800d43a:	2b80      	cmp	r3, #128	@ 0x80
 800d43c:	d102      	bne.n	800d444 <readSubackStatus+0x50>
            case 0x80:

                LogWarn( ( "Topic filter %lu refused.", ( unsigned long ) i ) );

                /* Application should remove subscription from the list */
                status = MQTTServerRefused;
 800d43e:	2306      	movs	r3, #6
 800d440:	75fb      	strb	r3, [r7, #23]

                break;
 800d442:	e003      	b.n	800d44c <readSubackStatus+0x58>

            default:
                LogError( ( "Bad SUBSCRIBE status %u.",
                            ( unsigned int ) subscriptionStatus ) );

                status = MQTTBadResponse;
 800d444:	2305      	movs	r3, #5
 800d446:	75fb      	strb	r3, [r7, #23]

                break;
 800d448:	e000      	b.n	800d44c <readSubackStatus+0x58>
                break;
 800d44a:	bf00      	nop
        }

        /* Stop parsing the subscription statuses if a bad response was received. */
        if( status == MQTTBadResponse )
 800d44c:	7dfb      	ldrb	r3, [r7, #23]
 800d44e:	2b05      	cmp	r3, #5
 800d450:	d007      	beq.n	800d462 <readSubackStatus+0x6e>
    for( i = 0; i < statusCount; i++ )
 800d452:	693b      	ldr	r3, [r7, #16]
 800d454:	3301      	adds	r3, #1
 800d456:	613b      	str	r3, [r7, #16]
 800d458:	693a      	ldr	r2, [r7, #16]
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	429a      	cmp	r2, r3
 800d45e:	d3e1      	bcc.n	800d424 <readSubackStatus+0x30>
 800d460:	e000      	b.n	800d464 <readSubackStatus+0x70>
        {
            break;
 800d462:	bf00      	nop
        }
    }

    return status;
 800d464:	7dfb      	ldrb	r3, [r7, #23]
}
 800d466:	4618      	mov	r0, r3
 800d468:	3718      	adds	r7, #24
 800d46a:	46bd      	mov	sp, r7
 800d46c:	bd80      	pop	{r7, pc}
 800d46e:	bf00      	nop
 800d470:	08014d78 	.word	0x08014d78
 800d474:	08015370 	.word	0x08015370
 800d478:	08014a78 	.word	0x08014a78

0800d47c <deserializeSuback>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSuback( const MQTTPacketInfo_t * pSuback,
                                       uint16_t * pPacketIdentifier )
{
 800d47c:	b580      	push	{r7, lr}
 800d47e:	b086      	sub	sp, #24
 800d480:	af00      	add	r7, sp, #0
 800d482:	6078      	str	r0, [r7, #4]
 800d484:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d486:	2300      	movs	r3, #0
 800d488:	75fb      	strb	r3, [r7, #23]
    size_t remainingLength;
    const uint8_t * pVariableHeader = NULL;
 800d48a:	2300      	movs	r3, #0
 800d48c:	613b      	str	r3, [r7, #16]

    assert( pSuback != NULL );
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d106      	bne.n	800d4a2 <deserializeSuback+0x26>
 800d494:	4b20      	ldr	r3, [pc, #128]	@ (800d518 <deserializeSuback+0x9c>)
 800d496:	4a21      	ldr	r2, [pc, #132]	@ (800d51c <deserializeSuback+0xa0>)
 800d498:	f240 5119 	movw	r1, #1305	@ 0x519
 800d49c:	4820      	ldr	r0, [pc, #128]	@ (800d520 <deserializeSuback+0xa4>)
 800d49e:	f004 fec3 	bl	8012228 <__assert_func>
    assert( pPacketIdentifier != NULL );
 800d4a2:	683b      	ldr	r3, [r7, #0]
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d106      	bne.n	800d4b6 <deserializeSuback+0x3a>
 800d4a8:	4b1e      	ldr	r3, [pc, #120]	@ (800d524 <deserializeSuback+0xa8>)
 800d4aa:	4a1c      	ldr	r2, [pc, #112]	@ (800d51c <deserializeSuback+0xa0>)
 800d4ac:	f240 511a 	movw	r1, #1306	@ 0x51a
 800d4b0:	481b      	ldr	r0, [pc, #108]	@ (800d520 <deserializeSuback+0xa4>)
 800d4b2:	f004 feb9 	bl	8012228 <__assert_func>

    remainingLength = pSuback->remainingLength;
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	689b      	ldr	r3, [r3, #8]
 800d4ba:	60fb      	str	r3, [r7, #12]
    pVariableHeader = pSuback->pRemainingData;
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	685b      	ldr	r3, [r3, #4]
 800d4c0:	613b      	str	r3, [r7, #16]

    /* A SUBACK must have a remaining length of at least 3 to accommodate the
     * packet identifier and at least 1 return code. */
    if( remainingLength < 3U )
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	2b02      	cmp	r3, #2
 800d4c6:	d802      	bhi.n	800d4ce <deserializeSuback+0x52>
    {
        LogError( ( "SUBACK cannot have a remaining length less than 3." ) );
        status = MQTTBadResponse;
 800d4c8:	2305      	movs	r3, #5
 800d4ca:	75fb      	strb	r3, [r7, #23]
 800d4cc:	e01e      	b.n	800d50c <deserializeSuback+0x90>
    }
    else
    {
        /* Extract the packet identifier (first 2 bytes of variable header) from SUBACK. */
        *pPacketIdentifier = UINT16_DECODE( pVariableHeader );
 800d4ce:	693b      	ldr	r3, [r7, #16]
 800d4d0:	781b      	ldrb	r3, [r3, #0]
 800d4d2:	b21b      	sxth	r3, r3
 800d4d4:	021b      	lsls	r3, r3, #8
 800d4d6:	b21a      	sxth	r2, r3
 800d4d8:	693b      	ldr	r3, [r7, #16]
 800d4da:	3301      	adds	r3, #1
 800d4dc:	781b      	ldrb	r3, [r3, #0]
 800d4de:	b21b      	sxth	r3, r3
 800d4e0:	4313      	orrs	r3, r2
 800d4e2:	b21b      	sxth	r3, r3
 800d4e4:	b29a      	uxth	r2, r3
 800d4e6:	683b      	ldr	r3, [r7, #0]
 800d4e8:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        if( *pPacketIdentifier == 0U )
 800d4ea:	683b      	ldr	r3, [r7, #0]
 800d4ec:	881b      	ldrh	r3, [r3, #0]
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d102      	bne.n	800d4f8 <deserializeSuback+0x7c>
        {
            status = MQTTBadResponse;
 800d4f2:	2305      	movs	r3, #5
 800d4f4:	75fb      	strb	r3, [r7, #23]
 800d4f6:	e009      	b.n	800d50c <deserializeSuback+0x90>
        }
        else
        {
            status = readSubackStatus( remainingLength - sizeof( uint16_t ),
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	1e9a      	subs	r2, r3, #2
 800d4fc:	693b      	ldr	r3, [r7, #16]
 800d4fe:	3302      	adds	r3, #2
 800d500:	4619      	mov	r1, r3
 800d502:	4610      	mov	r0, r2
 800d504:	f7ff ff76 	bl	800d3f4 <readSubackStatus>
 800d508:	4603      	mov	r3, r0
 800d50a:	75fb      	strb	r3, [r7, #23]
                                       &pVariableHeader[ sizeof( uint16_t ) ] );
        }
    }

    return status;
 800d50c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d50e:	4618      	mov	r0, r3
 800d510:	3718      	adds	r7, #24
 800d512:	46bd      	mov	sp, r7
 800d514:	bd80      	pop	{r7, pc}
 800d516:	bf00      	nop
 800d518:	08014d90 	.word	0x08014d90
 800d51c:	08015384 	.word	0x08015384
 800d520:	08014a78 	.word	0x08014a78
 800d524:	08014da0 	.word	0x08014da0

0800d528 <deserializePublish>:
/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                        uint16_t * pPacketId,
                                        MQTTPublishInfo_t * pPublishInfo )
{
 800d528:	b580      	push	{r7, lr}
 800d52a:	b088      	sub	sp, #32
 800d52c:	af00      	add	r7, sp, #0
 800d52e:	60f8      	str	r0, [r7, #12]
 800d530:	60b9      	str	r1, [r7, #8]
 800d532:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d534:	2300      	movs	r3, #0
 800d536:	77fb      	strb	r3, [r7, #31]
    const uint8_t * pVariableHeader, * pPacketIdentifierHigh = NULL;
 800d538:	2300      	movs	r3, #0
 800d53a:	61bb      	str	r3, [r7, #24]

    assert( pIncomingPacket != NULL );
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d106      	bne.n	800d550 <deserializePublish+0x28>
 800d542:	4b54      	ldr	r3, [pc, #336]	@ (800d694 <deserializePublish+0x16c>)
 800d544:	4a54      	ldr	r2, [pc, #336]	@ (800d698 <deserializePublish+0x170>)
 800d546:	f240 517e 	movw	r1, #1406	@ 0x57e
 800d54a:	4854      	ldr	r0, [pc, #336]	@ (800d69c <deserializePublish+0x174>)
 800d54c:	f004 fe6c 	bl	8012228 <__assert_func>
    assert( pPacketId != NULL );
 800d550:	68bb      	ldr	r3, [r7, #8]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d106      	bne.n	800d564 <deserializePublish+0x3c>
 800d556:	4b52      	ldr	r3, [pc, #328]	@ (800d6a0 <deserializePublish+0x178>)
 800d558:	4a4f      	ldr	r2, [pc, #316]	@ (800d698 <deserializePublish+0x170>)
 800d55a:	f240 517f 	movw	r1, #1407	@ 0x57f
 800d55e:	484f      	ldr	r0, [pc, #316]	@ (800d69c <deserializePublish+0x174>)
 800d560:	f004 fe62 	bl	8012228 <__assert_func>
    assert( pPublishInfo != NULL );
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	2b00      	cmp	r3, #0
 800d568:	d106      	bne.n	800d578 <deserializePublish+0x50>
 800d56a:	4b4e      	ldr	r3, [pc, #312]	@ (800d6a4 <deserializePublish+0x17c>)
 800d56c:	4a4a      	ldr	r2, [pc, #296]	@ (800d698 <deserializePublish+0x170>)
 800d56e:	f44f 61b0 	mov.w	r1, #1408	@ 0x580
 800d572:	484a      	ldr	r0, [pc, #296]	@ (800d69c <deserializePublish+0x174>)
 800d574:	f004 fe58 	bl	8012228 <__assert_func>
    assert( pIncomingPacket->pRemainingData != NULL );
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	685b      	ldr	r3, [r3, #4]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d106      	bne.n	800d58e <deserializePublish+0x66>
 800d580:	4b49      	ldr	r3, [pc, #292]	@ (800d6a8 <deserializePublish+0x180>)
 800d582:	4a45      	ldr	r2, [pc, #276]	@ (800d698 <deserializePublish+0x170>)
 800d584:	f240 5181 	movw	r1, #1409	@ 0x581
 800d588:	4844      	ldr	r0, [pc, #272]	@ (800d69c <deserializePublish+0x174>)
 800d58a:	f004 fe4d 	bl	8012228 <__assert_func>

    pVariableHeader = pIncomingPacket->pRemainingData;
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	685b      	ldr	r3, [r3, #4]
 800d592:	617b      	str	r3, [r7, #20]
    /* The flags are the lower 4 bits of the first byte in PUBLISH. */
    status = processPublishFlags( ( pIncomingPacket->type & 0x0FU ), pPublishInfo );
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	781b      	ldrb	r3, [r3, #0]
 800d598:	f003 030f 	and.w	r3, r3, #15
 800d59c:	b2db      	uxtb	r3, r3
 800d59e:	6879      	ldr	r1, [r7, #4]
 800d5a0:	4618      	mov	r0, r3
 800d5a2:	f7ff fe47 	bl	800d234 <processPublishFlags>
 800d5a6:	4603      	mov	r3, r0
 800d5a8:	77fb      	strb	r3, [r7, #31]

    if( status == MQTTSuccess )
 800d5aa:	7ffb      	ldrb	r3, [r7, #31]
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d109      	bne.n	800d5c4 <deserializePublish+0x9c>
        /* Sanity checks for "Remaining length". A QoS 0 PUBLISH  must have a remaining
         * length of at least 3 to accommodate topic name length (2 bytes) and topic
         * name (at least 1 byte). A QoS 1 or 2 PUBLISH must have a remaining length of
         * at least 5 for the packet identifier in addition to the topic name length and
         * topic name. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	6898      	ldr	r0, [r3, #8]
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	781b      	ldrb	r3, [r3, #0]
 800d5b8:	2203      	movs	r2, #3
 800d5ba:	4619      	mov	r1, r3
 800d5bc:	f7ff fe19 	bl	800d1f2 <checkPublishRemainingLength>
 800d5c0:	4603      	mov	r3, r0
 800d5c2:	77fb      	strb	r3, [r7, #31]
                                              pPublishInfo->qos,
                                              MQTT_MIN_PUBLISH_REMAINING_LENGTH_QOS0 );
    }

    if( status == MQTTSuccess )
 800d5c4:	7ffb      	ldrb	r3, [r7, #31]
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d119      	bne.n	800d5fe <deserializePublish+0xd6>
    {
        /* Extract the topic name starting from the first byte of the variable header.
         * The topic name string starts at byte 3 in the variable header. */
        pPublishInfo->topicNameLength = UINT16_DECODE( pVariableHeader );
 800d5ca:	697b      	ldr	r3, [r7, #20]
 800d5cc:	781b      	ldrb	r3, [r3, #0]
 800d5ce:	b21b      	sxth	r3, r3
 800d5d0:	021b      	lsls	r3, r3, #8
 800d5d2:	b21a      	sxth	r2, r3
 800d5d4:	697b      	ldr	r3, [r7, #20]
 800d5d6:	3301      	adds	r3, #1
 800d5d8:	781b      	ldrb	r3, [r3, #0]
 800d5da:	b21b      	sxth	r3, r3
 800d5dc:	4313      	orrs	r3, r2
 800d5de:	b21b      	sxth	r3, r3
 800d5e0:	b29a      	uxth	r2, r3
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	811a      	strh	r2, [r3, #8]

        /* Sanity checks for topic name length and "Remaining length". The remaining
         * length must be at least as large as the variable length header. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800d5e6:	68fb      	ldr	r3, [r7, #12]
 800d5e8:	6898      	ldr	r0, [r3, #8]
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	7819      	ldrb	r1, [r3, #0]
                                              pPublishInfo->qos,
                                              pPublishInfo->topicNameLength + sizeof( uint16_t ) );
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	891b      	ldrh	r3, [r3, #8]
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800d5f2:	3302      	adds	r3, #2
 800d5f4:	461a      	mov	r2, r3
 800d5f6:	f7ff fdfc 	bl	800d1f2 <checkPublishRemainingLength>
 800d5fa:	4603      	mov	r3, r0
 800d5fc:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800d5fe:	7ffb      	ldrb	r3, [r7, #31]
 800d600:	2b00      	cmp	r3, #0
 800d602:	d124      	bne.n	800d64e <deserializePublish+0x126>
    {
        /* Parse the topic. */
        pPublishInfo->pTopicName = ( const char * ) ( &pVariableHeader[ sizeof( uint16_t ) ] );
 800d604:	697b      	ldr	r3, [r7, #20]
 800d606:	1c9a      	adds	r2, r3, #2
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	605a      	str	r2, [r3, #4]
        LogDebug( ( "Topic name length: %hu.", ( unsigned short ) pPublishInfo->topicNameLength ) );

        /* Extract the packet identifier for QoS 1 or 2 PUBLISH packets. Packet
         * identifier starts immediately after the topic name. */
        /* coverity[tainted_scalar] */
        pPacketIdentifierHigh = ( const uint8_t * ) ( &pPublishInfo->pTopicName[ pPublishInfo->topicNameLength ] );
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	685b      	ldr	r3, [r3, #4]
 800d610:	687a      	ldr	r2, [r7, #4]
 800d612:	8912      	ldrh	r2, [r2, #8]
 800d614:	4413      	add	r3, r2
 800d616:	61bb      	str	r3, [r7, #24]

        if( pPublishInfo->qos > MQTTQoS0 )
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	781b      	ldrb	r3, [r3, #0]
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d016      	beq.n	800d64e <deserializePublish+0x126>
        {
            *pPacketId = UINT16_DECODE( pPacketIdentifierHigh );
 800d620:	69bb      	ldr	r3, [r7, #24]
 800d622:	781b      	ldrb	r3, [r3, #0]
 800d624:	b21b      	sxth	r3, r3
 800d626:	021b      	lsls	r3, r3, #8
 800d628:	b21a      	sxth	r2, r3
 800d62a:	69bb      	ldr	r3, [r7, #24]
 800d62c:	3301      	adds	r3, #1
 800d62e:	781b      	ldrb	r3, [r3, #0]
 800d630:	b21b      	sxth	r3, r3
 800d632:	4313      	orrs	r3, r2
 800d634:	b21b      	sxth	r3, r3
 800d636:	b29a      	uxth	r2, r3
 800d638:	68bb      	ldr	r3, [r7, #8]
 800d63a:	801a      	strh	r2, [r3, #0]

            LogDebug( ( "Packet identifier %hu.",
                        ( unsigned short ) *pPacketId ) );

            /* Advance pointer two bytes to start of payload as in the QoS 0 case. */
            pPacketIdentifierHigh = &pPacketIdentifierHigh[ sizeof( uint16_t ) ];
 800d63c:	69bb      	ldr	r3, [r7, #24]
 800d63e:	3302      	adds	r3, #2
 800d640:	61bb      	str	r3, [r7, #24]

            /* Packet identifier cannot be 0. */
            if( *pPacketId == 0U )
 800d642:	68bb      	ldr	r3, [r7, #8]
 800d644:	881b      	ldrh	r3, [r3, #0]
 800d646:	2b00      	cmp	r3, #0
 800d648:	d101      	bne.n	800d64e <deserializePublish+0x126>
            {
                LogError( ( "Packet identifier cannot be 0." ) );
                status = MQTTBadResponse;
 800d64a:	2305      	movs	r3, #5
 800d64c:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    if( status == MQTTSuccess )
 800d64e:	7ffb      	ldrb	r3, [r7, #31]
 800d650:	2b00      	cmp	r3, #0
 800d652:	d119      	bne.n	800d688 <deserializePublish+0x160>
    {
        /* Calculate the length of the payload. QoS 1 or 2 PUBLISH packets contain
         * a packet identifier, but QoS 0 PUBLISH packets do not. */
        pPublishInfo->payloadLength = pIncomingPacket->remainingLength - pPublishInfo->topicNameLength - sizeof( uint16_t );
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	689b      	ldr	r3, [r3, #8]
 800d658:	687a      	ldr	r2, [r7, #4]
 800d65a:	8912      	ldrh	r2, [r2, #8]
 800d65c:	1a9b      	subs	r3, r3, r2
 800d65e:	1e9a      	subs	r2, r3, #2
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	611a      	str	r2, [r3, #16]

        if( pPublishInfo->qos != MQTTQoS0 )
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	781b      	ldrb	r3, [r3, #0]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d004      	beq.n	800d676 <deserializePublish+0x14e>
        {
            /* Two more bytes for the packet identifier. */
            pPublishInfo->payloadLength -= sizeof( uint16_t );
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	691b      	ldr	r3, [r3, #16]
 800d670:	1e9a      	subs	r2, r3, #2
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	611a      	str	r2, [r3, #16]
        }

        /* Set payload if it exists. */
        pPublishInfo->pPayload = ( pPublishInfo->payloadLength != 0U ) ? pPacketIdentifierHigh : NULL;
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	691b      	ldr	r3, [r3, #16]
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d001      	beq.n	800d682 <deserializePublish+0x15a>
 800d67e:	69bb      	ldr	r3, [r7, #24]
 800d680:	e000      	b.n	800d684 <deserializePublish+0x15c>
 800d682:	2300      	movs	r3, #0
 800d684:	687a      	ldr	r2, [r7, #4]
 800d686:	60d3      	str	r3, [r2, #12]

        LogDebug( ( "Payload length %lu.",
                    ( unsigned long ) pPublishInfo->payloadLength ) );
    }

    return status;
 800d688:	7ffb      	ldrb	r3, [r7, #31]
}
 800d68a:	4618      	mov	r0, r3
 800d68c:	3720      	adds	r7, #32
 800d68e:	46bd      	mov	sp, r7
 800d690:	bd80      	pop	{r7, pc}
 800d692:	bf00      	nop
 800d694:	08014dbc 	.word	0x08014dbc
 800d698:	08015398 	.word	0x08015398
 800d69c:	08014a78 	.word	0x08014a78
 800d6a0:	08014dd4 	.word	0x08014dd4
 800d6a4:	08014aac 	.word	0x08014aac
 800d6a8:	08014de8 	.word	0x08014de8

0800d6ac <deserializeSimpleAck>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSimpleAck( const MQTTPacketInfo_t * pAck,
                                          uint16_t * pPacketIdentifier )
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b084      	sub	sp, #16
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
 800d6b4:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d6b6:	2300      	movs	r3, #0
 800d6b8:	73fb      	strb	r3, [r7, #15]

    assert( pAck != NULL );
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d106      	bne.n	800d6ce <deserializeSimpleAck+0x22>
 800d6c0:	4b19      	ldr	r3, [pc, #100]	@ (800d728 <deserializeSimpleAck+0x7c>)
 800d6c2:	4a1a      	ldr	r2, [pc, #104]	@ (800d72c <deserializeSimpleAck+0x80>)
 800d6c4:	f240 51db 	movw	r1, #1499	@ 0x5db
 800d6c8:	4819      	ldr	r0, [pc, #100]	@ (800d730 <deserializeSimpleAck+0x84>)
 800d6ca:	f004 fdad 	bl	8012228 <__assert_func>
    assert( pPacketIdentifier != NULL );
 800d6ce:	683b      	ldr	r3, [r7, #0]
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d106      	bne.n	800d6e2 <deserializeSimpleAck+0x36>
 800d6d4:	4b17      	ldr	r3, [pc, #92]	@ (800d734 <deserializeSimpleAck+0x88>)
 800d6d6:	4a15      	ldr	r2, [pc, #84]	@ (800d72c <deserializeSimpleAck+0x80>)
 800d6d8:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800d6dc:	4814      	ldr	r0, [pc, #80]	@ (800d730 <deserializeSimpleAck+0x84>)
 800d6de:	f004 fda3 	bl	8012228 <__assert_func>

    /* Check that the "Remaining length" of the received ACK is 2. */
    if( pAck->remainingLength != MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH )
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	689b      	ldr	r3, [r3, #8]
 800d6e6:	2b02      	cmp	r3, #2
 800d6e8:	d002      	beq.n	800d6f0 <deserializeSimpleAck+0x44>
    {
        LogError( ( "ACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800d6ea:	2305      	movs	r3, #5
 800d6ec:	73fb      	strb	r3, [r7, #15]
 800d6ee:	e015      	b.n	800d71c <deserializeSimpleAck+0x70>
    }
    else
    {
        /* Extract the packet identifier (third and fourth bytes) from ACK. */
        *pPacketIdentifier = UINT16_DECODE( pAck->pRemainingData );
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	685b      	ldr	r3, [r3, #4]
 800d6f4:	781b      	ldrb	r3, [r3, #0]
 800d6f6:	b21b      	sxth	r3, r3
 800d6f8:	021b      	lsls	r3, r3, #8
 800d6fa:	b21a      	sxth	r2, r3
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	685b      	ldr	r3, [r3, #4]
 800d700:	3301      	adds	r3, #1
 800d702:	781b      	ldrb	r3, [r3, #0]
 800d704:	b21b      	sxth	r3, r3
 800d706:	4313      	orrs	r3, r2
 800d708:	b21b      	sxth	r3, r3
 800d70a:	b29a      	uxth	r2, r3
 800d70c:	683b      	ldr	r3, [r7, #0]
 800d70e:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        /* Packet identifier cannot be 0. */
        if( *pPacketIdentifier == 0U )
 800d710:	683b      	ldr	r3, [r7, #0]
 800d712:	881b      	ldrh	r3, [r3, #0]
 800d714:	2b00      	cmp	r3, #0
 800d716:	d101      	bne.n	800d71c <deserializeSimpleAck+0x70>
        {
            LogError( ( "Packet identifier cannot be 0." ) );
            status = MQTTBadResponse;
 800d718:	2305      	movs	r3, #5
 800d71a:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 800d71c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d71e:	4618      	mov	r0, r3
 800d720:	3710      	adds	r7, #16
 800d722:	46bd      	mov	sp, r7
 800d724:	bd80      	pop	{r7, pc}
 800d726:	bf00      	nop
 800d728:	08014e10 	.word	0x08014e10
 800d72c:	080153ac 	.word	0x080153ac
 800d730:	08014a78 	.word	0x08014a78
 800d734:	08014da0 	.word	0x08014da0

0800d738 <deserializePingresp>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp )
{
 800d738:	b580      	push	{r7, lr}
 800d73a:	b084      	sub	sp, #16
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d740:	2300      	movs	r3, #0
 800d742:	73fb      	strb	r3, [r7, #15]

    assert( pPingresp != NULL );
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	2b00      	cmp	r3, #0
 800d748:	d106      	bne.n	800d758 <deserializePingresp+0x20>
 800d74a:	4b09      	ldr	r3, [pc, #36]	@ (800d770 <deserializePingresp+0x38>)
 800d74c:	4a09      	ldr	r2, [pc, #36]	@ (800d774 <deserializePingresp+0x3c>)
 800d74e:	f240 51ff 	movw	r1, #1535	@ 0x5ff
 800d752:	4809      	ldr	r0, [pc, #36]	@ (800d778 <deserializePingresp+0x40>)
 800d754:	f004 fd68 	bl	8012228 <__assert_func>

    /* Check the "Remaining length" (second byte) of the received PINGRESP is 0. */
    if( pPingresp->remainingLength != MQTT_PACKET_PINGRESP_REMAINING_LENGTH )
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	689b      	ldr	r3, [r3, #8]
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d001      	beq.n	800d764 <deserializePingresp+0x2c>
    {
        LogError( ( "PINGRESP does not have remaining length of %u.",
                    MQTT_PACKET_PINGRESP_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800d760:	2305      	movs	r3, #5
 800d762:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800d764:	7bfb      	ldrb	r3, [r7, #15]
}
 800d766:	4618      	mov	r0, r3
 800d768:	3710      	adds	r7, #16
 800d76a:	46bd      	mov	sp, r7
 800d76c:	bd80      	pop	{r7, pc}
 800d76e:	bf00      	nop
 800d770:	08014e20 	.word	0x08014e20
 800d774:	080153c4 	.word	0x080153c4
 800d778:	08014a78 	.word	0x08014a78

0800d77c <MQTT_SerializeConnectFixedHeader>:

uint8_t * MQTT_SerializeConnectFixedHeader( uint8_t * pIndex,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800d77c:	b580      	push	{r7, lr}
 800d77e:	b086      	sub	sp, #24
 800d780:	af00      	add	r7, sp, #0
 800d782:	60f8      	str	r0, [r7, #12]
 800d784:	60b9      	str	r1, [r7, #8]
 800d786:	607a      	str	r2, [r7, #4]
 800d788:	603b      	str	r3, [r7, #0]
    uint8_t * pIndexLocal = pIndex;
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	613b      	str	r3, [r7, #16]
    uint8_t connectFlags = 0U;
 800d78e:	2300      	movs	r3, #0
 800d790:	75fb      	strb	r3, [r7, #23]

    /* The first byte in the CONNECT packet is the control packet type. */
    *pIndexLocal = MQTT_PACKET_TYPE_CONNECT;
 800d792:	693b      	ldr	r3, [r7, #16]
 800d794:	2210      	movs	r2, #16
 800d796:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800d798:	693b      	ldr	r3, [r7, #16]
 800d79a:	3301      	adds	r3, #1
 800d79c:	613b      	str	r3, [r7, #16]

    /* The remaining length of the CONNECT packet is encoded starting from the
     * second byte. The remaining length does not include the length of the fixed
     * header or the encoding of the remaining length. */
    pIndexLocal = encodeRemainingLength( pIndexLocal, remainingLength );
 800d79e:	6839      	ldr	r1, [r7, #0]
 800d7a0:	6938      	ldr	r0, [r7, #16]
 800d7a2:	f7ff faed 	bl	800cd80 <encodeRemainingLength>
 800d7a6:	6138      	str	r0, [r7, #16]

    /* The string "MQTT" is placed at the beginning of the CONNECT packet's variable
     * header. This string is 4 bytes long. */
    pIndexLocal = encodeString( pIndexLocal, "MQTT", 4 );
 800d7a8:	2204      	movs	r2, #4
 800d7aa:	492f      	ldr	r1, [pc, #188]	@ (800d868 <MQTT_SerializeConnectFixedHeader+0xec>)
 800d7ac:	6938      	ldr	r0, [r7, #16]
 800d7ae:	f7ff fb1f 	bl	800cdf0 <encodeString>
 800d7b2:	6138      	str	r0, [r7, #16]

    /* The MQTT protocol version is the second field of the variable header. */
    *pIndexLocal = MQTT_VERSION_3_1_1;
 800d7b4:	693b      	ldr	r3, [r7, #16]
 800d7b6:	2204      	movs	r2, #4
 800d7b8:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800d7ba:	693b      	ldr	r3, [r7, #16]
 800d7bc:	3301      	adds	r3, #1
 800d7be:	613b      	str	r3, [r7, #16]

    /* Set the clean session flag if needed. */
    if( pConnectInfo->cleanSession == true )
 800d7c0:	68bb      	ldr	r3, [r7, #8]
 800d7c2:	781b      	ldrb	r3, [r3, #0]
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d003      	beq.n	800d7d0 <MQTT_SerializeConnectFixedHeader+0x54>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_CLEAN );
 800d7c8:	7dfb      	ldrb	r3, [r7, #23]
 800d7ca:	f043 0302 	orr.w	r3, r3, #2
 800d7ce:	75fb      	strb	r3, [r7, #23]
    }

    /* Set the flags for username and password if provided. */
    if( pConnectInfo->pUserName != NULL )
 800d7d0:	68bb      	ldr	r3, [r7, #8]
 800d7d2:	68db      	ldr	r3, [r3, #12]
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d003      	beq.n	800d7e0 <MQTT_SerializeConnectFixedHeader+0x64>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_USERNAME );
 800d7d8:	7dfb      	ldrb	r3, [r7, #23]
 800d7da:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d7de:	75fb      	strb	r3, [r7, #23]
    }

    if( pConnectInfo->pPassword != NULL )
 800d7e0:	68bb      	ldr	r3, [r7, #8]
 800d7e2:	695b      	ldr	r3, [r3, #20]
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d003      	beq.n	800d7f0 <MQTT_SerializeConnectFixedHeader+0x74>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_PASSWORD );
 800d7e8:	7dfb      	ldrb	r3, [r7, #23]
 800d7ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d7ee:	75fb      	strb	r3, [r7, #23]
    }

    /* Set will flag if a Last Will and Testament is provided. */
    if( pWillInfo != NULL )
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d01c      	beq.n	800d830 <MQTT_SerializeConnectFixedHeader+0xb4>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL );
 800d7f6:	7dfb      	ldrb	r3, [r7, #23]
 800d7f8:	f043 0304 	orr.w	r3, r3, #4
 800d7fc:	75fb      	strb	r3, [r7, #23]

        /* Flags only need to be changed for Will QoS 1 or 2. */
        if( pWillInfo->qos == MQTTQoS1 )
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	781b      	ldrb	r3, [r3, #0]
 800d802:	2b01      	cmp	r3, #1
 800d804:	d104      	bne.n	800d810 <MQTT_SerializeConnectFixedHeader+0x94>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS1 );
 800d806:	7dfb      	ldrb	r3, [r7, #23]
 800d808:	f043 0308 	orr.w	r3, r3, #8
 800d80c:	75fb      	strb	r3, [r7, #23]
 800d80e:	e007      	b.n	800d820 <MQTT_SerializeConnectFixedHeader+0xa4>
        }
        else if( pWillInfo->qos == MQTTQoS2 )
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	781b      	ldrb	r3, [r3, #0]
 800d814:	2b02      	cmp	r3, #2
 800d816:	d103      	bne.n	800d820 <MQTT_SerializeConnectFixedHeader+0xa4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS2 );
 800d818:	7dfb      	ldrb	r3, [r7, #23]
 800d81a:	f043 0310 	orr.w	r3, r3, #16
 800d81e:	75fb      	strb	r3, [r7, #23]
        else
        {
            /* Empty else MISRA 15.7 */
        }

        if( pWillInfo->retain == true )
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	785b      	ldrb	r3, [r3, #1]
 800d824:	2b00      	cmp	r3, #0
 800d826:	d003      	beq.n	800d830 <MQTT_SerializeConnectFixedHeader+0xb4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_RETAIN );
 800d828:	7dfb      	ldrb	r3, [r7, #23]
 800d82a:	f043 0320 	orr.w	r3, r3, #32
 800d82e:	75fb      	strb	r3, [r7, #23]
        }
    }

    *pIndexLocal = connectFlags;
 800d830:	693b      	ldr	r3, [r7, #16]
 800d832:	7dfa      	ldrb	r2, [r7, #23]
 800d834:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800d836:	693b      	ldr	r3, [r7, #16]
 800d838:	3301      	adds	r3, #1
 800d83a:	613b      	str	r3, [r7, #16]

    /* Write the 2 bytes of the keep alive interval into the CONNECT packet. */
    pIndexLocal[ 0 ] = UINT16_HIGH_BYTE( pConnectInfo->keepAliveSeconds );
 800d83c:	68bb      	ldr	r3, [r7, #8]
 800d83e:	885b      	ldrh	r3, [r3, #2]
 800d840:	0a1b      	lsrs	r3, r3, #8
 800d842:	b29b      	uxth	r3, r3
 800d844:	b2da      	uxtb	r2, r3
 800d846:	693b      	ldr	r3, [r7, #16]
 800d848:	701a      	strb	r2, [r3, #0]
    pIndexLocal[ 1 ] = UINT16_LOW_BYTE( pConnectInfo->keepAliveSeconds );
 800d84a:	68bb      	ldr	r3, [r7, #8]
 800d84c:	885a      	ldrh	r2, [r3, #2]
 800d84e:	693b      	ldr	r3, [r7, #16]
 800d850:	3301      	adds	r3, #1
 800d852:	b2d2      	uxtb	r2, r2
 800d854:	701a      	strb	r2, [r3, #0]
    pIndexLocal = &pIndexLocal[ 2 ];
 800d856:	693b      	ldr	r3, [r7, #16]
 800d858:	3302      	adds	r3, #2
 800d85a:	613b      	str	r3, [r7, #16]

    return pIndexLocal;
 800d85c:	693b      	ldr	r3, [r7, #16]
}
 800d85e:	4618      	mov	r0, r3
 800d860:	3718      	adds	r7, #24
 800d862:	46bd      	mov	sp, r7
 800d864:	bd80      	pop	{r7, pc}
 800d866:	bf00      	nop
 800d868:	08014e34 	.word	0x08014e34

0800d86c <MQTT_GetConnectPacketSize>:

MQTTStatus_t MQTT_GetConnectPacketSize( const MQTTConnectInfo_t * pConnectInfo,
                                        const MQTTPublishInfo_t * pWillInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	b088      	sub	sp, #32
 800d870:	af00      	add	r7, sp, #0
 800d872:	60f8      	str	r0, [r7, #12]
 800d874:	60b9      	str	r1, [r7, #8]
 800d876:	607a      	str	r2, [r7, #4]
 800d878:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d87a:	2300      	movs	r3, #0
 800d87c:	77fb      	strb	r3, [r7, #31]
    size_t remainingLength;

    /* The CONNECT packet will always include a 10-byte variable header. */
    size_t connectPacketSize = MQTT_PACKET_CONNECT_HEADER_SIZE;
 800d87e:	230a      	movs	r3, #10
 800d880:	61bb      	str	r3, [r7, #24]

    /* Validate arguments. */
    if( ( pConnectInfo == NULL ) || ( pRemainingLength == NULL ) ||
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	2b00      	cmp	r3, #0
 800d886:	d005      	beq.n	800d894 <MQTT_GetConnectPacketSize+0x28>
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d002      	beq.n	800d894 <MQTT_GetConnectPacketSize+0x28>
 800d88e:	683b      	ldr	r3, [r7, #0]
 800d890:	2b00      	cmp	r3, #0
 800d892:	d102      	bne.n	800d89a <MQTT_GetConnectPacketSize+0x2e>
        LogError( ( "Argument cannot be NULL: pConnectInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pConnectInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800d894:	2301      	movs	r3, #1
 800d896:	77fb      	strb	r3, [r7, #31]
 800d898:	e06f      	b.n	800d97a <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) ^ ( ( pConnectInfo->pClientIdentifier == NULL ) || ( *( pConnectInfo->pClientIdentifier ) == '\0' ) ) )
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	891b      	ldrh	r3, [r3, #8]
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	bf0c      	ite	eq
 800d8a2:	2301      	moveq	r3, #1
 800d8a4:	2300      	movne	r3, #0
 800d8a6:	b2da      	uxtb	r2, r3
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	685b      	ldr	r3, [r3, #4]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d004      	beq.n	800d8ba <MQTT_GetConnectPacketSize+0x4e>
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	685b      	ldr	r3, [r3, #4]
 800d8b4:	781b      	ldrb	r3, [r3, #0]
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d101      	bne.n	800d8be <MQTT_GetConnectPacketSize+0x52>
 800d8ba:	2301      	movs	r3, #1
 800d8bc:	e000      	b.n	800d8c0 <MQTT_GetConnectPacketSize+0x54>
 800d8be:	2300      	movs	r3, #0
 800d8c0:	f003 0301 	and.w	r3, r3, #1
 800d8c4:	b2db      	uxtb	r3, r3
 800d8c6:	4053      	eors	r3, r2
 800d8c8:	b2db      	uxtb	r3, r3
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d002      	beq.n	800d8d4 <MQTT_GetConnectPacketSize+0x68>
    {
        LogError( ( "Client ID length and value mismatch." ) );
        status = MQTTBadParameter;
 800d8ce:	2301      	movs	r3, #1
 800d8d0:	77fb      	strb	r3, [r7, #31]
 800d8d2:	e052      	b.n	800d97a <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) && ( pConnectInfo->cleanSession == false ) )
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	891b      	ldrh	r3, [r3, #8]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d109      	bne.n	800d8f0 <MQTT_GetConnectPacketSize+0x84>
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	781b      	ldrb	r3, [r3, #0]
 800d8e0:	f083 0301 	eor.w	r3, r3, #1
 800d8e4:	b2db      	uxtb	r3, r3
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d002      	beq.n	800d8f0 <MQTT_GetConnectPacketSize+0x84>
    {
        LogError( ( "Zero-length client identifier requires cleanSession=true per MQTT 3.1.1." ) );
        status = MQTTBadParameter;
 800d8ea:	2301      	movs	r3, #1
 800d8ec:	77fb      	strb	r3, [r7, #31]
 800d8ee:	e044      	b.n	800d97a <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pWillInfo != NULL ) && ( pWillInfo->payloadLength > ( size_t ) UINT16_MAX ) )
 800d8f0:	68bb      	ldr	r3, [r7, #8]
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d007      	beq.n	800d906 <MQTT_GetConnectPacketSize+0x9a>
 800d8f6:	68bb      	ldr	r3, [r7, #8]
 800d8f8:	691b      	ldr	r3, [r3, #16]
 800d8fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d8fe:	d302      	bcc.n	800d906 <MQTT_GetConnectPacketSize+0x9a>
         * packet will never be larger than 327699 bytes. */
        LogError( ( "The Will Message length must not exceed %d. "
                    "pWillInfo->payloadLength=%lu.",
                    UINT16_MAX,
                    ( unsigned long ) pWillInfo->payloadLength ) );
        status = MQTTBadParameter;
 800d900:	2301      	movs	r3, #1
 800d902:	77fb      	strb	r3, [r7, #31]
 800d904:	e039      	b.n	800d97a <MQTT_GetConnectPacketSize+0x10e>
    }
    else
    {
        /* Add the length of the client identifier. */
        connectPacketSize += pConnectInfo->clientIdentifierLength + sizeof( uint16_t );
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	891b      	ldrh	r3, [r3, #8]
 800d90a:	461a      	mov	r2, r3
 800d90c:	69bb      	ldr	r3, [r7, #24]
 800d90e:	4413      	add	r3, r2
 800d910:	3302      	adds	r3, #2
 800d912:	61bb      	str	r3, [r7, #24]

        /* Add the lengths of the will message and topic name if provided. */
        if( pWillInfo != NULL )
 800d914:	68bb      	ldr	r3, [r7, #8]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d009      	beq.n	800d92e <MQTT_GetConnectPacketSize+0xc2>
        {
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800d91a:	68bb      	ldr	r3, [r7, #8]
 800d91c:	891b      	ldrh	r3, [r3, #8]
 800d91e:	461a      	mov	r2, r3
                                 pWillInfo->payloadLength + sizeof( uint16_t );
 800d920:	68bb      	ldr	r3, [r7, #8]
 800d922:	691b      	ldr	r3, [r3, #16]
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800d924:	441a      	add	r2, r3
 800d926:	69bb      	ldr	r3, [r7, #24]
 800d928:	4413      	add	r3, r2
 800d92a:	3304      	adds	r3, #4
 800d92c:	61bb      	str	r3, [r7, #24]
        }

        /* Add the lengths of the user name and password if provided. */
        if( pConnectInfo->pUserName != NULL )
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	68db      	ldr	r3, [r3, #12]
 800d932:	2b00      	cmp	r3, #0
 800d934:	d006      	beq.n	800d944 <MQTT_GetConnectPacketSize+0xd8>
        {
            connectPacketSize += pConnectInfo->userNameLength + sizeof( uint16_t );
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	8a1b      	ldrh	r3, [r3, #16]
 800d93a:	461a      	mov	r2, r3
 800d93c:	69bb      	ldr	r3, [r7, #24]
 800d93e:	4413      	add	r3, r2
 800d940:	3302      	adds	r3, #2
 800d942:	61bb      	str	r3, [r7, #24]
        }

        if( pConnectInfo->pPassword != NULL )
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	695b      	ldr	r3, [r3, #20]
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d006      	beq.n	800d95a <MQTT_GetConnectPacketSize+0xee>
        {
            connectPacketSize += pConnectInfo->passwordLength + sizeof( uint16_t );
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	8b1b      	ldrh	r3, [r3, #24]
 800d950:	461a      	mov	r2, r3
 800d952:	69bb      	ldr	r3, [r7, #24]
 800d954:	4413      	add	r3, r2
 800d956:	3302      	adds	r3, #2
 800d958:	61bb      	str	r3, [r7, #24]
        }

        /* At this point, the "Remaining Length" field of the MQTT CONNECT packet has
         * been calculated. */
        remainingLength = connectPacketSize;
 800d95a:	69bb      	ldr	r3, [r7, #24]
 800d95c:	617b      	str	r3, [r7, #20]

        /* Calculate the full size of the MQTT CONNECT packet by adding the size of
         * the "Remaining Length" field plus 1 byte for the "Packet Type" field. */
        connectPacketSize += 1U + remainingLengthEncodedSize( connectPacketSize );
 800d95e:	69b8      	ldr	r0, [r7, #24]
 800d960:	f7ff f9ec 	bl	800cd3c <remainingLengthEncodedSize>
 800d964:	4603      	mov	r3, r0
 800d966:	3301      	adds	r3, #1
 800d968:	69ba      	ldr	r2, [r7, #24]
 800d96a:	4413      	add	r3, r2
 800d96c:	61bb      	str	r3, [r7, #24]
         * (maximum username length) 65535 + (encoded length) 2 +
         * (maximum password length) 65535 + (encoded length) 2 +
         * (packet type field length) 1 +
         * (CONNECT packet encoded length) 3 = 327699 */

        *pRemainingLength = remainingLength;
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	697a      	ldr	r2, [r7, #20]
 800d972:	601a      	str	r2, [r3, #0]
        *pPacketSize = connectPacketSize;
 800d974:	683b      	ldr	r3, [r7, #0]
 800d976:	69ba      	ldr	r2, [r7, #24]
 800d978:	601a      	str	r2, [r3, #0]
        LogDebug( ( "CONNECT packet remaining length=%lu and packet size=%lu.",
                    ( unsigned long ) *pRemainingLength,
                    ( unsigned long ) *pPacketSize ) );
    }

    return status;
 800d97a:	7ffb      	ldrb	r3, [r7, #31]
}
 800d97c:	4618      	mov	r0, r3
 800d97e:	3720      	adds	r7, #32
 800d980:	46bd      	mov	sp, r7
 800d982:	bd80      	pop	{r7, pc}

0800d984 <MQTT_GetPublishPacketSize>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800d984:	b580      	push	{r7, lr}
 800d986:	b086      	sub	sp, #24
 800d988:	af00      	add	r7, sp, #0
 800d98a:	60f8      	str	r0, [r7, #12]
 800d98c:	60b9      	str	r1, [r7, #8]
 800d98e:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d990:	2300      	movs	r3, #0
 800d992:	75fb      	strb	r3, [r7, #23]

    if( ( pPublishInfo == NULL ) || ( pRemainingLength == NULL ) || ( pPacketSize == NULL ) )
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	2b00      	cmp	r3, #0
 800d998:	d005      	beq.n	800d9a6 <MQTT_GetPublishPacketSize+0x22>
 800d99a:	68bb      	ldr	r3, [r7, #8]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d002      	beq.n	800d9a6 <MQTT_GetPublishPacketSize+0x22>
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	d102      	bne.n	800d9ac <MQTT_GetPublishPacketSize+0x28>
        LogError( ( "Argument cannot be NULL: pPublishInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pPublishInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800d9a6:	2301      	movs	r3, #1
 800d9a8:	75fb      	strb	r3, [r7, #23]
 800d9aa:	e017      	b.n	800d9dc <MQTT_GetPublishPacketSize+0x58>
    }
    else if( ( pPublishInfo->pTopicName == NULL ) || ( pPublishInfo->topicNameLength == 0U ) )
 800d9ac:	68fb      	ldr	r3, [r7, #12]
 800d9ae:	685b      	ldr	r3, [r3, #4]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d003      	beq.n	800d9bc <MQTT_GetPublishPacketSize+0x38>
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	891b      	ldrh	r3, [r3, #8]
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d102      	bne.n	800d9c2 <MQTT_GetPublishPacketSize+0x3e>
    {
        LogError( ( "Invalid topic name for PUBLISH: pTopicName=%p, "
                    "topicNameLength=%hu.",
                    ( void * ) pPublishInfo->pTopicName,
                    ( unsigned short ) pPublishInfo->topicNameLength ) );
        status = MQTTBadParameter;
 800d9bc:	2301      	movs	r3, #1
 800d9be:	75fb      	strb	r3, [r7, #23]
 800d9c0:	e00c      	b.n	800d9dc <MQTT_GetPublishPacketSize+0x58>
    }
    else
    {
        /* Calculate the "Remaining length" field and total packet size. If it exceeds
         * what is allowed in the MQTT standard, return an error. */
        if( calculatePublishPacketSize( pPublishInfo, pRemainingLength, pPacketSize ) == false )
 800d9c2:	687a      	ldr	r2, [r7, #4]
 800d9c4:	68b9      	ldr	r1, [r7, #8]
 800d9c6:	68f8      	ldr	r0, [r7, #12]
 800d9c8:	f7ff fa50 	bl	800ce6c <calculatePublishPacketSize>
 800d9cc:	4603      	mov	r3, r0
 800d9ce:	f083 0301 	eor.w	r3, r3, #1
 800d9d2:	b2db      	uxtb	r3, r3
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d001      	beq.n	800d9dc <MQTT_GetPublishPacketSize+0x58>
        {
            LogError( ( "PUBLISH packet remaining length exceeds %lu, which is the "
                        "maximum size allowed by MQTT 3.1.1.",
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = MQTTBadParameter;
 800d9d8:	2301      	movs	r3, #1
 800d9da:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800d9dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800d9de:	4618      	mov	r0, r3
 800d9e0:	3718      	adds	r7, #24
 800d9e2:	46bd      	mov	sp, r7
 800d9e4:	bd80      	pop	{r7, pc}

0800d9e6 <MQTT_SerializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializeAck( const MQTTFixedBuffer_t * pFixedBuffer,
                                uint8_t packetType,
                                uint16_t packetId )
{
 800d9e6:	b480      	push	{r7}
 800d9e8:	b085      	sub	sp, #20
 800d9ea:	af00      	add	r7, sp, #0
 800d9ec:	6078      	str	r0, [r7, #4]
 800d9ee:	460b      	mov	r3, r1
 800d9f0:	70fb      	strb	r3, [r7, #3]
 800d9f2:	4613      	mov	r3, r2
 800d9f4:	803b      	strh	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d102      	bne.n	800da06 <MQTT_SerializeAck+0x20>
    {
        LogError( ( "Provided buffer is NULL." ) );
        status = MQTTBadParameter;
 800da00:	2301      	movs	r3, #1
 800da02:	73fb      	strb	r3, [r7, #15]
 800da04:	e03b      	b.n	800da7e <MQTT_SerializeAck+0x98>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d102      	bne.n	800da14 <MQTT_SerializeAck+0x2e>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800da0e:	2301      	movs	r3, #1
 800da10:	73fb      	strb	r3, [r7, #15]
 800da12:	e034      	b.n	800da7e <MQTT_SerializeAck+0x98>
    }
    /* The buffer must be able to fit 4 bytes for the packet. */
    else if( pFixedBuffer->size < MQTT_PUBLISH_ACK_PACKET_SIZE )
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	685b      	ldr	r3, [r3, #4]
 800da18:	2b03      	cmp	r3, #3
 800da1a:	d802      	bhi.n	800da22 <MQTT_SerializeAck+0x3c>
    {
        LogError( ( "Insufficient memory for packet." ) );
        status = MQTTNoMemory;
 800da1c:	2302      	movs	r3, #2
 800da1e:	73fb      	strb	r3, [r7, #15]
 800da20:	e02d      	b.n	800da7e <MQTT_SerializeAck+0x98>
    }
    else if( packetId == 0U )
 800da22:	883b      	ldrh	r3, [r7, #0]
 800da24:	2b00      	cmp	r3, #0
 800da26:	d102      	bne.n	800da2e <MQTT_SerializeAck+0x48>
    {
        LogError( ( "Packet ID cannot be 0." ) );
        status = MQTTBadParameter;
 800da28:	2301      	movs	r3, #1
 800da2a:	73fb      	strb	r3, [r7, #15]
 800da2c:	e027      	b.n	800da7e <MQTT_SerializeAck+0x98>
    }
    else
    {
        switch( packetType )
 800da2e:	78fb      	ldrb	r3, [r7, #3]
 800da30:	2b70      	cmp	r3, #112	@ 0x70
 800da32:	d009      	beq.n	800da48 <MQTT_SerializeAck+0x62>
 800da34:	2b70      	cmp	r3, #112	@ 0x70
 800da36:	dc1f      	bgt.n	800da78 <MQTT_SerializeAck+0x92>
 800da38:	2b62      	cmp	r3, #98	@ 0x62
 800da3a:	d005      	beq.n	800da48 <MQTT_SerializeAck+0x62>
 800da3c:	2b62      	cmp	r3, #98	@ 0x62
 800da3e:	dc1b      	bgt.n	800da78 <MQTT_SerializeAck+0x92>
 800da40:	2b40      	cmp	r3, #64	@ 0x40
 800da42:	d001      	beq.n	800da48 <MQTT_SerializeAck+0x62>
 800da44:	2b50      	cmp	r3, #80	@ 0x50
 800da46:	d117      	bne.n	800da78 <MQTT_SerializeAck+0x92>
            /* Only publish acks are serialized by the client. */
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                pFixedBuffer->pBuffer[ 0 ] = packetType;
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	78fa      	ldrb	r2, [r7, #3]
 800da4e:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 1 ] = MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH;
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	3301      	adds	r3, #1
 800da56:	2202      	movs	r2, #2
 800da58:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 2 ] = UINT16_HIGH_BYTE( packetId );
 800da5a:	883b      	ldrh	r3, [r7, #0]
 800da5c:	0a1b      	lsrs	r3, r3, #8
 800da5e:	b29a      	uxth	r2, r3
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	3302      	adds	r3, #2
 800da66:	b2d2      	uxtb	r2, r2
 800da68:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 3 ] = UINT16_LOW_BYTE( packetId );
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	3303      	adds	r3, #3
 800da70:	883a      	ldrh	r2, [r7, #0]
 800da72:	b2d2      	uxtb	r2, r2
 800da74:	701a      	strb	r2, [r3, #0]
                break;
 800da76:	e002      	b.n	800da7e <MQTT_SerializeAck+0x98>

            default:
                LogError( ( "Packet type is not a publish ACK: Packet type=%02x",
                            ( unsigned int ) packetType ) );
                status = MQTTBadParameter;
 800da78:	2301      	movs	r3, #1
 800da7a:	73fb      	strb	r3, [r7, #15]
                break;
 800da7c:	bf00      	nop
        }
    }

    return status;
 800da7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800da80:	4618      	mov	r0, r3
 800da82:	3714      	adds	r7, #20
 800da84:	46bd      	mov	sp, r7
 800da86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da8a:	4770      	bx	lr

0800da8c <MQTT_GetPingreqPacketSize>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPingreqPacketSize( size_t * pPacketSize )
{
 800da8c:	b480      	push	{r7}
 800da8e:	b085      	sub	sp, #20
 800da90:	af00      	add	r7, sp, #0
 800da92:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800da94:	2300      	movs	r3, #0
 800da96:	73fb      	strb	r3, [r7, #15]

    if( pPacketSize == NULL )
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d102      	bne.n	800daa4 <MQTT_GetPingreqPacketSize+0x18>
    {
        LogError( ( "pPacketSize is NULL." ) );
        status = MQTTBadParameter;
 800da9e:	2301      	movs	r3, #1
 800daa0:	73fb      	strb	r3, [r7, #15]
 800daa2:	e002      	b.n	800daaa <MQTT_GetPingreqPacketSize+0x1e>
    }
    else
    {
        /* MQTT PINGREQ packets always have the same size. */
        *pPacketSize = MQTT_PACKET_PINGREQ_SIZE;
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	2202      	movs	r2, #2
 800daa8:	601a      	str	r2, [r3, #0]
    }

    return status;
 800daaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800daac:	4618      	mov	r0, r3
 800daae:	3714      	adds	r7, #20
 800dab0:	46bd      	mov	sp, r7
 800dab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab6:	4770      	bx	lr

0800dab8 <MQTT_SerializePingreq>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializePingreq( const MQTTFixedBuffer_t * pFixedBuffer )
{
 800dab8:	b480      	push	{r7}
 800daba:	b085      	sub	sp, #20
 800dabc:	af00      	add	r7, sp, #0
 800dabe:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800dac0:	2300      	movs	r3, #0
 800dac2:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d102      	bne.n	800dad0 <MQTT_SerializePingreq+0x18>
    {
        LogError( ( "pFixedBuffer is NULL." ) );
        status = MQTTBadParameter;
 800daca:	2301      	movs	r3, #1
 800dacc:	73fb      	strb	r3, [r7, #15]
 800dace:	e005      	b.n	800dadc <MQTT_SerializePingreq+0x24>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d101      	bne.n	800dadc <MQTT_SerializePingreq+0x24>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800dad8:	2301      	movs	r3, #1
 800dada:	73fb      	strb	r3, [r7, #15]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( status == MQTTSuccess )
 800dadc:	7bfb      	ldrb	r3, [r7, #15]
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d105      	bne.n	800daee <MQTT_SerializePingreq+0x36>
    {
        if( pFixedBuffer->size < MQTT_PACKET_PINGREQ_SIZE )
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	685b      	ldr	r3, [r3, #4]
 800dae6:	2b01      	cmp	r3, #1
 800dae8:	d801      	bhi.n	800daee <MQTT_SerializePingreq+0x36>
        {
            LogError( ( "Buffer size of %lu is not sufficient to hold "
                        "serialized PINGREQ packet of size of %lu.",
                        ( unsigned long ) pFixedBuffer->size,
                        MQTT_PACKET_PINGREQ_SIZE ) );
            status = MQTTNoMemory;
 800daea:	2302      	movs	r3, #2
 800daec:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( status == MQTTSuccess )
 800daee:	7bfb      	ldrb	r3, [r7, #15]
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d108      	bne.n	800db06 <MQTT_SerializePingreq+0x4e>
    {
        /* Ping request packets are always the same. */
        pFixedBuffer->pBuffer[ 0 ] = MQTT_PACKET_TYPE_PINGREQ;
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	22c0      	movs	r2, #192	@ 0xc0
 800dafa:	701a      	strb	r2, [r3, #0]
        pFixedBuffer->pBuffer[ 1 ] = 0x00;
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	3301      	adds	r3, #1
 800db02:	2200      	movs	r2, #0
 800db04:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800db06:	7bfb      	ldrb	r3, [r7, #15]
}
 800db08:	4618      	mov	r0, r3
 800db0a:	3714      	adds	r7, #20
 800db0c:	46bd      	mov	sp, r7
 800db0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db12:	4770      	bx	lr

0800db14 <MQTT_DeserializePublish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                      uint16_t * pPacketId,
                                      MQTTPublishInfo_t * pPublishInfo )
{
 800db14:	b580      	push	{r7, lr}
 800db16:	b086      	sub	sp, #24
 800db18:	af00      	add	r7, sp, #0
 800db1a:	60f8      	str	r0, [r7, #12]
 800db1c:	60b9      	str	r1, [r7, #8]
 800db1e:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800db20:	2300      	movs	r3, #0
 800db22:	75fb      	strb	r3, [r7, #23]

    if( ( pIncomingPacket == NULL ) || ( pPacketId == NULL ) || ( pPublishInfo == NULL ) )
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	2b00      	cmp	r3, #0
 800db28:	d005      	beq.n	800db36 <MQTT_DeserializePublish+0x22>
 800db2a:	68bb      	ldr	r3, [r7, #8]
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d002      	beq.n	800db36 <MQTT_DeserializePublish+0x22>
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	2b00      	cmp	r3, #0
 800db34:	d102      	bne.n	800db3c <MQTT_DeserializePublish+0x28>
        LogError( ( "Argument cannot be NULL: pIncomingPacket=%p, "
                    "pPacketId=%p, pPublishInfo=%p",
                    ( void * ) pIncomingPacket,
                    ( void * ) pPacketId,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800db36:	2301      	movs	r3, #1
 800db38:	75fb      	strb	r3, [r7, #23]
 800db3a:	e016      	b.n	800db6a <MQTT_DeserializePublish+0x56>
    }
    else if( ( pIncomingPacket->type & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	781b      	ldrb	r3, [r3, #0]
 800db40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800db44:	2b30      	cmp	r3, #48	@ 0x30
 800db46:	d002      	beq.n	800db4e <MQTT_DeserializePublish+0x3a>
    {
        LogError( ( "Packet is not publish. Packet type: %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800db48:	2301      	movs	r3, #1
 800db4a:	75fb      	strb	r3, [r7, #23]
 800db4c:	e00d      	b.n	800db6a <MQTT_DeserializePublish+0x56>
    }
    else if( pIncomingPacket->pRemainingData == NULL )
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	685b      	ldr	r3, [r3, #4]
 800db52:	2b00      	cmp	r3, #0
 800db54:	d102      	bne.n	800db5c <MQTT_DeserializePublish+0x48>
    {
        LogError( ( "Argument cannot be NULL: "
                    "pIncomingPacket->pRemainingData is NULL." ) );
        status = MQTTBadParameter;
 800db56:	2301      	movs	r3, #1
 800db58:	75fb      	strb	r3, [r7, #23]
 800db5a:	e006      	b.n	800db6a <MQTT_DeserializePublish+0x56>
    }
    else
    {
        status = deserializePublish( pIncomingPacket, pPacketId, pPublishInfo );
 800db5c:	687a      	ldr	r2, [r7, #4]
 800db5e:	68b9      	ldr	r1, [r7, #8]
 800db60:	68f8      	ldr	r0, [r7, #12]
 800db62:	f7ff fce1 	bl	800d528 <deserializePublish>
 800db66:	4603      	mov	r3, r0
 800db68:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 800db6a:	7dfb      	ldrb	r3, [r7, #23]
}
 800db6c:	4618      	mov	r0, r3
 800db6e:	3718      	adds	r7, #24
 800db70:	46bd      	mov	sp, r7
 800db72:	bd80      	pop	{r7, pc}

0800db74 <MQTT_DeserializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializeAck( const MQTTPacketInfo_t * pIncomingPacket,
                                  uint16_t * pPacketId,
                                  bool * pSessionPresent )
{
 800db74:	b580      	push	{r7, lr}
 800db76:	b086      	sub	sp, #24
 800db78:	af00      	add	r7, sp, #0
 800db7a:	60f8      	str	r0, [r7, #12]
 800db7c:	60b9      	str	r1, [r7, #8]
 800db7e:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800db80:	2300      	movs	r3, #0
 800db82:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	2b00      	cmp	r3, #0
 800db88:	d102      	bne.n	800db90 <MQTT_DeserializeAck+0x1c>
    {
        LogError( ( "pIncomingPacket cannot be NULL." ) );
        status = MQTTBadParameter;
 800db8a:	2301      	movs	r3, #1
 800db8c:	75fb      	strb	r3, [r7, #23]
 800db8e:	e05f      	b.n	800dc50 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for packet identifier cannot be NULL for packets other than
     * CONNACK and PINGRESP. */
    else if( ( pPacketId == NULL ) &&
 800db90:	68bb      	ldr	r3, [r7, #8]
 800db92:	2b00      	cmp	r3, #0
 800db94:	d10a      	bne.n	800dbac <MQTT_DeserializeAck+0x38>
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	781b      	ldrb	r3, [r3, #0]
    else if( ( pPacketId == NULL ) &&
 800db9a:	2b20      	cmp	r3, #32
 800db9c:	d006      	beq.n	800dbac <MQTT_DeserializeAck+0x38>
               ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) ) )
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	781b      	ldrb	r3, [r3, #0]
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800dba2:	2bd0      	cmp	r3, #208	@ 0xd0
 800dba4:	d002      	beq.n	800dbac <MQTT_DeserializeAck+0x38>
    {
        LogError( ( "pPacketId cannot be NULL for packet type %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800dba6:	2301      	movs	r3, #1
 800dba8:	75fb      	strb	r3, [r7, #23]
 800dbaa:	e051      	b.n	800dc50 <MQTT_DeserializeAck+0xdc>
    }
    /* Pointer for session present cannot be NULL for CONNACK. */
    else if( ( pSessionPresent == NULL ) &&
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d106      	bne.n	800dbc0 <MQTT_DeserializeAck+0x4c>
             ( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK ) )
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	781b      	ldrb	r3, [r3, #0]
    else if( ( pSessionPresent == NULL ) &&
 800dbb6:	2b20      	cmp	r3, #32
 800dbb8:	d102      	bne.n	800dbc0 <MQTT_DeserializeAck+0x4c>
    {
        LogError( ( "pSessionPresent cannot be NULL for CONNACK packet." ) );
        status = MQTTBadParameter;
 800dbba:	2301      	movs	r3, #1
 800dbbc:	75fb      	strb	r3, [r7, #23]
 800dbbe:	e047      	b.n	800dc50 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for remaining data cannot be NULL for packets other
     * than PINGRESP. */
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	685b      	ldr	r3, [r3, #4]
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d106      	bne.n	800dbd6 <MQTT_DeserializeAck+0x62>
             ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) )
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	781b      	ldrb	r3, [r3, #0]
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800dbcc:	2bd0      	cmp	r3, #208	@ 0xd0
 800dbce:	d002      	beq.n	800dbd6 <MQTT_DeserializeAck+0x62>
    {
        LogError( ( "Remaining data of incoming packet is NULL." ) );
        status = MQTTBadParameter;
 800dbd0:	2301      	movs	r3, #1
 800dbd2:	75fb      	strb	r3, [r7, #23]
 800dbd4:	e03c      	b.n	800dc50 <MQTT_DeserializeAck+0xdc>
    }
    else
    {
        /* Make sure response packet is a valid ack. */
        switch( pIncomingPacket->type )
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	781b      	ldrb	r3, [r3, #0]
 800dbda:	2bd0      	cmp	r3, #208	@ 0xd0
 800dbdc:	d028      	beq.n	800dc30 <MQTT_DeserializeAck+0xbc>
 800dbde:	2bd0      	cmp	r3, #208	@ 0xd0
 800dbe0:	dc33      	bgt.n	800dc4a <MQTT_DeserializeAck+0xd6>
 800dbe2:	2bb0      	cmp	r3, #176	@ 0xb0
 800dbe4:	d02a      	beq.n	800dc3c <MQTT_DeserializeAck+0xc8>
 800dbe6:	2bb0      	cmp	r3, #176	@ 0xb0
 800dbe8:	dc2f      	bgt.n	800dc4a <MQTT_DeserializeAck+0xd6>
 800dbea:	2b90      	cmp	r3, #144	@ 0x90
 800dbec:	d019      	beq.n	800dc22 <MQTT_DeserializeAck+0xae>
 800dbee:	2b90      	cmp	r3, #144	@ 0x90
 800dbf0:	dc2b      	bgt.n	800dc4a <MQTT_DeserializeAck+0xd6>
 800dbf2:	2b70      	cmp	r3, #112	@ 0x70
 800dbf4:	d022      	beq.n	800dc3c <MQTT_DeserializeAck+0xc8>
 800dbf6:	2b70      	cmp	r3, #112	@ 0x70
 800dbf8:	dc27      	bgt.n	800dc4a <MQTT_DeserializeAck+0xd6>
 800dbfa:	2b62      	cmp	r3, #98	@ 0x62
 800dbfc:	d01e      	beq.n	800dc3c <MQTT_DeserializeAck+0xc8>
 800dbfe:	2b62      	cmp	r3, #98	@ 0x62
 800dc00:	dc23      	bgt.n	800dc4a <MQTT_DeserializeAck+0xd6>
 800dc02:	2b50      	cmp	r3, #80	@ 0x50
 800dc04:	d01a      	beq.n	800dc3c <MQTT_DeserializeAck+0xc8>
 800dc06:	2b50      	cmp	r3, #80	@ 0x50
 800dc08:	dc1f      	bgt.n	800dc4a <MQTT_DeserializeAck+0xd6>
 800dc0a:	2b20      	cmp	r3, #32
 800dc0c:	d002      	beq.n	800dc14 <MQTT_DeserializeAck+0xa0>
 800dc0e:	2b40      	cmp	r3, #64	@ 0x40
 800dc10:	d014      	beq.n	800dc3c <MQTT_DeserializeAck+0xc8>
 800dc12:	e01a      	b.n	800dc4a <MQTT_DeserializeAck+0xd6>
        {
            case MQTT_PACKET_TYPE_CONNACK:
                status = deserializeConnack( pIncomingPacket, pSessionPresent );
 800dc14:	6879      	ldr	r1, [r7, #4]
 800dc16:	68f8      	ldr	r0, [r7, #12]
 800dc18:	f7ff fb84 	bl	800d324 <deserializeConnack>
 800dc1c:	4603      	mov	r3, r0
 800dc1e:	75fb      	strb	r3, [r7, #23]
                break;
 800dc20:	e016      	b.n	800dc50 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_SUBACK:
                status = deserializeSuback( pIncomingPacket, pPacketId );
 800dc22:	68b9      	ldr	r1, [r7, #8]
 800dc24:	68f8      	ldr	r0, [r7, #12]
 800dc26:	f7ff fc29 	bl	800d47c <deserializeSuback>
 800dc2a:	4603      	mov	r3, r0
 800dc2c:	75fb      	strb	r3, [r7, #23]
                break;
 800dc2e:	e00f      	b.n	800dc50 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_PINGRESP:
                status = deserializePingresp( pIncomingPacket );
 800dc30:	68f8      	ldr	r0, [r7, #12]
 800dc32:	f7ff fd81 	bl	800d738 <deserializePingresp>
 800dc36:	4603      	mov	r3, r0
 800dc38:	75fb      	strb	r3, [r7, #23]
                break;
 800dc3a:	e009      	b.n	800dc50 <MQTT_DeserializeAck+0xdc>
            case MQTT_PACKET_TYPE_UNSUBACK:
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                status = deserializeSimpleAck( pIncomingPacket, pPacketId );
 800dc3c:	68b9      	ldr	r1, [r7, #8]
 800dc3e:	68f8      	ldr	r0, [r7, #12]
 800dc40:	f7ff fd34 	bl	800d6ac <deserializeSimpleAck>
 800dc44:	4603      	mov	r3, r0
 800dc46:	75fb      	strb	r3, [r7, #23]
                break;
 800dc48:	e002      	b.n	800dc50 <MQTT_DeserializeAck+0xdc>

            /* Any other packet type is invalid. */
            default:
                LogError( ( "IotMqtt_DeserializeResponse() called with unknown packet type:(%02x).",
                            ( unsigned int ) pIncomingPacket->type ) );
                status = MQTTBadResponse;
 800dc4a:	2305      	movs	r3, #5
 800dc4c:	75fb      	strb	r3, [r7, #23]
                break;
 800dc4e:	bf00      	nop
        }
    }

    return status;
 800dc50:	7dfb      	ldrb	r3, [r7, #23]
}
 800dc52:	4618      	mov	r0, r3
 800dc54:	3718      	adds	r7, #24
 800dc56:	46bd      	mov	sp, r7
 800dc58:	bd80      	pop	{r7, pc}

0800dc5a <MQTT_GetIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetIncomingPacketTypeAndLength( TransportRecv_t readFunc,
                                                  NetworkContext_t * pNetworkContext,
                                                  MQTTPacketInfo_t * pIncomingPacket )
{
 800dc5a:	b580      	push	{r7, lr}
 800dc5c:	b086      	sub	sp, #24
 800dc5e:	af00      	add	r7, sp, #0
 800dc60:	60f8      	str	r0, [r7, #12]
 800dc62:	60b9      	str	r1, [r7, #8]
 800dc64:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800dc66:	2300      	movs	r3, #0
 800dc68:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800dc6a:	2300      	movs	r3, #0
 800dc6c:	613b      	str	r3, [r7, #16]

    if( pIncomingPacket == NULL )
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d102      	bne.n	800dc7a <MQTT_GetIncomingPacketTypeAndLength+0x20>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800dc74:	2301      	movs	r3, #1
 800dc76:	75fb      	strb	r3, [r7, #23]
 800dc78:	e005      	b.n	800dc86 <MQTT_GetIncomingPacketTypeAndLength+0x2c>
    }
    else
    {
        /* Read a single byte. */
        bytesReceived = readFunc( pNetworkContext,
                                  &( pIncomingPacket->type ),
 800dc7a:	6879      	ldr	r1, [r7, #4]
        bytesReceived = readFunc( pNetworkContext,
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	2201      	movs	r2, #1
 800dc80:	68b8      	ldr	r0, [r7, #8]
 800dc82:	4798      	blx	r3
 800dc84:	6138      	str	r0, [r7, #16]
                                  1U );
    }

    if( bytesReceived == 1 )
 800dc86:	693b      	ldr	r3, [r7, #16]
 800dc88:	2b01      	cmp	r3, #1
 800dc8a:	d119      	bne.n	800dcc0 <MQTT_GetIncomingPacketTypeAndLength+0x66>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	781b      	ldrb	r3, [r3, #0]
 800dc90:	4618      	mov	r0, r3
 800dc92:	f7ff fa6f 	bl	800d174 <incomingPacketValid>
 800dc96:	4603      	mov	r3, r0
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d00e      	beq.n	800dcba <MQTT_GetIncomingPacketTypeAndLength+0x60>
        {
            pIncomingPacket->remainingLength = getRemainingLength( readFunc,
 800dc9c:	68b9      	ldr	r1, [r7, #8]
 800dc9e:	68f8      	ldr	r0, [r7, #12]
 800dca0:	f7ff f9b5 	bl	800d00e <getRemainingLength>
 800dca4:	4602      	mov	r2, r0
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	609a      	str	r2, [r3, #8]
                                                                   pNetworkContext );

            if( pIncomingPacket->remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	689b      	ldr	r3, [r3, #8]
 800dcae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dcb2:	d113      	bne.n	800dcdc <MQTT_GetIncomingPacketTypeAndLength+0x82>
            {
                LogError( ( "Incoming packet remaining length invalid." ) );
                status = MQTTBadResponse;
 800dcb4:	2305      	movs	r3, #5
 800dcb6:	75fb      	strb	r3, [r7, #23]
 800dcb8:	e010      	b.n	800dcdc <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800dcba:	2305      	movs	r3, #5
 800dcbc:	75fb      	strb	r3, [r7, #23]
 800dcbe:	e00d      	b.n	800dcdc <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
    }
    else if( ( status != MQTTBadParameter ) && ( bytesReceived == 0 ) )
 800dcc0:	7dfb      	ldrb	r3, [r7, #23]
 800dcc2:	2b01      	cmp	r3, #1
 800dcc4:	d005      	beq.n	800dcd2 <MQTT_GetIncomingPacketTypeAndLength+0x78>
 800dcc6:	693b      	ldr	r3, [r7, #16]
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d102      	bne.n	800dcd2 <MQTT_GetIncomingPacketTypeAndLength+0x78>
    {
        status = MQTTNoDataAvailable;
 800dccc:	2307      	movs	r3, #7
 800dcce:	75fb      	strb	r3, [r7, #23]
 800dcd0:	e004      	b.n	800dcdc <MQTT_GetIncomingPacketTypeAndLength+0x82>
    }

    /* If the input packet was valid, then any other number of bytes received is
     * a failure. */
    else if( status != MQTTBadParameter )
 800dcd2:	7dfb      	ldrb	r3, [r7, #23]
 800dcd4:	2b01      	cmp	r3, #1
 800dcd6:	d001      	beq.n	800dcdc <MQTT_GetIncomingPacketTypeAndLength+0x82>
    {
        LogError( ( "A single byte was not read from the transport: "
                    "transportStatus=%ld.",
                    ( long int ) bytesReceived ) );
        status = MQTTRecvFailed;
 800dcd8:	2304      	movs	r3, #4
 800dcda:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    return status;
 800dcdc:	7dfb      	ldrb	r3, [r7, #23]
}
 800dcde:	4618      	mov	r0, r3
 800dce0:	3718      	adds	r7, #24
 800dce2:	46bd      	mov	sp, r7
 800dce4:	bd80      	pop	{r7, pc}

0800dce6 <MQTT_UpdateDuplicatePublishFlag>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_UpdateDuplicatePublishFlag( uint8_t * pHeader,
                                              bool set )
{
 800dce6:	b480      	push	{r7}
 800dce8:	b085      	sub	sp, #20
 800dcea:	af00      	add	r7, sp, #0
 800dcec:	6078      	str	r0, [r7, #4]
 800dcee:	460b      	mov	r3, r1
 800dcf0:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800dcf2:	2300      	movs	r3, #0
 800dcf4:	73fb      	strb	r3, [r7, #15]

    if( pHeader == NULL )
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d102      	bne.n	800dd02 <MQTT_UpdateDuplicatePublishFlag+0x1c>
    {
        LogError( ( "Header cannot be NULL" ) );
        status = MQTTBadParameter;
 800dcfc:	2301      	movs	r3, #1
 800dcfe:	73fb      	strb	r3, [r7, #15]
 800dd00:	e01a      	b.n	800dd38 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else if( ( ( *pHeader ) & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	781b      	ldrb	r3, [r3, #0]
 800dd06:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800dd0a:	2b30      	cmp	r3, #48	@ 0x30
 800dd0c:	d002      	beq.n	800dd14 <MQTT_UpdateDuplicatePublishFlag+0x2e>
    {
        LogError( ( "Header is not publish packet header" ) );
        status = MQTTBadParameter;
 800dd0e:	2301      	movs	r3, #1
 800dd10:	73fb      	strb	r3, [r7, #15]
 800dd12:	e011      	b.n	800dd38 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else if( set == true )
 800dd14:	78fb      	ldrb	r3, [r7, #3]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d007      	beq.n	800dd2a <MQTT_UpdateDuplicatePublishFlag+0x44>
    {
        UINT8_SET_BIT( *pHeader, MQTT_PUBLISH_FLAG_DUP );
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	781b      	ldrb	r3, [r3, #0]
 800dd1e:	f043 0308 	orr.w	r3, r3, #8
 800dd22:	b2da      	uxtb	r2, r3
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	701a      	strb	r2, [r3, #0]
 800dd28:	e006      	b.n	800dd38 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else
    {
        UINT8_CLEAR_BIT( *pHeader, MQTT_PUBLISH_FLAG_DUP );
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	781b      	ldrb	r3, [r3, #0]
 800dd2e:	f023 0308 	bic.w	r3, r3, #8
 800dd32:	b2da      	uxtb	r2, r3
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800dd38:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd3a:	4618      	mov	r0, r3
 800dd3c:	3714      	adds	r7, #20
 800dd3e:	46bd      	mov	sp, r7
 800dd40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd44:	4770      	bx	lr

0800dd46 <MQTT_ProcessIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessIncomingPacketTypeAndLength( const uint8_t * pBuffer,
                                                      const size_t * pIndex,
                                                      MQTTPacketInfo_t * pIncomingPacket )
{
 800dd46:	b580      	push	{r7, lr}
 800dd48:	b086      	sub	sp, #24
 800dd4a:	af00      	add	r7, sp, #0
 800dd4c:	60f8      	str	r0, [r7, #12]
 800dd4e:	60b9      	str	r1, [r7, #8]
 800dd50:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800dd52:	2300      	movs	r3, #0
 800dd54:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d102      	bne.n	800dd62 <MQTT_ProcessIncomingPacketTypeAndLength+0x1c>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800dd5c:	2301      	movs	r3, #1
 800dd5e:	75fb      	strb	r3, [r7, #23]
 800dd60:	e016      	b.n	800dd90 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pIndex == NULL )
 800dd62:	68bb      	ldr	r3, [r7, #8]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d102      	bne.n	800dd6e <MQTT_ProcessIncomingPacketTypeAndLength+0x28>
    {
        LogError( ( "Invalid parameter: pIndex is NULL." ) );
        status = MQTTBadParameter;
 800dd68:	2301      	movs	r3, #1
 800dd6a:	75fb      	strb	r3, [r7, #23]
 800dd6c:	e010      	b.n	800dd90 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pBuffer == NULL )
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d102      	bne.n	800dd7a <MQTT_ProcessIncomingPacketTypeAndLength+0x34>
    {
        LogError( ( "Invalid parameter: pBuffer is NULL." ) );
        status = MQTTBadParameter;
 800dd74:	2301      	movs	r3, #1
 800dd76:	75fb      	strb	r3, [r7, #23]
 800dd78:	e00a      	b.n	800dd90 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    /* There should be at least one byte in the buffer */
    else if( *pIndex < 1U )
 800dd7a:	68bb      	ldr	r3, [r7, #8]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d102      	bne.n	800dd88 <MQTT_ProcessIncomingPacketTypeAndLength+0x42>
    {
        /* No data is available. There are 0 bytes received from the network
         * receive function. */
        status = MQTTNoDataAvailable;
 800dd82:	2307      	movs	r3, #7
 800dd84:	75fb      	strb	r3, [r7, #23]
 800dd86:	e003      	b.n	800dd90 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else
    {
        /* At least one byte is present which should be deciphered. */
        pIncomingPacket->type = pBuffer[ 0 ];
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	781a      	ldrb	r2, [r3, #0]
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800dd90:	7dfb      	ldrb	r3, [r7, #23]
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d111      	bne.n	800ddba <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	781b      	ldrb	r3, [r3, #0]
 800dd9a:	4618      	mov	r0, r3
 800dd9c:	f7ff f9ea 	bl	800d174 <incomingPacketValid>
 800dda0:	4603      	mov	r3, r0
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d007      	beq.n	800ddb6 <MQTT_ProcessIncomingPacketTypeAndLength+0x70>
        {
            status = processRemainingLength( pBuffer,
 800dda6:	687a      	ldr	r2, [r7, #4]
 800dda8:	68b9      	ldr	r1, [r7, #8]
 800ddaa:	68f8      	ldr	r0, [r7, #12]
 800ddac:	f7ff f983 	bl	800d0b6 <processRemainingLength>
 800ddb0:	4603      	mov	r3, r0
 800ddb2:	75fb      	strb	r3, [r7, #23]
 800ddb4:	e001      	b.n	800ddba <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800ddb6:	2305      	movs	r3, #5
 800ddb8:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800ddba:	7dfb      	ldrb	r3, [r7, #23]
}
 800ddbc:	4618      	mov	r0, r3
 800ddbe:	3718      	adds	r7, #24
 800ddc0:	46bd      	mov	sp, r7
 800ddc2:	bd80      	pop	{r7, pc}

0800ddc4 <validateTransitionPublish>:

static bool validateTransitionPublish( MQTTPublishState_t currentState,
                                       MQTTPublishState_t newState,
                                       MQTTStateOperation_t opType,
                                       MQTTQoS_t qos )
{
 800ddc4:	b490      	push	{r4, r7}
 800ddc6:	b084      	sub	sp, #16
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	4604      	mov	r4, r0
 800ddcc:	4608      	mov	r0, r1
 800ddce:	4611      	mov	r1, r2
 800ddd0:	461a      	mov	r2, r3
 800ddd2:	4623      	mov	r3, r4
 800ddd4:	71fb      	strb	r3, [r7, #7]
 800ddd6:	4603      	mov	r3, r0
 800ddd8:	71bb      	strb	r3, [r7, #6]
 800ddda:	460b      	mov	r3, r1
 800dddc:	717b      	strb	r3, [r7, #5]
 800ddde:	4613      	mov	r3, r2
 800dde0:	713b      	strb	r3, [r7, #4]
    bool isValid = false;
 800dde2:	2300      	movs	r3, #0
 800dde4:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800dde6:	79fb      	ldrb	r3, [r7, #7]
 800dde8:	2b07      	cmp	r3, #7
 800ddea:	d848      	bhi.n	800de7e <validateTransitionPublish+0xba>
 800ddec:	a201      	add	r2, pc, #4	@ (adr r2, 800ddf4 <validateTransitionPublish+0x30>)
 800ddee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddf2:	bf00      	nop
 800ddf4:	0800de15 	.word	0x0800de15
 800ddf8:	0800de39 	.word	0x0800de39
 800ddfc:	0800de7f 	.word	0x0800de7f
 800de00:	0800de7f 	.word	0x0800de7f
 800de04:	0800de7f 	.word	0x0800de7f
 800de08:	0800de7f 	.word	0x0800de7f
 800de0c:	0800de63 	.word	0x0800de63
 800de10:	0800de71 	.word	0x0800de71
    {
        case MQTTStateNull:

            /* Transitions from null occur when storing a new entry into the record. */
            if( opType == MQTT_RECEIVE )
 800de14:	797b      	ldrb	r3, [r7, #5]
 800de16:	2b01      	cmp	r3, #1
 800de18:	d133      	bne.n	800de82 <validateTransitionPublish+0xbe>
            {
                isValid = ( newState == MQTTPubAckSend ) || ( newState == MQTTPubRecSend );
 800de1a:	79bb      	ldrb	r3, [r7, #6]
 800de1c:	2b02      	cmp	r3, #2
 800de1e:	d002      	beq.n	800de26 <validateTransitionPublish+0x62>
 800de20:	79bb      	ldrb	r3, [r7, #6]
 800de22:	2b03      	cmp	r3, #3
 800de24:	d101      	bne.n	800de2a <validateTransitionPublish+0x66>
 800de26:	2301      	movs	r3, #1
 800de28:	e000      	b.n	800de2c <validateTransitionPublish+0x68>
 800de2a:	2300      	movs	r3, #0
 800de2c:	73fb      	strb	r3, [r7, #15]
 800de2e:	7bfb      	ldrb	r3, [r7, #15]
 800de30:	f003 0301 	and.w	r3, r3, #1
 800de34:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800de36:	e024      	b.n	800de82 <validateTransitionPublish+0xbe>

        case MQTTPublishSend:

            /* Outgoing publish. All such publishes start in this state due to
             * the reserve operation. */
            switch( qos )
 800de38:	793b      	ldrb	r3, [r7, #4]
 800de3a:	2b01      	cmp	r3, #1
 800de3c:	d002      	beq.n	800de44 <validateTransitionPublish+0x80>
 800de3e:	2b02      	cmp	r3, #2
 800de40:	d007      	beq.n	800de52 <validateTransitionPublish+0x8e>
                    isValid = newState == MQTTPubRecPending;
                    break;

                default:
                    /* QoS 0 is checked before calling this function. */
                    break;
 800de42:	e00d      	b.n	800de60 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubAckPending;
 800de44:	79bb      	ldrb	r3, [r7, #6]
 800de46:	2b06      	cmp	r3, #6
 800de48:	bf0c      	ite	eq
 800de4a:	2301      	moveq	r3, #1
 800de4c:	2300      	movne	r3, #0
 800de4e:	73fb      	strb	r3, [r7, #15]
                    break;
 800de50:	e006      	b.n	800de60 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubRecPending;
 800de52:	79bb      	ldrb	r3, [r7, #6]
 800de54:	2b07      	cmp	r3, #7
 800de56:	bf0c      	ite	eq
 800de58:	2301      	moveq	r3, #1
 800de5a:	2300      	movne	r3, #0
 800de5c:	73fb      	strb	r3, [r7, #15]
                    break;
 800de5e:	bf00      	nop
            }

            break;
 800de60:	e010      	b.n	800de84 <validateTransitionPublish+0xc0>
         * reestablished. */
        case MQTTPubAckPending:

            /* When a session is reestablished, outgoing QoS1 publishes in state
             * #MQTTPubAckPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubAckPending;
 800de62:	79bb      	ldrb	r3, [r7, #6]
 800de64:	2b06      	cmp	r3, #6
 800de66:	bf0c      	ite	eq
 800de68:	2301      	moveq	r3, #1
 800de6a:	2300      	movne	r3, #0
 800de6c:	73fb      	strb	r3, [r7, #15]

            break;
 800de6e:	e009      	b.n	800de84 <validateTransitionPublish+0xc0>

        case MQTTPubRecPending:

            /* When a session is reestablished, outgoing QoS2 publishes in state
             * #MQTTPubRecPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubRecPending;
 800de70:	79bb      	ldrb	r3, [r7, #6]
 800de72:	2b07      	cmp	r3, #7
 800de74:	bf0c      	ite	eq
 800de76:	2301      	moveq	r3, #1
 800de78:	2300      	movne	r3, #0
 800de7a:	73fb      	strb	r3, [r7, #15]

            break;
 800de7c:	e002      	b.n	800de84 <validateTransitionPublish+0xc0>

        default:
            /* For a PUBLISH, we should not start from any other state. */
            break;
 800de7e:	bf00      	nop
 800de80:	e000      	b.n	800de84 <validateTransitionPublish+0xc0>
            break;
 800de82:	bf00      	nop
    }

    return isValid;
 800de84:	7bfb      	ldrb	r3, [r7, #15]
}
 800de86:	4618      	mov	r0, r3
 800de88:	3710      	adds	r7, #16
 800de8a:	46bd      	mov	sp, r7
 800de8c:	bc90      	pop	{r4, r7}
 800de8e:	4770      	bx	lr

0800de90 <validateTransitionAck>:

/*-----------------------------------------------------------*/

static bool validateTransitionAck( MQTTPublishState_t currentState,
                                   MQTTPublishState_t newState )
{
 800de90:	b480      	push	{r7}
 800de92:	b085      	sub	sp, #20
 800de94:	af00      	add	r7, sp, #0
 800de96:	4603      	mov	r3, r0
 800de98:	460a      	mov	r2, r1
 800de9a:	71fb      	strb	r3, [r7, #7]
 800de9c:	4613      	mov	r3, r2
 800de9e:	71bb      	strb	r3, [r7, #6]
    bool isValid = false;
 800dea0:	2300      	movs	r3, #0
 800dea2:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800dea4:	79fb      	ldrb	r3, [r7, #7]
 800dea6:	3b02      	subs	r3, #2
 800dea8:	2b07      	cmp	r3, #7
 800deaa:	d85c      	bhi.n	800df66 <validateTransitionAck+0xd6>
 800deac:	a201      	add	r2, pc, #4	@ (adr r2, 800deb4 <validateTransitionAck+0x24>)
 800deae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800deb2:	bf00      	nop
 800deb4:	0800ded5 	.word	0x0800ded5
 800deb8:	0800dee3 	.word	0x0800dee3
 800debc:	0800df3b 	.word	0x0800df3b
 800dec0:	0800df0f 	.word	0x0800df0f
 800dec4:	0800ded5 	.word	0x0800ded5
 800dec8:	0800df2d 	.word	0x0800df2d
 800decc:	0800def1 	.word	0x0800def1
 800ded0:	0800df49 	.word	0x0800df49
    {
        case MQTTPubAckSend:
        /* Incoming publish, QoS 1. */
        case MQTTPubAckPending:
            /* Outgoing publish, QoS 1. */
            isValid = newState == MQTTPublishDone;
 800ded4:	79bb      	ldrb	r3, [r7, #6]
 800ded6:	2b0a      	cmp	r3, #10
 800ded8:	bf0c      	ite	eq
 800deda:	2301      	moveq	r3, #1
 800dedc:	2300      	movne	r3, #0
 800dede:	73fb      	strb	r3, [r7, #15]
            break;
 800dee0:	e042      	b.n	800df68 <validateTransitionAck+0xd8>

        case MQTTPubRecSend:
            /* Incoming publish, QoS 2. */
            isValid = newState == MQTTPubRelPending;
 800dee2:	79bb      	ldrb	r3, [r7, #6]
 800dee4:	2b08      	cmp	r3, #8
 800dee6:	bf0c      	ite	eq
 800dee8:	2301      	moveq	r3, #1
 800deea:	2300      	movne	r3, #0
 800deec:	73fb      	strb	r3, [r7, #15]
            break;
 800deee:	e03b      	b.n	800df68 <validateTransitionAck+0xd8>
             *    5. MQTT broker resent the un-acked publish.
             *    6. Publish is received when publish record state is in
             *       MQTTPubRelPending.
             *    7. Sending out a PUBREC will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPubCompSend ) ||
 800def0:	79bb      	ldrb	r3, [r7, #6]
 800def2:	2b05      	cmp	r3, #5
 800def4:	d002      	beq.n	800defc <validateTransitionAck+0x6c>
 800def6:	79bb      	ldrb	r3, [r7, #6]
 800def8:	2b08      	cmp	r3, #8
 800defa:	d101      	bne.n	800df00 <validateTransitionAck+0x70>
 800defc:	2301      	movs	r3, #1
 800defe:	e000      	b.n	800df02 <validateTransitionAck+0x72>
 800df00:	2300      	movs	r3, #0
 800df02:	73fb      	strb	r3, [r7, #15]
 800df04:	7bfb      	ldrb	r3, [r7, #15]
 800df06:	f003 0301 	and.w	r3, r3, #1
 800df0a:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubRelPending );
            break;
 800df0c:	e02c      	b.n	800df68 <validateTransitionAck+0xd8>
             *       for an incoming PUBREL.
             *    2. Reestablished an MQTT session.
             *    3. MQTT broker resent the un-acked PUBREL.
             *    4. Receiving the PUBREL again will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800df0e:	79bb      	ldrb	r3, [r7, #6]
 800df10:	2b0a      	cmp	r3, #10
 800df12:	d002      	beq.n	800df1a <validateTransitionAck+0x8a>
 800df14:	79bb      	ldrb	r3, [r7, #6]
 800df16:	2b05      	cmp	r3, #5
 800df18:	d101      	bne.n	800df1e <validateTransitionAck+0x8e>
 800df1a:	2301      	movs	r3, #1
 800df1c:	e000      	b.n	800df20 <validateTransitionAck+0x90>
 800df1e:	2300      	movs	r3, #0
 800df20:	73fb      	strb	r3, [r7, #15]
 800df22:	7bfb      	ldrb	r3, [r7, #15]
 800df24:	f003 0301 	and.w	r3, r3, #1
 800df28:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompSend );
            break;
 800df2a:	e01d      	b.n	800df68 <validateTransitionAck+0xd8>

        case MQTTPubRecPending:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubRelSend;
 800df2c:	79bb      	ldrb	r3, [r7, #6]
 800df2e:	2b04      	cmp	r3, #4
 800df30:	bf0c      	ite	eq
 800df32:	2301      	moveq	r3, #1
 800df34:	2300      	movne	r3, #0
 800df36:	73fb      	strb	r3, [r7, #15]
            break;
 800df38:	e016      	b.n	800df68 <validateTransitionAck+0xd8>

        case MQTTPubRelSend:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubCompPending;
 800df3a:	79bb      	ldrb	r3, [r7, #6]
 800df3c:	2b09      	cmp	r3, #9
 800df3e:	bf0c      	ite	eq
 800df40:	2301      	moveq	r3, #1
 800df42:	2300      	movne	r3, #0
 800df44:	73fb      	strb	r3, [r7, #15]
            break;
 800df46:	e00f      	b.n	800df68 <validateTransitionAck+0xd8>
             *    1. A TCP connection failure happened before receiving a PUBCOMP
             *       for an outgoing PUBREL.
             *    2. An MQTT session is reestablished.
             *    3. Resending the un-acked PUBREL results in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800df48:	79bb      	ldrb	r3, [r7, #6]
 800df4a:	2b0a      	cmp	r3, #10
 800df4c:	d002      	beq.n	800df54 <validateTransitionAck+0xc4>
 800df4e:	79bb      	ldrb	r3, [r7, #6]
 800df50:	2b09      	cmp	r3, #9
 800df52:	d101      	bne.n	800df58 <validateTransitionAck+0xc8>
 800df54:	2301      	movs	r3, #1
 800df56:	e000      	b.n	800df5a <validateTransitionAck+0xca>
 800df58:	2300      	movs	r3, #0
 800df5a:	73fb      	strb	r3, [r7, #15]
 800df5c:	7bfb      	ldrb	r3, [r7, #15]
 800df5e:	f003 0301 	and.w	r3, r3, #1
 800df62:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompPending );
            break;
 800df64:	e000      	b.n	800df68 <validateTransitionAck+0xd8>
             *    have been in this state.
             * 3. MQTTStateNull - If an ack was sent/received the record should
             *    exist.
             * 4. Any other state is invalid.
             */
            break;
 800df66:	bf00      	nop
    }

    return isValid;
 800df68:	7bfb      	ldrb	r3, [r7, #15]
}
 800df6a:	4618      	mov	r0, r3
 800df6c:	3714      	adds	r7, #20
 800df6e:	46bd      	mov	sp, r7
 800df70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df74:	4770      	bx	lr
 800df76:	bf00      	nop

0800df78 <isPublishOutgoing>:

/*-----------------------------------------------------------*/

static bool isPublishOutgoing( MQTTPubAckType_t packetType,
                               MQTTStateOperation_t opType )
{
 800df78:	b480      	push	{r7}
 800df7a:	b085      	sub	sp, #20
 800df7c:	af00      	add	r7, sp, #0
 800df7e:	4603      	mov	r3, r0
 800df80:	460a      	mov	r2, r1
 800df82:	71fb      	strb	r3, [r7, #7]
 800df84:	4613      	mov	r3, r2
 800df86:	71bb      	strb	r3, [r7, #6]
    bool isOutgoing = false;
 800df88:	2300      	movs	r3, #0
 800df8a:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800df8c:	79fb      	ldrb	r3, [r7, #7]
 800df8e:	2b03      	cmp	r3, #3
 800df90:	d009      	beq.n	800dfa6 <isPublishOutgoing+0x2e>
 800df92:	2b03      	cmp	r3, #3
 800df94:	dc15      	bgt.n	800dfc2 <isPublishOutgoing+0x4a>
 800df96:	2b01      	cmp	r3, #1
 800df98:	dc02      	bgt.n	800dfa0 <isPublishOutgoing+0x28>
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	da03      	bge.n	800dfa6 <isPublishOutgoing+0x2e>
            isOutgoing = opType == MQTT_SEND;
            break;

        default:
            /* No other ack type. */
            break;
 800df9e:	e010      	b.n	800dfc2 <isPublishOutgoing+0x4a>
    switch( packetType )
 800dfa0:	2b02      	cmp	r3, #2
 800dfa2:	d007      	beq.n	800dfb4 <isPublishOutgoing+0x3c>
            break;
 800dfa4:	e00d      	b.n	800dfc2 <isPublishOutgoing+0x4a>
            isOutgoing = opType == MQTT_RECEIVE;
 800dfa6:	79bb      	ldrb	r3, [r7, #6]
 800dfa8:	2b01      	cmp	r3, #1
 800dfaa:	bf0c      	ite	eq
 800dfac:	2301      	moveq	r3, #1
 800dfae:	2300      	movne	r3, #0
 800dfb0:	73fb      	strb	r3, [r7, #15]
            break;
 800dfb2:	e007      	b.n	800dfc4 <isPublishOutgoing+0x4c>
            isOutgoing = opType == MQTT_SEND;
 800dfb4:	79bb      	ldrb	r3, [r7, #6]
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	bf0c      	ite	eq
 800dfba:	2301      	moveq	r3, #1
 800dfbc:	2300      	movne	r3, #0
 800dfbe:	73fb      	strb	r3, [r7, #15]
            break;
 800dfc0:	e000      	b.n	800dfc4 <isPublishOutgoing+0x4c>
            break;
 800dfc2:	bf00      	nop
    }

    return isOutgoing;
 800dfc4:	7bfb      	ldrb	r3, [r7, #15]
}
 800dfc6:	4618      	mov	r0, r3
 800dfc8:	3714      	adds	r7, #20
 800dfca:	46bd      	mov	sp, r7
 800dfcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfd0:	4770      	bx	lr
	...

0800dfd4 <findInRecord>:
static size_t findInRecord( const MQTTPubAckInfo_t * records,
                            size_t recordCount,
                            uint16_t packetId,
                            MQTTQoS_t * pQos,
                            MQTTPublishState_t * pCurrentState )
{
 800dfd4:	b580      	push	{r7, lr}
 800dfd6:	b086      	sub	sp, #24
 800dfd8:	af00      	add	r7, sp, #0
 800dfda:	60f8      	str	r0, [r7, #12]
 800dfdc:	60b9      	str	r1, [r7, #8]
 800dfde:	603b      	str	r3, [r7, #0]
 800dfe0:	4613      	mov	r3, r2
 800dfe2:	80fb      	strh	r3, [r7, #6]
    size_t index = 0;
 800dfe4:	2300      	movs	r3, #0
 800dfe6:	617b      	str	r3, [r7, #20]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800dfe8:	88fb      	ldrh	r3, [r7, #6]
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d106      	bne.n	800dffc <findInRecord+0x28>
 800dfee:	4b1b      	ldr	r3, [pc, #108]	@ (800e05c <findInRecord+0x88>)
 800dff0:	4a1b      	ldr	r2, [pc, #108]	@ (800e060 <findInRecord+0x8c>)
 800dff2:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 800dff6:	481b      	ldr	r0, [pc, #108]	@ (800e064 <findInRecord+0x90>)
 800dff8:	f004 f916 	bl	8012228 <__assert_func>

    *pCurrentState = MQTTStateNull;
 800dffc:	6a3b      	ldr	r3, [r7, #32]
 800dffe:	2200      	movs	r2, #0
 800e000:	701a      	strb	r2, [r3, #0]

    for( index = 0; index < recordCount; index++ )
 800e002:	2300      	movs	r3, #0
 800e004:	617b      	str	r3, [r7, #20]
 800e006:	e019      	b.n	800e03c <findInRecord+0x68>
    {
        if( records[ index ].packetId == packetId )
 800e008:	697b      	ldr	r3, [r7, #20]
 800e00a:	009b      	lsls	r3, r3, #2
 800e00c:	68fa      	ldr	r2, [r7, #12]
 800e00e:	4413      	add	r3, r2
 800e010:	881b      	ldrh	r3, [r3, #0]
 800e012:	88fa      	ldrh	r2, [r7, #6]
 800e014:	429a      	cmp	r2, r3
 800e016:	d10e      	bne.n	800e036 <findInRecord+0x62>
        {
            *pQos = records[ index ].qos;
 800e018:	697b      	ldr	r3, [r7, #20]
 800e01a:	009b      	lsls	r3, r3, #2
 800e01c:	68fa      	ldr	r2, [r7, #12]
 800e01e:	4413      	add	r3, r2
 800e020:	789a      	ldrb	r2, [r3, #2]
 800e022:	683b      	ldr	r3, [r7, #0]
 800e024:	701a      	strb	r2, [r3, #0]
            *pCurrentState = records[ index ].publishState;
 800e026:	697b      	ldr	r3, [r7, #20]
 800e028:	009b      	lsls	r3, r3, #2
 800e02a:	68fa      	ldr	r2, [r7, #12]
 800e02c:	4413      	add	r3, r2
 800e02e:	78da      	ldrb	r2, [r3, #3]
 800e030:	6a3b      	ldr	r3, [r7, #32]
 800e032:	701a      	strb	r2, [r3, #0]
            break;
 800e034:	e006      	b.n	800e044 <findInRecord+0x70>
    for( index = 0; index < recordCount; index++ )
 800e036:	697b      	ldr	r3, [r7, #20]
 800e038:	3301      	adds	r3, #1
 800e03a:	617b      	str	r3, [r7, #20]
 800e03c:	697a      	ldr	r2, [r7, #20]
 800e03e:	68bb      	ldr	r3, [r7, #8]
 800e040:	429a      	cmp	r2, r3
 800e042:	d3e1      	bcc.n	800e008 <findInRecord+0x34>
        }
    }

    if( index == recordCount )
 800e044:	697a      	ldr	r2, [r7, #20]
 800e046:	68bb      	ldr	r3, [r7, #8]
 800e048:	429a      	cmp	r2, r3
 800e04a:	d102      	bne.n	800e052 <findInRecord+0x7e>
    {
        index = MQTT_INVALID_STATE_COUNT;
 800e04c:	2300      	movs	r3, #0
 800e04e:	43db      	mvns	r3, r3
 800e050:	617b      	str	r3, [r7, #20]
    }

    return index;
 800e052:	697b      	ldr	r3, [r7, #20]
}
 800e054:	4618      	mov	r0, r3
 800e056:	3718      	adds	r7, #24
 800e058:	46bd      	mov	sp, r7
 800e05a:	bd80      	pop	{r7, pc}
 800e05c:	08014e54 	.word	0x08014e54
 800e060:	080153d8 	.word	0x080153d8
 800e064:	08014e78 	.word	0x08014e78

0800e068 <compactRecords>:

/*-----------------------------------------------------------*/

static void compactRecords( MQTTPubAckInfo_t * records,
                            size_t recordCount )
{
 800e068:	b580      	push	{r7, lr}
 800e06a:	b084      	sub	sp, #16
 800e06c:	af00      	add	r7, sp, #0
 800e06e:	6078      	str	r0, [r7, #4]
 800e070:	6039      	str	r1, [r7, #0]
    size_t index = 0;
 800e072:	2300      	movs	r3, #0
 800e074:	60fb      	str	r3, [r7, #12]
    size_t emptyIndex = MQTT_INVALID_STATE_COUNT;
 800e076:	2300      	movs	r3, #0
 800e078:	43db      	mvns	r3, r3
 800e07a:	60bb      	str	r3, [r7, #8]

    assert( records != NULL );
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d150      	bne.n	800e124 <compactRecords+0xbc>
 800e082:	4b2d      	ldr	r3, [pc, #180]	@ (800e138 <compactRecords+0xd0>)
 800e084:	4a2d      	ldr	r2, [pc, #180]	@ (800e13c <compactRecords+0xd4>)
 800e086:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e08a:	482d      	ldr	r0, [pc, #180]	@ (800e140 <compactRecords+0xd8>)
 800e08c:	f004 f8cc 	bl	8012228 <__assert_func>

    /* Find the empty spots and fill those with non empty values. */
    for( ; index < recordCount; index++ )
    {
        /* Find the first empty spot. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	009b      	lsls	r3, r3, #2
 800e094:	687a      	ldr	r2, [r7, #4]
 800e096:	4413      	add	r3, r2
 800e098:	881b      	ldrh	r3, [r3, #0]
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d107      	bne.n	800e0ae <compactRecords+0x46>
        {
            if( emptyIndex == MQTT_INVALID_STATE_COUNT )
 800e09e:	2300      	movs	r3, #0
 800e0a0:	43db      	mvns	r3, r3
 800e0a2:	68ba      	ldr	r2, [r7, #8]
 800e0a4:	429a      	cmp	r2, r3
 800e0a6:	d13a      	bne.n	800e11e <compactRecords+0xb6>
            {
                emptyIndex = index;
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	60bb      	str	r3, [r7, #8]
 800e0ac:	e037      	b.n	800e11e <compactRecords+0xb6>
            }
        }
        else
        {
            if( emptyIndex != MQTT_INVALID_STATE_COUNT )
 800e0ae:	2300      	movs	r3, #0
 800e0b0:	43db      	mvns	r3, r3
 800e0b2:	68ba      	ldr	r2, [r7, #8]
 800e0b4:	429a      	cmp	r2, r3
 800e0b6:	d032      	beq.n	800e11e <compactRecords+0xb6>
            {
                /* Copy over the contents at non empty index to empty index. */
                records[ emptyIndex ].packetId = records[ index ].packetId;
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	009b      	lsls	r3, r3, #2
 800e0bc:	687a      	ldr	r2, [r7, #4]
 800e0be:	441a      	add	r2, r3
 800e0c0:	68bb      	ldr	r3, [r7, #8]
 800e0c2:	009b      	lsls	r3, r3, #2
 800e0c4:	6879      	ldr	r1, [r7, #4]
 800e0c6:	440b      	add	r3, r1
 800e0c8:	8812      	ldrh	r2, [r2, #0]
 800e0ca:	801a      	strh	r2, [r3, #0]
                records[ emptyIndex ].qos = records[ index ].qos;
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	009b      	lsls	r3, r3, #2
 800e0d0:	687a      	ldr	r2, [r7, #4]
 800e0d2:	441a      	add	r2, r3
 800e0d4:	68bb      	ldr	r3, [r7, #8]
 800e0d6:	009b      	lsls	r3, r3, #2
 800e0d8:	6879      	ldr	r1, [r7, #4]
 800e0da:	440b      	add	r3, r1
 800e0dc:	7892      	ldrb	r2, [r2, #2]
 800e0de:	709a      	strb	r2, [r3, #2]
                records[ emptyIndex ].publishState = records[ index ].publishState;
 800e0e0:	68fb      	ldr	r3, [r7, #12]
 800e0e2:	009b      	lsls	r3, r3, #2
 800e0e4:	687a      	ldr	r2, [r7, #4]
 800e0e6:	441a      	add	r2, r3
 800e0e8:	68bb      	ldr	r3, [r7, #8]
 800e0ea:	009b      	lsls	r3, r3, #2
 800e0ec:	6879      	ldr	r1, [r7, #4]
 800e0ee:	440b      	add	r3, r1
 800e0f0:	78d2      	ldrb	r2, [r2, #3]
 800e0f2:	70da      	strb	r2, [r3, #3]

                /* Mark the record at current non empty index as invalid. */
                records[ index ].packetId = MQTT_PACKET_ID_INVALID;
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	009b      	lsls	r3, r3, #2
 800e0f8:	687a      	ldr	r2, [r7, #4]
 800e0fa:	4413      	add	r3, r2
 800e0fc:	2200      	movs	r2, #0
 800e0fe:	801a      	strh	r2, [r3, #0]
                records[ index ].qos = MQTTQoS0;
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	009b      	lsls	r3, r3, #2
 800e104:	687a      	ldr	r2, [r7, #4]
 800e106:	4413      	add	r3, r2
 800e108:	2200      	movs	r2, #0
 800e10a:	709a      	strb	r2, [r3, #2]
                records[ index ].publishState = MQTTStateNull;
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	009b      	lsls	r3, r3, #2
 800e110:	687a      	ldr	r2, [r7, #4]
 800e112:	4413      	add	r3, r2
 800e114:	2200      	movs	r2, #0
 800e116:	70da      	strb	r2, [r3, #3]

                /* Advance the emptyIndex. */
                emptyIndex++;
 800e118:	68bb      	ldr	r3, [r7, #8]
 800e11a:	3301      	adds	r3, #1
 800e11c:	60bb      	str	r3, [r7, #8]
    for( ; index < recordCount; index++ )
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	3301      	adds	r3, #1
 800e122:	60fb      	str	r3, [r7, #12]
 800e124:	68fa      	ldr	r2, [r7, #12]
 800e126:	683b      	ldr	r3, [r7, #0]
 800e128:	429a      	cmp	r2, r3
 800e12a:	d3b1      	bcc.n	800e090 <compactRecords+0x28>
            }
        }
    }
}
 800e12c:	bf00      	nop
 800e12e:	bf00      	nop
 800e130:	3710      	adds	r7, #16
 800e132:	46bd      	mov	sp, r7
 800e134:	bd80      	pop	{r7, pc}
 800e136:	bf00      	nop
 800e138:	08014ea8 	.word	0x08014ea8
 800e13c:	080153e8 	.word	0x080153e8
 800e140:	08014e78 	.word	0x08014e78

0800e144 <addRecord>:
static MQTTStatus_t addRecord( MQTTPubAckInfo_t * records,
                               size_t recordCount,
                               uint16_t packetId,
                               MQTTQoS_t qos,
                               MQTTPublishState_t publishState )
{
 800e144:	b580      	push	{r7, lr}
 800e146:	b088      	sub	sp, #32
 800e148:	af00      	add	r7, sp, #0
 800e14a:	60f8      	str	r0, [r7, #12]
 800e14c:	60b9      	str	r1, [r7, #8]
 800e14e:	4611      	mov	r1, r2
 800e150:	461a      	mov	r2, r3
 800e152:	460b      	mov	r3, r1
 800e154:	80fb      	strh	r3, [r7, #6]
 800e156:	4613      	mov	r3, r2
 800e158:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTNoMemory;
 800e15a:	2302      	movs	r3, #2
 800e15c:	77fb      	strb	r3, [r7, #31]
    int32_t index = 0;
 800e15e:	2300      	movs	r3, #0
 800e160:	61bb      	str	r3, [r7, #24]
    size_t availableIndex = recordCount;
 800e162:	68bb      	ldr	r3, [r7, #8]
 800e164:	617b      	str	r3, [r7, #20]
    bool validEntryFound = false;
 800e166:	2300      	movs	r3, #0
 800e168:	74fb      	strb	r3, [r7, #19]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800e16a:	88fb      	ldrh	r3, [r7, #6]
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d106      	bne.n	800e17e <addRecord+0x3a>
 800e170:	4b32      	ldr	r3, [pc, #200]	@ (800e23c <addRecord+0xf8>)
 800e172:	4a33      	ldr	r2, [pc, #204]	@ (800e240 <addRecord+0xfc>)
 800e174:	f240 210d 	movw	r1, #525	@ 0x20d
 800e178:	4832      	ldr	r0, [pc, #200]	@ (800e244 <addRecord+0x100>)
 800e17a:	f004 f855 	bl	8012228 <__assert_func>
    assert( qos != MQTTQoS0 );
 800e17e:	797b      	ldrb	r3, [r7, #5]
 800e180:	2b00      	cmp	r3, #0
 800e182:	d106      	bne.n	800e192 <addRecord+0x4e>
 800e184:	4b30      	ldr	r3, [pc, #192]	@ (800e248 <addRecord+0x104>)
 800e186:	4a2e      	ldr	r2, [pc, #184]	@ (800e240 <addRecord+0xfc>)
 800e188:	f240 210e 	movw	r1, #526	@ 0x20e
 800e18c:	482d      	ldr	r0, [pc, #180]	@ (800e244 <addRecord+0x100>)
 800e18e:	f004 f84b 	bl	8012228 <__assert_func>

    /* Check if we have to compact the records. This is known by checking if
     * the last spot in the array is filled. */
    if( records[ recordCount - 1U ].packetId != MQTT_PACKET_ID_INVALID )
 800e192:	68bb      	ldr	r3, [r7, #8]
 800e194:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800e198:	3b01      	subs	r3, #1
 800e19a:	009b      	lsls	r3, r3, #2
 800e19c:	68fa      	ldr	r2, [r7, #12]
 800e19e:	4413      	add	r3, r2
 800e1a0:	881b      	ldrh	r3, [r3, #0]
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d003      	beq.n	800e1ae <addRecord+0x6a>
    {
        compactRecords( records, recordCount );
 800e1a6:	68b9      	ldr	r1, [r7, #8]
 800e1a8:	68f8      	ldr	r0, [r7, #12]
 800e1aa:	f7ff ff5d 	bl	800e068 <compactRecords>

    /* Start from end so first available index will be populated.
     * Available index is always found after the last element in the records.
     * This is to make sure the relative order of the records in order to meet
     * the message ordering requirement of MQTT spec 3.1.1. */
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800e1ae:	68bb      	ldr	r3, [r7, #8]
 800e1b0:	3b01      	subs	r3, #1
 800e1b2:	61bb      	str	r3, [r7, #24]
 800e1b4:	e021      	b.n	800e1fa <addRecord+0xb6>
    {
        /* Available index is only found after packet at the highest index. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800e1b6:	69bb      	ldr	r3, [r7, #24]
 800e1b8:	009b      	lsls	r3, r3, #2
 800e1ba:	68fa      	ldr	r2, [r7, #12]
 800e1bc:	4413      	add	r3, r2
 800e1be:	881b      	ldrh	r3, [r3, #0]
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d108      	bne.n	800e1d6 <addRecord+0x92>
        {
            if( validEntryFound == false )
 800e1c4:	7cfb      	ldrb	r3, [r7, #19]
 800e1c6:	f083 0301 	eor.w	r3, r3, #1
 800e1ca:	b2db      	uxtb	r3, r3
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d011      	beq.n	800e1f4 <addRecord+0xb0>
            {
                availableIndex = ( size_t ) index;
 800e1d0:	69bb      	ldr	r3, [r7, #24]
 800e1d2:	617b      	str	r3, [r7, #20]
 800e1d4:	e00e      	b.n	800e1f4 <addRecord+0xb0>
            }
        }
        else
        {
            /* A non-empty spot found in the records. */
            validEntryFound = true;
 800e1d6:	2301      	movs	r3, #1
 800e1d8:	74fb      	strb	r3, [r7, #19]

            if( records[ index ].packetId == packetId )
 800e1da:	69bb      	ldr	r3, [r7, #24]
 800e1dc:	009b      	lsls	r3, r3, #2
 800e1de:	68fa      	ldr	r2, [r7, #12]
 800e1e0:	4413      	add	r3, r2
 800e1e2:	881b      	ldrh	r3, [r3, #0]
 800e1e4:	88fa      	ldrh	r2, [r7, #6]
 800e1e6:	429a      	cmp	r2, r3
 800e1e8:	d104      	bne.n	800e1f4 <addRecord+0xb0>
                /* Collision. */
                LogError( ( "Collision when adding PacketID=%u at index=%d.",
                            ( unsigned int ) packetId,
                            ( int ) index ) );

                status = MQTTStateCollision;
 800e1ea:	2309      	movs	r3, #9
 800e1ec:	77fb      	strb	r3, [r7, #31]
                availableIndex = recordCount;
 800e1ee:	68bb      	ldr	r3, [r7, #8]
 800e1f0:	617b      	str	r3, [r7, #20]
                break;
 800e1f2:	e005      	b.n	800e200 <addRecord+0xbc>
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800e1f4:	69bb      	ldr	r3, [r7, #24]
 800e1f6:	3b01      	subs	r3, #1
 800e1f8:	61bb      	str	r3, [r7, #24]
 800e1fa:	69bb      	ldr	r3, [r7, #24]
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	dada      	bge.n	800e1b6 <addRecord+0x72>
            }
        }
    }

    if( availableIndex < recordCount )
 800e200:	697a      	ldr	r2, [r7, #20]
 800e202:	68bb      	ldr	r3, [r7, #8]
 800e204:	429a      	cmp	r2, r3
 800e206:	d214      	bcs.n	800e232 <addRecord+0xee>
    {
        records[ availableIndex ].packetId = packetId;
 800e208:	697b      	ldr	r3, [r7, #20]
 800e20a:	009b      	lsls	r3, r3, #2
 800e20c:	68fa      	ldr	r2, [r7, #12]
 800e20e:	4413      	add	r3, r2
 800e210:	88fa      	ldrh	r2, [r7, #6]
 800e212:	801a      	strh	r2, [r3, #0]
        records[ availableIndex ].qos = qos;
 800e214:	697b      	ldr	r3, [r7, #20]
 800e216:	009b      	lsls	r3, r3, #2
 800e218:	68fa      	ldr	r2, [r7, #12]
 800e21a:	4413      	add	r3, r2
 800e21c:	797a      	ldrb	r2, [r7, #5]
 800e21e:	709a      	strb	r2, [r3, #2]
        records[ availableIndex ].publishState = publishState;
 800e220:	697b      	ldr	r3, [r7, #20]
 800e222:	009b      	lsls	r3, r3, #2
 800e224:	68fa      	ldr	r2, [r7, #12]
 800e226:	4413      	add	r3, r2
 800e228:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800e22c:	70da      	strb	r2, [r3, #3]
        status = MQTTSuccess;
 800e22e:	2300      	movs	r3, #0
 800e230:	77fb      	strb	r3, [r7, #31]
    }

    return status;
 800e232:	7ffb      	ldrb	r3, [r7, #31]
}
 800e234:	4618      	mov	r0, r3
 800e236:	3720      	adds	r7, #32
 800e238:	46bd      	mov	sp, r7
 800e23a:	bd80      	pop	{r7, pc}
 800e23c:	08014e54 	.word	0x08014e54
 800e240:	080153f8 	.word	0x080153f8
 800e244:	08014e78 	.word	0x08014e78
 800e248:	08014eb8 	.word	0x08014eb8

0800e24c <updateRecord>:

static void updateRecord( MQTTPubAckInfo_t * records,
                          size_t recordIndex,
                          MQTTPublishState_t newState,
                          bool shouldDelete )
{
 800e24c:	b580      	push	{r7, lr}
 800e24e:	b084      	sub	sp, #16
 800e250:	af00      	add	r7, sp, #0
 800e252:	60f8      	str	r0, [r7, #12]
 800e254:	60b9      	str	r1, [r7, #8]
 800e256:	4611      	mov	r1, r2
 800e258:	461a      	mov	r2, r3
 800e25a:	460b      	mov	r3, r1
 800e25c:	71fb      	strb	r3, [r7, #7]
 800e25e:	4613      	mov	r3, r2
 800e260:	71bb      	strb	r3, [r7, #6]
    assert( records != NULL );
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	2b00      	cmp	r3, #0
 800e266:	d106      	bne.n	800e276 <updateRecord+0x2a>
 800e268:	4b13      	ldr	r3, [pc, #76]	@ (800e2b8 <updateRecord+0x6c>)
 800e26a:	4a14      	ldr	r2, [pc, #80]	@ (800e2bc <updateRecord+0x70>)
 800e26c:	f240 214a 	movw	r1, #586	@ 0x24a
 800e270:	4813      	ldr	r0, [pc, #76]	@ (800e2c0 <updateRecord+0x74>)
 800e272:	f003 ffd9 	bl	8012228 <__assert_func>

    if( shouldDelete == true )
 800e276:	79bb      	ldrb	r3, [r7, #6]
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d012      	beq.n	800e2a2 <updateRecord+0x56>
    {
        /* Mark the record as invalid. */
        records[ recordIndex ].packetId = MQTT_PACKET_ID_INVALID;
 800e27c:	68bb      	ldr	r3, [r7, #8]
 800e27e:	009b      	lsls	r3, r3, #2
 800e280:	68fa      	ldr	r2, [r7, #12]
 800e282:	4413      	add	r3, r2
 800e284:	2200      	movs	r2, #0
 800e286:	801a      	strh	r2, [r3, #0]
        records[ recordIndex ].qos = MQTTQoS0;
 800e288:	68bb      	ldr	r3, [r7, #8]
 800e28a:	009b      	lsls	r3, r3, #2
 800e28c:	68fa      	ldr	r2, [r7, #12]
 800e28e:	4413      	add	r3, r2
 800e290:	2200      	movs	r2, #0
 800e292:	709a      	strb	r2, [r3, #2]
        records[ recordIndex ].publishState = MQTTStateNull;
 800e294:	68bb      	ldr	r3, [r7, #8]
 800e296:	009b      	lsls	r3, r3, #2
 800e298:	68fa      	ldr	r2, [r7, #12]
 800e29a:	4413      	add	r3, r2
 800e29c:	2200      	movs	r2, #0
 800e29e:	70da      	strb	r2, [r3, #3]
    }
    else
    {
        records[ recordIndex ].publishState = newState;
    }
}
 800e2a0:	e005      	b.n	800e2ae <updateRecord+0x62>
        records[ recordIndex ].publishState = newState;
 800e2a2:	68bb      	ldr	r3, [r7, #8]
 800e2a4:	009b      	lsls	r3, r3, #2
 800e2a6:	68fa      	ldr	r2, [r7, #12]
 800e2a8:	4413      	add	r3, r2
 800e2aa:	79fa      	ldrb	r2, [r7, #7]
 800e2ac:	70da      	strb	r2, [r3, #3]
}
 800e2ae:	bf00      	nop
 800e2b0:	3710      	adds	r7, #16
 800e2b2:	46bd      	mov	sp, r7
 800e2b4:	bd80      	pop	{r7, pc}
 800e2b6:	bf00      	nop
 800e2b8:	08014ea8 	.word	0x08014ea8
 800e2bc:	08015404 	.word	0x08015404
 800e2c0:	08014e78 	.word	0x08014e78

0800e2c4 <stateSelect>:
/*-----------------------------------------------------------*/

static uint16_t stateSelect( const MQTTContext_t * pMqttContext,
                             uint16_t searchStates,
                             MQTTStateCursor_t * pCursor )
{
 800e2c4:	b580      	push	{r7, lr}
 800e2c6:	b088      	sub	sp, #32
 800e2c8:	af00      	add	r7, sp, #0
 800e2ca:	60f8      	str	r0, [r7, #12]
 800e2cc:	460b      	mov	r3, r1
 800e2ce:	607a      	str	r2, [r7, #4]
 800e2d0:	817b      	strh	r3, [r7, #10]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800e2d2:	2300      	movs	r3, #0
 800e2d4:	83fb      	strh	r3, [r7, #30]
    uint16_t outgoingStates = 0U;
 800e2d6:	2300      	movs	r3, #0
 800e2d8:	83bb      	strh	r3, [r7, #28]
    const MQTTPubAckInfo_t * records = NULL;
 800e2da:	2300      	movs	r3, #0
 800e2dc:	61bb      	str	r3, [r7, #24]
    size_t maxCount;
    bool stateCheck = false;
 800e2de:	2300      	movs	r3, #0
 800e2e0:	75fb      	strb	r3, [r7, #23]

    assert( pMqttContext != NULL );
 800e2e2:	68fb      	ldr	r3, [r7, #12]
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d106      	bne.n	800e2f6 <stateSelect+0x32>
 800e2e8:	4b43      	ldr	r3, [pc, #268]	@ (800e3f8 <stateSelect+0x134>)
 800e2ea:	4a44      	ldr	r2, [pc, #272]	@ (800e3fc <stateSelect+0x138>)
 800e2ec:	f240 2165 	movw	r1, #613	@ 0x265
 800e2f0:	4843      	ldr	r0, [pc, #268]	@ (800e400 <stateSelect+0x13c>)
 800e2f2:	f003 ff99 	bl	8012228 <__assert_func>
    assert( searchStates != 0U );
 800e2f6:	897b      	ldrh	r3, [r7, #10]
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d106      	bne.n	800e30a <stateSelect+0x46>
 800e2fc:	4b41      	ldr	r3, [pc, #260]	@ (800e404 <stateSelect+0x140>)
 800e2fe:	4a3f      	ldr	r2, [pc, #252]	@ (800e3fc <stateSelect+0x138>)
 800e300:	f240 2166 	movw	r1, #614	@ 0x266
 800e304:	483e      	ldr	r0, [pc, #248]	@ (800e400 <stateSelect+0x13c>)
 800e306:	f003 ff8f 	bl	8012228 <__assert_func>
    assert( pCursor != NULL );
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d106      	bne.n	800e31e <stateSelect+0x5a>
 800e310:	4b3d      	ldr	r3, [pc, #244]	@ (800e408 <stateSelect+0x144>)
 800e312:	4a3a      	ldr	r2, [pc, #232]	@ (800e3fc <stateSelect+0x138>)
 800e314:	f240 2167 	movw	r1, #615	@ 0x267
 800e318:	4839      	ldr	r0, [pc, #228]	@ (800e400 <stateSelect+0x13c>)
 800e31a:	f003 ff85 	bl	8012228 <__assert_func>

    /* Create a bit map with all the outgoing publish states. */
    UINT16_SET_BIT( outgoingStates, MQTTPublishSend );
 800e31e:	8bbb      	ldrh	r3, [r7, #28]
 800e320:	f043 0302 	orr.w	r3, r3, #2
 800e324:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubAckPending );
 800e326:	8bbb      	ldrh	r3, [r7, #28]
 800e328:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e32c:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRecPending );
 800e32e:	8bbb      	ldrh	r3, [r7, #28]
 800e330:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e334:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRelSend );
 800e336:	8bbb      	ldrh	r3, [r7, #28]
 800e338:	f043 0310 	orr.w	r3, r3, #16
 800e33c:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubCompPending );
 800e33e:	8bbb      	ldrh	r3, [r7, #28]
 800e340:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800e344:	83bb      	strh	r3, [r7, #28]

    /* Only outgoing publish records need to be searched. */
    assert( ( outgoingStates & searchStates ) > 0U );
 800e346:	8bba      	ldrh	r2, [r7, #28]
 800e348:	897b      	ldrh	r3, [r7, #10]
 800e34a:	4013      	ands	r3, r2
 800e34c:	b29b      	uxth	r3, r3
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d106      	bne.n	800e360 <stateSelect+0x9c>
 800e352:	4b2e      	ldr	r3, [pc, #184]	@ (800e40c <stateSelect+0x148>)
 800e354:	4a29      	ldr	r2, [pc, #164]	@ (800e3fc <stateSelect+0x138>)
 800e356:	f240 2171 	movw	r1, #625	@ 0x271
 800e35a:	4829      	ldr	r0, [pc, #164]	@ (800e400 <stateSelect+0x13c>)
 800e35c:	f003 ff64 	bl	8012228 <__assert_func>
    assert( ( ~outgoingStates & searchStates ) == 0U );
 800e360:	8bbb      	ldrh	r3, [r7, #28]
 800e362:	43da      	mvns	r2, r3
 800e364:	897b      	ldrh	r3, [r7, #10]
 800e366:	4013      	ands	r3, r2
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d006      	beq.n	800e37a <stateSelect+0xb6>
 800e36c:	4b28      	ldr	r3, [pc, #160]	@ (800e410 <stateSelect+0x14c>)
 800e36e:	4a23      	ldr	r2, [pc, #140]	@ (800e3fc <stateSelect+0x138>)
 800e370:	f240 2172 	movw	r1, #626	@ 0x272
 800e374:	4822      	ldr	r0, [pc, #136]	@ (800e400 <stateSelect+0x13c>)
 800e376:	f003 ff57 	bl	8012228 <__assert_func>

    records = pMqttContext->outgoingPublishRecords;
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	61bb      	str	r3, [r7, #24]
    maxCount = pMqttContext->outgoingPublishRecordMaxCount;
 800e380:	68fb      	ldr	r3, [r7, #12]
 800e382:	689b      	ldr	r3, [r3, #8]
 800e384:	613b      	str	r3, [r7, #16]

    while( *pCursor < maxCount )
 800e386:	e02d      	b.n	800e3e4 <stateSelect+0x120>
    {
        /* Check if any of the search states are present. */
        stateCheck = UINT16_CHECK_BIT( searchStates, records[ *pCursor ].publishState );
 800e388:	897a      	ldrh	r2, [r7, #10]
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	009b      	lsls	r3, r3, #2
 800e390:	69b9      	ldr	r1, [r7, #24]
 800e392:	440b      	add	r3, r1
 800e394:	78db      	ldrb	r3, [r3, #3]
 800e396:	4619      	mov	r1, r3
 800e398:	2301      	movs	r3, #1
 800e39a:	408b      	lsls	r3, r1
 800e39c:	401a      	ands	r2, r3
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	009b      	lsls	r3, r3, #2
 800e3a4:	69b9      	ldr	r1, [r7, #24]
 800e3a6:	440b      	add	r3, r1
 800e3a8:	78db      	ldrb	r3, [r3, #3]
 800e3aa:	4619      	mov	r1, r3
 800e3ac:	2301      	movs	r3, #1
 800e3ae:	408b      	lsls	r3, r1
 800e3b0:	429a      	cmp	r2, r3
 800e3b2:	bf0c      	ite	eq
 800e3b4:	2301      	moveq	r3, #1
 800e3b6:	2300      	movne	r3, #0
 800e3b8:	75fb      	strb	r3, [r7, #23]

        if( stateCheck == true )
 800e3ba:	7dfb      	ldrb	r3, [r7, #23]
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d00c      	beq.n	800e3da <stateSelect+0x116>
        {
            packetId = records[ *pCursor ].packetId;
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	009b      	lsls	r3, r3, #2
 800e3c6:	69ba      	ldr	r2, [r7, #24]
 800e3c8:	4413      	add	r3, r2
 800e3ca:	881b      	ldrh	r3, [r3, #0]
 800e3cc:	83fb      	strh	r3, [r7, #30]
            ( *pCursor )++;
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	1c5a      	adds	r2, r3, #1
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	601a      	str	r2, [r3, #0]
            break;
 800e3d8:	e009      	b.n	800e3ee <stateSelect+0x12a>
        }

        ( *pCursor )++;
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	1c5a      	adds	r2, r3, #1
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	601a      	str	r2, [r3, #0]
    while( *pCursor < maxCount )
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	693a      	ldr	r2, [r7, #16]
 800e3ea:	429a      	cmp	r2, r3
 800e3ec:	d8cc      	bhi.n	800e388 <stateSelect+0xc4>
    }

    return packetId;
 800e3ee:	8bfb      	ldrh	r3, [r7, #30]
}
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	3720      	adds	r7, #32
 800e3f4:	46bd      	mov	sp, r7
 800e3f6:	bd80      	pop	{r7, pc}
 800e3f8:	08014ec8 	.word	0x08014ec8
 800e3fc:	08015414 	.word	0x08015414
 800e400:	08014e78 	.word	0x08014e78
 800e404:	08014ee0 	.word	0x08014ee0
 800e408:	08014ef4 	.word	0x08014ef4
 800e40c:	08014f04 	.word	0x08014f04
 800e410:	08014f2c 	.word	0x08014f2c

0800e414 <MQTT_CalculateStateAck>:
/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStateAck( MQTTPubAckType_t packetType,
                                           MQTTStateOperation_t opType,
                                           MQTTQoS_t qos )
{
 800e414:	b480      	push	{r7}
 800e416:	b085      	sub	sp, #20
 800e418:	af00      	add	r7, sp, #0
 800e41a:	4603      	mov	r3, r0
 800e41c:	71fb      	strb	r3, [r7, #7]
 800e41e:	460b      	mov	r3, r1
 800e420:	71bb      	strb	r3, [r7, #6]
 800e422:	4613      	mov	r3, r2
 800e424:	717b      	strb	r3, [r7, #5]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800e426:	2300      	movs	r3, #0
 800e428:	73fb      	strb	r3, [r7, #15]
    /* There are more QoS2 cases than QoS1, so initialize to that. */
    bool qosValid = qos == MQTTQoS2;
 800e42a:	797b      	ldrb	r3, [r7, #5]
 800e42c:	2b02      	cmp	r3, #2
 800e42e:	bf0c      	ite	eq
 800e430:	2301      	moveq	r3, #1
 800e432:	2300      	movne	r3, #0
 800e434:	73bb      	strb	r3, [r7, #14]

    switch( packetType )
 800e436:	79fb      	ldrb	r3, [r7, #7]
 800e438:	2b03      	cmp	r3, #3
 800e43a:	d827      	bhi.n	800e48c <MQTT_CalculateStateAck+0x78>
 800e43c:	a201      	add	r2, pc, #4	@ (adr r2, 800e444 <MQTT_CalculateStateAck+0x30>)
 800e43e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e442:	bf00      	nop
 800e444:	0800e455 	.word	0x0800e455
 800e448:	0800e467 	.word	0x0800e467
 800e44c:	0800e477 	.word	0x0800e477
 800e450:	0800e487 	.word	0x0800e487
    {
        case MQTTPuback:
            qosValid = qos == MQTTQoS1;
 800e454:	797b      	ldrb	r3, [r7, #5]
 800e456:	2b01      	cmp	r3, #1
 800e458:	bf0c      	ite	eq
 800e45a:	2301      	moveq	r3, #1
 800e45c:	2300      	movne	r3, #0
 800e45e:	73bb      	strb	r3, [r7, #14]
            calculatedState = MQTTPublishDone;
 800e460:	230a      	movs	r3, #10
 800e462:	73fb      	strb	r3, [r7, #15]
            break;
 800e464:	e013      	b.n	800e48e <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrec:

            /* Incoming publish: send PUBREC, PUBREL pending.
             * Outgoing publish: receive PUBREC, send PUBREL. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRelPending : MQTTPubRelSend;
 800e466:	79bb      	ldrb	r3, [r7, #6]
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d101      	bne.n	800e470 <MQTT_CalculateStateAck+0x5c>
 800e46c:	2308      	movs	r3, #8
 800e46e:	e000      	b.n	800e472 <MQTT_CalculateStateAck+0x5e>
 800e470:	2304      	movs	r3, #4
 800e472:	73fb      	strb	r3, [r7, #15]
            break;
 800e474:	e00b      	b.n	800e48e <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrel:

            /* Incoming publish: receive PUBREL, send PUBCOMP.
             * Outgoing publish: send PUBREL, PUBCOMP pending. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubCompPending : MQTTPubCompSend;
 800e476:	79bb      	ldrb	r3, [r7, #6]
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d101      	bne.n	800e480 <MQTT_CalculateStateAck+0x6c>
 800e47c:	2309      	movs	r3, #9
 800e47e:	e000      	b.n	800e482 <MQTT_CalculateStateAck+0x6e>
 800e480:	2305      	movs	r3, #5
 800e482:	73fb      	strb	r3, [r7, #15]
            break;
 800e484:	e003      	b.n	800e48e <MQTT_CalculateStateAck+0x7a>

        case MQTTPubcomp:
            calculatedState = MQTTPublishDone;
 800e486:	230a      	movs	r3, #10
 800e488:	73fb      	strb	r3, [r7, #15]
            break;
 800e48a:	e000      	b.n	800e48e <MQTT_CalculateStateAck+0x7a>

        default:
            /* No other ack type. */
            break;
 800e48c:	bf00      	nop
    }

    /* Sanity check, make sure ack and QoS agree. */
    if( qosValid == false )
 800e48e:	7bbb      	ldrb	r3, [r7, #14]
 800e490:	f083 0301 	eor.w	r3, r3, #1
 800e494:	b2db      	uxtb	r3, r3
 800e496:	2b00      	cmp	r3, #0
 800e498:	d001      	beq.n	800e49e <MQTT_CalculateStateAck+0x8a>
    {
        calculatedState = MQTTStateNull;
 800e49a:	2300      	movs	r3, #0
 800e49c:	73fb      	strb	r3, [r7, #15]
    }

    return calculatedState;
 800e49e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e4a0:	4618      	mov	r0, r3
 800e4a2:	3714      	adds	r7, #20
 800e4a4:	46bd      	mov	sp, r7
 800e4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4aa:	4770      	bx	lr

0800e4ac <updateStateAck>:
                                    size_t maxRecordCount,
                                    size_t recordIndex,
                                    uint16_t packetId,
                                    MQTTPublishState_t currentState,
                                    MQTTPublishState_t newState )
{
 800e4ac:	b580      	push	{r7, lr}
 800e4ae:	b088      	sub	sp, #32
 800e4b0:	af02      	add	r7, sp, #8
 800e4b2:	60f8      	str	r0, [r7, #12]
 800e4b4:	60b9      	str	r1, [r7, #8]
 800e4b6:	607a      	str	r2, [r7, #4]
 800e4b8:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTIllegalState;
 800e4ba:	2308      	movs	r3, #8
 800e4bc:	75fb      	strb	r3, [r7, #23]
    bool shouldDeleteRecord = false;
 800e4be:	2300      	movs	r3, #0
 800e4c0:	75bb      	strb	r3, [r7, #22]
    bool isTransitionValid = false;
 800e4c2:	2300      	movs	r3, #0
 800e4c4:	757b      	strb	r3, [r7, #21]

    assert( records != NULL );
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d106      	bne.n	800e4da <updateStateAck+0x2e>
 800e4cc:	4b22      	ldr	r3, [pc, #136]	@ (800e558 <updateStateAck+0xac>)
 800e4ce:	4a23      	ldr	r2, [pc, #140]	@ (800e55c <updateStateAck+0xb0>)
 800e4d0:	f240 21c7 	movw	r1, #711	@ 0x2c7
 800e4d4:	4822      	ldr	r0, [pc, #136]	@ (800e560 <updateStateAck+0xb4>)
 800e4d6:	f003 fea7 	bl	8012228 <__assert_func>

    /* Record to be deleted if the state transition is completed or if a PUBREC
     * is received for an outgoing QoS2 publish. When a PUBREC is received,
     * record is deleted and added back to the end of the records to maintain
     * ordering for PUBRELs. */
    shouldDeleteRecord = ( newState == MQTTPublishDone ) || ( newState == MQTTPubRelSend );
 800e4da:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e4de:	2b0a      	cmp	r3, #10
 800e4e0:	d003      	beq.n	800e4ea <updateStateAck+0x3e>
 800e4e2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e4e6:	2b04      	cmp	r3, #4
 800e4e8:	d101      	bne.n	800e4ee <updateStateAck+0x42>
 800e4ea:	2301      	movs	r3, #1
 800e4ec:	e000      	b.n	800e4f0 <updateStateAck+0x44>
 800e4ee:	2300      	movs	r3, #0
 800e4f0:	75bb      	strb	r3, [r7, #22]
 800e4f2:	7dbb      	ldrb	r3, [r7, #22]
 800e4f4:	f003 0301 	and.w	r3, r3, #1
 800e4f8:	75bb      	strb	r3, [r7, #22]
    isTransitionValid = validateTransitionAck( currentState, newState );
 800e4fa:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800e4fe:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e502:	4611      	mov	r1, r2
 800e504:	4618      	mov	r0, r3
 800e506:	f7ff fcc3 	bl	800de90 <validateTransitionAck>
 800e50a:	4603      	mov	r3, r0
 800e50c:	757b      	strb	r3, [r7, #21]

    if( isTransitionValid == true )
 800e50e:	7d7b      	ldrb	r3, [r7, #21]
 800e510:	2b00      	cmp	r3, #0
 800e512:	d01c      	beq.n	800e54e <updateStateAck+0xa2>
    {
        status = MQTTSuccess;
 800e514:	2300      	movs	r3, #0
 800e516:	75fb      	strb	r3, [r7, #23]

        /* Update record for acks. When sending or receiving acks for packets that
         * are resent during a session reestablishment, the new state and
         * current state can be the same. No update of record required in that case. */
        if( currentState != newState )
 800e518:	f897 2020 	ldrb.w	r2, [r7, #32]
 800e51c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e520:	429a      	cmp	r2, r3
 800e522:	d014      	beq.n	800e54e <updateStateAck+0xa2>
        {
            updateRecord( records,
 800e524:	7dbb      	ldrb	r3, [r7, #22]
 800e526:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800e52a:	6879      	ldr	r1, [r7, #4]
 800e52c:	68f8      	ldr	r0, [r7, #12]
 800e52e:	f7ff fe8d 	bl	800e24c <updateRecord>

            /* For QoS2 messages, in order to preserve the message ordering, when
             * a PUBREC is received for an outgoing publish, the record should be
             * moved to the last. This move will help preserve the order in which
             * a PUBREL needs to be resent in case of a session reestablishment. */
            if( newState == MQTTPubRelSend )
 800e532:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e536:	2b04      	cmp	r3, #4
 800e538:	d109      	bne.n	800e54e <updateStateAck+0xa2>
            {
                status = addRecord( records,
 800e53a:	887a      	ldrh	r2, [r7, #2]
 800e53c:	2304      	movs	r3, #4
 800e53e:	9300      	str	r3, [sp, #0]
 800e540:	2302      	movs	r3, #2
 800e542:	68b9      	ldr	r1, [r7, #8]
 800e544:	68f8      	ldr	r0, [r7, #12]
 800e546:	f7ff fdfd 	bl	800e144 <addRecord>
 800e54a:	4603      	mov	r3, r0
 800e54c:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800e54e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e550:	4618      	mov	r0, r3
 800e552:	3718      	adds	r7, #24
 800e554:	46bd      	mov	sp, r7
 800e556:	bd80      	pop	{r7, pc}
 800e558:	08014ea8 	.word	0x08014ea8
 800e55c:	08015420 	.word	0x08015420
 800e560:	08014e78 	.word	0x08014e78

0800e564 <updateStatePublish>:
                                        uint16_t packetId,
                                        MQTTStateOperation_t opType,
                                        MQTTQoS_t qos,
                                        MQTTPublishState_t currentState,
                                        MQTTPublishState_t newState )
{
 800e564:	b590      	push	{r4, r7, lr}
 800e566:	b089      	sub	sp, #36	@ 0x24
 800e568:	af02      	add	r7, sp, #8
 800e56a:	60f8      	str	r0, [r7, #12]
 800e56c:	60b9      	str	r1, [r7, #8]
 800e56e:	4611      	mov	r1, r2
 800e570:	461a      	mov	r2, r3
 800e572:	460b      	mov	r3, r1
 800e574:	80fb      	strh	r3, [r7, #6]
 800e576:	4613      	mov	r3, r2
 800e578:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTSuccess;
 800e57a:	2300      	movs	r3, #0
 800e57c:	75fb      	strb	r3, [r7, #23]
    bool isTransitionValid = false;
 800e57e:	2300      	movs	r3, #0
 800e580:	75bb      	strb	r3, [r7, #22]

    assert( pMqttContext != NULL );
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	2b00      	cmp	r3, #0
 800e586:	d106      	bne.n	800e596 <updateStatePublish+0x32>
 800e588:	4b29      	ldr	r3, [pc, #164]	@ (800e630 <updateStatePublish+0xcc>)
 800e58a:	4a2a      	ldr	r2, [pc, #168]	@ (800e634 <updateStatePublish+0xd0>)
 800e58c:	f44f 7141 	mov.w	r1, #772	@ 0x304
 800e590:	4829      	ldr	r0, [pc, #164]	@ (800e638 <updateStatePublish+0xd4>)
 800e592:	f003 fe49 	bl	8012228 <__assert_func>
    assert( packetId != MQTT_PACKET_ID_INVALID );
 800e596:	88fb      	ldrh	r3, [r7, #6]
 800e598:	2b00      	cmp	r3, #0
 800e59a:	d106      	bne.n	800e5aa <updateStatePublish+0x46>
 800e59c:	4b27      	ldr	r3, [pc, #156]	@ (800e63c <updateStatePublish+0xd8>)
 800e59e:	4a25      	ldr	r2, [pc, #148]	@ (800e634 <updateStatePublish+0xd0>)
 800e5a0:	f240 3105 	movw	r1, #773	@ 0x305
 800e5a4:	4824      	ldr	r0, [pc, #144]	@ (800e638 <updateStatePublish+0xd4>)
 800e5a6:	f003 fe3f 	bl	8012228 <__assert_func>
    assert( qos != MQTTQoS0 );
 800e5aa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d106      	bne.n	800e5c0 <updateStatePublish+0x5c>
 800e5b2:	4b23      	ldr	r3, [pc, #140]	@ (800e640 <updateStatePublish+0xdc>)
 800e5b4:	4a1f      	ldr	r2, [pc, #124]	@ (800e634 <updateStatePublish+0xd0>)
 800e5b6:	f240 3106 	movw	r1, #774	@ 0x306
 800e5ba:	481f      	ldr	r0, [pc, #124]	@ (800e638 <updateStatePublish+0xd4>)
 800e5bc:	f003 fe34 	bl	8012228 <__assert_func>

    /* This will always succeed for an incoming publish. This is due to the fact
     * that the passed in currentState must be MQTTStateNull, since
     * #MQTT_UpdateStatePublish does not perform a lookup for receives. */
    isTransitionValid = validateTransitionPublish( currentState, newState, opType, qos );
 800e5c0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e5c4:	797a      	ldrb	r2, [r7, #5]
 800e5c6:	f897 1030 	ldrb.w	r1, [r7, #48]	@ 0x30
 800e5ca:	f897 002c 	ldrb.w	r0, [r7, #44]	@ 0x2c
 800e5ce:	f7ff fbf9 	bl	800ddc4 <validateTransitionPublish>
 800e5d2:	4603      	mov	r3, r0
 800e5d4:	75bb      	strb	r3, [r7, #22]

    if( isTransitionValid == true )
 800e5d6:	7dbb      	ldrb	r3, [r7, #22]
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d021      	beq.n	800e620 <updateStatePublish+0xbc>
    {
        /* addRecord will check for collisions. */
        if( opType == MQTT_RECEIVE )
 800e5dc:	797b      	ldrb	r3, [r7, #5]
 800e5de:	2b01      	cmp	r3, #1
 800e5e0:	d10f      	bne.n	800e602 <updateStatePublish+0x9e>
        {
            status = addRecord( pMqttContext->incomingPublishRecords,
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	6858      	ldr	r0, [r3, #4]
                                pMqttContext->incomingPublishRecordMaxCount,
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	68d9      	ldr	r1, [r3, #12]
            status = addRecord( pMqttContext->incomingPublishRecords,
 800e5ea:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 800e5ee:	88fa      	ldrh	r2, [r7, #6]
 800e5f0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800e5f4:	9300      	str	r3, [sp, #0]
 800e5f6:	4623      	mov	r3, r4
 800e5f8:	f7ff fda4 	bl	800e144 <addRecord>
 800e5fc:	4603      	mov	r3, r0
 800e5fe:	75fb      	strb	r3, [r7, #23]
 800e600:	e010      	b.n	800e624 <updateStatePublish+0xc0>
        /* Send operation. */
        else
        {
            /* Skip updating record when publish is resend and no state
             * update is required. */
            if( currentState != newState )
 800e602:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800e606:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800e60a:	429a      	cmp	r2, r3
 800e60c:	d00a      	beq.n	800e624 <updateStatePublish+0xc0>
            {
                updateRecord( pMqttContext->outgoingPublishRecords,
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	6818      	ldr	r0, [r3, #0]
 800e612:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800e616:	2300      	movs	r3, #0
 800e618:	68b9      	ldr	r1, [r7, #8]
 800e61a:	f7ff fe17 	bl	800e24c <updateRecord>
 800e61e:	e001      	b.n	800e624 <updateStatePublish+0xc0>
            }
        }
    }
    else
    {
        status = MQTTIllegalState;
 800e620:	2308      	movs	r3, #8
 800e622:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800e624:	7dfb      	ldrb	r3, [r7, #23]
}
 800e626:	4618      	mov	r0, r3
 800e628:	371c      	adds	r7, #28
 800e62a:	46bd      	mov	sp, r7
 800e62c:	bd90      	pop	{r4, r7, pc}
 800e62e:	bf00      	nop
 800e630:	08014ec8 	.word	0x08014ec8
 800e634:	08015430 	.word	0x08015430
 800e638:	08014e78 	.word	0x08014e78
 800e63c:	08014e54 	.word	0x08014e54
 800e640:	08014eb8 	.word	0x08014eb8

0800e644 <MQTT_ReserveState>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ReserveState( const MQTTContext_t * pMqttContext,
                                uint16_t packetId,
                                MQTTQoS_t qos )
{
 800e644:	b590      	push	{r4, r7, lr}
 800e646:	b087      	sub	sp, #28
 800e648:	af02      	add	r7, sp, #8
 800e64a:	6078      	str	r0, [r7, #4]
 800e64c:	460b      	mov	r3, r1
 800e64e:	807b      	strh	r3, [r7, #2]
 800e650:	4613      	mov	r3, r2
 800e652:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800e654:	2300      	movs	r3, #0
 800e656:	73fb      	strb	r3, [r7, #15]

    if( qos == MQTTQoS0 )
 800e658:	787b      	ldrb	r3, [r7, #1]
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d102      	bne.n	800e664 <MQTT_ReserveState+0x20>
    {
        status = MQTTSuccess;
 800e65e:	2300      	movs	r3, #0
 800e660:	73fb      	strb	r3, [r7, #15]
 800e662:	e014      	b.n	800e68e <MQTT_ReserveState+0x4a>
    }
    else if( ( packetId == MQTT_PACKET_ID_INVALID ) || ( pMqttContext == NULL ) )
 800e664:	887b      	ldrh	r3, [r7, #2]
 800e666:	2b00      	cmp	r3, #0
 800e668:	d002      	beq.n	800e670 <MQTT_ReserveState+0x2c>
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d102      	bne.n	800e676 <MQTT_ReserveState+0x32>
    {
        status = MQTTBadParameter;
 800e670:	2301      	movs	r3, #1
 800e672:	73fb      	strb	r3, [r7, #15]
 800e674:	e00b      	b.n	800e68e <MQTT_ReserveState+0x4a>
    }
    else
    {
        /* Collisions are detected when adding the record. */
        status = addRecord( pMqttContext->outgoingPublishRecords,
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	6818      	ldr	r0, [r3, #0]
                            pMqttContext->outgoingPublishRecordMaxCount,
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	6899      	ldr	r1, [r3, #8]
        status = addRecord( pMqttContext->outgoingPublishRecords,
 800e67e:	787b      	ldrb	r3, [r7, #1]
 800e680:	887a      	ldrh	r2, [r7, #2]
 800e682:	2401      	movs	r4, #1
 800e684:	9400      	str	r4, [sp, #0]
 800e686:	f7ff fd5d 	bl	800e144 <addRecord>
 800e68a:	4603      	mov	r3, r0
 800e68c:	73fb      	strb	r3, [r7, #15]
                            packetId,
                            qos,
                            MQTTPublishSend );
    }

    return status;
 800e68e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e690:	4618      	mov	r0, r3
 800e692:	3714      	adds	r7, #20
 800e694:	46bd      	mov	sp, r7
 800e696:	bd90      	pop	{r4, r7, pc}

0800e698 <MQTT_CalculateStatePublish>:

/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStatePublish( MQTTStateOperation_t opType,
                                               MQTTQoS_t qos )
{
 800e698:	b480      	push	{r7}
 800e69a:	b085      	sub	sp, #20
 800e69c:	af00      	add	r7, sp, #0
 800e69e:	4603      	mov	r3, r0
 800e6a0:	460a      	mov	r2, r1
 800e6a2:	71fb      	strb	r3, [r7, #7]
 800e6a4:	4613      	mov	r3, r2
 800e6a6:	71bb      	strb	r3, [r7, #6]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800e6a8:	2300      	movs	r3, #0
 800e6aa:	73fb      	strb	r3, [r7, #15]

    switch( qos )
 800e6ac:	79bb      	ldrb	r3, [r7, #6]
 800e6ae:	2b02      	cmp	r3, #2
 800e6b0:	d011      	beq.n	800e6d6 <MQTT_CalculateStatePublish+0x3e>
 800e6b2:	2b02      	cmp	r3, #2
 800e6b4:	dc17      	bgt.n	800e6e6 <MQTT_CalculateStatePublish+0x4e>
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d002      	beq.n	800e6c0 <MQTT_CalculateStatePublish+0x28>
 800e6ba:	2b01      	cmp	r3, #1
 800e6bc:	d003      	beq.n	800e6c6 <MQTT_CalculateStatePublish+0x2e>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
            break;

        default:
            /* No other QoS values. */
            break;
 800e6be:	e012      	b.n	800e6e6 <MQTT_CalculateStatePublish+0x4e>
            calculatedState = MQTTPublishDone;
 800e6c0:	230a      	movs	r3, #10
 800e6c2:	73fb      	strb	r3, [r7, #15]
            break;
 800e6c4:	e010      	b.n	800e6e8 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubAckPending : MQTTPubAckSend;
 800e6c6:	79fb      	ldrb	r3, [r7, #7]
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d101      	bne.n	800e6d0 <MQTT_CalculateStatePublish+0x38>
 800e6cc:	2306      	movs	r3, #6
 800e6ce:	e000      	b.n	800e6d2 <MQTT_CalculateStatePublish+0x3a>
 800e6d0:	2302      	movs	r3, #2
 800e6d2:	73fb      	strb	r3, [r7, #15]
            break;
 800e6d4:	e008      	b.n	800e6e8 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
 800e6d6:	79fb      	ldrb	r3, [r7, #7]
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d101      	bne.n	800e6e0 <MQTT_CalculateStatePublish+0x48>
 800e6dc:	2307      	movs	r3, #7
 800e6de:	e000      	b.n	800e6e2 <MQTT_CalculateStatePublish+0x4a>
 800e6e0:	2303      	movs	r3, #3
 800e6e2:	73fb      	strb	r3, [r7, #15]
            break;
 800e6e4:	e000      	b.n	800e6e8 <MQTT_CalculateStatePublish+0x50>
            break;
 800e6e6:	bf00      	nop
    }

    return calculatedState;
 800e6e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6ea:	4618      	mov	r0, r3
 800e6ec:	3714      	adds	r7, #20
 800e6ee:	46bd      	mov	sp, r7
 800e6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6f4:	4770      	bx	lr

0800e6f6 <MQTT_UpdateStatePublish>:
MQTTStatus_t MQTT_UpdateStatePublish( const MQTTContext_t * pMqttContext,
                                      uint16_t packetId,
                                      MQTTStateOperation_t opType,
                                      MQTTQoS_t qos,
                                      MQTTPublishState_t * pNewState )
{
 800e6f6:	b590      	push	{r4, r7, lr}
 800e6f8:	b08b      	sub	sp, #44	@ 0x2c
 800e6fa:	af04      	add	r7, sp, #16
 800e6fc:	6078      	str	r0, [r7, #4]
 800e6fe:	4608      	mov	r0, r1
 800e700:	4611      	mov	r1, r2
 800e702:	461a      	mov	r2, r3
 800e704:	4603      	mov	r3, r0
 800e706:	807b      	strh	r3, [r7, #2]
 800e708:	460b      	mov	r3, r1
 800e70a:	707b      	strb	r3, [r7, #1]
 800e70c:	4613      	mov	r3, r2
 800e70e:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800e710:	2300      	movs	r3, #0
 800e712:	73fb      	strb	r3, [r7, #15]
    MQTTPublishState_t currentState = MQTTStateNull;
 800e714:	2300      	movs	r3, #0
 800e716:	73bb      	strb	r3, [r7, #14]
    MQTTStatus_t mqttStatus = MQTTSuccess;
 800e718:	2300      	movs	r3, #0
 800e71a:	75fb      	strb	r3, [r7, #23]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800e71c:	2300      	movs	r3, #0
 800e71e:	43db      	mvns	r3, r3
 800e720:	613b      	str	r3, [r7, #16]
    MQTTQoS_t foundQoS = MQTTQoS0;
 800e722:	2300      	movs	r3, #0
 800e724:	737b      	strb	r3, [r7, #13]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d002      	beq.n	800e732 <MQTT_UpdateStatePublish+0x3c>
 800e72c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d102      	bne.n	800e738 <MQTT_UpdateStatePublish+0x42>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );

        mqttStatus = MQTTBadParameter;
 800e732:	2301      	movs	r3, #1
 800e734:	75fb      	strb	r3, [r7, #23]
 800e736:	e028      	b.n	800e78a <MQTT_UpdateStatePublish+0x94>
    }
    else if( qos == MQTTQoS0 )
 800e738:	783b      	ldrb	r3, [r7, #0]
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d103      	bne.n	800e746 <MQTT_UpdateStatePublish+0x50>
    {
        /* QoS 0 publish. Do nothing. */
        *pNewState = MQTTPublishDone;
 800e73e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e740:	220a      	movs	r2, #10
 800e742:	701a      	strb	r2, [r3, #0]
 800e744:	e021      	b.n	800e78a <MQTT_UpdateStatePublish+0x94>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800e746:	887b      	ldrh	r3, [r7, #2]
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d102      	bne.n	800e752 <MQTT_UpdateStatePublish+0x5c>
    {
        /* Publishes > QoS 0 need a valid packet ID. */
        mqttStatus = MQTTBadParameter;
 800e74c:	2301      	movs	r3, #1
 800e74e:	75fb      	strb	r3, [r7, #23]
 800e750:	e01b      	b.n	800e78a <MQTT_UpdateStatePublish+0x94>
    }
    else if( opType == MQTT_SEND )
 800e752:	787b      	ldrb	r3, [r7, #1]
 800e754:	2b00      	cmp	r3, #0
 800e756:	d118      	bne.n	800e78a <MQTT_UpdateStatePublish+0x94>
    {
        /* Search record for entry so we can check QoS. */
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	6818      	ldr	r0, [r3, #0]
                                    pMqttContext->outgoingPublishRecordMaxCount,
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	6899      	ldr	r1, [r3, #8]
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800e760:	f107 040d 	add.w	r4, r7, #13
 800e764:	887a      	ldrh	r2, [r7, #2]
 800e766:	f107 030e 	add.w	r3, r7, #14
 800e76a:	9300      	str	r3, [sp, #0]
 800e76c:	4623      	mov	r3, r4
 800e76e:	f7ff fc31 	bl	800dfd4 <findInRecord>
 800e772:	6138      	str	r0, [r7, #16]
                                    packetId,
                                    &foundQoS,
                                    &currentState );

        if( ( recordIndex == MQTT_INVALID_STATE_COUNT ) || ( foundQoS != qos ) )
 800e774:	2300      	movs	r3, #0
 800e776:	43db      	mvns	r3, r3
 800e778:	693a      	ldr	r2, [r7, #16]
 800e77a:	429a      	cmp	r2, r3
 800e77c:	d003      	beq.n	800e786 <MQTT_UpdateStatePublish+0x90>
 800e77e:	7b7b      	ldrb	r3, [r7, #13]
 800e780:	783a      	ldrb	r2, [r7, #0]
 800e782:	429a      	cmp	r2, r3
 800e784:	d001      	beq.n	800e78a <MQTT_UpdateStatePublish+0x94>
        {
            /* Entry should match with supplied QoS. */
            mqttStatus = MQTTBadParameter;
 800e786:	2301      	movs	r3, #1
 800e788:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* QoS 1 or 2 receive. Nothing to be done. */
    }

    if( ( qos != MQTTQoS0 ) && ( mqttStatus == MQTTSuccess ) )
 800e78a:	783b      	ldrb	r3, [r7, #0]
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d020      	beq.n	800e7d2 <MQTT_UpdateStatePublish+0xdc>
 800e790:	7dfb      	ldrb	r3, [r7, #23]
 800e792:	2b00      	cmp	r3, #0
 800e794:	d11d      	bne.n	800e7d2 <MQTT_UpdateStatePublish+0xdc>
    {
        newState = MQTT_CalculateStatePublish( opType, qos );
 800e796:	783a      	ldrb	r2, [r7, #0]
 800e798:	787b      	ldrb	r3, [r7, #1]
 800e79a:	4611      	mov	r1, r2
 800e79c:	4618      	mov	r0, r3
 800e79e:	f7ff ff7b 	bl	800e698 <MQTT_CalculateStatePublish>
 800e7a2:	4603      	mov	r3, r0
 800e7a4:	73fb      	strb	r3, [r7, #15]
        /* Validate state transition and update state records. */
        mqttStatus = updateStatePublish( pMqttContext,
 800e7a6:	7bbb      	ldrb	r3, [r7, #14]
 800e7a8:	7878      	ldrb	r0, [r7, #1]
 800e7aa:	8879      	ldrh	r1, [r7, #2]
 800e7ac:	7bfa      	ldrb	r2, [r7, #15]
 800e7ae:	9202      	str	r2, [sp, #8]
 800e7b0:	9301      	str	r3, [sp, #4]
 800e7b2:	783b      	ldrb	r3, [r7, #0]
 800e7b4:	9300      	str	r3, [sp, #0]
 800e7b6:	4603      	mov	r3, r0
 800e7b8:	460a      	mov	r2, r1
 800e7ba:	6939      	ldr	r1, [r7, #16]
 800e7bc:	6878      	ldr	r0, [r7, #4]
 800e7be:	f7ff fed1 	bl	800e564 <updateStatePublish>
 800e7c2:	4603      	mov	r3, r0
 800e7c4:	75fb      	strb	r3, [r7, #23]
                                         qos,
                                         currentState,
                                         newState );

        /* Update output parameter on success. */
        if( mqttStatus == MQTTSuccess )
 800e7c6:	7dfb      	ldrb	r3, [r7, #23]
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d102      	bne.n	800e7d2 <MQTT_UpdateStatePublish+0xdc>
        {
            *pNewState = newState;
 800e7cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e7ce:	7bfa      	ldrb	r2, [r7, #15]
 800e7d0:	701a      	strb	r2, [r3, #0]
        }
    }

    return mqttStatus;
 800e7d2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e7d4:	4618      	mov	r0, r3
 800e7d6:	371c      	adds	r7, #28
 800e7d8:	46bd      	mov	sp, r7
 800e7da:	bd90      	pop	{r4, r7, pc}

0800e7dc <MQTT_UpdateStateAck>:
MQTTStatus_t MQTT_UpdateStateAck( const MQTTContext_t * pMqttContext,
                                  uint16_t packetId,
                                  MQTTPubAckType_t packetType,
                                  MQTTStateOperation_t opType,
                                  MQTTPublishState_t * pNewState )
{
 800e7dc:	b580      	push	{r7, lr}
 800e7de:	b08a      	sub	sp, #40	@ 0x28
 800e7e0:	af02      	add	r7, sp, #8
 800e7e2:	6078      	str	r0, [r7, #4]
 800e7e4:	4608      	mov	r0, r1
 800e7e6:	4611      	mov	r1, r2
 800e7e8:	461a      	mov	r2, r3
 800e7ea:	4603      	mov	r3, r0
 800e7ec:	807b      	strh	r3, [r7, #2]
 800e7ee:	460b      	mov	r3, r1
 800e7f0:	707b      	strb	r3, [r7, #1]
 800e7f2:	4613      	mov	r3, r2
 800e7f4:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800e7f6:	2300      	movs	r3, #0
 800e7f8:	74bb      	strb	r3, [r7, #18]
    MQTTPublishState_t currentState = MQTTStateNull;
 800e7fa:	2300      	movs	r3, #0
 800e7fc:	743b      	strb	r3, [r7, #16]
    bool isOutgoingPublish = isPublishOutgoing( packetType, opType );
 800e7fe:	783a      	ldrb	r2, [r7, #0]
 800e800:	787b      	ldrb	r3, [r7, #1]
 800e802:	4611      	mov	r1, r2
 800e804:	4618      	mov	r0, r3
 800e806:	f7ff fbb7 	bl	800df78 <isPublishOutgoing>
 800e80a:	4603      	mov	r3, r0
 800e80c:	747b      	strb	r3, [r7, #17]
    MQTTQoS_t qos = MQTTQoS0;
 800e80e:	2300      	movs	r3, #0
 800e810:	73fb      	strb	r3, [r7, #15]
    size_t maxRecordCount = MQTT_INVALID_STATE_COUNT;
 800e812:	2300      	movs	r3, #0
 800e814:	43db      	mvns	r3, r3
 800e816:	61fb      	str	r3, [r7, #28]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800e818:	2300      	movs	r3, #0
 800e81a:	43db      	mvns	r3, r3
 800e81c:	61bb      	str	r3, [r7, #24]

    MQTTPubAckInfo_t * records = NULL;
 800e81e:	2300      	movs	r3, #0
 800e820:	617b      	str	r3, [r7, #20]
    MQTTStatus_t status = MQTTBadResponse;
 800e822:	2305      	movs	r3, #5
 800e824:	74fb      	strb	r3, [r7, #19]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d002      	beq.n	800e832 <MQTT_UpdateStateAck+0x56>
 800e82c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d102      	bne.n	800e838 <MQTT_UpdateStateAck+0x5c>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p.",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );
        status = MQTTBadParameter;
 800e832:	2301      	movs	r3, #1
 800e834:	74fb      	strb	r3, [r7, #19]
 800e836:	e027      	b.n	800e888 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800e838:	887b      	ldrh	r3, [r7, #2]
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d102      	bne.n	800e844 <MQTT_UpdateStateAck+0x68>
    {
        LogError( ( "Packet ID must be nonzero." ) );
        status = MQTTBadParameter;
 800e83e:	2301      	movs	r3, #1
 800e840:	74fb      	strb	r3, [r7, #19]
 800e842:	e021      	b.n	800e888 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetType > MQTTPubcomp )
 800e844:	787b      	ldrb	r3, [r7, #1]
 800e846:	2b03      	cmp	r3, #3
 800e848:	d902      	bls.n	800e850 <MQTT_UpdateStateAck+0x74>
    {
        LogError( ( "Invalid packet type %u.", ( unsigned int ) packetType ) );
        status = MQTTBadParameter;
 800e84a:	2301      	movs	r3, #1
 800e84c:	74fb      	strb	r3, [r7, #19]
 800e84e:	e01b      	b.n	800e888 <MQTT_UpdateStateAck+0xac>
    }
    else
    {
        if( isOutgoingPublish == true )
 800e850:	7c7b      	ldrb	r3, [r7, #17]
 800e852:	2b00      	cmp	r3, #0
 800e854:	d006      	beq.n	800e864 <MQTT_UpdateStateAck+0x88>
        {
            records = pMqttContext->outgoingPublishRecords;
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->outgoingPublishRecordMaxCount;
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	689b      	ldr	r3, [r3, #8]
 800e860:	61fb      	str	r3, [r7, #28]
 800e862:	e005      	b.n	800e870 <MQTT_UpdateStateAck+0x94>
        }
        else
        {
            records = pMqttContext->incomingPublishRecords;
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	685b      	ldr	r3, [r3, #4]
 800e868:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->incomingPublishRecordMaxCount;
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	68db      	ldr	r3, [r3, #12]
 800e86e:	61fb      	str	r3, [r7, #28]
        }

        recordIndex = findInRecord( records,
 800e870:	f107 010f 	add.w	r1, r7, #15
 800e874:	887a      	ldrh	r2, [r7, #2]
 800e876:	f107 0310 	add.w	r3, r7, #16
 800e87a:	9300      	str	r3, [sp, #0]
 800e87c:	460b      	mov	r3, r1
 800e87e:	69f9      	ldr	r1, [r7, #28]
 800e880:	6978      	ldr	r0, [r7, #20]
 800e882:	f7ff fba7 	bl	800dfd4 <findInRecord>
 800e886:	61b8      	str	r0, [r7, #24]
                                    packetId,
                                    &qos,
                                    &currentState );
    }

    if( recordIndex != MQTT_INVALID_STATE_COUNT )
 800e888:	2300      	movs	r3, #0
 800e88a:	43db      	mvns	r3, r3
 800e88c:	69ba      	ldr	r2, [r7, #24]
 800e88e:	429a      	cmp	r2, r3
 800e890:	d01a      	beq.n	800e8c8 <MQTT_UpdateStateAck+0xec>
    {
        newState = MQTT_CalculateStateAck( packetType, opType, qos );
 800e892:	7bfa      	ldrb	r2, [r7, #15]
 800e894:	7839      	ldrb	r1, [r7, #0]
 800e896:	787b      	ldrb	r3, [r7, #1]
 800e898:	4618      	mov	r0, r3
 800e89a:	f7ff fdbb 	bl	800e414 <MQTT_CalculateStateAck>
 800e89e:	4603      	mov	r3, r0
 800e8a0:	74bb      	strb	r3, [r7, #18]

        /* Validate state transition and update state record. */
        status = updateStateAck( records,
 800e8a2:	7c3b      	ldrb	r3, [r7, #16]
 800e8a4:	8879      	ldrh	r1, [r7, #2]
 800e8a6:	7cba      	ldrb	r2, [r7, #18]
 800e8a8:	9201      	str	r2, [sp, #4]
 800e8aa:	9300      	str	r3, [sp, #0]
 800e8ac:	460b      	mov	r3, r1
 800e8ae:	69ba      	ldr	r2, [r7, #24]
 800e8b0:	69f9      	ldr	r1, [r7, #28]
 800e8b2:	6978      	ldr	r0, [r7, #20]
 800e8b4:	f7ff fdfa 	bl	800e4ac <updateStateAck>
 800e8b8:	4603      	mov	r3, r0
 800e8ba:	74fb      	strb	r3, [r7, #19]
                                 packetId,
                                 currentState,
                                 newState );

        /* Update the output parameter. */
        if( status == MQTTSuccess )
 800e8bc:	7cfb      	ldrb	r3, [r7, #19]
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d102      	bne.n	800e8c8 <MQTT_UpdateStateAck+0xec>
        {
            *pNewState = newState;
 800e8c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8c4:	7cba      	ldrb	r2, [r7, #18]
 800e8c6:	701a      	strb	r2, [r3, #0]
    {
        LogError( ( "No matching record found for publish: PacketId=%u.",
                    ( unsigned int ) packetId ) );
    }

    return status;
 800e8c8:	7cfb      	ldrb	r3, [r7, #19]
}
 800e8ca:	4618      	mov	r0, r3
 800e8cc:	3720      	adds	r7, #32
 800e8ce:	46bd      	mov	sp, r7
 800e8d0:	bd80      	pop	{r7, pc}

0800e8d2 <MQTT_PubrelToResend>:
/*-----------------------------------------------------------*/

uint16_t MQTT_PubrelToResend( const MQTTContext_t * pMqttContext,
                              MQTTStateCursor_t * pCursor,
                              MQTTPublishState_t * pState )
{
 800e8d2:	b580      	push	{r7, lr}
 800e8d4:	b086      	sub	sp, #24
 800e8d6:	af00      	add	r7, sp, #0
 800e8d8:	60f8      	str	r0, [r7, #12]
 800e8da:	60b9      	str	r1, [r7, #8]
 800e8dc:	607a      	str	r2, [r7, #4]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800e8de:	2300      	movs	r3, #0
 800e8e0:	82fb      	strh	r3, [r7, #22]
    uint16_t searchStates = 0U;
 800e8e2:	2300      	movs	r3, #0
 800e8e4:	82bb      	strh	r3, [r7, #20]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) || ( pState == NULL ) )
 800e8e6:	68fb      	ldr	r3, [r7, #12]
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d01b      	beq.n	800e924 <MQTT_PubrelToResend+0x52>
 800e8ec:	68bb      	ldr	r3, [r7, #8]
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d018      	beq.n	800e924 <MQTT_PubrelToResend+0x52>
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d015      	beq.n	800e924 <MQTT_PubrelToResend+0x52>
    }
    else
    {
        /* PUBREL for packets in state #MQTTPubCompPending and #MQTTPubRelSend
         * would need to be resent when a session is reestablished.*/
        UINT16_SET_BIT( searchStates, MQTTPubCompPending );
 800e8f8:	8abb      	ldrh	r3, [r7, #20]
 800e8fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800e8fe:	82bb      	strh	r3, [r7, #20]
        UINT16_SET_BIT( searchStates, MQTTPubRelSend );
 800e900:	8abb      	ldrh	r3, [r7, #20]
 800e902:	f043 0310 	orr.w	r3, r3, #16
 800e906:	82bb      	strh	r3, [r7, #20]
        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 800e908:	8abb      	ldrh	r3, [r7, #20]
 800e90a:	68ba      	ldr	r2, [r7, #8]
 800e90c:	4619      	mov	r1, r3
 800e90e:	68f8      	ldr	r0, [r7, #12]
 800e910:	f7ff fcd8 	bl	800e2c4 <stateSelect>
 800e914:	4603      	mov	r3, r0
 800e916:	82fb      	strh	r3, [r7, #22]

        /* The state needs to be in #MQTTPubRelSend for sending PUBREL. */
        if( packetId != MQTT_PACKET_ID_INVALID )
 800e918:	8afb      	ldrh	r3, [r7, #22]
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d002      	beq.n	800e924 <MQTT_PubrelToResend+0x52>
        {
            *pState = MQTTPubRelSend;
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	2204      	movs	r2, #4
 800e922:	701a      	strb	r2, [r3, #0]
        }
    }

    return packetId;
 800e924:	8afb      	ldrh	r3, [r7, #22]
}
 800e926:	4618      	mov	r0, r3
 800e928:	3718      	adds	r7, #24
 800e92a:	46bd      	mov	sp, r7
 800e92c:	bd80      	pop	{r7, pc}

0800e92e <MQTT_PublishToResend>:

/*-----------------------------------------------------------*/

uint16_t MQTT_PublishToResend( const MQTTContext_t * pMqttContext,
                               MQTTStateCursor_t * pCursor )
{
 800e92e:	b580      	push	{r7, lr}
 800e930:	b084      	sub	sp, #16
 800e932:	af00      	add	r7, sp, #0
 800e934:	6078      	str	r0, [r7, #4]
 800e936:	6039      	str	r1, [r7, #0]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800e938:	2300      	movs	r3, #0
 800e93a:	81fb      	strh	r3, [r7, #14]
    uint16_t searchStates = 0U;
 800e93c:	2300      	movs	r3, #0
 800e93e:	81bb      	strh	r3, [r7, #12]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) )
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	2b00      	cmp	r3, #0
 800e944:	d016      	beq.n	800e974 <MQTT_PublishToResend+0x46>
 800e946:	683b      	ldr	r3, [r7, #0]
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d013      	beq.n	800e974 <MQTT_PublishToResend+0x46>
    else
    {
        /* Packets in state #MQTTPublishSend, #MQTTPubAckPending and
         * #MQTTPubRecPending would need to be resent when a session is
         * reestablished. */
        UINT16_SET_BIT( searchStates, MQTTPublishSend );
 800e94c:	89bb      	ldrh	r3, [r7, #12]
 800e94e:	f043 0302 	orr.w	r3, r3, #2
 800e952:	81bb      	strh	r3, [r7, #12]
        UINT16_SET_BIT( searchStates, MQTTPubAckPending );
 800e954:	89bb      	ldrh	r3, [r7, #12]
 800e956:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e95a:	81bb      	strh	r3, [r7, #12]
        UINT16_SET_BIT( searchStates, MQTTPubRecPending );
 800e95c:	89bb      	ldrh	r3, [r7, #12]
 800e95e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e962:	81bb      	strh	r3, [r7, #12]

        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 800e964:	89bb      	ldrh	r3, [r7, #12]
 800e966:	683a      	ldr	r2, [r7, #0]
 800e968:	4619      	mov	r1, r3
 800e96a:	6878      	ldr	r0, [r7, #4]
 800e96c:	f7ff fcaa 	bl	800e2c4 <stateSelect>
 800e970:	4603      	mov	r3, r0
 800e972:	81fb      	strh	r3, [r7, #14]
    }

    return packetId;
 800e974:	89fb      	ldrh	r3, [r7, #14]
}
 800e976:	4618      	mov	r0, r3
 800e978:	3710      	adds	r7, #16
 800e97a:	46bd      	mov	sp, r7
 800e97c:	bd80      	pop	{r7, pc}
	...

0800e980 <transport_recv>:
#define min(a,b) ((a) < (b) ? (a) : (b))

int32_t transport_recv( NetworkContext_t * pNetworkContext,
                        void * pBuffer,
                        size_t bytesToRecv )
{
 800e980:	b580      	push	{r7, lr}
 800e982:	f5ad 6d87 	sub.w	sp, sp, #1080	@ 0x438
 800e986:	af02      	add	r7, sp, #8
 800e988:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e98c:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e990:	6018      	str	r0, [r3, #0]
 800e992:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e996:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 800e99a:	6019      	str	r1, [r3, #0]
 800e99c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e9a0:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 800e9a4:	601a      	str	r2, [r3, #0]
    int32_t socketStatus = 1;
 800e9a6:	2301      	movs	r3, #1
 800e9a8:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
    uint16_t recvlen;
	uint8_t recvdata[1024];

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800e9ac:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e9b0:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e9b4:	681b      	ldr	r3, [r3, #0]
 800e9b6:	781a      	ldrb	r2, [r3, #0]
 800e9b8:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e9bc:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e9c0:	705a      	strb	r2, [r3, #1]
	conn.RemotePort = pNetworkContext->remote_port;
 800e9c2:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e9c6:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	88da      	ldrh	r2, [r3, #6]
 800e9ce:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e9d2:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e9d6:	805a      	strh	r2, [r3, #2]
	conn.LocalPort = 0;
 800e9d8:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e9dc:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e9e0:	2200      	movs	r2, #0
 800e9e2:	809a      	strh	r2, [r3, #4]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800e9e4:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e9e8:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e9ec:	2200      	movs	r2, #0
 800e9ee:	701a      	strb	r2, [r3, #0]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800e9f0:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e9f4:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	789a      	ldrb	r2, [r3, #2]
 800e9fc:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800ea00:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800ea04:	719a      	strb	r2, [r3, #6]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800ea06:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800ea0a:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	78da      	ldrb	r2, [r3, #3]
 800ea12:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800ea16:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800ea1a:	71da      	strb	r2, [r3, #7]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800ea1c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800ea20:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	791a      	ldrb	r2, [r3, #4]
 800ea28:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800ea2c:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800ea30:	721a      	strb	r2, [r3, #8]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800ea32:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800ea36:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	795a      	ldrb	r2, [r3, #5]
 800ea3e:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800ea42:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800ea46:	725a      	strb	r2, [r3, #9]

    if(!pNetworkContext->socket_open) {
 800ea48:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800ea4c:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	785b      	ldrb	r3, [r3, #1]
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d115      	bne.n	800ea84 <transport_recv+0x104>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800ea58:	f107 0314 	add.w	r3, r7, #20
 800ea5c:	4619      	mov	r1, r3
 800ea5e:	482a      	ldr	r0, [pc, #168]	@ (800eb08 <transport_recv+0x188>)
 800ea60:	f7f4 fb24 	bl	80030ac <ES_WIFI_StartClientConnection>
 800ea64:	4603      	mov	r3, r0
 800ea66:	f887 342b 	strb.w	r3, [r7, #1067]	@ 0x42b

		if(ret!=ES_WIFI_STATUS_OK) {
 800ea6a:	f897 342b 	ldrb.w	r3, [r7, #1067]	@ 0x42b
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d001      	beq.n	800ea76 <transport_recv+0xf6>
			return 0;
 800ea72:	2300      	movs	r3, #0
 800ea74:	e042      	b.n	800eafc <transport_recv+0x17c>
		} else {
			pNetworkContext->socket_open=1;
 800ea76:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800ea7a:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800ea7e:	681b      	ldr	r3, [r3, #0]
 800ea80:	2201      	movs	r2, #1
 800ea82:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_ReceiveData(&EsWifiObj,pNetworkContext->socket, pBuffer, bytesToRecv, &recvlen, 1000);
 800ea84:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800ea88:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800ea8c:	681b      	ldr	r3, [r3, #0]
 800ea8e:	7819      	ldrb	r1, [r3, #0]
 800ea90:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800ea94:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	b298      	uxth	r0, r3
 800ea9c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800eaa0:	f5a3 6285 	sub.w	r2, r3, #1064	@ 0x428
 800eaa4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800eaa8:	9301      	str	r3, [sp, #4]
 800eaaa:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 800eaae:	9300      	str	r3, [sp, #0]
 800eab0:	4603      	mov	r3, r0
 800eab2:	6812      	ldr	r2, [r2, #0]
 800eab4:	4814      	ldr	r0, [pc, #80]	@ (800eb08 <transport_recv+0x188>)
 800eab6:	f7f4 fc9f 	bl	80033f8 <ES_WIFI_ReceiveData>
 800eaba:	4603      	mov	r3, r0
 800eabc:	f887 342b 	strb.w	r3, [r7, #1067]	@ 0x42b
	if(ret!=WIFI_STATUS_OK) {
 800eac0:	f897 342b 	ldrb.w	r3, [r7, #1067]	@ 0x42b
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d00a      	beq.n	800eade <transport_recv+0x15e>
		socketStatus=0;
 800eac8:	2300      	movs	r3, #0
 800eaca:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
		pNetworkContext->socket_open=0;
 800eace:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800ead2:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	2200      	movs	r2, #0
 800eada:	705a      	strb	r2, [r3, #1]
 800eadc:	e00c      	b.n	800eaf8 <transport_recv+0x178>
	} else {
		//log_transport('R',pBuffer,recvlen);
		recvdata[recvlen]=0;
 800eade:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	@ 0x428
 800eae2:	461a      	mov	r2, r3
 800eae4:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800eae8:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 800eaec:	2100      	movs	r1, #0
 800eaee:	5499      	strb	r1, [r3, r2]
		socketStatus=recvlen;
 800eaf0:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	@ 0x428
 800eaf4:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
	}

    return socketStatus;
 800eaf8:	f8d7 342c 	ldr.w	r3, [r7, #1068]	@ 0x42c
}
 800eafc:	4618      	mov	r0, r3
 800eafe:	f507 6786 	add.w	r7, r7, #1072	@ 0x430
 800eb02:	46bd      	mov	sp, r7
 800eb04:	bd80      	pop	{r7, pc}
 800eb06:	bf00      	nop
 800eb08:	20000d68 	.word	0x20000d68

0800eb0c <transport_send>:

int32_t transport_send( NetworkContext_t * pNetworkContext,
                        const void * pBuffer,
                        size_t bytesToSend )
{
 800eb0c:	b580      	push	{r7, lr}
 800eb0e:	b08e      	sub	sp, #56	@ 0x38
 800eb10:	af02      	add	r7, sp, #8
 800eb12:	60f8      	str	r0, [r7, #12]
 800eb14:	60b9      	str	r1, [r7, #8]
 800eb16:	607a      	str	r2, [r7, #4]
    int32_t socketStatus=0;
 800eb18:	2300      	movs	r3, #0
 800eb1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int16_t datasent;
    uint8_t ret;

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	781b      	ldrb	r3, [r3, #0]
 800eb20:	757b      	strb	r3, [r7, #21]
	conn.RemotePort = pNetworkContext->remote_port;
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	88db      	ldrh	r3, [r3, #6]
 800eb26:	82fb      	strh	r3, [r7, #22]
	conn.LocalPort = 0;
 800eb28:	2300      	movs	r3, #0
 800eb2a:	833b      	strh	r3, [r7, #24]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800eb2c:	2300      	movs	r3, #0
 800eb2e:	753b      	strb	r3, [r7, #20]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	789b      	ldrb	r3, [r3, #2]
 800eb34:	76bb      	strb	r3, [r7, #26]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	78db      	ldrb	r3, [r3, #3]
 800eb3a:	76fb      	strb	r3, [r7, #27]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	791b      	ldrb	r3, [r3, #4]
 800eb40:	773b      	strb	r3, [r7, #28]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	795b      	ldrb	r3, [r3, #5]
 800eb46:	777b      	strb	r3, [r7, #29]

    if(!pNetworkContext->socket_open) {
 800eb48:	68fb      	ldr	r3, [r7, #12]
 800eb4a:	785b      	ldrb	r3, [r3, #1]
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d111      	bne.n	800eb74 <transport_send+0x68>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800eb50:	f107 0314 	add.w	r3, r7, #20
 800eb54:	4619      	mov	r1, r3
 800eb56:	481c      	ldr	r0, [pc, #112]	@ (800ebc8 <transport_send+0xbc>)
 800eb58:	f7f4 faa8 	bl	80030ac <ES_WIFI_StartClientConnection>
 800eb5c:	4603      	mov	r3, r0
 800eb5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

		if(ret!=ES_WIFI_STATUS_OK) {
 800eb62:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d001      	beq.n	800eb6e <transport_send+0x62>
			return 0;
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	e027      	b.n	800ebbe <transport_send+0xb2>
		} else {
			pNetworkContext->socket_open=1;
 800eb6e:	68fb      	ldr	r3, [r7, #12]
 800eb70:	2201      	movs	r2, #1
 800eb72:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_SendData(&EsWifiObj,pNetworkContext->socket,pBuffer,bytesToSend,&datasent,1000);
 800eb74:	68fb      	ldr	r3, [r7, #12]
 800eb76:	7819      	ldrb	r1, [r3, #0]
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	b29a      	uxth	r2, r3
 800eb7c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800eb80:	9301      	str	r3, [sp, #4]
 800eb82:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800eb86:	9300      	str	r3, [sp, #0]
 800eb88:	4613      	mov	r3, r2
 800eb8a:	68ba      	ldr	r2, [r7, #8]
 800eb8c:	480e      	ldr	r0, [pc, #56]	@ (800ebc8 <transport_send+0xbc>)
 800eb8e:	f7f4 fb77 	bl	8003280 <ES_WIFI_SendData>
 800eb92:	4603      	mov	r3, r0
 800eb94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	//log_transport('S',pBuffer,bytesToSend);
	if(ret!=ES_WIFI_STATUS_OK) {
 800eb98:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d00a      	beq.n	800ebb6 <transport_send+0xaa>
		pNetworkContext->socket_open=0;
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	2200      	movs	r2, #0
 800eba4:	705a      	strb	r2, [r3, #1]
		printf("Error in sending data: %d\n",ret);
 800eba6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ebaa:	4619      	mov	r1, r3
 800ebac:	4807      	ldr	r0, [pc, #28]	@ (800ebcc <transport_send+0xc0>)
 800ebae:	f003 fc2d 	bl	801240c <iprintf>
		return 0;
 800ebb2:	2300      	movs	r3, #0
 800ebb4:	e003      	b.n	800ebbe <transport_send+0xb2>
	} else {
		socketStatus=datasent;
 800ebb6:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 800ebba:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

    return socketStatus;
 800ebbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800ebbe:	4618      	mov	r0, r3
 800ebc0:	3730      	adds	r7, #48	@ 0x30
 800ebc2:	46bd      	mov	sp, r7
 800ebc4:	bd80      	pop	{r7, pc}
 800ebc6:	bf00      	nop
 800ebc8:	20000d68 	.word	0x20000d68
 800ebcc:	0801502c 	.word	0x0801502c

0800ebd0 <init_transport_from_socket>:

/* Populating the TransportInterface_t structure with the definitions above. */
void init_transport_from_socket( uint8_t tcpSocket, uint8_t socketOpen,
                                 NetworkContext_t * pNetworkContext,
                                 TransportInterface_t * pTransport )
{
 800ebd0:	b480      	push	{r7}
 800ebd2:	b085      	sub	sp, #20
 800ebd4:	af00      	add	r7, sp, #0
 800ebd6:	60ba      	str	r2, [r7, #8]
 800ebd8:	607b      	str	r3, [r7, #4]
 800ebda:	4603      	mov	r3, r0
 800ebdc:	73fb      	strb	r3, [r7, #15]
 800ebde:	460b      	mov	r3, r1
 800ebe0:	73bb      	strb	r3, [r7, #14]
    pNetworkContext->socket = tcpSocket;
 800ebe2:	68bb      	ldr	r3, [r7, #8]
 800ebe4:	7bfa      	ldrb	r2, [r7, #15]
 800ebe6:	701a      	strb	r2, [r3, #0]
    pNetworkContext->socket_open=socketOpen;
 800ebe8:	68bb      	ldr	r3, [r7, #8]
 800ebea:	7bba      	ldrb	r2, [r7, #14]
 800ebec:	705a      	strb	r2, [r3, #1]
    pTransport->recv = transport_recv;
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	4a08      	ldr	r2, [pc, #32]	@ (800ec14 <init_transport_from_socket+0x44>)
 800ebf2:	601a      	str	r2, [r3, #0]
    pTransport->send = transport_send;
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	4a08      	ldr	r2, [pc, #32]	@ (800ec18 <init_transport_from_socket+0x48>)
 800ebf8:	605a      	str	r2, [r3, #4]
    // We don't implement transport vector function
    pTransport->writev=NULL;
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	2200      	movs	r2, #0
 800ebfe:	609a      	str	r2, [r3, #8]
    pTransport->pNetworkContext = pNetworkContext;
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	68ba      	ldr	r2, [r7, #8]
 800ec04:	60da      	str	r2, [r3, #12]
}
 800ec06:	bf00      	nop
 800ec08:	3714      	adds	r7, #20
 800ec0a:	46bd      	mov	sp, r7
 800ec0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec10:	4770      	bx	lr
 800ec12:	bf00      	nop
 800ec14:	0800e981 	.word	0x0800e981
 800ec18:	0800eb0d 	.word	0x0800eb0d

0800ec1c <__NVIC_SetPriority>:
{
 800ec1c:	b480      	push	{r7}
 800ec1e:	b083      	sub	sp, #12
 800ec20:	af00      	add	r7, sp, #0
 800ec22:	4603      	mov	r3, r0
 800ec24:	6039      	str	r1, [r7, #0]
 800ec26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ec28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	db0a      	blt.n	800ec46 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ec30:	683b      	ldr	r3, [r7, #0]
 800ec32:	b2da      	uxtb	r2, r3
 800ec34:	490c      	ldr	r1, [pc, #48]	@ (800ec68 <__NVIC_SetPriority+0x4c>)
 800ec36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ec3a:	0112      	lsls	r2, r2, #4
 800ec3c:	b2d2      	uxtb	r2, r2
 800ec3e:	440b      	add	r3, r1
 800ec40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800ec44:	e00a      	b.n	800ec5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ec46:	683b      	ldr	r3, [r7, #0]
 800ec48:	b2da      	uxtb	r2, r3
 800ec4a:	4908      	ldr	r1, [pc, #32]	@ (800ec6c <__NVIC_SetPriority+0x50>)
 800ec4c:	79fb      	ldrb	r3, [r7, #7]
 800ec4e:	f003 030f 	and.w	r3, r3, #15
 800ec52:	3b04      	subs	r3, #4
 800ec54:	0112      	lsls	r2, r2, #4
 800ec56:	b2d2      	uxtb	r2, r2
 800ec58:	440b      	add	r3, r1
 800ec5a:	761a      	strb	r2, [r3, #24]
}
 800ec5c:	bf00      	nop
 800ec5e:	370c      	adds	r7, #12
 800ec60:	46bd      	mov	sp, r7
 800ec62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec66:	4770      	bx	lr
 800ec68:	e000e100 	.word	0xe000e100
 800ec6c:	e000ed00 	.word	0xe000ed00

0800ec70 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ec70:	b580      	push	{r7, lr}
 800ec72:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ec74:	4b05      	ldr	r3, [pc, #20]	@ (800ec8c <SysTick_Handler+0x1c>)
 800ec76:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ec78:	f002 f852 	bl	8010d20 <xTaskGetSchedulerState>
 800ec7c:	4603      	mov	r3, r0
 800ec7e:	2b01      	cmp	r3, #1
 800ec80:	d001      	beq.n	800ec86 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ec82:	f003 f851 	bl	8011d28 <xPortSysTickHandler>
  }
}
 800ec86:	bf00      	nop
 800ec88:	bd80      	pop	{r7, pc}
 800ec8a:	bf00      	nop
 800ec8c:	e000e010 	.word	0xe000e010

0800ec90 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ec90:	b580      	push	{r7, lr}
 800ec92:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ec94:	2100      	movs	r1, #0
 800ec96:	f06f 0004 	mvn.w	r0, #4
 800ec9a:	f7ff ffbf 	bl	800ec1c <__NVIC_SetPriority>
#endif
}
 800ec9e:	bf00      	nop
 800eca0:	bd80      	pop	{r7, pc}
	...

0800eca4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800eca4:	b480      	push	{r7}
 800eca6:	b083      	sub	sp, #12
 800eca8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ecaa:	f3ef 8305 	mrs	r3, IPSR
 800ecae:	603b      	str	r3, [r7, #0]
  return(result);
 800ecb0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ecb2:	2b00      	cmp	r3, #0
 800ecb4:	d003      	beq.n	800ecbe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ecb6:	f06f 0305 	mvn.w	r3, #5
 800ecba:	607b      	str	r3, [r7, #4]
 800ecbc:	e00c      	b.n	800ecd8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ecbe:	4b0a      	ldr	r3, [pc, #40]	@ (800ece8 <osKernelInitialize+0x44>)
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d105      	bne.n	800ecd2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800ecc6:	4b08      	ldr	r3, [pc, #32]	@ (800ece8 <osKernelInitialize+0x44>)
 800ecc8:	2201      	movs	r2, #1
 800ecca:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800eccc:	2300      	movs	r3, #0
 800ecce:	607b      	str	r3, [r7, #4]
 800ecd0:	e002      	b.n	800ecd8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800ecd2:	f04f 33ff 	mov.w	r3, #4294967295
 800ecd6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ecd8:	687b      	ldr	r3, [r7, #4]
}
 800ecda:	4618      	mov	r0, r3
 800ecdc:	370c      	adds	r7, #12
 800ecde:	46bd      	mov	sp, r7
 800ece0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece4:	4770      	bx	lr
 800ece6:	bf00      	nop
 800ece8:	20001438 	.word	0x20001438

0800ecec <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ecec:	b580      	push	{r7, lr}
 800ecee:	b082      	sub	sp, #8
 800ecf0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ecf2:	f3ef 8305 	mrs	r3, IPSR
 800ecf6:	603b      	str	r3, [r7, #0]
  return(result);
 800ecf8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d003      	beq.n	800ed06 <osKernelStart+0x1a>
    stat = osErrorISR;
 800ecfe:	f06f 0305 	mvn.w	r3, #5
 800ed02:	607b      	str	r3, [r7, #4]
 800ed04:	e010      	b.n	800ed28 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ed06:	4b0b      	ldr	r3, [pc, #44]	@ (800ed34 <osKernelStart+0x48>)
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	2b01      	cmp	r3, #1
 800ed0c:	d109      	bne.n	800ed22 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ed0e:	f7ff ffbf 	bl	800ec90 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ed12:	4b08      	ldr	r3, [pc, #32]	@ (800ed34 <osKernelStart+0x48>)
 800ed14:	2202      	movs	r2, #2
 800ed16:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ed18:	f001 fb8e 	bl	8010438 <vTaskStartScheduler>
      stat = osOK;
 800ed1c:	2300      	movs	r3, #0
 800ed1e:	607b      	str	r3, [r7, #4]
 800ed20:	e002      	b.n	800ed28 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ed22:	f04f 33ff 	mov.w	r3, #4294967295
 800ed26:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ed28:	687b      	ldr	r3, [r7, #4]
}
 800ed2a:	4618      	mov	r0, r3
 800ed2c:	3708      	adds	r7, #8
 800ed2e:	46bd      	mov	sp, r7
 800ed30:	bd80      	pop	{r7, pc}
 800ed32:	bf00      	nop
 800ed34:	20001438 	.word	0x20001438

0800ed38 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ed38:	b580      	push	{r7, lr}
 800ed3a:	b08e      	sub	sp, #56	@ 0x38
 800ed3c:	af04      	add	r7, sp, #16
 800ed3e:	60f8      	str	r0, [r7, #12]
 800ed40:	60b9      	str	r1, [r7, #8]
 800ed42:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ed44:	2300      	movs	r3, #0
 800ed46:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ed48:	f3ef 8305 	mrs	r3, IPSR
 800ed4c:	617b      	str	r3, [r7, #20]
  return(result);
 800ed4e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d17e      	bne.n	800ee52 <osThreadNew+0x11a>
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d07b      	beq.n	800ee52 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ed5a:	2380      	movs	r3, #128	@ 0x80
 800ed5c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ed5e:	2318      	movs	r3, #24
 800ed60:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ed62:	2300      	movs	r3, #0
 800ed64:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800ed66:	f04f 33ff 	mov.w	r3, #4294967295
 800ed6a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	d045      	beq.n	800edfe <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d002      	beq.n	800ed80 <osThreadNew+0x48>
        name = attr->name;
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	699b      	ldr	r3, [r3, #24]
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d002      	beq.n	800ed8e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	699b      	ldr	r3, [r3, #24]
 800ed8c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800ed8e:	69fb      	ldr	r3, [r7, #28]
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d008      	beq.n	800eda6 <osThreadNew+0x6e>
 800ed94:	69fb      	ldr	r3, [r7, #28]
 800ed96:	2b38      	cmp	r3, #56	@ 0x38
 800ed98:	d805      	bhi.n	800eda6 <osThreadNew+0x6e>
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	685b      	ldr	r3, [r3, #4]
 800ed9e:	f003 0301 	and.w	r3, r3, #1
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d001      	beq.n	800edaa <osThreadNew+0x72>
        return (NULL);
 800eda6:	2300      	movs	r3, #0
 800eda8:	e054      	b.n	800ee54 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	695b      	ldr	r3, [r3, #20]
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d003      	beq.n	800edba <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	695b      	ldr	r3, [r3, #20]
 800edb6:	089b      	lsrs	r3, r3, #2
 800edb8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	689b      	ldr	r3, [r3, #8]
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d00e      	beq.n	800ede0 <osThreadNew+0xa8>
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	68db      	ldr	r3, [r3, #12]
 800edc6:	2ba7      	cmp	r3, #167	@ 0xa7
 800edc8:	d90a      	bls.n	800ede0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d006      	beq.n	800ede0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	695b      	ldr	r3, [r3, #20]
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d002      	beq.n	800ede0 <osThreadNew+0xa8>
        mem = 1;
 800edda:	2301      	movs	r3, #1
 800eddc:	61bb      	str	r3, [r7, #24]
 800edde:	e010      	b.n	800ee02 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	689b      	ldr	r3, [r3, #8]
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d10c      	bne.n	800ee02 <osThreadNew+0xca>
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	68db      	ldr	r3, [r3, #12]
 800edec:	2b00      	cmp	r3, #0
 800edee:	d108      	bne.n	800ee02 <osThreadNew+0xca>
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	691b      	ldr	r3, [r3, #16]
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d104      	bne.n	800ee02 <osThreadNew+0xca>
          mem = 0;
 800edf8:	2300      	movs	r3, #0
 800edfa:	61bb      	str	r3, [r7, #24]
 800edfc:	e001      	b.n	800ee02 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800edfe:	2300      	movs	r3, #0
 800ee00:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ee02:	69bb      	ldr	r3, [r7, #24]
 800ee04:	2b01      	cmp	r3, #1
 800ee06:	d110      	bne.n	800ee2a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ee0c:	687a      	ldr	r2, [r7, #4]
 800ee0e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ee10:	9202      	str	r2, [sp, #8]
 800ee12:	9301      	str	r3, [sp, #4]
 800ee14:	69fb      	ldr	r3, [r7, #28]
 800ee16:	9300      	str	r3, [sp, #0]
 800ee18:	68bb      	ldr	r3, [r7, #8]
 800ee1a:	6a3a      	ldr	r2, [r7, #32]
 800ee1c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ee1e:	68f8      	ldr	r0, [r7, #12]
 800ee20:	f001 f916 	bl	8010050 <xTaskCreateStatic>
 800ee24:	4603      	mov	r3, r0
 800ee26:	613b      	str	r3, [r7, #16]
 800ee28:	e013      	b.n	800ee52 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ee2a:	69bb      	ldr	r3, [r7, #24]
 800ee2c:	2b00      	cmp	r3, #0
 800ee2e:	d110      	bne.n	800ee52 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ee30:	6a3b      	ldr	r3, [r7, #32]
 800ee32:	b29a      	uxth	r2, r3
 800ee34:	f107 0310 	add.w	r3, r7, #16
 800ee38:	9301      	str	r3, [sp, #4]
 800ee3a:	69fb      	ldr	r3, [r7, #28]
 800ee3c:	9300      	str	r3, [sp, #0]
 800ee3e:	68bb      	ldr	r3, [r7, #8]
 800ee40:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ee42:	68f8      	ldr	r0, [r7, #12]
 800ee44:	f001 f964 	bl	8010110 <xTaskCreate>
 800ee48:	4603      	mov	r3, r0
 800ee4a:	2b01      	cmp	r3, #1
 800ee4c:	d001      	beq.n	800ee52 <osThreadNew+0x11a>
            hTask = NULL;
 800ee4e:	2300      	movs	r3, #0
 800ee50:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ee52:	693b      	ldr	r3, [r7, #16]
}
 800ee54:	4618      	mov	r0, r3
 800ee56:	3728      	adds	r7, #40	@ 0x28
 800ee58:	46bd      	mov	sp, r7
 800ee5a:	bd80      	pop	{r7, pc}

0800ee5c <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800ee5c:	b580      	push	{r7, lr}
 800ee5e:	b088      	sub	sp, #32
 800ee60:	af02      	add	r7, sp, #8
 800ee62:	6078      	str	r0, [r7, #4]
 800ee64:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800ee6a:	697b      	ldr	r3, [r7, #20]
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d002      	beq.n	800ee76 <osThreadFlagsSet+0x1a>
 800ee70:	683b      	ldr	r3, [r7, #0]
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	da03      	bge.n	800ee7e <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800ee76:	f06f 0303 	mvn.w	r3, #3
 800ee7a:	60fb      	str	r3, [r7, #12]
 800ee7c:	e035      	b.n	800eeea <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800ee7e:	f04f 33ff 	mov.w	r3, #4294967295
 800ee82:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ee84:	f3ef 8305 	mrs	r3, IPSR
 800ee88:	613b      	str	r3, [r7, #16]
  return(result);
 800ee8a:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d01f      	beq.n	800eed0 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800ee90:	2300      	movs	r3, #0
 800ee92:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800ee94:	f107 0308 	add.w	r3, r7, #8
 800ee98:	9300      	str	r3, [sp, #0]
 800ee9a:	2300      	movs	r3, #0
 800ee9c:	2201      	movs	r2, #1
 800ee9e:	6839      	ldr	r1, [r7, #0]
 800eea0:	6978      	ldr	r0, [r7, #20]
 800eea2:	f002 f8ed 	bl	8011080 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800eea6:	f107 030c 	add.w	r3, r7, #12
 800eeaa:	2200      	movs	r2, #0
 800eeac:	9200      	str	r2, [sp, #0]
 800eeae:	2200      	movs	r2, #0
 800eeb0:	2100      	movs	r1, #0
 800eeb2:	6978      	ldr	r0, [r7, #20]
 800eeb4:	f002 f8e4 	bl	8011080 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800eeb8:	68bb      	ldr	r3, [r7, #8]
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	d015      	beq.n	800eeea <osThreadFlagsSet+0x8e>
 800eebe:	4b0d      	ldr	r3, [pc, #52]	@ (800eef4 <osThreadFlagsSet+0x98>)
 800eec0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eec4:	601a      	str	r2, [r3, #0]
 800eec6:	f3bf 8f4f 	dsb	sy
 800eeca:	f3bf 8f6f 	isb	sy
 800eece:	e00c      	b.n	800eeea <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800eed0:	2300      	movs	r3, #0
 800eed2:	2201      	movs	r2, #1
 800eed4:	6839      	ldr	r1, [r7, #0]
 800eed6:	6978      	ldr	r0, [r7, #20]
 800eed8:	f002 f810 	bl	8010efc <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800eedc:	f107 030c 	add.w	r3, r7, #12
 800eee0:	2200      	movs	r2, #0
 800eee2:	2100      	movs	r1, #0
 800eee4:	6978      	ldr	r0, [r7, #20]
 800eee6:	f002 f809 	bl	8010efc <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800eeea:	68fb      	ldr	r3, [r7, #12]
}
 800eeec:	4618      	mov	r0, r3
 800eeee:	3718      	adds	r7, #24
 800eef0:	46bd      	mov	sp, r7
 800eef2:	bd80      	pop	{r7, pc}
 800eef4:	e000ed04 	.word	0xe000ed04

0800eef8 <osThreadFlagsClear>:

uint32_t osThreadFlagsClear (uint32_t flags) {
 800eef8:	b580      	push	{r7, lr}
 800eefa:	b086      	sub	sp, #24
 800eefc:	af00      	add	r7, sp, #0
 800eefe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ef00:	f3ef 8305 	mrs	r3, IPSR
 800ef04:	60fb      	str	r3, [r7, #12]
  return(result);
 800ef06:	68fb      	ldr	r3, [r7, #12]
  TaskHandle_t hTask;
  uint32_t rflags, cflags;

  if (IS_IRQ()) {
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d003      	beq.n	800ef14 <osThreadFlagsClear+0x1c>
    rflags = (uint32_t)osErrorISR;
 800ef0c:	f06f 0305 	mvn.w	r3, #5
 800ef10:	617b      	str	r3, [r7, #20]
 800ef12:	e02a      	b.n	800ef6a <osThreadFlagsClear+0x72>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	da03      	bge.n	800ef22 <osThreadFlagsClear+0x2a>
    rflags = (uint32_t)osErrorParameter;
 800ef1a:	f06f 0303 	mvn.w	r3, #3
 800ef1e:	617b      	str	r3, [r7, #20]
 800ef20:	e023      	b.n	800ef6a <osThreadFlagsClear+0x72>
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 800ef22:	f001 feed 	bl	8010d00 <xTaskGetCurrentTaskHandle>
 800ef26:	6138      	str	r0, [r7, #16]

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &cflags) == pdPASS) {
 800ef28:	f107 0308 	add.w	r3, r7, #8
 800ef2c:	2200      	movs	r2, #0
 800ef2e:	2100      	movs	r1, #0
 800ef30:	6938      	ldr	r0, [r7, #16]
 800ef32:	f001 ffe3 	bl	8010efc <xTaskGenericNotify>
 800ef36:	4603      	mov	r3, r0
 800ef38:	2b01      	cmp	r3, #1
 800ef3a:	d113      	bne.n	800ef64 <osThreadFlagsClear+0x6c>
      rflags = cflags;
 800ef3c:	68bb      	ldr	r3, [r7, #8]
 800ef3e:	617b      	str	r3, [r7, #20]
      cflags &= ~flags;
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	43da      	mvns	r2, r3
 800ef44:	68bb      	ldr	r3, [r7, #8]
 800ef46:	4013      	ands	r3, r2
 800ef48:	60bb      	str	r3, [r7, #8]

      if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
 800ef4a:	68b9      	ldr	r1, [r7, #8]
 800ef4c:	2300      	movs	r3, #0
 800ef4e:	2203      	movs	r2, #3
 800ef50:	6938      	ldr	r0, [r7, #16]
 800ef52:	f001 ffd3 	bl	8010efc <xTaskGenericNotify>
 800ef56:	4603      	mov	r3, r0
 800ef58:	2b01      	cmp	r3, #1
 800ef5a:	d006      	beq.n	800ef6a <osThreadFlagsClear+0x72>
        rflags = (uint32_t)osError;
 800ef5c:	f04f 33ff 	mov.w	r3, #4294967295
 800ef60:	617b      	str	r3, [r7, #20]
 800ef62:	e002      	b.n	800ef6a <osThreadFlagsClear+0x72>
      }
    }
    else {
      rflags = (uint32_t)osError;
 800ef64:	f04f 33ff 	mov.w	r3, #4294967295
 800ef68:	617b      	str	r3, [r7, #20]
    }
  }

  /* Return flags before clearing */
  return (rflags);
 800ef6a:	697b      	ldr	r3, [r7, #20]
}
 800ef6c:	4618      	mov	r0, r3
 800ef6e:	3718      	adds	r7, #24
 800ef70:	46bd      	mov	sp, r7
 800ef72:	bd80      	pop	{r7, pc}

0800ef74 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800ef74:	b580      	push	{r7, lr}
 800ef76:	b08c      	sub	sp, #48	@ 0x30
 800ef78:	af00      	add	r7, sp, #0
 800ef7a:	60f8      	str	r0, [r7, #12]
 800ef7c:	60b9      	str	r1, [r7, #8]
 800ef7e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ef80:	f3ef 8305 	mrs	r3, IPSR
 800ef84:	617b      	str	r3, [r7, #20]
  return(result);
 800ef86:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	d003      	beq.n	800ef94 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800ef8c:	f06f 0305 	mvn.w	r3, #5
 800ef90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ef92:	e06b      	b.n	800f06c <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	da03      	bge.n	800efa2 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800ef9a:	f06f 0303 	mvn.w	r3, #3
 800ef9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800efa0:	e064      	b.n	800f06c <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800efa2:	68bb      	ldr	r3, [r7, #8]
 800efa4:	f003 0302 	and.w	r3, r3, #2
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d002      	beq.n	800efb2 <osThreadFlagsWait+0x3e>
      clear = 0U;
 800efac:	2300      	movs	r3, #0
 800efae:	62bb      	str	r3, [r7, #40]	@ 0x28
 800efb0:	e001      	b.n	800efb6 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 800efb6:	2300      	movs	r3, #0
 800efb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 800efbe:	f001 fb57 	bl	8010670 <xTaskGetTickCount>
 800efc2:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800efc4:	f107 0210 	add.w	r2, r7, #16
 800efc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800efcc:	2000      	movs	r0, #0
 800efce:	f001 ff35 	bl	8010e3c <xTaskNotifyWait>
 800efd2:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800efd4:	69fb      	ldr	r3, [r7, #28]
 800efd6:	2b01      	cmp	r3, #1
 800efd8:	d137      	bne.n	800f04a <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800efda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	4013      	ands	r3, r2
 800efe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 800efe2:	693b      	ldr	r3, [r7, #16]
 800efe4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800efe6:	4313      	orrs	r3, r2
 800efe8:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800efea:	68bb      	ldr	r3, [r7, #8]
 800efec:	f003 0301 	and.w	r3, r3, #1
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d00c      	beq.n	800f00e <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800eff4:	68fa      	ldr	r2, [r7, #12]
 800eff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eff8:	4013      	ands	r3, r2
 800effa:	68fa      	ldr	r2, [r7, #12]
 800effc:	429a      	cmp	r2, r3
 800effe:	d032      	beq.n	800f066 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	2b00      	cmp	r3, #0
 800f004:	d10f      	bne.n	800f026 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800f006:	f06f 0302 	mvn.w	r3, #2
 800f00a:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800f00c:	e02e      	b.n	800f06c <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800f00e:	68fa      	ldr	r2, [r7, #12]
 800f010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f012:	4013      	ands	r3, r2
 800f014:	2b00      	cmp	r3, #0
 800f016:	d128      	bne.n	800f06a <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d103      	bne.n	800f026 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800f01e:	f06f 0302 	mvn.w	r3, #2
 800f022:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800f024:	e022      	b.n	800f06c <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800f026:	f001 fb23 	bl	8010670 <xTaskGetTickCount>
 800f02a:	4602      	mov	r2, r0
 800f02c:	6a3b      	ldr	r3, [r7, #32]
 800f02e:	1ad3      	subs	r3, r2, r3
 800f030:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800f032:	69ba      	ldr	r2, [r7, #24]
 800f034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f036:	429a      	cmp	r2, r3
 800f038:	d902      	bls.n	800f040 <osThreadFlagsWait+0xcc>
          tout  = 0;
 800f03a:	2300      	movs	r3, #0
 800f03c:	627b      	str	r3, [r7, #36]	@ 0x24
 800f03e:	e00e      	b.n	800f05e <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800f040:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f042:	69bb      	ldr	r3, [r7, #24]
 800f044:	1ad3      	subs	r3, r2, r3
 800f046:	627b      	str	r3, [r7, #36]	@ 0x24
 800f048:	e009      	b.n	800f05e <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	d103      	bne.n	800f058 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800f050:	f06f 0302 	mvn.w	r3, #2
 800f054:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f056:	e002      	b.n	800f05e <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800f058:	f06f 0301 	mvn.w	r3, #1
 800f05c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800f05e:	69fb      	ldr	r3, [r7, #28]
 800f060:	2b00      	cmp	r3, #0
 800f062:	d1af      	bne.n	800efc4 <osThreadFlagsWait+0x50>
 800f064:	e002      	b.n	800f06c <osThreadFlagsWait+0xf8>
            break;
 800f066:	bf00      	nop
 800f068:	e000      	b.n	800f06c <osThreadFlagsWait+0xf8>
            break;
 800f06a:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800f06c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800f06e:	4618      	mov	r0, r3
 800f070:	3730      	adds	r7, #48	@ 0x30
 800f072:	46bd      	mov	sp, r7
 800f074:	bd80      	pop	{r7, pc}

0800f076 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800f076:	b580      	push	{r7, lr}
 800f078:	b084      	sub	sp, #16
 800f07a:	af00      	add	r7, sp, #0
 800f07c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f07e:	f3ef 8305 	mrs	r3, IPSR
 800f082:	60bb      	str	r3, [r7, #8]
  return(result);
 800f084:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f086:	2b00      	cmp	r3, #0
 800f088:	d003      	beq.n	800f092 <osDelay+0x1c>
    stat = osErrorISR;
 800f08a:	f06f 0305 	mvn.w	r3, #5
 800f08e:	60fb      	str	r3, [r7, #12]
 800f090:	e007      	b.n	800f0a2 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800f092:	2300      	movs	r3, #0
 800f094:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d002      	beq.n	800f0a2 <osDelay+0x2c>
      vTaskDelay(ticks);
 800f09c:	6878      	ldr	r0, [r7, #4]
 800f09e:	f001 f995 	bl	80103cc <vTaskDelay>
    }
  }

  return (stat);
 800f0a2:	68fb      	ldr	r3, [r7, #12]
}
 800f0a4:	4618      	mov	r0, r3
 800f0a6:	3710      	adds	r7, #16
 800f0a8:	46bd      	mov	sp, r7
 800f0aa:	bd80      	pop	{r7, pc}

0800f0ac <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800f0ac:	b580      	push	{r7, lr}
 800f0ae:	b08a      	sub	sp, #40	@ 0x28
 800f0b0:	af02      	add	r7, sp, #8
 800f0b2:	60f8      	str	r0, [r7, #12]
 800f0b4:	60b9      	str	r1, [r7, #8]
 800f0b6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800f0b8:	2300      	movs	r3, #0
 800f0ba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f0bc:	f3ef 8305 	mrs	r3, IPSR
 800f0c0:	613b      	str	r3, [r7, #16]
  return(result);
 800f0c2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	d15f      	bne.n	800f188 <osMessageQueueNew+0xdc>
 800f0c8:	68fb      	ldr	r3, [r7, #12]
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d05c      	beq.n	800f188 <osMessageQueueNew+0xdc>
 800f0ce:	68bb      	ldr	r3, [r7, #8]
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d059      	beq.n	800f188 <osMessageQueueNew+0xdc>
    mem = -1;
 800f0d4:	f04f 33ff 	mov.w	r3, #4294967295
 800f0d8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d029      	beq.n	800f134 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	689b      	ldr	r3, [r3, #8]
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d012      	beq.n	800f10e <osMessageQueueNew+0x62>
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	68db      	ldr	r3, [r3, #12]
 800f0ec:	2b4f      	cmp	r3, #79	@ 0x4f
 800f0ee:	d90e      	bls.n	800f10e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d00a      	beq.n	800f10e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	695a      	ldr	r2, [r3, #20]
 800f0fc:	68fb      	ldr	r3, [r7, #12]
 800f0fe:	68b9      	ldr	r1, [r7, #8]
 800f100:	fb01 f303 	mul.w	r3, r1, r3
 800f104:	429a      	cmp	r2, r3
 800f106:	d302      	bcc.n	800f10e <osMessageQueueNew+0x62>
        mem = 1;
 800f108:	2301      	movs	r3, #1
 800f10a:	61bb      	str	r3, [r7, #24]
 800f10c:	e014      	b.n	800f138 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	689b      	ldr	r3, [r3, #8]
 800f112:	2b00      	cmp	r3, #0
 800f114:	d110      	bne.n	800f138 <osMessageQueueNew+0x8c>
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	68db      	ldr	r3, [r3, #12]
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d10c      	bne.n	800f138 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f122:	2b00      	cmp	r3, #0
 800f124:	d108      	bne.n	800f138 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	695b      	ldr	r3, [r3, #20]
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d104      	bne.n	800f138 <osMessageQueueNew+0x8c>
          mem = 0;
 800f12e:	2300      	movs	r3, #0
 800f130:	61bb      	str	r3, [r7, #24]
 800f132:	e001      	b.n	800f138 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800f134:	2300      	movs	r3, #0
 800f136:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f138:	69bb      	ldr	r3, [r7, #24]
 800f13a:	2b01      	cmp	r3, #1
 800f13c:	d10b      	bne.n	800f156 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	691a      	ldr	r2, [r3, #16]
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	689b      	ldr	r3, [r3, #8]
 800f146:	2100      	movs	r1, #0
 800f148:	9100      	str	r1, [sp, #0]
 800f14a:	68b9      	ldr	r1, [r7, #8]
 800f14c:	68f8      	ldr	r0, [r7, #12]
 800f14e:	f000 fa31 	bl	800f5b4 <xQueueGenericCreateStatic>
 800f152:	61f8      	str	r0, [r7, #28]
 800f154:	e008      	b.n	800f168 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800f156:	69bb      	ldr	r3, [r7, #24]
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d105      	bne.n	800f168 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800f15c:	2200      	movs	r2, #0
 800f15e:	68b9      	ldr	r1, [r7, #8]
 800f160:	68f8      	ldr	r0, [r7, #12]
 800f162:	f000 faa4 	bl	800f6ae <xQueueGenericCreate>
 800f166:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800f168:	69fb      	ldr	r3, [r7, #28]
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d00c      	beq.n	800f188 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	2b00      	cmp	r3, #0
 800f172:	d003      	beq.n	800f17c <osMessageQueueNew+0xd0>
        name = attr->name;
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	617b      	str	r3, [r7, #20]
 800f17a:	e001      	b.n	800f180 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800f17c:	2300      	movs	r3, #0
 800f17e:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800f180:	6979      	ldr	r1, [r7, #20]
 800f182:	69f8      	ldr	r0, [r7, #28]
 800f184:	f000 ff06 	bl	800ff94 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800f188:	69fb      	ldr	r3, [r7, #28]
}
 800f18a:	4618      	mov	r0, r3
 800f18c:	3720      	adds	r7, #32
 800f18e:	46bd      	mov	sp, r7
 800f190:	bd80      	pop	{r7, pc}
	...

0800f194 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800f194:	b580      	push	{r7, lr}
 800f196:	b088      	sub	sp, #32
 800f198:	af00      	add	r7, sp, #0
 800f19a:	60f8      	str	r0, [r7, #12]
 800f19c:	60b9      	str	r1, [r7, #8]
 800f19e:	603b      	str	r3, [r7, #0]
 800f1a0:	4613      	mov	r3, r2
 800f1a2:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f1a8:	2300      	movs	r3, #0
 800f1aa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f1ac:	f3ef 8305 	mrs	r3, IPSR
 800f1b0:	617b      	str	r3, [r7, #20]
  return(result);
 800f1b2:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d028      	beq.n	800f20a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f1b8:	69bb      	ldr	r3, [r7, #24]
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d005      	beq.n	800f1ca <osMessageQueuePut+0x36>
 800f1be:	68bb      	ldr	r3, [r7, #8]
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	d002      	beq.n	800f1ca <osMessageQueuePut+0x36>
 800f1c4:	683b      	ldr	r3, [r7, #0]
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d003      	beq.n	800f1d2 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800f1ca:	f06f 0303 	mvn.w	r3, #3
 800f1ce:	61fb      	str	r3, [r7, #28]
 800f1d0:	e038      	b.n	800f244 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800f1d2:	2300      	movs	r3, #0
 800f1d4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800f1d6:	f107 0210 	add.w	r2, r7, #16
 800f1da:	2300      	movs	r3, #0
 800f1dc:	68b9      	ldr	r1, [r7, #8]
 800f1de:	69b8      	ldr	r0, [r7, #24]
 800f1e0:	f000 fbc6 	bl	800f970 <xQueueGenericSendFromISR>
 800f1e4:	4603      	mov	r3, r0
 800f1e6:	2b01      	cmp	r3, #1
 800f1e8:	d003      	beq.n	800f1f2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800f1ea:	f06f 0302 	mvn.w	r3, #2
 800f1ee:	61fb      	str	r3, [r7, #28]
 800f1f0:	e028      	b.n	800f244 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800f1f2:	693b      	ldr	r3, [r7, #16]
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d025      	beq.n	800f244 <osMessageQueuePut+0xb0>
 800f1f8:	4b15      	ldr	r3, [pc, #84]	@ (800f250 <osMessageQueuePut+0xbc>)
 800f1fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f1fe:	601a      	str	r2, [r3, #0]
 800f200:	f3bf 8f4f 	dsb	sy
 800f204:	f3bf 8f6f 	isb	sy
 800f208:	e01c      	b.n	800f244 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f20a:	69bb      	ldr	r3, [r7, #24]
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d002      	beq.n	800f216 <osMessageQueuePut+0x82>
 800f210:	68bb      	ldr	r3, [r7, #8]
 800f212:	2b00      	cmp	r3, #0
 800f214:	d103      	bne.n	800f21e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800f216:	f06f 0303 	mvn.w	r3, #3
 800f21a:	61fb      	str	r3, [r7, #28]
 800f21c:	e012      	b.n	800f244 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f21e:	2300      	movs	r3, #0
 800f220:	683a      	ldr	r2, [r7, #0]
 800f222:	68b9      	ldr	r1, [r7, #8]
 800f224:	69b8      	ldr	r0, [r7, #24]
 800f226:	f000 faa1 	bl	800f76c <xQueueGenericSend>
 800f22a:	4603      	mov	r3, r0
 800f22c:	2b01      	cmp	r3, #1
 800f22e:	d009      	beq.n	800f244 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800f230:	683b      	ldr	r3, [r7, #0]
 800f232:	2b00      	cmp	r3, #0
 800f234:	d003      	beq.n	800f23e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800f236:	f06f 0301 	mvn.w	r3, #1
 800f23a:	61fb      	str	r3, [r7, #28]
 800f23c:	e002      	b.n	800f244 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800f23e:	f06f 0302 	mvn.w	r3, #2
 800f242:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800f244:	69fb      	ldr	r3, [r7, #28]
}
 800f246:	4618      	mov	r0, r3
 800f248:	3720      	adds	r7, #32
 800f24a:	46bd      	mov	sp, r7
 800f24c:	bd80      	pop	{r7, pc}
 800f24e:	bf00      	nop
 800f250:	e000ed04 	.word	0xe000ed04

0800f254 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800f254:	b580      	push	{r7, lr}
 800f256:	b088      	sub	sp, #32
 800f258:	af00      	add	r7, sp, #0
 800f25a:	60f8      	str	r0, [r7, #12]
 800f25c:	60b9      	str	r1, [r7, #8]
 800f25e:	607a      	str	r2, [r7, #4]
 800f260:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f266:	2300      	movs	r3, #0
 800f268:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f26a:	f3ef 8305 	mrs	r3, IPSR
 800f26e:	617b      	str	r3, [r7, #20]
  return(result);
 800f270:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800f272:	2b00      	cmp	r3, #0
 800f274:	d028      	beq.n	800f2c8 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f276:	69bb      	ldr	r3, [r7, #24]
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d005      	beq.n	800f288 <osMessageQueueGet+0x34>
 800f27c:	68bb      	ldr	r3, [r7, #8]
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d002      	beq.n	800f288 <osMessageQueueGet+0x34>
 800f282:	683b      	ldr	r3, [r7, #0]
 800f284:	2b00      	cmp	r3, #0
 800f286:	d003      	beq.n	800f290 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800f288:	f06f 0303 	mvn.w	r3, #3
 800f28c:	61fb      	str	r3, [r7, #28]
 800f28e:	e037      	b.n	800f300 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800f290:	2300      	movs	r3, #0
 800f292:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800f294:	f107 0310 	add.w	r3, r7, #16
 800f298:	461a      	mov	r2, r3
 800f29a:	68b9      	ldr	r1, [r7, #8]
 800f29c:	69b8      	ldr	r0, [r7, #24]
 800f29e:	f000 fce7 	bl	800fc70 <xQueueReceiveFromISR>
 800f2a2:	4603      	mov	r3, r0
 800f2a4:	2b01      	cmp	r3, #1
 800f2a6:	d003      	beq.n	800f2b0 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800f2a8:	f06f 0302 	mvn.w	r3, #2
 800f2ac:	61fb      	str	r3, [r7, #28]
 800f2ae:	e027      	b.n	800f300 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800f2b0:	693b      	ldr	r3, [r7, #16]
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d024      	beq.n	800f300 <osMessageQueueGet+0xac>
 800f2b6:	4b15      	ldr	r3, [pc, #84]	@ (800f30c <osMessageQueueGet+0xb8>)
 800f2b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f2bc:	601a      	str	r2, [r3, #0]
 800f2be:	f3bf 8f4f 	dsb	sy
 800f2c2:	f3bf 8f6f 	isb	sy
 800f2c6:	e01b      	b.n	800f300 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f2c8:	69bb      	ldr	r3, [r7, #24]
 800f2ca:	2b00      	cmp	r3, #0
 800f2cc:	d002      	beq.n	800f2d4 <osMessageQueueGet+0x80>
 800f2ce:	68bb      	ldr	r3, [r7, #8]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d103      	bne.n	800f2dc <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800f2d4:	f06f 0303 	mvn.w	r3, #3
 800f2d8:	61fb      	str	r3, [r7, #28]
 800f2da:	e011      	b.n	800f300 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f2dc:	683a      	ldr	r2, [r7, #0]
 800f2de:	68b9      	ldr	r1, [r7, #8]
 800f2e0:	69b8      	ldr	r0, [r7, #24]
 800f2e2:	f000 fbe3 	bl	800faac <xQueueReceive>
 800f2e6:	4603      	mov	r3, r0
 800f2e8:	2b01      	cmp	r3, #1
 800f2ea:	d009      	beq.n	800f300 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800f2ec:	683b      	ldr	r3, [r7, #0]
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d003      	beq.n	800f2fa <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800f2f2:	f06f 0301 	mvn.w	r3, #1
 800f2f6:	61fb      	str	r3, [r7, #28]
 800f2f8:	e002      	b.n	800f300 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800f2fa:	f06f 0302 	mvn.w	r3, #2
 800f2fe:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800f300:	69fb      	ldr	r3, [r7, #28]
}
 800f302:	4618      	mov	r0, r3
 800f304:	3720      	adds	r7, #32
 800f306:	46bd      	mov	sp, r7
 800f308:	bd80      	pop	{r7, pc}
 800f30a:	bf00      	nop
 800f30c:	e000ed04 	.word	0xe000ed04

0800f310 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f310:	b480      	push	{r7}
 800f312:	b085      	sub	sp, #20
 800f314:	af00      	add	r7, sp, #0
 800f316:	60f8      	str	r0, [r7, #12]
 800f318:	60b9      	str	r1, [r7, #8]
 800f31a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f31c:	68fb      	ldr	r3, [r7, #12]
 800f31e:	4a07      	ldr	r2, [pc, #28]	@ (800f33c <vApplicationGetIdleTaskMemory+0x2c>)
 800f320:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f322:	68bb      	ldr	r3, [r7, #8]
 800f324:	4a06      	ldr	r2, [pc, #24]	@ (800f340 <vApplicationGetIdleTaskMemory+0x30>)
 800f326:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	2280      	movs	r2, #128	@ 0x80
 800f32c:	601a      	str	r2, [r3, #0]
}
 800f32e:	bf00      	nop
 800f330:	3714      	adds	r7, #20
 800f332:	46bd      	mov	sp, r7
 800f334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f338:	4770      	bx	lr
 800f33a:	bf00      	nop
 800f33c:	2000143c 	.word	0x2000143c
 800f340:	200014e4 	.word	0x200014e4

0800f344 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f344:	b480      	push	{r7}
 800f346:	b085      	sub	sp, #20
 800f348:	af00      	add	r7, sp, #0
 800f34a:	60f8      	str	r0, [r7, #12]
 800f34c:	60b9      	str	r1, [r7, #8]
 800f34e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	4a07      	ldr	r2, [pc, #28]	@ (800f370 <vApplicationGetTimerTaskMemory+0x2c>)
 800f354:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f356:	68bb      	ldr	r3, [r7, #8]
 800f358:	4a06      	ldr	r2, [pc, #24]	@ (800f374 <vApplicationGetTimerTaskMemory+0x30>)
 800f35a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f362:	601a      	str	r2, [r3, #0]
}
 800f364:	bf00      	nop
 800f366:	3714      	adds	r7, #20
 800f368:	46bd      	mov	sp, r7
 800f36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f36e:	4770      	bx	lr
 800f370:	200016e4 	.word	0x200016e4
 800f374:	2000178c 	.word	0x2000178c

0800f378 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f378:	b480      	push	{r7}
 800f37a:	b083      	sub	sp, #12
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	f103 0208 	add.w	r2, r3, #8
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	f04f 32ff 	mov.w	r2, #4294967295
 800f390:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	f103 0208 	add.w	r2, r3, #8
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	f103 0208 	add.w	r2, r3, #8
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	2200      	movs	r2, #0
 800f3aa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f3ac:	bf00      	nop
 800f3ae:	370c      	adds	r7, #12
 800f3b0:	46bd      	mov	sp, r7
 800f3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3b6:	4770      	bx	lr

0800f3b8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f3b8:	b480      	push	{r7}
 800f3ba:	b083      	sub	sp, #12
 800f3bc:	af00      	add	r7, sp, #0
 800f3be:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	2200      	movs	r2, #0
 800f3c4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f3c6:	bf00      	nop
 800f3c8:	370c      	adds	r7, #12
 800f3ca:	46bd      	mov	sp, r7
 800f3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3d0:	4770      	bx	lr

0800f3d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f3d2:	b480      	push	{r7}
 800f3d4:	b085      	sub	sp, #20
 800f3d6:	af00      	add	r7, sp, #0
 800f3d8:	6078      	str	r0, [r7, #4]
 800f3da:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	685b      	ldr	r3, [r3, #4]
 800f3e0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f3e2:	683b      	ldr	r3, [r7, #0]
 800f3e4:	68fa      	ldr	r2, [r7, #12]
 800f3e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	689a      	ldr	r2, [r3, #8]
 800f3ec:	683b      	ldr	r3, [r7, #0]
 800f3ee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	689b      	ldr	r3, [r3, #8]
 800f3f4:	683a      	ldr	r2, [r7, #0]
 800f3f6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f3f8:	68fb      	ldr	r3, [r7, #12]
 800f3fa:	683a      	ldr	r2, [r7, #0]
 800f3fc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f3fe:	683b      	ldr	r3, [r7, #0]
 800f400:	687a      	ldr	r2, [r7, #4]
 800f402:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	681b      	ldr	r3, [r3, #0]
 800f408:	1c5a      	adds	r2, r3, #1
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	601a      	str	r2, [r3, #0]
}
 800f40e:	bf00      	nop
 800f410:	3714      	adds	r7, #20
 800f412:	46bd      	mov	sp, r7
 800f414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f418:	4770      	bx	lr

0800f41a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f41a:	b480      	push	{r7}
 800f41c:	b085      	sub	sp, #20
 800f41e:	af00      	add	r7, sp, #0
 800f420:	6078      	str	r0, [r7, #4]
 800f422:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f424:	683b      	ldr	r3, [r7, #0]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f42a:	68bb      	ldr	r3, [r7, #8]
 800f42c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f430:	d103      	bne.n	800f43a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	691b      	ldr	r3, [r3, #16]
 800f436:	60fb      	str	r3, [r7, #12]
 800f438:	e00c      	b.n	800f454 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	3308      	adds	r3, #8
 800f43e:	60fb      	str	r3, [r7, #12]
 800f440:	e002      	b.n	800f448 <vListInsert+0x2e>
 800f442:	68fb      	ldr	r3, [r7, #12]
 800f444:	685b      	ldr	r3, [r3, #4]
 800f446:	60fb      	str	r3, [r7, #12]
 800f448:	68fb      	ldr	r3, [r7, #12]
 800f44a:	685b      	ldr	r3, [r3, #4]
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	68ba      	ldr	r2, [r7, #8]
 800f450:	429a      	cmp	r2, r3
 800f452:	d2f6      	bcs.n	800f442 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	685a      	ldr	r2, [r3, #4]
 800f458:	683b      	ldr	r3, [r7, #0]
 800f45a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f45c:	683b      	ldr	r3, [r7, #0]
 800f45e:	685b      	ldr	r3, [r3, #4]
 800f460:	683a      	ldr	r2, [r7, #0]
 800f462:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f464:	683b      	ldr	r3, [r7, #0]
 800f466:	68fa      	ldr	r2, [r7, #12]
 800f468:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f46a:	68fb      	ldr	r3, [r7, #12]
 800f46c:	683a      	ldr	r2, [r7, #0]
 800f46e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f470:	683b      	ldr	r3, [r7, #0]
 800f472:	687a      	ldr	r2, [r7, #4]
 800f474:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	1c5a      	adds	r2, r3, #1
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	601a      	str	r2, [r3, #0]
}
 800f480:	bf00      	nop
 800f482:	3714      	adds	r7, #20
 800f484:	46bd      	mov	sp, r7
 800f486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f48a:	4770      	bx	lr

0800f48c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f48c:	b480      	push	{r7}
 800f48e:	b085      	sub	sp, #20
 800f490:	af00      	add	r7, sp, #0
 800f492:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	691b      	ldr	r3, [r3, #16]
 800f498:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	685b      	ldr	r3, [r3, #4]
 800f49e:	687a      	ldr	r2, [r7, #4]
 800f4a0:	6892      	ldr	r2, [r2, #8]
 800f4a2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	689b      	ldr	r3, [r3, #8]
 800f4a8:	687a      	ldr	r2, [r7, #4]
 800f4aa:	6852      	ldr	r2, [r2, #4]
 800f4ac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	685b      	ldr	r3, [r3, #4]
 800f4b2:	687a      	ldr	r2, [r7, #4]
 800f4b4:	429a      	cmp	r2, r3
 800f4b6:	d103      	bne.n	800f4c0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	689a      	ldr	r2, [r3, #8]
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	2200      	movs	r2, #0
 800f4c4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f4c6:	68fb      	ldr	r3, [r7, #12]
 800f4c8:	681b      	ldr	r3, [r3, #0]
 800f4ca:	1e5a      	subs	r2, r3, #1
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f4d0:	68fb      	ldr	r3, [r7, #12]
 800f4d2:	681b      	ldr	r3, [r3, #0]
}
 800f4d4:	4618      	mov	r0, r3
 800f4d6:	3714      	adds	r7, #20
 800f4d8:	46bd      	mov	sp, r7
 800f4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4de:	4770      	bx	lr

0800f4e0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f4e0:	b580      	push	{r7, lr}
 800f4e2:	b084      	sub	sp, #16
 800f4e4:	af00      	add	r7, sp, #0
 800f4e6:	6078      	str	r0, [r7, #4]
 800f4e8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f4ee:	68fb      	ldr	r3, [r7, #12]
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d10b      	bne.n	800f50c <xQueueGenericReset+0x2c>
	__asm volatile
 800f4f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4f8:	f383 8811 	msr	BASEPRI, r3
 800f4fc:	f3bf 8f6f 	isb	sy
 800f500:	f3bf 8f4f 	dsb	sy
 800f504:	60bb      	str	r3, [r7, #8]
}
 800f506:	bf00      	nop
 800f508:	bf00      	nop
 800f50a:	e7fd      	b.n	800f508 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f50c:	f002 fb7c 	bl	8011c08 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f510:	68fb      	ldr	r3, [r7, #12]
 800f512:	681a      	ldr	r2, [r3, #0]
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f518:	68f9      	ldr	r1, [r7, #12]
 800f51a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f51c:	fb01 f303 	mul.w	r3, r1, r3
 800f520:	441a      	add	r2, r3
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	2200      	movs	r2, #0
 800f52a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	681a      	ldr	r2, [r3, #0]
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f534:	68fb      	ldr	r3, [r7, #12]
 800f536:	681a      	ldr	r2, [r3, #0]
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f53c:	3b01      	subs	r3, #1
 800f53e:	68f9      	ldr	r1, [r7, #12]
 800f540:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f542:	fb01 f303 	mul.w	r3, r1, r3
 800f546:	441a      	add	r2, r3
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	22ff      	movs	r2, #255	@ 0xff
 800f550:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	22ff      	movs	r2, #255	@ 0xff
 800f558:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800f55c:	683b      	ldr	r3, [r7, #0]
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d114      	bne.n	800f58c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f562:	68fb      	ldr	r3, [r7, #12]
 800f564:	691b      	ldr	r3, [r3, #16]
 800f566:	2b00      	cmp	r3, #0
 800f568:	d01a      	beq.n	800f5a0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f56a:	68fb      	ldr	r3, [r7, #12]
 800f56c:	3310      	adds	r3, #16
 800f56e:	4618      	mov	r0, r3
 800f570:	f001 fa00 	bl	8010974 <xTaskRemoveFromEventList>
 800f574:	4603      	mov	r3, r0
 800f576:	2b00      	cmp	r3, #0
 800f578:	d012      	beq.n	800f5a0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f57a:	4b0d      	ldr	r3, [pc, #52]	@ (800f5b0 <xQueueGenericReset+0xd0>)
 800f57c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f580:	601a      	str	r2, [r3, #0]
 800f582:	f3bf 8f4f 	dsb	sy
 800f586:	f3bf 8f6f 	isb	sy
 800f58a:	e009      	b.n	800f5a0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	3310      	adds	r3, #16
 800f590:	4618      	mov	r0, r3
 800f592:	f7ff fef1 	bl	800f378 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	3324      	adds	r3, #36	@ 0x24
 800f59a:	4618      	mov	r0, r3
 800f59c:	f7ff feec 	bl	800f378 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f5a0:	f002 fb64 	bl	8011c6c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f5a4:	2301      	movs	r3, #1
}
 800f5a6:	4618      	mov	r0, r3
 800f5a8:	3710      	adds	r7, #16
 800f5aa:	46bd      	mov	sp, r7
 800f5ac:	bd80      	pop	{r7, pc}
 800f5ae:	bf00      	nop
 800f5b0:	e000ed04 	.word	0xe000ed04

0800f5b4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f5b4:	b580      	push	{r7, lr}
 800f5b6:	b08e      	sub	sp, #56	@ 0x38
 800f5b8:	af02      	add	r7, sp, #8
 800f5ba:	60f8      	str	r0, [r7, #12]
 800f5bc:	60b9      	str	r1, [r7, #8]
 800f5be:	607a      	str	r2, [r7, #4]
 800f5c0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f5c2:	68fb      	ldr	r3, [r7, #12]
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d10b      	bne.n	800f5e0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800f5c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5cc:	f383 8811 	msr	BASEPRI, r3
 800f5d0:	f3bf 8f6f 	isb	sy
 800f5d4:	f3bf 8f4f 	dsb	sy
 800f5d8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f5da:	bf00      	nop
 800f5dc:	bf00      	nop
 800f5de:	e7fd      	b.n	800f5dc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f5e0:	683b      	ldr	r3, [r7, #0]
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d10b      	bne.n	800f5fe <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800f5e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5ea:	f383 8811 	msr	BASEPRI, r3
 800f5ee:	f3bf 8f6f 	isb	sy
 800f5f2:	f3bf 8f4f 	dsb	sy
 800f5f6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f5f8:	bf00      	nop
 800f5fa:	bf00      	nop
 800f5fc:	e7fd      	b.n	800f5fa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	2b00      	cmp	r3, #0
 800f602:	d002      	beq.n	800f60a <xQueueGenericCreateStatic+0x56>
 800f604:	68bb      	ldr	r3, [r7, #8]
 800f606:	2b00      	cmp	r3, #0
 800f608:	d001      	beq.n	800f60e <xQueueGenericCreateStatic+0x5a>
 800f60a:	2301      	movs	r3, #1
 800f60c:	e000      	b.n	800f610 <xQueueGenericCreateStatic+0x5c>
 800f60e:	2300      	movs	r3, #0
 800f610:	2b00      	cmp	r3, #0
 800f612:	d10b      	bne.n	800f62c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800f614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f618:	f383 8811 	msr	BASEPRI, r3
 800f61c:	f3bf 8f6f 	isb	sy
 800f620:	f3bf 8f4f 	dsb	sy
 800f624:	623b      	str	r3, [r7, #32]
}
 800f626:	bf00      	nop
 800f628:	bf00      	nop
 800f62a:	e7fd      	b.n	800f628 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	2b00      	cmp	r3, #0
 800f630:	d102      	bne.n	800f638 <xQueueGenericCreateStatic+0x84>
 800f632:	68bb      	ldr	r3, [r7, #8]
 800f634:	2b00      	cmp	r3, #0
 800f636:	d101      	bne.n	800f63c <xQueueGenericCreateStatic+0x88>
 800f638:	2301      	movs	r3, #1
 800f63a:	e000      	b.n	800f63e <xQueueGenericCreateStatic+0x8a>
 800f63c:	2300      	movs	r3, #0
 800f63e:	2b00      	cmp	r3, #0
 800f640:	d10b      	bne.n	800f65a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800f642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f646:	f383 8811 	msr	BASEPRI, r3
 800f64a:	f3bf 8f6f 	isb	sy
 800f64e:	f3bf 8f4f 	dsb	sy
 800f652:	61fb      	str	r3, [r7, #28]
}
 800f654:	bf00      	nop
 800f656:	bf00      	nop
 800f658:	e7fd      	b.n	800f656 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f65a:	2350      	movs	r3, #80	@ 0x50
 800f65c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f65e:	697b      	ldr	r3, [r7, #20]
 800f660:	2b50      	cmp	r3, #80	@ 0x50
 800f662:	d00b      	beq.n	800f67c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800f664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f668:	f383 8811 	msr	BASEPRI, r3
 800f66c:	f3bf 8f6f 	isb	sy
 800f670:	f3bf 8f4f 	dsb	sy
 800f674:	61bb      	str	r3, [r7, #24]
}
 800f676:	bf00      	nop
 800f678:	bf00      	nop
 800f67a:	e7fd      	b.n	800f678 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f67c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f67e:	683b      	ldr	r3, [r7, #0]
 800f680:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800f682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f684:	2b00      	cmp	r3, #0
 800f686:	d00d      	beq.n	800f6a4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f68a:	2201      	movs	r2, #1
 800f68c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f690:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800f694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f696:	9300      	str	r3, [sp, #0]
 800f698:	4613      	mov	r3, r2
 800f69a:	687a      	ldr	r2, [r7, #4]
 800f69c:	68b9      	ldr	r1, [r7, #8]
 800f69e:	68f8      	ldr	r0, [r7, #12]
 800f6a0:	f000 f840 	bl	800f724 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f6a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800f6a6:	4618      	mov	r0, r3
 800f6a8:	3730      	adds	r7, #48	@ 0x30
 800f6aa:	46bd      	mov	sp, r7
 800f6ac:	bd80      	pop	{r7, pc}

0800f6ae <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f6ae:	b580      	push	{r7, lr}
 800f6b0:	b08a      	sub	sp, #40	@ 0x28
 800f6b2:	af02      	add	r7, sp, #8
 800f6b4:	60f8      	str	r0, [r7, #12]
 800f6b6:	60b9      	str	r1, [r7, #8]
 800f6b8:	4613      	mov	r3, r2
 800f6ba:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f6bc:	68fb      	ldr	r3, [r7, #12]
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	d10b      	bne.n	800f6da <xQueueGenericCreate+0x2c>
	__asm volatile
 800f6c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6c6:	f383 8811 	msr	BASEPRI, r3
 800f6ca:	f3bf 8f6f 	isb	sy
 800f6ce:	f3bf 8f4f 	dsb	sy
 800f6d2:	613b      	str	r3, [r7, #16]
}
 800f6d4:	bf00      	nop
 800f6d6:	bf00      	nop
 800f6d8:	e7fd      	b.n	800f6d6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f6da:	68fb      	ldr	r3, [r7, #12]
 800f6dc:	68ba      	ldr	r2, [r7, #8]
 800f6de:	fb02 f303 	mul.w	r3, r2, r3
 800f6e2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800f6e4:	69fb      	ldr	r3, [r7, #28]
 800f6e6:	3350      	adds	r3, #80	@ 0x50
 800f6e8:	4618      	mov	r0, r3
 800f6ea:	f002 fbaf 	bl	8011e4c <pvPortMalloc>
 800f6ee:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f6f0:	69bb      	ldr	r3, [r7, #24]
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	d011      	beq.n	800f71a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800f6f6:	69bb      	ldr	r3, [r7, #24]
 800f6f8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f6fa:	697b      	ldr	r3, [r7, #20]
 800f6fc:	3350      	adds	r3, #80	@ 0x50
 800f6fe:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f700:	69bb      	ldr	r3, [r7, #24]
 800f702:	2200      	movs	r2, #0
 800f704:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f708:	79fa      	ldrb	r2, [r7, #7]
 800f70a:	69bb      	ldr	r3, [r7, #24]
 800f70c:	9300      	str	r3, [sp, #0]
 800f70e:	4613      	mov	r3, r2
 800f710:	697a      	ldr	r2, [r7, #20]
 800f712:	68b9      	ldr	r1, [r7, #8]
 800f714:	68f8      	ldr	r0, [r7, #12]
 800f716:	f000 f805 	bl	800f724 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f71a:	69bb      	ldr	r3, [r7, #24]
	}
 800f71c:	4618      	mov	r0, r3
 800f71e:	3720      	adds	r7, #32
 800f720:	46bd      	mov	sp, r7
 800f722:	bd80      	pop	{r7, pc}

0800f724 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f724:	b580      	push	{r7, lr}
 800f726:	b084      	sub	sp, #16
 800f728:	af00      	add	r7, sp, #0
 800f72a:	60f8      	str	r0, [r7, #12]
 800f72c:	60b9      	str	r1, [r7, #8]
 800f72e:	607a      	str	r2, [r7, #4]
 800f730:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f732:	68bb      	ldr	r3, [r7, #8]
 800f734:	2b00      	cmp	r3, #0
 800f736:	d103      	bne.n	800f740 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f738:	69bb      	ldr	r3, [r7, #24]
 800f73a:	69ba      	ldr	r2, [r7, #24]
 800f73c:	601a      	str	r2, [r3, #0]
 800f73e:	e002      	b.n	800f746 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f740:	69bb      	ldr	r3, [r7, #24]
 800f742:	687a      	ldr	r2, [r7, #4]
 800f744:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f746:	69bb      	ldr	r3, [r7, #24]
 800f748:	68fa      	ldr	r2, [r7, #12]
 800f74a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f74c:	69bb      	ldr	r3, [r7, #24]
 800f74e:	68ba      	ldr	r2, [r7, #8]
 800f750:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f752:	2101      	movs	r1, #1
 800f754:	69b8      	ldr	r0, [r7, #24]
 800f756:	f7ff fec3 	bl	800f4e0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f75a:	69bb      	ldr	r3, [r7, #24]
 800f75c:	78fa      	ldrb	r2, [r7, #3]
 800f75e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f762:	bf00      	nop
 800f764:	3710      	adds	r7, #16
 800f766:	46bd      	mov	sp, r7
 800f768:	bd80      	pop	{r7, pc}
	...

0800f76c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f76c:	b580      	push	{r7, lr}
 800f76e:	b08e      	sub	sp, #56	@ 0x38
 800f770:	af00      	add	r7, sp, #0
 800f772:	60f8      	str	r0, [r7, #12]
 800f774:	60b9      	str	r1, [r7, #8]
 800f776:	607a      	str	r2, [r7, #4]
 800f778:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f77a:	2300      	movs	r3, #0
 800f77c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f784:	2b00      	cmp	r3, #0
 800f786:	d10b      	bne.n	800f7a0 <xQueueGenericSend+0x34>
	__asm volatile
 800f788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f78c:	f383 8811 	msr	BASEPRI, r3
 800f790:	f3bf 8f6f 	isb	sy
 800f794:	f3bf 8f4f 	dsb	sy
 800f798:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f79a:	bf00      	nop
 800f79c:	bf00      	nop
 800f79e:	e7fd      	b.n	800f79c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f7a0:	68bb      	ldr	r3, [r7, #8]
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d103      	bne.n	800f7ae <xQueueGenericSend+0x42>
 800f7a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d101      	bne.n	800f7b2 <xQueueGenericSend+0x46>
 800f7ae:	2301      	movs	r3, #1
 800f7b0:	e000      	b.n	800f7b4 <xQueueGenericSend+0x48>
 800f7b2:	2300      	movs	r3, #0
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d10b      	bne.n	800f7d0 <xQueueGenericSend+0x64>
	__asm volatile
 800f7b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7bc:	f383 8811 	msr	BASEPRI, r3
 800f7c0:	f3bf 8f6f 	isb	sy
 800f7c4:	f3bf 8f4f 	dsb	sy
 800f7c8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f7ca:	bf00      	nop
 800f7cc:	bf00      	nop
 800f7ce:	e7fd      	b.n	800f7cc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f7d0:	683b      	ldr	r3, [r7, #0]
 800f7d2:	2b02      	cmp	r3, #2
 800f7d4:	d103      	bne.n	800f7de <xQueueGenericSend+0x72>
 800f7d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f7da:	2b01      	cmp	r3, #1
 800f7dc:	d101      	bne.n	800f7e2 <xQueueGenericSend+0x76>
 800f7de:	2301      	movs	r3, #1
 800f7e0:	e000      	b.n	800f7e4 <xQueueGenericSend+0x78>
 800f7e2:	2300      	movs	r3, #0
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	d10b      	bne.n	800f800 <xQueueGenericSend+0x94>
	__asm volatile
 800f7e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7ec:	f383 8811 	msr	BASEPRI, r3
 800f7f0:	f3bf 8f6f 	isb	sy
 800f7f4:	f3bf 8f4f 	dsb	sy
 800f7f8:	623b      	str	r3, [r7, #32]
}
 800f7fa:	bf00      	nop
 800f7fc:	bf00      	nop
 800f7fe:	e7fd      	b.n	800f7fc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f800:	f001 fa8e 	bl	8010d20 <xTaskGetSchedulerState>
 800f804:	4603      	mov	r3, r0
 800f806:	2b00      	cmp	r3, #0
 800f808:	d102      	bne.n	800f810 <xQueueGenericSend+0xa4>
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d101      	bne.n	800f814 <xQueueGenericSend+0xa8>
 800f810:	2301      	movs	r3, #1
 800f812:	e000      	b.n	800f816 <xQueueGenericSend+0xaa>
 800f814:	2300      	movs	r3, #0
 800f816:	2b00      	cmp	r3, #0
 800f818:	d10b      	bne.n	800f832 <xQueueGenericSend+0xc6>
	__asm volatile
 800f81a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f81e:	f383 8811 	msr	BASEPRI, r3
 800f822:	f3bf 8f6f 	isb	sy
 800f826:	f3bf 8f4f 	dsb	sy
 800f82a:	61fb      	str	r3, [r7, #28]
}
 800f82c:	bf00      	nop
 800f82e:	bf00      	nop
 800f830:	e7fd      	b.n	800f82e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f832:	f002 f9e9 	bl	8011c08 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f838:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f83a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f83c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f83e:	429a      	cmp	r2, r3
 800f840:	d302      	bcc.n	800f848 <xQueueGenericSend+0xdc>
 800f842:	683b      	ldr	r3, [r7, #0]
 800f844:	2b02      	cmp	r3, #2
 800f846:	d129      	bne.n	800f89c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f848:	683a      	ldr	r2, [r7, #0]
 800f84a:	68b9      	ldr	r1, [r7, #8]
 800f84c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f84e:	f000 fa91 	bl	800fd74 <prvCopyDataToQueue>
 800f852:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d010      	beq.n	800f87e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f85c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f85e:	3324      	adds	r3, #36	@ 0x24
 800f860:	4618      	mov	r0, r3
 800f862:	f001 f887 	bl	8010974 <xTaskRemoveFromEventList>
 800f866:	4603      	mov	r3, r0
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d013      	beq.n	800f894 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f86c:	4b3f      	ldr	r3, [pc, #252]	@ (800f96c <xQueueGenericSend+0x200>)
 800f86e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f872:	601a      	str	r2, [r3, #0]
 800f874:	f3bf 8f4f 	dsb	sy
 800f878:	f3bf 8f6f 	isb	sy
 800f87c:	e00a      	b.n	800f894 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f87e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f880:	2b00      	cmp	r3, #0
 800f882:	d007      	beq.n	800f894 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f884:	4b39      	ldr	r3, [pc, #228]	@ (800f96c <xQueueGenericSend+0x200>)
 800f886:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f88a:	601a      	str	r2, [r3, #0]
 800f88c:	f3bf 8f4f 	dsb	sy
 800f890:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f894:	f002 f9ea 	bl	8011c6c <vPortExitCritical>
				return pdPASS;
 800f898:	2301      	movs	r3, #1
 800f89a:	e063      	b.n	800f964 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d103      	bne.n	800f8aa <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f8a2:	f002 f9e3 	bl	8011c6c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f8a6:	2300      	movs	r3, #0
 800f8a8:	e05c      	b.n	800f964 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f8aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d106      	bne.n	800f8be <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f8b0:	f107 0314 	add.w	r3, r7, #20
 800f8b4:	4618      	mov	r0, r3
 800f8b6:	f001 f8c1 	bl	8010a3c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f8ba:	2301      	movs	r3, #1
 800f8bc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f8be:	f002 f9d5 	bl	8011c6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f8c2:	f000 fe29 	bl	8010518 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f8c6:	f002 f99f 	bl	8011c08 <vPortEnterCritical>
 800f8ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f8d0:	b25b      	sxtb	r3, r3
 800f8d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8d6:	d103      	bne.n	800f8e0 <xQueueGenericSend+0x174>
 800f8d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8da:	2200      	movs	r2, #0
 800f8dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f8e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f8e6:	b25b      	sxtb	r3, r3
 800f8e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8ec:	d103      	bne.n	800f8f6 <xQueueGenericSend+0x18a>
 800f8ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8f0:	2200      	movs	r2, #0
 800f8f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f8f6:	f002 f9b9 	bl	8011c6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f8fa:	1d3a      	adds	r2, r7, #4
 800f8fc:	f107 0314 	add.w	r3, r7, #20
 800f900:	4611      	mov	r1, r2
 800f902:	4618      	mov	r0, r3
 800f904:	f001 f8b0 	bl	8010a68 <xTaskCheckForTimeOut>
 800f908:	4603      	mov	r3, r0
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d124      	bne.n	800f958 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f90e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f910:	f000 fb28 	bl	800ff64 <prvIsQueueFull>
 800f914:	4603      	mov	r3, r0
 800f916:	2b00      	cmp	r3, #0
 800f918:	d018      	beq.n	800f94c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f91a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f91c:	3310      	adds	r3, #16
 800f91e:	687a      	ldr	r2, [r7, #4]
 800f920:	4611      	mov	r1, r2
 800f922:	4618      	mov	r0, r3
 800f924:	f000 ffd4 	bl	80108d0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f928:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f92a:	f000 fab3 	bl	800fe94 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f92e:	f000 fe01 	bl	8010534 <xTaskResumeAll>
 800f932:	4603      	mov	r3, r0
 800f934:	2b00      	cmp	r3, #0
 800f936:	f47f af7c 	bne.w	800f832 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800f93a:	4b0c      	ldr	r3, [pc, #48]	@ (800f96c <xQueueGenericSend+0x200>)
 800f93c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f940:	601a      	str	r2, [r3, #0]
 800f942:	f3bf 8f4f 	dsb	sy
 800f946:	f3bf 8f6f 	isb	sy
 800f94a:	e772      	b.n	800f832 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f94c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f94e:	f000 faa1 	bl	800fe94 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f952:	f000 fdef 	bl	8010534 <xTaskResumeAll>
 800f956:	e76c      	b.n	800f832 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f958:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f95a:	f000 fa9b 	bl	800fe94 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f95e:	f000 fde9 	bl	8010534 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f962:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f964:	4618      	mov	r0, r3
 800f966:	3738      	adds	r7, #56	@ 0x38
 800f968:	46bd      	mov	sp, r7
 800f96a:	bd80      	pop	{r7, pc}
 800f96c:	e000ed04 	.word	0xe000ed04

0800f970 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f970:	b580      	push	{r7, lr}
 800f972:	b090      	sub	sp, #64	@ 0x40
 800f974:	af00      	add	r7, sp, #0
 800f976:	60f8      	str	r0, [r7, #12]
 800f978:	60b9      	str	r1, [r7, #8]
 800f97a:	607a      	str	r2, [r7, #4]
 800f97c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f97e:	68fb      	ldr	r3, [r7, #12]
 800f980:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800f982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f984:	2b00      	cmp	r3, #0
 800f986:	d10b      	bne.n	800f9a0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800f988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f98c:	f383 8811 	msr	BASEPRI, r3
 800f990:	f3bf 8f6f 	isb	sy
 800f994:	f3bf 8f4f 	dsb	sy
 800f998:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f99a:	bf00      	nop
 800f99c:	bf00      	nop
 800f99e:	e7fd      	b.n	800f99c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f9a0:	68bb      	ldr	r3, [r7, #8]
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d103      	bne.n	800f9ae <xQueueGenericSendFromISR+0x3e>
 800f9a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d101      	bne.n	800f9b2 <xQueueGenericSendFromISR+0x42>
 800f9ae:	2301      	movs	r3, #1
 800f9b0:	e000      	b.n	800f9b4 <xQueueGenericSendFromISR+0x44>
 800f9b2:	2300      	movs	r3, #0
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d10b      	bne.n	800f9d0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800f9b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9bc:	f383 8811 	msr	BASEPRI, r3
 800f9c0:	f3bf 8f6f 	isb	sy
 800f9c4:	f3bf 8f4f 	dsb	sy
 800f9c8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f9ca:	bf00      	nop
 800f9cc:	bf00      	nop
 800f9ce:	e7fd      	b.n	800f9cc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f9d0:	683b      	ldr	r3, [r7, #0]
 800f9d2:	2b02      	cmp	r3, #2
 800f9d4:	d103      	bne.n	800f9de <xQueueGenericSendFromISR+0x6e>
 800f9d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f9da:	2b01      	cmp	r3, #1
 800f9dc:	d101      	bne.n	800f9e2 <xQueueGenericSendFromISR+0x72>
 800f9de:	2301      	movs	r3, #1
 800f9e0:	e000      	b.n	800f9e4 <xQueueGenericSendFromISR+0x74>
 800f9e2:	2300      	movs	r3, #0
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	d10b      	bne.n	800fa00 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800f9e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9ec:	f383 8811 	msr	BASEPRI, r3
 800f9f0:	f3bf 8f6f 	isb	sy
 800f9f4:	f3bf 8f4f 	dsb	sy
 800f9f8:	623b      	str	r3, [r7, #32]
}
 800f9fa:	bf00      	nop
 800f9fc:	bf00      	nop
 800f9fe:	e7fd      	b.n	800f9fc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fa00:	f002 f9e2 	bl	8011dc8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800fa04:	f3ef 8211 	mrs	r2, BASEPRI
 800fa08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa0c:	f383 8811 	msr	BASEPRI, r3
 800fa10:	f3bf 8f6f 	isb	sy
 800fa14:	f3bf 8f4f 	dsb	sy
 800fa18:	61fa      	str	r2, [r7, #28]
 800fa1a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800fa1c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fa1e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fa20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fa24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fa28:	429a      	cmp	r2, r3
 800fa2a:	d302      	bcc.n	800fa32 <xQueueGenericSendFromISR+0xc2>
 800fa2c:	683b      	ldr	r3, [r7, #0]
 800fa2e:	2b02      	cmp	r3, #2
 800fa30:	d12f      	bne.n	800fa92 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800fa32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa34:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fa38:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fa3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa40:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fa42:	683a      	ldr	r2, [r7, #0]
 800fa44:	68b9      	ldr	r1, [r7, #8]
 800fa46:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800fa48:	f000 f994 	bl	800fd74 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800fa4c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800fa50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa54:	d112      	bne.n	800fa7c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fa56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d016      	beq.n	800fa8c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fa5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa60:	3324      	adds	r3, #36	@ 0x24
 800fa62:	4618      	mov	r0, r3
 800fa64:	f000 ff86 	bl	8010974 <xTaskRemoveFromEventList>
 800fa68:	4603      	mov	r3, r0
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d00e      	beq.n	800fa8c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d00b      	beq.n	800fa8c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	2201      	movs	r2, #1
 800fa78:	601a      	str	r2, [r3, #0]
 800fa7a:	e007      	b.n	800fa8c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800fa7c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800fa80:	3301      	adds	r3, #1
 800fa82:	b2db      	uxtb	r3, r3
 800fa84:	b25a      	sxtb	r2, r3
 800fa86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800fa8c:	2301      	movs	r3, #1
 800fa8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800fa90:	e001      	b.n	800fa96 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800fa92:	2300      	movs	r3, #0
 800fa94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fa96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa98:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800fa9a:	697b      	ldr	r3, [r7, #20]
 800fa9c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800faa0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800faa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800faa4:	4618      	mov	r0, r3
 800faa6:	3740      	adds	r7, #64	@ 0x40
 800faa8:	46bd      	mov	sp, r7
 800faaa:	bd80      	pop	{r7, pc}

0800faac <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800faac:	b580      	push	{r7, lr}
 800faae:	b08c      	sub	sp, #48	@ 0x30
 800fab0:	af00      	add	r7, sp, #0
 800fab2:	60f8      	str	r0, [r7, #12]
 800fab4:	60b9      	str	r1, [r7, #8]
 800fab6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800fab8:	2300      	movs	r3, #0
 800faba:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800fac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fac2:	2b00      	cmp	r3, #0
 800fac4:	d10b      	bne.n	800fade <xQueueReceive+0x32>
	__asm volatile
 800fac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800faca:	f383 8811 	msr	BASEPRI, r3
 800face:	f3bf 8f6f 	isb	sy
 800fad2:	f3bf 8f4f 	dsb	sy
 800fad6:	623b      	str	r3, [r7, #32]
}
 800fad8:	bf00      	nop
 800fada:	bf00      	nop
 800fadc:	e7fd      	b.n	800fada <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fade:	68bb      	ldr	r3, [r7, #8]
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d103      	bne.n	800faec <xQueueReceive+0x40>
 800fae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fae8:	2b00      	cmp	r3, #0
 800faea:	d101      	bne.n	800faf0 <xQueueReceive+0x44>
 800faec:	2301      	movs	r3, #1
 800faee:	e000      	b.n	800faf2 <xQueueReceive+0x46>
 800faf0:	2300      	movs	r3, #0
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d10b      	bne.n	800fb0e <xQueueReceive+0x62>
	__asm volatile
 800faf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fafa:	f383 8811 	msr	BASEPRI, r3
 800fafe:	f3bf 8f6f 	isb	sy
 800fb02:	f3bf 8f4f 	dsb	sy
 800fb06:	61fb      	str	r3, [r7, #28]
}
 800fb08:	bf00      	nop
 800fb0a:	bf00      	nop
 800fb0c:	e7fd      	b.n	800fb0a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fb0e:	f001 f907 	bl	8010d20 <xTaskGetSchedulerState>
 800fb12:	4603      	mov	r3, r0
 800fb14:	2b00      	cmp	r3, #0
 800fb16:	d102      	bne.n	800fb1e <xQueueReceive+0x72>
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d101      	bne.n	800fb22 <xQueueReceive+0x76>
 800fb1e:	2301      	movs	r3, #1
 800fb20:	e000      	b.n	800fb24 <xQueueReceive+0x78>
 800fb22:	2300      	movs	r3, #0
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d10b      	bne.n	800fb40 <xQueueReceive+0x94>
	__asm volatile
 800fb28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb2c:	f383 8811 	msr	BASEPRI, r3
 800fb30:	f3bf 8f6f 	isb	sy
 800fb34:	f3bf 8f4f 	dsb	sy
 800fb38:	61bb      	str	r3, [r7, #24]
}
 800fb3a:	bf00      	nop
 800fb3c:	bf00      	nop
 800fb3e:	e7fd      	b.n	800fb3c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fb40:	f002 f862 	bl	8011c08 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fb44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb48:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fb4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	d01f      	beq.n	800fb90 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fb50:	68b9      	ldr	r1, [r7, #8]
 800fb52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fb54:	f000 f978 	bl	800fe48 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fb58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb5a:	1e5a      	subs	r2, r3, #1
 800fb5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb5e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fb60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb62:	691b      	ldr	r3, [r3, #16]
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d00f      	beq.n	800fb88 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fb68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb6a:	3310      	adds	r3, #16
 800fb6c:	4618      	mov	r0, r3
 800fb6e:	f000 ff01 	bl	8010974 <xTaskRemoveFromEventList>
 800fb72:	4603      	mov	r3, r0
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d007      	beq.n	800fb88 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800fb78:	4b3c      	ldr	r3, [pc, #240]	@ (800fc6c <xQueueReceive+0x1c0>)
 800fb7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fb7e:	601a      	str	r2, [r3, #0]
 800fb80:	f3bf 8f4f 	dsb	sy
 800fb84:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800fb88:	f002 f870 	bl	8011c6c <vPortExitCritical>
				return pdPASS;
 800fb8c:	2301      	movs	r3, #1
 800fb8e:	e069      	b.n	800fc64 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d103      	bne.n	800fb9e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fb96:	f002 f869 	bl	8011c6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800fb9a:	2300      	movs	r3, #0
 800fb9c:	e062      	b.n	800fc64 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fb9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	d106      	bne.n	800fbb2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fba4:	f107 0310 	add.w	r3, r7, #16
 800fba8:	4618      	mov	r0, r3
 800fbaa:	f000 ff47 	bl	8010a3c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fbae:	2301      	movs	r3, #1
 800fbb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fbb2:	f002 f85b 	bl	8011c6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fbb6:	f000 fcaf 	bl	8010518 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fbba:	f002 f825 	bl	8011c08 <vPortEnterCritical>
 800fbbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbc0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fbc4:	b25b      	sxtb	r3, r3
 800fbc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fbca:	d103      	bne.n	800fbd4 <xQueueReceive+0x128>
 800fbcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbce:	2200      	movs	r2, #0
 800fbd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fbd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbd6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fbda:	b25b      	sxtb	r3, r3
 800fbdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fbe0:	d103      	bne.n	800fbea <xQueueReceive+0x13e>
 800fbe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbe4:	2200      	movs	r2, #0
 800fbe6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fbea:	f002 f83f 	bl	8011c6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fbee:	1d3a      	adds	r2, r7, #4
 800fbf0:	f107 0310 	add.w	r3, r7, #16
 800fbf4:	4611      	mov	r1, r2
 800fbf6:	4618      	mov	r0, r3
 800fbf8:	f000 ff36 	bl	8010a68 <xTaskCheckForTimeOut>
 800fbfc:	4603      	mov	r3, r0
 800fbfe:	2b00      	cmp	r3, #0
 800fc00:	d123      	bne.n	800fc4a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fc02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fc04:	f000 f998 	bl	800ff38 <prvIsQueueEmpty>
 800fc08:	4603      	mov	r3, r0
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d017      	beq.n	800fc3e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800fc0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc10:	3324      	adds	r3, #36	@ 0x24
 800fc12:	687a      	ldr	r2, [r7, #4]
 800fc14:	4611      	mov	r1, r2
 800fc16:	4618      	mov	r0, r3
 800fc18:	f000 fe5a 	bl	80108d0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800fc1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fc1e:	f000 f939 	bl	800fe94 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800fc22:	f000 fc87 	bl	8010534 <xTaskResumeAll>
 800fc26:	4603      	mov	r3, r0
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	d189      	bne.n	800fb40 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800fc2c:	4b0f      	ldr	r3, [pc, #60]	@ (800fc6c <xQueueReceive+0x1c0>)
 800fc2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc32:	601a      	str	r2, [r3, #0]
 800fc34:	f3bf 8f4f 	dsb	sy
 800fc38:	f3bf 8f6f 	isb	sy
 800fc3c:	e780      	b.n	800fb40 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800fc3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fc40:	f000 f928 	bl	800fe94 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fc44:	f000 fc76 	bl	8010534 <xTaskResumeAll>
 800fc48:	e77a      	b.n	800fb40 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800fc4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fc4c:	f000 f922 	bl	800fe94 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fc50:	f000 fc70 	bl	8010534 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fc54:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fc56:	f000 f96f 	bl	800ff38 <prvIsQueueEmpty>
 800fc5a:	4603      	mov	r3, r0
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	f43f af6f 	beq.w	800fb40 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fc62:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800fc64:	4618      	mov	r0, r3
 800fc66:	3730      	adds	r7, #48	@ 0x30
 800fc68:	46bd      	mov	sp, r7
 800fc6a:	bd80      	pop	{r7, pc}
 800fc6c:	e000ed04 	.word	0xe000ed04

0800fc70 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800fc70:	b580      	push	{r7, lr}
 800fc72:	b08e      	sub	sp, #56	@ 0x38
 800fc74:	af00      	add	r7, sp, #0
 800fc76:	60f8      	str	r0, [r7, #12]
 800fc78:	60b9      	str	r1, [r7, #8]
 800fc7a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fc7c:	68fb      	ldr	r3, [r7, #12]
 800fc7e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800fc80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	d10b      	bne.n	800fc9e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800fc86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc8a:	f383 8811 	msr	BASEPRI, r3
 800fc8e:	f3bf 8f6f 	isb	sy
 800fc92:	f3bf 8f4f 	dsb	sy
 800fc96:	623b      	str	r3, [r7, #32]
}
 800fc98:	bf00      	nop
 800fc9a:	bf00      	nop
 800fc9c:	e7fd      	b.n	800fc9a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fc9e:	68bb      	ldr	r3, [r7, #8]
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d103      	bne.n	800fcac <xQueueReceiveFromISR+0x3c>
 800fca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d101      	bne.n	800fcb0 <xQueueReceiveFromISR+0x40>
 800fcac:	2301      	movs	r3, #1
 800fcae:	e000      	b.n	800fcb2 <xQueueReceiveFromISR+0x42>
 800fcb0:	2300      	movs	r3, #0
 800fcb2:	2b00      	cmp	r3, #0
 800fcb4:	d10b      	bne.n	800fcce <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800fcb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcba:	f383 8811 	msr	BASEPRI, r3
 800fcbe:	f3bf 8f6f 	isb	sy
 800fcc2:	f3bf 8f4f 	dsb	sy
 800fcc6:	61fb      	str	r3, [r7, #28]
}
 800fcc8:	bf00      	nop
 800fcca:	bf00      	nop
 800fccc:	e7fd      	b.n	800fcca <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fcce:	f002 f87b 	bl	8011dc8 <vPortValidateInterruptPriority>
	__asm volatile
 800fcd2:	f3ef 8211 	mrs	r2, BASEPRI
 800fcd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcda:	f383 8811 	msr	BASEPRI, r3
 800fcde:	f3bf 8f6f 	isb	sy
 800fce2:	f3bf 8f4f 	dsb	sy
 800fce6:	61ba      	str	r2, [r7, #24]
 800fce8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800fcea:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fcec:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fcee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fcf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fcf2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fcf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fcf6:	2b00      	cmp	r3, #0
 800fcf8:	d02f      	beq.n	800fd5a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800fcfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fcfc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fd00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fd04:	68b9      	ldr	r1, [r7, #8]
 800fd06:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fd08:	f000 f89e 	bl	800fe48 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fd0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd0e:	1e5a      	subs	r2, r3, #1
 800fd10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd12:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800fd14:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800fd18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd1c:	d112      	bne.n	800fd44 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fd1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd20:	691b      	ldr	r3, [r3, #16]
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	d016      	beq.n	800fd54 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fd26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd28:	3310      	adds	r3, #16
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	f000 fe22 	bl	8010974 <xTaskRemoveFromEventList>
 800fd30:	4603      	mov	r3, r0
 800fd32:	2b00      	cmp	r3, #0
 800fd34:	d00e      	beq.n	800fd54 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d00b      	beq.n	800fd54 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	2201      	movs	r2, #1
 800fd40:	601a      	str	r2, [r3, #0]
 800fd42:	e007      	b.n	800fd54 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800fd44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fd48:	3301      	adds	r3, #1
 800fd4a:	b2db      	uxtb	r3, r3
 800fd4c:	b25a      	sxtb	r2, r3
 800fd4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800fd54:	2301      	movs	r3, #1
 800fd56:	637b      	str	r3, [r7, #52]	@ 0x34
 800fd58:	e001      	b.n	800fd5e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800fd5a:	2300      	movs	r3, #0
 800fd5c:	637b      	str	r3, [r7, #52]	@ 0x34
 800fd5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd60:	613b      	str	r3, [r7, #16]
	__asm volatile
 800fd62:	693b      	ldr	r3, [r7, #16]
 800fd64:	f383 8811 	msr	BASEPRI, r3
}
 800fd68:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800fd6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800fd6c:	4618      	mov	r0, r3
 800fd6e:	3738      	adds	r7, #56	@ 0x38
 800fd70:	46bd      	mov	sp, r7
 800fd72:	bd80      	pop	{r7, pc}

0800fd74 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800fd74:	b580      	push	{r7, lr}
 800fd76:	b086      	sub	sp, #24
 800fd78:	af00      	add	r7, sp, #0
 800fd7a:	60f8      	str	r0, [r7, #12]
 800fd7c:	60b9      	str	r1, [r7, #8]
 800fd7e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800fd80:	2300      	movs	r3, #0
 800fd82:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd88:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fd8e:	2b00      	cmp	r3, #0
 800fd90:	d10d      	bne.n	800fdae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fd92:	68fb      	ldr	r3, [r7, #12]
 800fd94:	681b      	ldr	r3, [r3, #0]
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d14d      	bne.n	800fe36 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800fd9a:	68fb      	ldr	r3, [r7, #12]
 800fd9c:	689b      	ldr	r3, [r3, #8]
 800fd9e:	4618      	mov	r0, r3
 800fda0:	f000 ffdc 	bl	8010d5c <xTaskPriorityDisinherit>
 800fda4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	2200      	movs	r2, #0
 800fdaa:	609a      	str	r2, [r3, #8]
 800fdac:	e043      	b.n	800fe36 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d119      	bne.n	800fde8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fdb4:	68fb      	ldr	r3, [r7, #12]
 800fdb6:	6858      	ldr	r0, [r3, #4]
 800fdb8:	68fb      	ldr	r3, [r7, #12]
 800fdba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fdbc:	461a      	mov	r2, r3
 800fdbe:	68b9      	ldr	r1, [r7, #8]
 800fdc0:	f002 fe4d 	bl	8012a5e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fdc4:	68fb      	ldr	r3, [r7, #12]
 800fdc6:	685a      	ldr	r2, [r3, #4]
 800fdc8:	68fb      	ldr	r3, [r7, #12]
 800fdca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fdcc:	441a      	add	r2, r3
 800fdce:	68fb      	ldr	r3, [r7, #12]
 800fdd0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	685a      	ldr	r2, [r3, #4]
 800fdd6:	68fb      	ldr	r3, [r7, #12]
 800fdd8:	689b      	ldr	r3, [r3, #8]
 800fdda:	429a      	cmp	r2, r3
 800fddc:	d32b      	bcc.n	800fe36 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800fdde:	68fb      	ldr	r3, [r7, #12]
 800fde0:	681a      	ldr	r2, [r3, #0]
 800fde2:	68fb      	ldr	r3, [r7, #12]
 800fde4:	605a      	str	r2, [r3, #4]
 800fde6:	e026      	b.n	800fe36 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800fde8:	68fb      	ldr	r3, [r7, #12]
 800fdea:	68d8      	ldr	r0, [r3, #12]
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fdf0:	461a      	mov	r2, r3
 800fdf2:	68b9      	ldr	r1, [r7, #8]
 800fdf4:	f002 fe33 	bl	8012a5e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800fdf8:	68fb      	ldr	r3, [r7, #12]
 800fdfa:	68da      	ldr	r2, [r3, #12]
 800fdfc:	68fb      	ldr	r3, [r7, #12]
 800fdfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe00:	425b      	negs	r3, r3
 800fe02:	441a      	add	r2, r3
 800fe04:	68fb      	ldr	r3, [r7, #12]
 800fe06:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fe08:	68fb      	ldr	r3, [r7, #12]
 800fe0a:	68da      	ldr	r2, [r3, #12]
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	681b      	ldr	r3, [r3, #0]
 800fe10:	429a      	cmp	r2, r3
 800fe12:	d207      	bcs.n	800fe24 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800fe14:	68fb      	ldr	r3, [r7, #12]
 800fe16:	689a      	ldr	r2, [r3, #8]
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe1c:	425b      	negs	r3, r3
 800fe1e:	441a      	add	r2, r3
 800fe20:	68fb      	ldr	r3, [r7, #12]
 800fe22:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	2b02      	cmp	r3, #2
 800fe28:	d105      	bne.n	800fe36 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fe2a:	693b      	ldr	r3, [r7, #16]
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	d002      	beq.n	800fe36 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800fe30:	693b      	ldr	r3, [r7, #16]
 800fe32:	3b01      	subs	r3, #1
 800fe34:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fe36:	693b      	ldr	r3, [r7, #16]
 800fe38:	1c5a      	adds	r2, r3, #1
 800fe3a:	68fb      	ldr	r3, [r7, #12]
 800fe3c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800fe3e:	697b      	ldr	r3, [r7, #20]
}
 800fe40:	4618      	mov	r0, r3
 800fe42:	3718      	adds	r7, #24
 800fe44:	46bd      	mov	sp, r7
 800fe46:	bd80      	pop	{r7, pc}

0800fe48 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800fe48:	b580      	push	{r7, lr}
 800fe4a:	b082      	sub	sp, #8
 800fe4c:	af00      	add	r7, sp, #0
 800fe4e:	6078      	str	r0, [r7, #4]
 800fe50:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d018      	beq.n	800fe8c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	68da      	ldr	r2, [r3, #12]
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe62:	441a      	add	r2, r3
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	68da      	ldr	r2, [r3, #12]
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	689b      	ldr	r3, [r3, #8]
 800fe70:	429a      	cmp	r2, r3
 800fe72:	d303      	bcc.n	800fe7c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	681a      	ldr	r2, [r3, #0]
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	68d9      	ldr	r1, [r3, #12]
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fe84:	461a      	mov	r2, r3
 800fe86:	6838      	ldr	r0, [r7, #0]
 800fe88:	f002 fde9 	bl	8012a5e <memcpy>
	}
}
 800fe8c:	bf00      	nop
 800fe8e:	3708      	adds	r7, #8
 800fe90:	46bd      	mov	sp, r7
 800fe92:	bd80      	pop	{r7, pc}

0800fe94 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800fe94:	b580      	push	{r7, lr}
 800fe96:	b084      	sub	sp, #16
 800fe98:	af00      	add	r7, sp, #0
 800fe9a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800fe9c:	f001 feb4 	bl	8011c08 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fea6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fea8:	e011      	b.n	800fece <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800feae:	2b00      	cmp	r3, #0
 800feb0:	d012      	beq.n	800fed8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	3324      	adds	r3, #36	@ 0x24
 800feb6:	4618      	mov	r0, r3
 800feb8:	f000 fd5c 	bl	8010974 <xTaskRemoveFromEventList>
 800febc:	4603      	mov	r3, r0
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d001      	beq.n	800fec6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800fec2:	f000 fe35 	bl	8010b30 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800fec6:	7bfb      	ldrb	r3, [r7, #15]
 800fec8:	3b01      	subs	r3, #1
 800feca:	b2db      	uxtb	r3, r3
 800fecc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fece:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	dce9      	bgt.n	800feaa <prvUnlockQueue+0x16>
 800fed6:	e000      	b.n	800feda <prvUnlockQueue+0x46>
					break;
 800fed8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	22ff      	movs	r2, #255	@ 0xff
 800fede:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800fee2:	f001 fec3 	bl	8011c6c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800fee6:	f001 fe8f 	bl	8011c08 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fef0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fef2:	e011      	b.n	800ff18 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	691b      	ldr	r3, [r3, #16]
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d012      	beq.n	800ff22 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	3310      	adds	r3, #16
 800ff00:	4618      	mov	r0, r3
 800ff02:	f000 fd37 	bl	8010974 <xTaskRemoveFromEventList>
 800ff06:	4603      	mov	r3, r0
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d001      	beq.n	800ff10 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ff0c:	f000 fe10 	bl	8010b30 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ff10:	7bbb      	ldrb	r3, [r7, #14]
 800ff12:	3b01      	subs	r3, #1
 800ff14:	b2db      	uxtb	r3, r3
 800ff16:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ff18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	dce9      	bgt.n	800fef4 <prvUnlockQueue+0x60>
 800ff20:	e000      	b.n	800ff24 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ff22:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	22ff      	movs	r2, #255	@ 0xff
 800ff28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800ff2c:	f001 fe9e 	bl	8011c6c <vPortExitCritical>
}
 800ff30:	bf00      	nop
 800ff32:	3710      	adds	r7, #16
 800ff34:	46bd      	mov	sp, r7
 800ff36:	bd80      	pop	{r7, pc}

0800ff38 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ff38:	b580      	push	{r7, lr}
 800ff3a:	b084      	sub	sp, #16
 800ff3c:	af00      	add	r7, sp, #0
 800ff3e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ff40:	f001 fe62 	bl	8011c08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d102      	bne.n	800ff52 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ff4c:	2301      	movs	r3, #1
 800ff4e:	60fb      	str	r3, [r7, #12]
 800ff50:	e001      	b.n	800ff56 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ff52:	2300      	movs	r3, #0
 800ff54:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ff56:	f001 fe89 	bl	8011c6c <vPortExitCritical>

	return xReturn;
 800ff5a:	68fb      	ldr	r3, [r7, #12]
}
 800ff5c:	4618      	mov	r0, r3
 800ff5e:	3710      	adds	r7, #16
 800ff60:	46bd      	mov	sp, r7
 800ff62:	bd80      	pop	{r7, pc}

0800ff64 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ff64:	b580      	push	{r7, lr}
 800ff66:	b084      	sub	sp, #16
 800ff68:	af00      	add	r7, sp, #0
 800ff6a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ff6c:	f001 fe4c 	bl	8011c08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ff78:	429a      	cmp	r2, r3
 800ff7a:	d102      	bne.n	800ff82 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ff7c:	2301      	movs	r3, #1
 800ff7e:	60fb      	str	r3, [r7, #12]
 800ff80:	e001      	b.n	800ff86 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ff82:	2300      	movs	r3, #0
 800ff84:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ff86:	f001 fe71 	bl	8011c6c <vPortExitCritical>

	return xReturn;
 800ff8a:	68fb      	ldr	r3, [r7, #12]
}
 800ff8c:	4618      	mov	r0, r3
 800ff8e:	3710      	adds	r7, #16
 800ff90:	46bd      	mov	sp, r7
 800ff92:	bd80      	pop	{r7, pc}

0800ff94 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ff94:	b480      	push	{r7}
 800ff96:	b085      	sub	sp, #20
 800ff98:	af00      	add	r7, sp, #0
 800ff9a:	6078      	str	r0, [r7, #4]
 800ff9c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ff9e:	2300      	movs	r3, #0
 800ffa0:	60fb      	str	r3, [r7, #12]
 800ffa2:	e014      	b.n	800ffce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ffa4:	4a0f      	ldr	r2, [pc, #60]	@ (800ffe4 <vQueueAddToRegistry+0x50>)
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	d10b      	bne.n	800ffc8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ffb0:	490c      	ldr	r1, [pc, #48]	@ (800ffe4 <vQueueAddToRegistry+0x50>)
 800ffb2:	68fb      	ldr	r3, [r7, #12]
 800ffb4:	683a      	ldr	r2, [r7, #0]
 800ffb6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ffba:	4a0a      	ldr	r2, [pc, #40]	@ (800ffe4 <vQueueAddToRegistry+0x50>)
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	00db      	lsls	r3, r3, #3
 800ffc0:	4413      	add	r3, r2
 800ffc2:	687a      	ldr	r2, [r7, #4]
 800ffc4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ffc6:	e006      	b.n	800ffd6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ffc8:	68fb      	ldr	r3, [r7, #12]
 800ffca:	3301      	adds	r3, #1
 800ffcc:	60fb      	str	r3, [r7, #12]
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	2b07      	cmp	r3, #7
 800ffd2:	d9e7      	bls.n	800ffa4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ffd4:	bf00      	nop
 800ffd6:	bf00      	nop
 800ffd8:	3714      	adds	r7, #20
 800ffda:	46bd      	mov	sp, r7
 800ffdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffe0:	4770      	bx	lr
 800ffe2:	bf00      	nop
 800ffe4:	20001b8c 	.word	0x20001b8c

0800ffe8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ffe8:	b580      	push	{r7, lr}
 800ffea:	b086      	sub	sp, #24
 800ffec:	af00      	add	r7, sp, #0
 800ffee:	60f8      	str	r0, [r7, #12]
 800fff0:	60b9      	str	r1, [r7, #8]
 800fff2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800fff4:	68fb      	ldr	r3, [r7, #12]
 800fff6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800fff8:	f001 fe06 	bl	8011c08 <vPortEnterCritical>
 800fffc:	697b      	ldr	r3, [r7, #20]
 800fffe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010002:	b25b      	sxtb	r3, r3
 8010004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010008:	d103      	bne.n	8010012 <vQueueWaitForMessageRestricted+0x2a>
 801000a:	697b      	ldr	r3, [r7, #20]
 801000c:	2200      	movs	r2, #0
 801000e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010012:	697b      	ldr	r3, [r7, #20]
 8010014:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010018:	b25b      	sxtb	r3, r3
 801001a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801001e:	d103      	bne.n	8010028 <vQueueWaitForMessageRestricted+0x40>
 8010020:	697b      	ldr	r3, [r7, #20]
 8010022:	2200      	movs	r2, #0
 8010024:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010028:	f001 fe20 	bl	8011c6c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 801002c:	697b      	ldr	r3, [r7, #20]
 801002e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010030:	2b00      	cmp	r3, #0
 8010032:	d106      	bne.n	8010042 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8010034:	697b      	ldr	r3, [r7, #20]
 8010036:	3324      	adds	r3, #36	@ 0x24
 8010038:	687a      	ldr	r2, [r7, #4]
 801003a:	68b9      	ldr	r1, [r7, #8]
 801003c:	4618      	mov	r0, r3
 801003e:	f000 fc6d 	bl	801091c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8010042:	6978      	ldr	r0, [r7, #20]
 8010044:	f7ff ff26 	bl	800fe94 <prvUnlockQueue>
	}
 8010048:	bf00      	nop
 801004a:	3718      	adds	r7, #24
 801004c:	46bd      	mov	sp, r7
 801004e:	bd80      	pop	{r7, pc}

08010050 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010050:	b580      	push	{r7, lr}
 8010052:	b08e      	sub	sp, #56	@ 0x38
 8010054:	af04      	add	r7, sp, #16
 8010056:	60f8      	str	r0, [r7, #12]
 8010058:	60b9      	str	r1, [r7, #8]
 801005a:	607a      	str	r2, [r7, #4]
 801005c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801005e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010060:	2b00      	cmp	r3, #0
 8010062:	d10b      	bne.n	801007c <xTaskCreateStatic+0x2c>
	__asm volatile
 8010064:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010068:	f383 8811 	msr	BASEPRI, r3
 801006c:	f3bf 8f6f 	isb	sy
 8010070:	f3bf 8f4f 	dsb	sy
 8010074:	623b      	str	r3, [r7, #32]
}
 8010076:	bf00      	nop
 8010078:	bf00      	nop
 801007a:	e7fd      	b.n	8010078 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801007c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801007e:	2b00      	cmp	r3, #0
 8010080:	d10b      	bne.n	801009a <xTaskCreateStatic+0x4a>
	__asm volatile
 8010082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010086:	f383 8811 	msr	BASEPRI, r3
 801008a:	f3bf 8f6f 	isb	sy
 801008e:	f3bf 8f4f 	dsb	sy
 8010092:	61fb      	str	r3, [r7, #28]
}
 8010094:	bf00      	nop
 8010096:	bf00      	nop
 8010098:	e7fd      	b.n	8010096 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801009a:	23a8      	movs	r3, #168	@ 0xa8
 801009c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801009e:	693b      	ldr	r3, [r7, #16]
 80100a0:	2ba8      	cmp	r3, #168	@ 0xa8
 80100a2:	d00b      	beq.n	80100bc <xTaskCreateStatic+0x6c>
	__asm volatile
 80100a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100a8:	f383 8811 	msr	BASEPRI, r3
 80100ac:	f3bf 8f6f 	isb	sy
 80100b0:	f3bf 8f4f 	dsb	sy
 80100b4:	61bb      	str	r3, [r7, #24]
}
 80100b6:	bf00      	nop
 80100b8:	bf00      	nop
 80100ba:	e7fd      	b.n	80100b8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80100bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80100be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	d01e      	beq.n	8010102 <xTaskCreateStatic+0xb2>
 80100c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d01b      	beq.n	8010102 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80100ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100cc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80100ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80100d2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80100d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100d6:	2202      	movs	r2, #2
 80100d8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80100dc:	2300      	movs	r3, #0
 80100de:	9303      	str	r3, [sp, #12]
 80100e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100e2:	9302      	str	r3, [sp, #8]
 80100e4:	f107 0314 	add.w	r3, r7, #20
 80100e8:	9301      	str	r3, [sp, #4]
 80100ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80100ec:	9300      	str	r3, [sp, #0]
 80100ee:	683b      	ldr	r3, [r7, #0]
 80100f0:	687a      	ldr	r2, [r7, #4]
 80100f2:	68b9      	ldr	r1, [r7, #8]
 80100f4:	68f8      	ldr	r0, [r7, #12]
 80100f6:	f000 f851 	bl	801019c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80100fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80100fc:	f000 f8f6 	bl	80102ec <prvAddNewTaskToReadyList>
 8010100:	e001      	b.n	8010106 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8010102:	2300      	movs	r3, #0
 8010104:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010106:	697b      	ldr	r3, [r7, #20]
	}
 8010108:	4618      	mov	r0, r3
 801010a:	3728      	adds	r7, #40	@ 0x28
 801010c:	46bd      	mov	sp, r7
 801010e:	bd80      	pop	{r7, pc}

08010110 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010110:	b580      	push	{r7, lr}
 8010112:	b08c      	sub	sp, #48	@ 0x30
 8010114:	af04      	add	r7, sp, #16
 8010116:	60f8      	str	r0, [r7, #12]
 8010118:	60b9      	str	r1, [r7, #8]
 801011a:	603b      	str	r3, [r7, #0]
 801011c:	4613      	mov	r3, r2
 801011e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010120:	88fb      	ldrh	r3, [r7, #6]
 8010122:	009b      	lsls	r3, r3, #2
 8010124:	4618      	mov	r0, r3
 8010126:	f001 fe91 	bl	8011e4c <pvPortMalloc>
 801012a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801012c:	697b      	ldr	r3, [r7, #20]
 801012e:	2b00      	cmp	r3, #0
 8010130:	d00e      	beq.n	8010150 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010132:	20a8      	movs	r0, #168	@ 0xa8
 8010134:	f001 fe8a 	bl	8011e4c <pvPortMalloc>
 8010138:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801013a:	69fb      	ldr	r3, [r7, #28]
 801013c:	2b00      	cmp	r3, #0
 801013e:	d003      	beq.n	8010148 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010140:	69fb      	ldr	r3, [r7, #28]
 8010142:	697a      	ldr	r2, [r7, #20]
 8010144:	631a      	str	r2, [r3, #48]	@ 0x30
 8010146:	e005      	b.n	8010154 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010148:	6978      	ldr	r0, [r7, #20]
 801014a:	f001 ff4d 	bl	8011fe8 <vPortFree>
 801014e:	e001      	b.n	8010154 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010150:	2300      	movs	r3, #0
 8010152:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010154:	69fb      	ldr	r3, [r7, #28]
 8010156:	2b00      	cmp	r3, #0
 8010158:	d017      	beq.n	801018a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801015a:	69fb      	ldr	r3, [r7, #28]
 801015c:	2200      	movs	r2, #0
 801015e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010162:	88fa      	ldrh	r2, [r7, #6]
 8010164:	2300      	movs	r3, #0
 8010166:	9303      	str	r3, [sp, #12]
 8010168:	69fb      	ldr	r3, [r7, #28]
 801016a:	9302      	str	r3, [sp, #8]
 801016c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801016e:	9301      	str	r3, [sp, #4]
 8010170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010172:	9300      	str	r3, [sp, #0]
 8010174:	683b      	ldr	r3, [r7, #0]
 8010176:	68b9      	ldr	r1, [r7, #8]
 8010178:	68f8      	ldr	r0, [r7, #12]
 801017a:	f000 f80f 	bl	801019c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801017e:	69f8      	ldr	r0, [r7, #28]
 8010180:	f000 f8b4 	bl	80102ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010184:	2301      	movs	r3, #1
 8010186:	61bb      	str	r3, [r7, #24]
 8010188:	e002      	b.n	8010190 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801018a:	f04f 33ff 	mov.w	r3, #4294967295
 801018e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010190:	69bb      	ldr	r3, [r7, #24]
	}
 8010192:	4618      	mov	r0, r3
 8010194:	3720      	adds	r7, #32
 8010196:	46bd      	mov	sp, r7
 8010198:	bd80      	pop	{r7, pc}
	...

0801019c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801019c:	b580      	push	{r7, lr}
 801019e:	b088      	sub	sp, #32
 80101a0:	af00      	add	r7, sp, #0
 80101a2:	60f8      	str	r0, [r7, #12]
 80101a4:	60b9      	str	r1, [r7, #8]
 80101a6:	607a      	str	r2, [r7, #4]
 80101a8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80101aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101ac:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	009b      	lsls	r3, r3, #2
 80101b2:	461a      	mov	r2, r3
 80101b4:	21a5      	movs	r1, #165	@ 0xa5
 80101b6:	f002 faf3 	bl	80127a0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80101ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80101c4:	3b01      	subs	r3, #1
 80101c6:	009b      	lsls	r3, r3, #2
 80101c8:	4413      	add	r3, r2
 80101ca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80101cc:	69bb      	ldr	r3, [r7, #24]
 80101ce:	f023 0307 	bic.w	r3, r3, #7
 80101d2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80101d4:	69bb      	ldr	r3, [r7, #24]
 80101d6:	f003 0307 	and.w	r3, r3, #7
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d00b      	beq.n	80101f6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80101de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101e2:	f383 8811 	msr	BASEPRI, r3
 80101e6:	f3bf 8f6f 	isb	sy
 80101ea:	f3bf 8f4f 	dsb	sy
 80101ee:	617b      	str	r3, [r7, #20]
}
 80101f0:	bf00      	nop
 80101f2:	bf00      	nop
 80101f4:	e7fd      	b.n	80101f2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80101f6:	68bb      	ldr	r3, [r7, #8]
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d01f      	beq.n	801023c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80101fc:	2300      	movs	r3, #0
 80101fe:	61fb      	str	r3, [r7, #28]
 8010200:	e012      	b.n	8010228 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010202:	68ba      	ldr	r2, [r7, #8]
 8010204:	69fb      	ldr	r3, [r7, #28]
 8010206:	4413      	add	r3, r2
 8010208:	7819      	ldrb	r1, [r3, #0]
 801020a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801020c:	69fb      	ldr	r3, [r7, #28]
 801020e:	4413      	add	r3, r2
 8010210:	3334      	adds	r3, #52	@ 0x34
 8010212:	460a      	mov	r2, r1
 8010214:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010216:	68ba      	ldr	r2, [r7, #8]
 8010218:	69fb      	ldr	r3, [r7, #28]
 801021a:	4413      	add	r3, r2
 801021c:	781b      	ldrb	r3, [r3, #0]
 801021e:	2b00      	cmp	r3, #0
 8010220:	d006      	beq.n	8010230 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010222:	69fb      	ldr	r3, [r7, #28]
 8010224:	3301      	adds	r3, #1
 8010226:	61fb      	str	r3, [r7, #28]
 8010228:	69fb      	ldr	r3, [r7, #28]
 801022a:	2b0f      	cmp	r3, #15
 801022c:	d9e9      	bls.n	8010202 <prvInitialiseNewTask+0x66>
 801022e:	e000      	b.n	8010232 <prvInitialiseNewTask+0x96>
			{
				break;
 8010230:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010234:	2200      	movs	r2, #0
 8010236:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801023a:	e003      	b.n	8010244 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801023c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801023e:	2200      	movs	r2, #0
 8010240:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010246:	2b37      	cmp	r3, #55	@ 0x37
 8010248:	d901      	bls.n	801024e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801024a:	2337      	movs	r3, #55	@ 0x37
 801024c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801024e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010250:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010252:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010256:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010258:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 801025a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801025c:	2200      	movs	r2, #0
 801025e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010262:	3304      	adds	r3, #4
 8010264:	4618      	mov	r0, r3
 8010266:	f7ff f8a7 	bl	800f3b8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801026a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801026c:	3318      	adds	r3, #24
 801026e:	4618      	mov	r0, r3
 8010270:	f7ff f8a2 	bl	800f3b8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010276:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010278:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801027a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801027c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8010280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010282:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010286:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010288:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801028a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801028c:	2200      	movs	r2, #0
 801028e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010294:	2200      	movs	r2, #0
 8010296:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801029a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801029c:	3354      	adds	r3, #84	@ 0x54
 801029e:	224c      	movs	r2, #76	@ 0x4c
 80102a0:	2100      	movs	r1, #0
 80102a2:	4618      	mov	r0, r3
 80102a4:	f002 fa7c 	bl	80127a0 <memset>
 80102a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102aa:	4a0d      	ldr	r2, [pc, #52]	@ (80102e0 <prvInitialiseNewTask+0x144>)
 80102ac:	659a      	str	r2, [r3, #88]	@ 0x58
 80102ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102b0:	4a0c      	ldr	r2, [pc, #48]	@ (80102e4 <prvInitialiseNewTask+0x148>)
 80102b2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80102b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102b6:	4a0c      	ldr	r2, [pc, #48]	@ (80102e8 <prvInitialiseNewTask+0x14c>)
 80102b8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80102ba:	683a      	ldr	r2, [r7, #0]
 80102bc:	68f9      	ldr	r1, [r7, #12]
 80102be:	69b8      	ldr	r0, [r7, #24]
 80102c0:	f001 fb72 	bl	80119a8 <pxPortInitialiseStack>
 80102c4:	4602      	mov	r2, r0
 80102c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102c8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80102ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d002      	beq.n	80102d6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80102d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80102d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80102d6:	bf00      	nop
 80102d8:	3720      	adds	r7, #32
 80102da:	46bd      	mov	sp, r7
 80102dc:	bd80      	pop	{r7, pc}
 80102de:	bf00      	nop
 80102e0:	200060a0 	.word	0x200060a0
 80102e4:	20006108 	.word	0x20006108
 80102e8:	20006170 	.word	0x20006170

080102ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80102ec:	b580      	push	{r7, lr}
 80102ee:	b082      	sub	sp, #8
 80102f0:	af00      	add	r7, sp, #0
 80102f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80102f4:	f001 fc88 	bl	8011c08 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80102f8:	4b2d      	ldr	r3, [pc, #180]	@ (80103b0 <prvAddNewTaskToReadyList+0xc4>)
 80102fa:	681b      	ldr	r3, [r3, #0]
 80102fc:	3301      	adds	r3, #1
 80102fe:	4a2c      	ldr	r2, [pc, #176]	@ (80103b0 <prvAddNewTaskToReadyList+0xc4>)
 8010300:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010302:	4b2c      	ldr	r3, [pc, #176]	@ (80103b4 <prvAddNewTaskToReadyList+0xc8>)
 8010304:	681b      	ldr	r3, [r3, #0]
 8010306:	2b00      	cmp	r3, #0
 8010308:	d109      	bne.n	801031e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801030a:	4a2a      	ldr	r2, [pc, #168]	@ (80103b4 <prvAddNewTaskToReadyList+0xc8>)
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010310:	4b27      	ldr	r3, [pc, #156]	@ (80103b0 <prvAddNewTaskToReadyList+0xc4>)
 8010312:	681b      	ldr	r3, [r3, #0]
 8010314:	2b01      	cmp	r3, #1
 8010316:	d110      	bne.n	801033a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010318:	f000 fc2e 	bl	8010b78 <prvInitialiseTaskLists>
 801031c:	e00d      	b.n	801033a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801031e:	4b26      	ldr	r3, [pc, #152]	@ (80103b8 <prvAddNewTaskToReadyList+0xcc>)
 8010320:	681b      	ldr	r3, [r3, #0]
 8010322:	2b00      	cmp	r3, #0
 8010324:	d109      	bne.n	801033a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010326:	4b23      	ldr	r3, [pc, #140]	@ (80103b4 <prvAddNewTaskToReadyList+0xc8>)
 8010328:	681b      	ldr	r3, [r3, #0]
 801032a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010330:	429a      	cmp	r2, r3
 8010332:	d802      	bhi.n	801033a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010334:	4a1f      	ldr	r2, [pc, #124]	@ (80103b4 <prvAddNewTaskToReadyList+0xc8>)
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801033a:	4b20      	ldr	r3, [pc, #128]	@ (80103bc <prvAddNewTaskToReadyList+0xd0>)
 801033c:	681b      	ldr	r3, [r3, #0]
 801033e:	3301      	adds	r3, #1
 8010340:	4a1e      	ldr	r2, [pc, #120]	@ (80103bc <prvAddNewTaskToReadyList+0xd0>)
 8010342:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8010344:	4b1d      	ldr	r3, [pc, #116]	@ (80103bc <prvAddNewTaskToReadyList+0xd0>)
 8010346:	681a      	ldr	r2, [r3, #0]
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010350:	4b1b      	ldr	r3, [pc, #108]	@ (80103c0 <prvAddNewTaskToReadyList+0xd4>)
 8010352:	681b      	ldr	r3, [r3, #0]
 8010354:	429a      	cmp	r2, r3
 8010356:	d903      	bls.n	8010360 <prvAddNewTaskToReadyList+0x74>
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801035c:	4a18      	ldr	r2, [pc, #96]	@ (80103c0 <prvAddNewTaskToReadyList+0xd4>)
 801035e:	6013      	str	r3, [r2, #0]
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010364:	4613      	mov	r3, r2
 8010366:	009b      	lsls	r3, r3, #2
 8010368:	4413      	add	r3, r2
 801036a:	009b      	lsls	r3, r3, #2
 801036c:	4a15      	ldr	r2, [pc, #84]	@ (80103c4 <prvAddNewTaskToReadyList+0xd8>)
 801036e:	441a      	add	r2, r3
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	3304      	adds	r3, #4
 8010374:	4619      	mov	r1, r3
 8010376:	4610      	mov	r0, r2
 8010378:	f7ff f82b 	bl	800f3d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801037c:	f001 fc76 	bl	8011c6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010380:	4b0d      	ldr	r3, [pc, #52]	@ (80103b8 <prvAddNewTaskToReadyList+0xcc>)
 8010382:	681b      	ldr	r3, [r3, #0]
 8010384:	2b00      	cmp	r3, #0
 8010386:	d00e      	beq.n	80103a6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010388:	4b0a      	ldr	r3, [pc, #40]	@ (80103b4 <prvAddNewTaskToReadyList+0xc8>)
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010392:	429a      	cmp	r2, r3
 8010394:	d207      	bcs.n	80103a6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010396:	4b0c      	ldr	r3, [pc, #48]	@ (80103c8 <prvAddNewTaskToReadyList+0xdc>)
 8010398:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801039c:	601a      	str	r2, [r3, #0]
 801039e:	f3bf 8f4f 	dsb	sy
 80103a2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80103a6:	bf00      	nop
 80103a8:	3708      	adds	r7, #8
 80103aa:	46bd      	mov	sp, r7
 80103ac:	bd80      	pop	{r7, pc}
 80103ae:	bf00      	nop
 80103b0:	200020a0 	.word	0x200020a0
 80103b4:	20001bcc 	.word	0x20001bcc
 80103b8:	200020ac 	.word	0x200020ac
 80103bc:	200020bc 	.word	0x200020bc
 80103c0:	200020a8 	.word	0x200020a8
 80103c4:	20001bd0 	.word	0x20001bd0
 80103c8:	e000ed04 	.word	0xe000ed04

080103cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80103cc:	b580      	push	{r7, lr}
 80103ce:	b084      	sub	sp, #16
 80103d0:	af00      	add	r7, sp, #0
 80103d2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80103d4:	2300      	movs	r3, #0
 80103d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d018      	beq.n	8010410 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80103de:	4b14      	ldr	r3, [pc, #80]	@ (8010430 <vTaskDelay+0x64>)
 80103e0:	681b      	ldr	r3, [r3, #0]
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d00b      	beq.n	80103fe <vTaskDelay+0x32>
	__asm volatile
 80103e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103ea:	f383 8811 	msr	BASEPRI, r3
 80103ee:	f3bf 8f6f 	isb	sy
 80103f2:	f3bf 8f4f 	dsb	sy
 80103f6:	60bb      	str	r3, [r7, #8]
}
 80103f8:	bf00      	nop
 80103fa:	bf00      	nop
 80103fc:	e7fd      	b.n	80103fa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80103fe:	f000 f88b 	bl	8010518 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010402:	2100      	movs	r1, #0
 8010404:	6878      	ldr	r0, [r7, #4]
 8010406:	f000 ff21 	bl	801124c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801040a:	f000 f893 	bl	8010534 <xTaskResumeAll>
 801040e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010410:	68fb      	ldr	r3, [r7, #12]
 8010412:	2b00      	cmp	r3, #0
 8010414:	d107      	bne.n	8010426 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8010416:	4b07      	ldr	r3, [pc, #28]	@ (8010434 <vTaskDelay+0x68>)
 8010418:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801041c:	601a      	str	r2, [r3, #0]
 801041e:	f3bf 8f4f 	dsb	sy
 8010422:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010426:	bf00      	nop
 8010428:	3710      	adds	r7, #16
 801042a:	46bd      	mov	sp, r7
 801042c:	bd80      	pop	{r7, pc}
 801042e:	bf00      	nop
 8010430:	200020c8 	.word	0x200020c8
 8010434:	e000ed04 	.word	0xe000ed04

08010438 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010438:	b580      	push	{r7, lr}
 801043a:	b08a      	sub	sp, #40	@ 0x28
 801043c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801043e:	2300      	movs	r3, #0
 8010440:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010442:	2300      	movs	r3, #0
 8010444:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010446:	463a      	mov	r2, r7
 8010448:	1d39      	adds	r1, r7, #4
 801044a:	f107 0308 	add.w	r3, r7, #8
 801044e:	4618      	mov	r0, r3
 8010450:	f7fe ff5e 	bl	800f310 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010454:	6839      	ldr	r1, [r7, #0]
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	68ba      	ldr	r2, [r7, #8]
 801045a:	9202      	str	r2, [sp, #8]
 801045c:	9301      	str	r3, [sp, #4]
 801045e:	2300      	movs	r3, #0
 8010460:	9300      	str	r3, [sp, #0]
 8010462:	2300      	movs	r3, #0
 8010464:	460a      	mov	r2, r1
 8010466:	4924      	ldr	r1, [pc, #144]	@ (80104f8 <vTaskStartScheduler+0xc0>)
 8010468:	4824      	ldr	r0, [pc, #144]	@ (80104fc <vTaskStartScheduler+0xc4>)
 801046a:	f7ff fdf1 	bl	8010050 <xTaskCreateStatic>
 801046e:	4603      	mov	r3, r0
 8010470:	4a23      	ldr	r2, [pc, #140]	@ (8010500 <vTaskStartScheduler+0xc8>)
 8010472:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010474:	4b22      	ldr	r3, [pc, #136]	@ (8010500 <vTaskStartScheduler+0xc8>)
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	2b00      	cmp	r3, #0
 801047a:	d002      	beq.n	8010482 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801047c:	2301      	movs	r3, #1
 801047e:	617b      	str	r3, [r7, #20]
 8010480:	e001      	b.n	8010486 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010482:	2300      	movs	r3, #0
 8010484:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010486:	697b      	ldr	r3, [r7, #20]
 8010488:	2b01      	cmp	r3, #1
 801048a:	d102      	bne.n	8010492 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 801048c:	f000 ff32 	bl	80112f4 <xTimerCreateTimerTask>
 8010490:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010492:	697b      	ldr	r3, [r7, #20]
 8010494:	2b01      	cmp	r3, #1
 8010496:	d11b      	bne.n	80104d0 <vTaskStartScheduler+0x98>
	__asm volatile
 8010498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801049c:	f383 8811 	msr	BASEPRI, r3
 80104a0:	f3bf 8f6f 	isb	sy
 80104a4:	f3bf 8f4f 	dsb	sy
 80104a8:	613b      	str	r3, [r7, #16]
}
 80104aa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80104ac:	4b15      	ldr	r3, [pc, #84]	@ (8010504 <vTaskStartScheduler+0xcc>)
 80104ae:	681b      	ldr	r3, [r3, #0]
 80104b0:	3354      	adds	r3, #84	@ 0x54
 80104b2:	4a15      	ldr	r2, [pc, #84]	@ (8010508 <vTaskStartScheduler+0xd0>)
 80104b4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80104b6:	4b15      	ldr	r3, [pc, #84]	@ (801050c <vTaskStartScheduler+0xd4>)
 80104b8:	f04f 32ff 	mov.w	r2, #4294967295
 80104bc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80104be:	4b14      	ldr	r3, [pc, #80]	@ (8010510 <vTaskStartScheduler+0xd8>)
 80104c0:	2201      	movs	r2, #1
 80104c2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80104c4:	4b13      	ldr	r3, [pc, #76]	@ (8010514 <vTaskStartScheduler+0xdc>)
 80104c6:	2200      	movs	r2, #0
 80104c8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80104ca:	f001 faf9 	bl	8011ac0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80104ce:	e00f      	b.n	80104f0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80104d0:	697b      	ldr	r3, [r7, #20]
 80104d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104d6:	d10b      	bne.n	80104f0 <vTaskStartScheduler+0xb8>
	__asm volatile
 80104d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104dc:	f383 8811 	msr	BASEPRI, r3
 80104e0:	f3bf 8f6f 	isb	sy
 80104e4:	f3bf 8f4f 	dsb	sy
 80104e8:	60fb      	str	r3, [r7, #12]
}
 80104ea:	bf00      	nop
 80104ec:	bf00      	nop
 80104ee:	e7fd      	b.n	80104ec <vTaskStartScheduler+0xb4>
}
 80104f0:	bf00      	nop
 80104f2:	3718      	adds	r7, #24
 80104f4:	46bd      	mov	sp, r7
 80104f6:	bd80      	pop	{r7, pc}
 80104f8:	0801505c 	.word	0x0801505c
 80104fc:	08010b49 	.word	0x08010b49
 8010500:	200020c4 	.word	0x200020c4
 8010504:	20001bcc 	.word	0x20001bcc
 8010508:	20000078 	.word	0x20000078
 801050c:	200020c0 	.word	0x200020c0
 8010510:	200020ac 	.word	0x200020ac
 8010514:	200020a4 	.word	0x200020a4

08010518 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010518:	b480      	push	{r7}
 801051a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 801051c:	4b04      	ldr	r3, [pc, #16]	@ (8010530 <vTaskSuspendAll+0x18>)
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	3301      	adds	r3, #1
 8010522:	4a03      	ldr	r2, [pc, #12]	@ (8010530 <vTaskSuspendAll+0x18>)
 8010524:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010526:	bf00      	nop
 8010528:	46bd      	mov	sp, r7
 801052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801052e:	4770      	bx	lr
 8010530:	200020c8 	.word	0x200020c8

08010534 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010534:	b580      	push	{r7, lr}
 8010536:	b084      	sub	sp, #16
 8010538:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801053a:	2300      	movs	r3, #0
 801053c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801053e:	2300      	movs	r3, #0
 8010540:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010542:	4b42      	ldr	r3, [pc, #264]	@ (801064c <xTaskResumeAll+0x118>)
 8010544:	681b      	ldr	r3, [r3, #0]
 8010546:	2b00      	cmp	r3, #0
 8010548:	d10b      	bne.n	8010562 <xTaskResumeAll+0x2e>
	__asm volatile
 801054a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801054e:	f383 8811 	msr	BASEPRI, r3
 8010552:	f3bf 8f6f 	isb	sy
 8010556:	f3bf 8f4f 	dsb	sy
 801055a:	603b      	str	r3, [r7, #0]
}
 801055c:	bf00      	nop
 801055e:	bf00      	nop
 8010560:	e7fd      	b.n	801055e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010562:	f001 fb51 	bl	8011c08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010566:	4b39      	ldr	r3, [pc, #228]	@ (801064c <xTaskResumeAll+0x118>)
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	3b01      	subs	r3, #1
 801056c:	4a37      	ldr	r2, [pc, #220]	@ (801064c <xTaskResumeAll+0x118>)
 801056e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010570:	4b36      	ldr	r3, [pc, #216]	@ (801064c <xTaskResumeAll+0x118>)
 8010572:	681b      	ldr	r3, [r3, #0]
 8010574:	2b00      	cmp	r3, #0
 8010576:	d162      	bne.n	801063e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010578:	4b35      	ldr	r3, [pc, #212]	@ (8010650 <xTaskResumeAll+0x11c>)
 801057a:	681b      	ldr	r3, [r3, #0]
 801057c:	2b00      	cmp	r3, #0
 801057e:	d05e      	beq.n	801063e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010580:	e02f      	b.n	80105e2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010582:	4b34      	ldr	r3, [pc, #208]	@ (8010654 <xTaskResumeAll+0x120>)
 8010584:	68db      	ldr	r3, [r3, #12]
 8010586:	68db      	ldr	r3, [r3, #12]
 8010588:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801058a:	68fb      	ldr	r3, [r7, #12]
 801058c:	3318      	adds	r3, #24
 801058e:	4618      	mov	r0, r3
 8010590:	f7fe ff7c 	bl	800f48c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010594:	68fb      	ldr	r3, [r7, #12]
 8010596:	3304      	adds	r3, #4
 8010598:	4618      	mov	r0, r3
 801059a:	f7fe ff77 	bl	800f48c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801059e:	68fb      	ldr	r3, [r7, #12]
 80105a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105a2:	4b2d      	ldr	r3, [pc, #180]	@ (8010658 <xTaskResumeAll+0x124>)
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	429a      	cmp	r2, r3
 80105a8:	d903      	bls.n	80105b2 <xTaskResumeAll+0x7e>
 80105aa:	68fb      	ldr	r3, [r7, #12]
 80105ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105ae:	4a2a      	ldr	r2, [pc, #168]	@ (8010658 <xTaskResumeAll+0x124>)
 80105b0:	6013      	str	r3, [r2, #0]
 80105b2:	68fb      	ldr	r3, [r7, #12]
 80105b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105b6:	4613      	mov	r3, r2
 80105b8:	009b      	lsls	r3, r3, #2
 80105ba:	4413      	add	r3, r2
 80105bc:	009b      	lsls	r3, r3, #2
 80105be:	4a27      	ldr	r2, [pc, #156]	@ (801065c <xTaskResumeAll+0x128>)
 80105c0:	441a      	add	r2, r3
 80105c2:	68fb      	ldr	r3, [r7, #12]
 80105c4:	3304      	adds	r3, #4
 80105c6:	4619      	mov	r1, r3
 80105c8:	4610      	mov	r0, r2
 80105ca:	f7fe ff02 	bl	800f3d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80105ce:	68fb      	ldr	r3, [r7, #12]
 80105d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105d2:	4b23      	ldr	r3, [pc, #140]	@ (8010660 <xTaskResumeAll+0x12c>)
 80105d4:	681b      	ldr	r3, [r3, #0]
 80105d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105d8:	429a      	cmp	r2, r3
 80105da:	d302      	bcc.n	80105e2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80105dc:	4b21      	ldr	r3, [pc, #132]	@ (8010664 <xTaskResumeAll+0x130>)
 80105de:	2201      	movs	r2, #1
 80105e0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80105e2:	4b1c      	ldr	r3, [pc, #112]	@ (8010654 <xTaskResumeAll+0x120>)
 80105e4:	681b      	ldr	r3, [r3, #0]
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d1cb      	bne.n	8010582 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d001      	beq.n	80105f4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80105f0:	f000 fb66 	bl	8010cc0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80105f4:	4b1c      	ldr	r3, [pc, #112]	@ (8010668 <xTaskResumeAll+0x134>)
 80105f6:	681b      	ldr	r3, [r3, #0]
 80105f8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	d010      	beq.n	8010622 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010600:	f000 f846 	bl	8010690 <xTaskIncrementTick>
 8010604:	4603      	mov	r3, r0
 8010606:	2b00      	cmp	r3, #0
 8010608:	d002      	beq.n	8010610 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 801060a:	4b16      	ldr	r3, [pc, #88]	@ (8010664 <xTaskResumeAll+0x130>)
 801060c:	2201      	movs	r2, #1
 801060e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	3b01      	subs	r3, #1
 8010614:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	2b00      	cmp	r3, #0
 801061a:	d1f1      	bne.n	8010600 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 801061c:	4b12      	ldr	r3, [pc, #72]	@ (8010668 <xTaskResumeAll+0x134>)
 801061e:	2200      	movs	r2, #0
 8010620:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010622:	4b10      	ldr	r3, [pc, #64]	@ (8010664 <xTaskResumeAll+0x130>)
 8010624:	681b      	ldr	r3, [r3, #0]
 8010626:	2b00      	cmp	r3, #0
 8010628:	d009      	beq.n	801063e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801062a:	2301      	movs	r3, #1
 801062c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801062e:	4b0f      	ldr	r3, [pc, #60]	@ (801066c <xTaskResumeAll+0x138>)
 8010630:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010634:	601a      	str	r2, [r3, #0]
 8010636:	f3bf 8f4f 	dsb	sy
 801063a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801063e:	f001 fb15 	bl	8011c6c <vPortExitCritical>

	return xAlreadyYielded;
 8010642:	68bb      	ldr	r3, [r7, #8]
}
 8010644:	4618      	mov	r0, r3
 8010646:	3710      	adds	r7, #16
 8010648:	46bd      	mov	sp, r7
 801064a:	bd80      	pop	{r7, pc}
 801064c:	200020c8 	.word	0x200020c8
 8010650:	200020a0 	.word	0x200020a0
 8010654:	20002060 	.word	0x20002060
 8010658:	200020a8 	.word	0x200020a8
 801065c:	20001bd0 	.word	0x20001bd0
 8010660:	20001bcc 	.word	0x20001bcc
 8010664:	200020b4 	.word	0x200020b4
 8010668:	200020b0 	.word	0x200020b0
 801066c:	e000ed04 	.word	0xe000ed04

08010670 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010670:	b480      	push	{r7}
 8010672:	b083      	sub	sp, #12
 8010674:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8010676:	4b05      	ldr	r3, [pc, #20]	@ (801068c <xTaskGetTickCount+0x1c>)
 8010678:	681b      	ldr	r3, [r3, #0]
 801067a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 801067c:	687b      	ldr	r3, [r7, #4]
}
 801067e:	4618      	mov	r0, r3
 8010680:	370c      	adds	r7, #12
 8010682:	46bd      	mov	sp, r7
 8010684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010688:	4770      	bx	lr
 801068a:	bf00      	nop
 801068c:	200020a4 	.word	0x200020a4

08010690 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010690:	b580      	push	{r7, lr}
 8010692:	b086      	sub	sp, #24
 8010694:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010696:	2300      	movs	r3, #0
 8010698:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801069a:	4b4f      	ldr	r3, [pc, #316]	@ (80107d8 <xTaskIncrementTick+0x148>)
 801069c:	681b      	ldr	r3, [r3, #0]
 801069e:	2b00      	cmp	r3, #0
 80106a0:	f040 8090 	bne.w	80107c4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80106a4:	4b4d      	ldr	r3, [pc, #308]	@ (80107dc <xTaskIncrementTick+0x14c>)
 80106a6:	681b      	ldr	r3, [r3, #0]
 80106a8:	3301      	adds	r3, #1
 80106aa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80106ac:	4a4b      	ldr	r2, [pc, #300]	@ (80107dc <xTaskIncrementTick+0x14c>)
 80106ae:	693b      	ldr	r3, [r7, #16]
 80106b0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80106b2:	693b      	ldr	r3, [r7, #16]
 80106b4:	2b00      	cmp	r3, #0
 80106b6:	d121      	bne.n	80106fc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80106b8:	4b49      	ldr	r3, [pc, #292]	@ (80107e0 <xTaskIncrementTick+0x150>)
 80106ba:	681b      	ldr	r3, [r3, #0]
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	2b00      	cmp	r3, #0
 80106c0:	d00b      	beq.n	80106da <xTaskIncrementTick+0x4a>
	__asm volatile
 80106c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106c6:	f383 8811 	msr	BASEPRI, r3
 80106ca:	f3bf 8f6f 	isb	sy
 80106ce:	f3bf 8f4f 	dsb	sy
 80106d2:	603b      	str	r3, [r7, #0]
}
 80106d4:	bf00      	nop
 80106d6:	bf00      	nop
 80106d8:	e7fd      	b.n	80106d6 <xTaskIncrementTick+0x46>
 80106da:	4b41      	ldr	r3, [pc, #260]	@ (80107e0 <xTaskIncrementTick+0x150>)
 80106dc:	681b      	ldr	r3, [r3, #0]
 80106de:	60fb      	str	r3, [r7, #12]
 80106e0:	4b40      	ldr	r3, [pc, #256]	@ (80107e4 <xTaskIncrementTick+0x154>)
 80106e2:	681b      	ldr	r3, [r3, #0]
 80106e4:	4a3e      	ldr	r2, [pc, #248]	@ (80107e0 <xTaskIncrementTick+0x150>)
 80106e6:	6013      	str	r3, [r2, #0]
 80106e8:	4a3e      	ldr	r2, [pc, #248]	@ (80107e4 <xTaskIncrementTick+0x154>)
 80106ea:	68fb      	ldr	r3, [r7, #12]
 80106ec:	6013      	str	r3, [r2, #0]
 80106ee:	4b3e      	ldr	r3, [pc, #248]	@ (80107e8 <xTaskIncrementTick+0x158>)
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	3301      	adds	r3, #1
 80106f4:	4a3c      	ldr	r2, [pc, #240]	@ (80107e8 <xTaskIncrementTick+0x158>)
 80106f6:	6013      	str	r3, [r2, #0]
 80106f8:	f000 fae2 	bl	8010cc0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80106fc:	4b3b      	ldr	r3, [pc, #236]	@ (80107ec <xTaskIncrementTick+0x15c>)
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	693a      	ldr	r2, [r7, #16]
 8010702:	429a      	cmp	r2, r3
 8010704:	d349      	bcc.n	801079a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010706:	4b36      	ldr	r3, [pc, #216]	@ (80107e0 <xTaskIncrementTick+0x150>)
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	2b00      	cmp	r3, #0
 801070e:	d104      	bne.n	801071a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010710:	4b36      	ldr	r3, [pc, #216]	@ (80107ec <xTaskIncrementTick+0x15c>)
 8010712:	f04f 32ff 	mov.w	r2, #4294967295
 8010716:	601a      	str	r2, [r3, #0]
					break;
 8010718:	e03f      	b.n	801079a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801071a:	4b31      	ldr	r3, [pc, #196]	@ (80107e0 <xTaskIncrementTick+0x150>)
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	68db      	ldr	r3, [r3, #12]
 8010720:	68db      	ldr	r3, [r3, #12]
 8010722:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010724:	68bb      	ldr	r3, [r7, #8]
 8010726:	685b      	ldr	r3, [r3, #4]
 8010728:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801072a:	693a      	ldr	r2, [r7, #16]
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	429a      	cmp	r2, r3
 8010730:	d203      	bcs.n	801073a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010732:	4a2e      	ldr	r2, [pc, #184]	@ (80107ec <xTaskIncrementTick+0x15c>)
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010738:	e02f      	b.n	801079a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801073a:	68bb      	ldr	r3, [r7, #8]
 801073c:	3304      	adds	r3, #4
 801073e:	4618      	mov	r0, r3
 8010740:	f7fe fea4 	bl	800f48c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010744:	68bb      	ldr	r3, [r7, #8]
 8010746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010748:	2b00      	cmp	r3, #0
 801074a:	d004      	beq.n	8010756 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801074c:	68bb      	ldr	r3, [r7, #8]
 801074e:	3318      	adds	r3, #24
 8010750:	4618      	mov	r0, r3
 8010752:	f7fe fe9b 	bl	800f48c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010756:	68bb      	ldr	r3, [r7, #8]
 8010758:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801075a:	4b25      	ldr	r3, [pc, #148]	@ (80107f0 <xTaskIncrementTick+0x160>)
 801075c:	681b      	ldr	r3, [r3, #0]
 801075e:	429a      	cmp	r2, r3
 8010760:	d903      	bls.n	801076a <xTaskIncrementTick+0xda>
 8010762:	68bb      	ldr	r3, [r7, #8]
 8010764:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010766:	4a22      	ldr	r2, [pc, #136]	@ (80107f0 <xTaskIncrementTick+0x160>)
 8010768:	6013      	str	r3, [r2, #0]
 801076a:	68bb      	ldr	r3, [r7, #8]
 801076c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801076e:	4613      	mov	r3, r2
 8010770:	009b      	lsls	r3, r3, #2
 8010772:	4413      	add	r3, r2
 8010774:	009b      	lsls	r3, r3, #2
 8010776:	4a1f      	ldr	r2, [pc, #124]	@ (80107f4 <xTaskIncrementTick+0x164>)
 8010778:	441a      	add	r2, r3
 801077a:	68bb      	ldr	r3, [r7, #8]
 801077c:	3304      	adds	r3, #4
 801077e:	4619      	mov	r1, r3
 8010780:	4610      	mov	r0, r2
 8010782:	f7fe fe26 	bl	800f3d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010786:	68bb      	ldr	r3, [r7, #8]
 8010788:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801078a:	4b1b      	ldr	r3, [pc, #108]	@ (80107f8 <xTaskIncrementTick+0x168>)
 801078c:	681b      	ldr	r3, [r3, #0]
 801078e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010790:	429a      	cmp	r2, r3
 8010792:	d3b8      	bcc.n	8010706 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8010794:	2301      	movs	r3, #1
 8010796:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010798:	e7b5      	b.n	8010706 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801079a:	4b17      	ldr	r3, [pc, #92]	@ (80107f8 <xTaskIncrementTick+0x168>)
 801079c:	681b      	ldr	r3, [r3, #0]
 801079e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107a0:	4914      	ldr	r1, [pc, #80]	@ (80107f4 <xTaskIncrementTick+0x164>)
 80107a2:	4613      	mov	r3, r2
 80107a4:	009b      	lsls	r3, r3, #2
 80107a6:	4413      	add	r3, r2
 80107a8:	009b      	lsls	r3, r3, #2
 80107aa:	440b      	add	r3, r1
 80107ac:	681b      	ldr	r3, [r3, #0]
 80107ae:	2b01      	cmp	r3, #1
 80107b0:	d901      	bls.n	80107b6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80107b2:	2301      	movs	r3, #1
 80107b4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80107b6:	4b11      	ldr	r3, [pc, #68]	@ (80107fc <xTaskIncrementTick+0x16c>)
 80107b8:	681b      	ldr	r3, [r3, #0]
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d007      	beq.n	80107ce <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80107be:	2301      	movs	r3, #1
 80107c0:	617b      	str	r3, [r7, #20]
 80107c2:	e004      	b.n	80107ce <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80107c4:	4b0e      	ldr	r3, [pc, #56]	@ (8010800 <xTaskIncrementTick+0x170>)
 80107c6:	681b      	ldr	r3, [r3, #0]
 80107c8:	3301      	adds	r3, #1
 80107ca:	4a0d      	ldr	r2, [pc, #52]	@ (8010800 <xTaskIncrementTick+0x170>)
 80107cc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80107ce:	697b      	ldr	r3, [r7, #20]
}
 80107d0:	4618      	mov	r0, r3
 80107d2:	3718      	adds	r7, #24
 80107d4:	46bd      	mov	sp, r7
 80107d6:	bd80      	pop	{r7, pc}
 80107d8:	200020c8 	.word	0x200020c8
 80107dc:	200020a4 	.word	0x200020a4
 80107e0:	20002058 	.word	0x20002058
 80107e4:	2000205c 	.word	0x2000205c
 80107e8:	200020b8 	.word	0x200020b8
 80107ec:	200020c0 	.word	0x200020c0
 80107f0:	200020a8 	.word	0x200020a8
 80107f4:	20001bd0 	.word	0x20001bd0
 80107f8:	20001bcc 	.word	0x20001bcc
 80107fc:	200020b4 	.word	0x200020b4
 8010800:	200020b0 	.word	0x200020b0

08010804 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010804:	b480      	push	{r7}
 8010806:	b085      	sub	sp, #20
 8010808:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801080a:	4b2b      	ldr	r3, [pc, #172]	@ (80108b8 <vTaskSwitchContext+0xb4>)
 801080c:	681b      	ldr	r3, [r3, #0]
 801080e:	2b00      	cmp	r3, #0
 8010810:	d003      	beq.n	801081a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010812:	4b2a      	ldr	r3, [pc, #168]	@ (80108bc <vTaskSwitchContext+0xb8>)
 8010814:	2201      	movs	r2, #1
 8010816:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010818:	e047      	b.n	80108aa <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 801081a:	4b28      	ldr	r3, [pc, #160]	@ (80108bc <vTaskSwitchContext+0xb8>)
 801081c:	2200      	movs	r2, #0
 801081e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010820:	4b27      	ldr	r3, [pc, #156]	@ (80108c0 <vTaskSwitchContext+0xbc>)
 8010822:	681b      	ldr	r3, [r3, #0]
 8010824:	60fb      	str	r3, [r7, #12]
 8010826:	e011      	b.n	801084c <vTaskSwitchContext+0x48>
 8010828:	68fb      	ldr	r3, [r7, #12]
 801082a:	2b00      	cmp	r3, #0
 801082c:	d10b      	bne.n	8010846 <vTaskSwitchContext+0x42>
	__asm volatile
 801082e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010832:	f383 8811 	msr	BASEPRI, r3
 8010836:	f3bf 8f6f 	isb	sy
 801083a:	f3bf 8f4f 	dsb	sy
 801083e:	607b      	str	r3, [r7, #4]
}
 8010840:	bf00      	nop
 8010842:	bf00      	nop
 8010844:	e7fd      	b.n	8010842 <vTaskSwitchContext+0x3e>
 8010846:	68fb      	ldr	r3, [r7, #12]
 8010848:	3b01      	subs	r3, #1
 801084a:	60fb      	str	r3, [r7, #12]
 801084c:	491d      	ldr	r1, [pc, #116]	@ (80108c4 <vTaskSwitchContext+0xc0>)
 801084e:	68fa      	ldr	r2, [r7, #12]
 8010850:	4613      	mov	r3, r2
 8010852:	009b      	lsls	r3, r3, #2
 8010854:	4413      	add	r3, r2
 8010856:	009b      	lsls	r3, r3, #2
 8010858:	440b      	add	r3, r1
 801085a:	681b      	ldr	r3, [r3, #0]
 801085c:	2b00      	cmp	r3, #0
 801085e:	d0e3      	beq.n	8010828 <vTaskSwitchContext+0x24>
 8010860:	68fa      	ldr	r2, [r7, #12]
 8010862:	4613      	mov	r3, r2
 8010864:	009b      	lsls	r3, r3, #2
 8010866:	4413      	add	r3, r2
 8010868:	009b      	lsls	r3, r3, #2
 801086a:	4a16      	ldr	r2, [pc, #88]	@ (80108c4 <vTaskSwitchContext+0xc0>)
 801086c:	4413      	add	r3, r2
 801086e:	60bb      	str	r3, [r7, #8]
 8010870:	68bb      	ldr	r3, [r7, #8]
 8010872:	685b      	ldr	r3, [r3, #4]
 8010874:	685a      	ldr	r2, [r3, #4]
 8010876:	68bb      	ldr	r3, [r7, #8]
 8010878:	605a      	str	r2, [r3, #4]
 801087a:	68bb      	ldr	r3, [r7, #8]
 801087c:	685a      	ldr	r2, [r3, #4]
 801087e:	68bb      	ldr	r3, [r7, #8]
 8010880:	3308      	adds	r3, #8
 8010882:	429a      	cmp	r2, r3
 8010884:	d104      	bne.n	8010890 <vTaskSwitchContext+0x8c>
 8010886:	68bb      	ldr	r3, [r7, #8]
 8010888:	685b      	ldr	r3, [r3, #4]
 801088a:	685a      	ldr	r2, [r3, #4]
 801088c:	68bb      	ldr	r3, [r7, #8]
 801088e:	605a      	str	r2, [r3, #4]
 8010890:	68bb      	ldr	r3, [r7, #8]
 8010892:	685b      	ldr	r3, [r3, #4]
 8010894:	68db      	ldr	r3, [r3, #12]
 8010896:	4a0c      	ldr	r2, [pc, #48]	@ (80108c8 <vTaskSwitchContext+0xc4>)
 8010898:	6013      	str	r3, [r2, #0]
 801089a:	4a09      	ldr	r2, [pc, #36]	@ (80108c0 <vTaskSwitchContext+0xbc>)
 801089c:	68fb      	ldr	r3, [r7, #12]
 801089e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80108a0:	4b09      	ldr	r3, [pc, #36]	@ (80108c8 <vTaskSwitchContext+0xc4>)
 80108a2:	681b      	ldr	r3, [r3, #0]
 80108a4:	3354      	adds	r3, #84	@ 0x54
 80108a6:	4a09      	ldr	r2, [pc, #36]	@ (80108cc <vTaskSwitchContext+0xc8>)
 80108a8:	6013      	str	r3, [r2, #0]
}
 80108aa:	bf00      	nop
 80108ac:	3714      	adds	r7, #20
 80108ae:	46bd      	mov	sp, r7
 80108b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108b4:	4770      	bx	lr
 80108b6:	bf00      	nop
 80108b8:	200020c8 	.word	0x200020c8
 80108bc:	200020b4 	.word	0x200020b4
 80108c0:	200020a8 	.word	0x200020a8
 80108c4:	20001bd0 	.word	0x20001bd0
 80108c8:	20001bcc 	.word	0x20001bcc
 80108cc:	20000078 	.word	0x20000078

080108d0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80108d0:	b580      	push	{r7, lr}
 80108d2:	b084      	sub	sp, #16
 80108d4:	af00      	add	r7, sp, #0
 80108d6:	6078      	str	r0, [r7, #4]
 80108d8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d10b      	bne.n	80108f8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80108e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80108e4:	f383 8811 	msr	BASEPRI, r3
 80108e8:	f3bf 8f6f 	isb	sy
 80108ec:	f3bf 8f4f 	dsb	sy
 80108f0:	60fb      	str	r3, [r7, #12]
}
 80108f2:	bf00      	nop
 80108f4:	bf00      	nop
 80108f6:	e7fd      	b.n	80108f4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80108f8:	4b07      	ldr	r3, [pc, #28]	@ (8010918 <vTaskPlaceOnEventList+0x48>)
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	3318      	adds	r3, #24
 80108fe:	4619      	mov	r1, r3
 8010900:	6878      	ldr	r0, [r7, #4]
 8010902:	f7fe fd8a 	bl	800f41a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010906:	2101      	movs	r1, #1
 8010908:	6838      	ldr	r0, [r7, #0]
 801090a:	f000 fc9f 	bl	801124c <prvAddCurrentTaskToDelayedList>
}
 801090e:	bf00      	nop
 8010910:	3710      	adds	r7, #16
 8010912:	46bd      	mov	sp, r7
 8010914:	bd80      	pop	{r7, pc}
 8010916:	bf00      	nop
 8010918:	20001bcc 	.word	0x20001bcc

0801091c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801091c:	b580      	push	{r7, lr}
 801091e:	b086      	sub	sp, #24
 8010920:	af00      	add	r7, sp, #0
 8010922:	60f8      	str	r0, [r7, #12]
 8010924:	60b9      	str	r1, [r7, #8]
 8010926:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8010928:	68fb      	ldr	r3, [r7, #12]
 801092a:	2b00      	cmp	r3, #0
 801092c:	d10b      	bne.n	8010946 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 801092e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010932:	f383 8811 	msr	BASEPRI, r3
 8010936:	f3bf 8f6f 	isb	sy
 801093a:	f3bf 8f4f 	dsb	sy
 801093e:	617b      	str	r3, [r7, #20]
}
 8010940:	bf00      	nop
 8010942:	bf00      	nop
 8010944:	e7fd      	b.n	8010942 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010946:	4b0a      	ldr	r3, [pc, #40]	@ (8010970 <vTaskPlaceOnEventListRestricted+0x54>)
 8010948:	681b      	ldr	r3, [r3, #0]
 801094a:	3318      	adds	r3, #24
 801094c:	4619      	mov	r1, r3
 801094e:	68f8      	ldr	r0, [r7, #12]
 8010950:	f7fe fd3f 	bl	800f3d2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	2b00      	cmp	r3, #0
 8010958:	d002      	beq.n	8010960 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 801095a:	f04f 33ff 	mov.w	r3, #4294967295
 801095e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8010960:	6879      	ldr	r1, [r7, #4]
 8010962:	68b8      	ldr	r0, [r7, #8]
 8010964:	f000 fc72 	bl	801124c <prvAddCurrentTaskToDelayedList>
	}
 8010968:	bf00      	nop
 801096a:	3718      	adds	r7, #24
 801096c:	46bd      	mov	sp, r7
 801096e:	bd80      	pop	{r7, pc}
 8010970:	20001bcc 	.word	0x20001bcc

08010974 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010974:	b580      	push	{r7, lr}
 8010976:	b086      	sub	sp, #24
 8010978:	af00      	add	r7, sp, #0
 801097a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	68db      	ldr	r3, [r3, #12]
 8010980:	68db      	ldr	r3, [r3, #12]
 8010982:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010984:	693b      	ldr	r3, [r7, #16]
 8010986:	2b00      	cmp	r3, #0
 8010988:	d10b      	bne.n	80109a2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 801098a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801098e:	f383 8811 	msr	BASEPRI, r3
 8010992:	f3bf 8f6f 	isb	sy
 8010996:	f3bf 8f4f 	dsb	sy
 801099a:	60fb      	str	r3, [r7, #12]
}
 801099c:	bf00      	nop
 801099e:	bf00      	nop
 80109a0:	e7fd      	b.n	801099e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80109a2:	693b      	ldr	r3, [r7, #16]
 80109a4:	3318      	adds	r3, #24
 80109a6:	4618      	mov	r0, r3
 80109a8:	f7fe fd70 	bl	800f48c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80109ac:	4b1d      	ldr	r3, [pc, #116]	@ (8010a24 <xTaskRemoveFromEventList+0xb0>)
 80109ae:	681b      	ldr	r3, [r3, #0]
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d11d      	bne.n	80109f0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80109b4:	693b      	ldr	r3, [r7, #16]
 80109b6:	3304      	adds	r3, #4
 80109b8:	4618      	mov	r0, r3
 80109ba:	f7fe fd67 	bl	800f48c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80109be:	693b      	ldr	r3, [r7, #16]
 80109c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109c2:	4b19      	ldr	r3, [pc, #100]	@ (8010a28 <xTaskRemoveFromEventList+0xb4>)
 80109c4:	681b      	ldr	r3, [r3, #0]
 80109c6:	429a      	cmp	r2, r3
 80109c8:	d903      	bls.n	80109d2 <xTaskRemoveFromEventList+0x5e>
 80109ca:	693b      	ldr	r3, [r7, #16]
 80109cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109ce:	4a16      	ldr	r2, [pc, #88]	@ (8010a28 <xTaskRemoveFromEventList+0xb4>)
 80109d0:	6013      	str	r3, [r2, #0]
 80109d2:	693b      	ldr	r3, [r7, #16]
 80109d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109d6:	4613      	mov	r3, r2
 80109d8:	009b      	lsls	r3, r3, #2
 80109da:	4413      	add	r3, r2
 80109dc:	009b      	lsls	r3, r3, #2
 80109de:	4a13      	ldr	r2, [pc, #76]	@ (8010a2c <xTaskRemoveFromEventList+0xb8>)
 80109e0:	441a      	add	r2, r3
 80109e2:	693b      	ldr	r3, [r7, #16]
 80109e4:	3304      	adds	r3, #4
 80109e6:	4619      	mov	r1, r3
 80109e8:	4610      	mov	r0, r2
 80109ea:	f7fe fcf2 	bl	800f3d2 <vListInsertEnd>
 80109ee:	e005      	b.n	80109fc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80109f0:	693b      	ldr	r3, [r7, #16]
 80109f2:	3318      	adds	r3, #24
 80109f4:	4619      	mov	r1, r3
 80109f6:	480e      	ldr	r0, [pc, #56]	@ (8010a30 <xTaskRemoveFromEventList+0xbc>)
 80109f8:	f7fe fceb 	bl	800f3d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80109fc:	693b      	ldr	r3, [r7, #16]
 80109fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a00:	4b0c      	ldr	r3, [pc, #48]	@ (8010a34 <xTaskRemoveFromEventList+0xc0>)
 8010a02:	681b      	ldr	r3, [r3, #0]
 8010a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a06:	429a      	cmp	r2, r3
 8010a08:	d905      	bls.n	8010a16 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010a0a:	2301      	movs	r3, #1
 8010a0c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8010a38 <xTaskRemoveFromEventList+0xc4>)
 8010a10:	2201      	movs	r2, #1
 8010a12:	601a      	str	r2, [r3, #0]
 8010a14:	e001      	b.n	8010a1a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8010a16:	2300      	movs	r3, #0
 8010a18:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010a1a:	697b      	ldr	r3, [r7, #20]
}
 8010a1c:	4618      	mov	r0, r3
 8010a1e:	3718      	adds	r7, #24
 8010a20:	46bd      	mov	sp, r7
 8010a22:	bd80      	pop	{r7, pc}
 8010a24:	200020c8 	.word	0x200020c8
 8010a28:	200020a8 	.word	0x200020a8
 8010a2c:	20001bd0 	.word	0x20001bd0
 8010a30:	20002060 	.word	0x20002060
 8010a34:	20001bcc 	.word	0x20001bcc
 8010a38:	200020b4 	.word	0x200020b4

08010a3c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010a3c:	b480      	push	{r7}
 8010a3e:	b083      	sub	sp, #12
 8010a40:	af00      	add	r7, sp, #0
 8010a42:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010a44:	4b06      	ldr	r3, [pc, #24]	@ (8010a60 <vTaskInternalSetTimeOutState+0x24>)
 8010a46:	681a      	ldr	r2, [r3, #0]
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010a4c:	4b05      	ldr	r3, [pc, #20]	@ (8010a64 <vTaskInternalSetTimeOutState+0x28>)
 8010a4e:	681a      	ldr	r2, [r3, #0]
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	605a      	str	r2, [r3, #4]
}
 8010a54:	bf00      	nop
 8010a56:	370c      	adds	r7, #12
 8010a58:	46bd      	mov	sp, r7
 8010a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a5e:	4770      	bx	lr
 8010a60:	200020b8 	.word	0x200020b8
 8010a64:	200020a4 	.word	0x200020a4

08010a68 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010a68:	b580      	push	{r7, lr}
 8010a6a:	b088      	sub	sp, #32
 8010a6c:	af00      	add	r7, sp, #0
 8010a6e:	6078      	str	r0, [r7, #4]
 8010a70:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d10b      	bne.n	8010a90 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8010a78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a7c:	f383 8811 	msr	BASEPRI, r3
 8010a80:	f3bf 8f6f 	isb	sy
 8010a84:	f3bf 8f4f 	dsb	sy
 8010a88:	613b      	str	r3, [r7, #16]
}
 8010a8a:	bf00      	nop
 8010a8c:	bf00      	nop
 8010a8e:	e7fd      	b.n	8010a8c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010a90:	683b      	ldr	r3, [r7, #0]
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	d10b      	bne.n	8010aae <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8010a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a9a:	f383 8811 	msr	BASEPRI, r3
 8010a9e:	f3bf 8f6f 	isb	sy
 8010aa2:	f3bf 8f4f 	dsb	sy
 8010aa6:	60fb      	str	r3, [r7, #12]
}
 8010aa8:	bf00      	nop
 8010aaa:	bf00      	nop
 8010aac:	e7fd      	b.n	8010aaa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8010aae:	f001 f8ab 	bl	8011c08 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010ab2:	4b1d      	ldr	r3, [pc, #116]	@ (8010b28 <xTaskCheckForTimeOut+0xc0>)
 8010ab4:	681b      	ldr	r3, [r3, #0]
 8010ab6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	685b      	ldr	r3, [r3, #4]
 8010abc:	69ba      	ldr	r2, [r7, #24]
 8010abe:	1ad3      	subs	r3, r2, r3
 8010ac0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010ac2:	683b      	ldr	r3, [r7, #0]
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010aca:	d102      	bne.n	8010ad2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010acc:	2300      	movs	r3, #0
 8010ace:	61fb      	str	r3, [r7, #28]
 8010ad0:	e023      	b.n	8010b1a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	681a      	ldr	r2, [r3, #0]
 8010ad6:	4b15      	ldr	r3, [pc, #84]	@ (8010b2c <xTaskCheckForTimeOut+0xc4>)
 8010ad8:	681b      	ldr	r3, [r3, #0]
 8010ada:	429a      	cmp	r2, r3
 8010adc:	d007      	beq.n	8010aee <xTaskCheckForTimeOut+0x86>
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	685b      	ldr	r3, [r3, #4]
 8010ae2:	69ba      	ldr	r2, [r7, #24]
 8010ae4:	429a      	cmp	r2, r3
 8010ae6:	d302      	bcc.n	8010aee <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8010ae8:	2301      	movs	r3, #1
 8010aea:	61fb      	str	r3, [r7, #28]
 8010aec:	e015      	b.n	8010b1a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010aee:	683b      	ldr	r3, [r7, #0]
 8010af0:	681b      	ldr	r3, [r3, #0]
 8010af2:	697a      	ldr	r2, [r7, #20]
 8010af4:	429a      	cmp	r2, r3
 8010af6:	d20b      	bcs.n	8010b10 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8010af8:	683b      	ldr	r3, [r7, #0]
 8010afa:	681a      	ldr	r2, [r3, #0]
 8010afc:	697b      	ldr	r3, [r7, #20]
 8010afe:	1ad2      	subs	r2, r2, r3
 8010b00:	683b      	ldr	r3, [r7, #0]
 8010b02:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010b04:	6878      	ldr	r0, [r7, #4]
 8010b06:	f7ff ff99 	bl	8010a3c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8010b0a:	2300      	movs	r3, #0
 8010b0c:	61fb      	str	r3, [r7, #28]
 8010b0e:	e004      	b.n	8010b1a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8010b10:	683b      	ldr	r3, [r7, #0]
 8010b12:	2200      	movs	r2, #0
 8010b14:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010b16:	2301      	movs	r3, #1
 8010b18:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8010b1a:	f001 f8a7 	bl	8011c6c <vPortExitCritical>

	return xReturn;
 8010b1e:	69fb      	ldr	r3, [r7, #28]
}
 8010b20:	4618      	mov	r0, r3
 8010b22:	3720      	adds	r7, #32
 8010b24:	46bd      	mov	sp, r7
 8010b26:	bd80      	pop	{r7, pc}
 8010b28:	200020a4 	.word	0x200020a4
 8010b2c:	200020b8 	.word	0x200020b8

08010b30 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010b30:	b480      	push	{r7}
 8010b32:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010b34:	4b03      	ldr	r3, [pc, #12]	@ (8010b44 <vTaskMissedYield+0x14>)
 8010b36:	2201      	movs	r2, #1
 8010b38:	601a      	str	r2, [r3, #0]
}
 8010b3a:	bf00      	nop
 8010b3c:	46bd      	mov	sp, r7
 8010b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b42:	4770      	bx	lr
 8010b44:	200020b4 	.word	0x200020b4

08010b48 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010b48:	b580      	push	{r7, lr}
 8010b4a:	b082      	sub	sp, #8
 8010b4c:	af00      	add	r7, sp, #0
 8010b4e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010b50:	f000 f852 	bl	8010bf8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010b54:	4b06      	ldr	r3, [pc, #24]	@ (8010b70 <prvIdleTask+0x28>)
 8010b56:	681b      	ldr	r3, [r3, #0]
 8010b58:	2b01      	cmp	r3, #1
 8010b5a:	d9f9      	bls.n	8010b50 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010b5c:	4b05      	ldr	r3, [pc, #20]	@ (8010b74 <prvIdleTask+0x2c>)
 8010b5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010b62:	601a      	str	r2, [r3, #0]
 8010b64:	f3bf 8f4f 	dsb	sy
 8010b68:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010b6c:	e7f0      	b.n	8010b50 <prvIdleTask+0x8>
 8010b6e:	bf00      	nop
 8010b70:	20001bd0 	.word	0x20001bd0
 8010b74:	e000ed04 	.word	0xe000ed04

08010b78 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010b78:	b580      	push	{r7, lr}
 8010b7a:	b082      	sub	sp, #8
 8010b7c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010b7e:	2300      	movs	r3, #0
 8010b80:	607b      	str	r3, [r7, #4]
 8010b82:	e00c      	b.n	8010b9e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010b84:	687a      	ldr	r2, [r7, #4]
 8010b86:	4613      	mov	r3, r2
 8010b88:	009b      	lsls	r3, r3, #2
 8010b8a:	4413      	add	r3, r2
 8010b8c:	009b      	lsls	r3, r3, #2
 8010b8e:	4a12      	ldr	r2, [pc, #72]	@ (8010bd8 <prvInitialiseTaskLists+0x60>)
 8010b90:	4413      	add	r3, r2
 8010b92:	4618      	mov	r0, r3
 8010b94:	f7fe fbf0 	bl	800f378 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	3301      	adds	r3, #1
 8010b9c:	607b      	str	r3, [r7, #4]
 8010b9e:	687b      	ldr	r3, [r7, #4]
 8010ba0:	2b37      	cmp	r3, #55	@ 0x37
 8010ba2:	d9ef      	bls.n	8010b84 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010ba4:	480d      	ldr	r0, [pc, #52]	@ (8010bdc <prvInitialiseTaskLists+0x64>)
 8010ba6:	f7fe fbe7 	bl	800f378 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010baa:	480d      	ldr	r0, [pc, #52]	@ (8010be0 <prvInitialiseTaskLists+0x68>)
 8010bac:	f7fe fbe4 	bl	800f378 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010bb0:	480c      	ldr	r0, [pc, #48]	@ (8010be4 <prvInitialiseTaskLists+0x6c>)
 8010bb2:	f7fe fbe1 	bl	800f378 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010bb6:	480c      	ldr	r0, [pc, #48]	@ (8010be8 <prvInitialiseTaskLists+0x70>)
 8010bb8:	f7fe fbde 	bl	800f378 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010bbc:	480b      	ldr	r0, [pc, #44]	@ (8010bec <prvInitialiseTaskLists+0x74>)
 8010bbe:	f7fe fbdb 	bl	800f378 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010bc2:	4b0b      	ldr	r3, [pc, #44]	@ (8010bf0 <prvInitialiseTaskLists+0x78>)
 8010bc4:	4a05      	ldr	r2, [pc, #20]	@ (8010bdc <prvInitialiseTaskLists+0x64>)
 8010bc6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8010bf4 <prvInitialiseTaskLists+0x7c>)
 8010bca:	4a05      	ldr	r2, [pc, #20]	@ (8010be0 <prvInitialiseTaskLists+0x68>)
 8010bcc:	601a      	str	r2, [r3, #0]
}
 8010bce:	bf00      	nop
 8010bd0:	3708      	adds	r7, #8
 8010bd2:	46bd      	mov	sp, r7
 8010bd4:	bd80      	pop	{r7, pc}
 8010bd6:	bf00      	nop
 8010bd8:	20001bd0 	.word	0x20001bd0
 8010bdc:	20002030 	.word	0x20002030
 8010be0:	20002044 	.word	0x20002044
 8010be4:	20002060 	.word	0x20002060
 8010be8:	20002074 	.word	0x20002074
 8010bec:	2000208c 	.word	0x2000208c
 8010bf0:	20002058 	.word	0x20002058
 8010bf4:	2000205c 	.word	0x2000205c

08010bf8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8010bf8:	b580      	push	{r7, lr}
 8010bfa:	b082      	sub	sp, #8
 8010bfc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010bfe:	e019      	b.n	8010c34 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010c00:	f001 f802 	bl	8011c08 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010c04:	4b10      	ldr	r3, [pc, #64]	@ (8010c48 <prvCheckTasksWaitingTermination+0x50>)
 8010c06:	68db      	ldr	r3, [r3, #12]
 8010c08:	68db      	ldr	r3, [r3, #12]
 8010c0a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010c0c:	687b      	ldr	r3, [r7, #4]
 8010c0e:	3304      	adds	r3, #4
 8010c10:	4618      	mov	r0, r3
 8010c12:	f7fe fc3b 	bl	800f48c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010c16:	4b0d      	ldr	r3, [pc, #52]	@ (8010c4c <prvCheckTasksWaitingTermination+0x54>)
 8010c18:	681b      	ldr	r3, [r3, #0]
 8010c1a:	3b01      	subs	r3, #1
 8010c1c:	4a0b      	ldr	r2, [pc, #44]	@ (8010c4c <prvCheckTasksWaitingTermination+0x54>)
 8010c1e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010c20:	4b0b      	ldr	r3, [pc, #44]	@ (8010c50 <prvCheckTasksWaitingTermination+0x58>)
 8010c22:	681b      	ldr	r3, [r3, #0]
 8010c24:	3b01      	subs	r3, #1
 8010c26:	4a0a      	ldr	r2, [pc, #40]	@ (8010c50 <prvCheckTasksWaitingTermination+0x58>)
 8010c28:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010c2a:	f001 f81f 	bl	8011c6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010c2e:	6878      	ldr	r0, [r7, #4]
 8010c30:	f000 f810 	bl	8010c54 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010c34:	4b06      	ldr	r3, [pc, #24]	@ (8010c50 <prvCheckTasksWaitingTermination+0x58>)
 8010c36:	681b      	ldr	r3, [r3, #0]
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	d1e1      	bne.n	8010c00 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010c3c:	bf00      	nop
 8010c3e:	bf00      	nop
 8010c40:	3708      	adds	r7, #8
 8010c42:	46bd      	mov	sp, r7
 8010c44:	bd80      	pop	{r7, pc}
 8010c46:	bf00      	nop
 8010c48:	20002074 	.word	0x20002074
 8010c4c:	200020a0 	.word	0x200020a0
 8010c50:	20002088 	.word	0x20002088

08010c54 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010c54:	b580      	push	{r7, lr}
 8010c56:	b084      	sub	sp, #16
 8010c58:	af00      	add	r7, sp, #0
 8010c5a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	3354      	adds	r3, #84	@ 0x54
 8010c60:	4618      	mov	r0, r3
 8010c62:	f001 fe3b 	bl	80128dc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	d108      	bne.n	8010c82 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010c74:	4618      	mov	r0, r3
 8010c76:	f001 f9b7 	bl	8011fe8 <vPortFree>
				vPortFree( pxTCB );
 8010c7a:	6878      	ldr	r0, [r7, #4]
 8010c7c:	f001 f9b4 	bl	8011fe8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010c80:	e019      	b.n	8010cb6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010c88:	2b01      	cmp	r3, #1
 8010c8a:	d103      	bne.n	8010c94 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8010c8c:	6878      	ldr	r0, [r7, #4]
 8010c8e:	f001 f9ab 	bl	8011fe8 <vPortFree>
	}
 8010c92:	e010      	b.n	8010cb6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010c9a:	2b02      	cmp	r3, #2
 8010c9c:	d00b      	beq.n	8010cb6 <prvDeleteTCB+0x62>
	__asm volatile
 8010c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ca2:	f383 8811 	msr	BASEPRI, r3
 8010ca6:	f3bf 8f6f 	isb	sy
 8010caa:	f3bf 8f4f 	dsb	sy
 8010cae:	60fb      	str	r3, [r7, #12]
}
 8010cb0:	bf00      	nop
 8010cb2:	bf00      	nop
 8010cb4:	e7fd      	b.n	8010cb2 <prvDeleteTCB+0x5e>
	}
 8010cb6:	bf00      	nop
 8010cb8:	3710      	adds	r7, #16
 8010cba:	46bd      	mov	sp, r7
 8010cbc:	bd80      	pop	{r7, pc}
	...

08010cc0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010cc0:	b480      	push	{r7}
 8010cc2:	b083      	sub	sp, #12
 8010cc4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8010cf8 <prvResetNextTaskUnblockTime+0x38>)
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	681b      	ldr	r3, [r3, #0]
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	d104      	bne.n	8010cda <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8010cfc <prvResetNextTaskUnblockTime+0x3c>)
 8010cd2:	f04f 32ff 	mov.w	r2, #4294967295
 8010cd6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010cd8:	e008      	b.n	8010cec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010cda:	4b07      	ldr	r3, [pc, #28]	@ (8010cf8 <prvResetNextTaskUnblockTime+0x38>)
 8010cdc:	681b      	ldr	r3, [r3, #0]
 8010cde:	68db      	ldr	r3, [r3, #12]
 8010ce0:	68db      	ldr	r3, [r3, #12]
 8010ce2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010ce4:	687b      	ldr	r3, [r7, #4]
 8010ce6:	685b      	ldr	r3, [r3, #4]
 8010ce8:	4a04      	ldr	r2, [pc, #16]	@ (8010cfc <prvResetNextTaskUnblockTime+0x3c>)
 8010cea:	6013      	str	r3, [r2, #0]
}
 8010cec:	bf00      	nop
 8010cee:	370c      	adds	r7, #12
 8010cf0:	46bd      	mov	sp, r7
 8010cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cf6:	4770      	bx	lr
 8010cf8:	20002058 	.word	0x20002058
 8010cfc:	200020c0 	.word	0x200020c0

08010d00 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8010d00:	b480      	push	{r7}
 8010d02:	b083      	sub	sp, #12
 8010d04:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8010d06:	4b05      	ldr	r3, [pc, #20]	@ (8010d1c <xTaskGetCurrentTaskHandle+0x1c>)
 8010d08:	681b      	ldr	r3, [r3, #0]
 8010d0a:	607b      	str	r3, [r7, #4]

		return xReturn;
 8010d0c:	687b      	ldr	r3, [r7, #4]
	}
 8010d0e:	4618      	mov	r0, r3
 8010d10:	370c      	adds	r7, #12
 8010d12:	46bd      	mov	sp, r7
 8010d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d18:	4770      	bx	lr
 8010d1a:	bf00      	nop
 8010d1c:	20001bcc 	.word	0x20001bcc

08010d20 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010d20:	b480      	push	{r7}
 8010d22:	b083      	sub	sp, #12
 8010d24:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8010d26:	4b0b      	ldr	r3, [pc, #44]	@ (8010d54 <xTaskGetSchedulerState+0x34>)
 8010d28:	681b      	ldr	r3, [r3, #0]
 8010d2a:	2b00      	cmp	r3, #0
 8010d2c:	d102      	bne.n	8010d34 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010d2e:	2301      	movs	r3, #1
 8010d30:	607b      	str	r3, [r7, #4]
 8010d32:	e008      	b.n	8010d46 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010d34:	4b08      	ldr	r3, [pc, #32]	@ (8010d58 <xTaskGetSchedulerState+0x38>)
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	d102      	bne.n	8010d42 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010d3c:	2302      	movs	r3, #2
 8010d3e:	607b      	str	r3, [r7, #4]
 8010d40:	e001      	b.n	8010d46 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010d42:	2300      	movs	r3, #0
 8010d44:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010d46:	687b      	ldr	r3, [r7, #4]
	}
 8010d48:	4618      	mov	r0, r3
 8010d4a:	370c      	adds	r7, #12
 8010d4c:	46bd      	mov	sp, r7
 8010d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d52:	4770      	bx	lr
 8010d54:	200020ac 	.word	0x200020ac
 8010d58:	200020c8 	.word	0x200020c8

08010d5c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010d5c:	b580      	push	{r7, lr}
 8010d5e:	b086      	sub	sp, #24
 8010d60:	af00      	add	r7, sp, #0
 8010d62:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010d68:	2300      	movs	r3, #0
 8010d6a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	d058      	beq.n	8010e24 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010d72:	4b2f      	ldr	r3, [pc, #188]	@ (8010e30 <xTaskPriorityDisinherit+0xd4>)
 8010d74:	681b      	ldr	r3, [r3, #0]
 8010d76:	693a      	ldr	r2, [r7, #16]
 8010d78:	429a      	cmp	r2, r3
 8010d7a:	d00b      	beq.n	8010d94 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8010d7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d80:	f383 8811 	msr	BASEPRI, r3
 8010d84:	f3bf 8f6f 	isb	sy
 8010d88:	f3bf 8f4f 	dsb	sy
 8010d8c:	60fb      	str	r3, [r7, #12]
}
 8010d8e:	bf00      	nop
 8010d90:	bf00      	nop
 8010d92:	e7fd      	b.n	8010d90 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010d94:	693b      	ldr	r3, [r7, #16]
 8010d96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d10b      	bne.n	8010db4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8010d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010da0:	f383 8811 	msr	BASEPRI, r3
 8010da4:	f3bf 8f6f 	isb	sy
 8010da8:	f3bf 8f4f 	dsb	sy
 8010dac:	60bb      	str	r3, [r7, #8]
}
 8010dae:	bf00      	nop
 8010db0:	bf00      	nop
 8010db2:	e7fd      	b.n	8010db0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8010db4:	693b      	ldr	r3, [r7, #16]
 8010db6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010db8:	1e5a      	subs	r2, r3, #1
 8010dba:	693b      	ldr	r3, [r7, #16]
 8010dbc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010dbe:	693b      	ldr	r3, [r7, #16]
 8010dc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010dc2:	693b      	ldr	r3, [r7, #16]
 8010dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010dc6:	429a      	cmp	r2, r3
 8010dc8:	d02c      	beq.n	8010e24 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8010dca:	693b      	ldr	r3, [r7, #16]
 8010dcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010dce:	2b00      	cmp	r3, #0
 8010dd0:	d128      	bne.n	8010e24 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010dd2:	693b      	ldr	r3, [r7, #16]
 8010dd4:	3304      	adds	r3, #4
 8010dd6:	4618      	mov	r0, r3
 8010dd8:	f7fe fb58 	bl	800f48c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010ddc:	693b      	ldr	r3, [r7, #16]
 8010dde:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010de0:	693b      	ldr	r3, [r7, #16]
 8010de2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010de4:	693b      	ldr	r3, [r7, #16]
 8010de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010de8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8010dec:	693b      	ldr	r3, [r7, #16]
 8010dee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010df0:	693b      	ldr	r3, [r7, #16]
 8010df2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010df4:	4b0f      	ldr	r3, [pc, #60]	@ (8010e34 <xTaskPriorityDisinherit+0xd8>)
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	429a      	cmp	r2, r3
 8010dfa:	d903      	bls.n	8010e04 <xTaskPriorityDisinherit+0xa8>
 8010dfc:	693b      	ldr	r3, [r7, #16]
 8010dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e00:	4a0c      	ldr	r2, [pc, #48]	@ (8010e34 <xTaskPriorityDisinherit+0xd8>)
 8010e02:	6013      	str	r3, [r2, #0]
 8010e04:	693b      	ldr	r3, [r7, #16]
 8010e06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e08:	4613      	mov	r3, r2
 8010e0a:	009b      	lsls	r3, r3, #2
 8010e0c:	4413      	add	r3, r2
 8010e0e:	009b      	lsls	r3, r3, #2
 8010e10:	4a09      	ldr	r2, [pc, #36]	@ (8010e38 <xTaskPriorityDisinherit+0xdc>)
 8010e12:	441a      	add	r2, r3
 8010e14:	693b      	ldr	r3, [r7, #16]
 8010e16:	3304      	adds	r3, #4
 8010e18:	4619      	mov	r1, r3
 8010e1a:	4610      	mov	r0, r2
 8010e1c:	f7fe fad9 	bl	800f3d2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010e20:	2301      	movs	r3, #1
 8010e22:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010e24:	697b      	ldr	r3, [r7, #20]
	}
 8010e26:	4618      	mov	r0, r3
 8010e28:	3718      	adds	r7, #24
 8010e2a:	46bd      	mov	sp, r7
 8010e2c:	bd80      	pop	{r7, pc}
 8010e2e:	bf00      	nop
 8010e30:	20001bcc 	.word	0x20001bcc
 8010e34:	200020a8 	.word	0x200020a8
 8010e38:	20001bd0 	.word	0x20001bd0

08010e3c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8010e3c:	b580      	push	{r7, lr}
 8010e3e:	b086      	sub	sp, #24
 8010e40:	af00      	add	r7, sp, #0
 8010e42:	60f8      	str	r0, [r7, #12]
 8010e44:	60b9      	str	r1, [r7, #8]
 8010e46:	607a      	str	r2, [r7, #4]
 8010e48:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8010e4a:	f000 fedd 	bl	8011c08 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8010e4e:	4b29      	ldr	r3, [pc, #164]	@ (8010ef4 <xTaskNotifyWait+0xb8>)
 8010e50:	681b      	ldr	r3, [r3, #0]
 8010e52:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8010e56:	b2db      	uxtb	r3, r3
 8010e58:	2b02      	cmp	r3, #2
 8010e5a:	d01c      	beq.n	8010e96 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8010e5c:	4b25      	ldr	r3, [pc, #148]	@ (8010ef4 <xTaskNotifyWait+0xb8>)
 8010e5e:	681b      	ldr	r3, [r3, #0]
 8010e60:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8010e64:	68fa      	ldr	r2, [r7, #12]
 8010e66:	43d2      	mvns	r2, r2
 8010e68:	400a      	ands	r2, r1
 8010e6a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8010e6e:	4b21      	ldr	r3, [pc, #132]	@ (8010ef4 <xTaskNotifyWait+0xb8>)
 8010e70:	681b      	ldr	r3, [r3, #0]
 8010e72:	2201      	movs	r2, #1
 8010e74:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8010e78:	683b      	ldr	r3, [r7, #0]
 8010e7a:	2b00      	cmp	r3, #0
 8010e7c:	d00b      	beq.n	8010e96 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010e7e:	2101      	movs	r1, #1
 8010e80:	6838      	ldr	r0, [r7, #0]
 8010e82:	f000 f9e3 	bl	801124c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8010e86:	4b1c      	ldr	r3, [pc, #112]	@ (8010ef8 <xTaskNotifyWait+0xbc>)
 8010e88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010e8c:	601a      	str	r2, [r3, #0]
 8010e8e:	f3bf 8f4f 	dsb	sy
 8010e92:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8010e96:	f000 fee9 	bl	8011c6c <vPortExitCritical>

		taskENTER_CRITICAL();
 8010e9a:	f000 feb5 	bl	8011c08 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d005      	beq.n	8010eb0 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8010ea4:	4b13      	ldr	r3, [pc, #76]	@ (8010ef4 <xTaskNotifyWait+0xb8>)
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8010eb0:	4b10      	ldr	r3, [pc, #64]	@ (8010ef4 <xTaskNotifyWait+0xb8>)
 8010eb2:	681b      	ldr	r3, [r3, #0]
 8010eb4:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8010eb8:	b2db      	uxtb	r3, r3
 8010eba:	2b02      	cmp	r3, #2
 8010ebc:	d002      	beq.n	8010ec4 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8010ebe:	2300      	movs	r3, #0
 8010ec0:	617b      	str	r3, [r7, #20]
 8010ec2:	e00a      	b.n	8010eda <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8010ec4:	4b0b      	ldr	r3, [pc, #44]	@ (8010ef4 <xTaskNotifyWait+0xb8>)
 8010ec6:	681b      	ldr	r3, [r3, #0]
 8010ec8:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8010ecc:	68ba      	ldr	r2, [r7, #8]
 8010ece:	43d2      	mvns	r2, r2
 8010ed0:	400a      	ands	r2, r1
 8010ed2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8010ed6:	2301      	movs	r3, #1
 8010ed8:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010eda:	4b06      	ldr	r3, [pc, #24]	@ (8010ef4 <xTaskNotifyWait+0xb8>)
 8010edc:	681b      	ldr	r3, [r3, #0]
 8010ede:	2200      	movs	r2, #0
 8010ee0:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8010ee4:	f000 fec2 	bl	8011c6c <vPortExitCritical>

		return xReturn;
 8010ee8:	697b      	ldr	r3, [r7, #20]
	}
 8010eea:	4618      	mov	r0, r3
 8010eec:	3718      	adds	r7, #24
 8010eee:	46bd      	mov	sp, r7
 8010ef0:	bd80      	pop	{r7, pc}
 8010ef2:	bf00      	nop
 8010ef4:	20001bcc 	.word	0x20001bcc
 8010ef8:	e000ed04 	.word	0xe000ed04

08010efc <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8010efc:	b580      	push	{r7, lr}
 8010efe:	b08a      	sub	sp, #40	@ 0x28
 8010f00:	af00      	add	r7, sp, #0
 8010f02:	60f8      	str	r0, [r7, #12]
 8010f04:	60b9      	str	r1, [r7, #8]
 8010f06:	603b      	str	r3, [r7, #0]
 8010f08:	4613      	mov	r3, r2
 8010f0a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8010f0c:	2301      	movs	r3, #1
 8010f0e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8010f10:	68fb      	ldr	r3, [r7, #12]
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d10b      	bne.n	8010f2e <xTaskGenericNotify+0x32>
	__asm volatile
 8010f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f1a:	f383 8811 	msr	BASEPRI, r3
 8010f1e:	f3bf 8f6f 	isb	sy
 8010f22:	f3bf 8f4f 	dsb	sy
 8010f26:	61bb      	str	r3, [r7, #24]
}
 8010f28:	bf00      	nop
 8010f2a:	bf00      	nop
 8010f2c:	e7fd      	b.n	8010f2a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8010f2e:	68fb      	ldr	r3, [r7, #12]
 8010f30:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8010f32:	f000 fe69 	bl	8011c08 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8010f36:	683b      	ldr	r3, [r7, #0]
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d004      	beq.n	8010f46 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8010f3c:	6a3b      	ldr	r3, [r7, #32]
 8010f3e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8010f42:	683b      	ldr	r3, [r7, #0]
 8010f44:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8010f46:	6a3b      	ldr	r3, [r7, #32]
 8010f48:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8010f4c:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010f4e:	6a3b      	ldr	r3, [r7, #32]
 8010f50:	2202      	movs	r2, #2
 8010f52:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8010f56:	79fb      	ldrb	r3, [r7, #7]
 8010f58:	2b04      	cmp	r3, #4
 8010f5a:	d82e      	bhi.n	8010fba <xTaskGenericNotify+0xbe>
 8010f5c:	a201      	add	r2, pc, #4	@ (adr r2, 8010f64 <xTaskGenericNotify+0x68>)
 8010f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f62:	bf00      	nop
 8010f64:	08010fdf 	.word	0x08010fdf
 8010f68:	08010f79 	.word	0x08010f79
 8010f6c:	08010f8b 	.word	0x08010f8b
 8010f70:	08010f9b 	.word	0x08010f9b
 8010f74:	08010fa5 	.word	0x08010fa5
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8010f78:	6a3b      	ldr	r3, [r7, #32]
 8010f7a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8010f7e:	68bb      	ldr	r3, [r7, #8]
 8010f80:	431a      	orrs	r2, r3
 8010f82:	6a3b      	ldr	r3, [r7, #32]
 8010f84:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8010f88:	e02c      	b.n	8010fe4 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8010f8a:	6a3b      	ldr	r3, [r7, #32]
 8010f8c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010f90:	1c5a      	adds	r2, r3, #1
 8010f92:	6a3b      	ldr	r3, [r7, #32]
 8010f94:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8010f98:	e024      	b.n	8010fe4 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8010f9a:	6a3b      	ldr	r3, [r7, #32]
 8010f9c:	68ba      	ldr	r2, [r7, #8]
 8010f9e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8010fa2:	e01f      	b.n	8010fe4 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8010fa4:	7ffb      	ldrb	r3, [r7, #31]
 8010fa6:	2b02      	cmp	r3, #2
 8010fa8:	d004      	beq.n	8010fb4 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8010faa:	6a3b      	ldr	r3, [r7, #32]
 8010fac:	68ba      	ldr	r2, [r7, #8]
 8010fae:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8010fb2:	e017      	b.n	8010fe4 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 8010fb4:	2300      	movs	r3, #0
 8010fb6:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8010fb8:	e014      	b.n	8010fe4 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8010fba:	6a3b      	ldr	r3, [r7, #32]
 8010fbc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010fc4:	d00d      	beq.n	8010fe2 <xTaskGenericNotify+0xe6>
	__asm volatile
 8010fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fca:	f383 8811 	msr	BASEPRI, r3
 8010fce:	f3bf 8f6f 	isb	sy
 8010fd2:	f3bf 8f4f 	dsb	sy
 8010fd6:	617b      	str	r3, [r7, #20]
}
 8010fd8:	bf00      	nop
 8010fda:	bf00      	nop
 8010fdc:	e7fd      	b.n	8010fda <xTaskGenericNotify+0xde>
					break;
 8010fde:	bf00      	nop
 8010fe0:	e000      	b.n	8010fe4 <xTaskGenericNotify+0xe8>

					break;
 8010fe2:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8010fe4:	7ffb      	ldrb	r3, [r7, #31]
 8010fe6:	2b01      	cmp	r3, #1
 8010fe8:	d13b      	bne.n	8011062 <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010fea:	6a3b      	ldr	r3, [r7, #32]
 8010fec:	3304      	adds	r3, #4
 8010fee:	4618      	mov	r0, r3
 8010ff0:	f7fe fa4c 	bl	800f48c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8010ff4:	6a3b      	ldr	r3, [r7, #32]
 8010ff6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010ff8:	4b1d      	ldr	r3, [pc, #116]	@ (8011070 <xTaskGenericNotify+0x174>)
 8010ffa:	681b      	ldr	r3, [r3, #0]
 8010ffc:	429a      	cmp	r2, r3
 8010ffe:	d903      	bls.n	8011008 <xTaskGenericNotify+0x10c>
 8011000:	6a3b      	ldr	r3, [r7, #32]
 8011002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011004:	4a1a      	ldr	r2, [pc, #104]	@ (8011070 <xTaskGenericNotify+0x174>)
 8011006:	6013      	str	r3, [r2, #0]
 8011008:	6a3b      	ldr	r3, [r7, #32]
 801100a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801100c:	4613      	mov	r3, r2
 801100e:	009b      	lsls	r3, r3, #2
 8011010:	4413      	add	r3, r2
 8011012:	009b      	lsls	r3, r3, #2
 8011014:	4a17      	ldr	r2, [pc, #92]	@ (8011074 <xTaskGenericNotify+0x178>)
 8011016:	441a      	add	r2, r3
 8011018:	6a3b      	ldr	r3, [r7, #32]
 801101a:	3304      	adds	r3, #4
 801101c:	4619      	mov	r1, r3
 801101e:	4610      	mov	r0, r2
 8011020:	f7fe f9d7 	bl	800f3d2 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8011024:	6a3b      	ldr	r3, [r7, #32]
 8011026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011028:	2b00      	cmp	r3, #0
 801102a:	d00b      	beq.n	8011044 <xTaskGenericNotify+0x148>
	__asm volatile
 801102c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011030:	f383 8811 	msr	BASEPRI, r3
 8011034:	f3bf 8f6f 	isb	sy
 8011038:	f3bf 8f4f 	dsb	sy
 801103c:	613b      	str	r3, [r7, #16]
}
 801103e:	bf00      	nop
 8011040:	bf00      	nop
 8011042:	e7fd      	b.n	8011040 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011044:	6a3b      	ldr	r3, [r7, #32]
 8011046:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011048:	4b0b      	ldr	r3, [pc, #44]	@ (8011078 <xTaskGenericNotify+0x17c>)
 801104a:	681b      	ldr	r3, [r3, #0]
 801104c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801104e:	429a      	cmp	r2, r3
 8011050:	d907      	bls.n	8011062 <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8011052:	4b0a      	ldr	r3, [pc, #40]	@ (801107c <xTaskGenericNotify+0x180>)
 8011054:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011058:	601a      	str	r2, [r3, #0]
 801105a:	f3bf 8f4f 	dsb	sy
 801105e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8011062:	f000 fe03 	bl	8011c6c <vPortExitCritical>

		return xReturn;
 8011066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8011068:	4618      	mov	r0, r3
 801106a:	3728      	adds	r7, #40	@ 0x28
 801106c:	46bd      	mov	sp, r7
 801106e:	bd80      	pop	{r7, pc}
 8011070:	200020a8 	.word	0x200020a8
 8011074:	20001bd0 	.word	0x20001bd0
 8011078:	20001bcc 	.word	0x20001bcc
 801107c:	e000ed04 	.word	0xe000ed04

08011080 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8011080:	b580      	push	{r7, lr}
 8011082:	b08e      	sub	sp, #56	@ 0x38
 8011084:	af00      	add	r7, sp, #0
 8011086:	60f8      	str	r0, [r7, #12]
 8011088:	60b9      	str	r1, [r7, #8]
 801108a:	603b      	str	r3, [r7, #0]
 801108c:	4613      	mov	r3, r2
 801108e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8011090:	2301      	movs	r3, #1
 8011092:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8011094:	68fb      	ldr	r3, [r7, #12]
 8011096:	2b00      	cmp	r3, #0
 8011098:	d10b      	bne.n	80110b2 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 801109a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801109e:	f383 8811 	msr	BASEPRI, r3
 80110a2:	f3bf 8f6f 	isb	sy
 80110a6:	f3bf 8f4f 	dsb	sy
 80110aa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80110ac:	bf00      	nop
 80110ae:	bf00      	nop
 80110b0:	e7fd      	b.n	80110ae <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80110b2:	f000 fe89 	bl	8011dc8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80110ba:	f3ef 8211 	mrs	r2, BASEPRI
 80110be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110c2:	f383 8811 	msr	BASEPRI, r3
 80110c6:	f3bf 8f6f 	isb	sy
 80110ca:	f3bf 8f4f 	dsb	sy
 80110ce:	623a      	str	r2, [r7, #32]
 80110d0:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80110d2:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80110d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80110d6:	683b      	ldr	r3, [r7, #0]
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d004      	beq.n	80110e6 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80110dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110de:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80110e2:	683b      	ldr	r3, [r7, #0]
 80110e4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80110e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110e8:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80110ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80110f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110f2:	2202      	movs	r2, #2
 80110f4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80110f8:	79fb      	ldrb	r3, [r7, #7]
 80110fa:	2b04      	cmp	r3, #4
 80110fc:	d82e      	bhi.n	801115c <xTaskGenericNotifyFromISR+0xdc>
 80110fe:	a201      	add	r2, pc, #4	@ (adr r2, 8011104 <xTaskGenericNotifyFromISR+0x84>)
 8011100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011104:	08011181 	.word	0x08011181
 8011108:	08011119 	.word	0x08011119
 801110c:	0801112b 	.word	0x0801112b
 8011110:	0801113b 	.word	0x0801113b
 8011114:	08011145 	.word	0x08011145
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8011118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801111a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 801111e:	68bb      	ldr	r3, [r7, #8]
 8011120:	431a      	orrs	r2, r3
 8011122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011124:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8011128:	e02d      	b.n	8011186 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 801112a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801112c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8011130:	1c5a      	adds	r2, r3, #1
 8011132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011134:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8011138:	e025      	b.n	8011186 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 801113a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801113c:	68ba      	ldr	r2, [r7, #8]
 801113e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8011142:	e020      	b.n	8011186 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8011144:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8011148:	2b02      	cmp	r3, #2
 801114a:	d004      	beq.n	8011156 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 801114c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801114e:	68ba      	ldr	r2, [r7, #8]
 8011150:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8011154:	e017      	b.n	8011186 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8011156:	2300      	movs	r3, #0
 8011158:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 801115a:	e014      	b.n	8011186 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 801115c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801115e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8011162:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011166:	d00d      	beq.n	8011184 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8011168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801116c:	f383 8811 	msr	BASEPRI, r3
 8011170:	f3bf 8f6f 	isb	sy
 8011174:	f3bf 8f4f 	dsb	sy
 8011178:	61bb      	str	r3, [r7, #24]
}
 801117a:	bf00      	nop
 801117c:	bf00      	nop
 801117e:	e7fd      	b.n	801117c <xTaskGenericNotifyFromISR+0xfc>
					break;
 8011180:	bf00      	nop
 8011182:	e000      	b.n	8011186 <xTaskGenericNotifyFromISR+0x106>
					break;
 8011184:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8011186:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801118a:	2b01      	cmp	r3, #1
 801118c:	d147      	bne.n	801121e <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801118e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011192:	2b00      	cmp	r3, #0
 8011194:	d00b      	beq.n	80111ae <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8011196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801119a:	f383 8811 	msr	BASEPRI, r3
 801119e:	f3bf 8f6f 	isb	sy
 80111a2:	f3bf 8f4f 	dsb	sy
 80111a6:	617b      	str	r3, [r7, #20]
}
 80111a8:	bf00      	nop
 80111aa:	bf00      	nop
 80111ac:	e7fd      	b.n	80111aa <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80111ae:	4b21      	ldr	r3, [pc, #132]	@ (8011234 <xTaskGenericNotifyFromISR+0x1b4>)
 80111b0:	681b      	ldr	r3, [r3, #0]
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d11d      	bne.n	80111f2 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80111b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111b8:	3304      	adds	r3, #4
 80111ba:	4618      	mov	r0, r3
 80111bc:	f7fe f966 	bl	800f48c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80111c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80111c4:	4b1c      	ldr	r3, [pc, #112]	@ (8011238 <xTaskGenericNotifyFromISR+0x1b8>)
 80111c6:	681b      	ldr	r3, [r3, #0]
 80111c8:	429a      	cmp	r2, r3
 80111ca:	d903      	bls.n	80111d4 <xTaskGenericNotifyFromISR+0x154>
 80111cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80111d0:	4a19      	ldr	r2, [pc, #100]	@ (8011238 <xTaskGenericNotifyFromISR+0x1b8>)
 80111d2:	6013      	str	r3, [r2, #0]
 80111d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80111d8:	4613      	mov	r3, r2
 80111da:	009b      	lsls	r3, r3, #2
 80111dc:	4413      	add	r3, r2
 80111de:	009b      	lsls	r3, r3, #2
 80111e0:	4a16      	ldr	r2, [pc, #88]	@ (801123c <xTaskGenericNotifyFromISR+0x1bc>)
 80111e2:	441a      	add	r2, r3
 80111e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111e6:	3304      	adds	r3, #4
 80111e8:	4619      	mov	r1, r3
 80111ea:	4610      	mov	r0, r2
 80111ec:	f7fe f8f1 	bl	800f3d2 <vListInsertEnd>
 80111f0:	e005      	b.n	80111fe <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80111f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111f4:	3318      	adds	r3, #24
 80111f6:	4619      	mov	r1, r3
 80111f8:	4811      	ldr	r0, [pc, #68]	@ (8011240 <xTaskGenericNotifyFromISR+0x1c0>)
 80111fa:	f7fe f8ea 	bl	800f3d2 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80111fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011202:	4b10      	ldr	r3, [pc, #64]	@ (8011244 <xTaskGenericNotifyFromISR+0x1c4>)
 8011204:	681b      	ldr	r3, [r3, #0]
 8011206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011208:	429a      	cmp	r2, r3
 801120a:	d908      	bls.n	801121e <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 801120c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801120e:	2b00      	cmp	r3, #0
 8011210:	d002      	beq.n	8011218 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8011212:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011214:	2201      	movs	r2, #1
 8011216:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8011218:	4b0b      	ldr	r3, [pc, #44]	@ (8011248 <xTaskGenericNotifyFromISR+0x1c8>)
 801121a:	2201      	movs	r2, #1
 801121c:	601a      	str	r2, [r3, #0]
 801121e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011220:	613b      	str	r3, [r7, #16]
	__asm volatile
 8011222:	693b      	ldr	r3, [r7, #16]
 8011224:	f383 8811 	msr	BASEPRI, r3
}
 8011228:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 801122a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 801122c:	4618      	mov	r0, r3
 801122e:	3738      	adds	r7, #56	@ 0x38
 8011230:	46bd      	mov	sp, r7
 8011232:	bd80      	pop	{r7, pc}
 8011234:	200020c8 	.word	0x200020c8
 8011238:	200020a8 	.word	0x200020a8
 801123c:	20001bd0 	.word	0x20001bd0
 8011240:	20002060 	.word	0x20002060
 8011244:	20001bcc 	.word	0x20001bcc
 8011248:	200020b4 	.word	0x200020b4

0801124c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801124c:	b580      	push	{r7, lr}
 801124e:	b084      	sub	sp, #16
 8011250:	af00      	add	r7, sp, #0
 8011252:	6078      	str	r0, [r7, #4]
 8011254:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011256:	4b21      	ldr	r3, [pc, #132]	@ (80112dc <prvAddCurrentTaskToDelayedList+0x90>)
 8011258:	681b      	ldr	r3, [r3, #0]
 801125a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801125c:	4b20      	ldr	r3, [pc, #128]	@ (80112e0 <prvAddCurrentTaskToDelayedList+0x94>)
 801125e:	681b      	ldr	r3, [r3, #0]
 8011260:	3304      	adds	r3, #4
 8011262:	4618      	mov	r0, r3
 8011264:	f7fe f912 	bl	800f48c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801126e:	d10a      	bne.n	8011286 <prvAddCurrentTaskToDelayedList+0x3a>
 8011270:	683b      	ldr	r3, [r7, #0]
 8011272:	2b00      	cmp	r3, #0
 8011274:	d007      	beq.n	8011286 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011276:	4b1a      	ldr	r3, [pc, #104]	@ (80112e0 <prvAddCurrentTaskToDelayedList+0x94>)
 8011278:	681b      	ldr	r3, [r3, #0]
 801127a:	3304      	adds	r3, #4
 801127c:	4619      	mov	r1, r3
 801127e:	4819      	ldr	r0, [pc, #100]	@ (80112e4 <prvAddCurrentTaskToDelayedList+0x98>)
 8011280:	f7fe f8a7 	bl	800f3d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011284:	e026      	b.n	80112d4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011286:	68fa      	ldr	r2, [r7, #12]
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	4413      	add	r3, r2
 801128c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801128e:	4b14      	ldr	r3, [pc, #80]	@ (80112e0 <prvAddCurrentTaskToDelayedList+0x94>)
 8011290:	681b      	ldr	r3, [r3, #0]
 8011292:	68ba      	ldr	r2, [r7, #8]
 8011294:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011296:	68ba      	ldr	r2, [r7, #8]
 8011298:	68fb      	ldr	r3, [r7, #12]
 801129a:	429a      	cmp	r2, r3
 801129c:	d209      	bcs.n	80112b2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801129e:	4b12      	ldr	r3, [pc, #72]	@ (80112e8 <prvAddCurrentTaskToDelayedList+0x9c>)
 80112a0:	681a      	ldr	r2, [r3, #0]
 80112a2:	4b0f      	ldr	r3, [pc, #60]	@ (80112e0 <prvAddCurrentTaskToDelayedList+0x94>)
 80112a4:	681b      	ldr	r3, [r3, #0]
 80112a6:	3304      	adds	r3, #4
 80112a8:	4619      	mov	r1, r3
 80112aa:	4610      	mov	r0, r2
 80112ac:	f7fe f8b5 	bl	800f41a <vListInsert>
}
 80112b0:	e010      	b.n	80112d4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80112b2:	4b0e      	ldr	r3, [pc, #56]	@ (80112ec <prvAddCurrentTaskToDelayedList+0xa0>)
 80112b4:	681a      	ldr	r2, [r3, #0]
 80112b6:	4b0a      	ldr	r3, [pc, #40]	@ (80112e0 <prvAddCurrentTaskToDelayedList+0x94>)
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	3304      	adds	r3, #4
 80112bc:	4619      	mov	r1, r3
 80112be:	4610      	mov	r0, r2
 80112c0:	f7fe f8ab 	bl	800f41a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80112c4:	4b0a      	ldr	r3, [pc, #40]	@ (80112f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80112c6:	681b      	ldr	r3, [r3, #0]
 80112c8:	68ba      	ldr	r2, [r7, #8]
 80112ca:	429a      	cmp	r2, r3
 80112cc:	d202      	bcs.n	80112d4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80112ce:	4a08      	ldr	r2, [pc, #32]	@ (80112f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80112d0:	68bb      	ldr	r3, [r7, #8]
 80112d2:	6013      	str	r3, [r2, #0]
}
 80112d4:	bf00      	nop
 80112d6:	3710      	adds	r7, #16
 80112d8:	46bd      	mov	sp, r7
 80112da:	bd80      	pop	{r7, pc}
 80112dc:	200020a4 	.word	0x200020a4
 80112e0:	20001bcc 	.word	0x20001bcc
 80112e4:	2000208c 	.word	0x2000208c
 80112e8:	2000205c 	.word	0x2000205c
 80112ec:	20002058 	.word	0x20002058
 80112f0:	200020c0 	.word	0x200020c0

080112f4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80112f4:	b580      	push	{r7, lr}
 80112f6:	b08a      	sub	sp, #40	@ 0x28
 80112f8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80112fa:	2300      	movs	r3, #0
 80112fc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80112fe:	f000 fb13 	bl	8011928 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8011302:	4b1d      	ldr	r3, [pc, #116]	@ (8011378 <xTimerCreateTimerTask+0x84>)
 8011304:	681b      	ldr	r3, [r3, #0]
 8011306:	2b00      	cmp	r3, #0
 8011308:	d021      	beq.n	801134e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801130a:	2300      	movs	r3, #0
 801130c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801130e:	2300      	movs	r3, #0
 8011310:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8011312:	1d3a      	adds	r2, r7, #4
 8011314:	f107 0108 	add.w	r1, r7, #8
 8011318:	f107 030c 	add.w	r3, r7, #12
 801131c:	4618      	mov	r0, r3
 801131e:	f7fe f811 	bl	800f344 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8011322:	6879      	ldr	r1, [r7, #4]
 8011324:	68bb      	ldr	r3, [r7, #8]
 8011326:	68fa      	ldr	r2, [r7, #12]
 8011328:	9202      	str	r2, [sp, #8]
 801132a:	9301      	str	r3, [sp, #4]
 801132c:	2302      	movs	r3, #2
 801132e:	9300      	str	r3, [sp, #0]
 8011330:	2300      	movs	r3, #0
 8011332:	460a      	mov	r2, r1
 8011334:	4911      	ldr	r1, [pc, #68]	@ (801137c <xTimerCreateTimerTask+0x88>)
 8011336:	4812      	ldr	r0, [pc, #72]	@ (8011380 <xTimerCreateTimerTask+0x8c>)
 8011338:	f7fe fe8a 	bl	8010050 <xTaskCreateStatic>
 801133c:	4603      	mov	r3, r0
 801133e:	4a11      	ldr	r2, [pc, #68]	@ (8011384 <xTimerCreateTimerTask+0x90>)
 8011340:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8011342:	4b10      	ldr	r3, [pc, #64]	@ (8011384 <xTimerCreateTimerTask+0x90>)
 8011344:	681b      	ldr	r3, [r3, #0]
 8011346:	2b00      	cmp	r3, #0
 8011348:	d001      	beq.n	801134e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801134a:	2301      	movs	r3, #1
 801134c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801134e:	697b      	ldr	r3, [r7, #20]
 8011350:	2b00      	cmp	r3, #0
 8011352:	d10b      	bne.n	801136c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8011354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011358:	f383 8811 	msr	BASEPRI, r3
 801135c:	f3bf 8f6f 	isb	sy
 8011360:	f3bf 8f4f 	dsb	sy
 8011364:	613b      	str	r3, [r7, #16]
}
 8011366:	bf00      	nop
 8011368:	bf00      	nop
 801136a:	e7fd      	b.n	8011368 <xTimerCreateTimerTask+0x74>
	return xReturn;
 801136c:	697b      	ldr	r3, [r7, #20]
}
 801136e:	4618      	mov	r0, r3
 8011370:	3718      	adds	r7, #24
 8011372:	46bd      	mov	sp, r7
 8011374:	bd80      	pop	{r7, pc}
 8011376:	bf00      	nop
 8011378:	200020fc 	.word	0x200020fc
 801137c:	08015064 	.word	0x08015064
 8011380:	080114c1 	.word	0x080114c1
 8011384:	20002100 	.word	0x20002100

08011388 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8011388:	b580      	push	{r7, lr}
 801138a:	b08a      	sub	sp, #40	@ 0x28
 801138c:	af00      	add	r7, sp, #0
 801138e:	60f8      	str	r0, [r7, #12]
 8011390:	60b9      	str	r1, [r7, #8]
 8011392:	607a      	str	r2, [r7, #4]
 8011394:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8011396:	2300      	movs	r3, #0
 8011398:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801139a:	68fb      	ldr	r3, [r7, #12]
 801139c:	2b00      	cmp	r3, #0
 801139e:	d10b      	bne.n	80113b8 <xTimerGenericCommand+0x30>
	__asm volatile
 80113a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113a4:	f383 8811 	msr	BASEPRI, r3
 80113a8:	f3bf 8f6f 	isb	sy
 80113ac:	f3bf 8f4f 	dsb	sy
 80113b0:	623b      	str	r3, [r7, #32]
}
 80113b2:	bf00      	nop
 80113b4:	bf00      	nop
 80113b6:	e7fd      	b.n	80113b4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80113b8:	4b19      	ldr	r3, [pc, #100]	@ (8011420 <xTimerGenericCommand+0x98>)
 80113ba:	681b      	ldr	r3, [r3, #0]
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d02a      	beq.n	8011416 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80113c0:	68bb      	ldr	r3, [r7, #8]
 80113c2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80113c8:	68fb      	ldr	r3, [r7, #12]
 80113ca:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80113cc:	68bb      	ldr	r3, [r7, #8]
 80113ce:	2b05      	cmp	r3, #5
 80113d0:	dc18      	bgt.n	8011404 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80113d2:	f7ff fca5 	bl	8010d20 <xTaskGetSchedulerState>
 80113d6:	4603      	mov	r3, r0
 80113d8:	2b02      	cmp	r3, #2
 80113da:	d109      	bne.n	80113f0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80113dc:	4b10      	ldr	r3, [pc, #64]	@ (8011420 <xTimerGenericCommand+0x98>)
 80113de:	6818      	ldr	r0, [r3, #0]
 80113e0:	f107 0110 	add.w	r1, r7, #16
 80113e4:	2300      	movs	r3, #0
 80113e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80113e8:	f7fe f9c0 	bl	800f76c <xQueueGenericSend>
 80113ec:	6278      	str	r0, [r7, #36]	@ 0x24
 80113ee:	e012      	b.n	8011416 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80113f0:	4b0b      	ldr	r3, [pc, #44]	@ (8011420 <xTimerGenericCommand+0x98>)
 80113f2:	6818      	ldr	r0, [r3, #0]
 80113f4:	f107 0110 	add.w	r1, r7, #16
 80113f8:	2300      	movs	r3, #0
 80113fa:	2200      	movs	r2, #0
 80113fc:	f7fe f9b6 	bl	800f76c <xQueueGenericSend>
 8011400:	6278      	str	r0, [r7, #36]	@ 0x24
 8011402:	e008      	b.n	8011416 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011404:	4b06      	ldr	r3, [pc, #24]	@ (8011420 <xTimerGenericCommand+0x98>)
 8011406:	6818      	ldr	r0, [r3, #0]
 8011408:	f107 0110 	add.w	r1, r7, #16
 801140c:	2300      	movs	r3, #0
 801140e:	683a      	ldr	r2, [r7, #0]
 8011410:	f7fe faae 	bl	800f970 <xQueueGenericSendFromISR>
 8011414:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8011416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011418:	4618      	mov	r0, r3
 801141a:	3728      	adds	r7, #40	@ 0x28
 801141c:	46bd      	mov	sp, r7
 801141e:	bd80      	pop	{r7, pc}
 8011420:	200020fc 	.word	0x200020fc

08011424 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8011424:	b580      	push	{r7, lr}
 8011426:	b088      	sub	sp, #32
 8011428:	af02      	add	r7, sp, #8
 801142a:	6078      	str	r0, [r7, #4]
 801142c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801142e:	4b23      	ldr	r3, [pc, #140]	@ (80114bc <prvProcessExpiredTimer+0x98>)
 8011430:	681b      	ldr	r3, [r3, #0]
 8011432:	68db      	ldr	r3, [r3, #12]
 8011434:	68db      	ldr	r3, [r3, #12]
 8011436:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011438:	697b      	ldr	r3, [r7, #20]
 801143a:	3304      	adds	r3, #4
 801143c:	4618      	mov	r0, r3
 801143e:	f7fe f825 	bl	800f48c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011442:	697b      	ldr	r3, [r7, #20]
 8011444:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011448:	f003 0304 	and.w	r3, r3, #4
 801144c:	2b00      	cmp	r3, #0
 801144e:	d023      	beq.n	8011498 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8011450:	697b      	ldr	r3, [r7, #20]
 8011452:	699a      	ldr	r2, [r3, #24]
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	18d1      	adds	r1, r2, r3
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	683a      	ldr	r2, [r7, #0]
 801145c:	6978      	ldr	r0, [r7, #20]
 801145e:	f000 f8d5 	bl	801160c <prvInsertTimerInActiveList>
 8011462:	4603      	mov	r3, r0
 8011464:	2b00      	cmp	r3, #0
 8011466:	d020      	beq.n	80114aa <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011468:	2300      	movs	r3, #0
 801146a:	9300      	str	r3, [sp, #0]
 801146c:	2300      	movs	r3, #0
 801146e:	687a      	ldr	r2, [r7, #4]
 8011470:	2100      	movs	r1, #0
 8011472:	6978      	ldr	r0, [r7, #20]
 8011474:	f7ff ff88 	bl	8011388 <xTimerGenericCommand>
 8011478:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801147a:	693b      	ldr	r3, [r7, #16]
 801147c:	2b00      	cmp	r3, #0
 801147e:	d114      	bne.n	80114aa <prvProcessExpiredTimer+0x86>
	__asm volatile
 8011480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011484:	f383 8811 	msr	BASEPRI, r3
 8011488:	f3bf 8f6f 	isb	sy
 801148c:	f3bf 8f4f 	dsb	sy
 8011490:	60fb      	str	r3, [r7, #12]
}
 8011492:	bf00      	nop
 8011494:	bf00      	nop
 8011496:	e7fd      	b.n	8011494 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011498:	697b      	ldr	r3, [r7, #20]
 801149a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801149e:	f023 0301 	bic.w	r3, r3, #1
 80114a2:	b2da      	uxtb	r2, r3
 80114a4:	697b      	ldr	r3, [r7, #20]
 80114a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80114aa:	697b      	ldr	r3, [r7, #20]
 80114ac:	6a1b      	ldr	r3, [r3, #32]
 80114ae:	6978      	ldr	r0, [r7, #20]
 80114b0:	4798      	blx	r3
}
 80114b2:	bf00      	nop
 80114b4:	3718      	adds	r7, #24
 80114b6:	46bd      	mov	sp, r7
 80114b8:	bd80      	pop	{r7, pc}
 80114ba:	bf00      	nop
 80114bc:	200020f4 	.word	0x200020f4

080114c0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80114c0:	b580      	push	{r7, lr}
 80114c2:	b084      	sub	sp, #16
 80114c4:	af00      	add	r7, sp, #0
 80114c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80114c8:	f107 0308 	add.w	r3, r7, #8
 80114cc:	4618      	mov	r0, r3
 80114ce:	f000 f859 	bl	8011584 <prvGetNextExpireTime>
 80114d2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80114d4:	68bb      	ldr	r3, [r7, #8]
 80114d6:	4619      	mov	r1, r3
 80114d8:	68f8      	ldr	r0, [r7, #12]
 80114da:	f000 f805 	bl	80114e8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80114de:	f000 f8d7 	bl	8011690 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80114e2:	bf00      	nop
 80114e4:	e7f0      	b.n	80114c8 <prvTimerTask+0x8>
	...

080114e8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80114e8:	b580      	push	{r7, lr}
 80114ea:	b084      	sub	sp, #16
 80114ec:	af00      	add	r7, sp, #0
 80114ee:	6078      	str	r0, [r7, #4]
 80114f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80114f2:	f7ff f811 	bl	8010518 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80114f6:	f107 0308 	add.w	r3, r7, #8
 80114fa:	4618      	mov	r0, r3
 80114fc:	f000 f866 	bl	80115cc <prvSampleTimeNow>
 8011500:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8011502:	68bb      	ldr	r3, [r7, #8]
 8011504:	2b00      	cmp	r3, #0
 8011506:	d130      	bne.n	801156a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011508:	683b      	ldr	r3, [r7, #0]
 801150a:	2b00      	cmp	r3, #0
 801150c:	d10a      	bne.n	8011524 <prvProcessTimerOrBlockTask+0x3c>
 801150e:	687a      	ldr	r2, [r7, #4]
 8011510:	68fb      	ldr	r3, [r7, #12]
 8011512:	429a      	cmp	r2, r3
 8011514:	d806      	bhi.n	8011524 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8011516:	f7ff f80d 	bl	8010534 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801151a:	68f9      	ldr	r1, [r7, #12]
 801151c:	6878      	ldr	r0, [r7, #4]
 801151e:	f7ff ff81 	bl	8011424 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8011522:	e024      	b.n	801156e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8011524:	683b      	ldr	r3, [r7, #0]
 8011526:	2b00      	cmp	r3, #0
 8011528:	d008      	beq.n	801153c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801152a:	4b13      	ldr	r3, [pc, #76]	@ (8011578 <prvProcessTimerOrBlockTask+0x90>)
 801152c:	681b      	ldr	r3, [r3, #0]
 801152e:	681b      	ldr	r3, [r3, #0]
 8011530:	2b00      	cmp	r3, #0
 8011532:	d101      	bne.n	8011538 <prvProcessTimerOrBlockTask+0x50>
 8011534:	2301      	movs	r3, #1
 8011536:	e000      	b.n	801153a <prvProcessTimerOrBlockTask+0x52>
 8011538:	2300      	movs	r3, #0
 801153a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801153c:	4b0f      	ldr	r3, [pc, #60]	@ (801157c <prvProcessTimerOrBlockTask+0x94>)
 801153e:	6818      	ldr	r0, [r3, #0]
 8011540:	687a      	ldr	r2, [r7, #4]
 8011542:	68fb      	ldr	r3, [r7, #12]
 8011544:	1ad3      	subs	r3, r2, r3
 8011546:	683a      	ldr	r2, [r7, #0]
 8011548:	4619      	mov	r1, r3
 801154a:	f7fe fd4d 	bl	800ffe8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801154e:	f7fe fff1 	bl	8010534 <xTaskResumeAll>
 8011552:	4603      	mov	r3, r0
 8011554:	2b00      	cmp	r3, #0
 8011556:	d10a      	bne.n	801156e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8011558:	4b09      	ldr	r3, [pc, #36]	@ (8011580 <prvProcessTimerOrBlockTask+0x98>)
 801155a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801155e:	601a      	str	r2, [r3, #0]
 8011560:	f3bf 8f4f 	dsb	sy
 8011564:	f3bf 8f6f 	isb	sy
}
 8011568:	e001      	b.n	801156e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801156a:	f7fe ffe3 	bl	8010534 <xTaskResumeAll>
}
 801156e:	bf00      	nop
 8011570:	3710      	adds	r7, #16
 8011572:	46bd      	mov	sp, r7
 8011574:	bd80      	pop	{r7, pc}
 8011576:	bf00      	nop
 8011578:	200020f8 	.word	0x200020f8
 801157c:	200020fc 	.word	0x200020fc
 8011580:	e000ed04 	.word	0xe000ed04

08011584 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8011584:	b480      	push	{r7}
 8011586:	b085      	sub	sp, #20
 8011588:	af00      	add	r7, sp, #0
 801158a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 801158c:	4b0e      	ldr	r3, [pc, #56]	@ (80115c8 <prvGetNextExpireTime+0x44>)
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	681b      	ldr	r3, [r3, #0]
 8011592:	2b00      	cmp	r3, #0
 8011594:	d101      	bne.n	801159a <prvGetNextExpireTime+0x16>
 8011596:	2201      	movs	r2, #1
 8011598:	e000      	b.n	801159c <prvGetNextExpireTime+0x18>
 801159a:	2200      	movs	r2, #0
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	681b      	ldr	r3, [r3, #0]
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d105      	bne.n	80115b4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80115a8:	4b07      	ldr	r3, [pc, #28]	@ (80115c8 <prvGetNextExpireTime+0x44>)
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	68db      	ldr	r3, [r3, #12]
 80115ae:	681b      	ldr	r3, [r3, #0]
 80115b0:	60fb      	str	r3, [r7, #12]
 80115b2:	e001      	b.n	80115b8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80115b4:	2300      	movs	r3, #0
 80115b6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80115b8:	68fb      	ldr	r3, [r7, #12]
}
 80115ba:	4618      	mov	r0, r3
 80115bc:	3714      	adds	r7, #20
 80115be:	46bd      	mov	sp, r7
 80115c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115c4:	4770      	bx	lr
 80115c6:	bf00      	nop
 80115c8:	200020f4 	.word	0x200020f4

080115cc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80115cc:	b580      	push	{r7, lr}
 80115ce:	b084      	sub	sp, #16
 80115d0:	af00      	add	r7, sp, #0
 80115d2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80115d4:	f7ff f84c 	bl	8010670 <xTaskGetTickCount>
 80115d8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80115da:	4b0b      	ldr	r3, [pc, #44]	@ (8011608 <prvSampleTimeNow+0x3c>)
 80115dc:	681b      	ldr	r3, [r3, #0]
 80115de:	68fa      	ldr	r2, [r7, #12]
 80115e0:	429a      	cmp	r2, r3
 80115e2:	d205      	bcs.n	80115f0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80115e4:	f000 f93a 	bl	801185c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	2201      	movs	r2, #1
 80115ec:	601a      	str	r2, [r3, #0]
 80115ee:	e002      	b.n	80115f6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	2200      	movs	r2, #0
 80115f4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80115f6:	4a04      	ldr	r2, [pc, #16]	@ (8011608 <prvSampleTimeNow+0x3c>)
 80115f8:	68fb      	ldr	r3, [r7, #12]
 80115fa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80115fc:	68fb      	ldr	r3, [r7, #12]
}
 80115fe:	4618      	mov	r0, r3
 8011600:	3710      	adds	r7, #16
 8011602:	46bd      	mov	sp, r7
 8011604:	bd80      	pop	{r7, pc}
 8011606:	bf00      	nop
 8011608:	20002104 	.word	0x20002104

0801160c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801160c:	b580      	push	{r7, lr}
 801160e:	b086      	sub	sp, #24
 8011610:	af00      	add	r7, sp, #0
 8011612:	60f8      	str	r0, [r7, #12]
 8011614:	60b9      	str	r1, [r7, #8]
 8011616:	607a      	str	r2, [r7, #4]
 8011618:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801161a:	2300      	movs	r3, #0
 801161c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801161e:	68fb      	ldr	r3, [r7, #12]
 8011620:	68ba      	ldr	r2, [r7, #8]
 8011622:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011624:	68fb      	ldr	r3, [r7, #12]
 8011626:	68fa      	ldr	r2, [r7, #12]
 8011628:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801162a:	68ba      	ldr	r2, [r7, #8]
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	429a      	cmp	r2, r3
 8011630:	d812      	bhi.n	8011658 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011632:	687a      	ldr	r2, [r7, #4]
 8011634:	683b      	ldr	r3, [r7, #0]
 8011636:	1ad2      	subs	r2, r2, r3
 8011638:	68fb      	ldr	r3, [r7, #12]
 801163a:	699b      	ldr	r3, [r3, #24]
 801163c:	429a      	cmp	r2, r3
 801163e:	d302      	bcc.n	8011646 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8011640:	2301      	movs	r3, #1
 8011642:	617b      	str	r3, [r7, #20]
 8011644:	e01b      	b.n	801167e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8011646:	4b10      	ldr	r3, [pc, #64]	@ (8011688 <prvInsertTimerInActiveList+0x7c>)
 8011648:	681a      	ldr	r2, [r3, #0]
 801164a:	68fb      	ldr	r3, [r7, #12]
 801164c:	3304      	adds	r3, #4
 801164e:	4619      	mov	r1, r3
 8011650:	4610      	mov	r0, r2
 8011652:	f7fd fee2 	bl	800f41a <vListInsert>
 8011656:	e012      	b.n	801167e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8011658:	687a      	ldr	r2, [r7, #4]
 801165a:	683b      	ldr	r3, [r7, #0]
 801165c:	429a      	cmp	r2, r3
 801165e:	d206      	bcs.n	801166e <prvInsertTimerInActiveList+0x62>
 8011660:	68ba      	ldr	r2, [r7, #8]
 8011662:	683b      	ldr	r3, [r7, #0]
 8011664:	429a      	cmp	r2, r3
 8011666:	d302      	bcc.n	801166e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8011668:	2301      	movs	r3, #1
 801166a:	617b      	str	r3, [r7, #20]
 801166c:	e007      	b.n	801167e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801166e:	4b07      	ldr	r3, [pc, #28]	@ (801168c <prvInsertTimerInActiveList+0x80>)
 8011670:	681a      	ldr	r2, [r3, #0]
 8011672:	68fb      	ldr	r3, [r7, #12]
 8011674:	3304      	adds	r3, #4
 8011676:	4619      	mov	r1, r3
 8011678:	4610      	mov	r0, r2
 801167a:	f7fd fece 	bl	800f41a <vListInsert>
		}
	}

	return xProcessTimerNow;
 801167e:	697b      	ldr	r3, [r7, #20]
}
 8011680:	4618      	mov	r0, r3
 8011682:	3718      	adds	r7, #24
 8011684:	46bd      	mov	sp, r7
 8011686:	bd80      	pop	{r7, pc}
 8011688:	200020f8 	.word	0x200020f8
 801168c:	200020f4 	.word	0x200020f4

08011690 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8011690:	b580      	push	{r7, lr}
 8011692:	b08e      	sub	sp, #56	@ 0x38
 8011694:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011696:	e0ce      	b.n	8011836 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	2b00      	cmp	r3, #0
 801169c:	da19      	bge.n	80116d2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801169e:	1d3b      	adds	r3, r7, #4
 80116a0:	3304      	adds	r3, #4
 80116a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80116a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116a6:	2b00      	cmp	r3, #0
 80116a8:	d10b      	bne.n	80116c2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80116aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116ae:	f383 8811 	msr	BASEPRI, r3
 80116b2:	f3bf 8f6f 	isb	sy
 80116b6:	f3bf 8f4f 	dsb	sy
 80116ba:	61fb      	str	r3, [r7, #28]
}
 80116bc:	bf00      	nop
 80116be:	bf00      	nop
 80116c0:	e7fd      	b.n	80116be <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80116c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80116c8:	6850      	ldr	r0, [r2, #4]
 80116ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80116cc:	6892      	ldr	r2, [r2, #8]
 80116ce:	4611      	mov	r1, r2
 80116d0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	2b00      	cmp	r3, #0
 80116d6:	f2c0 80ae 	blt.w	8011836 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80116da:	68fb      	ldr	r3, [r7, #12]
 80116dc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80116de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116e0:	695b      	ldr	r3, [r3, #20]
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	d004      	beq.n	80116f0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80116e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80116e8:	3304      	adds	r3, #4
 80116ea:	4618      	mov	r0, r3
 80116ec:	f7fd fece 	bl	800f48c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80116f0:	463b      	mov	r3, r7
 80116f2:	4618      	mov	r0, r3
 80116f4:	f7ff ff6a 	bl	80115cc <prvSampleTimeNow>
 80116f8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	2b09      	cmp	r3, #9
 80116fe:	f200 8097 	bhi.w	8011830 <prvProcessReceivedCommands+0x1a0>
 8011702:	a201      	add	r2, pc, #4	@ (adr r2, 8011708 <prvProcessReceivedCommands+0x78>)
 8011704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011708:	08011731 	.word	0x08011731
 801170c:	08011731 	.word	0x08011731
 8011710:	08011731 	.word	0x08011731
 8011714:	080117a7 	.word	0x080117a7
 8011718:	080117bb 	.word	0x080117bb
 801171c:	08011807 	.word	0x08011807
 8011720:	08011731 	.word	0x08011731
 8011724:	08011731 	.word	0x08011731
 8011728:	080117a7 	.word	0x080117a7
 801172c:	080117bb 	.word	0x080117bb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011732:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011736:	f043 0301 	orr.w	r3, r3, #1
 801173a:	b2da      	uxtb	r2, r3
 801173c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801173e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8011742:	68ba      	ldr	r2, [r7, #8]
 8011744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011746:	699b      	ldr	r3, [r3, #24]
 8011748:	18d1      	adds	r1, r2, r3
 801174a:	68bb      	ldr	r3, [r7, #8]
 801174c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801174e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011750:	f7ff ff5c 	bl	801160c <prvInsertTimerInActiveList>
 8011754:	4603      	mov	r3, r0
 8011756:	2b00      	cmp	r3, #0
 8011758:	d06c      	beq.n	8011834 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801175a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801175c:	6a1b      	ldr	r3, [r3, #32]
 801175e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011760:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011764:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011768:	f003 0304 	and.w	r3, r3, #4
 801176c:	2b00      	cmp	r3, #0
 801176e:	d061      	beq.n	8011834 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8011770:	68ba      	ldr	r2, [r7, #8]
 8011772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011774:	699b      	ldr	r3, [r3, #24]
 8011776:	441a      	add	r2, r3
 8011778:	2300      	movs	r3, #0
 801177a:	9300      	str	r3, [sp, #0]
 801177c:	2300      	movs	r3, #0
 801177e:	2100      	movs	r1, #0
 8011780:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011782:	f7ff fe01 	bl	8011388 <xTimerGenericCommand>
 8011786:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8011788:	6a3b      	ldr	r3, [r7, #32]
 801178a:	2b00      	cmp	r3, #0
 801178c:	d152      	bne.n	8011834 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 801178e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011792:	f383 8811 	msr	BASEPRI, r3
 8011796:	f3bf 8f6f 	isb	sy
 801179a:	f3bf 8f4f 	dsb	sy
 801179e:	61bb      	str	r3, [r7, #24]
}
 80117a0:	bf00      	nop
 80117a2:	bf00      	nop
 80117a4:	e7fd      	b.n	80117a2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80117a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80117ac:	f023 0301 	bic.w	r3, r3, #1
 80117b0:	b2da      	uxtb	r2, r3
 80117b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117b4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80117b8:	e03d      	b.n	8011836 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80117ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80117c0:	f043 0301 	orr.w	r3, r3, #1
 80117c4:	b2da      	uxtb	r2, r3
 80117c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117c8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80117cc:	68ba      	ldr	r2, [r7, #8]
 80117ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117d0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80117d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117d4:	699b      	ldr	r3, [r3, #24]
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	d10b      	bne.n	80117f2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80117da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117de:	f383 8811 	msr	BASEPRI, r3
 80117e2:	f3bf 8f6f 	isb	sy
 80117e6:	f3bf 8f4f 	dsb	sy
 80117ea:	617b      	str	r3, [r7, #20]
}
 80117ec:	bf00      	nop
 80117ee:	bf00      	nop
 80117f0:	e7fd      	b.n	80117ee <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80117f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117f4:	699a      	ldr	r2, [r3, #24]
 80117f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117f8:	18d1      	adds	r1, r2, r3
 80117fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80117fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011800:	f7ff ff04 	bl	801160c <prvInsertTimerInActiveList>
					break;
 8011804:	e017      	b.n	8011836 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8011806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011808:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801180c:	f003 0302 	and.w	r3, r3, #2
 8011810:	2b00      	cmp	r3, #0
 8011812:	d103      	bne.n	801181c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8011814:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011816:	f000 fbe7 	bl	8011fe8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801181a:	e00c      	b.n	8011836 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801181c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801181e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011822:	f023 0301 	bic.w	r3, r3, #1
 8011826:	b2da      	uxtb	r2, r3
 8011828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801182a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801182e:	e002      	b.n	8011836 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8011830:	bf00      	nop
 8011832:	e000      	b.n	8011836 <prvProcessReceivedCommands+0x1a6>
					break;
 8011834:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011836:	4b08      	ldr	r3, [pc, #32]	@ (8011858 <prvProcessReceivedCommands+0x1c8>)
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	1d39      	adds	r1, r7, #4
 801183c:	2200      	movs	r2, #0
 801183e:	4618      	mov	r0, r3
 8011840:	f7fe f934 	bl	800faac <xQueueReceive>
 8011844:	4603      	mov	r3, r0
 8011846:	2b00      	cmp	r3, #0
 8011848:	f47f af26 	bne.w	8011698 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 801184c:	bf00      	nop
 801184e:	bf00      	nop
 8011850:	3730      	adds	r7, #48	@ 0x30
 8011852:	46bd      	mov	sp, r7
 8011854:	bd80      	pop	{r7, pc}
 8011856:	bf00      	nop
 8011858:	200020fc 	.word	0x200020fc

0801185c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 801185c:	b580      	push	{r7, lr}
 801185e:	b088      	sub	sp, #32
 8011860:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011862:	e049      	b.n	80118f8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011864:	4b2e      	ldr	r3, [pc, #184]	@ (8011920 <prvSwitchTimerLists+0xc4>)
 8011866:	681b      	ldr	r3, [r3, #0]
 8011868:	68db      	ldr	r3, [r3, #12]
 801186a:	681b      	ldr	r3, [r3, #0]
 801186c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801186e:	4b2c      	ldr	r3, [pc, #176]	@ (8011920 <prvSwitchTimerLists+0xc4>)
 8011870:	681b      	ldr	r3, [r3, #0]
 8011872:	68db      	ldr	r3, [r3, #12]
 8011874:	68db      	ldr	r3, [r3, #12]
 8011876:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011878:	68fb      	ldr	r3, [r7, #12]
 801187a:	3304      	adds	r3, #4
 801187c:	4618      	mov	r0, r3
 801187e:	f7fd fe05 	bl	800f48c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011882:	68fb      	ldr	r3, [r7, #12]
 8011884:	6a1b      	ldr	r3, [r3, #32]
 8011886:	68f8      	ldr	r0, [r7, #12]
 8011888:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011890:	f003 0304 	and.w	r3, r3, #4
 8011894:	2b00      	cmp	r3, #0
 8011896:	d02f      	beq.n	80118f8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8011898:	68fb      	ldr	r3, [r7, #12]
 801189a:	699b      	ldr	r3, [r3, #24]
 801189c:	693a      	ldr	r2, [r7, #16]
 801189e:	4413      	add	r3, r2
 80118a0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80118a2:	68ba      	ldr	r2, [r7, #8]
 80118a4:	693b      	ldr	r3, [r7, #16]
 80118a6:	429a      	cmp	r2, r3
 80118a8:	d90e      	bls.n	80118c8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	68ba      	ldr	r2, [r7, #8]
 80118ae:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80118b0:	68fb      	ldr	r3, [r7, #12]
 80118b2:	68fa      	ldr	r2, [r7, #12]
 80118b4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80118b6:	4b1a      	ldr	r3, [pc, #104]	@ (8011920 <prvSwitchTimerLists+0xc4>)
 80118b8:	681a      	ldr	r2, [r3, #0]
 80118ba:	68fb      	ldr	r3, [r7, #12]
 80118bc:	3304      	adds	r3, #4
 80118be:	4619      	mov	r1, r3
 80118c0:	4610      	mov	r0, r2
 80118c2:	f7fd fdaa 	bl	800f41a <vListInsert>
 80118c6:	e017      	b.n	80118f8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80118c8:	2300      	movs	r3, #0
 80118ca:	9300      	str	r3, [sp, #0]
 80118cc:	2300      	movs	r3, #0
 80118ce:	693a      	ldr	r2, [r7, #16]
 80118d0:	2100      	movs	r1, #0
 80118d2:	68f8      	ldr	r0, [r7, #12]
 80118d4:	f7ff fd58 	bl	8011388 <xTimerGenericCommand>
 80118d8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	2b00      	cmp	r3, #0
 80118de:	d10b      	bne.n	80118f8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80118e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118e4:	f383 8811 	msr	BASEPRI, r3
 80118e8:	f3bf 8f6f 	isb	sy
 80118ec:	f3bf 8f4f 	dsb	sy
 80118f0:	603b      	str	r3, [r7, #0]
}
 80118f2:	bf00      	nop
 80118f4:	bf00      	nop
 80118f6:	e7fd      	b.n	80118f4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80118f8:	4b09      	ldr	r3, [pc, #36]	@ (8011920 <prvSwitchTimerLists+0xc4>)
 80118fa:	681b      	ldr	r3, [r3, #0]
 80118fc:	681b      	ldr	r3, [r3, #0]
 80118fe:	2b00      	cmp	r3, #0
 8011900:	d1b0      	bne.n	8011864 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8011902:	4b07      	ldr	r3, [pc, #28]	@ (8011920 <prvSwitchTimerLists+0xc4>)
 8011904:	681b      	ldr	r3, [r3, #0]
 8011906:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8011908:	4b06      	ldr	r3, [pc, #24]	@ (8011924 <prvSwitchTimerLists+0xc8>)
 801190a:	681b      	ldr	r3, [r3, #0]
 801190c:	4a04      	ldr	r2, [pc, #16]	@ (8011920 <prvSwitchTimerLists+0xc4>)
 801190e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8011910:	4a04      	ldr	r2, [pc, #16]	@ (8011924 <prvSwitchTimerLists+0xc8>)
 8011912:	697b      	ldr	r3, [r7, #20]
 8011914:	6013      	str	r3, [r2, #0]
}
 8011916:	bf00      	nop
 8011918:	3718      	adds	r7, #24
 801191a:	46bd      	mov	sp, r7
 801191c:	bd80      	pop	{r7, pc}
 801191e:	bf00      	nop
 8011920:	200020f4 	.word	0x200020f4
 8011924:	200020f8 	.word	0x200020f8

08011928 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8011928:	b580      	push	{r7, lr}
 801192a:	b082      	sub	sp, #8
 801192c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801192e:	f000 f96b 	bl	8011c08 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8011932:	4b15      	ldr	r3, [pc, #84]	@ (8011988 <prvCheckForValidListAndQueue+0x60>)
 8011934:	681b      	ldr	r3, [r3, #0]
 8011936:	2b00      	cmp	r3, #0
 8011938:	d120      	bne.n	801197c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801193a:	4814      	ldr	r0, [pc, #80]	@ (801198c <prvCheckForValidListAndQueue+0x64>)
 801193c:	f7fd fd1c 	bl	800f378 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8011940:	4813      	ldr	r0, [pc, #76]	@ (8011990 <prvCheckForValidListAndQueue+0x68>)
 8011942:	f7fd fd19 	bl	800f378 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8011946:	4b13      	ldr	r3, [pc, #76]	@ (8011994 <prvCheckForValidListAndQueue+0x6c>)
 8011948:	4a10      	ldr	r2, [pc, #64]	@ (801198c <prvCheckForValidListAndQueue+0x64>)
 801194a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 801194c:	4b12      	ldr	r3, [pc, #72]	@ (8011998 <prvCheckForValidListAndQueue+0x70>)
 801194e:	4a10      	ldr	r2, [pc, #64]	@ (8011990 <prvCheckForValidListAndQueue+0x68>)
 8011950:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8011952:	2300      	movs	r3, #0
 8011954:	9300      	str	r3, [sp, #0]
 8011956:	4b11      	ldr	r3, [pc, #68]	@ (801199c <prvCheckForValidListAndQueue+0x74>)
 8011958:	4a11      	ldr	r2, [pc, #68]	@ (80119a0 <prvCheckForValidListAndQueue+0x78>)
 801195a:	2110      	movs	r1, #16
 801195c:	200a      	movs	r0, #10
 801195e:	f7fd fe29 	bl	800f5b4 <xQueueGenericCreateStatic>
 8011962:	4603      	mov	r3, r0
 8011964:	4a08      	ldr	r2, [pc, #32]	@ (8011988 <prvCheckForValidListAndQueue+0x60>)
 8011966:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8011968:	4b07      	ldr	r3, [pc, #28]	@ (8011988 <prvCheckForValidListAndQueue+0x60>)
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	2b00      	cmp	r3, #0
 801196e:	d005      	beq.n	801197c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8011970:	4b05      	ldr	r3, [pc, #20]	@ (8011988 <prvCheckForValidListAndQueue+0x60>)
 8011972:	681b      	ldr	r3, [r3, #0]
 8011974:	490b      	ldr	r1, [pc, #44]	@ (80119a4 <prvCheckForValidListAndQueue+0x7c>)
 8011976:	4618      	mov	r0, r3
 8011978:	f7fe fb0c 	bl	800ff94 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801197c:	f000 f976 	bl	8011c6c <vPortExitCritical>
}
 8011980:	bf00      	nop
 8011982:	46bd      	mov	sp, r7
 8011984:	bd80      	pop	{r7, pc}
 8011986:	bf00      	nop
 8011988:	200020fc 	.word	0x200020fc
 801198c:	200020cc 	.word	0x200020cc
 8011990:	200020e0 	.word	0x200020e0
 8011994:	200020f4 	.word	0x200020f4
 8011998:	200020f8 	.word	0x200020f8
 801199c:	200021a8 	.word	0x200021a8
 80119a0:	20002108 	.word	0x20002108
 80119a4:	0801506c 	.word	0x0801506c

080119a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80119a8:	b480      	push	{r7}
 80119aa:	b085      	sub	sp, #20
 80119ac:	af00      	add	r7, sp, #0
 80119ae:	60f8      	str	r0, [r7, #12]
 80119b0:	60b9      	str	r1, [r7, #8]
 80119b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80119b4:	68fb      	ldr	r3, [r7, #12]
 80119b6:	3b04      	subs	r3, #4
 80119b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80119ba:	68fb      	ldr	r3, [r7, #12]
 80119bc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80119c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80119c2:	68fb      	ldr	r3, [r7, #12]
 80119c4:	3b04      	subs	r3, #4
 80119c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80119c8:	68bb      	ldr	r3, [r7, #8]
 80119ca:	f023 0201 	bic.w	r2, r3, #1
 80119ce:	68fb      	ldr	r3, [r7, #12]
 80119d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80119d2:	68fb      	ldr	r3, [r7, #12]
 80119d4:	3b04      	subs	r3, #4
 80119d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80119d8:	4a0c      	ldr	r2, [pc, #48]	@ (8011a0c <pxPortInitialiseStack+0x64>)
 80119da:	68fb      	ldr	r3, [r7, #12]
 80119dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80119de:	68fb      	ldr	r3, [r7, #12]
 80119e0:	3b14      	subs	r3, #20
 80119e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80119e4:	687a      	ldr	r2, [r7, #4]
 80119e6:	68fb      	ldr	r3, [r7, #12]
 80119e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80119ea:	68fb      	ldr	r3, [r7, #12]
 80119ec:	3b04      	subs	r3, #4
 80119ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80119f0:	68fb      	ldr	r3, [r7, #12]
 80119f2:	f06f 0202 	mvn.w	r2, #2
 80119f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80119f8:	68fb      	ldr	r3, [r7, #12]
 80119fa:	3b20      	subs	r3, #32
 80119fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80119fe:	68fb      	ldr	r3, [r7, #12]
}
 8011a00:	4618      	mov	r0, r3
 8011a02:	3714      	adds	r7, #20
 8011a04:	46bd      	mov	sp, r7
 8011a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a0a:	4770      	bx	lr
 8011a0c:	08011a11 	.word	0x08011a11

08011a10 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011a10:	b480      	push	{r7}
 8011a12:	b085      	sub	sp, #20
 8011a14:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8011a16:	2300      	movs	r3, #0
 8011a18:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011a1a:	4b13      	ldr	r3, [pc, #76]	@ (8011a68 <prvTaskExitError+0x58>)
 8011a1c:	681b      	ldr	r3, [r3, #0]
 8011a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a22:	d00b      	beq.n	8011a3c <prvTaskExitError+0x2c>
	__asm volatile
 8011a24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a28:	f383 8811 	msr	BASEPRI, r3
 8011a2c:	f3bf 8f6f 	isb	sy
 8011a30:	f3bf 8f4f 	dsb	sy
 8011a34:	60fb      	str	r3, [r7, #12]
}
 8011a36:	bf00      	nop
 8011a38:	bf00      	nop
 8011a3a:	e7fd      	b.n	8011a38 <prvTaskExitError+0x28>
	__asm volatile
 8011a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a40:	f383 8811 	msr	BASEPRI, r3
 8011a44:	f3bf 8f6f 	isb	sy
 8011a48:	f3bf 8f4f 	dsb	sy
 8011a4c:	60bb      	str	r3, [r7, #8]
}
 8011a4e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011a50:	bf00      	nop
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	2b00      	cmp	r3, #0
 8011a56:	d0fc      	beq.n	8011a52 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011a58:	bf00      	nop
 8011a5a:	bf00      	nop
 8011a5c:	3714      	adds	r7, #20
 8011a5e:	46bd      	mov	sp, r7
 8011a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a64:	4770      	bx	lr
 8011a66:	bf00      	nop
 8011a68:	20000068 	.word	0x20000068
 8011a6c:	00000000 	.word	0x00000000

08011a70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011a70:	4b07      	ldr	r3, [pc, #28]	@ (8011a90 <pxCurrentTCBConst2>)
 8011a72:	6819      	ldr	r1, [r3, #0]
 8011a74:	6808      	ldr	r0, [r1, #0]
 8011a76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a7a:	f380 8809 	msr	PSP, r0
 8011a7e:	f3bf 8f6f 	isb	sy
 8011a82:	f04f 0000 	mov.w	r0, #0
 8011a86:	f380 8811 	msr	BASEPRI, r0
 8011a8a:	4770      	bx	lr
 8011a8c:	f3af 8000 	nop.w

08011a90 <pxCurrentTCBConst2>:
 8011a90:	20001bcc 	.word	0x20001bcc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011a94:	bf00      	nop
 8011a96:	bf00      	nop

08011a98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011a98:	4808      	ldr	r0, [pc, #32]	@ (8011abc <prvPortStartFirstTask+0x24>)
 8011a9a:	6800      	ldr	r0, [r0, #0]
 8011a9c:	6800      	ldr	r0, [r0, #0]
 8011a9e:	f380 8808 	msr	MSP, r0
 8011aa2:	f04f 0000 	mov.w	r0, #0
 8011aa6:	f380 8814 	msr	CONTROL, r0
 8011aaa:	b662      	cpsie	i
 8011aac:	b661      	cpsie	f
 8011aae:	f3bf 8f4f 	dsb	sy
 8011ab2:	f3bf 8f6f 	isb	sy
 8011ab6:	df00      	svc	0
 8011ab8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8011aba:	bf00      	nop
 8011abc:	e000ed08 	.word	0xe000ed08

08011ac0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011ac0:	b580      	push	{r7, lr}
 8011ac2:	b086      	sub	sp, #24
 8011ac4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011ac6:	4b47      	ldr	r3, [pc, #284]	@ (8011be4 <xPortStartScheduler+0x124>)
 8011ac8:	681b      	ldr	r3, [r3, #0]
 8011aca:	4a47      	ldr	r2, [pc, #284]	@ (8011be8 <xPortStartScheduler+0x128>)
 8011acc:	4293      	cmp	r3, r2
 8011ace:	d10b      	bne.n	8011ae8 <xPortStartScheduler+0x28>
	__asm volatile
 8011ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ad4:	f383 8811 	msr	BASEPRI, r3
 8011ad8:	f3bf 8f6f 	isb	sy
 8011adc:	f3bf 8f4f 	dsb	sy
 8011ae0:	60fb      	str	r3, [r7, #12]
}
 8011ae2:	bf00      	nop
 8011ae4:	bf00      	nop
 8011ae6:	e7fd      	b.n	8011ae4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011ae8:	4b3e      	ldr	r3, [pc, #248]	@ (8011be4 <xPortStartScheduler+0x124>)
 8011aea:	681b      	ldr	r3, [r3, #0]
 8011aec:	4a3f      	ldr	r2, [pc, #252]	@ (8011bec <xPortStartScheduler+0x12c>)
 8011aee:	4293      	cmp	r3, r2
 8011af0:	d10b      	bne.n	8011b0a <xPortStartScheduler+0x4a>
	__asm volatile
 8011af2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011af6:	f383 8811 	msr	BASEPRI, r3
 8011afa:	f3bf 8f6f 	isb	sy
 8011afe:	f3bf 8f4f 	dsb	sy
 8011b02:	613b      	str	r3, [r7, #16]
}
 8011b04:	bf00      	nop
 8011b06:	bf00      	nop
 8011b08:	e7fd      	b.n	8011b06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011b0a:	4b39      	ldr	r3, [pc, #228]	@ (8011bf0 <xPortStartScheduler+0x130>)
 8011b0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8011b0e:	697b      	ldr	r3, [r7, #20]
 8011b10:	781b      	ldrb	r3, [r3, #0]
 8011b12:	b2db      	uxtb	r3, r3
 8011b14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011b16:	697b      	ldr	r3, [r7, #20]
 8011b18:	22ff      	movs	r2, #255	@ 0xff
 8011b1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011b1c:	697b      	ldr	r3, [r7, #20]
 8011b1e:	781b      	ldrb	r3, [r3, #0]
 8011b20:	b2db      	uxtb	r3, r3
 8011b22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011b24:	78fb      	ldrb	r3, [r7, #3]
 8011b26:	b2db      	uxtb	r3, r3
 8011b28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8011b2c:	b2da      	uxtb	r2, r3
 8011b2e:	4b31      	ldr	r3, [pc, #196]	@ (8011bf4 <xPortStartScheduler+0x134>)
 8011b30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011b32:	4b31      	ldr	r3, [pc, #196]	@ (8011bf8 <xPortStartScheduler+0x138>)
 8011b34:	2207      	movs	r2, #7
 8011b36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011b38:	e009      	b.n	8011b4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8011b3a:	4b2f      	ldr	r3, [pc, #188]	@ (8011bf8 <xPortStartScheduler+0x138>)
 8011b3c:	681b      	ldr	r3, [r3, #0]
 8011b3e:	3b01      	subs	r3, #1
 8011b40:	4a2d      	ldr	r2, [pc, #180]	@ (8011bf8 <xPortStartScheduler+0x138>)
 8011b42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011b44:	78fb      	ldrb	r3, [r7, #3]
 8011b46:	b2db      	uxtb	r3, r3
 8011b48:	005b      	lsls	r3, r3, #1
 8011b4a:	b2db      	uxtb	r3, r3
 8011b4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011b4e:	78fb      	ldrb	r3, [r7, #3]
 8011b50:	b2db      	uxtb	r3, r3
 8011b52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011b56:	2b80      	cmp	r3, #128	@ 0x80
 8011b58:	d0ef      	beq.n	8011b3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011b5a:	4b27      	ldr	r3, [pc, #156]	@ (8011bf8 <xPortStartScheduler+0x138>)
 8011b5c:	681b      	ldr	r3, [r3, #0]
 8011b5e:	f1c3 0307 	rsb	r3, r3, #7
 8011b62:	2b04      	cmp	r3, #4
 8011b64:	d00b      	beq.n	8011b7e <xPortStartScheduler+0xbe>
	__asm volatile
 8011b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b6a:	f383 8811 	msr	BASEPRI, r3
 8011b6e:	f3bf 8f6f 	isb	sy
 8011b72:	f3bf 8f4f 	dsb	sy
 8011b76:	60bb      	str	r3, [r7, #8]
}
 8011b78:	bf00      	nop
 8011b7a:	bf00      	nop
 8011b7c:	e7fd      	b.n	8011b7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011b7e:	4b1e      	ldr	r3, [pc, #120]	@ (8011bf8 <xPortStartScheduler+0x138>)
 8011b80:	681b      	ldr	r3, [r3, #0]
 8011b82:	021b      	lsls	r3, r3, #8
 8011b84:	4a1c      	ldr	r2, [pc, #112]	@ (8011bf8 <xPortStartScheduler+0x138>)
 8011b86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011b88:	4b1b      	ldr	r3, [pc, #108]	@ (8011bf8 <xPortStartScheduler+0x138>)
 8011b8a:	681b      	ldr	r3, [r3, #0]
 8011b8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011b90:	4a19      	ldr	r2, [pc, #100]	@ (8011bf8 <xPortStartScheduler+0x138>)
 8011b92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	b2da      	uxtb	r2, r3
 8011b98:	697b      	ldr	r3, [r7, #20]
 8011b9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8011b9c:	4b17      	ldr	r3, [pc, #92]	@ (8011bfc <xPortStartScheduler+0x13c>)
 8011b9e:	681b      	ldr	r3, [r3, #0]
 8011ba0:	4a16      	ldr	r2, [pc, #88]	@ (8011bfc <xPortStartScheduler+0x13c>)
 8011ba2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011ba6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011ba8:	4b14      	ldr	r3, [pc, #80]	@ (8011bfc <xPortStartScheduler+0x13c>)
 8011baa:	681b      	ldr	r3, [r3, #0]
 8011bac:	4a13      	ldr	r2, [pc, #76]	@ (8011bfc <xPortStartScheduler+0x13c>)
 8011bae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8011bb2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011bb4:	f000 f8da 	bl	8011d6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011bb8:	4b11      	ldr	r3, [pc, #68]	@ (8011c00 <xPortStartScheduler+0x140>)
 8011bba:	2200      	movs	r2, #0
 8011bbc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8011bbe:	f000 f8f9 	bl	8011db4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011bc2:	4b10      	ldr	r3, [pc, #64]	@ (8011c04 <xPortStartScheduler+0x144>)
 8011bc4:	681b      	ldr	r3, [r3, #0]
 8011bc6:	4a0f      	ldr	r2, [pc, #60]	@ (8011c04 <xPortStartScheduler+0x144>)
 8011bc8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8011bcc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8011bce:	f7ff ff63 	bl	8011a98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011bd2:	f7fe fe17 	bl	8010804 <vTaskSwitchContext>
	prvTaskExitError();
 8011bd6:	f7ff ff1b 	bl	8011a10 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8011bda:	2300      	movs	r3, #0
}
 8011bdc:	4618      	mov	r0, r3
 8011bde:	3718      	adds	r7, #24
 8011be0:	46bd      	mov	sp, r7
 8011be2:	bd80      	pop	{r7, pc}
 8011be4:	e000ed00 	.word	0xe000ed00
 8011be8:	410fc271 	.word	0x410fc271
 8011bec:	410fc270 	.word	0x410fc270
 8011bf0:	e000e400 	.word	0xe000e400
 8011bf4:	200021f8 	.word	0x200021f8
 8011bf8:	200021fc 	.word	0x200021fc
 8011bfc:	e000ed20 	.word	0xe000ed20
 8011c00:	20000068 	.word	0x20000068
 8011c04:	e000ef34 	.word	0xe000ef34

08011c08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011c08:	b480      	push	{r7}
 8011c0a:	b083      	sub	sp, #12
 8011c0c:	af00      	add	r7, sp, #0
	__asm volatile
 8011c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c12:	f383 8811 	msr	BASEPRI, r3
 8011c16:	f3bf 8f6f 	isb	sy
 8011c1a:	f3bf 8f4f 	dsb	sy
 8011c1e:	607b      	str	r3, [r7, #4]
}
 8011c20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011c22:	4b10      	ldr	r3, [pc, #64]	@ (8011c64 <vPortEnterCritical+0x5c>)
 8011c24:	681b      	ldr	r3, [r3, #0]
 8011c26:	3301      	adds	r3, #1
 8011c28:	4a0e      	ldr	r2, [pc, #56]	@ (8011c64 <vPortEnterCritical+0x5c>)
 8011c2a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011c2c:	4b0d      	ldr	r3, [pc, #52]	@ (8011c64 <vPortEnterCritical+0x5c>)
 8011c2e:	681b      	ldr	r3, [r3, #0]
 8011c30:	2b01      	cmp	r3, #1
 8011c32:	d110      	bne.n	8011c56 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011c34:	4b0c      	ldr	r3, [pc, #48]	@ (8011c68 <vPortEnterCritical+0x60>)
 8011c36:	681b      	ldr	r3, [r3, #0]
 8011c38:	b2db      	uxtb	r3, r3
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d00b      	beq.n	8011c56 <vPortEnterCritical+0x4e>
	__asm volatile
 8011c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c42:	f383 8811 	msr	BASEPRI, r3
 8011c46:	f3bf 8f6f 	isb	sy
 8011c4a:	f3bf 8f4f 	dsb	sy
 8011c4e:	603b      	str	r3, [r7, #0]
}
 8011c50:	bf00      	nop
 8011c52:	bf00      	nop
 8011c54:	e7fd      	b.n	8011c52 <vPortEnterCritical+0x4a>
	}
}
 8011c56:	bf00      	nop
 8011c58:	370c      	adds	r7, #12
 8011c5a:	46bd      	mov	sp, r7
 8011c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c60:	4770      	bx	lr
 8011c62:	bf00      	nop
 8011c64:	20000068 	.word	0x20000068
 8011c68:	e000ed04 	.word	0xe000ed04

08011c6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011c6c:	b480      	push	{r7}
 8011c6e:	b083      	sub	sp, #12
 8011c70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011c72:	4b12      	ldr	r3, [pc, #72]	@ (8011cbc <vPortExitCritical+0x50>)
 8011c74:	681b      	ldr	r3, [r3, #0]
 8011c76:	2b00      	cmp	r3, #0
 8011c78:	d10b      	bne.n	8011c92 <vPortExitCritical+0x26>
	__asm volatile
 8011c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c7e:	f383 8811 	msr	BASEPRI, r3
 8011c82:	f3bf 8f6f 	isb	sy
 8011c86:	f3bf 8f4f 	dsb	sy
 8011c8a:	607b      	str	r3, [r7, #4]
}
 8011c8c:	bf00      	nop
 8011c8e:	bf00      	nop
 8011c90:	e7fd      	b.n	8011c8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011c92:	4b0a      	ldr	r3, [pc, #40]	@ (8011cbc <vPortExitCritical+0x50>)
 8011c94:	681b      	ldr	r3, [r3, #0]
 8011c96:	3b01      	subs	r3, #1
 8011c98:	4a08      	ldr	r2, [pc, #32]	@ (8011cbc <vPortExitCritical+0x50>)
 8011c9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011c9c:	4b07      	ldr	r3, [pc, #28]	@ (8011cbc <vPortExitCritical+0x50>)
 8011c9e:	681b      	ldr	r3, [r3, #0]
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	d105      	bne.n	8011cb0 <vPortExitCritical+0x44>
 8011ca4:	2300      	movs	r3, #0
 8011ca6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011ca8:	683b      	ldr	r3, [r7, #0]
 8011caa:	f383 8811 	msr	BASEPRI, r3
}
 8011cae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011cb0:	bf00      	nop
 8011cb2:	370c      	adds	r7, #12
 8011cb4:	46bd      	mov	sp, r7
 8011cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cba:	4770      	bx	lr
 8011cbc:	20000068 	.word	0x20000068

08011cc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011cc0:	f3ef 8009 	mrs	r0, PSP
 8011cc4:	f3bf 8f6f 	isb	sy
 8011cc8:	4b15      	ldr	r3, [pc, #84]	@ (8011d20 <pxCurrentTCBConst>)
 8011cca:	681a      	ldr	r2, [r3, #0]
 8011ccc:	f01e 0f10 	tst.w	lr, #16
 8011cd0:	bf08      	it	eq
 8011cd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011cd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cda:	6010      	str	r0, [r2, #0]
 8011cdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011ce0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8011ce4:	f380 8811 	msr	BASEPRI, r0
 8011ce8:	f3bf 8f4f 	dsb	sy
 8011cec:	f3bf 8f6f 	isb	sy
 8011cf0:	f7fe fd88 	bl	8010804 <vTaskSwitchContext>
 8011cf4:	f04f 0000 	mov.w	r0, #0
 8011cf8:	f380 8811 	msr	BASEPRI, r0
 8011cfc:	bc09      	pop	{r0, r3}
 8011cfe:	6819      	ldr	r1, [r3, #0]
 8011d00:	6808      	ldr	r0, [r1, #0]
 8011d02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d06:	f01e 0f10 	tst.w	lr, #16
 8011d0a:	bf08      	it	eq
 8011d0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011d10:	f380 8809 	msr	PSP, r0
 8011d14:	f3bf 8f6f 	isb	sy
 8011d18:	4770      	bx	lr
 8011d1a:	bf00      	nop
 8011d1c:	f3af 8000 	nop.w

08011d20 <pxCurrentTCBConst>:
 8011d20:	20001bcc 	.word	0x20001bcc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011d24:	bf00      	nop
 8011d26:	bf00      	nop

08011d28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011d28:	b580      	push	{r7, lr}
 8011d2a:	b082      	sub	sp, #8
 8011d2c:	af00      	add	r7, sp, #0
	__asm volatile
 8011d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d32:	f383 8811 	msr	BASEPRI, r3
 8011d36:	f3bf 8f6f 	isb	sy
 8011d3a:	f3bf 8f4f 	dsb	sy
 8011d3e:	607b      	str	r3, [r7, #4]
}
 8011d40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011d42:	f7fe fca5 	bl	8010690 <xTaskIncrementTick>
 8011d46:	4603      	mov	r3, r0
 8011d48:	2b00      	cmp	r3, #0
 8011d4a:	d003      	beq.n	8011d54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011d4c:	4b06      	ldr	r3, [pc, #24]	@ (8011d68 <xPortSysTickHandler+0x40>)
 8011d4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011d52:	601a      	str	r2, [r3, #0]
 8011d54:	2300      	movs	r3, #0
 8011d56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011d58:	683b      	ldr	r3, [r7, #0]
 8011d5a:	f383 8811 	msr	BASEPRI, r3
}
 8011d5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011d60:	bf00      	nop
 8011d62:	3708      	adds	r7, #8
 8011d64:	46bd      	mov	sp, r7
 8011d66:	bd80      	pop	{r7, pc}
 8011d68:	e000ed04 	.word	0xe000ed04

08011d6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011d6c:	b480      	push	{r7}
 8011d6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011d70:	4b0b      	ldr	r3, [pc, #44]	@ (8011da0 <vPortSetupTimerInterrupt+0x34>)
 8011d72:	2200      	movs	r2, #0
 8011d74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011d76:	4b0b      	ldr	r3, [pc, #44]	@ (8011da4 <vPortSetupTimerInterrupt+0x38>)
 8011d78:	2200      	movs	r2, #0
 8011d7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8011d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8011da8 <vPortSetupTimerInterrupt+0x3c>)
 8011d7e:	681b      	ldr	r3, [r3, #0]
 8011d80:	4a0a      	ldr	r2, [pc, #40]	@ (8011dac <vPortSetupTimerInterrupt+0x40>)
 8011d82:	fba2 2303 	umull	r2, r3, r2, r3
 8011d86:	099b      	lsrs	r3, r3, #6
 8011d88:	4a09      	ldr	r2, [pc, #36]	@ (8011db0 <vPortSetupTimerInterrupt+0x44>)
 8011d8a:	3b01      	subs	r3, #1
 8011d8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8011d8e:	4b04      	ldr	r3, [pc, #16]	@ (8011da0 <vPortSetupTimerInterrupt+0x34>)
 8011d90:	2207      	movs	r2, #7
 8011d92:	601a      	str	r2, [r3, #0]
}
 8011d94:	bf00      	nop
 8011d96:	46bd      	mov	sp, r7
 8011d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d9c:	4770      	bx	lr
 8011d9e:	bf00      	nop
 8011da0:	e000e010 	.word	0xe000e010
 8011da4:	e000e018 	.word	0xe000e018
 8011da8:	20000008 	.word	0x20000008
 8011dac:	10624dd3 	.word	0x10624dd3
 8011db0:	e000e014 	.word	0xe000e014

08011db4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011db4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8011dc4 <vPortEnableVFP+0x10>
 8011db8:	6801      	ldr	r1, [r0, #0]
 8011dba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8011dbe:	6001      	str	r1, [r0, #0]
 8011dc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011dc2:	bf00      	nop
 8011dc4:	e000ed88 	.word	0xe000ed88

08011dc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011dc8:	b480      	push	{r7}
 8011dca:	b085      	sub	sp, #20
 8011dcc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8011dce:	f3ef 8305 	mrs	r3, IPSR
 8011dd2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011dd4:	68fb      	ldr	r3, [r7, #12]
 8011dd6:	2b0f      	cmp	r3, #15
 8011dd8:	d915      	bls.n	8011e06 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8011dda:	4a18      	ldr	r2, [pc, #96]	@ (8011e3c <vPortValidateInterruptPriority+0x74>)
 8011ddc:	68fb      	ldr	r3, [r7, #12]
 8011dde:	4413      	add	r3, r2
 8011de0:	781b      	ldrb	r3, [r3, #0]
 8011de2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011de4:	4b16      	ldr	r3, [pc, #88]	@ (8011e40 <vPortValidateInterruptPriority+0x78>)
 8011de6:	781b      	ldrb	r3, [r3, #0]
 8011de8:	7afa      	ldrb	r2, [r7, #11]
 8011dea:	429a      	cmp	r2, r3
 8011dec:	d20b      	bcs.n	8011e06 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8011dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011df2:	f383 8811 	msr	BASEPRI, r3
 8011df6:	f3bf 8f6f 	isb	sy
 8011dfa:	f3bf 8f4f 	dsb	sy
 8011dfe:	607b      	str	r3, [r7, #4]
}
 8011e00:	bf00      	nop
 8011e02:	bf00      	nop
 8011e04:	e7fd      	b.n	8011e02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011e06:	4b0f      	ldr	r3, [pc, #60]	@ (8011e44 <vPortValidateInterruptPriority+0x7c>)
 8011e08:	681b      	ldr	r3, [r3, #0]
 8011e0a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8011e0e:	4b0e      	ldr	r3, [pc, #56]	@ (8011e48 <vPortValidateInterruptPriority+0x80>)
 8011e10:	681b      	ldr	r3, [r3, #0]
 8011e12:	429a      	cmp	r2, r3
 8011e14:	d90b      	bls.n	8011e2e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8011e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e1a:	f383 8811 	msr	BASEPRI, r3
 8011e1e:	f3bf 8f6f 	isb	sy
 8011e22:	f3bf 8f4f 	dsb	sy
 8011e26:	603b      	str	r3, [r7, #0]
}
 8011e28:	bf00      	nop
 8011e2a:	bf00      	nop
 8011e2c:	e7fd      	b.n	8011e2a <vPortValidateInterruptPriority+0x62>
	}
 8011e2e:	bf00      	nop
 8011e30:	3714      	adds	r7, #20
 8011e32:	46bd      	mov	sp, r7
 8011e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e38:	4770      	bx	lr
 8011e3a:	bf00      	nop
 8011e3c:	e000e3f0 	.word	0xe000e3f0
 8011e40:	200021f8 	.word	0x200021f8
 8011e44:	e000ed0c 	.word	0xe000ed0c
 8011e48:	200021fc 	.word	0x200021fc

08011e4c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011e4c:	b580      	push	{r7, lr}
 8011e4e:	b08a      	sub	sp, #40	@ 0x28
 8011e50:	af00      	add	r7, sp, #0
 8011e52:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011e54:	2300      	movs	r3, #0
 8011e56:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011e58:	f7fe fb5e 	bl	8010518 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011e5c:	4b5c      	ldr	r3, [pc, #368]	@ (8011fd0 <pvPortMalloc+0x184>)
 8011e5e:	681b      	ldr	r3, [r3, #0]
 8011e60:	2b00      	cmp	r3, #0
 8011e62:	d101      	bne.n	8011e68 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011e64:	f000 f924 	bl	80120b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011e68:	4b5a      	ldr	r3, [pc, #360]	@ (8011fd4 <pvPortMalloc+0x188>)
 8011e6a:	681a      	ldr	r2, [r3, #0]
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	4013      	ands	r3, r2
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	f040 8095 	bne.w	8011fa0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	2b00      	cmp	r3, #0
 8011e7a:	d01e      	beq.n	8011eba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8011e7c:	2208      	movs	r2, #8
 8011e7e:	687b      	ldr	r3, [r7, #4]
 8011e80:	4413      	add	r3, r2
 8011e82:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	f003 0307 	and.w	r3, r3, #7
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d015      	beq.n	8011eba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	f023 0307 	bic.w	r3, r3, #7
 8011e94:	3308      	adds	r3, #8
 8011e96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011e98:	687b      	ldr	r3, [r7, #4]
 8011e9a:	f003 0307 	and.w	r3, r3, #7
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d00b      	beq.n	8011eba <pvPortMalloc+0x6e>
	__asm volatile
 8011ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ea6:	f383 8811 	msr	BASEPRI, r3
 8011eaa:	f3bf 8f6f 	isb	sy
 8011eae:	f3bf 8f4f 	dsb	sy
 8011eb2:	617b      	str	r3, [r7, #20]
}
 8011eb4:	bf00      	nop
 8011eb6:	bf00      	nop
 8011eb8:	e7fd      	b.n	8011eb6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011eba:	687b      	ldr	r3, [r7, #4]
 8011ebc:	2b00      	cmp	r3, #0
 8011ebe:	d06f      	beq.n	8011fa0 <pvPortMalloc+0x154>
 8011ec0:	4b45      	ldr	r3, [pc, #276]	@ (8011fd8 <pvPortMalloc+0x18c>)
 8011ec2:	681b      	ldr	r3, [r3, #0]
 8011ec4:	687a      	ldr	r2, [r7, #4]
 8011ec6:	429a      	cmp	r2, r3
 8011ec8:	d86a      	bhi.n	8011fa0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011eca:	4b44      	ldr	r3, [pc, #272]	@ (8011fdc <pvPortMalloc+0x190>)
 8011ecc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8011ece:	4b43      	ldr	r3, [pc, #268]	@ (8011fdc <pvPortMalloc+0x190>)
 8011ed0:	681b      	ldr	r3, [r3, #0]
 8011ed2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011ed4:	e004      	b.n	8011ee0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8011ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ed8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011edc:	681b      	ldr	r3, [r3, #0]
 8011ede:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ee2:	685b      	ldr	r3, [r3, #4]
 8011ee4:	687a      	ldr	r2, [r7, #4]
 8011ee6:	429a      	cmp	r2, r3
 8011ee8:	d903      	bls.n	8011ef2 <pvPortMalloc+0xa6>
 8011eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011eec:	681b      	ldr	r3, [r3, #0]
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d1f1      	bne.n	8011ed6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011ef2:	4b37      	ldr	r3, [pc, #220]	@ (8011fd0 <pvPortMalloc+0x184>)
 8011ef4:	681b      	ldr	r3, [r3, #0]
 8011ef6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011ef8:	429a      	cmp	r2, r3
 8011efa:	d051      	beq.n	8011fa0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011efc:	6a3b      	ldr	r3, [r7, #32]
 8011efe:	681b      	ldr	r3, [r3, #0]
 8011f00:	2208      	movs	r2, #8
 8011f02:	4413      	add	r3, r2
 8011f04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f08:	681a      	ldr	r2, [r3, #0]
 8011f0a:	6a3b      	ldr	r3, [r7, #32]
 8011f0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f10:	685a      	ldr	r2, [r3, #4]
 8011f12:	687b      	ldr	r3, [r7, #4]
 8011f14:	1ad2      	subs	r2, r2, r3
 8011f16:	2308      	movs	r3, #8
 8011f18:	005b      	lsls	r3, r3, #1
 8011f1a:	429a      	cmp	r2, r3
 8011f1c:	d920      	bls.n	8011f60 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011f1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	4413      	add	r3, r2
 8011f24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011f26:	69bb      	ldr	r3, [r7, #24]
 8011f28:	f003 0307 	and.w	r3, r3, #7
 8011f2c:	2b00      	cmp	r3, #0
 8011f2e:	d00b      	beq.n	8011f48 <pvPortMalloc+0xfc>
	__asm volatile
 8011f30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f34:	f383 8811 	msr	BASEPRI, r3
 8011f38:	f3bf 8f6f 	isb	sy
 8011f3c:	f3bf 8f4f 	dsb	sy
 8011f40:	613b      	str	r3, [r7, #16]
}
 8011f42:	bf00      	nop
 8011f44:	bf00      	nop
 8011f46:	e7fd      	b.n	8011f44 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f4a:	685a      	ldr	r2, [r3, #4]
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	1ad2      	subs	r2, r2, r3
 8011f50:	69bb      	ldr	r3, [r7, #24]
 8011f52:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f56:	687a      	ldr	r2, [r7, #4]
 8011f58:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8011f5a:	69b8      	ldr	r0, [r7, #24]
 8011f5c:	f000 f90a 	bl	8012174 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011f60:	4b1d      	ldr	r3, [pc, #116]	@ (8011fd8 <pvPortMalloc+0x18c>)
 8011f62:	681a      	ldr	r2, [r3, #0]
 8011f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f66:	685b      	ldr	r3, [r3, #4]
 8011f68:	1ad3      	subs	r3, r2, r3
 8011f6a:	4a1b      	ldr	r2, [pc, #108]	@ (8011fd8 <pvPortMalloc+0x18c>)
 8011f6c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8011f6e:	4b1a      	ldr	r3, [pc, #104]	@ (8011fd8 <pvPortMalloc+0x18c>)
 8011f70:	681a      	ldr	r2, [r3, #0]
 8011f72:	4b1b      	ldr	r3, [pc, #108]	@ (8011fe0 <pvPortMalloc+0x194>)
 8011f74:	681b      	ldr	r3, [r3, #0]
 8011f76:	429a      	cmp	r2, r3
 8011f78:	d203      	bcs.n	8011f82 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8011f7a:	4b17      	ldr	r3, [pc, #92]	@ (8011fd8 <pvPortMalloc+0x18c>)
 8011f7c:	681b      	ldr	r3, [r3, #0]
 8011f7e:	4a18      	ldr	r2, [pc, #96]	@ (8011fe0 <pvPortMalloc+0x194>)
 8011f80:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f84:	685a      	ldr	r2, [r3, #4]
 8011f86:	4b13      	ldr	r3, [pc, #76]	@ (8011fd4 <pvPortMalloc+0x188>)
 8011f88:	681b      	ldr	r3, [r3, #0]
 8011f8a:	431a      	orrs	r2, r3
 8011f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f8e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f92:	2200      	movs	r2, #0
 8011f94:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8011f96:	4b13      	ldr	r3, [pc, #76]	@ (8011fe4 <pvPortMalloc+0x198>)
 8011f98:	681b      	ldr	r3, [r3, #0]
 8011f9a:	3301      	adds	r3, #1
 8011f9c:	4a11      	ldr	r2, [pc, #68]	@ (8011fe4 <pvPortMalloc+0x198>)
 8011f9e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011fa0:	f7fe fac8 	bl	8010534 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011fa4:	69fb      	ldr	r3, [r7, #28]
 8011fa6:	f003 0307 	and.w	r3, r3, #7
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	d00b      	beq.n	8011fc6 <pvPortMalloc+0x17a>
	__asm volatile
 8011fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011fb2:	f383 8811 	msr	BASEPRI, r3
 8011fb6:	f3bf 8f6f 	isb	sy
 8011fba:	f3bf 8f4f 	dsb	sy
 8011fbe:	60fb      	str	r3, [r7, #12]
}
 8011fc0:	bf00      	nop
 8011fc2:	bf00      	nop
 8011fc4:	e7fd      	b.n	8011fc2 <pvPortMalloc+0x176>
	return pvReturn;
 8011fc6:	69fb      	ldr	r3, [r7, #28]
}
 8011fc8:	4618      	mov	r0, r3
 8011fca:	3728      	adds	r7, #40	@ 0x28
 8011fcc:	46bd      	mov	sp, r7
 8011fce:	bd80      	pop	{r7, pc}
 8011fd0:	20006088 	.word	0x20006088
 8011fd4:	2000609c 	.word	0x2000609c
 8011fd8:	2000608c 	.word	0x2000608c
 8011fdc:	20006080 	.word	0x20006080
 8011fe0:	20006090 	.word	0x20006090
 8011fe4:	20006094 	.word	0x20006094

08011fe8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011fe8:	b580      	push	{r7, lr}
 8011fea:	b086      	sub	sp, #24
 8011fec:	af00      	add	r7, sp, #0
 8011fee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	2b00      	cmp	r3, #0
 8011ff8:	d04f      	beq.n	801209a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011ffa:	2308      	movs	r3, #8
 8011ffc:	425b      	negs	r3, r3
 8011ffe:	697a      	ldr	r2, [r7, #20]
 8012000:	4413      	add	r3, r2
 8012002:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8012004:	697b      	ldr	r3, [r7, #20]
 8012006:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012008:	693b      	ldr	r3, [r7, #16]
 801200a:	685a      	ldr	r2, [r3, #4]
 801200c:	4b25      	ldr	r3, [pc, #148]	@ (80120a4 <vPortFree+0xbc>)
 801200e:	681b      	ldr	r3, [r3, #0]
 8012010:	4013      	ands	r3, r2
 8012012:	2b00      	cmp	r3, #0
 8012014:	d10b      	bne.n	801202e <vPortFree+0x46>
	__asm volatile
 8012016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801201a:	f383 8811 	msr	BASEPRI, r3
 801201e:	f3bf 8f6f 	isb	sy
 8012022:	f3bf 8f4f 	dsb	sy
 8012026:	60fb      	str	r3, [r7, #12]
}
 8012028:	bf00      	nop
 801202a:	bf00      	nop
 801202c:	e7fd      	b.n	801202a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801202e:	693b      	ldr	r3, [r7, #16]
 8012030:	681b      	ldr	r3, [r3, #0]
 8012032:	2b00      	cmp	r3, #0
 8012034:	d00b      	beq.n	801204e <vPortFree+0x66>
	__asm volatile
 8012036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801203a:	f383 8811 	msr	BASEPRI, r3
 801203e:	f3bf 8f6f 	isb	sy
 8012042:	f3bf 8f4f 	dsb	sy
 8012046:	60bb      	str	r3, [r7, #8]
}
 8012048:	bf00      	nop
 801204a:	bf00      	nop
 801204c:	e7fd      	b.n	801204a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801204e:	693b      	ldr	r3, [r7, #16]
 8012050:	685a      	ldr	r2, [r3, #4]
 8012052:	4b14      	ldr	r3, [pc, #80]	@ (80120a4 <vPortFree+0xbc>)
 8012054:	681b      	ldr	r3, [r3, #0]
 8012056:	4013      	ands	r3, r2
 8012058:	2b00      	cmp	r3, #0
 801205a:	d01e      	beq.n	801209a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801205c:	693b      	ldr	r3, [r7, #16]
 801205e:	681b      	ldr	r3, [r3, #0]
 8012060:	2b00      	cmp	r3, #0
 8012062:	d11a      	bne.n	801209a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012064:	693b      	ldr	r3, [r7, #16]
 8012066:	685a      	ldr	r2, [r3, #4]
 8012068:	4b0e      	ldr	r3, [pc, #56]	@ (80120a4 <vPortFree+0xbc>)
 801206a:	681b      	ldr	r3, [r3, #0]
 801206c:	43db      	mvns	r3, r3
 801206e:	401a      	ands	r2, r3
 8012070:	693b      	ldr	r3, [r7, #16]
 8012072:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012074:	f7fe fa50 	bl	8010518 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8012078:	693b      	ldr	r3, [r7, #16]
 801207a:	685a      	ldr	r2, [r3, #4]
 801207c:	4b0a      	ldr	r3, [pc, #40]	@ (80120a8 <vPortFree+0xc0>)
 801207e:	681b      	ldr	r3, [r3, #0]
 8012080:	4413      	add	r3, r2
 8012082:	4a09      	ldr	r2, [pc, #36]	@ (80120a8 <vPortFree+0xc0>)
 8012084:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8012086:	6938      	ldr	r0, [r7, #16]
 8012088:	f000 f874 	bl	8012174 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801208c:	4b07      	ldr	r3, [pc, #28]	@ (80120ac <vPortFree+0xc4>)
 801208e:	681b      	ldr	r3, [r3, #0]
 8012090:	3301      	adds	r3, #1
 8012092:	4a06      	ldr	r2, [pc, #24]	@ (80120ac <vPortFree+0xc4>)
 8012094:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8012096:	f7fe fa4d 	bl	8010534 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801209a:	bf00      	nop
 801209c:	3718      	adds	r7, #24
 801209e:	46bd      	mov	sp, r7
 80120a0:	bd80      	pop	{r7, pc}
 80120a2:	bf00      	nop
 80120a4:	2000609c 	.word	0x2000609c
 80120a8:	2000608c 	.word	0x2000608c
 80120ac:	20006098 	.word	0x20006098

080120b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80120b0:	b480      	push	{r7}
 80120b2:	b085      	sub	sp, #20
 80120b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80120b6:	f44f 537a 	mov.w	r3, #16000	@ 0x3e80
 80120ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80120bc:	4b27      	ldr	r3, [pc, #156]	@ (801215c <prvHeapInit+0xac>)
 80120be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80120c0:	68fb      	ldr	r3, [r7, #12]
 80120c2:	f003 0307 	and.w	r3, r3, #7
 80120c6:	2b00      	cmp	r3, #0
 80120c8:	d00c      	beq.n	80120e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80120ca:	68fb      	ldr	r3, [r7, #12]
 80120cc:	3307      	adds	r3, #7
 80120ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80120d0:	68fb      	ldr	r3, [r7, #12]
 80120d2:	f023 0307 	bic.w	r3, r3, #7
 80120d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80120d8:	68ba      	ldr	r2, [r7, #8]
 80120da:	68fb      	ldr	r3, [r7, #12]
 80120dc:	1ad3      	subs	r3, r2, r3
 80120de:	4a1f      	ldr	r2, [pc, #124]	@ (801215c <prvHeapInit+0xac>)
 80120e0:	4413      	add	r3, r2
 80120e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80120e4:	68fb      	ldr	r3, [r7, #12]
 80120e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80120e8:	4a1d      	ldr	r2, [pc, #116]	@ (8012160 <prvHeapInit+0xb0>)
 80120ea:	687b      	ldr	r3, [r7, #4]
 80120ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80120ee:	4b1c      	ldr	r3, [pc, #112]	@ (8012160 <prvHeapInit+0xb0>)
 80120f0:	2200      	movs	r2, #0
 80120f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	68ba      	ldr	r2, [r7, #8]
 80120f8:	4413      	add	r3, r2
 80120fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80120fc:	2208      	movs	r2, #8
 80120fe:	68fb      	ldr	r3, [r7, #12]
 8012100:	1a9b      	subs	r3, r3, r2
 8012102:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012104:	68fb      	ldr	r3, [r7, #12]
 8012106:	f023 0307 	bic.w	r3, r3, #7
 801210a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801210c:	68fb      	ldr	r3, [r7, #12]
 801210e:	4a15      	ldr	r2, [pc, #84]	@ (8012164 <prvHeapInit+0xb4>)
 8012110:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012112:	4b14      	ldr	r3, [pc, #80]	@ (8012164 <prvHeapInit+0xb4>)
 8012114:	681b      	ldr	r3, [r3, #0]
 8012116:	2200      	movs	r2, #0
 8012118:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801211a:	4b12      	ldr	r3, [pc, #72]	@ (8012164 <prvHeapInit+0xb4>)
 801211c:	681b      	ldr	r3, [r3, #0]
 801211e:	2200      	movs	r2, #0
 8012120:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8012126:	683b      	ldr	r3, [r7, #0]
 8012128:	68fa      	ldr	r2, [r7, #12]
 801212a:	1ad2      	subs	r2, r2, r3
 801212c:	683b      	ldr	r3, [r7, #0]
 801212e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012130:	4b0c      	ldr	r3, [pc, #48]	@ (8012164 <prvHeapInit+0xb4>)
 8012132:	681a      	ldr	r2, [r3, #0]
 8012134:	683b      	ldr	r3, [r7, #0]
 8012136:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012138:	683b      	ldr	r3, [r7, #0]
 801213a:	685b      	ldr	r3, [r3, #4]
 801213c:	4a0a      	ldr	r2, [pc, #40]	@ (8012168 <prvHeapInit+0xb8>)
 801213e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012140:	683b      	ldr	r3, [r7, #0]
 8012142:	685b      	ldr	r3, [r3, #4]
 8012144:	4a09      	ldr	r2, [pc, #36]	@ (801216c <prvHeapInit+0xbc>)
 8012146:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012148:	4b09      	ldr	r3, [pc, #36]	@ (8012170 <prvHeapInit+0xc0>)
 801214a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801214e:	601a      	str	r2, [r3, #0]
}
 8012150:	bf00      	nop
 8012152:	3714      	adds	r7, #20
 8012154:	46bd      	mov	sp, r7
 8012156:	f85d 7b04 	ldr.w	r7, [sp], #4
 801215a:	4770      	bx	lr
 801215c:	20002200 	.word	0x20002200
 8012160:	20006080 	.word	0x20006080
 8012164:	20006088 	.word	0x20006088
 8012168:	20006090 	.word	0x20006090
 801216c:	2000608c 	.word	0x2000608c
 8012170:	2000609c 	.word	0x2000609c

08012174 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012174:	b480      	push	{r7}
 8012176:	b085      	sub	sp, #20
 8012178:	af00      	add	r7, sp, #0
 801217a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801217c:	4b28      	ldr	r3, [pc, #160]	@ (8012220 <prvInsertBlockIntoFreeList+0xac>)
 801217e:	60fb      	str	r3, [r7, #12]
 8012180:	e002      	b.n	8012188 <prvInsertBlockIntoFreeList+0x14>
 8012182:	68fb      	ldr	r3, [r7, #12]
 8012184:	681b      	ldr	r3, [r3, #0]
 8012186:	60fb      	str	r3, [r7, #12]
 8012188:	68fb      	ldr	r3, [r7, #12]
 801218a:	681b      	ldr	r3, [r3, #0]
 801218c:	687a      	ldr	r2, [r7, #4]
 801218e:	429a      	cmp	r2, r3
 8012190:	d8f7      	bhi.n	8012182 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8012192:	68fb      	ldr	r3, [r7, #12]
 8012194:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8012196:	68fb      	ldr	r3, [r7, #12]
 8012198:	685b      	ldr	r3, [r3, #4]
 801219a:	68ba      	ldr	r2, [r7, #8]
 801219c:	4413      	add	r3, r2
 801219e:	687a      	ldr	r2, [r7, #4]
 80121a0:	429a      	cmp	r2, r3
 80121a2:	d108      	bne.n	80121b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80121a4:	68fb      	ldr	r3, [r7, #12]
 80121a6:	685a      	ldr	r2, [r3, #4]
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	685b      	ldr	r3, [r3, #4]
 80121ac:	441a      	add	r2, r3
 80121ae:	68fb      	ldr	r3, [r7, #12]
 80121b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80121b2:	68fb      	ldr	r3, [r7, #12]
 80121b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80121b6:	687b      	ldr	r3, [r7, #4]
 80121b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	685b      	ldr	r3, [r3, #4]
 80121be:	68ba      	ldr	r2, [r7, #8]
 80121c0:	441a      	add	r2, r3
 80121c2:	68fb      	ldr	r3, [r7, #12]
 80121c4:	681b      	ldr	r3, [r3, #0]
 80121c6:	429a      	cmp	r2, r3
 80121c8:	d118      	bne.n	80121fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80121ca:	68fb      	ldr	r3, [r7, #12]
 80121cc:	681a      	ldr	r2, [r3, #0]
 80121ce:	4b15      	ldr	r3, [pc, #84]	@ (8012224 <prvInsertBlockIntoFreeList+0xb0>)
 80121d0:	681b      	ldr	r3, [r3, #0]
 80121d2:	429a      	cmp	r2, r3
 80121d4:	d00d      	beq.n	80121f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80121d6:	687b      	ldr	r3, [r7, #4]
 80121d8:	685a      	ldr	r2, [r3, #4]
 80121da:	68fb      	ldr	r3, [r7, #12]
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	685b      	ldr	r3, [r3, #4]
 80121e0:	441a      	add	r2, r3
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80121e6:	68fb      	ldr	r3, [r7, #12]
 80121e8:	681b      	ldr	r3, [r3, #0]
 80121ea:	681a      	ldr	r2, [r3, #0]
 80121ec:	687b      	ldr	r3, [r7, #4]
 80121ee:	601a      	str	r2, [r3, #0]
 80121f0:	e008      	b.n	8012204 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80121f2:	4b0c      	ldr	r3, [pc, #48]	@ (8012224 <prvInsertBlockIntoFreeList+0xb0>)
 80121f4:	681a      	ldr	r2, [r3, #0]
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	601a      	str	r2, [r3, #0]
 80121fa:	e003      	b.n	8012204 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80121fc:	68fb      	ldr	r3, [r7, #12]
 80121fe:	681a      	ldr	r2, [r3, #0]
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012204:	68fa      	ldr	r2, [r7, #12]
 8012206:	687b      	ldr	r3, [r7, #4]
 8012208:	429a      	cmp	r2, r3
 801220a:	d002      	beq.n	8012212 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801220c:	68fb      	ldr	r3, [r7, #12]
 801220e:	687a      	ldr	r2, [r7, #4]
 8012210:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012212:	bf00      	nop
 8012214:	3714      	adds	r7, #20
 8012216:	46bd      	mov	sp, r7
 8012218:	f85d 7b04 	ldr.w	r7, [sp], #4
 801221c:	4770      	bx	lr
 801221e:	bf00      	nop
 8012220:	20006080 	.word	0x20006080
 8012224:	20006088 	.word	0x20006088

08012228 <__assert_func>:
 8012228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801222a:	4614      	mov	r4, r2
 801222c:	461a      	mov	r2, r3
 801222e:	4b09      	ldr	r3, [pc, #36]	@ (8012254 <__assert_func+0x2c>)
 8012230:	681b      	ldr	r3, [r3, #0]
 8012232:	4605      	mov	r5, r0
 8012234:	68d8      	ldr	r0, [r3, #12]
 8012236:	b14c      	cbz	r4, 801224c <__assert_func+0x24>
 8012238:	4b07      	ldr	r3, [pc, #28]	@ (8012258 <__assert_func+0x30>)
 801223a:	9100      	str	r1, [sp, #0]
 801223c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012240:	4906      	ldr	r1, [pc, #24]	@ (801225c <__assert_func+0x34>)
 8012242:	462b      	mov	r3, r5
 8012244:	f000 f8b2 	bl	80123ac <fiprintf>
 8012248:	f000 fc17 	bl	8012a7a <abort>
 801224c:	4b04      	ldr	r3, [pc, #16]	@ (8012260 <__assert_func+0x38>)
 801224e:	461c      	mov	r4, r3
 8012250:	e7f3      	b.n	801223a <__assert_func+0x12>
 8012252:	bf00      	nop
 8012254:	20000078 	.word	0x20000078
 8012258:	08015443 	.word	0x08015443
 801225c:	08015450 	.word	0x08015450
 8012260:	0801547e 	.word	0x0801547e

08012264 <std>:
 8012264:	2300      	movs	r3, #0
 8012266:	b510      	push	{r4, lr}
 8012268:	4604      	mov	r4, r0
 801226a:	e9c0 3300 	strd	r3, r3, [r0]
 801226e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012272:	6083      	str	r3, [r0, #8]
 8012274:	8181      	strh	r1, [r0, #12]
 8012276:	6643      	str	r3, [r0, #100]	@ 0x64
 8012278:	81c2      	strh	r2, [r0, #14]
 801227a:	6183      	str	r3, [r0, #24]
 801227c:	4619      	mov	r1, r3
 801227e:	2208      	movs	r2, #8
 8012280:	305c      	adds	r0, #92	@ 0x5c
 8012282:	f000 fa8d 	bl	80127a0 <memset>
 8012286:	4b0d      	ldr	r3, [pc, #52]	@ (80122bc <std+0x58>)
 8012288:	6263      	str	r3, [r4, #36]	@ 0x24
 801228a:	4b0d      	ldr	r3, [pc, #52]	@ (80122c0 <std+0x5c>)
 801228c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801228e:	4b0d      	ldr	r3, [pc, #52]	@ (80122c4 <std+0x60>)
 8012290:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012292:	4b0d      	ldr	r3, [pc, #52]	@ (80122c8 <std+0x64>)
 8012294:	6323      	str	r3, [r4, #48]	@ 0x30
 8012296:	4b0d      	ldr	r3, [pc, #52]	@ (80122cc <std+0x68>)
 8012298:	6224      	str	r4, [r4, #32]
 801229a:	429c      	cmp	r4, r3
 801229c:	d006      	beq.n	80122ac <std+0x48>
 801229e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80122a2:	4294      	cmp	r4, r2
 80122a4:	d002      	beq.n	80122ac <std+0x48>
 80122a6:	33d0      	adds	r3, #208	@ 0xd0
 80122a8:	429c      	cmp	r4, r3
 80122aa:	d105      	bne.n	80122b8 <std+0x54>
 80122ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80122b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80122b4:	f000 bbd0 	b.w	8012a58 <__retarget_lock_init_recursive>
 80122b8:	bd10      	pop	{r4, pc}
 80122ba:	bf00      	nop
 80122bc:	0801259d 	.word	0x0801259d
 80122c0:	080125bf 	.word	0x080125bf
 80122c4:	080125f7 	.word	0x080125f7
 80122c8:	0801261b 	.word	0x0801261b
 80122cc:	200060a0 	.word	0x200060a0

080122d0 <stdio_exit_handler>:
 80122d0:	4a02      	ldr	r2, [pc, #8]	@ (80122dc <stdio_exit_handler+0xc>)
 80122d2:	4903      	ldr	r1, [pc, #12]	@ (80122e0 <stdio_exit_handler+0x10>)
 80122d4:	4803      	ldr	r0, [pc, #12]	@ (80122e4 <stdio_exit_handler+0x14>)
 80122d6:	f000 b87b 	b.w	80123d0 <_fwalk_sglue>
 80122da:	bf00      	nop
 80122dc:	2000006c 	.word	0x2000006c
 80122e0:	080135dd 	.word	0x080135dd
 80122e4:	2000007c 	.word	0x2000007c

080122e8 <cleanup_stdio>:
 80122e8:	6841      	ldr	r1, [r0, #4]
 80122ea:	4b0c      	ldr	r3, [pc, #48]	@ (801231c <cleanup_stdio+0x34>)
 80122ec:	4299      	cmp	r1, r3
 80122ee:	b510      	push	{r4, lr}
 80122f0:	4604      	mov	r4, r0
 80122f2:	d001      	beq.n	80122f8 <cleanup_stdio+0x10>
 80122f4:	f001 f972 	bl	80135dc <_fflush_r>
 80122f8:	68a1      	ldr	r1, [r4, #8]
 80122fa:	4b09      	ldr	r3, [pc, #36]	@ (8012320 <cleanup_stdio+0x38>)
 80122fc:	4299      	cmp	r1, r3
 80122fe:	d002      	beq.n	8012306 <cleanup_stdio+0x1e>
 8012300:	4620      	mov	r0, r4
 8012302:	f001 f96b 	bl	80135dc <_fflush_r>
 8012306:	68e1      	ldr	r1, [r4, #12]
 8012308:	4b06      	ldr	r3, [pc, #24]	@ (8012324 <cleanup_stdio+0x3c>)
 801230a:	4299      	cmp	r1, r3
 801230c:	d004      	beq.n	8012318 <cleanup_stdio+0x30>
 801230e:	4620      	mov	r0, r4
 8012310:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012314:	f001 b962 	b.w	80135dc <_fflush_r>
 8012318:	bd10      	pop	{r4, pc}
 801231a:	bf00      	nop
 801231c:	200060a0 	.word	0x200060a0
 8012320:	20006108 	.word	0x20006108
 8012324:	20006170 	.word	0x20006170

08012328 <global_stdio_init.part.0>:
 8012328:	b510      	push	{r4, lr}
 801232a:	4b0b      	ldr	r3, [pc, #44]	@ (8012358 <global_stdio_init.part.0+0x30>)
 801232c:	4c0b      	ldr	r4, [pc, #44]	@ (801235c <global_stdio_init.part.0+0x34>)
 801232e:	4a0c      	ldr	r2, [pc, #48]	@ (8012360 <global_stdio_init.part.0+0x38>)
 8012330:	601a      	str	r2, [r3, #0]
 8012332:	4620      	mov	r0, r4
 8012334:	2200      	movs	r2, #0
 8012336:	2104      	movs	r1, #4
 8012338:	f7ff ff94 	bl	8012264 <std>
 801233c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012340:	2201      	movs	r2, #1
 8012342:	2109      	movs	r1, #9
 8012344:	f7ff ff8e 	bl	8012264 <std>
 8012348:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801234c:	2202      	movs	r2, #2
 801234e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012352:	2112      	movs	r1, #18
 8012354:	f7ff bf86 	b.w	8012264 <std>
 8012358:	200061d8 	.word	0x200061d8
 801235c:	200060a0 	.word	0x200060a0
 8012360:	080122d1 	.word	0x080122d1

08012364 <__sfp_lock_acquire>:
 8012364:	4801      	ldr	r0, [pc, #4]	@ (801236c <__sfp_lock_acquire+0x8>)
 8012366:	f000 bb78 	b.w	8012a5a <__retarget_lock_acquire_recursive>
 801236a:	bf00      	nop
 801236c:	200061e1 	.word	0x200061e1

08012370 <__sfp_lock_release>:
 8012370:	4801      	ldr	r0, [pc, #4]	@ (8012378 <__sfp_lock_release+0x8>)
 8012372:	f000 bb73 	b.w	8012a5c <__retarget_lock_release_recursive>
 8012376:	bf00      	nop
 8012378:	200061e1 	.word	0x200061e1

0801237c <__sinit>:
 801237c:	b510      	push	{r4, lr}
 801237e:	4604      	mov	r4, r0
 8012380:	f7ff fff0 	bl	8012364 <__sfp_lock_acquire>
 8012384:	6a23      	ldr	r3, [r4, #32]
 8012386:	b11b      	cbz	r3, 8012390 <__sinit+0x14>
 8012388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801238c:	f7ff bff0 	b.w	8012370 <__sfp_lock_release>
 8012390:	4b04      	ldr	r3, [pc, #16]	@ (80123a4 <__sinit+0x28>)
 8012392:	6223      	str	r3, [r4, #32]
 8012394:	4b04      	ldr	r3, [pc, #16]	@ (80123a8 <__sinit+0x2c>)
 8012396:	681b      	ldr	r3, [r3, #0]
 8012398:	2b00      	cmp	r3, #0
 801239a:	d1f5      	bne.n	8012388 <__sinit+0xc>
 801239c:	f7ff ffc4 	bl	8012328 <global_stdio_init.part.0>
 80123a0:	e7f2      	b.n	8012388 <__sinit+0xc>
 80123a2:	bf00      	nop
 80123a4:	080122e9 	.word	0x080122e9
 80123a8:	200061d8 	.word	0x200061d8

080123ac <fiprintf>:
 80123ac:	b40e      	push	{r1, r2, r3}
 80123ae:	b503      	push	{r0, r1, lr}
 80123b0:	4601      	mov	r1, r0
 80123b2:	ab03      	add	r3, sp, #12
 80123b4:	4805      	ldr	r0, [pc, #20]	@ (80123cc <fiprintf+0x20>)
 80123b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80123ba:	6800      	ldr	r0, [r0, #0]
 80123bc:	9301      	str	r3, [sp, #4]
 80123be:	f000 fde5 	bl	8012f8c <_vfiprintf_r>
 80123c2:	b002      	add	sp, #8
 80123c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80123c8:	b003      	add	sp, #12
 80123ca:	4770      	bx	lr
 80123cc:	20000078 	.word	0x20000078

080123d0 <_fwalk_sglue>:
 80123d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80123d4:	4607      	mov	r7, r0
 80123d6:	4688      	mov	r8, r1
 80123d8:	4614      	mov	r4, r2
 80123da:	2600      	movs	r6, #0
 80123dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80123e0:	f1b9 0901 	subs.w	r9, r9, #1
 80123e4:	d505      	bpl.n	80123f2 <_fwalk_sglue+0x22>
 80123e6:	6824      	ldr	r4, [r4, #0]
 80123e8:	2c00      	cmp	r4, #0
 80123ea:	d1f7      	bne.n	80123dc <_fwalk_sglue+0xc>
 80123ec:	4630      	mov	r0, r6
 80123ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80123f2:	89ab      	ldrh	r3, [r5, #12]
 80123f4:	2b01      	cmp	r3, #1
 80123f6:	d907      	bls.n	8012408 <_fwalk_sglue+0x38>
 80123f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80123fc:	3301      	adds	r3, #1
 80123fe:	d003      	beq.n	8012408 <_fwalk_sglue+0x38>
 8012400:	4629      	mov	r1, r5
 8012402:	4638      	mov	r0, r7
 8012404:	47c0      	blx	r8
 8012406:	4306      	orrs	r6, r0
 8012408:	3568      	adds	r5, #104	@ 0x68
 801240a:	e7e9      	b.n	80123e0 <_fwalk_sglue+0x10>

0801240c <iprintf>:
 801240c:	b40f      	push	{r0, r1, r2, r3}
 801240e:	b507      	push	{r0, r1, r2, lr}
 8012410:	4906      	ldr	r1, [pc, #24]	@ (801242c <iprintf+0x20>)
 8012412:	ab04      	add	r3, sp, #16
 8012414:	6808      	ldr	r0, [r1, #0]
 8012416:	f853 2b04 	ldr.w	r2, [r3], #4
 801241a:	6881      	ldr	r1, [r0, #8]
 801241c:	9301      	str	r3, [sp, #4]
 801241e:	f000 fdb5 	bl	8012f8c <_vfiprintf_r>
 8012422:	b003      	add	sp, #12
 8012424:	f85d eb04 	ldr.w	lr, [sp], #4
 8012428:	b004      	add	sp, #16
 801242a:	4770      	bx	lr
 801242c:	20000078 	.word	0x20000078

08012430 <_puts_r>:
 8012430:	6a03      	ldr	r3, [r0, #32]
 8012432:	b570      	push	{r4, r5, r6, lr}
 8012434:	6884      	ldr	r4, [r0, #8]
 8012436:	4605      	mov	r5, r0
 8012438:	460e      	mov	r6, r1
 801243a:	b90b      	cbnz	r3, 8012440 <_puts_r+0x10>
 801243c:	f7ff ff9e 	bl	801237c <__sinit>
 8012440:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012442:	07db      	lsls	r3, r3, #31
 8012444:	d405      	bmi.n	8012452 <_puts_r+0x22>
 8012446:	89a3      	ldrh	r3, [r4, #12]
 8012448:	0598      	lsls	r0, r3, #22
 801244a:	d402      	bmi.n	8012452 <_puts_r+0x22>
 801244c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801244e:	f000 fb04 	bl	8012a5a <__retarget_lock_acquire_recursive>
 8012452:	89a3      	ldrh	r3, [r4, #12]
 8012454:	0719      	lsls	r1, r3, #28
 8012456:	d502      	bpl.n	801245e <_puts_r+0x2e>
 8012458:	6923      	ldr	r3, [r4, #16]
 801245a:	2b00      	cmp	r3, #0
 801245c:	d135      	bne.n	80124ca <_puts_r+0x9a>
 801245e:	4621      	mov	r1, r4
 8012460:	4628      	mov	r0, r5
 8012462:	f000 f91d 	bl	80126a0 <__swsetup_r>
 8012466:	b380      	cbz	r0, 80124ca <_puts_r+0x9a>
 8012468:	f04f 35ff 	mov.w	r5, #4294967295
 801246c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801246e:	07da      	lsls	r2, r3, #31
 8012470:	d405      	bmi.n	801247e <_puts_r+0x4e>
 8012472:	89a3      	ldrh	r3, [r4, #12]
 8012474:	059b      	lsls	r3, r3, #22
 8012476:	d402      	bmi.n	801247e <_puts_r+0x4e>
 8012478:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801247a:	f000 faef 	bl	8012a5c <__retarget_lock_release_recursive>
 801247e:	4628      	mov	r0, r5
 8012480:	bd70      	pop	{r4, r5, r6, pc}
 8012482:	2b00      	cmp	r3, #0
 8012484:	da04      	bge.n	8012490 <_puts_r+0x60>
 8012486:	69a2      	ldr	r2, [r4, #24]
 8012488:	429a      	cmp	r2, r3
 801248a:	dc17      	bgt.n	80124bc <_puts_r+0x8c>
 801248c:	290a      	cmp	r1, #10
 801248e:	d015      	beq.n	80124bc <_puts_r+0x8c>
 8012490:	6823      	ldr	r3, [r4, #0]
 8012492:	1c5a      	adds	r2, r3, #1
 8012494:	6022      	str	r2, [r4, #0]
 8012496:	7019      	strb	r1, [r3, #0]
 8012498:	68a3      	ldr	r3, [r4, #8]
 801249a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801249e:	3b01      	subs	r3, #1
 80124a0:	60a3      	str	r3, [r4, #8]
 80124a2:	2900      	cmp	r1, #0
 80124a4:	d1ed      	bne.n	8012482 <_puts_r+0x52>
 80124a6:	2b00      	cmp	r3, #0
 80124a8:	da11      	bge.n	80124ce <_puts_r+0x9e>
 80124aa:	4622      	mov	r2, r4
 80124ac:	210a      	movs	r1, #10
 80124ae:	4628      	mov	r0, r5
 80124b0:	f000 f8b7 	bl	8012622 <__swbuf_r>
 80124b4:	3001      	adds	r0, #1
 80124b6:	d0d7      	beq.n	8012468 <_puts_r+0x38>
 80124b8:	250a      	movs	r5, #10
 80124ba:	e7d7      	b.n	801246c <_puts_r+0x3c>
 80124bc:	4622      	mov	r2, r4
 80124be:	4628      	mov	r0, r5
 80124c0:	f000 f8af 	bl	8012622 <__swbuf_r>
 80124c4:	3001      	adds	r0, #1
 80124c6:	d1e7      	bne.n	8012498 <_puts_r+0x68>
 80124c8:	e7ce      	b.n	8012468 <_puts_r+0x38>
 80124ca:	3e01      	subs	r6, #1
 80124cc:	e7e4      	b.n	8012498 <_puts_r+0x68>
 80124ce:	6823      	ldr	r3, [r4, #0]
 80124d0:	1c5a      	adds	r2, r3, #1
 80124d2:	6022      	str	r2, [r4, #0]
 80124d4:	220a      	movs	r2, #10
 80124d6:	701a      	strb	r2, [r3, #0]
 80124d8:	e7ee      	b.n	80124b8 <_puts_r+0x88>
	...

080124dc <puts>:
 80124dc:	4b02      	ldr	r3, [pc, #8]	@ (80124e8 <puts+0xc>)
 80124de:	4601      	mov	r1, r0
 80124e0:	6818      	ldr	r0, [r3, #0]
 80124e2:	f7ff bfa5 	b.w	8012430 <_puts_r>
 80124e6:	bf00      	nop
 80124e8:	20000078 	.word	0x20000078

080124ec <sniprintf>:
 80124ec:	b40c      	push	{r2, r3}
 80124ee:	b530      	push	{r4, r5, lr}
 80124f0:	4b18      	ldr	r3, [pc, #96]	@ (8012554 <sniprintf+0x68>)
 80124f2:	1e0c      	subs	r4, r1, #0
 80124f4:	681d      	ldr	r5, [r3, #0]
 80124f6:	b09d      	sub	sp, #116	@ 0x74
 80124f8:	da08      	bge.n	801250c <sniprintf+0x20>
 80124fa:	238b      	movs	r3, #139	@ 0x8b
 80124fc:	602b      	str	r3, [r5, #0]
 80124fe:	f04f 30ff 	mov.w	r0, #4294967295
 8012502:	b01d      	add	sp, #116	@ 0x74
 8012504:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012508:	b002      	add	sp, #8
 801250a:	4770      	bx	lr
 801250c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8012510:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012514:	f04f 0300 	mov.w	r3, #0
 8012518:	931b      	str	r3, [sp, #108]	@ 0x6c
 801251a:	bf14      	ite	ne
 801251c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012520:	4623      	moveq	r3, r4
 8012522:	9304      	str	r3, [sp, #16]
 8012524:	9307      	str	r3, [sp, #28]
 8012526:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801252a:	9002      	str	r0, [sp, #8]
 801252c:	9006      	str	r0, [sp, #24]
 801252e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8012532:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012534:	ab21      	add	r3, sp, #132	@ 0x84
 8012536:	a902      	add	r1, sp, #8
 8012538:	4628      	mov	r0, r5
 801253a:	9301      	str	r3, [sp, #4]
 801253c:	f000 fc00 	bl	8012d40 <_svfiprintf_r>
 8012540:	1c43      	adds	r3, r0, #1
 8012542:	bfbc      	itt	lt
 8012544:	238b      	movlt	r3, #139	@ 0x8b
 8012546:	602b      	strlt	r3, [r5, #0]
 8012548:	2c00      	cmp	r4, #0
 801254a:	d0da      	beq.n	8012502 <sniprintf+0x16>
 801254c:	9b02      	ldr	r3, [sp, #8]
 801254e:	2200      	movs	r2, #0
 8012550:	701a      	strb	r2, [r3, #0]
 8012552:	e7d6      	b.n	8012502 <sniprintf+0x16>
 8012554:	20000078 	.word	0x20000078

08012558 <siprintf>:
 8012558:	b40e      	push	{r1, r2, r3}
 801255a:	b510      	push	{r4, lr}
 801255c:	b09d      	sub	sp, #116	@ 0x74
 801255e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8012560:	9002      	str	r0, [sp, #8]
 8012562:	9006      	str	r0, [sp, #24]
 8012564:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012568:	480a      	ldr	r0, [pc, #40]	@ (8012594 <siprintf+0x3c>)
 801256a:	9107      	str	r1, [sp, #28]
 801256c:	9104      	str	r1, [sp, #16]
 801256e:	490a      	ldr	r1, [pc, #40]	@ (8012598 <siprintf+0x40>)
 8012570:	f853 2b04 	ldr.w	r2, [r3], #4
 8012574:	9105      	str	r1, [sp, #20]
 8012576:	2400      	movs	r4, #0
 8012578:	a902      	add	r1, sp, #8
 801257a:	6800      	ldr	r0, [r0, #0]
 801257c:	9301      	str	r3, [sp, #4]
 801257e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8012580:	f000 fbde 	bl	8012d40 <_svfiprintf_r>
 8012584:	9b02      	ldr	r3, [sp, #8]
 8012586:	701c      	strb	r4, [r3, #0]
 8012588:	b01d      	add	sp, #116	@ 0x74
 801258a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801258e:	b003      	add	sp, #12
 8012590:	4770      	bx	lr
 8012592:	bf00      	nop
 8012594:	20000078 	.word	0x20000078
 8012598:	ffff0208 	.word	0xffff0208

0801259c <__sread>:
 801259c:	b510      	push	{r4, lr}
 801259e:	460c      	mov	r4, r1
 80125a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125a4:	f000 fa0a 	bl	80129bc <_read_r>
 80125a8:	2800      	cmp	r0, #0
 80125aa:	bfab      	itete	ge
 80125ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80125ae:	89a3      	ldrhlt	r3, [r4, #12]
 80125b0:	181b      	addge	r3, r3, r0
 80125b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80125b6:	bfac      	ite	ge
 80125b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80125ba:	81a3      	strhlt	r3, [r4, #12]
 80125bc:	bd10      	pop	{r4, pc}

080125be <__swrite>:
 80125be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125c2:	461f      	mov	r7, r3
 80125c4:	898b      	ldrh	r3, [r1, #12]
 80125c6:	05db      	lsls	r3, r3, #23
 80125c8:	4605      	mov	r5, r0
 80125ca:	460c      	mov	r4, r1
 80125cc:	4616      	mov	r6, r2
 80125ce:	d505      	bpl.n	80125dc <__swrite+0x1e>
 80125d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125d4:	2302      	movs	r3, #2
 80125d6:	2200      	movs	r2, #0
 80125d8:	f000 f9de 	bl	8012998 <_lseek_r>
 80125dc:	89a3      	ldrh	r3, [r4, #12]
 80125de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80125e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80125e6:	81a3      	strh	r3, [r4, #12]
 80125e8:	4632      	mov	r2, r6
 80125ea:	463b      	mov	r3, r7
 80125ec:	4628      	mov	r0, r5
 80125ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80125f2:	f000 b9f5 	b.w	80129e0 <_write_r>

080125f6 <__sseek>:
 80125f6:	b510      	push	{r4, lr}
 80125f8:	460c      	mov	r4, r1
 80125fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125fe:	f000 f9cb 	bl	8012998 <_lseek_r>
 8012602:	1c43      	adds	r3, r0, #1
 8012604:	89a3      	ldrh	r3, [r4, #12]
 8012606:	bf15      	itete	ne
 8012608:	6560      	strne	r0, [r4, #84]	@ 0x54
 801260a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801260e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012612:	81a3      	strheq	r3, [r4, #12]
 8012614:	bf18      	it	ne
 8012616:	81a3      	strhne	r3, [r4, #12]
 8012618:	bd10      	pop	{r4, pc}

0801261a <__sclose>:
 801261a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801261e:	f000 b94d 	b.w	80128bc <_close_r>

08012622 <__swbuf_r>:
 8012622:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012624:	460e      	mov	r6, r1
 8012626:	4614      	mov	r4, r2
 8012628:	4605      	mov	r5, r0
 801262a:	b118      	cbz	r0, 8012634 <__swbuf_r+0x12>
 801262c:	6a03      	ldr	r3, [r0, #32]
 801262e:	b90b      	cbnz	r3, 8012634 <__swbuf_r+0x12>
 8012630:	f7ff fea4 	bl	801237c <__sinit>
 8012634:	69a3      	ldr	r3, [r4, #24]
 8012636:	60a3      	str	r3, [r4, #8]
 8012638:	89a3      	ldrh	r3, [r4, #12]
 801263a:	071a      	lsls	r2, r3, #28
 801263c:	d501      	bpl.n	8012642 <__swbuf_r+0x20>
 801263e:	6923      	ldr	r3, [r4, #16]
 8012640:	b943      	cbnz	r3, 8012654 <__swbuf_r+0x32>
 8012642:	4621      	mov	r1, r4
 8012644:	4628      	mov	r0, r5
 8012646:	f000 f82b 	bl	80126a0 <__swsetup_r>
 801264a:	b118      	cbz	r0, 8012654 <__swbuf_r+0x32>
 801264c:	f04f 37ff 	mov.w	r7, #4294967295
 8012650:	4638      	mov	r0, r7
 8012652:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012654:	6823      	ldr	r3, [r4, #0]
 8012656:	6922      	ldr	r2, [r4, #16]
 8012658:	1a98      	subs	r0, r3, r2
 801265a:	6963      	ldr	r3, [r4, #20]
 801265c:	b2f6      	uxtb	r6, r6
 801265e:	4283      	cmp	r3, r0
 8012660:	4637      	mov	r7, r6
 8012662:	dc05      	bgt.n	8012670 <__swbuf_r+0x4e>
 8012664:	4621      	mov	r1, r4
 8012666:	4628      	mov	r0, r5
 8012668:	f000 ffb8 	bl	80135dc <_fflush_r>
 801266c:	2800      	cmp	r0, #0
 801266e:	d1ed      	bne.n	801264c <__swbuf_r+0x2a>
 8012670:	68a3      	ldr	r3, [r4, #8]
 8012672:	3b01      	subs	r3, #1
 8012674:	60a3      	str	r3, [r4, #8]
 8012676:	6823      	ldr	r3, [r4, #0]
 8012678:	1c5a      	adds	r2, r3, #1
 801267a:	6022      	str	r2, [r4, #0]
 801267c:	701e      	strb	r6, [r3, #0]
 801267e:	6962      	ldr	r2, [r4, #20]
 8012680:	1c43      	adds	r3, r0, #1
 8012682:	429a      	cmp	r2, r3
 8012684:	d004      	beq.n	8012690 <__swbuf_r+0x6e>
 8012686:	89a3      	ldrh	r3, [r4, #12]
 8012688:	07db      	lsls	r3, r3, #31
 801268a:	d5e1      	bpl.n	8012650 <__swbuf_r+0x2e>
 801268c:	2e0a      	cmp	r6, #10
 801268e:	d1df      	bne.n	8012650 <__swbuf_r+0x2e>
 8012690:	4621      	mov	r1, r4
 8012692:	4628      	mov	r0, r5
 8012694:	f000 ffa2 	bl	80135dc <_fflush_r>
 8012698:	2800      	cmp	r0, #0
 801269a:	d0d9      	beq.n	8012650 <__swbuf_r+0x2e>
 801269c:	e7d6      	b.n	801264c <__swbuf_r+0x2a>
	...

080126a0 <__swsetup_r>:
 80126a0:	b538      	push	{r3, r4, r5, lr}
 80126a2:	4b29      	ldr	r3, [pc, #164]	@ (8012748 <__swsetup_r+0xa8>)
 80126a4:	4605      	mov	r5, r0
 80126a6:	6818      	ldr	r0, [r3, #0]
 80126a8:	460c      	mov	r4, r1
 80126aa:	b118      	cbz	r0, 80126b4 <__swsetup_r+0x14>
 80126ac:	6a03      	ldr	r3, [r0, #32]
 80126ae:	b90b      	cbnz	r3, 80126b4 <__swsetup_r+0x14>
 80126b0:	f7ff fe64 	bl	801237c <__sinit>
 80126b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80126b8:	0719      	lsls	r1, r3, #28
 80126ba:	d422      	bmi.n	8012702 <__swsetup_r+0x62>
 80126bc:	06da      	lsls	r2, r3, #27
 80126be:	d407      	bmi.n	80126d0 <__swsetup_r+0x30>
 80126c0:	2209      	movs	r2, #9
 80126c2:	602a      	str	r2, [r5, #0]
 80126c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80126c8:	81a3      	strh	r3, [r4, #12]
 80126ca:	f04f 30ff 	mov.w	r0, #4294967295
 80126ce:	e033      	b.n	8012738 <__swsetup_r+0x98>
 80126d0:	0758      	lsls	r0, r3, #29
 80126d2:	d512      	bpl.n	80126fa <__swsetup_r+0x5a>
 80126d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80126d6:	b141      	cbz	r1, 80126ea <__swsetup_r+0x4a>
 80126d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80126dc:	4299      	cmp	r1, r3
 80126de:	d002      	beq.n	80126e6 <__swsetup_r+0x46>
 80126e0:	4628      	mov	r0, r5
 80126e2:	f000 f9d1 	bl	8012a88 <_free_r>
 80126e6:	2300      	movs	r3, #0
 80126e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80126ea:	89a3      	ldrh	r3, [r4, #12]
 80126ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80126f0:	81a3      	strh	r3, [r4, #12]
 80126f2:	2300      	movs	r3, #0
 80126f4:	6063      	str	r3, [r4, #4]
 80126f6:	6923      	ldr	r3, [r4, #16]
 80126f8:	6023      	str	r3, [r4, #0]
 80126fa:	89a3      	ldrh	r3, [r4, #12]
 80126fc:	f043 0308 	orr.w	r3, r3, #8
 8012700:	81a3      	strh	r3, [r4, #12]
 8012702:	6923      	ldr	r3, [r4, #16]
 8012704:	b94b      	cbnz	r3, 801271a <__swsetup_r+0x7a>
 8012706:	89a3      	ldrh	r3, [r4, #12]
 8012708:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801270c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012710:	d003      	beq.n	801271a <__swsetup_r+0x7a>
 8012712:	4621      	mov	r1, r4
 8012714:	4628      	mov	r0, r5
 8012716:	f000 ffaf 	bl	8013678 <__smakebuf_r>
 801271a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801271e:	f013 0201 	ands.w	r2, r3, #1
 8012722:	d00a      	beq.n	801273a <__swsetup_r+0x9a>
 8012724:	2200      	movs	r2, #0
 8012726:	60a2      	str	r2, [r4, #8]
 8012728:	6962      	ldr	r2, [r4, #20]
 801272a:	4252      	negs	r2, r2
 801272c:	61a2      	str	r2, [r4, #24]
 801272e:	6922      	ldr	r2, [r4, #16]
 8012730:	b942      	cbnz	r2, 8012744 <__swsetup_r+0xa4>
 8012732:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012736:	d1c5      	bne.n	80126c4 <__swsetup_r+0x24>
 8012738:	bd38      	pop	{r3, r4, r5, pc}
 801273a:	0799      	lsls	r1, r3, #30
 801273c:	bf58      	it	pl
 801273e:	6962      	ldrpl	r2, [r4, #20]
 8012740:	60a2      	str	r2, [r4, #8]
 8012742:	e7f4      	b.n	801272e <__swsetup_r+0x8e>
 8012744:	2000      	movs	r0, #0
 8012746:	e7f7      	b.n	8012738 <__swsetup_r+0x98>
 8012748:	20000078 	.word	0x20000078

0801274c <memcmp>:
 801274c:	b510      	push	{r4, lr}
 801274e:	3901      	subs	r1, #1
 8012750:	4402      	add	r2, r0
 8012752:	4290      	cmp	r0, r2
 8012754:	d101      	bne.n	801275a <memcmp+0xe>
 8012756:	2000      	movs	r0, #0
 8012758:	e005      	b.n	8012766 <memcmp+0x1a>
 801275a:	7803      	ldrb	r3, [r0, #0]
 801275c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8012760:	42a3      	cmp	r3, r4
 8012762:	d001      	beq.n	8012768 <memcmp+0x1c>
 8012764:	1b18      	subs	r0, r3, r4
 8012766:	bd10      	pop	{r4, pc}
 8012768:	3001      	adds	r0, #1
 801276a:	e7f2      	b.n	8012752 <memcmp+0x6>

0801276c <memmove>:
 801276c:	4288      	cmp	r0, r1
 801276e:	b510      	push	{r4, lr}
 8012770:	eb01 0402 	add.w	r4, r1, r2
 8012774:	d902      	bls.n	801277c <memmove+0x10>
 8012776:	4284      	cmp	r4, r0
 8012778:	4623      	mov	r3, r4
 801277a:	d807      	bhi.n	801278c <memmove+0x20>
 801277c:	1e43      	subs	r3, r0, #1
 801277e:	42a1      	cmp	r1, r4
 8012780:	d008      	beq.n	8012794 <memmove+0x28>
 8012782:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012786:	f803 2f01 	strb.w	r2, [r3, #1]!
 801278a:	e7f8      	b.n	801277e <memmove+0x12>
 801278c:	4402      	add	r2, r0
 801278e:	4601      	mov	r1, r0
 8012790:	428a      	cmp	r2, r1
 8012792:	d100      	bne.n	8012796 <memmove+0x2a>
 8012794:	bd10      	pop	{r4, pc}
 8012796:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801279a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801279e:	e7f7      	b.n	8012790 <memmove+0x24>

080127a0 <memset>:
 80127a0:	4402      	add	r2, r0
 80127a2:	4603      	mov	r3, r0
 80127a4:	4293      	cmp	r3, r2
 80127a6:	d100      	bne.n	80127aa <memset+0xa>
 80127a8:	4770      	bx	lr
 80127aa:	f803 1b01 	strb.w	r1, [r3], #1
 80127ae:	e7f9      	b.n	80127a4 <memset+0x4>

080127b0 <strncpy>:
 80127b0:	b510      	push	{r4, lr}
 80127b2:	3901      	subs	r1, #1
 80127b4:	4603      	mov	r3, r0
 80127b6:	b132      	cbz	r2, 80127c6 <strncpy+0x16>
 80127b8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80127bc:	f803 4b01 	strb.w	r4, [r3], #1
 80127c0:	3a01      	subs	r2, #1
 80127c2:	2c00      	cmp	r4, #0
 80127c4:	d1f7      	bne.n	80127b6 <strncpy+0x6>
 80127c6:	441a      	add	r2, r3
 80127c8:	2100      	movs	r1, #0
 80127ca:	4293      	cmp	r3, r2
 80127cc:	d100      	bne.n	80127d0 <strncpy+0x20>
 80127ce:	bd10      	pop	{r4, pc}
 80127d0:	f803 1b01 	strb.w	r1, [r3], #1
 80127d4:	e7f9      	b.n	80127ca <strncpy+0x1a>
	...

080127d8 <strtok>:
 80127d8:	4b16      	ldr	r3, [pc, #88]	@ (8012834 <strtok+0x5c>)
 80127da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80127de:	681f      	ldr	r7, [r3, #0]
 80127e0:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80127e2:	4605      	mov	r5, r0
 80127e4:	460e      	mov	r6, r1
 80127e6:	b9ec      	cbnz	r4, 8012824 <strtok+0x4c>
 80127e8:	2050      	movs	r0, #80	@ 0x50
 80127ea:	f000 f997 	bl	8012b1c <malloc>
 80127ee:	4602      	mov	r2, r0
 80127f0:	6478      	str	r0, [r7, #68]	@ 0x44
 80127f2:	b920      	cbnz	r0, 80127fe <strtok+0x26>
 80127f4:	4b10      	ldr	r3, [pc, #64]	@ (8012838 <strtok+0x60>)
 80127f6:	4811      	ldr	r0, [pc, #68]	@ (801283c <strtok+0x64>)
 80127f8:	215b      	movs	r1, #91	@ 0x5b
 80127fa:	f7ff fd15 	bl	8012228 <__assert_func>
 80127fe:	e9c0 4400 	strd	r4, r4, [r0]
 8012802:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8012806:	e9c0 4404 	strd	r4, r4, [r0, #16]
 801280a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 801280e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8012812:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8012816:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 801281a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 801281e:	6184      	str	r4, [r0, #24]
 8012820:	7704      	strb	r4, [r0, #28]
 8012822:	6244      	str	r4, [r0, #36]	@ 0x24
 8012824:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012826:	4631      	mov	r1, r6
 8012828:	4628      	mov	r0, r5
 801282a:	2301      	movs	r3, #1
 801282c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012830:	f000 b806 	b.w	8012840 <__strtok_r>
 8012834:	20000078 	.word	0x20000078
 8012838:	0801547f 	.word	0x0801547f
 801283c:	08015496 	.word	0x08015496

08012840 <__strtok_r>:
 8012840:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012842:	4604      	mov	r4, r0
 8012844:	b908      	cbnz	r0, 801284a <__strtok_r+0xa>
 8012846:	6814      	ldr	r4, [r2, #0]
 8012848:	b144      	cbz	r4, 801285c <__strtok_r+0x1c>
 801284a:	4620      	mov	r0, r4
 801284c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8012850:	460f      	mov	r7, r1
 8012852:	f817 6b01 	ldrb.w	r6, [r7], #1
 8012856:	b91e      	cbnz	r6, 8012860 <__strtok_r+0x20>
 8012858:	b965      	cbnz	r5, 8012874 <__strtok_r+0x34>
 801285a:	6015      	str	r5, [r2, #0]
 801285c:	2000      	movs	r0, #0
 801285e:	e005      	b.n	801286c <__strtok_r+0x2c>
 8012860:	42b5      	cmp	r5, r6
 8012862:	d1f6      	bne.n	8012852 <__strtok_r+0x12>
 8012864:	2b00      	cmp	r3, #0
 8012866:	d1f0      	bne.n	801284a <__strtok_r+0xa>
 8012868:	6014      	str	r4, [r2, #0]
 801286a:	7003      	strb	r3, [r0, #0]
 801286c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801286e:	461c      	mov	r4, r3
 8012870:	e00c      	b.n	801288c <__strtok_r+0x4c>
 8012872:	b91d      	cbnz	r5, 801287c <__strtok_r+0x3c>
 8012874:	4627      	mov	r7, r4
 8012876:	f814 3b01 	ldrb.w	r3, [r4], #1
 801287a:	460e      	mov	r6, r1
 801287c:	f816 5b01 	ldrb.w	r5, [r6], #1
 8012880:	42ab      	cmp	r3, r5
 8012882:	d1f6      	bne.n	8012872 <__strtok_r+0x32>
 8012884:	2b00      	cmp	r3, #0
 8012886:	d0f2      	beq.n	801286e <__strtok_r+0x2e>
 8012888:	2300      	movs	r3, #0
 801288a:	703b      	strb	r3, [r7, #0]
 801288c:	6014      	str	r4, [r2, #0]
 801288e:	e7ed      	b.n	801286c <__strtok_r+0x2c>

08012890 <strstr>:
 8012890:	780a      	ldrb	r2, [r1, #0]
 8012892:	b570      	push	{r4, r5, r6, lr}
 8012894:	b96a      	cbnz	r2, 80128b2 <strstr+0x22>
 8012896:	bd70      	pop	{r4, r5, r6, pc}
 8012898:	429a      	cmp	r2, r3
 801289a:	d109      	bne.n	80128b0 <strstr+0x20>
 801289c:	460c      	mov	r4, r1
 801289e:	4605      	mov	r5, r0
 80128a0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80128a4:	2b00      	cmp	r3, #0
 80128a6:	d0f6      	beq.n	8012896 <strstr+0x6>
 80128a8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80128ac:	429e      	cmp	r6, r3
 80128ae:	d0f7      	beq.n	80128a0 <strstr+0x10>
 80128b0:	3001      	adds	r0, #1
 80128b2:	7803      	ldrb	r3, [r0, #0]
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	d1ef      	bne.n	8012898 <strstr+0x8>
 80128b8:	4618      	mov	r0, r3
 80128ba:	e7ec      	b.n	8012896 <strstr+0x6>

080128bc <_close_r>:
 80128bc:	b538      	push	{r3, r4, r5, lr}
 80128be:	4d06      	ldr	r5, [pc, #24]	@ (80128d8 <_close_r+0x1c>)
 80128c0:	2300      	movs	r3, #0
 80128c2:	4604      	mov	r4, r0
 80128c4:	4608      	mov	r0, r1
 80128c6:	602b      	str	r3, [r5, #0]
 80128c8:	f7ef fe36 	bl	8002538 <_close>
 80128cc:	1c43      	adds	r3, r0, #1
 80128ce:	d102      	bne.n	80128d6 <_close_r+0x1a>
 80128d0:	682b      	ldr	r3, [r5, #0]
 80128d2:	b103      	cbz	r3, 80128d6 <_close_r+0x1a>
 80128d4:	6023      	str	r3, [r4, #0]
 80128d6:	bd38      	pop	{r3, r4, r5, pc}
 80128d8:	200061dc 	.word	0x200061dc

080128dc <_reclaim_reent>:
 80128dc:	4b2d      	ldr	r3, [pc, #180]	@ (8012994 <_reclaim_reent+0xb8>)
 80128de:	681b      	ldr	r3, [r3, #0]
 80128e0:	4283      	cmp	r3, r0
 80128e2:	b570      	push	{r4, r5, r6, lr}
 80128e4:	4604      	mov	r4, r0
 80128e6:	d053      	beq.n	8012990 <_reclaim_reent+0xb4>
 80128e8:	69c3      	ldr	r3, [r0, #28]
 80128ea:	b31b      	cbz	r3, 8012934 <_reclaim_reent+0x58>
 80128ec:	68db      	ldr	r3, [r3, #12]
 80128ee:	b163      	cbz	r3, 801290a <_reclaim_reent+0x2e>
 80128f0:	2500      	movs	r5, #0
 80128f2:	69e3      	ldr	r3, [r4, #28]
 80128f4:	68db      	ldr	r3, [r3, #12]
 80128f6:	5959      	ldr	r1, [r3, r5]
 80128f8:	b9b1      	cbnz	r1, 8012928 <_reclaim_reent+0x4c>
 80128fa:	3504      	adds	r5, #4
 80128fc:	2d80      	cmp	r5, #128	@ 0x80
 80128fe:	d1f8      	bne.n	80128f2 <_reclaim_reent+0x16>
 8012900:	69e3      	ldr	r3, [r4, #28]
 8012902:	4620      	mov	r0, r4
 8012904:	68d9      	ldr	r1, [r3, #12]
 8012906:	f000 f8bf 	bl	8012a88 <_free_r>
 801290a:	69e3      	ldr	r3, [r4, #28]
 801290c:	6819      	ldr	r1, [r3, #0]
 801290e:	b111      	cbz	r1, 8012916 <_reclaim_reent+0x3a>
 8012910:	4620      	mov	r0, r4
 8012912:	f000 f8b9 	bl	8012a88 <_free_r>
 8012916:	69e3      	ldr	r3, [r4, #28]
 8012918:	689d      	ldr	r5, [r3, #8]
 801291a:	b15d      	cbz	r5, 8012934 <_reclaim_reent+0x58>
 801291c:	4629      	mov	r1, r5
 801291e:	4620      	mov	r0, r4
 8012920:	682d      	ldr	r5, [r5, #0]
 8012922:	f000 f8b1 	bl	8012a88 <_free_r>
 8012926:	e7f8      	b.n	801291a <_reclaim_reent+0x3e>
 8012928:	680e      	ldr	r6, [r1, #0]
 801292a:	4620      	mov	r0, r4
 801292c:	f000 f8ac 	bl	8012a88 <_free_r>
 8012930:	4631      	mov	r1, r6
 8012932:	e7e1      	b.n	80128f8 <_reclaim_reent+0x1c>
 8012934:	6961      	ldr	r1, [r4, #20]
 8012936:	b111      	cbz	r1, 801293e <_reclaim_reent+0x62>
 8012938:	4620      	mov	r0, r4
 801293a:	f000 f8a5 	bl	8012a88 <_free_r>
 801293e:	69e1      	ldr	r1, [r4, #28]
 8012940:	b111      	cbz	r1, 8012948 <_reclaim_reent+0x6c>
 8012942:	4620      	mov	r0, r4
 8012944:	f000 f8a0 	bl	8012a88 <_free_r>
 8012948:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801294a:	b111      	cbz	r1, 8012952 <_reclaim_reent+0x76>
 801294c:	4620      	mov	r0, r4
 801294e:	f000 f89b 	bl	8012a88 <_free_r>
 8012952:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012954:	b111      	cbz	r1, 801295c <_reclaim_reent+0x80>
 8012956:	4620      	mov	r0, r4
 8012958:	f000 f896 	bl	8012a88 <_free_r>
 801295c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801295e:	b111      	cbz	r1, 8012966 <_reclaim_reent+0x8a>
 8012960:	4620      	mov	r0, r4
 8012962:	f000 f891 	bl	8012a88 <_free_r>
 8012966:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8012968:	b111      	cbz	r1, 8012970 <_reclaim_reent+0x94>
 801296a:	4620      	mov	r0, r4
 801296c:	f000 f88c 	bl	8012a88 <_free_r>
 8012970:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8012972:	b111      	cbz	r1, 801297a <_reclaim_reent+0x9e>
 8012974:	4620      	mov	r0, r4
 8012976:	f000 f887 	bl	8012a88 <_free_r>
 801297a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801297c:	b111      	cbz	r1, 8012984 <_reclaim_reent+0xa8>
 801297e:	4620      	mov	r0, r4
 8012980:	f000 f882 	bl	8012a88 <_free_r>
 8012984:	6a23      	ldr	r3, [r4, #32]
 8012986:	b11b      	cbz	r3, 8012990 <_reclaim_reent+0xb4>
 8012988:	4620      	mov	r0, r4
 801298a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801298e:	4718      	bx	r3
 8012990:	bd70      	pop	{r4, r5, r6, pc}
 8012992:	bf00      	nop
 8012994:	20000078 	.word	0x20000078

08012998 <_lseek_r>:
 8012998:	b538      	push	{r3, r4, r5, lr}
 801299a:	4d07      	ldr	r5, [pc, #28]	@ (80129b8 <_lseek_r+0x20>)
 801299c:	4604      	mov	r4, r0
 801299e:	4608      	mov	r0, r1
 80129a0:	4611      	mov	r1, r2
 80129a2:	2200      	movs	r2, #0
 80129a4:	602a      	str	r2, [r5, #0]
 80129a6:	461a      	mov	r2, r3
 80129a8:	f7ef fded 	bl	8002586 <_lseek>
 80129ac:	1c43      	adds	r3, r0, #1
 80129ae:	d102      	bne.n	80129b6 <_lseek_r+0x1e>
 80129b0:	682b      	ldr	r3, [r5, #0]
 80129b2:	b103      	cbz	r3, 80129b6 <_lseek_r+0x1e>
 80129b4:	6023      	str	r3, [r4, #0]
 80129b6:	bd38      	pop	{r3, r4, r5, pc}
 80129b8:	200061dc 	.word	0x200061dc

080129bc <_read_r>:
 80129bc:	b538      	push	{r3, r4, r5, lr}
 80129be:	4d07      	ldr	r5, [pc, #28]	@ (80129dc <_read_r+0x20>)
 80129c0:	4604      	mov	r4, r0
 80129c2:	4608      	mov	r0, r1
 80129c4:	4611      	mov	r1, r2
 80129c6:	2200      	movs	r2, #0
 80129c8:	602a      	str	r2, [r5, #0]
 80129ca:	461a      	mov	r2, r3
 80129cc:	f7ef fd97 	bl	80024fe <_read>
 80129d0:	1c43      	adds	r3, r0, #1
 80129d2:	d102      	bne.n	80129da <_read_r+0x1e>
 80129d4:	682b      	ldr	r3, [r5, #0]
 80129d6:	b103      	cbz	r3, 80129da <_read_r+0x1e>
 80129d8:	6023      	str	r3, [r4, #0]
 80129da:	bd38      	pop	{r3, r4, r5, pc}
 80129dc:	200061dc 	.word	0x200061dc

080129e0 <_write_r>:
 80129e0:	b538      	push	{r3, r4, r5, lr}
 80129e2:	4d07      	ldr	r5, [pc, #28]	@ (8012a00 <_write_r+0x20>)
 80129e4:	4604      	mov	r4, r0
 80129e6:	4608      	mov	r0, r1
 80129e8:	4611      	mov	r1, r2
 80129ea:	2200      	movs	r2, #0
 80129ec:	602a      	str	r2, [r5, #0]
 80129ee:	461a      	mov	r2, r3
 80129f0:	f7ee fc2a 	bl	8001248 <_write>
 80129f4:	1c43      	adds	r3, r0, #1
 80129f6:	d102      	bne.n	80129fe <_write_r+0x1e>
 80129f8:	682b      	ldr	r3, [r5, #0]
 80129fa:	b103      	cbz	r3, 80129fe <_write_r+0x1e>
 80129fc:	6023      	str	r3, [r4, #0]
 80129fe:	bd38      	pop	{r3, r4, r5, pc}
 8012a00:	200061dc 	.word	0x200061dc

08012a04 <__errno>:
 8012a04:	4b01      	ldr	r3, [pc, #4]	@ (8012a0c <__errno+0x8>)
 8012a06:	6818      	ldr	r0, [r3, #0]
 8012a08:	4770      	bx	lr
 8012a0a:	bf00      	nop
 8012a0c:	20000078 	.word	0x20000078

08012a10 <__libc_init_array>:
 8012a10:	b570      	push	{r4, r5, r6, lr}
 8012a12:	4d0d      	ldr	r5, [pc, #52]	@ (8012a48 <__libc_init_array+0x38>)
 8012a14:	4c0d      	ldr	r4, [pc, #52]	@ (8012a4c <__libc_init_array+0x3c>)
 8012a16:	1b64      	subs	r4, r4, r5
 8012a18:	10a4      	asrs	r4, r4, #2
 8012a1a:	2600      	movs	r6, #0
 8012a1c:	42a6      	cmp	r6, r4
 8012a1e:	d109      	bne.n	8012a34 <__libc_init_array+0x24>
 8012a20:	4d0b      	ldr	r5, [pc, #44]	@ (8012a50 <__libc_init_array+0x40>)
 8012a22:	4c0c      	ldr	r4, [pc, #48]	@ (8012a54 <__libc_init_array+0x44>)
 8012a24:	f000 ff10 	bl	8013848 <_init>
 8012a28:	1b64      	subs	r4, r4, r5
 8012a2a:	10a4      	asrs	r4, r4, #2
 8012a2c:	2600      	movs	r6, #0
 8012a2e:	42a6      	cmp	r6, r4
 8012a30:	d105      	bne.n	8012a3e <__libc_init_array+0x2e>
 8012a32:	bd70      	pop	{r4, r5, r6, pc}
 8012a34:	f855 3b04 	ldr.w	r3, [r5], #4
 8012a38:	4798      	blx	r3
 8012a3a:	3601      	adds	r6, #1
 8012a3c:	e7ee      	b.n	8012a1c <__libc_init_array+0xc>
 8012a3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8012a42:	4798      	blx	r3
 8012a44:	3601      	adds	r6, #1
 8012a46:	e7f2      	b.n	8012a2e <__libc_init_array+0x1e>
 8012a48:	0801552c 	.word	0x0801552c
 8012a4c:	0801552c 	.word	0x0801552c
 8012a50:	0801552c 	.word	0x0801552c
 8012a54:	08015530 	.word	0x08015530

08012a58 <__retarget_lock_init_recursive>:
 8012a58:	4770      	bx	lr

08012a5a <__retarget_lock_acquire_recursive>:
 8012a5a:	4770      	bx	lr

08012a5c <__retarget_lock_release_recursive>:
 8012a5c:	4770      	bx	lr

08012a5e <memcpy>:
 8012a5e:	440a      	add	r2, r1
 8012a60:	4291      	cmp	r1, r2
 8012a62:	f100 33ff 	add.w	r3, r0, #4294967295
 8012a66:	d100      	bne.n	8012a6a <memcpy+0xc>
 8012a68:	4770      	bx	lr
 8012a6a:	b510      	push	{r4, lr}
 8012a6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012a70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012a74:	4291      	cmp	r1, r2
 8012a76:	d1f9      	bne.n	8012a6c <memcpy+0xe>
 8012a78:	bd10      	pop	{r4, pc}

08012a7a <abort>:
 8012a7a:	b508      	push	{r3, lr}
 8012a7c:	2006      	movs	r0, #6
 8012a7e:	f000 fe5f 	bl	8013740 <raise>
 8012a82:	2001      	movs	r0, #1
 8012a84:	f7ef fd30 	bl	80024e8 <_exit>

08012a88 <_free_r>:
 8012a88:	b538      	push	{r3, r4, r5, lr}
 8012a8a:	4605      	mov	r5, r0
 8012a8c:	2900      	cmp	r1, #0
 8012a8e:	d041      	beq.n	8012b14 <_free_r+0x8c>
 8012a90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012a94:	1f0c      	subs	r4, r1, #4
 8012a96:	2b00      	cmp	r3, #0
 8012a98:	bfb8      	it	lt
 8012a9a:	18e4      	addlt	r4, r4, r3
 8012a9c:	f000 f8e8 	bl	8012c70 <__malloc_lock>
 8012aa0:	4a1d      	ldr	r2, [pc, #116]	@ (8012b18 <_free_r+0x90>)
 8012aa2:	6813      	ldr	r3, [r2, #0]
 8012aa4:	b933      	cbnz	r3, 8012ab4 <_free_r+0x2c>
 8012aa6:	6063      	str	r3, [r4, #4]
 8012aa8:	6014      	str	r4, [r2, #0]
 8012aaa:	4628      	mov	r0, r5
 8012aac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012ab0:	f000 b8e4 	b.w	8012c7c <__malloc_unlock>
 8012ab4:	42a3      	cmp	r3, r4
 8012ab6:	d908      	bls.n	8012aca <_free_r+0x42>
 8012ab8:	6820      	ldr	r0, [r4, #0]
 8012aba:	1821      	adds	r1, r4, r0
 8012abc:	428b      	cmp	r3, r1
 8012abe:	bf01      	itttt	eq
 8012ac0:	6819      	ldreq	r1, [r3, #0]
 8012ac2:	685b      	ldreq	r3, [r3, #4]
 8012ac4:	1809      	addeq	r1, r1, r0
 8012ac6:	6021      	streq	r1, [r4, #0]
 8012ac8:	e7ed      	b.n	8012aa6 <_free_r+0x1e>
 8012aca:	461a      	mov	r2, r3
 8012acc:	685b      	ldr	r3, [r3, #4]
 8012ace:	b10b      	cbz	r3, 8012ad4 <_free_r+0x4c>
 8012ad0:	42a3      	cmp	r3, r4
 8012ad2:	d9fa      	bls.n	8012aca <_free_r+0x42>
 8012ad4:	6811      	ldr	r1, [r2, #0]
 8012ad6:	1850      	adds	r0, r2, r1
 8012ad8:	42a0      	cmp	r0, r4
 8012ada:	d10b      	bne.n	8012af4 <_free_r+0x6c>
 8012adc:	6820      	ldr	r0, [r4, #0]
 8012ade:	4401      	add	r1, r0
 8012ae0:	1850      	adds	r0, r2, r1
 8012ae2:	4283      	cmp	r3, r0
 8012ae4:	6011      	str	r1, [r2, #0]
 8012ae6:	d1e0      	bne.n	8012aaa <_free_r+0x22>
 8012ae8:	6818      	ldr	r0, [r3, #0]
 8012aea:	685b      	ldr	r3, [r3, #4]
 8012aec:	6053      	str	r3, [r2, #4]
 8012aee:	4408      	add	r0, r1
 8012af0:	6010      	str	r0, [r2, #0]
 8012af2:	e7da      	b.n	8012aaa <_free_r+0x22>
 8012af4:	d902      	bls.n	8012afc <_free_r+0x74>
 8012af6:	230c      	movs	r3, #12
 8012af8:	602b      	str	r3, [r5, #0]
 8012afa:	e7d6      	b.n	8012aaa <_free_r+0x22>
 8012afc:	6820      	ldr	r0, [r4, #0]
 8012afe:	1821      	adds	r1, r4, r0
 8012b00:	428b      	cmp	r3, r1
 8012b02:	bf04      	itt	eq
 8012b04:	6819      	ldreq	r1, [r3, #0]
 8012b06:	685b      	ldreq	r3, [r3, #4]
 8012b08:	6063      	str	r3, [r4, #4]
 8012b0a:	bf04      	itt	eq
 8012b0c:	1809      	addeq	r1, r1, r0
 8012b0e:	6021      	streq	r1, [r4, #0]
 8012b10:	6054      	str	r4, [r2, #4]
 8012b12:	e7ca      	b.n	8012aaa <_free_r+0x22>
 8012b14:	bd38      	pop	{r3, r4, r5, pc}
 8012b16:	bf00      	nop
 8012b18:	200061e8 	.word	0x200061e8

08012b1c <malloc>:
 8012b1c:	4b02      	ldr	r3, [pc, #8]	@ (8012b28 <malloc+0xc>)
 8012b1e:	4601      	mov	r1, r0
 8012b20:	6818      	ldr	r0, [r3, #0]
 8012b22:	f000 b825 	b.w	8012b70 <_malloc_r>
 8012b26:	bf00      	nop
 8012b28:	20000078 	.word	0x20000078

08012b2c <sbrk_aligned>:
 8012b2c:	b570      	push	{r4, r5, r6, lr}
 8012b2e:	4e0f      	ldr	r6, [pc, #60]	@ (8012b6c <sbrk_aligned+0x40>)
 8012b30:	460c      	mov	r4, r1
 8012b32:	6831      	ldr	r1, [r6, #0]
 8012b34:	4605      	mov	r5, r0
 8012b36:	b911      	cbnz	r1, 8012b3e <sbrk_aligned+0x12>
 8012b38:	f000 fe40 	bl	80137bc <_sbrk_r>
 8012b3c:	6030      	str	r0, [r6, #0]
 8012b3e:	4621      	mov	r1, r4
 8012b40:	4628      	mov	r0, r5
 8012b42:	f000 fe3b 	bl	80137bc <_sbrk_r>
 8012b46:	1c43      	adds	r3, r0, #1
 8012b48:	d103      	bne.n	8012b52 <sbrk_aligned+0x26>
 8012b4a:	f04f 34ff 	mov.w	r4, #4294967295
 8012b4e:	4620      	mov	r0, r4
 8012b50:	bd70      	pop	{r4, r5, r6, pc}
 8012b52:	1cc4      	adds	r4, r0, #3
 8012b54:	f024 0403 	bic.w	r4, r4, #3
 8012b58:	42a0      	cmp	r0, r4
 8012b5a:	d0f8      	beq.n	8012b4e <sbrk_aligned+0x22>
 8012b5c:	1a21      	subs	r1, r4, r0
 8012b5e:	4628      	mov	r0, r5
 8012b60:	f000 fe2c 	bl	80137bc <_sbrk_r>
 8012b64:	3001      	adds	r0, #1
 8012b66:	d1f2      	bne.n	8012b4e <sbrk_aligned+0x22>
 8012b68:	e7ef      	b.n	8012b4a <sbrk_aligned+0x1e>
 8012b6a:	bf00      	nop
 8012b6c:	200061e4 	.word	0x200061e4

08012b70 <_malloc_r>:
 8012b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012b74:	1ccd      	adds	r5, r1, #3
 8012b76:	f025 0503 	bic.w	r5, r5, #3
 8012b7a:	3508      	adds	r5, #8
 8012b7c:	2d0c      	cmp	r5, #12
 8012b7e:	bf38      	it	cc
 8012b80:	250c      	movcc	r5, #12
 8012b82:	2d00      	cmp	r5, #0
 8012b84:	4606      	mov	r6, r0
 8012b86:	db01      	blt.n	8012b8c <_malloc_r+0x1c>
 8012b88:	42a9      	cmp	r1, r5
 8012b8a:	d904      	bls.n	8012b96 <_malloc_r+0x26>
 8012b8c:	230c      	movs	r3, #12
 8012b8e:	6033      	str	r3, [r6, #0]
 8012b90:	2000      	movs	r0, #0
 8012b92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012c6c <_malloc_r+0xfc>
 8012b9a:	f000 f869 	bl	8012c70 <__malloc_lock>
 8012b9e:	f8d8 3000 	ldr.w	r3, [r8]
 8012ba2:	461c      	mov	r4, r3
 8012ba4:	bb44      	cbnz	r4, 8012bf8 <_malloc_r+0x88>
 8012ba6:	4629      	mov	r1, r5
 8012ba8:	4630      	mov	r0, r6
 8012baa:	f7ff ffbf 	bl	8012b2c <sbrk_aligned>
 8012bae:	1c43      	adds	r3, r0, #1
 8012bb0:	4604      	mov	r4, r0
 8012bb2:	d158      	bne.n	8012c66 <_malloc_r+0xf6>
 8012bb4:	f8d8 4000 	ldr.w	r4, [r8]
 8012bb8:	4627      	mov	r7, r4
 8012bba:	2f00      	cmp	r7, #0
 8012bbc:	d143      	bne.n	8012c46 <_malloc_r+0xd6>
 8012bbe:	2c00      	cmp	r4, #0
 8012bc0:	d04b      	beq.n	8012c5a <_malloc_r+0xea>
 8012bc2:	6823      	ldr	r3, [r4, #0]
 8012bc4:	4639      	mov	r1, r7
 8012bc6:	4630      	mov	r0, r6
 8012bc8:	eb04 0903 	add.w	r9, r4, r3
 8012bcc:	f000 fdf6 	bl	80137bc <_sbrk_r>
 8012bd0:	4581      	cmp	r9, r0
 8012bd2:	d142      	bne.n	8012c5a <_malloc_r+0xea>
 8012bd4:	6821      	ldr	r1, [r4, #0]
 8012bd6:	1a6d      	subs	r5, r5, r1
 8012bd8:	4629      	mov	r1, r5
 8012bda:	4630      	mov	r0, r6
 8012bdc:	f7ff ffa6 	bl	8012b2c <sbrk_aligned>
 8012be0:	3001      	adds	r0, #1
 8012be2:	d03a      	beq.n	8012c5a <_malloc_r+0xea>
 8012be4:	6823      	ldr	r3, [r4, #0]
 8012be6:	442b      	add	r3, r5
 8012be8:	6023      	str	r3, [r4, #0]
 8012bea:	f8d8 3000 	ldr.w	r3, [r8]
 8012bee:	685a      	ldr	r2, [r3, #4]
 8012bf0:	bb62      	cbnz	r2, 8012c4c <_malloc_r+0xdc>
 8012bf2:	f8c8 7000 	str.w	r7, [r8]
 8012bf6:	e00f      	b.n	8012c18 <_malloc_r+0xa8>
 8012bf8:	6822      	ldr	r2, [r4, #0]
 8012bfa:	1b52      	subs	r2, r2, r5
 8012bfc:	d420      	bmi.n	8012c40 <_malloc_r+0xd0>
 8012bfe:	2a0b      	cmp	r2, #11
 8012c00:	d917      	bls.n	8012c32 <_malloc_r+0xc2>
 8012c02:	1961      	adds	r1, r4, r5
 8012c04:	42a3      	cmp	r3, r4
 8012c06:	6025      	str	r5, [r4, #0]
 8012c08:	bf18      	it	ne
 8012c0a:	6059      	strne	r1, [r3, #4]
 8012c0c:	6863      	ldr	r3, [r4, #4]
 8012c0e:	bf08      	it	eq
 8012c10:	f8c8 1000 	streq.w	r1, [r8]
 8012c14:	5162      	str	r2, [r4, r5]
 8012c16:	604b      	str	r3, [r1, #4]
 8012c18:	4630      	mov	r0, r6
 8012c1a:	f000 f82f 	bl	8012c7c <__malloc_unlock>
 8012c1e:	f104 000b 	add.w	r0, r4, #11
 8012c22:	1d23      	adds	r3, r4, #4
 8012c24:	f020 0007 	bic.w	r0, r0, #7
 8012c28:	1ac2      	subs	r2, r0, r3
 8012c2a:	bf1c      	itt	ne
 8012c2c:	1a1b      	subne	r3, r3, r0
 8012c2e:	50a3      	strne	r3, [r4, r2]
 8012c30:	e7af      	b.n	8012b92 <_malloc_r+0x22>
 8012c32:	6862      	ldr	r2, [r4, #4]
 8012c34:	42a3      	cmp	r3, r4
 8012c36:	bf0c      	ite	eq
 8012c38:	f8c8 2000 	streq.w	r2, [r8]
 8012c3c:	605a      	strne	r2, [r3, #4]
 8012c3e:	e7eb      	b.n	8012c18 <_malloc_r+0xa8>
 8012c40:	4623      	mov	r3, r4
 8012c42:	6864      	ldr	r4, [r4, #4]
 8012c44:	e7ae      	b.n	8012ba4 <_malloc_r+0x34>
 8012c46:	463c      	mov	r4, r7
 8012c48:	687f      	ldr	r7, [r7, #4]
 8012c4a:	e7b6      	b.n	8012bba <_malloc_r+0x4a>
 8012c4c:	461a      	mov	r2, r3
 8012c4e:	685b      	ldr	r3, [r3, #4]
 8012c50:	42a3      	cmp	r3, r4
 8012c52:	d1fb      	bne.n	8012c4c <_malloc_r+0xdc>
 8012c54:	2300      	movs	r3, #0
 8012c56:	6053      	str	r3, [r2, #4]
 8012c58:	e7de      	b.n	8012c18 <_malloc_r+0xa8>
 8012c5a:	230c      	movs	r3, #12
 8012c5c:	6033      	str	r3, [r6, #0]
 8012c5e:	4630      	mov	r0, r6
 8012c60:	f000 f80c 	bl	8012c7c <__malloc_unlock>
 8012c64:	e794      	b.n	8012b90 <_malloc_r+0x20>
 8012c66:	6005      	str	r5, [r0, #0]
 8012c68:	e7d6      	b.n	8012c18 <_malloc_r+0xa8>
 8012c6a:	bf00      	nop
 8012c6c:	200061e8 	.word	0x200061e8

08012c70 <__malloc_lock>:
 8012c70:	4801      	ldr	r0, [pc, #4]	@ (8012c78 <__malloc_lock+0x8>)
 8012c72:	f7ff bef2 	b.w	8012a5a <__retarget_lock_acquire_recursive>
 8012c76:	bf00      	nop
 8012c78:	200061e0 	.word	0x200061e0

08012c7c <__malloc_unlock>:
 8012c7c:	4801      	ldr	r0, [pc, #4]	@ (8012c84 <__malloc_unlock+0x8>)
 8012c7e:	f7ff beed 	b.w	8012a5c <__retarget_lock_release_recursive>
 8012c82:	bf00      	nop
 8012c84:	200061e0 	.word	0x200061e0

08012c88 <__ssputs_r>:
 8012c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012c8c:	688e      	ldr	r6, [r1, #8]
 8012c8e:	461f      	mov	r7, r3
 8012c90:	42be      	cmp	r6, r7
 8012c92:	680b      	ldr	r3, [r1, #0]
 8012c94:	4682      	mov	sl, r0
 8012c96:	460c      	mov	r4, r1
 8012c98:	4690      	mov	r8, r2
 8012c9a:	d82d      	bhi.n	8012cf8 <__ssputs_r+0x70>
 8012c9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012ca0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012ca4:	d026      	beq.n	8012cf4 <__ssputs_r+0x6c>
 8012ca6:	6965      	ldr	r5, [r4, #20]
 8012ca8:	6909      	ldr	r1, [r1, #16]
 8012caa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012cae:	eba3 0901 	sub.w	r9, r3, r1
 8012cb2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012cb6:	1c7b      	adds	r3, r7, #1
 8012cb8:	444b      	add	r3, r9
 8012cba:	106d      	asrs	r5, r5, #1
 8012cbc:	429d      	cmp	r5, r3
 8012cbe:	bf38      	it	cc
 8012cc0:	461d      	movcc	r5, r3
 8012cc2:	0553      	lsls	r3, r2, #21
 8012cc4:	d527      	bpl.n	8012d16 <__ssputs_r+0x8e>
 8012cc6:	4629      	mov	r1, r5
 8012cc8:	f7ff ff52 	bl	8012b70 <_malloc_r>
 8012ccc:	4606      	mov	r6, r0
 8012cce:	b360      	cbz	r0, 8012d2a <__ssputs_r+0xa2>
 8012cd0:	6921      	ldr	r1, [r4, #16]
 8012cd2:	464a      	mov	r2, r9
 8012cd4:	f7ff fec3 	bl	8012a5e <memcpy>
 8012cd8:	89a3      	ldrh	r3, [r4, #12]
 8012cda:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012cde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012ce2:	81a3      	strh	r3, [r4, #12]
 8012ce4:	6126      	str	r6, [r4, #16]
 8012ce6:	6165      	str	r5, [r4, #20]
 8012ce8:	444e      	add	r6, r9
 8012cea:	eba5 0509 	sub.w	r5, r5, r9
 8012cee:	6026      	str	r6, [r4, #0]
 8012cf0:	60a5      	str	r5, [r4, #8]
 8012cf2:	463e      	mov	r6, r7
 8012cf4:	42be      	cmp	r6, r7
 8012cf6:	d900      	bls.n	8012cfa <__ssputs_r+0x72>
 8012cf8:	463e      	mov	r6, r7
 8012cfa:	6820      	ldr	r0, [r4, #0]
 8012cfc:	4632      	mov	r2, r6
 8012cfe:	4641      	mov	r1, r8
 8012d00:	f7ff fd34 	bl	801276c <memmove>
 8012d04:	68a3      	ldr	r3, [r4, #8]
 8012d06:	1b9b      	subs	r3, r3, r6
 8012d08:	60a3      	str	r3, [r4, #8]
 8012d0a:	6823      	ldr	r3, [r4, #0]
 8012d0c:	4433      	add	r3, r6
 8012d0e:	6023      	str	r3, [r4, #0]
 8012d10:	2000      	movs	r0, #0
 8012d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d16:	462a      	mov	r2, r5
 8012d18:	f000 fd60 	bl	80137dc <_realloc_r>
 8012d1c:	4606      	mov	r6, r0
 8012d1e:	2800      	cmp	r0, #0
 8012d20:	d1e0      	bne.n	8012ce4 <__ssputs_r+0x5c>
 8012d22:	6921      	ldr	r1, [r4, #16]
 8012d24:	4650      	mov	r0, sl
 8012d26:	f7ff feaf 	bl	8012a88 <_free_r>
 8012d2a:	230c      	movs	r3, #12
 8012d2c:	f8ca 3000 	str.w	r3, [sl]
 8012d30:	89a3      	ldrh	r3, [r4, #12]
 8012d32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d36:	81a3      	strh	r3, [r4, #12]
 8012d38:	f04f 30ff 	mov.w	r0, #4294967295
 8012d3c:	e7e9      	b.n	8012d12 <__ssputs_r+0x8a>
	...

08012d40 <_svfiprintf_r>:
 8012d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d44:	4698      	mov	r8, r3
 8012d46:	898b      	ldrh	r3, [r1, #12]
 8012d48:	061b      	lsls	r3, r3, #24
 8012d4a:	b09d      	sub	sp, #116	@ 0x74
 8012d4c:	4607      	mov	r7, r0
 8012d4e:	460d      	mov	r5, r1
 8012d50:	4614      	mov	r4, r2
 8012d52:	d510      	bpl.n	8012d76 <_svfiprintf_r+0x36>
 8012d54:	690b      	ldr	r3, [r1, #16]
 8012d56:	b973      	cbnz	r3, 8012d76 <_svfiprintf_r+0x36>
 8012d58:	2140      	movs	r1, #64	@ 0x40
 8012d5a:	f7ff ff09 	bl	8012b70 <_malloc_r>
 8012d5e:	6028      	str	r0, [r5, #0]
 8012d60:	6128      	str	r0, [r5, #16]
 8012d62:	b930      	cbnz	r0, 8012d72 <_svfiprintf_r+0x32>
 8012d64:	230c      	movs	r3, #12
 8012d66:	603b      	str	r3, [r7, #0]
 8012d68:	f04f 30ff 	mov.w	r0, #4294967295
 8012d6c:	b01d      	add	sp, #116	@ 0x74
 8012d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d72:	2340      	movs	r3, #64	@ 0x40
 8012d74:	616b      	str	r3, [r5, #20]
 8012d76:	2300      	movs	r3, #0
 8012d78:	9309      	str	r3, [sp, #36]	@ 0x24
 8012d7a:	2320      	movs	r3, #32
 8012d7c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012d80:	f8cd 800c 	str.w	r8, [sp, #12]
 8012d84:	2330      	movs	r3, #48	@ 0x30
 8012d86:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012f24 <_svfiprintf_r+0x1e4>
 8012d8a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012d8e:	f04f 0901 	mov.w	r9, #1
 8012d92:	4623      	mov	r3, r4
 8012d94:	469a      	mov	sl, r3
 8012d96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012d9a:	b10a      	cbz	r2, 8012da0 <_svfiprintf_r+0x60>
 8012d9c:	2a25      	cmp	r2, #37	@ 0x25
 8012d9e:	d1f9      	bne.n	8012d94 <_svfiprintf_r+0x54>
 8012da0:	ebba 0b04 	subs.w	fp, sl, r4
 8012da4:	d00b      	beq.n	8012dbe <_svfiprintf_r+0x7e>
 8012da6:	465b      	mov	r3, fp
 8012da8:	4622      	mov	r2, r4
 8012daa:	4629      	mov	r1, r5
 8012dac:	4638      	mov	r0, r7
 8012dae:	f7ff ff6b 	bl	8012c88 <__ssputs_r>
 8012db2:	3001      	adds	r0, #1
 8012db4:	f000 80a7 	beq.w	8012f06 <_svfiprintf_r+0x1c6>
 8012db8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012dba:	445a      	add	r2, fp
 8012dbc:	9209      	str	r2, [sp, #36]	@ 0x24
 8012dbe:	f89a 3000 	ldrb.w	r3, [sl]
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	f000 809f 	beq.w	8012f06 <_svfiprintf_r+0x1c6>
 8012dc8:	2300      	movs	r3, #0
 8012dca:	f04f 32ff 	mov.w	r2, #4294967295
 8012dce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012dd2:	f10a 0a01 	add.w	sl, sl, #1
 8012dd6:	9304      	str	r3, [sp, #16]
 8012dd8:	9307      	str	r3, [sp, #28]
 8012dda:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012dde:	931a      	str	r3, [sp, #104]	@ 0x68
 8012de0:	4654      	mov	r4, sl
 8012de2:	2205      	movs	r2, #5
 8012de4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012de8:	484e      	ldr	r0, [pc, #312]	@ (8012f24 <_svfiprintf_r+0x1e4>)
 8012dea:	f7ed f9f9 	bl	80001e0 <memchr>
 8012dee:	9a04      	ldr	r2, [sp, #16]
 8012df0:	b9d8      	cbnz	r0, 8012e2a <_svfiprintf_r+0xea>
 8012df2:	06d0      	lsls	r0, r2, #27
 8012df4:	bf44      	itt	mi
 8012df6:	2320      	movmi	r3, #32
 8012df8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012dfc:	0711      	lsls	r1, r2, #28
 8012dfe:	bf44      	itt	mi
 8012e00:	232b      	movmi	r3, #43	@ 0x2b
 8012e02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012e06:	f89a 3000 	ldrb.w	r3, [sl]
 8012e0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8012e0c:	d015      	beq.n	8012e3a <_svfiprintf_r+0xfa>
 8012e0e:	9a07      	ldr	r2, [sp, #28]
 8012e10:	4654      	mov	r4, sl
 8012e12:	2000      	movs	r0, #0
 8012e14:	f04f 0c0a 	mov.w	ip, #10
 8012e18:	4621      	mov	r1, r4
 8012e1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012e1e:	3b30      	subs	r3, #48	@ 0x30
 8012e20:	2b09      	cmp	r3, #9
 8012e22:	d94b      	bls.n	8012ebc <_svfiprintf_r+0x17c>
 8012e24:	b1b0      	cbz	r0, 8012e54 <_svfiprintf_r+0x114>
 8012e26:	9207      	str	r2, [sp, #28]
 8012e28:	e014      	b.n	8012e54 <_svfiprintf_r+0x114>
 8012e2a:	eba0 0308 	sub.w	r3, r0, r8
 8012e2e:	fa09 f303 	lsl.w	r3, r9, r3
 8012e32:	4313      	orrs	r3, r2
 8012e34:	9304      	str	r3, [sp, #16]
 8012e36:	46a2      	mov	sl, r4
 8012e38:	e7d2      	b.n	8012de0 <_svfiprintf_r+0xa0>
 8012e3a:	9b03      	ldr	r3, [sp, #12]
 8012e3c:	1d19      	adds	r1, r3, #4
 8012e3e:	681b      	ldr	r3, [r3, #0]
 8012e40:	9103      	str	r1, [sp, #12]
 8012e42:	2b00      	cmp	r3, #0
 8012e44:	bfbb      	ittet	lt
 8012e46:	425b      	neglt	r3, r3
 8012e48:	f042 0202 	orrlt.w	r2, r2, #2
 8012e4c:	9307      	strge	r3, [sp, #28]
 8012e4e:	9307      	strlt	r3, [sp, #28]
 8012e50:	bfb8      	it	lt
 8012e52:	9204      	strlt	r2, [sp, #16]
 8012e54:	7823      	ldrb	r3, [r4, #0]
 8012e56:	2b2e      	cmp	r3, #46	@ 0x2e
 8012e58:	d10a      	bne.n	8012e70 <_svfiprintf_r+0x130>
 8012e5a:	7863      	ldrb	r3, [r4, #1]
 8012e5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8012e5e:	d132      	bne.n	8012ec6 <_svfiprintf_r+0x186>
 8012e60:	9b03      	ldr	r3, [sp, #12]
 8012e62:	1d1a      	adds	r2, r3, #4
 8012e64:	681b      	ldr	r3, [r3, #0]
 8012e66:	9203      	str	r2, [sp, #12]
 8012e68:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012e6c:	3402      	adds	r4, #2
 8012e6e:	9305      	str	r3, [sp, #20]
 8012e70:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012f34 <_svfiprintf_r+0x1f4>
 8012e74:	7821      	ldrb	r1, [r4, #0]
 8012e76:	2203      	movs	r2, #3
 8012e78:	4650      	mov	r0, sl
 8012e7a:	f7ed f9b1 	bl	80001e0 <memchr>
 8012e7e:	b138      	cbz	r0, 8012e90 <_svfiprintf_r+0x150>
 8012e80:	9b04      	ldr	r3, [sp, #16]
 8012e82:	eba0 000a 	sub.w	r0, r0, sl
 8012e86:	2240      	movs	r2, #64	@ 0x40
 8012e88:	4082      	lsls	r2, r0
 8012e8a:	4313      	orrs	r3, r2
 8012e8c:	3401      	adds	r4, #1
 8012e8e:	9304      	str	r3, [sp, #16]
 8012e90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012e94:	4824      	ldr	r0, [pc, #144]	@ (8012f28 <_svfiprintf_r+0x1e8>)
 8012e96:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012e9a:	2206      	movs	r2, #6
 8012e9c:	f7ed f9a0 	bl	80001e0 <memchr>
 8012ea0:	2800      	cmp	r0, #0
 8012ea2:	d036      	beq.n	8012f12 <_svfiprintf_r+0x1d2>
 8012ea4:	4b21      	ldr	r3, [pc, #132]	@ (8012f2c <_svfiprintf_r+0x1ec>)
 8012ea6:	bb1b      	cbnz	r3, 8012ef0 <_svfiprintf_r+0x1b0>
 8012ea8:	9b03      	ldr	r3, [sp, #12]
 8012eaa:	3307      	adds	r3, #7
 8012eac:	f023 0307 	bic.w	r3, r3, #7
 8012eb0:	3308      	adds	r3, #8
 8012eb2:	9303      	str	r3, [sp, #12]
 8012eb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012eb6:	4433      	add	r3, r6
 8012eb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8012eba:	e76a      	b.n	8012d92 <_svfiprintf_r+0x52>
 8012ebc:	fb0c 3202 	mla	r2, ip, r2, r3
 8012ec0:	460c      	mov	r4, r1
 8012ec2:	2001      	movs	r0, #1
 8012ec4:	e7a8      	b.n	8012e18 <_svfiprintf_r+0xd8>
 8012ec6:	2300      	movs	r3, #0
 8012ec8:	3401      	adds	r4, #1
 8012eca:	9305      	str	r3, [sp, #20]
 8012ecc:	4619      	mov	r1, r3
 8012ece:	f04f 0c0a 	mov.w	ip, #10
 8012ed2:	4620      	mov	r0, r4
 8012ed4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012ed8:	3a30      	subs	r2, #48	@ 0x30
 8012eda:	2a09      	cmp	r2, #9
 8012edc:	d903      	bls.n	8012ee6 <_svfiprintf_r+0x1a6>
 8012ede:	2b00      	cmp	r3, #0
 8012ee0:	d0c6      	beq.n	8012e70 <_svfiprintf_r+0x130>
 8012ee2:	9105      	str	r1, [sp, #20]
 8012ee4:	e7c4      	b.n	8012e70 <_svfiprintf_r+0x130>
 8012ee6:	fb0c 2101 	mla	r1, ip, r1, r2
 8012eea:	4604      	mov	r4, r0
 8012eec:	2301      	movs	r3, #1
 8012eee:	e7f0      	b.n	8012ed2 <_svfiprintf_r+0x192>
 8012ef0:	ab03      	add	r3, sp, #12
 8012ef2:	9300      	str	r3, [sp, #0]
 8012ef4:	462a      	mov	r2, r5
 8012ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8012f30 <_svfiprintf_r+0x1f0>)
 8012ef8:	a904      	add	r1, sp, #16
 8012efa:	4638      	mov	r0, r7
 8012efc:	f3af 8000 	nop.w
 8012f00:	1c42      	adds	r2, r0, #1
 8012f02:	4606      	mov	r6, r0
 8012f04:	d1d6      	bne.n	8012eb4 <_svfiprintf_r+0x174>
 8012f06:	89ab      	ldrh	r3, [r5, #12]
 8012f08:	065b      	lsls	r3, r3, #25
 8012f0a:	f53f af2d 	bmi.w	8012d68 <_svfiprintf_r+0x28>
 8012f0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012f10:	e72c      	b.n	8012d6c <_svfiprintf_r+0x2c>
 8012f12:	ab03      	add	r3, sp, #12
 8012f14:	9300      	str	r3, [sp, #0]
 8012f16:	462a      	mov	r2, r5
 8012f18:	4b05      	ldr	r3, [pc, #20]	@ (8012f30 <_svfiprintf_r+0x1f0>)
 8012f1a:	a904      	add	r1, sp, #16
 8012f1c:	4638      	mov	r0, r7
 8012f1e:	f000 f9bb 	bl	8013298 <_printf_i>
 8012f22:	e7ed      	b.n	8012f00 <_svfiprintf_r+0x1c0>
 8012f24:	080154f0 	.word	0x080154f0
 8012f28:	080154fa 	.word	0x080154fa
 8012f2c:	00000000 	.word	0x00000000
 8012f30:	08012c89 	.word	0x08012c89
 8012f34:	080154f6 	.word	0x080154f6

08012f38 <__sfputc_r>:
 8012f38:	6893      	ldr	r3, [r2, #8]
 8012f3a:	3b01      	subs	r3, #1
 8012f3c:	2b00      	cmp	r3, #0
 8012f3e:	b410      	push	{r4}
 8012f40:	6093      	str	r3, [r2, #8]
 8012f42:	da08      	bge.n	8012f56 <__sfputc_r+0x1e>
 8012f44:	6994      	ldr	r4, [r2, #24]
 8012f46:	42a3      	cmp	r3, r4
 8012f48:	db01      	blt.n	8012f4e <__sfputc_r+0x16>
 8012f4a:	290a      	cmp	r1, #10
 8012f4c:	d103      	bne.n	8012f56 <__sfputc_r+0x1e>
 8012f4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012f52:	f7ff bb66 	b.w	8012622 <__swbuf_r>
 8012f56:	6813      	ldr	r3, [r2, #0]
 8012f58:	1c58      	adds	r0, r3, #1
 8012f5a:	6010      	str	r0, [r2, #0]
 8012f5c:	7019      	strb	r1, [r3, #0]
 8012f5e:	4608      	mov	r0, r1
 8012f60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012f64:	4770      	bx	lr

08012f66 <__sfputs_r>:
 8012f66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f68:	4606      	mov	r6, r0
 8012f6a:	460f      	mov	r7, r1
 8012f6c:	4614      	mov	r4, r2
 8012f6e:	18d5      	adds	r5, r2, r3
 8012f70:	42ac      	cmp	r4, r5
 8012f72:	d101      	bne.n	8012f78 <__sfputs_r+0x12>
 8012f74:	2000      	movs	r0, #0
 8012f76:	e007      	b.n	8012f88 <__sfputs_r+0x22>
 8012f78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012f7c:	463a      	mov	r2, r7
 8012f7e:	4630      	mov	r0, r6
 8012f80:	f7ff ffda 	bl	8012f38 <__sfputc_r>
 8012f84:	1c43      	adds	r3, r0, #1
 8012f86:	d1f3      	bne.n	8012f70 <__sfputs_r+0xa>
 8012f88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012f8c <_vfiprintf_r>:
 8012f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f90:	460d      	mov	r5, r1
 8012f92:	b09d      	sub	sp, #116	@ 0x74
 8012f94:	4614      	mov	r4, r2
 8012f96:	4698      	mov	r8, r3
 8012f98:	4606      	mov	r6, r0
 8012f9a:	b118      	cbz	r0, 8012fa4 <_vfiprintf_r+0x18>
 8012f9c:	6a03      	ldr	r3, [r0, #32]
 8012f9e:	b90b      	cbnz	r3, 8012fa4 <_vfiprintf_r+0x18>
 8012fa0:	f7ff f9ec 	bl	801237c <__sinit>
 8012fa4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012fa6:	07d9      	lsls	r1, r3, #31
 8012fa8:	d405      	bmi.n	8012fb6 <_vfiprintf_r+0x2a>
 8012faa:	89ab      	ldrh	r3, [r5, #12]
 8012fac:	059a      	lsls	r2, r3, #22
 8012fae:	d402      	bmi.n	8012fb6 <_vfiprintf_r+0x2a>
 8012fb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012fb2:	f7ff fd52 	bl	8012a5a <__retarget_lock_acquire_recursive>
 8012fb6:	89ab      	ldrh	r3, [r5, #12]
 8012fb8:	071b      	lsls	r3, r3, #28
 8012fba:	d501      	bpl.n	8012fc0 <_vfiprintf_r+0x34>
 8012fbc:	692b      	ldr	r3, [r5, #16]
 8012fbe:	b99b      	cbnz	r3, 8012fe8 <_vfiprintf_r+0x5c>
 8012fc0:	4629      	mov	r1, r5
 8012fc2:	4630      	mov	r0, r6
 8012fc4:	f7ff fb6c 	bl	80126a0 <__swsetup_r>
 8012fc8:	b170      	cbz	r0, 8012fe8 <_vfiprintf_r+0x5c>
 8012fca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012fcc:	07dc      	lsls	r4, r3, #31
 8012fce:	d504      	bpl.n	8012fda <_vfiprintf_r+0x4e>
 8012fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8012fd4:	b01d      	add	sp, #116	@ 0x74
 8012fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012fda:	89ab      	ldrh	r3, [r5, #12]
 8012fdc:	0598      	lsls	r0, r3, #22
 8012fde:	d4f7      	bmi.n	8012fd0 <_vfiprintf_r+0x44>
 8012fe0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012fe2:	f7ff fd3b 	bl	8012a5c <__retarget_lock_release_recursive>
 8012fe6:	e7f3      	b.n	8012fd0 <_vfiprintf_r+0x44>
 8012fe8:	2300      	movs	r3, #0
 8012fea:	9309      	str	r3, [sp, #36]	@ 0x24
 8012fec:	2320      	movs	r3, #32
 8012fee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012ff2:	f8cd 800c 	str.w	r8, [sp, #12]
 8012ff6:	2330      	movs	r3, #48	@ 0x30
 8012ff8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80131a8 <_vfiprintf_r+0x21c>
 8012ffc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013000:	f04f 0901 	mov.w	r9, #1
 8013004:	4623      	mov	r3, r4
 8013006:	469a      	mov	sl, r3
 8013008:	f813 2b01 	ldrb.w	r2, [r3], #1
 801300c:	b10a      	cbz	r2, 8013012 <_vfiprintf_r+0x86>
 801300e:	2a25      	cmp	r2, #37	@ 0x25
 8013010:	d1f9      	bne.n	8013006 <_vfiprintf_r+0x7a>
 8013012:	ebba 0b04 	subs.w	fp, sl, r4
 8013016:	d00b      	beq.n	8013030 <_vfiprintf_r+0xa4>
 8013018:	465b      	mov	r3, fp
 801301a:	4622      	mov	r2, r4
 801301c:	4629      	mov	r1, r5
 801301e:	4630      	mov	r0, r6
 8013020:	f7ff ffa1 	bl	8012f66 <__sfputs_r>
 8013024:	3001      	adds	r0, #1
 8013026:	f000 80a7 	beq.w	8013178 <_vfiprintf_r+0x1ec>
 801302a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801302c:	445a      	add	r2, fp
 801302e:	9209      	str	r2, [sp, #36]	@ 0x24
 8013030:	f89a 3000 	ldrb.w	r3, [sl]
 8013034:	2b00      	cmp	r3, #0
 8013036:	f000 809f 	beq.w	8013178 <_vfiprintf_r+0x1ec>
 801303a:	2300      	movs	r3, #0
 801303c:	f04f 32ff 	mov.w	r2, #4294967295
 8013040:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013044:	f10a 0a01 	add.w	sl, sl, #1
 8013048:	9304      	str	r3, [sp, #16]
 801304a:	9307      	str	r3, [sp, #28]
 801304c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013050:	931a      	str	r3, [sp, #104]	@ 0x68
 8013052:	4654      	mov	r4, sl
 8013054:	2205      	movs	r2, #5
 8013056:	f814 1b01 	ldrb.w	r1, [r4], #1
 801305a:	4853      	ldr	r0, [pc, #332]	@ (80131a8 <_vfiprintf_r+0x21c>)
 801305c:	f7ed f8c0 	bl	80001e0 <memchr>
 8013060:	9a04      	ldr	r2, [sp, #16]
 8013062:	b9d8      	cbnz	r0, 801309c <_vfiprintf_r+0x110>
 8013064:	06d1      	lsls	r1, r2, #27
 8013066:	bf44      	itt	mi
 8013068:	2320      	movmi	r3, #32
 801306a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801306e:	0713      	lsls	r3, r2, #28
 8013070:	bf44      	itt	mi
 8013072:	232b      	movmi	r3, #43	@ 0x2b
 8013074:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013078:	f89a 3000 	ldrb.w	r3, [sl]
 801307c:	2b2a      	cmp	r3, #42	@ 0x2a
 801307e:	d015      	beq.n	80130ac <_vfiprintf_r+0x120>
 8013080:	9a07      	ldr	r2, [sp, #28]
 8013082:	4654      	mov	r4, sl
 8013084:	2000      	movs	r0, #0
 8013086:	f04f 0c0a 	mov.w	ip, #10
 801308a:	4621      	mov	r1, r4
 801308c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013090:	3b30      	subs	r3, #48	@ 0x30
 8013092:	2b09      	cmp	r3, #9
 8013094:	d94b      	bls.n	801312e <_vfiprintf_r+0x1a2>
 8013096:	b1b0      	cbz	r0, 80130c6 <_vfiprintf_r+0x13a>
 8013098:	9207      	str	r2, [sp, #28]
 801309a:	e014      	b.n	80130c6 <_vfiprintf_r+0x13a>
 801309c:	eba0 0308 	sub.w	r3, r0, r8
 80130a0:	fa09 f303 	lsl.w	r3, r9, r3
 80130a4:	4313      	orrs	r3, r2
 80130a6:	9304      	str	r3, [sp, #16]
 80130a8:	46a2      	mov	sl, r4
 80130aa:	e7d2      	b.n	8013052 <_vfiprintf_r+0xc6>
 80130ac:	9b03      	ldr	r3, [sp, #12]
 80130ae:	1d19      	adds	r1, r3, #4
 80130b0:	681b      	ldr	r3, [r3, #0]
 80130b2:	9103      	str	r1, [sp, #12]
 80130b4:	2b00      	cmp	r3, #0
 80130b6:	bfbb      	ittet	lt
 80130b8:	425b      	neglt	r3, r3
 80130ba:	f042 0202 	orrlt.w	r2, r2, #2
 80130be:	9307      	strge	r3, [sp, #28]
 80130c0:	9307      	strlt	r3, [sp, #28]
 80130c2:	bfb8      	it	lt
 80130c4:	9204      	strlt	r2, [sp, #16]
 80130c6:	7823      	ldrb	r3, [r4, #0]
 80130c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80130ca:	d10a      	bne.n	80130e2 <_vfiprintf_r+0x156>
 80130cc:	7863      	ldrb	r3, [r4, #1]
 80130ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80130d0:	d132      	bne.n	8013138 <_vfiprintf_r+0x1ac>
 80130d2:	9b03      	ldr	r3, [sp, #12]
 80130d4:	1d1a      	adds	r2, r3, #4
 80130d6:	681b      	ldr	r3, [r3, #0]
 80130d8:	9203      	str	r2, [sp, #12]
 80130da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80130de:	3402      	adds	r4, #2
 80130e0:	9305      	str	r3, [sp, #20]
 80130e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80131b8 <_vfiprintf_r+0x22c>
 80130e6:	7821      	ldrb	r1, [r4, #0]
 80130e8:	2203      	movs	r2, #3
 80130ea:	4650      	mov	r0, sl
 80130ec:	f7ed f878 	bl	80001e0 <memchr>
 80130f0:	b138      	cbz	r0, 8013102 <_vfiprintf_r+0x176>
 80130f2:	9b04      	ldr	r3, [sp, #16]
 80130f4:	eba0 000a 	sub.w	r0, r0, sl
 80130f8:	2240      	movs	r2, #64	@ 0x40
 80130fa:	4082      	lsls	r2, r0
 80130fc:	4313      	orrs	r3, r2
 80130fe:	3401      	adds	r4, #1
 8013100:	9304      	str	r3, [sp, #16]
 8013102:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013106:	4829      	ldr	r0, [pc, #164]	@ (80131ac <_vfiprintf_r+0x220>)
 8013108:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801310c:	2206      	movs	r2, #6
 801310e:	f7ed f867 	bl	80001e0 <memchr>
 8013112:	2800      	cmp	r0, #0
 8013114:	d03f      	beq.n	8013196 <_vfiprintf_r+0x20a>
 8013116:	4b26      	ldr	r3, [pc, #152]	@ (80131b0 <_vfiprintf_r+0x224>)
 8013118:	bb1b      	cbnz	r3, 8013162 <_vfiprintf_r+0x1d6>
 801311a:	9b03      	ldr	r3, [sp, #12]
 801311c:	3307      	adds	r3, #7
 801311e:	f023 0307 	bic.w	r3, r3, #7
 8013122:	3308      	adds	r3, #8
 8013124:	9303      	str	r3, [sp, #12]
 8013126:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013128:	443b      	add	r3, r7
 801312a:	9309      	str	r3, [sp, #36]	@ 0x24
 801312c:	e76a      	b.n	8013004 <_vfiprintf_r+0x78>
 801312e:	fb0c 3202 	mla	r2, ip, r2, r3
 8013132:	460c      	mov	r4, r1
 8013134:	2001      	movs	r0, #1
 8013136:	e7a8      	b.n	801308a <_vfiprintf_r+0xfe>
 8013138:	2300      	movs	r3, #0
 801313a:	3401      	adds	r4, #1
 801313c:	9305      	str	r3, [sp, #20]
 801313e:	4619      	mov	r1, r3
 8013140:	f04f 0c0a 	mov.w	ip, #10
 8013144:	4620      	mov	r0, r4
 8013146:	f810 2b01 	ldrb.w	r2, [r0], #1
 801314a:	3a30      	subs	r2, #48	@ 0x30
 801314c:	2a09      	cmp	r2, #9
 801314e:	d903      	bls.n	8013158 <_vfiprintf_r+0x1cc>
 8013150:	2b00      	cmp	r3, #0
 8013152:	d0c6      	beq.n	80130e2 <_vfiprintf_r+0x156>
 8013154:	9105      	str	r1, [sp, #20]
 8013156:	e7c4      	b.n	80130e2 <_vfiprintf_r+0x156>
 8013158:	fb0c 2101 	mla	r1, ip, r1, r2
 801315c:	4604      	mov	r4, r0
 801315e:	2301      	movs	r3, #1
 8013160:	e7f0      	b.n	8013144 <_vfiprintf_r+0x1b8>
 8013162:	ab03      	add	r3, sp, #12
 8013164:	9300      	str	r3, [sp, #0]
 8013166:	462a      	mov	r2, r5
 8013168:	4b12      	ldr	r3, [pc, #72]	@ (80131b4 <_vfiprintf_r+0x228>)
 801316a:	a904      	add	r1, sp, #16
 801316c:	4630      	mov	r0, r6
 801316e:	f3af 8000 	nop.w
 8013172:	4607      	mov	r7, r0
 8013174:	1c78      	adds	r0, r7, #1
 8013176:	d1d6      	bne.n	8013126 <_vfiprintf_r+0x19a>
 8013178:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801317a:	07d9      	lsls	r1, r3, #31
 801317c:	d405      	bmi.n	801318a <_vfiprintf_r+0x1fe>
 801317e:	89ab      	ldrh	r3, [r5, #12]
 8013180:	059a      	lsls	r2, r3, #22
 8013182:	d402      	bmi.n	801318a <_vfiprintf_r+0x1fe>
 8013184:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013186:	f7ff fc69 	bl	8012a5c <__retarget_lock_release_recursive>
 801318a:	89ab      	ldrh	r3, [r5, #12]
 801318c:	065b      	lsls	r3, r3, #25
 801318e:	f53f af1f 	bmi.w	8012fd0 <_vfiprintf_r+0x44>
 8013192:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013194:	e71e      	b.n	8012fd4 <_vfiprintf_r+0x48>
 8013196:	ab03      	add	r3, sp, #12
 8013198:	9300      	str	r3, [sp, #0]
 801319a:	462a      	mov	r2, r5
 801319c:	4b05      	ldr	r3, [pc, #20]	@ (80131b4 <_vfiprintf_r+0x228>)
 801319e:	a904      	add	r1, sp, #16
 80131a0:	4630      	mov	r0, r6
 80131a2:	f000 f879 	bl	8013298 <_printf_i>
 80131a6:	e7e4      	b.n	8013172 <_vfiprintf_r+0x1e6>
 80131a8:	080154f0 	.word	0x080154f0
 80131ac:	080154fa 	.word	0x080154fa
 80131b0:	00000000 	.word	0x00000000
 80131b4:	08012f67 	.word	0x08012f67
 80131b8:	080154f6 	.word	0x080154f6

080131bc <_printf_common>:
 80131bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80131c0:	4616      	mov	r6, r2
 80131c2:	4698      	mov	r8, r3
 80131c4:	688a      	ldr	r2, [r1, #8]
 80131c6:	690b      	ldr	r3, [r1, #16]
 80131c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80131cc:	4293      	cmp	r3, r2
 80131ce:	bfb8      	it	lt
 80131d0:	4613      	movlt	r3, r2
 80131d2:	6033      	str	r3, [r6, #0]
 80131d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80131d8:	4607      	mov	r7, r0
 80131da:	460c      	mov	r4, r1
 80131dc:	b10a      	cbz	r2, 80131e2 <_printf_common+0x26>
 80131de:	3301      	adds	r3, #1
 80131e0:	6033      	str	r3, [r6, #0]
 80131e2:	6823      	ldr	r3, [r4, #0]
 80131e4:	0699      	lsls	r1, r3, #26
 80131e6:	bf42      	ittt	mi
 80131e8:	6833      	ldrmi	r3, [r6, #0]
 80131ea:	3302      	addmi	r3, #2
 80131ec:	6033      	strmi	r3, [r6, #0]
 80131ee:	6825      	ldr	r5, [r4, #0]
 80131f0:	f015 0506 	ands.w	r5, r5, #6
 80131f4:	d106      	bne.n	8013204 <_printf_common+0x48>
 80131f6:	f104 0a19 	add.w	sl, r4, #25
 80131fa:	68e3      	ldr	r3, [r4, #12]
 80131fc:	6832      	ldr	r2, [r6, #0]
 80131fe:	1a9b      	subs	r3, r3, r2
 8013200:	42ab      	cmp	r3, r5
 8013202:	dc26      	bgt.n	8013252 <_printf_common+0x96>
 8013204:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013208:	6822      	ldr	r2, [r4, #0]
 801320a:	3b00      	subs	r3, #0
 801320c:	bf18      	it	ne
 801320e:	2301      	movne	r3, #1
 8013210:	0692      	lsls	r2, r2, #26
 8013212:	d42b      	bmi.n	801326c <_printf_common+0xb0>
 8013214:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013218:	4641      	mov	r1, r8
 801321a:	4638      	mov	r0, r7
 801321c:	47c8      	blx	r9
 801321e:	3001      	adds	r0, #1
 8013220:	d01e      	beq.n	8013260 <_printf_common+0xa4>
 8013222:	6823      	ldr	r3, [r4, #0]
 8013224:	6922      	ldr	r2, [r4, #16]
 8013226:	f003 0306 	and.w	r3, r3, #6
 801322a:	2b04      	cmp	r3, #4
 801322c:	bf02      	ittt	eq
 801322e:	68e5      	ldreq	r5, [r4, #12]
 8013230:	6833      	ldreq	r3, [r6, #0]
 8013232:	1aed      	subeq	r5, r5, r3
 8013234:	68a3      	ldr	r3, [r4, #8]
 8013236:	bf0c      	ite	eq
 8013238:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801323c:	2500      	movne	r5, #0
 801323e:	4293      	cmp	r3, r2
 8013240:	bfc4      	itt	gt
 8013242:	1a9b      	subgt	r3, r3, r2
 8013244:	18ed      	addgt	r5, r5, r3
 8013246:	2600      	movs	r6, #0
 8013248:	341a      	adds	r4, #26
 801324a:	42b5      	cmp	r5, r6
 801324c:	d11a      	bne.n	8013284 <_printf_common+0xc8>
 801324e:	2000      	movs	r0, #0
 8013250:	e008      	b.n	8013264 <_printf_common+0xa8>
 8013252:	2301      	movs	r3, #1
 8013254:	4652      	mov	r2, sl
 8013256:	4641      	mov	r1, r8
 8013258:	4638      	mov	r0, r7
 801325a:	47c8      	blx	r9
 801325c:	3001      	adds	r0, #1
 801325e:	d103      	bne.n	8013268 <_printf_common+0xac>
 8013260:	f04f 30ff 	mov.w	r0, #4294967295
 8013264:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013268:	3501      	adds	r5, #1
 801326a:	e7c6      	b.n	80131fa <_printf_common+0x3e>
 801326c:	18e1      	adds	r1, r4, r3
 801326e:	1c5a      	adds	r2, r3, #1
 8013270:	2030      	movs	r0, #48	@ 0x30
 8013272:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8013276:	4422      	add	r2, r4
 8013278:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801327c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8013280:	3302      	adds	r3, #2
 8013282:	e7c7      	b.n	8013214 <_printf_common+0x58>
 8013284:	2301      	movs	r3, #1
 8013286:	4622      	mov	r2, r4
 8013288:	4641      	mov	r1, r8
 801328a:	4638      	mov	r0, r7
 801328c:	47c8      	blx	r9
 801328e:	3001      	adds	r0, #1
 8013290:	d0e6      	beq.n	8013260 <_printf_common+0xa4>
 8013292:	3601      	adds	r6, #1
 8013294:	e7d9      	b.n	801324a <_printf_common+0x8e>
	...

08013298 <_printf_i>:
 8013298:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801329c:	7e0f      	ldrb	r7, [r1, #24]
 801329e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80132a0:	2f78      	cmp	r7, #120	@ 0x78
 80132a2:	4691      	mov	r9, r2
 80132a4:	4680      	mov	r8, r0
 80132a6:	460c      	mov	r4, r1
 80132a8:	469a      	mov	sl, r3
 80132aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80132ae:	d807      	bhi.n	80132c0 <_printf_i+0x28>
 80132b0:	2f62      	cmp	r7, #98	@ 0x62
 80132b2:	d80a      	bhi.n	80132ca <_printf_i+0x32>
 80132b4:	2f00      	cmp	r7, #0
 80132b6:	f000 80d1 	beq.w	801345c <_printf_i+0x1c4>
 80132ba:	2f58      	cmp	r7, #88	@ 0x58
 80132bc:	f000 80b8 	beq.w	8013430 <_printf_i+0x198>
 80132c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80132c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80132c8:	e03a      	b.n	8013340 <_printf_i+0xa8>
 80132ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80132ce:	2b15      	cmp	r3, #21
 80132d0:	d8f6      	bhi.n	80132c0 <_printf_i+0x28>
 80132d2:	a101      	add	r1, pc, #4	@ (adr r1, 80132d8 <_printf_i+0x40>)
 80132d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80132d8:	08013331 	.word	0x08013331
 80132dc:	08013345 	.word	0x08013345
 80132e0:	080132c1 	.word	0x080132c1
 80132e4:	080132c1 	.word	0x080132c1
 80132e8:	080132c1 	.word	0x080132c1
 80132ec:	080132c1 	.word	0x080132c1
 80132f0:	08013345 	.word	0x08013345
 80132f4:	080132c1 	.word	0x080132c1
 80132f8:	080132c1 	.word	0x080132c1
 80132fc:	080132c1 	.word	0x080132c1
 8013300:	080132c1 	.word	0x080132c1
 8013304:	08013443 	.word	0x08013443
 8013308:	0801336f 	.word	0x0801336f
 801330c:	080133fd 	.word	0x080133fd
 8013310:	080132c1 	.word	0x080132c1
 8013314:	080132c1 	.word	0x080132c1
 8013318:	08013465 	.word	0x08013465
 801331c:	080132c1 	.word	0x080132c1
 8013320:	0801336f 	.word	0x0801336f
 8013324:	080132c1 	.word	0x080132c1
 8013328:	080132c1 	.word	0x080132c1
 801332c:	08013405 	.word	0x08013405
 8013330:	6833      	ldr	r3, [r6, #0]
 8013332:	1d1a      	adds	r2, r3, #4
 8013334:	681b      	ldr	r3, [r3, #0]
 8013336:	6032      	str	r2, [r6, #0]
 8013338:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801333c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013340:	2301      	movs	r3, #1
 8013342:	e09c      	b.n	801347e <_printf_i+0x1e6>
 8013344:	6833      	ldr	r3, [r6, #0]
 8013346:	6820      	ldr	r0, [r4, #0]
 8013348:	1d19      	adds	r1, r3, #4
 801334a:	6031      	str	r1, [r6, #0]
 801334c:	0606      	lsls	r6, r0, #24
 801334e:	d501      	bpl.n	8013354 <_printf_i+0xbc>
 8013350:	681d      	ldr	r5, [r3, #0]
 8013352:	e003      	b.n	801335c <_printf_i+0xc4>
 8013354:	0645      	lsls	r5, r0, #25
 8013356:	d5fb      	bpl.n	8013350 <_printf_i+0xb8>
 8013358:	f9b3 5000 	ldrsh.w	r5, [r3]
 801335c:	2d00      	cmp	r5, #0
 801335e:	da03      	bge.n	8013368 <_printf_i+0xd0>
 8013360:	232d      	movs	r3, #45	@ 0x2d
 8013362:	426d      	negs	r5, r5
 8013364:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013368:	4858      	ldr	r0, [pc, #352]	@ (80134cc <_printf_i+0x234>)
 801336a:	230a      	movs	r3, #10
 801336c:	e011      	b.n	8013392 <_printf_i+0xfa>
 801336e:	6821      	ldr	r1, [r4, #0]
 8013370:	6833      	ldr	r3, [r6, #0]
 8013372:	0608      	lsls	r0, r1, #24
 8013374:	f853 5b04 	ldr.w	r5, [r3], #4
 8013378:	d402      	bmi.n	8013380 <_printf_i+0xe8>
 801337a:	0649      	lsls	r1, r1, #25
 801337c:	bf48      	it	mi
 801337e:	b2ad      	uxthmi	r5, r5
 8013380:	2f6f      	cmp	r7, #111	@ 0x6f
 8013382:	4852      	ldr	r0, [pc, #328]	@ (80134cc <_printf_i+0x234>)
 8013384:	6033      	str	r3, [r6, #0]
 8013386:	bf14      	ite	ne
 8013388:	230a      	movne	r3, #10
 801338a:	2308      	moveq	r3, #8
 801338c:	2100      	movs	r1, #0
 801338e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8013392:	6866      	ldr	r6, [r4, #4]
 8013394:	60a6      	str	r6, [r4, #8]
 8013396:	2e00      	cmp	r6, #0
 8013398:	db05      	blt.n	80133a6 <_printf_i+0x10e>
 801339a:	6821      	ldr	r1, [r4, #0]
 801339c:	432e      	orrs	r6, r5
 801339e:	f021 0104 	bic.w	r1, r1, #4
 80133a2:	6021      	str	r1, [r4, #0]
 80133a4:	d04b      	beq.n	801343e <_printf_i+0x1a6>
 80133a6:	4616      	mov	r6, r2
 80133a8:	fbb5 f1f3 	udiv	r1, r5, r3
 80133ac:	fb03 5711 	mls	r7, r3, r1, r5
 80133b0:	5dc7      	ldrb	r7, [r0, r7]
 80133b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80133b6:	462f      	mov	r7, r5
 80133b8:	42bb      	cmp	r3, r7
 80133ba:	460d      	mov	r5, r1
 80133bc:	d9f4      	bls.n	80133a8 <_printf_i+0x110>
 80133be:	2b08      	cmp	r3, #8
 80133c0:	d10b      	bne.n	80133da <_printf_i+0x142>
 80133c2:	6823      	ldr	r3, [r4, #0]
 80133c4:	07df      	lsls	r7, r3, #31
 80133c6:	d508      	bpl.n	80133da <_printf_i+0x142>
 80133c8:	6923      	ldr	r3, [r4, #16]
 80133ca:	6861      	ldr	r1, [r4, #4]
 80133cc:	4299      	cmp	r1, r3
 80133ce:	bfde      	ittt	le
 80133d0:	2330      	movle	r3, #48	@ 0x30
 80133d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80133d6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80133da:	1b92      	subs	r2, r2, r6
 80133dc:	6122      	str	r2, [r4, #16]
 80133de:	f8cd a000 	str.w	sl, [sp]
 80133e2:	464b      	mov	r3, r9
 80133e4:	aa03      	add	r2, sp, #12
 80133e6:	4621      	mov	r1, r4
 80133e8:	4640      	mov	r0, r8
 80133ea:	f7ff fee7 	bl	80131bc <_printf_common>
 80133ee:	3001      	adds	r0, #1
 80133f0:	d14a      	bne.n	8013488 <_printf_i+0x1f0>
 80133f2:	f04f 30ff 	mov.w	r0, #4294967295
 80133f6:	b004      	add	sp, #16
 80133f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80133fc:	6823      	ldr	r3, [r4, #0]
 80133fe:	f043 0320 	orr.w	r3, r3, #32
 8013402:	6023      	str	r3, [r4, #0]
 8013404:	4832      	ldr	r0, [pc, #200]	@ (80134d0 <_printf_i+0x238>)
 8013406:	2778      	movs	r7, #120	@ 0x78
 8013408:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801340c:	6823      	ldr	r3, [r4, #0]
 801340e:	6831      	ldr	r1, [r6, #0]
 8013410:	061f      	lsls	r7, r3, #24
 8013412:	f851 5b04 	ldr.w	r5, [r1], #4
 8013416:	d402      	bmi.n	801341e <_printf_i+0x186>
 8013418:	065f      	lsls	r7, r3, #25
 801341a:	bf48      	it	mi
 801341c:	b2ad      	uxthmi	r5, r5
 801341e:	6031      	str	r1, [r6, #0]
 8013420:	07d9      	lsls	r1, r3, #31
 8013422:	bf44      	itt	mi
 8013424:	f043 0320 	orrmi.w	r3, r3, #32
 8013428:	6023      	strmi	r3, [r4, #0]
 801342a:	b11d      	cbz	r5, 8013434 <_printf_i+0x19c>
 801342c:	2310      	movs	r3, #16
 801342e:	e7ad      	b.n	801338c <_printf_i+0xf4>
 8013430:	4826      	ldr	r0, [pc, #152]	@ (80134cc <_printf_i+0x234>)
 8013432:	e7e9      	b.n	8013408 <_printf_i+0x170>
 8013434:	6823      	ldr	r3, [r4, #0]
 8013436:	f023 0320 	bic.w	r3, r3, #32
 801343a:	6023      	str	r3, [r4, #0]
 801343c:	e7f6      	b.n	801342c <_printf_i+0x194>
 801343e:	4616      	mov	r6, r2
 8013440:	e7bd      	b.n	80133be <_printf_i+0x126>
 8013442:	6833      	ldr	r3, [r6, #0]
 8013444:	6825      	ldr	r5, [r4, #0]
 8013446:	6961      	ldr	r1, [r4, #20]
 8013448:	1d18      	adds	r0, r3, #4
 801344a:	6030      	str	r0, [r6, #0]
 801344c:	062e      	lsls	r6, r5, #24
 801344e:	681b      	ldr	r3, [r3, #0]
 8013450:	d501      	bpl.n	8013456 <_printf_i+0x1be>
 8013452:	6019      	str	r1, [r3, #0]
 8013454:	e002      	b.n	801345c <_printf_i+0x1c4>
 8013456:	0668      	lsls	r0, r5, #25
 8013458:	d5fb      	bpl.n	8013452 <_printf_i+0x1ba>
 801345a:	8019      	strh	r1, [r3, #0]
 801345c:	2300      	movs	r3, #0
 801345e:	6123      	str	r3, [r4, #16]
 8013460:	4616      	mov	r6, r2
 8013462:	e7bc      	b.n	80133de <_printf_i+0x146>
 8013464:	6833      	ldr	r3, [r6, #0]
 8013466:	1d1a      	adds	r2, r3, #4
 8013468:	6032      	str	r2, [r6, #0]
 801346a:	681e      	ldr	r6, [r3, #0]
 801346c:	6862      	ldr	r2, [r4, #4]
 801346e:	2100      	movs	r1, #0
 8013470:	4630      	mov	r0, r6
 8013472:	f7ec feb5 	bl	80001e0 <memchr>
 8013476:	b108      	cbz	r0, 801347c <_printf_i+0x1e4>
 8013478:	1b80      	subs	r0, r0, r6
 801347a:	6060      	str	r0, [r4, #4]
 801347c:	6863      	ldr	r3, [r4, #4]
 801347e:	6123      	str	r3, [r4, #16]
 8013480:	2300      	movs	r3, #0
 8013482:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013486:	e7aa      	b.n	80133de <_printf_i+0x146>
 8013488:	6923      	ldr	r3, [r4, #16]
 801348a:	4632      	mov	r2, r6
 801348c:	4649      	mov	r1, r9
 801348e:	4640      	mov	r0, r8
 8013490:	47d0      	blx	sl
 8013492:	3001      	adds	r0, #1
 8013494:	d0ad      	beq.n	80133f2 <_printf_i+0x15a>
 8013496:	6823      	ldr	r3, [r4, #0]
 8013498:	079b      	lsls	r3, r3, #30
 801349a:	d413      	bmi.n	80134c4 <_printf_i+0x22c>
 801349c:	68e0      	ldr	r0, [r4, #12]
 801349e:	9b03      	ldr	r3, [sp, #12]
 80134a0:	4298      	cmp	r0, r3
 80134a2:	bfb8      	it	lt
 80134a4:	4618      	movlt	r0, r3
 80134a6:	e7a6      	b.n	80133f6 <_printf_i+0x15e>
 80134a8:	2301      	movs	r3, #1
 80134aa:	4632      	mov	r2, r6
 80134ac:	4649      	mov	r1, r9
 80134ae:	4640      	mov	r0, r8
 80134b0:	47d0      	blx	sl
 80134b2:	3001      	adds	r0, #1
 80134b4:	d09d      	beq.n	80133f2 <_printf_i+0x15a>
 80134b6:	3501      	adds	r5, #1
 80134b8:	68e3      	ldr	r3, [r4, #12]
 80134ba:	9903      	ldr	r1, [sp, #12]
 80134bc:	1a5b      	subs	r3, r3, r1
 80134be:	42ab      	cmp	r3, r5
 80134c0:	dcf2      	bgt.n	80134a8 <_printf_i+0x210>
 80134c2:	e7eb      	b.n	801349c <_printf_i+0x204>
 80134c4:	2500      	movs	r5, #0
 80134c6:	f104 0619 	add.w	r6, r4, #25
 80134ca:	e7f5      	b.n	80134b8 <_printf_i+0x220>
 80134cc:	08015501 	.word	0x08015501
 80134d0:	08015512 	.word	0x08015512

080134d4 <__sflush_r>:
 80134d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80134d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80134dc:	0716      	lsls	r6, r2, #28
 80134de:	4605      	mov	r5, r0
 80134e0:	460c      	mov	r4, r1
 80134e2:	d454      	bmi.n	801358e <__sflush_r+0xba>
 80134e4:	684b      	ldr	r3, [r1, #4]
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	dc02      	bgt.n	80134f0 <__sflush_r+0x1c>
 80134ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80134ec:	2b00      	cmp	r3, #0
 80134ee:	dd48      	ble.n	8013582 <__sflush_r+0xae>
 80134f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80134f2:	2e00      	cmp	r6, #0
 80134f4:	d045      	beq.n	8013582 <__sflush_r+0xae>
 80134f6:	2300      	movs	r3, #0
 80134f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80134fc:	682f      	ldr	r7, [r5, #0]
 80134fe:	6a21      	ldr	r1, [r4, #32]
 8013500:	602b      	str	r3, [r5, #0]
 8013502:	d030      	beq.n	8013566 <__sflush_r+0x92>
 8013504:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013506:	89a3      	ldrh	r3, [r4, #12]
 8013508:	0759      	lsls	r1, r3, #29
 801350a:	d505      	bpl.n	8013518 <__sflush_r+0x44>
 801350c:	6863      	ldr	r3, [r4, #4]
 801350e:	1ad2      	subs	r2, r2, r3
 8013510:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013512:	b10b      	cbz	r3, 8013518 <__sflush_r+0x44>
 8013514:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013516:	1ad2      	subs	r2, r2, r3
 8013518:	2300      	movs	r3, #0
 801351a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801351c:	6a21      	ldr	r1, [r4, #32]
 801351e:	4628      	mov	r0, r5
 8013520:	47b0      	blx	r6
 8013522:	1c43      	adds	r3, r0, #1
 8013524:	89a3      	ldrh	r3, [r4, #12]
 8013526:	d106      	bne.n	8013536 <__sflush_r+0x62>
 8013528:	6829      	ldr	r1, [r5, #0]
 801352a:	291d      	cmp	r1, #29
 801352c:	d82b      	bhi.n	8013586 <__sflush_r+0xb2>
 801352e:	4a2a      	ldr	r2, [pc, #168]	@ (80135d8 <__sflush_r+0x104>)
 8013530:	40ca      	lsrs	r2, r1
 8013532:	07d6      	lsls	r6, r2, #31
 8013534:	d527      	bpl.n	8013586 <__sflush_r+0xb2>
 8013536:	2200      	movs	r2, #0
 8013538:	6062      	str	r2, [r4, #4]
 801353a:	04d9      	lsls	r1, r3, #19
 801353c:	6922      	ldr	r2, [r4, #16]
 801353e:	6022      	str	r2, [r4, #0]
 8013540:	d504      	bpl.n	801354c <__sflush_r+0x78>
 8013542:	1c42      	adds	r2, r0, #1
 8013544:	d101      	bne.n	801354a <__sflush_r+0x76>
 8013546:	682b      	ldr	r3, [r5, #0]
 8013548:	b903      	cbnz	r3, 801354c <__sflush_r+0x78>
 801354a:	6560      	str	r0, [r4, #84]	@ 0x54
 801354c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801354e:	602f      	str	r7, [r5, #0]
 8013550:	b1b9      	cbz	r1, 8013582 <__sflush_r+0xae>
 8013552:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013556:	4299      	cmp	r1, r3
 8013558:	d002      	beq.n	8013560 <__sflush_r+0x8c>
 801355a:	4628      	mov	r0, r5
 801355c:	f7ff fa94 	bl	8012a88 <_free_r>
 8013560:	2300      	movs	r3, #0
 8013562:	6363      	str	r3, [r4, #52]	@ 0x34
 8013564:	e00d      	b.n	8013582 <__sflush_r+0xae>
 8013566:	2301      	movs	r3, #1
 8013568:	4628      	mov	r0, r5
 801356a:	47b0      	blx	r6
 801356c:	4602      	mov	r2, r0
 801356e:	1c50      	adds	r0, r2, #1
 8013570:	d1c9      	bne.n	8013506 <__sflush_r+0x32>
 8013572:	682b      	ldr	r3, [r5, #0]
 8013574:	2b00      	cmp	r3, #0
 8013576:	d0c6      	beq.n	8013506 <__sflush_r+0x32>
 8013578:	2b1d      	cmp	r3, #29
 801357a:	d001      	beq.n	8013580 <__sflush_r+0xac>
 801357c:	2b16      	cmp	r3, #22
 801357e:	d11e      	bne.n	80135be <__sflush_r+0xea>
 8013580:	602f      	str	r7, [r5, #0]
 8013582:	2000      	movs	r0, #0
 8013584:	e022      	b.n	80135cc <__sflush_r+0xf8>
 8013586:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801358a:	b21b      	sxth	r3, r3
 801358c:	e01b      	b.n	80135c6 <__sflush_r+0xf2>
 801358e:	690f      	ldr	r7, [r1, #16]
 8013590:	2f00      	cmp	r7, #0
 8013592:	d0f6      	beq.n	8013582 <__sflush_r+0xae>
 8013594:	0793      	lsls	r3, r2, #30
 8013596:	680e      	ldr	r6, [r1, #0]
 8013598:	bf08      	it	eq
 801359a:	694b      	ldreq	r3, [r1, #20]
 801359c:	600f      	str	r7, [r1, #0]
 801359e:	bf18      	it	ne
 80135a0:	2300      	movne	r3, #0
 80135a2:	eba6 0807 	sub.w	r8, r6, r7
 80135a6:	608b      	str	r3, [r1, #8]
 80135a8:	f1b8 0f00 	cmp.w	r8, #0
 80135ac:	dde9      	ble.n	8013582 <__sflush_r+0xae>
 80135ae:	6a21      	ldr	r1, [r4, #32]
 80135b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80135b2:	4643      	mov	r3, r8
 80135b4:	463a      	mov	r2, r7
 80135b6:	4628      	mov	r0, r5
 80135b8:	47b0      	blx	r6
 80135ba:	2800      	cmp	r0, #0
 80135bc:	dc08      	bgt.n	80135d0 <__sflush_r+0xfc>
 80135be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80135c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80135c6:	81a3      	strh	r3, [r4, #12]
 80135c8:	f04f 30ff 	mov.w	r0, #4294967295
 80135cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80135d0:	4407      	add	r7, r0
 80135d2:	eba8 0800 	sub.w	r8, r8, r0
 80135d6:	e7e7      	b.n	80135a8 <__sflush_r+0xd4>
 80135d8:	20400001 	.word	0x20400001

080135dc <_fflush_r>:
 80135dc:	b538      	push	{r3, r4, r5, lr}
 80135de:	690b      	ldr	r3, [r1, #16]
 80135e0:	4605      	mov	r5, r0
 80135e2:	460c      	mov	r4, r1
 80135e4:	b913      	cbnz	r3, 80135ec <_fflush_r+0x10>
 80135e6:	2500      	movs	r5, #0
 80135e8:	4628      	mov	r0, r5
 80135ea:	bd38      	pop	{r3, r4, r5, pc}
 80135ec:	b118      	cbz	r0, 80135f6 <_fflush_r+0x1a>
 80135ee:	6a03      	ldr	r3, [r0, #32]
 80135f0:	b90b      	cbnz	r3, 80135f6 <_fflush_r+0x1a>
 80135f2:	f7fe fec3 	bl	801237c <__sinit>
 80135f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80135fa:	2b00      	cmp	r3, #0
 80135fc:	d0f3      	beq.n	80135e6 <_fflush_r+0xa>
 80135fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013600:	07d0      	lsls	r0, r2, #31
 8013602:	d404      	bmi.n	801360e <_fflush_r+0x32>
 8013604:	0599      	lsls	r1, r3, #22
 8013606:	d402      	bmi.n	801360e <_fflush_r+0x32>
 8013608:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801360a:	f7ff fa26 	bl	8012a5a <__retarget_lock_acquire_recursive>
 801360e:	4628      	mov	r0, r5
 8013610:	4621      	mov	r1, r4
 8013612:	f7ff ff5f 	bl	80134d4 <__sflush_r>
 8013616:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013618:	07da      	lsls	r2, r3, #31
 801361a:	4605      	mov	r5, r0
 801361c:	d4e4      	bmi.n	80135e8 <_fflush_r+0xc>
 801361e:	89a3      	ldrh	r3, [r4, #12]
 8013620:	059b      	lsls	r3, r3, #22
 8013622:	d4e1      	bmi.n	80135e8 <_fflush_r+0xc>
 8013624:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013626:	f7ff fa19 	bl	8012a5c <__retarget_lock_release_recursive>
 801362a:	e7dd      	b.n	80135e8 <_fflush_r+0xc>

0801362c <__swhatbuf_r>:
 801362c:	b570      	push	{r4, r5, r6, lr}
 801362e:	460c      	mov	r4, r1
 8013630:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013634:	2900      	cmp	r1, #0
 8013636:	b096      	sub	sp, #88	@ 0x58
 8013638:	4615      	mov	r5, r2
 801363a:	461e      	mov	r6, r3
 801363c:	da0d      	bge.n	801365a <__swhatbuf_r+0x2e>
 801363e:	89a3      	ldrh	r3, [r4, #12]
 8013640:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013644:	f04f 0100 	mov.w	r1, #0
 8013648:	bf14      	ite	ne
 801364a:	2340      	movne	r3, #64	@ 0x40
 801364c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013650:	2000      	movs	r0, #0
 8013652:	6031      	str	r1, [r6, #0]
 8013654:	602b      	str	r3, [r5, #0]
 8013656:	b016      	add	sp, #88	@ 0x58
 8013658:	bd70      	pop	{r4, r5, r6, pc}
 801365a:	466a      	mov	r2, sp
 801365c:	f000 f878 	bl	8013750 <_fstat_r>
 8013660:	2800      	cmp	r0, #0
 8013662:	dbec      	blt.n	801363e <__swhatbuf_r+0x12>
 8013664:	9901      	ldr	r1, [sp, #4]
 8013666:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801366a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801366e:	4259      	negs	r1, r3
 8013670:	4159      	adcs	r1, r3
 8013672:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013676:	e7eb      	b.n	8013650 <__swhatbuf_r+0x24>

08013678 <__smakebuf_r>:
 8013678:	898b      	ldrh	r3, [r1, #12]
 801367a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801367c:	079d      	lsls	r5, r3, #30
 801367e:	4606      	mov	r6, r0
 8013680:	460c      	mov	r4, r1
 8013682:	d507      	bpl.n	8013694 <__smakebuf_r+0x1c>
 8013684:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013688:	6023      	str	r3, [r4, #0]
 801368a:	6123      	str	r3, [r4, #16]
 801368c:	2301      	movs	r3, #1
 801368e:	6163      	str	r3, [r4, #20]
 8013690:	b003      	add	sp, #12
 8013692:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013694:	ab01      	add	r3, sp, #4
 8013696:	466a      	mov	r2, sp
 8013698:	f7ff ffc8 	bl	801362c <__swhatbuf_r>
 801369c:	9f00      	ldr	r7, [sp, #0]
 801369e:	4605      	mov	r5, r0
 80136a0:	4639      	mov	r1, r7
 80136a2:	4630      	mov	r0, r6
 80136a4:	f7ff fa64 	bl	8012b70 <_malloc_r>
 80136a8:	b948      	cbnz	r0, 80136be <__smakebuf_r+0x46>
 80136aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80136ae:	059a      	lsls	r2, r3, #22
 80136b0:	d4ee      	bmi.n	8013690 <__smakebuf_r+0x18>
 80136b2:	f023 0303 	bic.w	r3, r3, #3
 80136b6:	f043 0302 	orr.w	r3, r3, #2
 80136ba:	81a3      	strh	r3, [r4, #12]
 80136bc:	e7e2      	b.n	8013684 <__smakebuf_r+0xc>
 80136be:	89a3      	ldrh	r3, [r4, #12]
 80136c0:	6020      	str	r0, [r4, #0]
 80136c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80136c6:	81a3      	strh	r3, [r4, #12]
 80136c8:	9b01      	ldr	r3, [sp, #4]
 80136ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80136ce:	b15b      	cbz	r3, 80136e8 <__smakebuf_r+0x70>
 80136d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80136d4:	4630      	mov	r0, r6
 80136d6:	f000 f84d 	bl	8013774 <_isatty_r>
 80136da:	b128      	cbz	r0, 80136e8 <__smakebuf_r+0x70>
 80136dc:	89a3      	ldrh	r3, [r4, #12]
 80136de:	f023 0303 	bic.w	r3, r3, #3
 80136e2:	f043 0301 	orr.w	r3, r3, #1
 80136e6:	81a3      	strh	r3, [r4, #12]
 80136e8:	89a3      	ldrh	r3, [r4, #12]
 80136ea:	431d      	orrs	r5, r3
 80136ec:	81a5      	strh	r5, [r4, #12]
 80136ee:	e7cf      	b.n	8013690 <__smakebuf_r+0x18>

080136f0 <_raise_r>:
 80136f0:	291f      	cmp	r1, #31
 80136f2:	b538      	push	{r3, r4, r5, lr}
 80136f4:	4605      	mov	r5, r0
 80136f6:	460c      	mov	r4, r1
 80136f8:	d904      	bls.n	8013704 <_raise_r+0x14>
 80136fa:	2316      	movs	r3, #22
 80136fc:	6003      	str	r3, [r0, #0]
 80136fe:	f04f 30ff 	mov.w	r0, #4294967295
 8013702:	bd38      	pop	{r3, r4, r5, pc}
 8013704:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013706:	b112      	cbz	r2, 801370e <_raise_r+0x1e>
 8013708:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801370c:	b94b      	cbnz	r3, 8013722 <_raise_r+0x32>
 801370e:	4628      	mov	r0, r5
 8013710:	f000 f852 	bl	80137b8 <_getpid_r>
 8013714:	4622      	mov	r2, r4
 8013716:	4601      	mov	r1, r0
 8013718:	4628      	mov	r0, r5
 801371a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801371e:	f000 b839 	b.w	8013794 <_kill_r>
 8013722:	2b01      	cmp	r3, #1
 8013724:	d00a      	beq.n	801373c <_raise_r+0x4c>
 8013726:	1c59      	adds	r1, r3, #1
 8013728:	d103      	bne.n	8013732 <_raise_r+0x42>
 801372a:	2316      	movs	r3, #22
 801372c:	6003      	str	r3, [r0, #0]
 801372e:	2001      	movs	r0, #1
 8013730:	e7e7      	b.n	8013702 <_raise_r+0x12>
 8013732:	2100      	movs	r1, #0
 8013734:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013738:	4620      	mov	r0, r4
 801373a:	4798      	blx	r3
 801373c:	2000      	movs	r0, #0
 801373e:	e7e0      	b.n	8013702 <_raise_r+0x12>

08013740 <raise>:
 8013740:	4b02      	ldr	r3, [pc, #8]	@ (801374c <raise+0xc>)
 8013742:	4601      	mov	r1, r0
 8013744:	6818      	ldr	r0, [r3, #0]
 8013746:	f7ff bfd3 	b.w	80136f0 <_raise_r>
 801374a:	bf00      	nop
 801374c:	20000078 	.word	0x20000078

08013750 <_fstat_r>:
 8013750:	b538      	push	{r3, r4, r5, lr}
 8013752:	4d07      	ldr	r5, [pc, #28]	@ (8013770 <_fstat_r+0x20>)
 8013754:	2300      	movs	r3, #0
 8013756:	4604      	mov	r4, r0
 8013758:	4608      	mov	r0, r1
 801375a:	4611      	mov	r1, r2
 801375c:	602b      	str	r3, [r5, #0]
 801375e:	f7ee fef7 	bl	8002550 <_fstat>
 8013762:	1c43      	adds	r3, r0, #1
 8013764:	d102      	bne.n	801376c <_fstat_r+0x1c>
 8013766:	682b      	ldr	r3, [r5, #0]
 8013768:	b103      	cbz	r3, 801376c <_fstat_r+0x1c>
 801376a:	6023      	str	r3, [r4, #0]
 801376c:	bd38      	pop	{r3, r4, r5, pc}
 801376e:	bf00      	nop
 8013770:	200061dc 	.word	0x200061dc

08013774 <_isatty_r>:
 8013774:	b538      	push	{r3, r4, r5, lr}
 8013776:	4d06      	ldr	r5, [pc, #24]	@ (8013790 <_isatty_r+0x1c>)
 8013778:	2300      	movs	r3, #0
 801377a:	4604      	mov	r4, r0
 801377c:	4608      	mov	r0, r1
 801377e:	602b      	str	r3, [r5, #0]
 8013780:	f7ee fef6 	bl	8002570 <_isatty>
 8013784:	1c43      	adds	r3, r0, #1
 8013786:	d102      	bne.n	801378e <_isatty_r+0x1a>
 8013788:	682b      	ldr	r3, [r5, #0]
 801378a:	b103      	cbz	r3, 801378e <_isatty_r+0x1a>
 801378c:	6023      	str	r3, [r4, #0]
 801378e:	bd38      	pop	{r3, r4, r5, pc}
 8013790:	200061dc 	.word	0x200061dc

08013794 <_kill_r>:
 8013794:	b538      	push	{r3, r4, r5, lr}
 8013796:	4d07      	ldr	r5, [pc, #28]	@ (80137b4 <_kill_r+0x20>)
 8013798:	2300      	movs	r3, #0
 801379a:	4604      	mov	r4, r0
 801379c:	4608      	mov	r0, r1
 801379e:	4611      	mov	r1, r2
 80137a0:	602b      	str	r3, [r5, #0]
 80137a2:	f7ee fe91 	bl	80024c8 <_kill>
 80137a6:	1c43      	adds	r3, r0, #1
 80137a8:	d102      	bne.n	80137b0 <_kill_r+0x1c>
 80137aa:	682b      	ldr	r3, [r5, #0]
 80137ac:	b103      	cbz	r3, 80137b0 <_kill_r+0x1c>
 80137ae:	6023      	str	r3, [r4, #0]
 80137b0:	bd38      	pop	{r3, r4, r5, pc}
 80137b2:	bf00      	nop
 80137b4:	200061dc 	.word	0x200061dc

080137b8 <_getpid_r>:
 80137b8:	f7ee be7e 	b.w	80024b8 <_getpid>

080137bc <_sbrk_r>:
 80137bc:	b538      	push	{r3, r4, r5, lr}
 80137be:	4d06      	ldr	r5, [pc, #24]	@ (80137d8 <_sbrk_r+0x1c>)
 80137c0:	2300      	movs	r3, #0
 80137c2:	4604      	mov	r4, r0
 80137c4:	4608      	mov	r0, r1
 80137c6:	602b      	str	r3, [r5, #0]
 80137c8:	f7ee feea 	bl	80025a0 <_sbrk>
 80137cc:	1c43      	adds	r3, r0, #1
 80137ce:	d102      	bne.n	80137d6 <_sbrk_r+0x1a>
 80137d0:	682b      	ldr	r3, [r5, #0]
 80137d2:	b103      	cbz	r3, 80137d6 <_sbrk_r+0x1a>
 80137d4:	6023      	str	r3, [r4, #0]
 80137d6:	bd38      	pop	{r3, r4, r5, pc}
 80137d8:	200061dc 	.word	0x200061dc

080137dc <_realloc_r>:
 80137dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80137e0:	4607      	mov	r7, r0
 80137e2:	4614      	mov	r4, r2
 80137e4:	460d      	mov	r5, r1
 80137e6:	b921      	cbnz	r1, 80137f2 <_realloc_r+0x16>
 80137e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80137ec:	4611      	mov	r1, r2
 80137ee:	f7ff b9bf 	b.w	8012b70 <_malloc_r>
 80137f2:	b92a      	cbnz	r2, 8013800 <_realloc_r+0x24>
 80137f4:	f7ff f948 	bl	8012a88 <_free_r>
 80137f8:	4625      	mov	r5, r4
 80137fa:	4628      	mov	r0, r5
 80137fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013800:	f000 f81a 	bl	8013838 <_malloc_usable_size_r>
 8013804:	4284      	cmp	r4, r0
 8013806:	4606      	mov	r6, r0
 8013808:	d802      	bhi.n	8013810 <_realloc_r+0x34>
 801380a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801380e:	d8f4      	bhi.n	80137fa <_realloc_r+0x1e>
 8013810:	4621      	mov	r1, r4
 8013812:	4638      	mov	r0, r7
 8013814:	f7ff f9ac 	bl	8012b70 <_malloc_r>
 8013818:	4680      	mov	r8, r0
 801381a:	b908      	cbnz	r0, 8013820 <_realloc_r+0x44>
 801381c:	4645      	mov	r5, r8
 801381e:	e7ec      	b.n	80137fa <_realloc_r+0x1e>
 8013820:	42b4      	cmp	r4, r6
 8013822:	4622      	mov	r2, r4
 8013824:	4629      	mov	r1, r5
 8013826:	bf28      	it	cs
 8013828:	4632      	movcs	r2, r6
 801382a:	f7ff f918 	bl	8012a5e <memcpy>
 801382e:	4629      	mov	r1, r5
 8013830:	4638      	mov	r0, r7
 8013832:	f7ff f929 	bl	8012a88 <_free_r>
 8013836:	e7f1      	b.n	801381c <_realloc_r+0x40>

08013838 <_malloc_usable_size_r>:
 8013838:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801383c:	1f18      	subs	r0, r3, #4
 801383e:	2b00      	cmp	r3, #0
 8013840:	bfbc      	itt	lt
 8013842:	580b      	ldrlt	r3, [r1, r0]
 8013844:	18c0      	addlt	r0, r0, r3
 8013846:	4770      	bx	lr

08013848 <_init>:
 8013848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801384a:	bf00      	nop
 801384c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801384e:	bc08      	pop	{r3}
 8013850:	469e      	mov	lr, r3
 8013852:	4770      	bx	lr

08013854 <_fini>:
 8013854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013856:	bf00      	nop
 8013858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801385a:	bc08      	pop	{r3}
 801385c:	469e      	mov	lr, r3
 801385e:	4770      	bx	lr
