

================================================================
== Vivado HLS Report for 'hls_multiplier'
================================================================
* Date:           Sun Mar 17 14:33:37 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_multiplier
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     112|    168|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     112|    168|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |hls_multiplier_CRTLS_s_axi_U  |hls_multiplier_CRTLS_s_axi  |        0|      0|  112|  168|
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                         |                            |        0|      0|  112|  168|
    +------------------------------+----------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |hls_multiplier_mubkb_U1  |hls_multiplier_mubkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|s_axi_CRTLS_AWVALID  |  in |    1|    s_axi   |      CRTLS     |    scalar    |
|s_axi_CRTLS_AWREADY  | out |    1|    s_axi   |      CRTLS     |    scalar    |
|s_axi_CRTLS_AWADDR   |  in |    6|    s_axi   |      CRTLS     |    scalar    |
|s_axi_CRTLS_WVALID   |  in |    1|    s_axi   |      CRTLS     |    scalar    |
|s_axi_CRTLS_WREADY   | out |    1|    s_axi   |      CRTLS     |    scalar    |
|s_axi_CRTLS_WDATA    |  in |   32|    s_axi   |      CRTLS     |    scalar    |
|s_axi_CRTLS_WSTRB    |  in |    4|    s_axi   |      CRTLS     |    scalar    |
|s_axi_CRTLS_ARVALID  |  in |    1|    s_axi   |      CRTLS     |    scalar    |
|s_axi_CRTLS_ARREADY  | out |    1|    s_axi   |      CRTLS     |    scalar    |
|s_axi_CRTLS_ARADDR   |  in |    6|    s_axi   |      CRTLS     |    scalar    |
|s_axi_CRTLS_RVALID   | out |    1|    s_axi   |      CRTLS     |    scalar    |
|s_axi_CRTLS_RREADY   |  in |    1|    s_axi   |      CRTLS     |    scalar    |
|s_axi_CRTLS_RDATA    | out |   32|    s_axi   |      CRTLS     |    scalar    |
|s_axi_CRTLS_RRESP    | out |    2|    s_axi   |      CRTLS     |    scalar    |
|s_axi_CRTLS_BVALID   | out |    1|    s_axi   |      CRTLS     |    scalar    |
|s_axi_CRTLS_BREADY   |  in |    1|    s_axi   |      CRTLS     |    scalar    |
|s_axi_CRTLS_BRESP    | out |    2|    s_axi   |      CRTLS     |    scalar    |
|ap_clk               |  in |    1| ap_ctrl_hs | hls_multiplier | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | hls_multiplier | return value |
|interrupt            | out |    1| ap_ctrl_hs | hls_multiplier | return value |
+---------------------+-----+-----+------------+----------------+--------------+

