$date
	Fri Jun 26 05:01:20 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFFSR $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % R $end
$var wire 1 & S $end
$var reg 1 ' Q $end
$upscope $end
$scope module NAND $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * Y $end
$upscope $end
$scope module NOR $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - Y $end
$upscope $end
$scope module NOT $end
$var wire 1 . A $end
$var wire 1 / Y $end
$upscope $end
$scope module TestBench $end
$var wire 5 0 state_STB [4:0] $end
$var wire 5 1 state_BTB [4:0] $end
$var wire 1 2 reset $end
$var wire 1 3 error_STB $end
$var wire 1 4 error_BTB $end
$var wire 1 5 clk $end
$var wire 16 6 bus_data_out_STB [15:0] $end
$var wire 16 7 bus_data_out_BTB [15:0] $end
$var wire 16 8 bus_data_in_TB [15:0] $end
$scope module fsm_mux_TB $end
$var wire 1 2 reset $end
$var wire 5 9 nstate [4:0] $end
$var wire 1 : nerror $end
$var wire 16 ; data_out [15:0] $end
$var wire 1 5 clk $end
$var wire 16 < bus_data_in [15:0] $end
$var reg 16 = bus_data_out [15:0] $end
$var reg 1 4 error $end
$var reg 5 > state [4:0] $end
$scope begin MEMBLOCK[0] $end
$scope module control $end
$var wire 4 ? data_in [3:0] $end
$var wire 1 2 reset $end
$var wire 1 5 clk $end
$var reg 4 @ mem [3:0] $end
$var reg 4 A out [3:0] $end
$upscope $end
$upscope $end
$scope begin MEMBLOCK[1] $end
$scope module control $end
$var wire 4 B data_in [3:0] $end
$var wire 1 2 reset $end
$var wire 1 5 clk $end
$var reg 4 C mem [3:0] $end
$var reg 4 D out [3:0] $end
$upscope $end
$upscope $end
$scope begin MEMBLOCK[2] $end
$scope module control $end
$var wire 4 E data_in [3:0] $end
$var wire 1 2 reset $end
$var wire 1 5 clk $end
$var reg 4 F mem [3:0] $end
$var reg 4 G out [3:0] $end
$upscope $end
$upscope $end
$scope begin MEMBLOCK[3] $end
$scope module control $end
$var wire 4 H data_in [3:0] $end
$var wire 1 2 reset $end
$var wire 1 5 clk $end
$var reg 4 I mem [3:0] $end
$var reg 4 J out [3:0] $end
$upscope $end
$upscope $end
$scope module FSMcontrol $end
$var wire 4 K LSW [3:0] $end
$var wire 4 L MSW [3:0] $end
$var wire 1 2 reset $end
$var wire 1 5 clk $end
$var reg 1 : Error_out $end
$var reg 5 M active_state [4:0] $end
$var reg 5 N error [4:0] $end
$var reg 2 O iterator [1:0] $end
$var reg 1 P next_error $end
$var reg 5 Q next_state [4:0] $end
$var reg 5 R state [4:0] $end
$upscope $end
$upscope $end
$scope module fsm_mux_syn_TB $end
$var wire 16 S bus_data_out [15:0] $end
$var wire 1 3 error $end
$var wire 5 T state [4:0] $end
$var wire 1 2 reset $end
$var wire 5 U nstate [4:0] $end
$var wire 1 V nerror $end
$var wire 16 W data_out [15:0] $end
$var wire 1 5 clk $end
$var wire 16 X bus_data_in [15:0] $end
$scope module FSMcontrol $end
$var wire 4 Y LSW [3:0] $end
$var wire 4 Z MSW [3:0] $end
$var wire 1 [ _006_ $end
$var wire 1 \ _009_ $end
$var wire 1 ] _010_ $end
$var wire 1 ^ _011_ $end
$var wire 1 _ _012_ $end
$var wire 1 ` _014_ $end
$var wire 1 a _015_ $end
$var wire 1 b _019_ $end
$var wire 1 c _021_ $end
$var wire 1 d _023_ $end
$var wire 1 e _025_ $end
$var wire 1 f _026_ $end
$var wire 1 g _027_ $end
$var wire 1 h _032_ $end
$var wire 1 i _033_ $end
$var wire 1 j _034_ $end
$var wire 1 k _035_ $end
$var wire 1 l _036_ $end
$var wire 1 m _037_ $end
$var wire 1 n _040_ $end
$var wire 1 o _041_ $end
$var wire 1 p _042_ $end
$var wire 1 q _046_ $end
$var wire 5 r state [4:0] $end
$var wire 1 2 reset $end
$var wire 5 s next_state [4:0] $end
$var wire 1 t next_error $end
$var wire 2 u iterator [1:0] $end
$var wire 1 5 clk $end
$var wire 5 v active_state [4:0] $end
$var wire 1 w _045_ $end
$var wire 2 x _044_ [1:0] $end
$var wire 5 y _043_ [4:0] $end
$var wire 5 z _039_ [4:0] $end
$var wire 10 { _038_ [9:0] $end
$var wire 5 | _031_ [4:0] $end
$var wire 5 } _030_ [4:0] $end
$var wire 4 ~ _029_ [3:0] $end
$var wire 4 !" _028_ [3:0] $end
$var wire 2 "" _024_ [1:0] $end
$var wire 2 #" _022_ [1:0] $end
$var wire 2 $" _020_ [1:0] $end
$var wire 2 %" _018_ [1:0] $end
$var wire 2 &" _017_ [1:0] $end
$var wire 2 '" _016_ [1:0] $end
$var wire 2 (" _013_ [1:0] $end
$var wire 32 )" _008_ [31:0] $end
$var wire 5 *" _007_ [4:0] $end
$var wire 5 +" _005_ [4:0] $end
$var wire 1 ," _004_ $end
$var wire 5 -" _003_ [4:0] $end
$var wire 2 ." _002_ [1:0] $end
$var wire 5 /" _001_ [4:0] $end
$var wire 1 0" _000_ $end
$var wire 1 V Error_out $end
$scope module _116_ $end
$var wire 1 0" D $end
$var wire 1 5 C $end
$var reg 1 V Q $end
$upscope $end
$scope module _117_ $end
$var wire 1 1" D $end
$var wire 1 5 C $end
$var reg 1 2" Q $end
$upscope $end
$scope module _118_ $end
$var wire 1 3" D $end
$var wire 1 5 C $end
$var reg 1 4" Q $end
$upscope $end
$scope module _119_ $end
$var wire 1 5" D $end
$var wire 1 5 C $end
$var reg 1 6" Q $end
$upscope $end
$scope module _120_ $end
$var wire 1 7" D $end
$var wire 1 5 C $end
$var reg 1 8" Q $end
$upscope $end
$scope module _121_ $end
$var wire 1 9" D $end
$var wire 1 5 C $end
$var reg 1 :" Q $end
$upscope $end
$scope module _122_ $end
$var wire 1 ;" D $end
$var wire 1 5 C $end
$var reg 1 <" Q $end
$upscope $end
$scope module _123_ $end
$var wire 1 =" D $end
$var wire 1 5 C $end
$var reg 1 >" Q $end
$upscope $end
$scope module _124_ $end
$var wire 1 ?" D $end
$var wire 1 5 C $end
$var reg 1 @" Q $end
$upscope $end
$scope module _125_ $end
$var wire 1 A" D $end
$var wire 1 5 C $end
$var reg 1 B" Q $end
$upscope $end
$scope module _126_ $end
$var wire 1 C" D $end
$var wire 1 5 C $end
$var reg 1 D" Q $end
$upscope $end
$scope module _127_ $end
$var wire 1 E" D $end
$var wire 1 5 C $end
$var reg 1 F" Q $end
$upscope $end
$scope module _128_ $end
$var wire 1 G" D $end
$var wire 1 5 C $end
$var reg 1 H" Q $end
$upscope $end
$upscope $end
$scope module MEMBLOCK[0].control $end
$var wire 4 I" data_in [3:0] $end
$var wire 1 2 reset $end
$var wire 4 J" out [3:0] $end
$var wire 4 K" mem [3:0] $end
$var wire 1 5 clk $end
$var wire 4 L" _01_ [3:0] $end
$var wire 4 M" _00_ [3:0] $end
$scope module _10_ $end
$var wire 1 N" D $end
$var wire 1 5 C $end
$var reg 1 O" Q $end
$upscope $end
$scope module _11_ $end
$var wire 1 P" D $end
$var wire 1 5 C $end
$var reg 1 Q" Q $end
$upscope $end
$scope module _12_ $end
$var wire 1 R" D $end
$var wire 1 5 C $end
$var reg 1 S" Q $end
$upscope $end
$scope module _13_ $end
$var wire 1 T" D $end
$var wire 1 5 C $end
$var reg 1 U" Q $end
$upscope $end
$scope module _14_ $end
$var wire 1 V" D $end
$var wire 1 5 C $end
$var reg 1 W" Q $end
$upscope $end
$scope module _15_ $end
$var wire 1 X" D $end
$var wire 1 5 C $end
$var reg 1 Y" Q $end
$upscope $end
$scope module _16_ $end
$var wire 1 Z" D $end
$var wire 1 5 C $end
$var reg 1 [" Q $end
$upscope $end
$scope module _17_ $end
$var wire 1 \" D $end
$var wire 1 5 C $end
$var reg 1 ]" Q $end
$upscope $end
$upscope $end
$scope module MEMBLOCK[1].control $end
$var wire 4 ^" data_in [3:0] $end
$var wire 1 2 reset $end
$var wire 4 _" out [3:0] $end
$var wire 4 `" mem [3:0] $end
$var wire 1 5 clk $end
$var wire 4 a" _01_ [3:0] $end
$var wire 4 b" _00_ [3:0] $end
$scope module _10_ $end
$var wire 1 c" D $end
$var wire 1 5 C $end
$var reg 1 d" Q $end
$upscope $end
$scope module _11_ $end
$var wire 1 e" D $end
$var wire 1 5 C $end
$var reg 1 f" Q $end
$upscope $end
$scope module _12_ $end
$var wire 1 g" D $end
$var wire 1 5 C $end
$var reg 1 h" Q $end
$upscope $end
$scope module _13_ $end
$var wire 1 i" D $end
$var wire 1 5 C $end
$var reg 1 j" Q $end
$upscope $end
$scope module _14_ $end
$var wire 1 k" D $end
$var wire 1 5 C $end
$var reg 1 l" Q $end
$upscope $end
$scope module _15_ $end
$var wire 1 m" D $end
$var wire 1 5 C $end
$var reg 1 n" Q $end
$upscope $end
$scope module _16_ $end
$var wire 1 o" D $end
$var wire 1 5 C $end
$var reg 1 p" Q $end
$upscope $end
$scope module _17_ $end
$var wire 1 q" D $end
$var wire 1 5 C $end
$var reg 1 r" Q $end
$upscope $end
$upscope $end
$scope module MEMBLOCK[2].control $end
$var wire 4 s" data_in [3:0] $end
$var wire 1 2 reset $end
$var wire 4 t" out [3:0] $end
$var wire 4 u" mem [3:0] $end
$var wire 1 5 clk $end
$var wire 4 v" _01_ [3:0] $end
$var wire 4 w" _00_ [3:0] $end
$scope module _10_ $end
$var wire 1 x" D $end
$var wire 1 5 C $end
$var reg 1 y" Q $end
$upscope $end
$scope module _11_ $end
$var wire 1 z" D $end
$var wire 1 5 C $end
$var reg 1 {" Q $end
$upscope $end
$scope module _12_ $end
$var wire 1 |" D $end
$var wire 1 5 C $end
$var reg 1 }" Q $end
$upscope $end
$scope module _13_ $end
$var wire 1 ~" D $end
$var wire 1 5 C $end
$var reg 1 !# Q $end
$upscope $end
$scope module _14_ $end
$var wire 1 "# D $end
$var wire 1 5 C $end
$var reg 1 ## Q $end
$upscope $end
$scope module _15_ $end
$var wire 1 $# D $end
$var wire 1 5 C $end
$var reg 1 %# Q $end
$upscope $end
$scope module _16_ $end
$var wire 1 &# D $end
$var wire 1 5 C $end
$var reg 1 '# Q $end
$upscope $end
$scope module _17_ $end
$var wire 1 (# D $end
$var wire 1 5 C $end
$var reg 1 )# Q $end
$upscope $end
$upscope $end
$scope module MEMBLOCK[3].control $end
$var wire 4 *# data_in [3:0] $end
$var wire 1 2 reset $end
$var wire 4 +# out [3:0] $end
$var wire 4 ,# mem [3:0] $end
$var wire 1 5 clk $end
$var wire 4 -# _01_ [3:0] $end
$var wire 4 .# _00_ [3:0] $end
$scope module _10_ $end
$var wire 1 /# D $end
$var wire 1 5 C $end
$var reg 1 0# Q $end
$upscope $end
$scope module _11_ $end
$var wire 1 1# D $end
$var wire 1 5 C $end
$var reg 1 2# Q $end
$upscope $end
$scope module _12_ $end
$var wire 1 3# D $end
$var wire 1 5 C $end
$var reg 1 4# Q $end
$upscope $end
$scope module _13_ $end
$var wire 1 5# D $end
$var wire 1 5 C $end
$var reg 1 6# Q $end
$upscope $end
$scope module _14_ $end
$var wire 1 7# D $end
$var wire 1 5 C $end
$var reg 1 8# Q $end
$upscope $end
$scope module _15_ $end
$var wire 1 9# D $end
$var wire 1 5 C $end
$var reg 1 :# Q $end
$upscope $end
$scope module _16_ $end
$var wire 1 ;# D $end
$var wire 1 5 C $end
$var reg 1 <# Q $end
$upscope $end
$scope module _17_ $end
$var wire 1 =# D $end
$var wire 1 5 C $end
$var reg 1 ># Q $end
$upscope $end
$upscope $end
$upscope $end
$scope module t_fsm_parame_mux_TB $end
$var wire 16 ?# bus_data_out [15:0] $end
$var wire 16 @# bus_data_out_s [15:0] $end
$var wire 1 4 error $end
$var wire 1 3 error_s $end
$var wire 5 A# state [4:0] $end
$var wire 5 B# state_s [4:0] $end
$var reg 16 C# bus_data_in [15:0] $end
$var reg 1 5 clk $end
$var reg 1 2 reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 C#
bx B#
bx A#
bx @#
bx ?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
05#
x4#
03#
x2#
01#
x0#
0/#
b0 .#
bx -#
bx ,#
bx +#
b0 *#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
0~"
x}"
0|"
x{"
0z"
xy"
0x"
b0 w"
bx v"
bx u"
bx t"
b0 s"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
0i"
xh"
0g"
xf"
0e"
xd"
0c"
b0 b"
bx a"
bx `"
bx _"
b0 ^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
0T"
xS"
0R"
xQ"
0P"
xO"
0N"
b0 M"
bx L"
bx K"
bx J"
b0 I"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
bx /"
bx ."
bx -"
1,"
b1111 +"
bx1xx0 *"
b0zxx )"
bx ("
b11 '"
b0x &"
bx %"
bx $"
bx #"
bx ""
b1111 !"
b0xx ~
bx }
bx |
b0xxxx0000x {
b0xxxx z
bx y
bx x
xw
bx v
bx u
xt
bx s
bx r
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
b0 Z
b0 Y
b0 X
bx W
xV
bx U
bx T
bx S
bx R
b11010 Q
0P
bx O
bx N
bx M
b0 L
b0 K
bx J
bx I
b0 H
bx G
bx F
b0 E
bx D
bx C
b0 B
bx A
bx @
b0 ?
bx >
bx =
b0 <
bx ;
x:
bx 9
b0 8
bx 7
bx 6
05
x4
x3
x2
bx 1
bx 0
z/
z.
x-
z,
z+
x*
z)
z(
x'
z&
z%
z$
z#
z"
z!
$end
#4000
0=#
0;#
09#
07#
0(#
0&#
0$#
0"#
0q"
0o"
0m"
0k"
0\"
0Z"
0X"
0V"
09"
07"
05"
03"
01"
0="
0;"
0G"
0E"
0C"
0A"
0?"
b0 -#
b0 v"
b0 a"
b0 L"
b0 -"
b0 ."
b0 /"
b0 Q
02
#10000
0w
0t
b1 s
1q
b1 {
b1 z
0_
1]
1^
1`
0l
0n
0o
1\
1k
1i
1h
1a
b1 ("
1e
1d
1c
1b
1p
b11010 *"
0[
0g
0m
b11 #"
b11 %"
0f
1j
b0 &"
b1 x
b10 $"
b1 ""
b0 y
b0 ~
b0z01 )"
b0 1
b0 >
b0 A#
b0 7
b0 =
b0 ?#
b11010 |
b1111 }
b0 A
b0 @
b0 D
b0 C
b0 G
b0 F
b0 ;
b0 J
b0 I
b0 O
b0 9
b0 M
b0 N
b0 R
02"
04"
06"
08"
b0 r
0:"
0<"
b0 u
0>"
0@"
0B"
0D"
0F"
b0 0
b0 T
b0 B#
b0 U
b0 v
0H"
0O"
0Q"
0S"
b0 K"
0U"
0W"
0Y"
0["
b0 J"
0]"
0d"
0f"
0h"
b0 `"
0j"
0l"
0n"
0p"
b0 _"
0r"
0y"
0{"
0}"
b0 u"
0!#
0##
0%#
0'#
b0 t"
0)#
00#
02#
04#
b0 ,#
06#
08#
0:#
0<#
b0 6
b0 S
b0 @#
b0 W
b0 +#
0>#
15
#20000
05
#30000
15
#40000
05
#50000
15
#60000
05
#70000
15
#80000
05
#90000
15
#100000
05
#110000
15
#120000
05
#130000
15
#140000
05
#150000
15
#160000
05
#170000
15
#180000
05
#190000
15
#200000
05
#210000
15#
13#
11#
1/#
1~"
1|"
1z"
1x"
1i"
1g"
1e"
1c"
11"
1;"
b1111 .#
b1111 w"
b1111 b"
00"
b1 -"
b1 ."
b1 Q
12
0,"
b11010 +"
b0 '"
b0 !"
b1111 *#
b1111 s"
b1111 ^"
b1111 Y
b1111 K
b1111 H
b1111 E
b1111 B
b1111111111110000 8
b1111111111110000 <
b1111111111110000 X
b1111111111110000 C#
15
#220000
05
#230000
19"
13"
01"
17"
b11010 -"
b11010 s
b1101000000 {
b11010 z
1_
0^
0`
1l
1\
1="
0;"
0k
0a
b0 ("
b10 ."
0e
0p
1?"
1g
b10 x
b0 ""
b1 /"
1f
1=#
1;#
19#
17#
1(#
1&#
1$#
1"#
1q"
1o"
1m"
1k"
b1111 -#
b1111 v"
b1111 a"
b0z10 )"
b1110 }
b1 y
b11 $"
b11011 |
04
b11010 Q
16#
14#
12#
b1111 ,#
10#
1!#
1}"
1{"
b1111 u"
1y"
1j"
1h"
1f"
b1111 `"
1d"
b1 u
1<"
b1 r
12"
03
0V
0:
b1 O
b1 R
b1111 I
b1111 F
b1111 C
b11010 +"
0,"
b11010 *"
0[
b0 &"
0x"
0z"
0g"
1N"
b1100 w"
b1011 b"
b1 M"
b0 ~
b1100 s"
b1011 ^"
b1 I"
b1 Z
b1 L
b1100 E
b1011 B
b1 ?
b1111110010110001 8
b1111110010110001 <
b1111110010110001 X
b1111110010110001 C#
15
#240000
05
#250000
1`
1a
b10 ("
1m
17"
1="
0j
1;"
0d
b11 ."
0?"
1A"
1E"
1G"
1q
b0 #"
1e
b11010 /"
1_
1\
1]
b11 x
0l
1V"
0o"
0"#
0$#
b11 ""
b11010 y
1k
b0z11 )"
b1 L"
b1011 a"
b1100 v"
b1 1
b1 >
b1 A#
b111111111111 7
b111111111111 =
b111111111111 ?#
b0 |
b10101 }
b1 @
b1111 D
b1011 C
b1111 G
b1100 F
b111111111111 ;
b1111 J
b1 9
b1 M
b10 O
b11010 R
02"
14"
18"
b11010 r
1:"
0<"
b10 u
1>"
b1 0
b1 T
b1 B#
b1 U
b1 v
1@"
b1 K"
1O"
b1011 `"
0h"
1l"
1n"
1p"
b1111 _"
1r"
0y"
b1100 u"
0{"
1##
1%#
1'#
b1111 t"
1)#
18#
1:#
1<#
b111111111111 6
b111111111111 S
b111111111111 @#
b111111111111 W
b1111 +#
1>#
19"
13"
05"
b11010 -"
00"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 +"
0,"
b11010 *"
0[
b0 &"
1x"
1z"
0e"
0N"
1P"
b1111 w"
b1001 b"
b10 M"
b0 ~
0P
b11010 Q
b1111 s"
b1001 ^"
b10 I"
b10 Z
b10 L
b1111 E
b1001 B
b10 ?
b1111111110010010 8
b1111111110010010 <
b1111111110010010 X
b1111111110010010 C#
15
#260000
05
#270000
0="
0;"
b0 ."
b0 x
1$#
1"#
0m"
1X"
0V"
b1111 v"
b1001 a"
b10 L"
b0z00 )"
b11010 1
b11010 >
b11010 A#
b1101111001111 7
b1101111001111 =
b1101111001111 ?#
0%#
b1100 t"
0##
1{"
b1111 u"
1y"
b1011 _"
0p"
b1001 `"
0f"
b1101111001111 6
b1101111001111 S
b1101111001111 @#
b1101111001111 W
b1 J"
1W"
1Q"
b10 K"
0O"
1H"
1F"
1B"
b11010 0
b11010 T
b11010 B#
b11010 U
b11010 v
0@"
b11 u
1<"
b11010 9
b11010 M
b11 O
b1100 G
b1111 F
b1011 D
b1001 C
b1101111001111 ;
b1 A
b10 @
19"
13"
05"
b11010 -"
00"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 +"
0,"
b11010 *"
0[
b0 &"
0x"
0z"
1g"
1N"
b1100 w"
b1101 b"
b11 M"
b0 ~
0P
b11010 Q
b1100 s"
b1101 ^"
b11 I"
b11 Z
b11 L
b1100 E
b1101 B
b11 ?
b1111110011010011 8
b1111110011010011 <
b1111110011010011 X
b1111110011010011 C#
15
#280000
05
#290000
1;"
b1 ."
b1 x
1V"
1o"
0"#
0$#
b0z01 )"
b11 L"
b1101 a"
b1100 v"
b10100111111111 7
b10100111111111 =
b10100111111111 ?#
b10 A
b11 @
b1001 D
b1101 C
b10100111111111 ;
b1111 G
b1100 F
b0 O
0<"
b0 u
0>"
b11 K"
1O"
0W"
b10 J"
1Y"
b1101 `"
1h"
b1001 _"
0n"
0y"
b1100 u"
0{"
1##
b10100111111111 6
b10100111111111 S
b10100111111111 @#
b10100111111111 W
b1111 t"
1%#
19"
13"
05"
b11010 -"
00"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 +"
0,"
b11010 *"
0[
b0 &"
1z"
0|"
1e"
0g"
0N"
0P"
b1010 w"
b1011 b"
b0 M"
b0 ~
0P
b11010 Q
b1010 s"
b1011 ^"
b0 I"
b0 Z
b0 L
b1010 E
b1011 B
b0 ?
b1111101010110000 8
b1111101010110000 <
b1111101010110000 X
b1111101010110000 C#
15
#300000
05
#310000
1="
0;"
b10 ."
b10 x
0&#
1$#
0o"
1m"
0X"
0V"
b1010 v"
b1011 a"
b0 L"
b0z10 )"
b11110111001111 7
b11110111001111 =
b11110111001111 ?#
0%#
b1100 t"
0##
0}"
b1010 u"
1{"
b1101 _"
1p"
0h"
b1011 `"
1f"
b11110111001111 6
b11110111001111 S
b11110111001111 @#
b11110111001111 W
b11 J"
1W"
0Q"
b0 K"
0O"
b1 u
1<"
b1 O
b1100 G
b1010 F
b1101 D
b1011 C
b11110111001111 ;
b11 A
b0 @
19"
13"
05"
b11010 -"
00"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 +"
0,"
b11010 *"
0[
b0 &"
0z"
0c"
0e"
1N"
b1000 w"
b1000 b"
b1 M"
b0 ~
0P
b11010 Q
b1000 s"
b1000 ^"
b1 I"
b1 Z
b1 L
b1000 E
b1000 B
b1 ?
b1111100010000001 8
b1111100010000001 <
b1111100010000001 X
b1111100010000001 C#
15
#320000
05
#330000
1;"
b11 ."
b11 x
1V"
0k"
0m"
0$#
b0z11 )"
b1 L"
b1000 a"
b1000 v"
b101110101111 7
b101110101111 =
b101110101111 ?#
b0 A
b1 @
b1011 D
b1000 C
b101110101111 ;
b1010 G
b1000 F
b10 O
0<"
b10 u
1>"
b1 K"
1O"
0W"
b0 J"
0Y"
0d"
b1000 `"
0f"
1n"
b1011 _"
0p"
b1000 u"
0{"
1%#
b101110101111 6
b101110101111 S
b101110101111 @#
b101110101111 W
b1010 t"
0'#
19"
13"
05"
b11010 -"
00"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 +"
0,"
b11010 *"
0[
b0 &"
1x"
1z"
1|"
0~"
1c"
1e"
1g"
0i"
0N"
1P"
b111 w"
b111 b"
b10 M"
b0 ~
0P
b11010 Q
b111 s"
b111 ^"
b10 I"
b10 Z
b10 L
b111 E
b111 B
b10 ?
b1111011101110010 8
b1111011101110010 <
b1111011101110010 X
b1111011101110010 C#
15
#340000
05
#350000
0="
0;"
b0 ."
b0 x
0(#
1&#
1$#
1"#
0q"
1o"
1m"
1k"
1X"
0V"
b111 v"
b111 a"
b10 L"
b0z00 )"
b1100010001111 7
b1100010001111 =
b1100010001111 ?#
b1000 t"
0%#
0!#
1}"
1{"
b111 u"
1y"
0n"
b1000 _"
0l"
0j"
1h"
1f"
b111 `"
1d"
b1100010001111 6
b1100010001111 S
b1100010001111 @#
b1100010001111 W
b1 J"
1W"
1Q"
b10 K"
0O"
b11 u
1<"
b11 O
b1000 G
b111 F
b1000 D
b111 C
b1100010001111 ;
b1 A
b10 @
19"
13"
05"
b11010 -"
00"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 +"
0,"
b11010 *"
0[
b0 &"
0c"
0e"
1N"
b100 b"
b11 M"
b0 ~
0P
b11010 Q
b100 ^"
b11 I"
b11 Z
b11 L
b100 B
b11 ?
b1111011101000011 8
b1111011101000011 <
b1111011101000011 X
b1111011101000011 C#
15
#360000
05
#370000
1;"
b1 ."
b1 x
1V"
0k"
0m"
b0z01 )"
b11 L"
b100 a"
b10011101111111 7
b10011101111111 =
b10011101111111 ?#
b10 A
b11 @
b111 D
b100 C
b10011101111111 ;
b111 G
b0 O
0<"
b0 u
0>"
b11 K"
1O"
0W"
b10 J"
1Y"
0d"
b100 `"
0f"
1l"
1n"
1p"
b111 _"
0r"
1##
1%#
1'#
b10011101111111 6
b10011101111111 S
b10011101111111 @#
b10011101111111 W
b111 t"
0)#
19"
13"
05"
b11010 -"
00"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 +"
0,"
b11010 *"
0[
b0 &"
0z"
1c"
1e"
0N"
0P"
b101 w"
b111 b"
b0 M"
b0 ~
0P
b11010 Q
b101 s"
b111 ^"
b0 I"
b0 Z
b0 L
b101 E
b111 B
b0 ?
b1111010101110000 8
b1111010101110000 <
b1111010101110000 X
b1111010101110000 C#
15
#380000
05
#390000
1="
0;"
b10 ."
b10 x
0$#
1m"
1k"
0X"
0V"
b101 v"
b111 a"
b0 L"
b0z10 )"
b11010001111111 7
b11010001111111 =
b11010001111111 ?#
b101 u"
0{"
0n"
b100 _"
0l"
1f"
b111 `"
1d"
b11010001111111 6
b11010001111111 S
b11010001111111 @#
b11010001111111 W
b11 J"
1W"
0Q"
b0 K"
0O"
b1 u
1<"
b1 O
b101 F
b100 D
b111 C
b11010001111111 ;
b11 A
b0 @
19"
13"
05"
b11010 -"
00"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 +"
0,"
b11010 *"
0[
b0 &"
1z"
0e"
0g"
1N"
b111 w"
b1 b"
b1 M"
b0 ~
0P
b11010 Q
b111 s"
b1 ^"
b1 I"
b1 Z
b1 L
b111 E
b1 B
b1 ?
b1111011100010001 8
b1111011100010001 <
b1111011100010001 X
b1111011100010001 C#
15
#400000
05
#410000
1;"
b11 ."
b11 x
1V"
0m"
0o"
1$#
b0z11 )"
b1 L"
b1 a"
b111 v"
b11101011111 7
b11101011111 =
b11101011111 ?#
b0 A
b1 @
b111 D
b1 C
b11101011111 ;
b101 G
b111 F
b10 O
0<"
b10 u
1>"
b1 K"
1O"
0W"
b0 J"
0Y"
0f"
b1 `"
0h"
1l"
b111 _"
1n"
b111 u"
1{"
b11101011111 6
b11101011111 S
b11101011111 @#
b11101011111 W
b101 t"
0%#
19"
13"
05"
b11010 -"
00"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 +"
0,"
b11010 *"
0[
b0 &"
1e"
1g"
1i"
0N"
1P"
b1111 b"
b10 M"
b0 ~
0P
b11010 Q
b1111 ^"
b10 I"
b10 Z
b10 L
b1111 B
b10 ?
b1111011111110010 8
b1111011111110010 <
b1111011111110010 X
b1111011111110010 C#
15
#420000
05
#430000
0="
0;"
b0 ."
b0 x
1q"
1o"
1m"
1X"
0V"
b1111 a"
b10 L"
b0z00 )"
b1000101111111 7
b1000101111111 =
b1000101111111 ?#
b111 t"
1%#
0p"
b1 _"
0n"
1j"
1h"
b1111 `"
1f"
b1000101111111 6
b1000101111111 S
b1000101111111 @#
b1000101111111 W
b1 J"
1W"
1Q"
b10 K"
0O"
b11 u
1<"
b11 O
b111 G
b1 D
b1111 C
b1000101111111 ;
b1 A
b10 @
11"
09"
15"
b1111 -"
10"
b1111 s
1w
b1111 z
1t
b111100000 {
1,"
b1111 +"
b11010 *"
0[
b11 '"
b0 &"
01#
03#
0z"
0|"
1~"
0e"
0g"
1N"
b1001 .#
b1001 w"
b1001 b"
b11 M"
b110 !"
b0 ~
1P
b1111 Q
b1001 *#
b1001 s"
b1001 ^"
b11 I"
b1001 Y
b11 Z
b1001 K
b11 L
b1001 H
b1001 E
b1001 B
b11 ?
b1001100110010011 8
b1001100110010011 <
b1001100110010011 X
b1001100110010011 C#
15
#440000
05
#450000
1A"
1E"
1^
05"
09"
07"
00"
1]
1o
0w
1`
0h
1q
0t
0\
0;"
0,"
0b
0_
0a
b1 ("
b0 ."
1?"
b1 $"
1C"
0m
0G"
b0 %"
1d
1j
b1111 /"
b0 x
1V"
0m"
0o"
0$#
0&#
1(#
09#
0;#
b11 #"
b1111 y
b0z01 )"
b11 L"
b1001 a"
b1001 v"
b1001 -#
14
b10111101111111 7
b10111101111111 =
b10111101111111 ?#
0P
b10101 |
b0 }
b10 A
b11 @
b10111101111111 ;
b1111 D
b1001 C
b1001 F
b1001 I
1:
b0 O
b1111 R
13
1V
12"
16"
b1111 r
0:"
0<"
b0 u
0>"
b11 K"
1O"
0W"
b10 J"
1Y"
0f"
b1001 `"
0h"
1n"
1p"
b10111101111111 6
b10111101111111 S
b10111101111111 @#
b10111101111111 W
b1111 _"
1r"
0{"
0}"
b1001 u"
1!#
02#
b1001 ,#
04#
11"
03"
b1 -"
b1 s
b1 z
b1 {
b11010 +"
b11010 *"
0[
b0 '"
b0 &"
11#
13#
0N"
0P"
b1111 .#
b0 M"
b0 !"
b0 ~
b1 Q
b1111 *#
b0 I"
b1111 Y
b0 Z
b1111 K
b0 L
b1111 H
b0 ?
b1111100110010000 8
b1111100110010000 <
b1111100110010000 X
b1111100110010000 C#
15
#460000
05
#470000
01"
15"
0^
0`
17"
1;"
10"
b1100 -"
b1 ."
b0 ("
1w
0o
1t
b1100 s
b110000000 {
b1 x
1h
b1100 z
1_
1\
1b
1l
0E"
b11 $"
0C"
0A"
0k
b11 %"
b1 /"
0e
1;#
19#
0X"
0V"
b1111 -#
b0 L"
b11 #"
b1110 }
b1 y
b0 ""
b11011 |
1P
b1100 Q
b1111 1
b1111 >
b1111 A#
04
b11100110011001 7
b11100110011001 =
b11100110011001 ?#
0<#
b1001 +#
0:#
14#
b1111 ,#
12#
1)#
0'#
b1001 t"
0%#
0p"
b1001 _"
0n"
b11100110011001 6
b11100110011001 S
b11100110011001 @#
b11100110011001 W
b11 J"
1W"
0Q"
b0 K"
0O"
0H"
1D"
b1111 0
b1111 T
b1111 B#
b1111 U
b1111 v
1@"
08"
06"
b1 r
04"
03
0V
b1111 9
b1111 M
b1111 N
0:
b0 O
b1 R
b1001 J
b1111 I
b1001 G
b1001 D
b11100110011001 ;
b11 A
b0 @
b1100 +"
1,"
b1100 *"
1[
b1 &"
1e"
1g"
1N"
b1111 b"
b1 M"
b1 ~
b1111 ^"
b1 I"
b1 Z
b1 L
b1111 B
b1 ?
b1111100111110001 8
b1111100111110001 <
b1111100111110001 X
b1111100111110001 C#
15
#480000
05
#490000
05"
09"
1`
07"
1^
b10 ("
00"
1n
1q
0t
0w
0i
0_
0\
1]
0="
0;"
0c
0l
b0 ."
0?"
1C"
1E"
1k
b1 %"
b1100 /"
1e
b0 x
1V"
1m"
1o"
b0 $"
b11 }
b1100 y
b11 ""
b0z10 )"
b1 L"
b1111 a"
b1 1
b1 >
b1 A#
14
b100110011111 7
b100110011111 =
b100110011111 ?#
0P
b10110 |
b0 A
b1 @
b1111 C
b100110011111 ;
b1111 J
b1 9
b1 M
b0 N
1:
b1 O
b1100 R
13
1V
02"
16"
b1100 r
18"
b1 u
1<"
0B"
0D"
b1 0
b1 T
b1 B#
b1 U
b1 v
0F"
b1 K"
1O"
0W"
b0 J"
0Y"
1f"
b1111 `"
1h"
1:#
b100110011111 6
b100110011111 S
b100110011111 @#
b100110011111 W
b1111 +#
1<#
11"
03"
b1 -"
b1 s
b1 z
b1 {
b1111 +"
b11 '"
0/#
03#
0N"
1P"
b1010 .#
b10 M"
b101 !"
b11 ~
b1 Q
b1010 *#
b10 I"
b1010 Y
b10 Z
b1010 K
b10 L
b1010 H
b10 ?
b1010100111110010 8
b1010100111110010 <
b1010100111110010 X
b1010100111110010 C#
15
#500000
05
#510000
1;"
b1 ."
01"
13"
17"
19"
b11010 -"
b1 x
1_
1\
b11010 s
0`
1l
b11010 z
1q
b1101000000 {
0,"
0k
0^
b0 ("
b11010 *"
0[
0e
0n
0E"
0C"
1?"
1i
b0 &"
b11 %"
b1 /"
1c
0;#
07#
1X"
0V"
b1010 -#
b10 L"
b0z01 )"
b0 ""
b11 #"
b1110 }
b1 y
b11 $"
b11011 |
b11010 Q
b1100 1
b1100 >
b1100 A#
04
b1111110011111 7
b1111110011111 =
b1111110011111 ?#
04#
b1010 ,#
00#
1p"
b1111 _"
1n"
b1111110011111 6
b1111110011111 S
b1111110011111 @#
b1111110011111 W
b1 J"
1W"
1Q"
b10 K"
0O"
1F"
1D"
b1100 0
b1100 T
b1100 B#
b1100 U
b1100 v
0@"
b0 u
0<"
08"
06"
b1 r
12"
03
0V
b1100 9
b1100 M
b1100 N
0:
b0 O
b1 R
b1010 I
b1111 D
b1111110011111 ;
b1 A
b10 @
b11010 +"
b0 '"
1/#
13#
1z"
1|"
0P"
b1111 .#
b1111 w"
b0 M"
b0 !"
b0 ~
b1111 *#
b1111 s"
b0 I"
b1111 Y
b0 Z
b1111 K
b0 L
b1111 H
b1111 E
b0 ?
b1111111111110000 8
b1111111111110000 <
b1111111111110000 X
b1111111111110000 C#
15
#520000
05
#530000
1`
1a
b10 ("
1m
17"
0j
1="
0;"
0d
b10 ."
0?"
1A"
1E"
1G"
1q
b0 #"
1e
b11010 /"
1_
1\
1]
b10 x
0l
0X"
1$#
1&#
17#
1;#
b11 ""
b11010 y
1k
b0z10 )"
b0 L"
b1111 v"
b1111 -#
b1 1
b1 >
b1 A#
b10111110011010 7
b10111110011010 =
b10111110011010 ?#
b0 |
b10101 }
b10 A
b0 @
b1111 F
b10111110011010 ;
b1010 J
b1111 I
b1 9
b1 M
b0 N
b1 O
b11010 R
02"
14"
18"
b11010 r
1:"
b1 u
1<"
1@"
0D"
b1 0
b1 T
b1 B#
b1 U
b1 v
0F"
b0 K"
0Q"
0W"
b10 J"
1Y"
1{"
b1111 u"
1}"
10#
b1111 ,#
14#
08#
b10111110011010 6
b10111110011010 S
b10111110011010 @#
b10111110011010 W
b1010 +#
0<#
19"
13"
05"
b11010 -"
00"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 +"
0,"
b11010 *"
0[
b0 &"
0x"
0z"
0g"
1N"
b1100 w"
b1011 b"
b1 M"
b0 ~
0P
b11010 Q
b1100 s"
b1011 ^"
b1 I"
b1 Z
b1 L
b1100 E
b1011 B
b1 ?
b1111110010110001 8
b1111110010110001 <
b1111110010110001 X
b1111110010110001 C#
15
#540000
05
#550000
1;"
b11 ."
b11 x
0$#
0"#
0o"
1V"
b1100 v"
b1011 a"
b1 L"
b0z11 )"
b11010 1
b11010 >
b11010 A#
b111111111111 7
b111111111111 =
b111111111111 ?#
1<#
b1111 +#
18#
1'#
b1111 t"
1%#
0{"
b1100 u"
0y"
b1011 `"
0h"
b111111111111 6
b111111111111 S
b111111111111 @#
b111111111111 W
b0 J"
0Y"
b1 K"
1O"
1H"
1F"
1B"
b11010 0
b11010 T
b11010 B#
b11010 U
b11010 v
0@"
1>"
b10 u
0<"
b11010 9
b11010 M
b10 O
b1111 J
b1111 G
b1100 F
b1011 C
b111111111111 ;
b0 A
b1 @
19"
13"
05"
b11010 -"
00"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 +"
0,"
b11010 *"
0[
b0 &"
1x"
1z"
0e"
0N"
1P"
b1111 w"
b1001 b"
b10 M"
b0 ~
0P
b11010 Q
b1111 s"
b1001 ^"
b10 I"
b10 Z
b10 L
b1111 E
b1001 B
b10 ?
b1111111110010010 8
b1111111110010010 <
b1111111110010010 X
b1111111110010010 C#
15
#560000
05
#570000
0="
0;"
b0 ."
b0 x
0V"
1X"
0m"
1"#
1$#
b0z00 )"
b10 L"
b1001 a"
b1111 v"
b1101111001111 7
b1101111001111 =
b1101111001111 ?#
b1 A
b10 @
b1011 D
b1001 C
b1101111001111 ;
b1100 G
b1111 F
b11 O
b11 u
1<"
0O"
b10 K"
1Q"
b1 J"
1W"
b1001 `"
0f"
b1011 _"
0p"
1y"
b1111 u"
1{"
0##
b1101111001111 6
b1101111001111 S
b1101111001111 @#
b1101111001111 W
b1100 t"
0%#
19"
13"
05"
b11010 -"
00"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 +"
0,"
b11010 *"
0[
b0 &"
0x"
0z"
1g"
1N"
b1100 w"
b1101 b"
b11 M"
b0 ~
0P
b11010 Q
b1100 s"
b1101 ^"
b11 I"
b11 Z
b11 L
b1100 E
b1101 B
b11 ?
b1111110011010011 8
b1111110011010011 <
b1111110011010011 X
b1111110011010011 C#
15
#580000
05
#590000
1;"
b1 ."
b1 x
0$#
0"#
1o"
1V"
b1100 v"
b1101 a"
b11 L"
b0z01 )"
b10100111111111 7
b10100111111111 =
b10100111111111 ?#
1%#
b1111 t"
1##
0{"
b1100 u"
0y"
b1001 _"
0n"
b1101 `"
1h"
1Y"
b10100111111111 6
b10100111111111 S
b10100111111111 @#
b10100111111111 W
b10 J"
0W"
b11 K"
1O"
0>"
b0 u
0<"
b0 O
b1111 G
b1100 F
b1001 D
b1101 C
b10100111111111 ;
b10 A
b11 @
19"
13"
05"
b11010 -"
00"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 +"
0,"
b11010 *"
0[
b0 &"
1z"
0|"
1e"
0g"
0N"
0P"
b1010 w"
b1011 b"
b0 M"
b0 ~
0P
b11010 Q
b1010 s"
b1011 ^"
b0 I"
b0 Z
b0 L
b1010 E
b1011 B
b0 ?
b1111101010110000 8
b1111101010110000 <
b1111101010110000 X
b1111101010110000 C#
15
#600000
05
#610000
1="
0;"
b10 ."
b10 x
0V"
0X"
1m"
0o"
1$#
0&#
b0z10 )"
b0 L"
b1011 a"
b1010 v"
b11110111001111 7
b11110111001111 =
b11110111001111 ?#
b11 A
b0 @
b1101 D
b1011 C
b11110111001111 ;
b1100 G
b1010 F
b1 O
b1 u
1<"
0O"
b0 K"
0Q"
b11 J"
1W"
1f"
b1011 `"
0h"
b1101 _"
1p"
1{"
b1010 u"
0}"
0##
b11110111001111 6
b11110111001111 S
b11110111001111 @#
b11110111001111 W
b1100 t"
0%#
19"
13"
05"
b11010 -"
00"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 +"
0,"
b11010 *"
0[
b0 &"
0z"
0c"
0e"
1N"
b1000 w"
b1000 b"
b1 M"
b0 ~
0P
b11010 Q
b1000 s"
b1000 ^"
b1 I"
b1 Z
b1 L
b1000 E
b1000 B
b1 ?
b1111100010000001 8
b1111100010000001 <
b1111100010000001 X
b1111100010000001 C#
15
#620000
05
#630000
1;"
b11 ."
b11 x
0$#
0m"
0k"
1V"
b1000 v"
b1000 a"
b1 L"
b0z11 )"
b101110101111 7
b101110101111 =
b101110101111 ?#
0'#
b1010 t"
1%#
b1000 u"
0{"
0p"
b1011 _"
1n"
0f"
b1000 `"
0d"
0Y"
b101110101111 6
b101110101111 S
b101110101111 @#
b101110101111 W
b0 J"
0W"
b1 K"
1O"
1>"
b10 u
0<"
b10 O
b1010 G
b1000 F
b1011 D
b1000 C
b101110101111 ;
b0 A
b1 @
19"
13"
05"
b11010 -"
00"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 +"
0,"
b11010 *"
0[
b0 &"
1x"
1z"
1|"
0~"
1c"
1e"
1g"
0i"
0N"
1P"
b111 w"
b111 b"
b10 M"
b0 ~
0P
b11010 Q
b111 s"
b111 ^"
b10 I"
b10 Z
b10 L
b111 E
b111 B
b10 ?
b1111011101110010 8
b1111011101110010 <
b1111011101110010 X
b1111011101110010 C#
15
#640000
05
#650000
0="
0;"
b0 ."
b0 x
0V"
1X"
1k"
1m"
1o"
0q"
1"#
1$#
1&#
0(#
b0z00 )"
b10 L"
b111 a"
b111 v"
b1100010001111 7
b1100010001111 =
b1100010001111 ?#
b1 A
b10 @
b1000 D
b111 C
b1100010001111 ;
b1000 G
b111 F
b11 O
b11 u
1<"
0O"
b10 K"
1Q"
b1 J"
1W"
1d"
1f"
1h"
b111 `"
0j"
0l"
b1000 _"
0n"
1y"
1{"
1}"
b111 u"
0!#
b1100010001111 6
b1100010001111 S
b1100010001111 @#
b1100010001111 W
b1000 t"
0%#
19"
13"
05"
b11010 -"
00"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 +"
0,"
b11010 *"
0[
b0 &"
0c"
0e"
1N"
b100 b"
b11 M"
b0 ~
0P
b11010 Q
b100 ^"
b11 I"
b11 Z
b11 L
b100 B
b11 ?
b1111011101000011 8
b1111011101000011 <
b1111011101000011 X
b1111011101000011 C#
15
#660000
05
#670000
1;"
b1 ."
b1 x
0m"
0k"
1V"
b100 a"
b11 L"
b0z01 )"
b10011101111111 7
b10011101111111 =
b10011101111111 ?#
0)#
1'#
1%#
b111 t"
1##
0r"
1p"
1n"
b111 _"
1l"
0f"
b100 `"
0d"
1Y"
b10011101111111 6
b10011101111111 S
b10011101111111 @#
b10011101111111 W
b10 J"
0W"
b11 K"
1O"
0>"
b0 u
0<"
b0 O
b111 G
b111 D
b100 C
b10011101111111 ;
b10 A
b11 @
19"
13"
05"
b11010 -"
00"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 +"
0,"
b11010 *"
0[
b0 &"
0z"
1c"
1e"
0N"
0P"
b101 w"
b111 b"
b0 M"
b0 ~
0P
b11010 Q
b101 s"
b111 ^"
b0 I"
b0 Z
b0 L
b101 E
b111 B
b0 ?
b1111010101110000 8
b1111010101110000 <
b1111010101110000 X
b1111010101110000 C#
15
#680000
05
#690000
1="
0;"
b10 ."
b10 x
0V"
0X"
1k"
1m"
0$#
b0z10 )"
b0 L"
b111 a"
b101 v"
b11010001111111 7
b11010001111111 =
b11010001111111 ?#
b11 A
b0 @
b11010001111111 ;
b100 D
b111 C
b101 F
b1 O
b1 u
1<"
0O"
b0 K"
0Q"
b11 J"
1W"
1d"
b111 `"
1f"
0l"
b11010001111111 6
b11010001111111 S
b11010001111111 @#
b11010001111111 W
b100 _"
0n"
b101 u"
0{"
09"
03"
15"
b1100 -"
10"
b1100 s
1w
b1100 z
1t
b110000000 {
b1100 +"
1,"
b1100 *"
1[
b1 &"
1z"
1P"
b111 w"
b10 M"
b11 ~
1P
b1100 Q
b111 s"
b10 I"
b10 Z
b10 L
b111 E
b10 ?
b1111011101110010 8
b1111011101110010 <
b1111011101110010 X
b1111011101110010 C#
15
#700000
05
#710000
11"
1E"
03"
05"
09"
0="
07"
00"
b1 -"
1]
1^
0w
1`
1n
b11010 +"
0,"
0;"
1q
0t
b1 s
b1 {
0\
0i
b11010 *"
0[
b0 ."
b1 z
0_
0a
b10 ("
0c
0m
0G"
1C"
0A"
b0 &"
b0 x
1j
b1 %"
1d
b1100 /"
1$#
1X"
b111 v"
b10 L"
b0 ~
b0z11 )"
b11 #"
b1100 y
b0 $"
b11 }
b10110 |
0P
b1 Q
14
b11101011111 7
b11101011111 =
b11101011111 ?#
b101 t"
0%#
b111 u"
1{"
1n"
b111 _"
1l"
0Y"
b11101011111 6
b11101011111 S
b11101011111 @#
b11101011111 W
b0 J"
0W"
b10 K"
1Q"
1>"
b10 u
0<"
0:"
16"
b1100 r
04"
13
1V
1:
b10 O
b1100 R
b101 G
b111 F
b111 D
b11101011111 ;
b0 A
b10 @
15
#720000
05
#730000
15"
1;"
10"
b1 ."
01"
03"
17"
09"
1w
b1100 -"
1t
b1 x
1_
1\
b1100 s
0`
1l
b1100 z
1q
b110000000 {
0k
0^
b0 ("
b1100 +"
1,"
0e
0n
b1100 *"
1[
1?"
1i
0C"
0E"
1c
b11 %"
b1 /"
b1 &"
b11 $"
b11 #"
b1110 }
b1 y
b0 ""
b10 ~
b0z01 )"
b1100 1
b1100 >
b1100 A#
04
b10011101111111 7
b10011101111111 =
b10011101111111 ?#
1P
b1100 Q
b11011 |
b10 A
b10011101111111 ;
b111 G
b1100 9
b1100 M
b1100 N
0:
b0 O
b1 R
03
0V
12"
06"
b1 r
08"
b0 u
0>"
0B"
1D"
b1100 0
b1100 T
b1100 B#
b1100 U
b1100 v
0H"
b10 J"
1Y"
b10011101111111 6
b10011101111111 S
b10011101111111 @#
b10011101111111 W
b111 t"
1%#
15
#734000
05#
03#
01#
0/#
0=#
0;#
09#
07#
0|"
0z"
0x"
0&#
0$#
0"#
0g"
0e"
0c"
0o"
0m"
0k"
0P"
0X"
07"
05"
0;"
0?"
b0 .#
b0 -#
b0 w"
b0 v"
b0 b"
b0 a"
b0 M"
b0 L"
00"
b0 -"
b0 ."
b0 /"
b0 Q
0P
02
#740000
05
#750000
0w
0t
b1 s
b1 {
b1 z
0_
1^
1`
0l
1k
1a
b1 ("
1e
1p
0g
b1 ""
0f
b1111 }
b0 y
b10 $"
b11010 |
b0 1
b0 >
b0 A#
b0 7
b0 =
b0 ?#
0>#
0<#
0:#
b0 +#
08#
06#
04#
02#
b0 ,#
00#
0'#
0%#
b0 t"
0##
0}"
0{"
b0 u"
0y"
0p"
0n"
b0 _"
0l"
0h"
0f"
b0 `"
0d"
b0 6
b0 S
b0 @#
b0 W
b0 J"
0Y"
b0 K"
0Q"
0F"
b0 0
b0 T
b0 B#
b0 U
b0 v
0D"
b0 r
02"
b0 9
b0 M
b0 N
b0 R
b0 J
b0 I
b0 G
b0 F
b0 D
b0 C
b0 ;
b0 A
b0 @
15
#760000
05
#770000
15
#774000
