// Seed: 836829446
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  timeunit 1ps;
  assign module_2.type_14 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1 / id_2;
  supply0 id_6 = 1, id_7 = 1'b0 & id_7 & id_6;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  supply1 id_8 = 1;
  bufif0 primCall (id_2, id_3, id_7);
  wire id_9;
endmodule
macromodule module_2 (
    input tri1 id_0,
    input uwire id_1,
    output tri0 id_2,
    input wire id_3,
    input wire id_4,
    output wand id_5,
    input tri0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    output tri1 id_9
    , id_11
);
  or primCall (id_2, id_6, id_8, id_4, id_0, id_1, id_11);
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
