// Seed: 1986394409
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  always @(id_1 or 1) if (-1) @(posedge id_1 || 1) disable id_3;
  wire id_4, id_5;
  wire   id_6;
  wire   id_7;
  string id_8 = "";
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output wire id_2,
    id_18,
    output wor id_3,
    input wire id_4,
    input uwire id_5,
    input tri0 id_6,
    output wand id_7,
    output tri0 id_8,
    input supply0 id_9,
    output supply1 id_10,
    input wand id_11,
    output wire id_12,
    output tri id_13,
    output wire id_14,
    input wand id_15,
    input supply0 id_16
);
  assign (pull1, strong0) id_13 = id_4 - 1;
  module_0 modCall_1 (
      id_18,
      id_18
  );
  assign modCall_1.id_8 = "";
endmodule
