<stg><name>pqcrystals_dilithium.1.1</name>


<trans_list>

<trans id="1130" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="4" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="8" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
<literal name="icmp_ln399" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
<literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="13" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="14" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="16" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="17" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="18" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="1"/>
<literal name="icmp_ln422" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="18" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="1"/>
<literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="20" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="21" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="22" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="23" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="34" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="38" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="40" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="41" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="42" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="43" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="44" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="45" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="46" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="47" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="48" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="50" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="51" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="53" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="55" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="57" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="59" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="60" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="61" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="69" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="70" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="74" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="76" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="77" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="81" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="82" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="83" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="85" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="86" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="88" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="89" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="93" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="93" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="97" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="101" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="101" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="106" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="108" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="108" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="109" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="110" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="110" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="111" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="113" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="113" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="115" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="117" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="117" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="118" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="118" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="119" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="119" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="123" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="123" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="124" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="124" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="125" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="128" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_127" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="128" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="135" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="135" to="136">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="136" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="136" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="137" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="140" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_127" val="0"/>
<literal name="tmp_226" val="0"/>
<literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="140" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_127" val="0"/>
<literal name="tmp_226" val="0"/>
<literal name="icmp_ln392" val="1"/>
<literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="140" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="1"/>
<literal name="icmp_ln179" val="1"/>
</and_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="141" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="141" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="142" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="144" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="64">
<![CDATA[
:1  %t_6 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="t_6"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="64">
<![CDATA[
:2  %seedbuf = alloca [208 x i8], align 16

]]></Node>
<StgValue><ssdm name="seedbuf"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="23" op_0_bw="64">
<![CDATA[
:3  %mat_vec_coeffs = alloca [4096 x i23], align 4

]]></Node>
<StgValue><ssdm name="mat_vec_coeffs"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:4  %s1_vec_coeffs = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="s1_vec_coeffs"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="19" op_0_bw="64">
<![CDATA[
:5  %y_vec_coeffs = alloca [1024 x i19], align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:6  %z_vec_coeffs = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
:7  %t0_vec_coeffs = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="t0_vec_coeffs"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:8  %s2_vec_coeffs = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="s2_vec_coeffs"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:9  %w1_vec_coeffs = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
:10  %w0_vec_coeffs = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
:11  %h_vec_coeffs = alloca [1024 x i32], align 4

]]></Node>
<StgValue><ssdm name="h_vec_coeffs"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:12  %cp_coeffs = alloca [256 x i32], align 4

]]></Node>
<StgValue><ssdm name="cp_coeffs"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64">
<![CDATA[
:13  %state_s = alloca [25 x i64], align 8

]]></Node>
<StgValue><ssdm name="state_s"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:14  call fastcc void @pqcrystals_dilithium.2([208 x i8]* %seedbuf, [1024 x i32]* %t0_vec_coeffs, [1024 x i32]* %s1_vec_coeffs, [1024 x i32]* %s2_vec_coeffs, [2544 x i8]* %sk)

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %mlen_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %mlen)

]]></Node>
<StgValue><ssdm name="mlen_read"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:14  call fastcc void @pqcrystals_dilithium.2([208 x i8]* %seedbuf, [1024 x i32]* %t0_vec_coeffs, [1024 x i32]* %s1_vec_coeffs, [1024 x i32]* %s2_vec_coeffs, [2544 x i8]* %sk)

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %1

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i1 = phi i5 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln362 = icmp eq i5 %i_0_i_i1, -7

]]></Node>
<StgValue><ssdm name="icmp_ln362"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i = add i5 %i_0_i_i1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln362, label %shake256_init.1.exit, label %2

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln363 = zext i5 %i_0_i_i1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln363"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %state_s_addr = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln363

]]></Node>
<StgValue><ssdm name="state_s_addr"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:2  store i64 0, i64* %state_s_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
shake256_init.1.exit:0  br label %._crit_edge15.i.i108

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge15.i.i108:0  %i_3_i_i116 = phi i3 [ %add_ln416, %3 ], [ 0, %shake256_init.1.exit ]

]]></Node>
<StgValue><ssdm name="i_3_i_i116"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge15.i.i108:1  %zext_ln416 = zext i3 %i_3_i_i116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln416"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge15.i.i108:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge15.i.i108:3  %icmp_ln416 = icmp eq i3 %i_3_i_i116, -2

]]></Node>
<StgValue><ssdm name="icmp_ln416"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge15.i.i108:4  %add_ln416 = add i3 %i_3_i_i116, 1

]]></Node>
<StgValue><ssdm name="add_ln416"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15.i.i108:5  br i1 %icmp_ln416, label %shake256_absorb.exit126, label %3

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_3_i_i116, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="6">
<![CDATA[
:1  %zext_ln417 = zext i6 %shl_ln to i7

]]></Node>
<StgValue><ssdm name="zext_ln417"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %add_ln417 = add i7 %zext_ln417, 32

]]></Node>
<StgValue><ssdm name="add_ln417"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="7">
<![CDATA[
:3  %zext_ln417_2 = zext i7 %add_ln417 to i64

]]></Node>
<StgValue><ssdm name="zext_ln417_2"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %seedbuf_addr = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln417_2

]]></Node>
<StgValue><ssdm name="seedbuf_addr"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8">
<![CDATA[
:5  %seedbuf_load = load i8* %seedbuf_addr, align 8

]]></Node>
<StgValue><ssdm name="seedbuf_load"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln31 = add i7 %zext_ln417, 33

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="7">
<![CDATA[
:7  %zext_ln31 = zext i7 %add_ln31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %seedbuf_addr_1 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="seedbuf_addr_1"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
:9  %seedbuf_load_1 = load i8* %seedbuf_addr_1, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load_1"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %state_s_addr_14 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln416

]]></Node>
<StgValue><ssdm name="state_s_addr_14"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
shake256_absorb.exit126:0  br label %meminst.i.i49

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="189" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8">
<![CDATA[
:5  %seedbuf_load = load i8* %seedbuf_addr, align 8

]]></Node>
<StgValue><ssdm name="seedbuf_load"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
:9  %seedbuf_load_1 = load i8* %seedbuf_addr_1, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load_1"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:10  %add_ln31_7 = add i7 %zext_ln417, 34

]]></Node>
<StgValue><ssdm name="add_ln31_7"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="7">
<![CDATA[
:11  %zext_ln31_7 = zext i7 %add_ln31_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_7"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %seedbuf_addr_2 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln31_7

]]></Node>
<StgValue><ssdm name="seedbuf_addr_2"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8">
<![CDATA[
:13  %seedbuf_load_2 = load i8* %seedbuf_addr_2, align 2

]]></Node>
<StgValue><ssdm name="seedbuf_load_2"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:14  %add_ln31_8 = add i7 %zext_ln417, 35

]]></Node>
<StgValue><ssdm name="add_ln31_8"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="7">
<![CDATA[
:15  %zext_ln31_8 = zext i7 %add_ln31_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_8"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %seedbuf_addr_3 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln31_8

]]></Node>
<StgValue><ssdm name="seedbuf_addr_3"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
:17  %seedbuf_load_3 = load i8* %seedbuf_addr_3, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="199" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8">
<![CDATA[
:13  %seedbuf_load_2 = load i8* %seedbuf_addr_2, align 2

]]></Node>
<StgValue><ssdm name="seedbuf_load_2"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
:17  %seedbuf_load_3 = load i8* %seedbuf_addr_3, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load_3"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:18  %add_ln31_9 = add i7 %zext_ln417, 36

]]></Node>
<StgValue><ssdm name="add_ln31_9"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="7">
<![CDATA[
:19  %zext_ln31_9 = zext i7 %add_ln31_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_9"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %seedbuf_addr_4 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln31_9

]]></Node>
<StgValue><ssdm name="seedbuf_addr_4"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8">
<![CDATA[
:21  %seedbuf_load_4 = load i8* %seedbuf_addr_4, align 4

]]></Node>
<StgValue><ssdm name="seedbuf_load_4"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:22  %add_ln31_10 = add i7 %zext_ln417, 37

]]></Node>
<StgValue><ssdm name="add_ln31_10"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="7">
<![CDATA[
:23  %zext_ln31_10 = zext i7 %add_ln31_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_10"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %seedbuf_addr_5 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln31_10

]]></Node>
<StgValue><ssdm name="seedbuf_addr_5"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
:25  %seedbuf_load_5 = load i8* %seedbuf_addr_5, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="209" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8">
<![CDATA[
:21  %seedbuf_load_4 = load i8* %seedbuf_addr_4, align 4

]]></Node>
<StgValue><ssdm name="seedbuf_load_4"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
:25  %seedbuf_load_5 = load i8* %seedbuf_addr_5, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load_5"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:26  %add_ln31_11 = add i7 %zext_ln417, 38

]]></Node>
<StgValue><ssdm name="add_ln31_11"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="7">
<![CDATA[
:27  %zext_ln31_11 = zext i7 %add_ln31_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_11"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %seedbuf_addr_6 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln31_11

]]></Node>
<StgValue><ssdm name="seedbuf_addr_6"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8">
<![CDATA[
:29  %seedbuf_load_6 = load i8* %seedbuf_addr_6, align 2

]]></Node>
<StgValue><ssdm name="seedbuf_load_6"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:30  %add_ln31_12 = add i7 %zext_ln417, 39

]]></Node>
<StgValue><ssdm name="add_ln31_12"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="7">
<![CDATA[
:31  %zext_ln31_12 = zext i7 %add_ln31_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_12"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %seedbuf_addr_7 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln31_12

]]></Node>
<StgValue><ssdm name="seedbuf_addr_7"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
:33  %seedbuf_load_7 = load i8* %seedbuf_addr_7, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load_7"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="5">
<![CDATA[
:36  %state_s_load = load i64* %state_s_addr_14, align 8

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="220" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8">
<![CDATA[
:29  %seedbuf_load_6 = load i8* %seedbuf_addr_6, align 2

]]></Node>
<StgValue><ssdm name="seedbuf_load_6"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
:33  %seedbuf_load_7 = load i8* %seedbuf_addr_7, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load_7"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:34  %r_7_i = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %seedbuf_load_7, i8 %seedbuf_load_6, i8 %seedbuf_load_5, i8 %seedbuf_load_4, i8 %seedbuf_load_3, i8 %seedbuf_load_2, i8 %seedbuf_load_1, i8 %seedbuf_load)

]]></Node>
<StgValue><ssdm name="r_7_i"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="5">
<![CDATA[
:36  %state_s_load = load i64* %state_s_addr_14, align 8

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %xor_ln417 = xor i64 %state_s_load, %r_7_i

]]></Node>
<StgValue><ssdm name="xor_ln417"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
:38  store i64 %xor_ln417, i64* %state_s_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %._crit_edge15.i.i108

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
meminst.i.i49:0  %phi_ln387 = phi i3 [ 0, %shake256_absorb.exit126 ], [ %add_ln387, %meminst.i.i49 ]

]]></Node>
<StgValue><ssdm name="phi_ln387"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst.i.i49:1  %add_ln387 = add i3 %phi_ln387, 1

]]></Node>
<StgValue><ssdm name="add_ln387"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="3">
<![CDATA[
meminst.i.i49:2  %zext_ln387 = zext i3 %phi_ln387 to i64

]]></Node>
<StgValue><ssdm name="zext_ln387"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i.i49:3  %t_6_addr = getelementptr [8 x i8]* %t_6, i64 0, i64 %zext_ln387

]]></Node>
<StgValue><ssdm name="t_6_addr"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
meminst.i.i49:4  store i8 0, i8* %t_6_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst.i.i49:5  %icmp_ln387 = icmp eq i3 %phi_ln387, -1

]]></Node>
<StgValue><ssdm name="icmp_ln387"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i.i49:6  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_t_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i.i49:7  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i.i49:8  br i1 %icmp_ln387, label %._crit_edge.i.i60, label %meminst.i.i49

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.i.i60:0  %icmp_ln399 = icmp ult i64 %mlen_read, 88

]]></Node>
<StgValue><ssdm name="icmp_ln399"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.i60:1  br i1 %icmp_ln399, label %._crit_edge15.i.i67, label %.preheader14.i.i63.preheader

]]></Node>
<StgValue><ssdm name="br_ln399"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
<literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.i.i63.preheader:0  br label %.preheader14.i.i63

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader14.i.i63:0  %i_1_i_i62 = phi i4 [ %i_24, %4 ], [ 0, %.preheader14.i.i63.preheader ]

]]></Node>
<StgValue><ssdm name="i_1_i_i62"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="4">
<![CDATA[
.preheader14.i.i63:1  %i_1_i_i62_cast106 = zext i4 %i_1_i_i62 to i5

]]></Node>
<StgValue><ssdm name="i_1_i_i62_cast106"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14.i.i63:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader14.i.i63:3  %icmp_ln400 = icmp eq i4 %i_1_i_i62, -5

]]></Node>
<StgValue><ssdm name="icmp_ln400"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader14.i.i63:4  %i_24 = add i4 %i_1_i_i62, 1

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14.i.i63:5  br i1 %icmp_ln400, label %5, label %4

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:0  %shl_ln14 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_i_i62, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln14"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="7">
<![CDATA[
:1  %zext_ln401 = zext i7 %shl_ln14 to i12

]]></Node>
<StgValue><ssdm name="zext_ln401"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln401 = add i12 %zext_ln401, -1676

]]></Node>
<StgValue><ssdm name="add_ln401"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="12">
<![CDATA[
:3  %zext_ln401_1 = zext i12 %add_ln401 to i64

]]></Node>
<StgValue><ssdm name="zext_ln401_1"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="64">
<![CDATA[
:4  %tmp_4 = call fastcc i64 @load64.3([5720 x i8]* %sig, i64 %zext_ln401_1)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %add_ln401_1 = add i5 %i_1_i_i62_cast106, 6

]]></Node>
<StgValue><ssdm name="add_ln401_1"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="5">
<![CDATA[
:6  %zext_ln401_2 = zext i5 %add_ln401_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln401_2"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %state_s_addr_15 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln401_2

]]></Node>
<StgValue><ssdm name="state_s_addr_15"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="5">
<![CDATA[
:8  %state_s_load_11 = load i64* %state_s_addr_15, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_11"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln405"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="255" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="64">
<![CDATA[
:4  %tmp_4 = call fastcc i64 @load64.3([5720 x i8]* %sig, i64 %zext_ln401_1)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="5">
<![CDATA[
:8  %state_s_load_11 = load i64* %state_s_addr_15, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_11"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %xor_ln401 = xor i64 %state_s_load_11, %tmp_4

]]></Node>
<StgValue><ssdm name="xor_ln401"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
:10  store i64 %xor_ln401, i64* %state_s_addr_15, align 8

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader14.i.i63

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="260" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln403 = add i64 %mlen_read, -88

]]></Node>
<StgValue><ssdm name="add_ln403"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln405"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge15.i.i67

]]></Node>
<StgValue><ssdm name="br_ln406"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge15.i.i67:0  %p_27_i_i64142 = phi i7 [ -40, %5 ], [ 0, %._crit_edge.i.i60 ]

]]></Node>
<StgValue><ssdm name="p_27_i_i64142"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
._crit_edge15.i.i67:1  %p_23_i_i65 = phi i5 [ 0, %5 ], [ -16, %._crit_edge.i.i60 ]

]]></Node>
<StgValue><ssdm name="p_23_i_i65"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge15.i.i67:2  %p_2_i_i66 = phi i64 [ %add_ln403, %5 ], [ %mlen_read, %._crit_edge.i.i60 ]

]]></Node>
<StgValue><ssdm name="p_2_i_i66"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="5">
<![CDATA[
._crit_edge15.i.i67:3  %sext_ln408 = sext i5 %p_23_i_i65 to i6

]]></Node>
<StgValue><ssdm name="sext_ln408"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="7">
<![CDATA[
._crit_edge15.i.i67:4  %zext_ln408 = zext i7 %p_27_i_i64142 to i14

]]></Node>
<StgValue><ssdm name="zext_ln408"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="7">
<![CDATA[
._crit_edge15.i.i67:5  %zext_ln408_1 = zext i7 %p_27_i_i64142 to i64

]]></Node>
<StgValue><ssdm name="zext_ln408_1"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="6">
<![CDATA[
._crit_edge15.i.i67:6  %zext_ln408_2 = zext i6 %sext_ln408 to i9

]]></Node>
<StgValue><ssdm name="zext_ln408_2"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15.i.i67:7  br label %6

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %indvars_iv_i_i68 = phi i64 [ %add_ln414_1, %8 ], [ %p_2_i_i66, %._crit_edge15.i.i67 ]

]]></Node>
<StgValue><ssdm name="indvars_iv_i_i68"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1  %p_38_rec_i_i69 = phi i64 [ %add_ln411, %8 ], [ 0, %._crit_edge15.i.i67 ]

]]></Node>
<StgValue><ssdm name="p_38_rec_i_i69"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %icmp_ln408 = icmp ult i64 %indvars_iv_i_i68, 136

]]></Node>
<StgValue><ssdm name="icmp_ln408"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln408, label %9, label %.preheader13.i.i71.preheader

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader13.i.i71.preheader:0  %add_ln410 = add i64 %zext_ln408_1, %p_38_rec_i_i69

]]></Node>
<StgValue><ssdm name="add_ln410"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.i.i71.preheader:1  br label %.preheader13.i.i71

]]></Node>
<StgValue><ssdm name="br_ln409"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="64">
<![CDATA[
:0  %trunc_ln408 = trunc i64 %p_38_rec_i_i69 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln408"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln417_1 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %p_23_i_i65, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln417_1"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="2">
<![CDATA[
:2  %sext_ln417 = sext i2 %trunc_ln417_1 to i3

]]></Node>
<StgValue><ssdm name="sext_ln417"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="3">
<![CDATA[
:3  %zext_ln417_4 = zext i3 %sext_ln417 to i5

]]></Node>
<StgValue><ssdm name="zext_ln417_4"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_537 = call i5 @_ssdm_op_PartSelect.i5.i64.i32.i32(i64 %indvars_iv_i_i68, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %add_ln417_1 = add i64 %zext_ln408_1, %p_38_rec_i_i69

]]></Node>
<StgValue><ssdm name="add_ln417_1"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %10

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader13.i.i71:0  %i_2_i_i70 = phi i5 [ %i_25, %7 ], [ 0, %.preheader13.i.i71.preheader ]

]]></Node>
<StgValue><ssdm name="i_2_i_i70"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13.i.i71:1  %icmp_ln409 = icmp eq i5 %i_2_i_i70, -15

]]></Node>
<StgValue><ssdm name="icmp_ln409"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13.i.i71:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13.i.i71:3  %i_25 = add i5 %i_2_i_i70, 1

]]></Node>
<StgValue><ssdm name="i_25"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13.i.i71:4  br i1 %icmp_ln409, label %8, label %7

]]></Node>
<StgValue><ssdm name="br_ln409"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:0  %shl_ln15 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_2_i_i70, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln15"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="8">
<![CDATA[
:1  %zext_ln410 = zext i8 %shl_ln15 to i12

]]></Node>
<StgValue><ssdm name="zext_ln410"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln410_1 = add i12 %zext_ln410, -1676

]]></Node>
<StgValue><ssdm name="add_ln410_1"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="12">
<![CDATA[
:3  %zext_ln410_1 = zext i12 %add_ln410_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln410_1"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %add_ln410_2 = add i64 %add_ln410, %zext_ln410_1

]]></Node>
<StgValue><ssdm name="add_ln410_2"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln411 = add i64 %p_38_rec_i_i69, 136

]]></Node>
<StgValue><ssdm name="add_ln411"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %add_ln414_1 = add i64 %indvars_iv_i_i68, -136

]]></Node>
<StgValue><ssdm name="add_ln414_1"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln413"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="297" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="64">
<![CDATA[
:5  %tmp_6 = call fastcc i64 @load64.3([5720 x i8]* %sig, i64 %add_ln410_2)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="5">
<![CDATA[
:6  %zext_ln410_2 = zext i5 %i_2_i_i70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln410_2"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %state_s_addr_17 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln410_2

]]></Node>
<StgValue><ssdm name="state_s_addr_17"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="5">
<![CDATA[
:8  %state_s_load_13 = load i64* %state_s_addr_17, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_13"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="301" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="64">
<![CDATA[
:5  %tmp_6 = call fastcc i64 @load64.3([5720 x i8]* %sig, i64 %add_ln410_2)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="5">
<![CDATA[
:8  %state_s_load_13 = load i64* %state_s_addr_17, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_13"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %xor_ln410 = xor i64 %state_s_load_13, %tmp_6

]]></Node>
<StgValue><ssdm name="xor_ln410"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
:10  store i64 %xor_ln410, i64* %state_s_addr_17, align 8

]]></Node>
<StgValue><ssdm name="store_ln410"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader13.i.i71

]]></Node>
<StgValue><ssdm name="br_ln409"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="306" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln413"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %6

]]></Node>
<StgValue><ssdm name="br_ln414"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_3_i_i75 = phi i5 [ 0, %9 ], [ %add_ln416_1, %11 ]

]]></Node>
<StgValue><ssdm name="i_3_i_i75"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln416_1 = icmp eq i5 %i_3_i_i75, %tmp_537

]]></Node>
<StgValue><ssdm name="icmp_ln416_1"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln416_1 = add i5 %i_3_i_i75, 1

]]></Node>
<StgValue><ssdm name="add_ln416_1"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln416_1, label %12, label %11

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="5">
<![CDATA[
:0  %trunc_ln417 = trunc i5 %i_3_i_i75 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln417"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:1  %shl_ln417_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln417, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln417_1"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="7">
<![CDATA[
:2  %zext_ln417_5 = zext i7 %shl_ln417_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln417_5"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln417_2 = add i12 -1676, %zext_ln417_5

]]></Node>
<StgValue><ssdm name="add_ln417_2"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="12">
<![CDATA[
:4  %zext_ln417_6 = zext i12 %add_ln417_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln417_6"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %add_ln417_3 = add i64 %add_ln417_1, %zext_ln417_6

]]></Node>
<StgValue><ssdm name="add_ln417_3"/></StgValue>
</operation>

<operation id="319" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7  %add_ln417_4 = add i5 %zext_ln417_4, %i_3_i_i75

]]></Node>
<StgValue><ssdm name="add_ln417_4"/></StgValue>
</operation>

<operation id="320" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:0  %and_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_537, i3 0)

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="321" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="8">
<![CDATA[
:1  %zext_ln418_1 = zext i8 %and_ln to i9

]]></Node>
<StgValue><ssdm name="zext_ln418_1"/></StgValue>
</operation>

<operation id="322" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="8">
<![CDATA[
:2  %zext_ln418 = zext i8 %and_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln418"/></StgValue>
</operation>

<operation id="323" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="8">
<![CDATA[
:3  %zext_ln419 = zext i8 %and_ln to i14

]]></Node>
<StgValue><ssdm name="zext_ln419"/></StgValue>
</operation>

<operation id="324" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %sub_ln419 = sub i64 %indvars_iv_i_i68, %zext_ln418

]]></Node>
<StgValue><ssdm name="sub_ln419"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="33" op_0_bw="64">
<![CDATA[
:5  %trunc_ln419 = trunc i64 %sub_ln419 to i33

]]></Node>
<StgValue><ssdm name="trunc_ln419"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %add_ln420 = add i9 %zext_ln408_2, %zext_ln418_1

]]></Node>
<StgValue><ssdm name="add_ln420"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="9">
<![CDATA[
:7  %zext_ln420 = zext i9 %add_ln420 to i10

]]></Node>
<StgValue><ssdm name="zext_ln420"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %icmp_ln422 = icmp eq i64 %indvars_iv_i_i68, %zext_ln418

]]></Node>
<StgValue><ssdm name="icmp_ln422"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln422, label %shake256_absorb.exit85, label %.preheader12.i.i78.preheader

]]></Node>
<StgValue><ssdm name="br_ln422"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_1" val="1"/>
<literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.i.i78.preheader:0  br label %.preheader12.i.i78

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="331" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="64">
<![CDATA[
:6  %tmp_5 = call fastcc i64 @load64.3([5720 x i8]* %sig, i64 %add_ln417_3)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="5">
<![CDATA[
:8  %zext_ln417_3 = zext i5 %add_ln417_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln417_3"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %state_s_addr_16 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln417_3

]]></Node>
<StgValue><ssdm name="state_s_addr_16"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="5">
<![CDATA[
:10  %state_s_load_12 = load i64* %state_s_addr_16, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_12"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="335" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="64">
<![CDATA[
:6  %tmp_5 = call fastcc i64 @load64.3([5720 x i8]* %sig, i64 %add_ln417_3)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="5">
<![CDATA[
:10  %state_s_load_12 = load i64* %state_s_addr_16, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_12"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %xor_ln417_1 = xor i64 %state_s_load_12, %tmp_5

]]></Node>
<StgValue><ssdm name="xor_ln417_1"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
:12  store i64 %xor_ln417_1, i64* %state_s_addr_16, align 8

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %10

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="340" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader12.i.i78:0  %i_4_i_i77 = phi i4 [ %i_26, %13 ], [ 0, %.preheader12.i.i78.preheader ]

]]></Node>
<StgValue><ssdm name="i_4_i_i77"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12.i.i78:1  %icmp_ln423 = icmp eq i4 %i_4_i_i77, -8

]]></Node>
<StgValue><ssdm name="icmp_ln423"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12.i.i78:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12.i.i78:3  %i_26 = add i4 %i_4_i_i77, 1

]]></Node>
<StgValue><ssdm name="i_26"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12.i.i78:4  br i1 %icmp_ln423, label %.preheader.i.i82.preheader, label %13

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln424 = zext i4 %i_4_i_i77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln424"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %t_6_addr_1 = getelementptr inbounds [8 x i8]* %t_6, i64 0, i64 %zext_ln424

]]></Node>
<StgValue><ssdm name="t_6_addr_1"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:2  store i8 0, i8* %t_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader12.i.i78

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.i.i82.preheader:0  %add_ln426 = add i14 %zext_ln408, %trunc_ln408

]]></Node>
<StgValue><ssdm name="add_ln426"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i82.preheader:1  br label %.preheader.i.i82

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="351" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i82:0  %i_5_i_i81 = phi i32 [ %i_27, %14 ], [ 0, %.preheader.i.i82.preheader ]

]]></Node>
<StgValue><ssdm name="i_5_i_i81"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="32">
<![CDATA[
.preheader.i.i82:1  %zext_ln425 = zext i32 %i_5_i_i81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln425"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="14" op_0_bw="32">
<![CDATA[
.preheader.i.i82:2  %trunc_ln425 = trunc i32 %i_5_i_i81 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln425"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="33" op_0_bw="32">
<![CDATA[
.preheader.i.i82:3  %zext_ln425_1 = zext i32 %i_5_i_i81 to i33

]]></Node>
<StgValue><ssdm name="zext_ln425_1"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader.i.i82:4  %icmp_ln425 = icmp ult i33 %zext_ln425_1, %trunc_ln419

]]></Node>
<StgValue><ssdm name="icmp_ln425"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i82:5  %i_27 = add i32 1, %i_5_i_i81

]]></Node>
<StgValue><ssdm name="i_27"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i82:6  br i1 %icmp_ln425, label %14, label %15

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %add_ln426_1 = add i14 %trunc_ln425, 2420

]]></Node>
<StgValue><ssdm name="add_ln426_1"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %add_ln426_2 = add i14 %add_ln426_1, %zext_ln419

]]></Node>
<StgValue><ssdm name="add_ln426_2"/></StgValue>
</operation>

<operation id="360" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %add_ln426_3 = add i14 %add_ln426_2, %add_ln426

]]></Node>
<StgValue><ssdm name="add_ln426_3"/></StgValue>
</operation>

<operation id="361" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="14">
<![CDATA[
:3  %zext_ln426 = zext i14 %add_ln426_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln426"/></StgValue>
</operation>

<operation id="362" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %sig_addr = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln426

]]></Node>
<StgValue><ssdm name="sig_addr"/></StgValue>
</operation>

<operation id="363" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="13">
<![CDATA[
:5  %sig_load = load i8* %sig_addr, align 1

]]></Node>
<StgValue><ssdm name="sig_load"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %t_6_addr_3 = getelementptr [8 x i8]* %t_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="t_6_addr_3"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="3">
<![CDATA[
:1  %t_6_load = load i8* %t_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="t_6_load"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %t_6_addr_4 = getelementptr [8 x i8]* %t_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="t_6_addr_4"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="3">
<![CDATA[
:3  %t_6_load_1 = load i8* %t_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="t_6_load_1"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln420, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="6">
<![CDATA[
:18  %zext_ln427 = zext i6 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln427"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %state_s_addr_18 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln427

]]></Node>
<StgValue><ssdm name="state_s_addr_18"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="64">
<![CDATA[
:23  %trunc_ln428 = trunc i64 %sub_ln419 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln428"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="372" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="13">
<![CDATA[
:5  %sig_load = load i8* %sig_addr, align 1

]]></Node>
<StgValue><ssdm name="sig_load"/></StgValue>
</operation>

<operation id="373" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %t_6_addr_2 = getelementptr inbounds [8 x i8]* %t_6, i64 0, i64 %zext_ln425

]]></Node>
<StgValue><ssdm name="t_6_addr_2"/></StgValue>
</operation>

<operation id="374" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:7  store i8 %sig_load, i8* %t_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln426"/></StgValue>
</operation>

<operation id="375" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader.i.i82

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="376" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="3">
<![CDATA[
:1  %t_6_load = load i8* %t_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="t_6_load"/></StgValue>
</operation>

<operation id="377" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="3">
<![CDATA[
:3  %t_6_load_1 = load i8* %t_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="t_6_load_1"/></StgValue>
</operation>

<operation id="378" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %t_6_addr_5 = getelementptr [8 x i8]* %t_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="t_6_addr_5"/></StgValue>
</operation>

<operation id="379" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="3">
<![CDATA[
:5  %t_6_load_2 = load i8* %t_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="t_6_load_2"/></StgValue>
</operation>

<operation id="380" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %t_6_addr_6 = getelementptr [8 x i8]* %t_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="t_6_addr_6"/></StgValue>
</operation>

<operation id="381" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="3">
<![CDATA[
:7  %t_6_load_3 = load i8* %t_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="t_6_load_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="382" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="3">
<![CDATA[
:5  %t_6_load_2 = load i8* %t_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="t_6_load_2"/></StgValue>
</operation>

<operation id="383" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="3">
<![CDATA[
:7  %t_6_load_3 = load i8* %t_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="t_6_load_3"/></StgValue>
</operation>

<operation id="384" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %t_6_addr_7 = getelementptr [8 x i8]* %t_6, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="t_6_addr_7"/></StgValue>
</operation>

<operation id="385" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="3">
<![CDATA[
:9  %t_6_load_4 = load i8* %t_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="t_6_load_4"/></StgValue>
</operation>

<operation id="386" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %t_6_addr_8 = getelementptr [8 x i8]* %t_6, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="t_6_addr_8"/></StgValue>
</operation>

<operation id="387" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="3">
<![CDATA[
:11  %t_6_load_5 = load i8* %t_6_addr_8, align 1

]]></Node>
<StgValue><ssdm name="t_6_load_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="388" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="3">
<![CDATA[
:9  %t_6_load_4 = load i8* %t_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="t_6_load_4"/></StgValue>
</operation>

<operation id="389" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="3">
<![CDATA[
:11  %t_6_load_5 = load i8* %t_6_addr_8, align 1

]]></Node>
<StgValue><ssdm name="t_6_load_5"/></StgValue>
</operation>

<operation id="390" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %t_6_addr_9 = getelementptr [8 x i8]* %t_6, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="t_6_addr_9"/></StgValue>
</operation>

<operation id="391" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="3">
<![CDATA[
:13  %t_6_load_6 = load i8* %t_6_addr_9, align 1

]]></Node>
<StgValue><ssdm name="t_6_load_6"/></StgValue>
</operation>

<operation id="392" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %t_6_addr_10 = getelementptr [8 x i8]* %t_6, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="t_6_addr_10"/></StgValue>
</operation>

<operation id="393" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="3">
<![CDATA[
:15  %t_6_load_7 = load i8* %t_6_addr_10, align 1

]]></Node>
<StgValue><ssdm name="t_6_load_7"/></StgValue>
</operation>

<operation id="394" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="5">
<![CDATA[
:20  %state_s_load_14 = load i64* %state_s_addr_18, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_14"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="395" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="3">
<![CDATA[
:13  %t_6_load_6 = load i8* %t_6_addr_9, align 1

]]></Node>
<StgValue><ssdm name="t_6_load_6"/></StgValue>
</operation>

<operation id="396" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="3">
<![CDATA[
:15  %t_6_load_7 = load i8* %t_6_addr_10, align 1

]]></Node>
<StgValue><ssdm name="t_6_load_7"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:16  %r_7_i1 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %t_6_load_7, i8 %t_6_load_6, i8 %t_6_load_5, i8 %t_6_load_4, i8 %t_6_load_3, i8 %t_6_load_2, i8 %t_6_load_1, i8 %t_6_load)

]]></Node>
<StgValue><ssdm name="r_7_i1"/></StgValue>
</operation>

<operation id="398" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="5">
<![CDATA[
:20  %state_s_load_14 = load i64* %state_s_addr_18, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_14"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %xor_ln427 = xor i64 %state_s_load_14, %r_7_i1

]]></Node>
<StgValue><ssdm name="xor_ln427"/></StgValue>
</operation>

<operation id="400" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
:22  store i64 %xor_ln427, i64* %state_s_addr_18, align 8

]]></Node>
<StgValue><ssdm name="store_ln427"/></StgValue>
</operation>

<operation id="401" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:24  %add_ln428 = add i10 %trunc_ln428, %zext_ln420

]]></Node>
<StgValue><ssdm name="add_ln428"/></StgValue>
</operation>

<operation id="402" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %shake256_absorb.exit85

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="403" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
shake256_absorb.exit85:0  %state_pos = phi i10 [ %add_ln428, %15 ], [ %zext_ln420, %12 ]

]]></Node>
<StgValue><ssdm name="state_pos"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
shake256_absorb.exit85:1  %trunc_ln = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %state_pos, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="29" op_0_bw="7">
<![CDATA[
shake256_absorb.exit85:2  %sext_ln448 = sext i7 %trunc_ln to i29

]]></Node>
<StgValue><ssdm name="sext_ln448"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="29">
<![CDATA[
shake256_absorb.exit85:7  %zext_ln450_1 = zext i29 %sext_ln448 to i64

]]></Node>
<StgValue><ssdm name="zext_ln450_1"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
shake256_absorb.exit85:8  %state_s_addr_19 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln450_1

]]></Node>
<StgValue><ssdm name="state_s_addr_19"/></StgValue>
</operation>

<operation id="408" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
shake256_absorb.exit85:9  %state_s_load_15 = load i64* %state_s_addr_19, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_15"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="409" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="10">
<![CDATA[
shake256_absorb.exit85:3  %trunc_ln450 = trunc i10 %state_pos to i3

]]></Node>
<StgValue><ssdm name="trunc_ln450"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
shake256_absorb.exit85:4  %shl_ln16 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln450, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln16"/></StgValue>
</operation>

<operation id="411" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="6">
<![CDATA[
shake256_absorb.exit85:5  %zext_ln450 = zext i6 %shl_ln16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln450"/></StgValue>
</operation>

<operation id="412" st_id="29" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
shake256_absorb.exit85:6  %shl_ln450 = shl i64 31, %zext_ln450

]]></Node>
<StgValue><ssdm name="shl_ln450"/></StgValue>
</operation>

<operation id="413" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
shake256_absorb.exit85:9  %state_s_load_15 = load i64* %state_s_addr_19, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_15"/></StgValue>
</operation>

<operation id="414" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
shake256_absorb.exit85:10  %xor_ln450 = xor i64 %state_s_load_15, %shl_ln450

]]></Node>
<StgValue><ssdm name="xor_ln450"/></StgValue>
</operation>

<operation id="415" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64" op_3_bw="64">
<![CDATA[
shake256_absorb.exit85:11  store i64 %xor_ln450, i64* %state_s_addr_19, align 8

]]></Node>
<StgValue><ssdm name="store_ln450"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="416" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
shake256_absorb.exit85:12  %state_s_addr_20 = getelementptr [25 x i64]* %state_s, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="state_s_addr_20"/></StgValue>
</operation>

<operation id="417" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
shake256_absorb.exit85:13  %state_s_load_16 = load i64* %state_s_addr_20, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_16"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="418" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
shake256_absorb.exit85:13  %state_s_load_16 = load i64* %state_s_addr_20, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_16"/></StgValue>
</operation>

<operation id="419" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
shake256_absorb.exit85:14  %xor_ln451 = xor i64 %state_s_load_16, -9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln451"/></StgValue>
</operation>

<operation id="420" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
shake256_absorb.exit85:15  store i64 %xor_ln451, i64* %state_s_addr_20, align 8

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="421" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
shake256_absorb.exit85:16  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln536"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="422" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
shake256_absorb.exit85:16  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln536"/></StgValue>
</operation>

<operation id="423" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
shake256_absorb.exit85:17  br label %16

]]></Node>
<StgValue><ssdm name="br_ln540"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="424" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_3_i = phi i3 [ 0, %shake256_absorb.exit85 ], [ %add_ln540, %17 ]

]]></Node>
<StgValue><ssdm name="i_3_i"/></StgValue>
</operation>

<operation id="425" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln540 = zext i3 %i_3_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln540"/></StgValue>
</operation>

<operation id="426" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="427" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln540 = icmp eq i3 %i_3_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln540"/></StgValue>
</operation>

<operation id="428" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln540 = add i3 %i_3_i, 1

]]></Node>
<StgValue><ssdm name="add_ln540"/></StgValue>
</operation>

<operation id="429" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln540, label %keccak_squeeze.exit, label %17

]]></Node>
<StgValue><ssdm name="br_ln540"/></StgValue>
</operation>

<operation id="430" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %state_s_addr_21 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln540

]]></Node>
<StgValue><ssdm name="state_s_addr_21"/></StgValue>
</operation>

<operation id="431" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="5">
<![CDATA[
:1  %state_s_load_17 = load i64* %state_s_addr_21, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_17"/></StgValue>
</operation>

<operation id="432" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
keccak_squeeze.exit:0  call fastcc void @shake256([208 x i8]* %seedbuf)

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="433" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="5">
<![CDATA[
:1  %state_s_load_17 = load i64* %state_s_addr_21, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_17"/></StgValue>
</operation>

<operation id="434" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="64">
<![CDATA[
:2  %trunc_ln541 = trunc i64 %state_s_load_17 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln541"/></StgValue>
</operation>

<operation id="435" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  %shl_ln17 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_3_i, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln17"/></StgValue>
</operation>

<operation id="436" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="6">
<![CDATA[
:4  %zext_ln541 = zext i6 %shl_ln17 to i8

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="437" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %add_ln541 = add i8 112, %zext_ln541

]]></Node>
<StgValue><ssdm name="add_ln541"/></StgValue>
</operation>

<operation id="438" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln541_2 = zext i8 %add_ln541 to i64

]]></Node>
<StgValue><ssdm name="zext_ln541_2"/></StgValue>
</operation>

<operation id="439" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %seedbuf_addr_8 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln541_2

]]></Node>
<StgValue><ssdm name="seedbuf_addr_8"/></StgValue>
</operation>

<operation id="440" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  store i8 %trunc_ln541, i8* %seedbuf_addr_8, align 8

]]></Node>
<StgValue><ssdm name="store_ln541"/></StgValue>
</operation>

<operation id="441" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %trunc_ln11 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_17, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="442" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:10  %or_ln542 = or i6 %shl_ln17, 1

]]></Node>
<StgValue><ssdm name="or_ln542"/></StgValue>
</operation>

<operation id="443" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="6">
<![CDATA[
:11  %zext_ln542 = zext i6 %or_ln542 to i8

]]></Node>
<StgValue><ssdm name="zext_ln542"/></StgValue>
</operation>

<operation id="444" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %add_ln542 = add i8 112, %zext_ln542

]]></Node>
<StgValue><ssdm name="add_ln542"/></StgValue>
</operation>

<operation id="445" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="8">
<![CDATA[
:13  %zext_ln542_2 = zext i8 %add_ln542 to i64

]]></Node>
<StgValue><ssdm name="zext_ln542_2"/></StgValue>
</operation>

<operation id="446" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %seedbuf_addr_9 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln542_2

]]></Node>
<StgValue><ssdm name="seedbuf_addr_9"/></StgValue>
</operation>

<operation id="447" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  store i8 %trunc_ln11, i8* %seedbuf_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln542"/></StgValue>
</operation>

<operation id="448" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %trunc_ln12 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_17, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="449" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %trunc_ln13 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_17, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="450" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30  %trunc_ln14 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_17, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="451" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37  %trunc_ln15 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_17, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="452" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %trunc_ln16 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_17, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="453" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51  %trunc_ln17 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_17, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="454" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:17  %or_ln543 = or i6 %shl_ln17, 2

]]></Node>
<StgValue><ssdm name="or_ln543"/></StgValue>
</operation>

<operation id="455" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="6">
<![CDATA[
:18  %zext_ln543 = zext i6 %or_ln543 to i8

]]></Node>
<StgValue><ssdm name="zext_ln543"/></StgValue>
</operation>

<operation id="456" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %add_ln543 = add i8 112, %zext_ln543

]]></Node>
<StgValue><ssdm name="add_ln543"/></StgValue>
</operation>

<operation id="457" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="8">
<![CDATA[
:20  %zext_ln543_2 = zext i8 %add_ln543 to i64

]]></Node>
<StgValue><ssdm name="zext_ln543_2"/></StgValue>
</operation>

<operation id="458" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %seedbuf_addr_10 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln543_2

]]></Node>
<StgValue><ssdm name="seedbuf_addr_10"/></StgValue>
</operation>

<operation id="459" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  store i8 %trunc_ln12, i8* %seedbuf_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln543"/></StgValue>
</operation>

<operation id="460" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:24  %or_ln544 = or i6 %shl_ln17, 3

]]></Node>
<StgValue><ssdm name="or_ln544"/></StgValue>
</operation>

<operation id="461" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="6">
<![CDATA[
:25  %zext_ln544 = zext i6 %or_ln544 to i8

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="462" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %add_ln544 = add i8 112, %zext_ln544

]]></Node>
<StgValue><ssdm name="add_ln544"/></StgValue>
</operation>

<operation id="463" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="8">
<![CDATA[
:27  %zext_ln544_2 = zext i8 %add_ln544 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_2"/></StgValue>
</operation>

<operation id="464" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %seedbuf_addr_11 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="seedbuf_addr_11"/></StgValue>
</operation>

<operation id="465" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29  store i8 %trunc_ln13, i8* %seedbuf_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="466" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:31  %or_ln545 = or i6 %shl_ln17, 4

]]></Node>
<StgValue><ssdm name="or_ln545"/></StgValue>
</operation>

<operation id="467" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="6">
<![CDATA[
:32  %zext_ln545 = zext i6 %or_ln545 to i8

]]></Node>
<StgValue><ssdm name="zext_ln545"/></StgValue>
</operation>

<operation id="468" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:33  %add_ln545 = add i8 112, %zext_ln545

]]></Node>
<StgValue><ssdm name="add_ln545"/></StgValue>
</operation>

<operation id="469" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="8">
<![CDATA[
:34  %zext_ln545_2 = zext i8 %add_ln545 to i64

]]></Node>
<StgValue><ssdm name="zext_ln545_2"/></StgValue>
</operation>

<operation id="470" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %seedbuf_addr_12 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln545_2

]]></Node>
<StgValue><ssdm name="seedbuf_addr_12"/></StgValue>
</operation>

<operation id="471" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36  store i8 %trunc_ln14, i8* %seedbuf_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln545"/></StgValue>
</operation>

<operation id="472" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:38  %or_ln546 = or i6 %shl_ln17, 5

]]></Node>
<StgValue><ssdm name="or_ln546"/></StgValue>
</operation>

<operation id="473" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="6">
<![CDATA[
:39  %zext_ln546 = zext i6 %or_ln546 to i8

]]></Node>
<StgValue><ssdm name="zext_ln546"/></StgValue>
</operation>

<operation id="474" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:40  %add_ln546 = add i8 112, %zext_ln546

]]></Node>
<StgValue><ssdm name="add_ln546"/></StgValue>
</operation>

<operation id="475" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="8">
<![CDATA[
:41  %zext_ln546_2 = zext i8 %add_ln546 to i64

]]></Node>
<StgValue><ssdm name="zext_ln546_2"/></StgValue>
</operation>

<operation id="476" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %seedbuf_addr_13 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln546_2

]]></Node>
<StgValue><ssdm name="seedbuf_addr_13"/></StgValue>
</operation>

<operation id="477" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:43  store i8 %trunc_ln15, i8* %seedbuf_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln546"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="478" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:45  %or_ln547 = or i6 %shl_ln17, 6

]]></Node>
<StgValue><ssdm name="or_ln547"/></StgValue>
</operation>

<operation id="479" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="6">
<![CDATA[
:46  %zext_ln547 = zext i6 %or_ln547 to i8

]]></Node>
<StgValue><ssdm name="zext_ln547"/></StgValue>
</operation>

<operation id="480" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:47  %add_ln547 = add i8 112, %zext_ln547

]]></Node>
<StgValue><ssdm name="add_ln547"/></StgValue>
</operation>

<operation id="481" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="8">
<![CDATA[
:48  %zext_ln547_2 = zext i8 %add_ln547 to i64

]]></Node>
<StgValue><ssdm name="zext_ln547_2"/></StgValue>
</operation>

<operation id="482" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %seedbuf_addr_14 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln547_2

]]></Node>
<StgValue><ssdm name="seedbuf_addr_14"/></StgValue>
</operation>

<operation id="483" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:50  store i8 %trunc_ln16, i8* %seedbuf_addr_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln547"/></StgValue>
</operation>

<operation id="484" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:52  %or_ln548 = or i6 %shl_ln17, 7

]]></Node>
<StgValue><ssdm name="or_ln548"/></StgValue>
</operation>

<operation id="485" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="6">
<![CDATA[
:53  %zext_ln548 = zext i6 %or_ln548 to i8

]]></Node>
<StgValue><ssdm name="zext_ln548"/></StgValue>
</operation>

<operation id="486" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:54  %add_ln548 = add i8 112, %zext_ln548

]]></Node>
<StgValue><ssdm name="add_ln548"/></StgValue>
</operation>

<operation id="487" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="8">
<![CDATA[
:55  %zext_ln548_2 = zext i8 %add_ln548 to i64

]]></Node>
<StgValue><ssdm name="zext_ln548_2"/></StgValue>
</operation>

<operation id="488" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %seedbuf_addr_15 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln548_2

]]></Node>
<StgValue><ssdm name="seedbuf_addr_15"/></StgValue>
</operation>

<operation id="489" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:57  store i8 %trunc_ln17, i8* %seedbuf_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln548"/></StgValue>
</operation>

<operation id="490" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
:58  br label %16

]]></Node>
<StgValue><ssdm name="br_ln540"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="491" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
keccak_squeeze.exit:0  call fastcc void @shake256([208 x i8]* %seedbuf)

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="492" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
keccak_squeeze.exit:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="493" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0_i3 = phi i3 [ 0, %keccak_squeeze.exit ], [ %i_28, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i3"/></StgValue>
</operation>

<operation id="494" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %icmp_ln20 = icmp eq i3 %i_0_i3, -4

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="495" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="496" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i_28 = add i3 %i_0_i3, 1

]]></Node>
<StgValue><ssdm name="i_28"/></StgValue>
</operation>

<operation id="497" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln20, label %pqcrystals_dilithium2_ref_polyvec_matrix_expand.exit.preheader, label %.preheader.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="498" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="499" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvec_matrix_expand.exit.preheader:0  br label %pqcrystals_dilithium2_ref_polyvec_matrix_expand.exit

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="500" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.i:0  %j_0_i = phi i3 [ %j, %18 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="501" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:1  %icmp_ln21 = icmp eq i3 %j_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="502" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="503" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:3  %j = add i3 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="504" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln21, label %.loopexit.loopexit, label %18

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="505" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="2" op_0_bw="3">
<![CDATA[
:0  %trunc_ln22 = trunc i3 %i_0_i3 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="506" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="5" op_3_bw="3">
<![CDATA[
:1  %add_ln = call i10 @_ssdm_op_BitConcatenate.i10.i2.i5.i3(i2 %trunc_ln22, i5 0, i3 %j_0_i)

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="507" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="3" op_3_bw="3" op_4_bw="8" op_5_bw="10" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
:2  call fastcc void @pqcrystals_dilithium.13([4096 x i23]* %mat_vec_coeffs, i3 %i_0_i3, i3 %j_0_i, [208 x i8]* %seedbuf, i10 %add_ln)

]]></Node>
<StgValue><ssdm name="call_ln22"/></StgValue>
</operation>

<operation id="508" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="509" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="3" op_3_bw="3" op_4_bw="8" op_5_bw="10" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
:2  call fastcc void @pqcrystals_dilithium.13([4096 x i23]* %mat_vec_coeffs, i3 %i_0_i3, i3 %j_0_i, [208 x i8]* %seedbuf, i10 %add_ln)

]]></Node>
<StgValue><ssdm name="call_ln22"/></StgValue>
</operation>

<operation id="510" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="511" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvec_matrix_expand.exit:0  %i_0_i127 = phi i3 [ %i_29, %19 ], [ 0, %pqcrystals_dilithium2_ref_polyvec_matrix_expand.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i127"/></StgValue>
</operation>

<operation id="512" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_polyvec_matrix_expand.exit:1  %icmp_ln100 = icmp eq i3 %i_0_i127, -4

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="513" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_polyvec_matrix_expand.exit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="514" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_polyvec_matrix_expand.exit:3  %i_29 = add i3 %i_0_i127, 1

]]></Node>
<StgValue><ssdm name="i_29"/></StgValue>
</operation>

<operation id="515" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvec_matrix_expand.exit:4  br i1 %icmp_ln100, label %pqcrystals_dilithium2_ref_polyvecl_ntt.exit128.preheader, label %19

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="516" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23" op_4_bw="0">
<![CDATA[
:0  call fastcc void @pqcrystals_dilithium.19([1024 x i32]* %s1_vec_coeffs, i3 %i_0_i127)

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="517" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_ntt.exit128.preheader:0  br label %pqcrystals_dilithium2_ref_polyvecl_ntt.exit128

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="518" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23" op_4_bw="0">
<![CDATA[
:0  call fastcc void @pqcrystals_dilithium.19([1024 x i32]* %s1_vec_coeffs, i3 %i_0_i127)

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="519" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %pqcrystals_dilithium2_ref_polyvec_matrix_expand.exit

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="520" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_ntt.exit128:0  %i_0_i4 = phi i3 [ %i_30, %20 ], [ 0, %pqcrystals_dilithium2_ref_polyvecl_ntt.exit128.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i4"/></StgValue>
</operation>

<operation id="521" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_ntt.exit128:1  %icmp_ln282 = icmp eq i3 %i_0_i4, -4

]]></Node>
<StgValue><ssdm name="icmp_ln282"/></StgValue>
</operation>

<operation id="522" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_ntt.exit128:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="523" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_ntt.exit128:3  %i_30 = add i3 %i_0_i4, 1

]]></Node>
<StgValue><ssdm name="i_30"/></StgValue>
</operation>

<operation id="524" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_ntt.exit128:4  br i1 %icmp_ln282, label %pqcrystals_dilithium2_ref_polyveck_ntt.exit.preheader, label %20

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>

<operation id="525" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23" op_4_bw="0">
<![CDATA[
:0  call fastcc void @pqcrystals_dilithium.19([1024 x i32]* %s2_vec_coeffs, i3 %i_0_i4)

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="526" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_ntt.exit.preheader:0  br label %pqcrystals_dilithium2_ref_polyveck_ntt.exit

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="527" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23" op_4_bw="0">
<![CDATA[
:0  call fastcc void @pqcrystals_dilithium.19([1024 x i32]* %s2_vec_coeffs, i3 %i_0_i4)

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="528" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %pqcrystals_dilithium2_ref_polyvecl_ntt.exit128

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="529" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_ntt.exit:0  %i_0_i6 = phi i3 [ %i_31, %21 ], [ 0, %pqcrystals_dilithium2_ref_polyveck_ntt.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i6"/></StgValue>
</operation>

<operation id="530" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_ntt.exit:1  %icmp_ln282_1 = icmp eq i3 %i_0_i6, -4

]]></Node>
<StgValue><ssdm name="icmp_ln282_1"/></StgValue>
</operation>

<operation id="531" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_ntt.exit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="532" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_ntt.exit:3  %i_31 = add i3 %i_0_i6, 1

]]></Node>
<StgValue><ssdm name="i_31"/></StgValue>
</operation>

<operation id="533" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_ntt.exit:4  br i1 %icmp_ln282_1, label %pqcrystals_dilithium2_ref_polyveck_ntt.exit10.preheader, label %21

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>

<operation id="534" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23" op_4_bw="0">
<![CDATA[
:0  call fastcc void @pqcrystals_dilithium.19([1024 x i32]* %t0_vec_coeffs, i3 %i_0_i6)

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="535" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_ntt.exit10.preheader:0  %state_s_addr_22 = getelementptr [25 x i64]* %state_s, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_s_addr_22"/></StgValue>
</operation>

<operation id="536" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln282_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_ntt.exit10.preheader:1  br label %pqcrystals_dilithium2_ref_polyveck_ntt.exit10

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="537" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23" op_4_bw="0">
<![CDATA[
:0  call fastcc void @pqcrystals_dilithium.19([1024 x i32]* %t0_vec_coeffs, i3 %i_0_i6)

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="538" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %pqcrystals_dilithium2_ref_polyveck_ntt.exit

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="539" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_ntt.exit10:0  %nonce_assign = phi i16 [ %nonce, %.backedge ], [ 0, %pqcrystals_dilithium2_ref_polyveck_ntt.exit10.preheader ]

]]></Node>
<StgValue><ssdm name="nonce_assign"/></StgValue>
</operation>

<operation id="540" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_ntt.exit10:1  %nonce = add i16 1, %nonce_assign

]]></Node>
<StgValue><ssdm name="nonce"/></StgValue>
</operation>

<operation id="541" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_ntt.exit10:2  %shl_ln47 = shl i16 %nonce_assign, 2

]]></Node>
<StgValue><ssdm name="shl_ln47"/></StgValue>
</operation>

<operation id="542" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_ntt.exit10:3  br label %22

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="543" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i11 = phi i3 [ 0, %pqcrystals_dilithium2_ref_polyveck_ntt.exit10 ], [ %i_32, %23 ]

]]></Node>
<StgValue><ssdm name="i_0_i11"/></StgValue>
</operation>

<operation id="544" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln46 = icmp eq i3 %i_0_i11, -4

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="545" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="546" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_32 = add i3 %i_0_i11, 1

]]></Node>
<StgValue><ssdm name="i_32"/></StgValue>
</operation>

<operation id="547" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln46, label %memcpy.preheader, label %23

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="548" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="3">
<![CDATA[
:0  %zext_ln47 = zext i3 %i_0_i11 to i16

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="549" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %add_ln47 = add i16 %zext_ln47, %shl_ln47

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="550" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="3" op_3_bw="8" op_4_bw="16" op_5_bw="64" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @pqcrystals_dilithium.12([1024 x i19]* %y_vec_coeffs, i3 %i_0_i11, [208 x i8]* %seedbuf, i16 %add_ln47)

]]></Node>
<StgValue><ssdm name="call_ln47"/></StgValue>
</operation>

<operation id="551" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
memcpy.preheader:0  br label %memcpy

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="552" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="3" op_3_bw="8" op_4_bw="16" op_5_bw="64" op_6_bw="0" op_7_bw="0">
<![CDATA[
:2  call fastcc void @pqcrystals_dilithium.12([1024 x i19]* %y_vec_coeffs, i3 %i_0_i11, [208 x i8]* %seedbuf, i16 %add_ln47)

]]></Node>
<StgValue><ssdm name="call_ln47"/></StgValue>
</operation>

<operation id="553" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %22

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="554" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
memcpy:0  %phi_ln128 = phi i8 [ %add_ln128, %memcpy ], [ 0, %memcpy.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln128"/></StgValue>
</operation>

<operation id="555" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy:1  %add_ln128 = add i8 %phi_ln128, 1

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="556" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="8">
<![CDATA[
memcpy:2  %zext_ln128 = zext i8 %phi_ln128 to i64

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="557" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy:3  %y_vec_coeffs_addr = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="558" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="19" op_0_bw="10">
<![CDATA[
memcpy:5  %y_vec_coeffs_load = load i19* %y_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load"/></StgValue>
</operation>

<operation id="559" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy:8  %icmp_ln128 = icmp eq i8 %phi_ln128, -1

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="560" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy:4  %z_vec_coeffs_addr = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="561" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="19" op_0_bw="10">
<![CDATA[
memcpy:5  %y_vec_coeffs_load = load i19* %y_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load"/></StgValue>
</operation>

<operation id="562" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="19">
<![CDATA[
memcpy:6  %sext_ln128 = sext i19 %y_vec_coeffs_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln128"/></StgValue>
</operation>

<operation id="563" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
memcpy:7  store i32 %sext_ln128, i32* %z_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="564" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="565" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy:10  br i1 %icmp_ln128, label %memcpy1.preheader, label %memcpy

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="566" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
memcpy1.preheader:0  br label %memcpy1

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="567" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
memcpy1:0  %phi_ln128_1 = phi i8 [ %add_ln128_1, %memcpy1 ], [ 0, %memcpy1.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln128_1"/></StgValue>
</operation>

<operation id="568" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy1:1  %add_ln128_1 = add i8 %phi_ln128_1, 1

]]></Node>
<StgValue><ssdm name="add_ln128_1"/></StgValue>
</operation>

<operation id="569" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
memcpy1:2  %tmp_538 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 1, i8 %phi_ln128_1)

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="570" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy1:3  %y_vec_coeffs_addr_1 = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %tmp_538

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_addr_1"/></StgValue>
</operation>

<operation id="571" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="19" op_0_bw="10">
<![CDATA[
memcpy1:5  %y_vec_coeffs_load_1 = load i19* %y_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="572" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy1:8  %icmp_ln128_1 = icmp eq i8 %phi_ln128_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln128_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="573" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy1:4  %z_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_538

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr_1"/></StgValue>
</operation>

<operation id="574" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="19" op_0_bw="10">
<![CDATA[
memcpy1:5  %y_vec_coeffs_load_1 = load i19* %y_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="575" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="19">
<![CDATA[
memcpy1:6  %sext_ln128_1 = sext i19 %y_vec_coeffs_load_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln128_1"/></StgValue>
</operation>

<operation id="576" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
memcpy1:7  store i32 %sext_ln128_1, i32* %z_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="577" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy1:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="578" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy1:10  br i1 %icmp_ln128_1, label %memcpy2.preheader, label %memcpy1

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="579" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
memcpy2.preheader:0  br label %memcpy2

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="580" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
memcpy2:0  %phi_ln128_2 = phi i8 [ %add_ln128_2, %memcpy2 ], [ 0, %memcpy2.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln128_2"/></StgValue>
</operation>

<operation id="581" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy2:1  %add_ln128_2 = add i8 %phi_ln128_2, 1

]]></Node>
<StgValue><ssdm name="add_ln128_2"/></StgValue>
</operation>

<operation id="582" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
memcpy2:2  %tmp_539 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 2, i8 %phi_ln128_2)

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="583" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy2:3  %y_vec_coeffs_addr_2 = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %tmp_539

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_addr_2"/></StgValue>
</operation>

<operation id="584" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="19" op_0_bw="10">
<![CDATA[
memcpy2:5  %y_vec_coeffs_load_2 = load i19* %y_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_2"/></StgValue>
</operation>

<operation id="585" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy2:8  %icmp_ln128_2 = icmp eq i8 %phi_ln128_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln128_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="586" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy2:4  %z_vec_coeffs_addr_2 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_539

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr_2"/></StgValue>
</operation>

<operation id="587" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="19" op_0_bw="10">
<![CDATA[
memcpy2:5  %y_vec_coeffs_load_2 = load i19* %y_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_2"/></StgValue>
</operation>

<operation id="588" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="19">
<![CDATA[
memcpy2:6  %sext_ln128_2 = sext i19 %y_vec_coeffs_load_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln128_2"/></StgValue>
</operation>

<operation id="589" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
memcpy2:7  store i32 %sext_ln128_2, i32* %z_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="590" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy2:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="591" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy2:10  br i1 %icmp_ln128_2, label %memcpy3.preheader, label %memcpy2

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="592" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
memcpy3.preheader:0  br label %memcpy3

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="593" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
memcpy3:0  %phi_ln128_3 = phi i8 [ %add_ln128_3, %memcpy3 ], [ 0, %memcpy3.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln128_3"/></StgValue>
</operation>

<operation id="594" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy3:1  %add_ln128_3 = add i8 %phi_ln128_3, 1

]]></Node>
<StgValue><ssdm name="add_ln128_3"/></StgValue>
</operation>

<operation id="595" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
memcpy3:2  %tmp_540 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 3, i8 %phi_ln128_3)

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="596" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy3:3  %y_vec_coeffs_addr_3 = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %tmp_540

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_addr_3"/></StgValue>
</operation>

<operation id="597" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="19" op_0_bw="10">
<![CDATA[
memcpy3:5  %y_vec_coeffs_load_3 = load i19* %y_vec_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_3"/></StgValue>
</operation>

<operation id="598" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy3:8  %icmp_ln128_3 = icmp eq i8 %phi_ln128_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln128_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="599" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy3:4  %z_vec_coeffs_addr_3 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_540

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr_3"/></StgValue>
</operation>

<operation id="600" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="19" op_0_bw="10">
<![CDATA[
memcpy3:5  %y_vec_coeffs_load_3 = load i19* %y_vec_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_3"/></StgValue>
</operation>

<operation id="601" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="19">
<![CDATA[
memcpy3:6  %sext_ln128_3 = sext i19 %y_vec_coeffs_load_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln128_3"/></StgValue>
</operation>

<operation id="602" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
memcpy3:7  store i32 %sext_ln128_3, i32* %z_vec_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="603" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memcpy3:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="604" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy3:10  br i1 %icmp_ln128_3, label %.preheader.preheader, label %memcpy3

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="605" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="606" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %i_0_i = phi i3 [ %i_33, %24 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="607" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln100_1 = icmp eq i3 %i_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln100_1"/></StgValue>
</operation>

<operation id="608" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="609" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %i_33 = add i3 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_33"/></StgValue>
</operation>

<operation id="610" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln100_1, label %pqcrystals_dilithium2_ref_polyvecl_ntt.exit, label %24

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="611" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23">
<![CDATA[
:0  call fastcc void @pqcrystals_dilithium.19([1024 x i32]* %z_vec_coeffs, i3 %i_0_i)

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="612" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="23" op_3_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_ntt.exit:0  call fastcc void @pqcrystals_dilithium.9([1024 x i32]* %w1_vec_coeffs, [4096 x i23]* %mat_vec_coeffs, [1024 x i32]* %z_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln132"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="613" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23">
<![CDATA[
:0  call fastcc void @pqcrystals_dilithium.19([1024 x i32]* %z_vec_coeffs, i3 %i_0_i)

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="614" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="615" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="23" op_3_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_ntt.exit:0  call fastcc void @pqcrystals_dilithium.9([1024 x i32]* %w1_vec_coeffs, [4096 x i23]* %mat_vec_coeffs, [1024 x i32]* %z_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln132"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="616" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_ntt.exit:1  call fastcc void @pqcrystals_dilithium.3([1024 x i32]* %w1_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="617" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_ntt.exit:1  call fastcc void @pqcrystals_dilithium.3([1024 x i32]* %w1_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="618" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="23" op_3_bw="0" op_4_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_ntt.exit:2  call fastcc void @pqcrystals_dilithium.6([1024 x i32]* %w1_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln134"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="619" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="23" op_3_bw="0" op_4_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_ntt.exit:2  call fastcc void @pqcrystals_dilithium.6([1024 x i32]* %w1_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln134"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="620" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_ntt.exit:3  call fastcc void @pqcrystals_dilithium.8([1024 x i32]* %w1_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln137"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="621" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_ntt.exit:3  call fastcc void @pqcrystals_dilithium.8([1024 x i32]* %w1_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln137"/></StgValue>
</operation>

<operation id="622" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_ntt.exit:4  br label %pqcrystals_dilithium2_ref_poly_decompose.exit.i

]]></Node>
<StgValue><ssdm name="br_ln371"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="623" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_decompose.exit.i:0  %i_0_i13 = phi i3 [ 0, %pqcrystals_dilithium2_ref_polyvecl_ntt.exit ], [ %i_34, %pqcrystals_dilithium2_ref_poly_decompose.exit.i.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i13"/></StgValue>
</operation>

<operation id="624" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_poly_decompose.exit.i:1  %icmp_ln371 = icmp eq i3 %i_0_i13, -4

]]></Node>
<StgValue><ssdm name="icmp_ln371"/></StgValue>
</operation>

<operation id="625" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_poly_decompose.exit.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="626" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_poly_decompose.exit.i:3  %i_34 = add i3 %i_0_i13, 1

]]></Node>
<StgValue><ssdm name="i_34"/></StgValue>
</operation>

<operation id="627" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_decompose.exit.i:4  br i1 %icmp_ln371, label %pqcrystals_dilithium2_ref_polyveck_decompose.exit, label %25

]]></Node>
<StgValue><ssdm name="br_ln371"/></StgValue>
</operation>

<operation id="628" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:0  %tmp_541 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i13, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="629" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="11">
<![CDATA[
:1  %zext_ln221 = zext i11 %tmp_541 to i12

]]></Node>
<StgValue><ssdm name="zext_ln221"/></StgValue>
</operation>

<operation id="630" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %26

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="631" st_id="69" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_decompose.exit:0  call fastcc void @pqcrystals_dilithium.5([5720 x i8]* %sig, [1024 x i32]* %w1_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln139"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="632" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i14 = phi i9 [ 0, %25 ], [ %i_36, %27 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i14"/></StgValue>
</operation>

<operation id="633" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln225 = icmp eq i9 %i_0_i_i14, -256

]]></Node>
<StgValue><ssdm name="icmp_ln225"/></StgValue>
</operation>

<operation id="634" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="635" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_36 = add i9 %i_0_i_i14, 1

]]></Node>
<StgValue><ssdm name="i_36"/></StgValue>
</operation>

<operation id="636" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln225, label %pqcrystals_dilithium2_ref_poly_decompose.exit.i.loopexit, label %27

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="637" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="12" op_0_bw="9">
<![CDATA[
:0  %zext_ln226 = zext i9 %i_0_i_i14 to i12

]]></Node>
<StgValue><ssdm name="zext_ln226"/></StgValue>
</operation>

<operation id="638" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln226 = add i12 %zext_ln221, %zext_ln226

]]></Node>
<StgValue><ssdm name="add_ln226"/></StgValue>
</operation>

<operation id="639" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln226_1 = zext i12 %add_ln226 to i64

]]></Node>
<StgValue><ssdm name="zext_ln226_1"/></StgValue>
</operation>

<operation id="640" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %w1_vec_coeffs_addr = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln226_1

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="641" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="10">
<![CDATA[
:5  %w1_vec_coeffs_load = load i32* %w1_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_load"/></StgValue>
</operation>

<operation id="642" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_decompose.exit.i.loopexit:0  br label %pqcrystals_dilithium2_ref_poly_decompose.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="643" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="10">
<![CDATA[
:5  %w1_vec_coeffs_load = load i32* %w1_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_load"/></StgValue>
</operation>

<operation id="644" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln42 = add nsw i32 127, %w1_vec_coeffs_load

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="645" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %trunc_ln18 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %add_ln42, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="646" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="25">
<![CDATA[
:8  %a1 = sext i25 %trunc_ln18 to i32

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="647" st_id="72" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %mul_ln47 = mul nsw i32 11275, %a1

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>

<operation id="648" st_id="72" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln47_1 = add nsw i32 8388608, %mul_ln47

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="649" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %trunc_ln19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %add_ln47_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="650" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="8">
<![CDATA[
:12  %sext_ln47 = sext i8 %trunc_ln19 to i9

]]></Node>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</operation>

<operation id="651" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:13  %sub_ln48 = sub i9 43, %sext_ln47

]]></Node>
<StgValue><ssdm name="sub_ln48"/></StgValue>
</operation>

<operation id="652" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:14  %tmp = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sub_ln48, i32 8)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="653" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %xor_ln48 = xor i1 %tmp, true

]]></Node>
<StgValue><ssdm name="xor_ln48"/></StgValue>
</operation>

<operation id="654" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:16  %select_ln48 = select i1 %xor_ln48, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln48"/></StgValue>
</operation>

<operation id="655" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %a1_1 = and i8 %select_ln48, %trunc_ln19

]]></Node>
<StgValue><ssdm name="a1_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="656" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="27" op_0_bw="8">
<![CDATA[
:18  %sext_ln48 = sext i8 %a1_1 to i27

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="657" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="8">
<![CDATA[
:19  %sext_ln48_1 = sext i8 %a1_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln48_1"/></StgValue>
</operation>

<operation id="658" st_id="73" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:20  %mul_ln51 = mul i27 -190464, %sext_ln48

]]></Node>
<StgValue><ssdm name="mul_ln51"/></StgValue>
</operation>

<operation id="659" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="27">
<![CDATA[
:21  %sext_ln51 = sext i27 %mul_ln51 to i32

]]></Node>
<StgValue><ssdm name="sext_ln51"/></StgValue>
</operation>

<operation id="660" st_id="73" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %add_ln51 = add i32 %sext_ln51, %w1_vec_coeffs_load

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="661" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:28  store i32 %sext_ln48_1, i32* %w1_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="662" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %w0_vec_coeffs_addr = getelementptr [1024 x i32]* %w0_vec_coeffs, i64 0, i64 %zext_ln226_1

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="663" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %sub_ln52 = sub nsw i32 4190208, %add_ln51

]]></Node>
<StgValue><ssdm name="sub_ln52"/></StgValue>
</operation>

<operation id="664" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  %tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln52, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="665" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %select_ln52 = select i1 %tmp_257, i32 8380417, i32 0

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="666" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %sub_ln52_1 = sub nsw i32 %add_ln51, %select_ln52

]]></Node>
<StgValue><ssdm name="sub_ln52_1"/></StgValue>
</operation>

<operation id="667" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:27  store i32 %sub_ln52_1, i32* %w0_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="668" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
:29  br label %26

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="669" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_decompose.exit:0  call fastcc void @pqcrystals_dilithium.5([5720 x i8]* %sig, [1024 x i32]* %w1_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln139"/></StgValue>
</operation>

<operation id="670" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_decompose.exit:1  br label %28

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="671" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i17 = phi i5 [ 0, %pqcrystals_dilithium2_ref_polyveck_decompose.exit ], [ %i_35, %29 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i17"/></StgValue>
</operation>

<operation id="672" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln362_1 = icmp eq i5 %i_0_i_i17, -7

]]></Node>
<StgValue><ssdm name="icmp_ln362_1"/></StgValue>
</operation>

<operation id="673" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="674" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_35 = add i5 %i_0_i_i17, 1

]]></Node>
<StgValue><ssdm name="i_35"/></StgValue>
</operation>

<operation id="675" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln362_1, label %shake256_init.1.exit22, label %29

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="676" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln363_1 = zext i5 %i_0_i_i17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln363_1"/></StgValue>
</operation>

<operation id="677" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %state_s_addr_23 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln363_1

]]></Node>
<StgValue><ssdm name="state_s_addr_23"/></StgValue>
</operation>

<operation id="678" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
:2  store i64 0, i64* %state_s_addr_23, align 8

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="679" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %28

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="680" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
shake256_init.1.exit22:0  br label %._crit_edge15.i.i26

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="681" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge15.i.i26:0  %i_3_i_i34 = phi i3 [ %add_ln416_2, %30 ], [ 0, %shake256_init.1.exit22 ]

]]></Node>
<StgValue><ssdm name="i_3_i_i34"/></StgValue>
</operation>

<operation id="682" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge15.i.i26:1  %zext_ln416_1 = zext i3 %i_3_i_i34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln416_1"/></StgValue>
</operation>

<operation id="683" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge15.i.i26:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="684" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge15.i.i26:3  %icmp_ln416_2 = icmp eq i3 %i_3_i_i34, -2

]]></Node>
<StgValue><ssdm name="icmp_ln416_2"/></StgValue>
</operation>

<operation id="685" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge15.i.i26:4  %add_ln416_2 = add i3 %i_3_i_i34, 1

]]></Node>
<StgValue><ssdm name="add_ln416_2"/></StgValue>
</operation>

<operation id="686" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15.i.i26:5  br i1 %icmp_ln416_2, label %shake256_absorb.exit44, label %30

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>

<operation id="687" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  %shl_ln417_2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_3_i_i34, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln417_2"/></StgValue>
</operation>

<operation id="688" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="6">
<![CDATA[
:1  %zext_ln417_7 = zext i6 %shl_ln417_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln417_7"/></StgValue>
</operation>

<operation id="689" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln417_5 = add i8 %zext_ln417_7, 112

]]></Node>
<StgValue><ssdm name="add_ln417_5"/></StgValue>
</operation>

<operation id="690" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="8">
<![CDATA[
:3  %zext_ln417_8 = zext i8 %add_ln417_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln417_8"/></StgValue>
</operation>

<operation id="691" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %seedbuf_addr_16 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln417_8

]]></Node>
<StgValue><ssdm name="seedbuf_addr_16"/></StgValue>
</operation>

<operation id="692" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="8">
<![CDATA[
:5  %seedbuf_load_8 = load i8* %seedbuf_addr_16, align 8

]]></Node>
<StgValue><ssdm name="seedbuf_load_8"/></StgValue>
</operation>

<operation id="693" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %add_ln31_13 = add i8 %zext_ln417_7, 113

]]></Node>
<StgValue><ssdm name="add_ln31_13"/></StgValue>
</operation>

<operation id="694" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="8">
<![CDATA[
:7  %zext_ln31_13 = zext i8 %add_ln31_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_13"/></StgValue>
</operation>

<operation id="695" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %seedbuf_addr_17 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln31_13

]]></Node>
<StgValue><ssdm name="seedbuf_addr_17"/></StgValue>
</operation>

<operation id="696" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="8">
<![CDATA[
:9  %seedbuf_load_9 = load i8* %seedbuf_addr_17, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load_9"/></StgValue>
</operation>

<operation id="697" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %state_s_addr_24 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln416_1

]]></Node>
<StgValue><ssdm name="state_s_addr_24"/></StgValue>
</operation>

<operation id="698" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
shake256_absorb.exit44:0  br label %.preheader14.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="699" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="8">
<![CDATA[
:5  %seedbuf_load_8 = load i8* %seedbuf_addr_16, align 8

]]></Node>
<StgValue><ssdm name="seedbuf_load_8"/></StgValue>
</operation>

<operation id="700" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="8">
<![CDATA[
:9  %seedbuf_load_9 = load i8* %seedbuf_addr_17, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load_9"/></StgValue>
</operation>

<operation id="701" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %add_ln31_14 = add i8 %zext_ln417_7, 114

]]></Node>
<StgValue><ssdm name="add_ln31_14"/></StgValue>
</operation>

<operation id="702" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="8">
<![CDATA[
:11  %zext_ln31_14 = zext i8 %add_ln31_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_14"/></StgValue>
</operation>

<operation id="703" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %seedbuf_addr_18 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln31_14

]]></Node>
<StgValue><ssdm name="seedbuf_addr_18"/></StgValue>
</operation>

<operation id="704" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="8">
<![CDATA[
:13  %seedbuf_load_10 = load i8* %seedbuf_addr_18, align 2

]]></Node>
<StgValue><ssdm name="seedbuf_load_10"/></StgValue>
</operation>

<operation id="705" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %add_ln31_15 = add i8 %zext_ln417_7, 115

]]></Node>
<StgValue><ssdm name="add_ln31_15"/></StgValue>
</operation>

<operation id="706" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="8">
<![CDATA[
:15  %zext_ln31_15 = zext i8 %add_ln31_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_15"/></StgValue>
</operation>

<operation id="707" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %seedbuf_addr_19 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln31_15

]]></Node>
<StgValue><ssdm name="seedbuf_addr_19"/></StgValue>
</operation>

<operation id="708" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="8">
<![CDATA[
:17  %seedbuf_load_11 = load i8* %seedbuf_addr_19, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load_11"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="709" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="8">
<![CDATA[
:13  %seedbuf_load_10 = load i8* %seedbuf_addr_18, align 2

]]></Node>
<StgValue><ssdm name="seedbuf_load_10"/></StgValue>
</operation>

<operation id="710" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="8">
<![CDATA[
:17  %seedbuf_load_11 = load i8* %seedbuf_addr_19, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load_11"/></StgValue>
</operation>

<operation id="711" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18  %add_ln31_16 = add i8 %zext_ln417_7, 116

]]></Node>
<StgValue><ssdm name="add_ln31_16"/></StgValue>
</operation>

<operation id="712" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="8">
<![CDATA[
:19  %zext_ln31_16 = zext i8 %add_ln31_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_16"/></StgValue>
</operation>

<operation id="713" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %seedbuf_addr_20 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln31_16

]]></Node>
<StgValue><ssdm name="seedbuf_addr_20"/></StgValue>
</operation>

<operation id="714" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="8">
<![CDATA[
:21  %seedbuf_load_12 = load i8* %seedbuf_addr_20, align 4

]]></Node>
<StgValue><ssdm name="seedbuf_load_12"/></StgValue>
</operation>

<operation id="715" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %add_ln31_17 = add i8 %zext_ln417_7, 117

]]></Node>
<StgValue><ssdm name="add_ln31_17"/></StgValue>
</operation>

<operation id="716" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="8">
<![CDATA[
:23  %zext_ln31_17 = zext i8 %add_ln31_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_17"/></StgValue>
</operation>

<operation id="717" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %seedbuf_addr_21 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln31_17

]]></Node>
<StgValue><ssdm name="seedbuf_addr_21"/></StgValue>
</operation>

<operation id="718" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="8">
<![CDATA[
:25  %seedbuf_load_13 = load i8* %seedbuf_addr_21, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load_13"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="719" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="8">
<![CDATA[
:21  %seedbuf_load_12 = load i8* %seedbuf_addr_20, align 4

]]></Node>
<StgValue><ssdm name="seedbuf_load_12"/></StgValue>
</operation>

<operation id="720" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="8">
<![CDATA[
:25  %seedbuf_load_13 = load i8* %seedbuf_addr_21, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load_13"/></StgValue>
</operation>

<operation id="721" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %add_ln31_18 = add i8 %zext_ln417_7, 118

]]></Node>
<StgValue><ssdm name="add_ln31_18"/></StgValue>
</operation>

<operation id="722" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="8">
<![CDATA[
:27  %zext_ln31_18 = zext i8 %add_ln31_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_18"/></StgValue>
</operation>

<operation id="723" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %seedbuf_addr_22 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln31_18

]]></Node>
<StgValue><ssdm name="seedbuf_addr_22"/></StgValue>
</operation>

<operation id="724" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="8">
<![CDATA[
:29  %seedbuf_load_14 = load i8* %seedbuf_addr_22, align 2

]]></Node>
<StgValue><ssdm name="seedbuf_load_14"/></StgValue>
</operation>

<operation id="725" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:30  %add_ln31_19 = add i8 %zext_ln417_7, 119

]]></Node>
<StgValue><ssdm name="add_ln31_19"/></StgValue>
</operation>

<operation id="726" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="8">
<![CDATA[
:31  %zext_ln31_19 = zext i8 %add_ln31_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_19"/></StgValue>
</operation>

<operation id="727" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %seedbuf_addr_23 = getelementptr [208 x i8]* %seedbuf, i64 0, i64 %zext_ln31_19

]]></Node>
<StgValue><ssdm name="seedbuf_addr_23"/></StgValue>
</operation>

<operation id="728" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8">
<![CDATA[
:33  %seedbuf_load_15 = load i8* %seedbuf_addr_23, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load_15"/></StgValue>
</operation>

<operation id="729" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="5">
<![CDATA[
:36  %state_s_load_18 = load i64* %state_s_addr_24, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_18"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="730" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="8">
<![CDATA[
:29  %seedbuf_load_14 = load i8* %seedbuf_addr_22, align 2

]]></Node>
<StgValue><ssdm name="seedbuf_load_14"/></StgValue>
</operation>

<operation id="731" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8">
<![CDATA[
:33  %seedbuf_load_15 = load i8* %seedbuf_addr_23, align 1

]]></Node>
<StgValue><ssdm name="seedbuf_load_15"/></StgValue>
</operation>

<operation id="732" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:34  %r_7_i2 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8(i8 %seedbuf_load_15, i8 %seedbuf_load_14, i8 %seedbuf_load_13, i8 %seedbuf_load_12, i8 %seedbuf_load_11, i8 %seedbuf_load_10, i8 %seedbuf_load_9, i8 %seedbuf_load_8)

]]></Node>
<StgValue><ssdm name="r_7_i2"/></StgValue>
</operation>

<operation id="733" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="5">
<![CDATA[
:36  %state_s_load_18 = load i64* %state_s_addr_24, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_18"/></StgValue>
</operation>

<operation id="734" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:37  %xor_ln417_2 = xor i64 %state_s_load_18, %r_7_i2

]]></Node>
<StgValue><ssdm name="xor_ln417_2"/></StgValue>
</operation>

<operation id="735" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
:38  store i64 %xor_ln417_2, i64* %state_s_addr_24, align 8

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="736" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %._crit_edge15.i.i26

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="737" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader14.i.i:0  %i_1_i_i = phi i4 [ %i_37, %31 ], [ 0, %shake256_absorb.exit44 ]

]]></Node>
<StgValue><ssdm name="i_1_i_i"/></StgValue>
</operation>

<operation id="738" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="5" op_0_bw="4">
<![CDATA[
.preheader14.i.i:1  %i_1_i_i_cast93 = zext i4 %i_1_i_i to i5

]]></Node>
<StgValue><ssdm name="i_1_i_i_cast93"/></StgValue>
</operation>

<operation id="739" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14.i.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="740" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader14.i.i:3  %icmp_ln400_1 = icmp eq i4 %i_1_i_i, -5

]]></Node>
<StgValue><ssdm name="icmp_ln400_1"/></StgValue>
</operation>

<operation id="741" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader14.i.i:4  %i_37 = add i4 %i_1_i_i, 1

]]></Node>
<StgValue><ssdm name="i_37"/></StgValue>
</operation>

<operation id="742" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14.i.i:5  br i1 %icmp_ln400_1, label %._crit_edge15.i.i, label %31

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>

<operation id="743" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:0  %shl_ln401_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_i_i, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln401_1"/></StgValue>
</operation>

<operation id="744" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln401_3 = zext i7 %shl_ln401_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln401_3"/></StgValue>
</operation>

<operation id="745" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2  %tmp_9 = call fastcc i64 @load64.3([5720 x i8]* %sig, i64 %zext_ln401_3)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="746" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln401_2 = add i5 %i_1_i_i_cast93, 6

]]></Node>
<StgValue><ssdm name="add_ln401_2"/></StgValue>
</operation>

<operation id="747" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln401_4 = zext i5 %add_ln401_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln401_4"/></StgValue>
</operation>

<operation id="748" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %state_s_addr_25 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln401_4

]]></Node>
<StgValue><ssdm name="state_s_addr_25"/></StgValue>
</operation>

<operation id="749" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="5">
<![CDATA[
:6  %state_s_load_19 = load i64* %state_s_addr_25, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_19"/></StgValue>
</operation>

<operation id="750" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln400_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge15.i.i:0  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln405"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="751" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2  %tmp_9 = call fastcc i64 @load64.3([5720 x i8]* %sig, i64 %zext_ln401_3)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="752" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="5">
<![CDATA[
:6  %state_s_load_19 = load i64* %state_s_addr_25, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_19"/></StgValue>
</operation>

<operation id="753" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %xor_ln401_1 = xor i64 %state_s_load_19, %tmp_9

]]></Node>
<StgValue><ssdm name="xor_ln401_1"/></StgValue>
</operation>

<operation id="754" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
:8  store i64 %xor_ln401_1, i64* %state_s_addr_25, align 8

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="755" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader14.i.i

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="756" st_id="84" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge15.i.i:0  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln405"/></StgValue>
</operation>

<operation id="757" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15.i.i:1  br label %32

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="758" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %indvars_iv_i_i = phi i10 [ %add_ln414, %34 ], [ -344, %._crit_edge15.i.i ]

]]></Node>
<StgValue><ssdm name="indvars_iv_i_i"/></StgValue>
</operation>

<operation id="759" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %p_38_rec_i_i = phi i10 [ %add_ln411_1, %34 ], [ 0, %._crit_edge15.i.i ]

]]></Node>
<StgValue><ssdm name="p_38_rec_i_i"/></StgValue>
</operation>

<operation id="760" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %icmp_ln408_1 = icmp ult i10 %indvars_iv_i_i, 136

]]></Node>
<StgValue><ssdm name="icmp_ln408_1"/></StgValue>
</operation>

<operation id="761" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="762" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln408_1, label %shake256_absorb.exit, label %.preheader13.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="763" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.i.i.preheader:0  br label %.preheader13.i.i

]]></Node>
<StgValue><ssdm name="br_ln409"/></StgValue>
</operation>

<operation id="764" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="5">
<![CDATA[
shake256_absorb.exit:1  %state_s_load_20 = load i64* %state_s_addr_22, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_20"/></StgValue>
</operation>

<operation id="765" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="5">
<![CDATA[
shake256_absorb.exit:4  %state_s_load_21 = load i64* %state_s_addr_20, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_21"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="766" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader13.i.i:0  %i_2_i_i = phi i5 [ %i_38, %33 ], [ 0, %.preheader13.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_2_i_i"/></StgValue>
</operation>

<operation id="767" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13.i.i:1  %icmp_ln409_1 = icmp eq i5 %i_2_i_i, -15

]]></Node>
<StgValue><ssdm name="icmp_ln409_1"/></StgValue>
</operation>

<operation id="768" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13.i.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="769" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13.i.i:3  %i_38 = add i5 %i_2_i_i, 1

]]></Node>
<StgValue><ssdm name="i_38"/></StgValue>
</operation>

<operation id="770" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13.i.i:4  br i1 %icmp_ln409_1, label %34, label %33

]]></Node>
<StgValue><ssdm name="br_ln409"/></StgValue>
</operation>

<operation id="771" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:0  %shl_ln410_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_2_i_i, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln410_1"/></StgValue>
</operation>

<operation id="772" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %add_ln410_3 = add i8 %shl_ln410_1, 88

]]></Node>
<StgValue><ssdm name="add_ln410_3"/></StgValue>
</operation>

<operation id="773" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="10" op_0_bw="8">
<![CDATA[
:2  %zext_ln410_3 = zext i8 %add_ln410_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln410_3"/></StgValue>
</operation>

<operation id="774" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %add_ln410_4 = add i10 %p_38_rec_i_i, %zext_ln410_3

]]></Node>
<StgValue><ssdm name="add_ln410_4"/></StgValue>
</operation>

<operation id="775" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %add_ln411_1 = add i10 %p_38_rec_i_i, 136

]]></Node>
<StgValue><ssdm name="add_ln411_1"/></StgValue>
</operation>

<operation id="776" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %add_ln414 = add i10 %indvars_iv_i_i, -136

]]></Node>
<StgValue><ssdm name="add_ln414"/></StgValue>
</operation>

<operation id="777" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:2  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln413"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="778" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="10">
<![CDATA[
:4  %zext_ln410_5 = zext i10 %add_ln410_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln410_5"/></StgValue>
</operation>

<operation id="779" st_id="87" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
:5  %tmp_s = call fastcc i64 @load64.3([5720 x i8]* %sig, i64 %zext_ln410_5)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="780" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="5">
<![CDATA[
:6  %zext_ln410_4 = zext i5 %i_2_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln410_4"/></StgValue>
</operation>

<operation id="781" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %state_s_addr_27 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln410_4

]]></Node>
<StgValue><ssdm name="state_s_addr_27"/></StgValue>
</operation>

<operation id="782" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="5">
<![CDATA[
:8  %state_s_load_23 = load i64* %state_s_addr_27, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_23"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="783" st_id="88" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
:5  %tmp_s = call fastcc i64 @load64.3([5720 x i8]* %sig, i64 %zext_ln410_5)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="784" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="5">
<![CDATA[
:8  %state_s_load_23 = load i64* %state_s_addr_27, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_23"/></StgValue>
</operation>

<operation id="785" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %xor_ln410_1 = xor i64 %state_s_load_23, %tmp_s

]]></Node>
<StgValue><ssdm name="xor_ln410_1"/></StgValue>
</operation>

<operation id="786" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
:10  store i64 %xor_ln410_1, i64* %state_s_addr_27, align 8

]]></Node>
<StgValue><ssdm name="store_ln410"/></StgValue>
</operation>

<operation id="787" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader13.i.i

]]></Node>
<StgValue><ssdm name="br_ln409"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="788" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:2  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln413"/></StgValue>
</operation>

<operation id="789" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %32

]]></Node>
<StgValue><ssdm name="br_ln414"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="790" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="5">
<![CDATA[
shake256_absorb.exit:1  %state_s_load_20 = load i64* %state_s_addr_22, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_20"/></StgValue>
</operation>

<operation id="791" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
shake256_absorb.exit:2  %xor_ln450_1 = xor i64 %state_s_load_20, 31

]]></Node>
<StgValue><ssdm name="xor_ln450_1"/></StgValue>
</operation>

<operation id="792" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
shake256_absorb.exit:3  store i64 %xor_ln450_1, i64* %state_s_addr_22, align 8

]]></Node>
<StgValue><ssdm name="store_ln450"/></StgValue>
</operation>

<operation id="793" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="5">
<![CDATA[
shake256_absorb.exit:4  %state_s_load_21 = load i64* %state_s_addr_20, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_21"/></StgValue>
</operation>

<operation id="794" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
shake256_absorb.exit:5  %xor_ln451_1 = xor i64 %state_s_load_21, -9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln451_1"/></StgValue>
</operation>

<operation id="795" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
shake256_absorb.exit:6  store i64 %xor_ln451_1, i64* %state_s_addr_20, align 8

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="796" st_id="91" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
shake256_absorb.exit:7  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln536"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="797" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
shake256_absorb.exit:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="798" st_id="92" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
shake256_absorb.exit:7  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %state_s)

]]></Node>
<StgValue><ssdm name="call_ln536"/></StgValue>
</operation>

<operation id="799" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
shake256_absorb.exit:8  br label %35

]]></Node>
<StgValue><ssdm name="br_ln540"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="800" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_3_i35 = phi i3 [ 0, %shake256_absorb.exit ], [ %add_ln540_1, %36 ]

]]></Node>
<StgValue><ssdm name="i_3_i35"/></StgValue>
</operation>

<operation id="801" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln540_1 = zext i3 %i_3_i35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln540_1"/></StgValue>
</operation>

<operation id="802" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="803" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln540_1 = icmp eq i3 %i_3_i35, -4

]]></Node>
<StgValue><ssdm name="icmp_ln540_1"/></StgValue>
</operation>

<operation id="804" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln540_1 = add i3 %i_3_i35, 1

]]></Node>
<StgValue><ssdm name="add_ln540_1"/></StgValue>
</operation>

<operation id="805" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln540_1, label %keccak_squeeze.1165.exit, label %36

]]></Node>
<StgValue><ssdm name="br_ln540"/></StgValue>
</operation>

<operation id="806" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %state_s_addr_26 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln540_1

]]></Node>
<StgValue><ssdm name="state_s_addr_26"/></StgValue>
</operation>

<operation id="807" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="5">
<![CDATA[
:1  %state_s_load_22 = load i64* %state_s_addr_26, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_22"/></StgValue>
</operation>

<operation id="808" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="2" op_0_bw="3">
<![CDATA[
:3  %trunc_ln541_2 = trunc i3 %i_3_i35 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln541_2"/></StgValue>
</operation>

<operation id="809" st_id="93" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln540_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="64" op_4_bw="0">
<![CDATA[
keccak_squeeze.1165.exit:0  call fastcc void @pqcrystals_dilithium.15([256 x i32]* %cp_coeffs, [5720 x i8]* %sig)

]]></Node>
<StgValue><ssdm name="call_ln149"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="810" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="5">
<![CDATA[
:1  %state_s_load_22 = load i64* %state_s_addr_26, align 8

]]></Node>
<StgValue><ssdm name="state_s_load_22"/></StgValue>
</operation>

<operation id="811" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="64">
<![CDATA[
:2  %trunc_ln541_1 = trunc i64 %state_s_load_22 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln541_1"/></StgValue>
</operation>

<operation id="812" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:4  %shl_ln541_1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln541_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln541_1"/></StgValue>
</operation>

<operation id="813" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="5">
<![CDATA[
:5  %zext_ln541_3 = zext i5 %shl_ln541_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln541_3"/></StgValue>
</operation>

<operation id="814" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sig_addr_3 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln541_3

]]></Node>
<StgValue><ssdm name="sig_addr_3"/></StgValue>
</operation>

<operation id="815" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:7  store i8 %trunc_ln541_1, i8* %sig_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln541"/></StgValue>
</operation>

<operation id="816" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %trunc_ln542_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_22, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln542_1"/></StgValue>
</operation>

<operation id="817" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %or_ln542_1 = or i5 %shl_ln541_1, 1

]]></Node>
<StgValue><ssdm name="or_ln542_1"/></StgValue>
</operation>

<operation id="818" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="5">
<![CDATA[
:10  %zext_ln542_3 = zext i5 %or_ln542_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln542_3"/></StgValue>
</operation>

<operation id="819" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %sig_addr_4 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln542_3

]]></Node>
<StgValue><ssdm name="sig_addr_4"/></StgValue>
</operation>

<operation id="820" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:12  store i8 %trunc_ln542_1, i8* %sig_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln542"/></StgValue>
</operation>

<operation id="821" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %trunc_ln543_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_22, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln543_1"/></StgValue>
</operation>

<operation id="822" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %trunc_ln544_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_22, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln544_1"/></StgValue>
</operation>

<operation id="823" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %trunc_ln545_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_22, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="trunc_ln545_1"/></StgValue>
</operation>

<operation id="824" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %trunc_ln546_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_22, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="trunc_ln546_1"/></StgValue>
</operation>

<operation id="825" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %trunc_ln547_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_22, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="trunc_ln547_1"/></StgValue>
</operation>

<operation id="826" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38  %trunc_ln548_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %state_s_load_22, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="trunc_ln548_1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="827" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:14  %or_ln543_1 = or i5 %shl_ln541_1, 2

]]></Node>
<StgValue><ssdm name="or_ln543_1"/></StgValue>
</operation>

<operation id="828" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="5">
<![CDATA[
:15  %zext_ln543_3 = zext i5 %or_ln543_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln543_3"/></StgValue>
</operation>

<operation id="829" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %sig_addr_5 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln543_3

]]></Node>
<StgValue><ssdm name="sig_addr_5"/></StgValue>
</operation>

<operation id="830" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:17  store i8 %trunc_ln543_1, i8* %sig_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln543"/></StgValue>
</operation>

<operation id="831" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %or_ln544_1 = or i5 %shl_ln541_1, 3

]]></Node>
<StgValue><ssdm name="or_ln544_1"/></StgValue>
</operation>

<operation id="832" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="5">
<![CDATA[
:20  %zext_ln544_3 = zext i5 %or_ln544_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_3"/></StgValue>
</operation>

<operation id="833" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %sig_addr_6 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln544_3

]]></Node>
<StgValue><ssdm name="sig_addr_6"/></StgValue>
</operation>

<operation id="834" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:22  store i8 %trunc_ln544_1, i8* %sig_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="835" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %or_ln545_1 = or i5 %shl_ln541_1, 4

]]></Node>
<StgValue><ssdm name="or_ln545_1"/></StgValue>
</operation>

<operation id="836" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="5">
<![CDATA[
:25  %zext_ln545_3 = zext i5 %or_ln545_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln545_3"/></StgValue>
</operation>

<operation id="837" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %sig_addr_7 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln545_3

]]></Node>
<StgValue><ssdm name="sig_addr_7"/></StgValue>
</operation>

<operation id="838" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:27  store i8 %trunc_ln545_1, i8* %sig_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln545"/></StgValue>
</operation>

<operation id="839" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:29  %or_ln546_1 = or i5 %shl_ln541_1, 5

]]></Node>
<StgValue><ssdm name="or_ln546_1"/></StgValue>
</operation>

<operation id="840" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="5">
<![CDATA[
:30  %zext_ln546_3 = zext i5 %or_ln546_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln546_3"/></StgValue>
</operation>

<operation id="841" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %sig_addr_8 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln546_3

]]></Node>
<StgValue><ssdm name="sig_addr_8"/></StgValue>
</operation>

<operation id="842" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:32  store i8 %trunc_ln546_1, i8* %sig_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln546"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="843" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:34  %or_ln547_1 = or i5 %shl_ln541_1, 6

]]></Node>
<StgValue><ssdm name="or_ln547_1"/></StgValue>
</operation>

<operation id="844" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="5">
<![CDATA[
:35  %zext_ln547_3 = zext i5 %or_ln547_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln547_3"/></StgValue>
</operation>

<operation id="845" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %sig_addr_9 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln547_3

]]></Node>
<StgValue><ssdm name="sig_addr_9"/></StgValue>
</operation>

<operation id="846" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:37  store i8 %trunc_ln547_1, i8* %sig_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln547"/></StgValue>
</operation>

<operation id="847" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:39  %or_ln548_1 = or i5 %shl_ln541_1, 7

]]></Node>
<StgValue><ssdm name="or_ln548_1"/></StgValue>
</operation>

<operation id="848" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="5">
<![CDATA[
:40  %zext_ln548_3 = zext i5 %or_ln548_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln548_3"/></StgValue>
</operation>

<operation id="849" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %sig_addr_10 = getelementptr [5720 x i8]* %sig, i64 0, i64 %zext_ln548_3

]]></Node>
<StgValue><ssdm name="sig_addr_10"/></StgValue>
</operation>

<operation id="850" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:42  store i8 %trunc_ln548_1, i8* %sig_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln548"/></StgValue>
</operation>

<operation id="851" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
:43  br label %35

]]></Node>
<StgValue><ssdm name="br_ln540"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="852" st_id="98" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="64" op_4_bw="0">
<![CDATA[
keccak_squeeze.1165.exit:0  call fastcc void @pqcrystals_dilithium.15([256 x i32]* %cp_coeffs, [5720 x i8]* %sig)

]]></Node>
<StgValue><ssdm name="call_ln149"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="853" st_id="99" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="23" op_3_bw="0" op_4_bw="0">
<![CDATA[
keccak_squeeze.1165.exit:1  call fastcc void @pqcrystals_dilithium.18([256 x i32]* %cp_coeffs) nounwind

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="854" st_id="100" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="23" op_3_bw="0" op_4_bw="0">
<![CDATA[
keccak_squeeze.1165.exit:1  call fastcc void @pqcrystals_dilithium.18([256 x i32]* %cp_coeffs) nounwind

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>

<operation id="855" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
keccak_squeeze.1165.exit:2  br label %37

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="856" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i11 [ 0, %keccak_squeeze.1165.exit ], [ %add_ln114, %pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="857" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %i_0_i35 = phi i3 [ 0, %keccak_squeeze.1165.exit ], [ %select_ln115_1, %pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7 ]

]]></Node>
<StgValue><ssdm name="i_0_i35"/></StgValue>
</operation>

<operation id="858" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:2  %i_0_i_i36 = phi i9 [ 0, %keccak_squeeze.1165.exit ], [ %i_41, %pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i36"/></StgValue>
</operation>

<operation id="859" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %icmp_ln114 = icmp eq i11 %indvar_flatten, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="860" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %add_ln114 = add i11 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="861" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln114, label %pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery.exit.preheader, label %pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="862" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:0  %i_40 = add i3 1, %i_0_i35

]]></Node>
<StgValue><ssdm name="i_40"/></StgValue>
</operation>

<operation id="863" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:3  %icmp_ln180 = icmp eq i9 %i_0_i_i36, -256

]]></Node>
<StgValue><ssdm name="icmp_ln180"/></StgValue>
</operation>

<operation id="864" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:4  %select_ln115 = select i1 %icmp_ln180, i9 0, i9 %i_0_i_i36

]]></Node>
<StgValue><ssdm name="select_ln115"/></StgValue>
</operation>

<operation id="865" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:5  %select_ln115_1 = select i1 %icmp_ln180, i3 %i_40, i3 %i_0_i35

]]></Node>
<StgValue><ssdm name="select_ln115_1"/></StgValue>
</operation>

<operation id="866" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:6  %tmp_542 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %select_ln115_1, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="867" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="12" op_0_bw="11">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:7  %zext_ln181_522 = zext i11 %tmp_542 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_522"/></StgValue>
</operation>

<operation id="868" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:11  %zext_ln181 = zext i9 %select_ln115 to i64

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="869" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="12" op_0_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:12  %zext_ln181_523 = zext i9 %select_ln115 to i12

]]></Node>
<StgValue><ssdm name="zext_ln181_523"/></StgValue>
</operation>

<operation id="870" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:13  %add_ln181 = add i12 %zext_ln181_522, %zext_ln181_523

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="871" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="12">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:14  %zext_ln181_524 = zext i12 %add_ln181 to i64

]]></Node>
<StgValue><ssdm name="zext_ln181_524"/></StgValue>
</operation>

<operation id="872" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:15  %s1_vec_coeffs_addr = getelementptr [1024 x i32]* %s1_vec_coeffs, i64 0, i64 %zext_ln181_524

]]></Node>
<StgValue><ssdm name="s1_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="873" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:17  %cp_coeffs_addr = getelementptr [256 x i32]* %cp_coeffs, i64 0, i64 %zext_ln181

]]></Node>
<StgValue><ssdm name="cp_coeffs_addr"/></StgValue>
</operation>

<operation id="874" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="8">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:18  %cp_coeffs_load = load i32* %cp_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="cp_coeffs_load"/></StgValue>
</operation>

<operation id="875" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="10">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:20  %s1_vec_coeffs_load = load i32* %s1_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="s1_vec_coeffs_load"/></StgValue>
</operation>

<operation id="876" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:32  %i_41 = add i9 1, %select_ln115

]]></Node>
<StgValue><ssdm name="i_41"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="877" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="8">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:18  %cp_coeffs_load = load i32* %cp_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="cp_coeffs_load"/></StgValue>
</operation>

<operation id="878" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="10">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:20  %s1_vec_coeffs_load = load i32* %s1_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="s1_vec_coeffs_load"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="879" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:19  %sext_ln181 = sext i32 %cp_coeffs_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln181"/></StgValue>
</operation>

<operation id="880" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:21  %sext_ln181_1 = sext i32 %s1_vec_coeffs_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln181_1"/></StgValue>
</operation>

<operation id="881" st_id="103" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:22  %mul_ln181 = mul nsw i64 %sext_ln181, %sext_ln181_1

]]></Node>
<StgValue><ssdm name="mul_ln181"/></StgValue>
</operation>

<operation id="882" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:23  %trunc_ln18_2 = trunc i64 %mul_ln181 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln18_2"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="883" st_id="104" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:24  %t = mul nsw i32 58728449, %trunc_ln18_2

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="884" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="55" op_0_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:25  %sext_ln19 = sext i32 %t to i55

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="885" st_id="105" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:26  %mul_ln19 = mul i55 -8380417, %sext_ln19

]]></Node>
<StgValue><ssdm name="mul_ln19"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="886" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:1  call void (...)* @_ssdm_op_SpecLoopName([61 x i8]* @L_pqcrystals_dilithi_1)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="887" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="888" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:8  call void (...)* @_ssdm_op_SpecLoopName([59 x i8]* @p_str627) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln181"/></StgValue>
</operation>

<operation id="889" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:9  %tmp_32_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([59 x i8]* @p_str627) nounwind

]]></Node>
<StgValue><ssdm name="tmp_32_i_i"/></StgValue>
</operation>

<operation id="890" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln181"/></StgValue>
</operation>

<operation id="891" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:16  %z_vec_coeffs_addr_4 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln181_524

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr_4"/></StgValue>
</operation>

<operation id="892" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="55">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:27  %sext_ln19_1 = sext i55 %mul_ln19 to i64

]]></Node>
<StgValue><ssdm name="sext_ln19_1"/></StgValue>
</operation>

<operation id="893" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:28  %add_ln19 = add i64 %mul_ln181, %sext_ln19_1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="894" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:29  %t_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %add_ln19, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="895" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:30  store i32 %t_1, i32* %z_vec_coeffs_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="896" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:31  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([59 x i8]* @p_str627, i32 %tmp_32_i_i) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="897" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_pointwise_montgomery_label7:33  br label %37

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="898" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery.exit.preheader:0  br label %pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery.exit

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="899" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery.exit:0  %i_0_i41 = phi i3 [ %i_42, %38 ], [ 0, %pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i41"/></StgValue>
</operation>

<operation id="900" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery.exit:1  %icmp_ln107 = icmp eq i3 %i_0_i41, -4

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="901" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery.exit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="902" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery.exit:3  %i_42 = add i3 %i_0_i41, 1

]]></Node>
<StgValue><ssdm name="i_42"/></StgValue>
</operation>

<operation id="903" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery.exit:4  br i1 %icmp_ln107, label %pqcrystals_dilithium2_ref_polyvecl_invntt_tomont.exit.preheader.preheader, label %38

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="904" st_id="108" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23" op_4_bw="0">
<![CDATA[
:0  call fastcc void @pqcrystals_dilithium.21([1024 x i32]* %z_vec_coeffs, i3 %i_0_i41)

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>

<operation id="905" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_invntt_tomont.exit.preheader.preheader:0  br label %pqcrystals_dilithium2_ref_polyvecl_invntt_tomont.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="906" st_id="109" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="3" op_3_bw="23" op_4_bw="0">
<![CDATA[
:0  call fastcc void @pqcrystals_dilithium.21([1024 x i32]* %z_vec_coeffs, i3 %i_0_i41)

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>

<operation id="907" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %pqcrystals_dilithium2_ref_polyvecl_pointwise_poly_montgomery.exit

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="908" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_invntt_tomont.exit.preheader:0  %indvar_flatten7 = phi i11 [ %add_ln85, %pqcrystals_dilithium2_ref_poly_add_label5 ], [ 0, %pqcrystals_dilithium2_ref_polyvecl_invntt_tomont.exit.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="909" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_invntt_tomont.exit.preheader:1  %i_0_i43 = phi i3 [ %select_ln86_1, %pqcrystals_dilithium2_ref_poly_add_label5 ], [ 0, %pqcrystals_dilithium2_ref_polyvecl_invntt_tomont.exit.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i43"/></StgValue>
</operation>

<operation id="910" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_invntt_tomont.exit.preheader:2  %i_0_i_i44 = phi i9 [ %i_45, %pqcrystals_dilithium2_ref_poly_add_label5 ], [ 0, %pqcrystals_dilithium2_ref_polyvecl_invntt_tomont.exit.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i44"/></StgValue>
</operation>

<operation id="911" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_invntt_tomont.exit.preheader:3  %icmp_ln85 = icmp eq i11 %indvar_flatten7, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="912" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_invntt_tomont.exit.preheader:4  %add_ln85 = add i11 %indvar_flatten7, 1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="913" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_invntt_tomont.exit.preheader:5  br i1 %icmp_ln85, label %pqcrystals_dilithium2_ref_polyvecl_add.exit.preheader.preheader, label %pqcrystals_dilithium2_ref_poly_add_label5

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="914" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:0  %i_44 = add i3 %i_0_i43, 1

]]></Node>
<StgValue><ssdm name="i_44"/></StgValue>
</operation>

<operation id="915" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:3  %icmp_ln87 = icmp eq i9 %i_0_i_i44, -256

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="916" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:4  %select_ln86 = select i1 %icmp_ln87, i9 0, i9 %i_0_i_i44

]]></Node>
<StgValue><ssdm name="select_ln86"/></StgValue>
</operation>

<operation id="917" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:5  %select_ln86_1 = select i1 %icmp_ln87, i3 %i_44, i3 %i_0_i43

]]></Node>
<StgValue><ssdm name="select_ln86_1"/></StgValue>
</operation>

<operation id="918" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:6  %tmp_543 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %select_ln86_1, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="919" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="12" op_0_bw="11">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:7  %zext_ln88 = zext i11 %tmp_543 to i12

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="920" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="12" op_0_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:11  %zext_ln88_2 = zext i9 %select_ln86 to i12

]]></Node>
<StgValue><ssdm name="zext_ln88_2"/></StgValue>
</operation>

<operation id="921" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:12  %add_ln88_256 = add i12 %zext_ln88_2, %zext_ln88

]]></Node>
<StgValue><ssdm name="add_ln88_256"/></StgValue>
</operation>

<operation id="922" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="12">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:13  %zext_ln88_3 = zext i12 %add_ln88_256 to i64

]]></Node>
<StgValue><ssdm name="zext_ln88_3"/></StgValue>
</operation>

<operation id="923" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="10" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:14  %y_vec_coeffs_addr_4 = getelementptr [1024 x i19]* %y_vec_coeffs, i64 0, i64 %zext_ln88_3

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_addr_4"/></StgValue>
</operation>

<operation id="924" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:15  %z_vec_coeffs_addr_5 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln88_3

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr_5"/></StgValue>
</operation>

<operation id="925" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="10">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:16  %z_vec_coeffs_load = load i32* %z_vec_coeffs_addr_5, align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load"/></StgValue>
</operation>

<operation id="926" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="19" op_0_bw="10">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:17  %y_vec_coeffs_load_4 = load i19* %y_vec_coeffs_addr_4, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_4"/></StgValue>
</operation>

<operation id="927" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:22  %i_45 = add i9 %select_ln86, 1

]]></Node>
<StgValue><ssdm name="i_45"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="928" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:1  call void (...)* @_ssdm_op_SpecLoopName([44 x i8]* @L_pqcrystals_dilithi_3)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="929" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="930" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:8  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @p_str425) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln88"/></StgValue>
</operation>

<operation id="931" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:9  %tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([42 x i8]* @p_str425)

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="932" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln88"/></StgValue>
</operation>

<operation id="933" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="10">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:16  %z_vec_coeffs_load = load i32* %z_vec_coeffs_addr_5, align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load"/></StgValue>
</operation>

<operation id="934" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="19" op_0_bw="10">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:17  %y_vec_coeffs_load_4 = load i19* %y_vec_coeffs_addr_4, align 4

]]></Node>
<StgValue><ssdm name="y_vec_coeffs_load_4"/></StgValue>
</operation>

<operation id="935" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="19">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:18  %sext_ln88 = sext i19 %y_vec_coeffs_load_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln88"/></StgValue>
</operation>

<operation id="936" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:19  %add_ln88 = add nsw i32 %sext_ln88, %z_vec_coeffs_load

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="937" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:20  store i32 %add_ln88, i32* %z_vec_coeffs_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="938" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:21  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([42 x i8]* @p_str425, i32 %tmp_i_i)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="939" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label5:23  br label %pqcrystals_dilithium2_ref_polyvecl_invntt_tomont.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="940" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_add.exit.preheader.preheader:0  br label %pqcrystals_dilithium2_ref_polyvecl_add.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="941" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_add.exit.preheader:0  %indvar_flatten15 = phi i11 [ %add_ln53, %pqcrystals_dilithium2_ref_poly_reduce_label2 ], [ 0, %pqcrystals_dilithium2_ref_polyvecl_add.exit.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten15"/></StgValue>
</operation>

<operation id="942" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_add.exit.preheader:1  %i_0_i52 = phi i3 [ %select_ln54_1, %pqcrystals_dilithium2_ref_poly_reduce_label2 ], [ 0, %pqcrystals_dilithium2_ref_polyvecl_add.exit.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i52"/></StgValue>
</operation>

<operation id="943" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_add.exit.preheader:2  %i_0_i_i54 = phi i9 [ %i_48, %pqcrystals_dilithium2_ref_poly_reduce_label2 ], [ 0, %pqcrystals_dilithium2_ref_polyvecl_add.exit.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i54"/></StgValue>
</operation>

<operation id="944" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_add.exit.preheader:3  %icmp_ln53 = icmp eq i11 %indvar_flatten15, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="945" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_add.exit.preheader:4  %add_ln53 = add i11 %indvar_flatten15, 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="946" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_add.exit.preheader:5  br i1 %icmp_ln53, label %pqcrystals_dilithium2_ref_polyvecl_reduce.exit.preheader, label %pqcrystals_dilithium2_ref_poly_reduce_label2

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="947" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:0  %i_47 = add i3 %i_0_i52, 1

]]></Node>
<StgValue><ssdm name="i_47"/></StgValue>
</operation>

<operation id="948" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:3  %icmp_ln32 = icmp eq i9 %i_0_i_i54, -256

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="949" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:4  %select_ln54 = select i1 %icmp_ln32, i9 0, i9 %i_0_i_i54

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>

<operation id="950" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:5  %select_ln54_1 = select i1 %icmp_ln32, i3 %i_47, i3 %i_0_i52

]]></Node>
<StgValue><ssdm name="select_ln54_1"/></StgValue>
</operation>

<operation id="951" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:6  %tmp_544 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %select_ln54_1, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="952" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="12" op_0_bw="11">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:7  %zext_ln33 = zext i11 %tmp_544 to i12

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="953" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:11  %zext_ln33_3 = zext i9 %select_ln54 to i12

]]></Node>
<StgValue><ssdm name="zext_ln33_3"/></StgValue>
</operation>

<operation id="954" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:12  %add_ln33 = add i12 %zext_ln33_3, %zext_ln33

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="955" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="12">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:13  %zext_ln33_4 = zext i12 %add_ln33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln33_4"/></StgValue>
</operation>

<operation id="956" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:14  %z_vec_coeffs_addr_6 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln33_4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr_6"/></StgValue>
</operation>

<operation id="957" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="10">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:15  %z_vec_coeffs_load_1 = load i32* %z_vec_coeffs_addr_6, align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="958" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:23  %i_48 = add i9 %select_ln54, 1

]]></Node>
<StgValue><ssdm name="i_48"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="959" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="10">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:15  %z_vec_coeffs_load_1 = load i32* %z_vec_coeffs_addr_6, align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="960" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:16  %add_ln36 = add nsw i32 %z_vec_coeffs_load_1, 4194304

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="961" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:17  %trunc_ln20 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %add_ln36, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln20"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="962" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:1  call void (...)* @_ssdm_op_SpecLoopName([95 x i8]* @pqcrystals_dilithium)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="963" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="964" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:8  call void (...)* @_ssdm_op_SpecLoopName([45 x i8]* @p_str21) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="965" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:9  %tmp_i_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([45 x i8]* @p_str21) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="966" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="967" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:18  %t_12 = sext i9 %trunc_ln20 to i32

]]></Node>
<StgValue><ssdm name="t_12"/></StgValue>
</operation>

<operation id="968" st_id="115" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:19  %mul_ln37 = mul i32 %t_12, -8380417

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="969" st_id="115" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:20  %t_13 = add i32 %z_vec_coeffs_load_1, %mul_ln37

]]></Node>
<StgValue><ssdm name="t_13"/></StgValue>
</operation>

<operation id="970" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:21  store i32 %t_13, i32* %z_vec_coeffs_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="971" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:22  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([45 x i8]* @p_str21, i32 %tmp_i_i1) nounwind

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="972" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_reduce_label2:24  br label %pqcrystals_dilithium2_ref_polyvecl_add.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="973" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_reduce.exit.preheader:0  br label %pqcrystals_dilithium2_ref_polyvecl_reduce.exit

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="974" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_reduce.exit:0  %i_0_i73 = phi i3 [ %i_49, %pqcrystals_dilithium2_ref_polyvecl_reduce.exit.loopexit ], [ 0, %pqcrystals_dilithium2_ref_polyvecl_reduce.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i73"/></StgValue>
</operation>

<operation id="975" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_reduce.exit:1  %icmp_ln158 = icmp eq i3 %i_0_i73, -4

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="976" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_reduce.exit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="977" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_reduce.exit:3  %i_49 = add i3 %i_0_i73, 1

]]></Node>
<StgValue><ssdm name="i_49"/></StgValue>
</operation>

<operation id="978" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_reduce.exit:4  br i1 %icmp_ln158, label %pqcrystals_dilithium2_ref_polyvecl_chknorm.exit, label %39

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="979" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:0  %tmp_545 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i73, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="980" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="12" op_0_bw="11">
<![CDATA[
:1  %zext_ln287 = zext i11 %tmp_545 to i12

]]></Node>
<StgValue><ssdm name="zext_ln287"/></StgValue>
</operation>

<operation id="981" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="982" st_id="117" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_chknorm.exit:0  call fastcc void @pqcrystals_dilithium.4([1024 x i32]* %h_vec_coeffs, [256 x i32]* %cp_coeffs, [1024 x i32]* %s2_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln162"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="983" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.i.i:0  %i_0_i_i = phi i9 [ 0, %39 ], [ %i_51, %40 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="984" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.i.i:1  %icmp_ln298 = icmp eq i9 %i_0_i_i, -256

]]></Node>
<StgValue><ssdm name="icmp_ln298"/></StgValue>
</operation>

<operation id="985" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 256, i64 128) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="986" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.i.i:3  %i_51 = add i9 %i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i_51"/></StgValue>
</operation>

<operation id="987" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:4  br i1 %icmp_ln298, label %pqcrystals_dilithium2_ref_polyvecl_reduce.exit.loopexit, label %40

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="988" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="12" op_0_bw="9">
<![CDATA[
:0  %zext_ln300 = zext i9 %i_0_i_i to i12

]]></Node>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</operation>

<operation id="989" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln300 = add i12 %zext_ln287, %zext_ln300

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="990" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln300_2 = zext i12 %add_ln300 to i64

]]></Node>
<StgValue><ssdm name="zext_ln300_2"/></StgValue>
</operation>

<operation id="991" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %z_vec_coeffs_addr_7 = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %zext_ln300_2

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_addr_7"/></StgValue>
</operation>

<operation id="992" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="10">
<![CDATA[
:4  %z_vec_coeffs_load_2 = load i32* %z_vec_coeffs_addr_7, align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load_2"/></StgValue>
</operation>

<operation id="993" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_reduce.exit.loopexit:0  br label %pqcrystals_dilithium2_ref_polyvecl_reduce.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="994" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="10">
<![CDATA[
:4  %z_vec_coeffs_load_2 = load i32* %z_vec_coeffs_addr_7, align 4

]]></Node>
<StgValue><ssdm name="z_vec_coeffs_load_2"/></StgValue>
</operation>

<operation id="995" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %z_vec_coeffs_load_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="996" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %t_14 = select i1 %tmp_258, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="t_14"/></StgValue>
</operation>

<operation id="997" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %shl_ln301 = shl i32 %z_vec_coeffs_load_2, 1

]]></Node>
<StgValue><ssdm name="shl_ln301"/></StgValue>
</operation>

<operation id="998" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %and_ln301 = and i32 %shl_ln301, %t_14

]]></Node>
<StgValue><ssdm name="and_ln301"/></StgValue>
</operation>

<operation id="999" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %t_15 = sub nsw i32 %z_vec_coeffs_load_2, %and_ln301

]]></Node>
<StgValue><ssdm name="t_15"/></StgValue>
</operation>

<operation id="1000" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %icmp_ln303 = icmp slt i32 %t_15, 130994

]]></Node>
<StgValue><ssdm name="icmp_ln303"/></StgValue>
</operation>

<operation id="1001" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %icmp_ln303, label %.preheader.i.i, label %.backedge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>

<operation id="1002" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
.backedge.loopexit:0  br label %.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1003" st_id="120" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_chknorm.exit:0  call fastcc void @pqcrystals_dilithium.4([1024 x i32]* %h_vec_coeffs, [256 x i32]* %cp_coeffs, [1024 x i32]* %s2_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln162"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1004" st_id="121" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="23" op_3_bw="0" op_4_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_chknorm.exit:1  call fastcc void @pqcrystals_dilithium.6([1024 x i32]* %h_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1005" st_id="122" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="23" op_3_bw="0" op_4_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_chknorm.exit:1  call fastcc void @pqcrystals_dilithium.6([1024 x i32]* %h_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln163"/></StgValue>
</operation>

<operation id="1006" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyvecl_chknorm.exit:2  br label %pqcrystals_dilithium2_ref_poly_sub.exit.i

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1007" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_sub.exit.i:0  %i_0_i59 = phi i3 [ 0, %pqcrystals_dilithium2_ref_polyvecl_chknorm.exit ], [ %i_50, %pqcrystals_dilithium2_ref_poly_sub.exit.i.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i59"/></StgValue>
</operation>

<operation id="1008" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_poly_sub.exit.i:1  %icmp_ln252 = icmp eq i3 %i_0_i59, -4

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="1009" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_poly_sub.exit.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1010" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_poly_sub.exit.i:3  %i_50 = add i3 %i_0_i59, 1

]]></Node>
<StgValue><ssdm name="i_50"/></StgValue>
</operation>

<operation id="1011" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_sub.exit.i:4  br i1 %icmp_ln252, label %pqcrystals_dilithium2_ref_polyveck_sub.exit, label %41

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="1012" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:0  %tmp_546 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i59, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="1013" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="12" op_0_bw="11">
<![CDATA[
:1  %zext_ln104 = zext i11 %tmp_546 to i12

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="1014" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %42

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="1015" st_id="123" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_sub.exit:0  call fastcc void @pqcrystals_dilithium.3([1024 x i32]* %w0_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln165"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1016" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i60 = phi i9 [ 0, %41 ], [ %i_52, %43 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i60"/></StgValue>
</operation>

<operation id="1017" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln108 = icmp eq i9 %i_0_i_i60, -256

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="1018" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1019" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_52 = add i9 %i_0_i_i60, 1

]]></Node>
<StgValue><ssdm name="i_52"/></StgValue>
</operation>

<operation id="1020" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln108, label %pqcrystals_dilithium2_ref_poly_sub.exit.i.loopexit, label %43

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="1021" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="12" op_0_bw="9">
<![CDATA[
:1  %zext_ln109 = zext i9 %i_0_i_i60 to i12

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="1022" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln109 = add i12 %zext_ln104, %zext_ln109

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="1023" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="12">
<![CDATA[
:3  %zext_ln109_1 = zext i12 %add_ln109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_1"/></StgValue>
</operation>

<operation id="1024" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %w0_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %w0_vec_coeffs, i64 0, i64 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_addr_1"/></StgValue>
</operation>

<operation id="1025" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %h_vec_coeffs_addr = getelementptr [1024 x i32]* %h_vec_coeffs, i64 0, i64 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="h_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="1026" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="10">
<![CDATA[
:6  %w0_vec_coeffs_load = load i32* %w0_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_load"/></StgValue>
</operation>

<operation id="1027" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="10">
<![CDATA[
:7  %h_vec_coeffs_load = load i32* %h_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="h_vec_coeffs_load"/></StgValue>
</operation>

<operation id="1028" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_sub.exit.i.loopexit:0  br label %pqcrystals_dilithium2_ref_poly_sub.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1029" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @p_str526) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln109"/></StgValue>
</operation>

<operation id="1030" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="10">
<![CDATA[
:6  %w0_vec_coeffs_load = load i32* %w0_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_load"/></StgValue>
</operation>

<operation id="1031" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="10">
<![CDATA[
:7  %h_vec_coeffs_load = load i32* %h_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="h_vec_coeffs_load"/></StgValue>
</operation>

<operation id="1032" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %sub_ln109 = sub nsw i32 %w0_vec_coeffs_load, %h_vec_coeffs_load

]]></Node>
<StgValue><ssdm name="sub_ln109"/></StgValue>
</operation>

<operation id="1033" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:9  store i32 %sub_ln109, i32* %w0_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="1034" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %42

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1035" st_id="126" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_sub.exit:0  call fastcc void @pqcrystals_dilithium.3([1024 x i32]* %w0_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln165"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1036" st_id="127" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="18" op_3_bw="0" op_4_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_sub.exit:1  %tmp_127 = call fastcc i1 @pqcrystals_dilithium.7([1024 x i32]* %w0_vec_coeffs, i18 95154)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1037" st_id="128" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="18" op_3_bw="0" op_4_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_sub.exit:1  %tmp_127 = call fastcc i1 @pqcrystals_dilithium.7([1024 x i32]* %w0_vec_coeffs, i18 95154)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1038" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_sub.exit:2  br i1 %tmp_127, label %.backedge, label %44

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="1039" st_id="128" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:0  call fastcc void @pqcrystals_dilithium.4([1024 x i32]* %h_vec_coeffs, [256 x i32]* %cp_coeffs, [1024 x i32]* %t0_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln170"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1040" st_id="129" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:0  call fastcc void @pqcrystals_dilithium.4([1024 x i32]* %h_vec_coeffs, [256 x i32]* %cp_coeffs, [1024 x i32]* %t0_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln170"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1041" st_id="130" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="23" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:1  call fastcc void @pqcrystals_dilithium.6([1024 x i32]* %h_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln171"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1042" st_id="131" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="23" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:1  call fastcc void @pqcrystals_dilithium.6([1024 x i32]* %h_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln171"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1043" st_id="132" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:2  call fastcc void @pqcrystals_dilithium.3([1024 x i32]* %h_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln172"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1044" st_id="133" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:2  call fastcc void @pqcrystals_dilithium.3([1024 x i32]* %h_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln172"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1045" st_id="134" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="18" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:3  %tmp_226 = call fastcc i1 @pqcrystals_dilithium.7([1024 x i32]* %h_vec_coeffs, i18 95232)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1046" st_id="135" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="18" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:3  %tmp_226 = call fastcc i1 @pqcrystals_dilithium.7([1024 x i32]* %h_vec_coeffs, i18 95232)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1047" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_226, label %.backedge, label %.preheader81.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="1048" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0">
<![CDATA[
.preheader81.preheader.preheader:0  br label %.preheader81.preheader

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1049" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader81.preheader:0  %indvar_flatten23 = phi i11 [ %add_ln234, %pqcrystals_dilithium2_ref_poly_add_label51 ], [ 0, %.preheader81.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten23"/></StgValue>
</operation>

<operation id="1050" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader81.preheader:1  %i_0_i67 = phi i3 [ %select_ln235_1, %pqcrystals_dilithium2_ref_poly_add_label51 ], [ 0, %.preheader81.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i67"/></StgValue>
</operation>

<operation id="1051" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader81.preheader:2  %i_0_i_i68 = phi i9 [ %i_55, %pqcrystals_dilithium2_ref_poly_add_label51 ], [ 0, %.preheader81.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i68"/></StgValue>
</operation>

<operation id="1052" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader81.preheader:3  %icmp_ln234 = icmp eq i11 %indvar_flatten23, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln234"/></StgValue>
</operation>

<operation id="1053" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader81.preheader:4  %add_ln234 = add i11 %indvar_flatten23, 1

]]></Node>
<StgValue><ssdm name="add_ln234"/></StgValue>
</operation>

<operation id="1054" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader81.preheader:5  br i1 %icmp_ln234, label %pqcrystals_dilithium2_ref_polyveck_add.exit, label %pqcrystals_dilithium2_ref_poly_add_label51

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="1055" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:0  %i_54 = add i3 %i_0_i67, 1

]]></Node>
<StgValue><ssdm name="i_54"/></StgValue>
</operation>

<operation id="1056" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:3  %icmp_ln87_1 = icmp eq i9 %i_0_i_i68, -256

]]></Node>
<StgValue><ssdm name="icmp_ln87_1"/></StgValue>
</operation>

<operation id="1057" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:4  %select_ln235 = select i1 %icmp_ln87_1, i9 0, i9 %i_0_i_i68

]]></Node>
<StgValue><ssdm name="select_ln235"/></StgValue>
</operation>

<operation id="1058" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:5  %select_ln235_1 = select i1 %icmp_ln87_1, i3 %i_54, i3 %i_0_i67

]]></Node>
<StgValue><ssdm name="select_ln235_1"/></StgValue>
</operation>

<operation id="1059" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:6  %tmp_547 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %select_ln235_1, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="1060" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="12" op_0_bw="11">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:7  %zext_ln88_4 = zext i11 %tmp_547 to i12

]]></Node>
<StgValue><ssdm name="zext_ln88_4"/></StgValue>
</operation>

<operation id="1061" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="12" op_0_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:11  %zext_ln88_5 = zext i9 %select_ln235 to i12

]]></Node>
<StgValue><ssdm name="zext_ln88_5"/></StgValue>
</operation>

<operation id="1062" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:12  %add_ln88_257 = add i12 %zext_ln88_5, %zext_ln88_4

]]></Node>
<StgValue><ssdm name="add_ln88_257"/></StgValue>
</operation>

<operation id="1063" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="12">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:13  %zext_ln88_6 = zext i12 %add_ln88_257 to i64

]]></Node>
<StgValue><ssdm name="zext_ln88_6"/></StgValue>
</operation>

<operation id="1064" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:14  %w0_vec_coeffs_addr_2 = getelementptr [1024 x i32]* %w0_vec_coeffs, i64 0, i64 %zext_ln88_6

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_addr_2"/></StgValue>
</operation>

<operation id="1065" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:15  %h_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %h_vec_coeffs, i64 0, i64 %zext_ln88_6

]]></Node>
<StgValue><ssdm name="h_vec_coeffs_addr_1"/></StgValue>
</operation>

<operation id="1066" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="10">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:16  %w0_vec_coeffs_load_1 = load i32* %w0_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="1067" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="10">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:17  %h_vec_coeffs_load_1 = load i32* %h_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="h_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="1068" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:21  %i_55 = add i9 %select_ln235, 1

]]></Node>
<StgValue><ssdm name="i_55"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1069" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:1  call void (...)* @_ssdm_op_SpecLoopName([44 x i8]* @L_pqcrystals_dilithi_3)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1070" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1071" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:8  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @p_str425) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln88"/></StgValue>
</operation>

<operation id="1072" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:9  %tmp_i_i2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([42 x i8]* @p_str425)

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="1073" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln88"/></StgValue>
</operation>

<operation id="1074" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="10">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:16  %w0_vec_coeffs_load_1 = load i32* %w0_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="1075" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="32" op_0_bw="10">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:17  %h_vec_coeffs_load_1 = load i32* %h_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="h_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="1076" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:18  %add_ln88_1 = add nsw i32 %h_vec_coeffs_load_1, %w0_vec_coeffs_load_1

]]></Node>
<StgValue><ssdm name="add_ln88_1"/></StgValue>
</operation>

<operation id="1077" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:19  store i32 %add_ln88_1, i32* %w0_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="1078" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:20  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([42 x i8]* @p_str425, i32 %tmp_i_i2)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="1079" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln234" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_add_label51:22  br label %.preheader81.preheader

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1080" st_id="138" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_add.exit:0  call fastcc void @pqcrystals_dilithium.8([1024 x i32]* %w0_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln177"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1081" st_id="139" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_add.exit:0  call fastcc void @pqcrystals_dilithium.8([1024 x i32]* %w0_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln177"/></StgValue>
</operation>

<operation id="1082" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_add.exit:1  br label %45

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1083" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_127" val="0"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i74 = phi i3 [ 0, %pqcrystals_dilithium2_ref_polyveck_add.exit ], [ %i_56, %pqcrystals_dilithium2_ref_poly_make_hint.exit.i ]

]]></Node>
<StgValue><ssdm name="i_0_i74"/></StgValue>
</operation>

<operation id="1084" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_127" val="0"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:1  %n = phi i11 [ 0, %pqcrystals_dilithium2_ref_polyveck_add.exit ], [ %s, %pqcrystals_dilithium2_ref_poly_make_hint.exit.i ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="1085" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_127" val="0"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln392 = icmp eq i3 %i_0_i74, -4

]]></Node>
<StgValue><ssdm name="icmp_ln392"/></StgValue>
</operation>

<operation id="1086" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_127" val="0"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1087" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_127" val="0"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_56 = add i3 %i_0_i74, 1

]]></Node>
<StgValue><ssdm name="i_56"/></StgValue>
</operation>

<operation id="1088" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_127" val="0"/>
<literal name="tmp_226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln392, label %pqcrystals_dilithium2_ref_polyveck_make_hint.exit, label %46

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="1089" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_127" val="0"/>
<literal name="tmp_226" val="0"/>
<literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:0  %tmp_548 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0_i74, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="1090" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_127" val="0"/>
<literal name="tmp_226" val="0"/>
<literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="12" op_0_bw="11">
<![CDATA[
:1  %zext_ln244 = zext i11 %tmp_548 to i12

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="1091" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_127" val="0"/>
<literal name="tmp_226" val="0"/>
<literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %47

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="1092" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_127" val="0"/>
<literal name="tmp_226" val="0"/>
<literal name="icmp_ln392" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_make_hint.exit:0  %icmp_ln179 = icmp ugt i11 %n, 80

]]></Node>
<StgValue><ssdm name="icmp_ln179"/></StgValue>
</operation>

<operation id="1093" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_127" val="0"/>
<literal name="tmp_226" val="0"/>
<literal name="icmp_ln392" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyveck_make_hint.exit:1  br i1 %icmp_ln179, label %.backedge, label %48

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="1094" st_id="140" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
<literal name="tmp_127" val="0"/>
<literal name="tmp_226" val="0"/>
<literal name="icmp_ln392" val="1"/>
<literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="1">
<![CDATA[
:0  call fastcc void @pqcrystals_dilithium.17([5720 x i8]* %sig, [1024 x i32]* %z_vec_coeffs, [1024 x i32]* %h_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln183"/></StgValue>
</operation>

<operation id="1095" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="1"/>
<literal name="icmp_ln179" val="1"/>
</and_exp><and_exp><literal name="tmp_226" val="1"/>
</and_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="0">
<![CDATA[
.backedge:0  br label %pqcrystals_dilithium2_ref_polyveck_ntt.exit10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1096" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i75 = phi i9 [ 0, %46 ], [ %i_57, %_ifconv.i ]

]]></Node>
<StgValue><ssdm name="i_0_i_i75"/></StgValue>
</operation>

<operation id="1097" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %s_0_i_i = phi i9 [ 0, %46 ], [ %s_1, %_ifconv.i ]

]]></Node>
<StgValue><ssdm name="s_0_i_i"/></StgValue>
</operation>

<operation id="1098" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln248 = icmp eq i9 %i_0_i_i75, -256

]]></Node>
<StgValue><ssdm name="icmp_ln248"/></StgValue>
</operation>

<operation id="1099" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1100" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %i_57 = add i9 %i_0_i_i75, 1

]]></Node>
<StgValue><ssdm name="i_57"/></StgValue>
</operation>

<operation id="1101" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln248, label %pqcrystals_dilithium2_ref_poly_make_hint.exit.i, label %_ifconv.i

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="1102" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="12" op_0_bw="9">
<![CDATA[
_ifconv.i:0  %zext_ln249 = zext i9 %i_0_i_i75 to i12

]]></Node>
<StgValue><ssdm name="zext_ln249"/></StgValue>
</operation>

<operation id="1103" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv.i:1  %add_ln249 = add i12 %zext_ln244, %zext_ln249

]]></Node>
<StgValue><ssdm name="add_ln249"/></StgValue>
</operation>

<operation id="1104" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="12">
<![CDATA[
_ifconv.i:2  %zext_ln249_1 = zext i12 %add_ln249 to i64

]]></Node>
<StgValue><ssdm name="zext_ln249_1"/></StgValue>
</operation>

<operation id="1105" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv.i:3  %w1_vec_coeffs_addr_4 = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln249_1

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_addr_4"/></StgValue>
</operation>

<operation id="1106" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv.i:4  %w0_vec_coeffs_addr_3 = getelementptr [1024 x i32]* %w0_vec_coeffs, i64 0, i64 %zext_ln249_1

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_addr_3"/></StgValue>
</operation>

<operation id="1107" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="10">
<![CDATA[
_ifconv.i:6  %w0_vec_coeffs_load_2 = load i32* %w0_vec_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_load_2"/></StgValue>
</operation>

<operation id="1108" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="10">
<![CDATA[
_ifconv.i:7  %w1_vec_coeffs_load_4 = load i32* %w1_vec_coeffs_addr_4, align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_load_4"/></StgValue>
</operation>

<operation id="1109" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="11" op_0_bw="9">
<![CDATA[
pqcrystals_dilithium2_ref_poly_make_hint.exit.i:0  %zext_ln248 = zext i9 %s_0_i_i to i11

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="1110" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
pqcrystals_dilithium2_ref_poly_make_hint.exit.i:1  %s = add i11 %zext_ln248, %n

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="1111" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_poly_make_hint.exit.i:2  br label %45

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1112" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv.i:5  %h_vec_coeffs_addr_2 = getelementptr [1024 x i32]* %h_vec_coeffs, i64 0, i64 %zext_ln249_1

]]></Node>
<StgValue><ssdm name="h_vec_coeffs_addr_2"/></StgValue>
</operation>

<operation id="1113" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="10">
<![CDATA[
_ifconv.i:6  %w0_vec_coeffs_load_2 = load i32* %w0_vec_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="w0_vec_coeffs_load_2"/></StgValue>
</operation>

<operation id="1114" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="10">
<![CDATA[
_ifconv.i:7  %w1_vec_coeffs_load_4 = load i32* %w1_vec_coeffs_addr_4, align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_load_4"/></StgValue>
</operation>

<operation id="1115" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:8  %icmp_ln69 = icmp slt i32 %w0_vec_coeffs_load_2, 95233

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="1116" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:9  %icmp_ln69_1 = icmp sgt i32 %w0_vec_coeffs_load_2, 8285185

]]></Node>
<StgValue><ssdm name="icmp_ln69_1"/></StgValue>
</operation>

<operation id="1117" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:10  %icmp_ln69_2 = icmp eq i32 %w0_vec_coeffs_load_2, 8285185

]]></Node>
<StgValue><ssdm name="icmp_ln69_2"/></StgValue>
</operation>

<operation id="1118" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:11  %icmp_ln69_3 = icmp eq i32 %w1_vec_coeffs_load_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln69_3"/></StgValue>
</operation>

<operation id="1119" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i:12  %and_ln69 = and i1 %icmp_ln69_2, %icmp_ln69_3

]]></Node>
<StgValue><ssdm name="and_ln69"/></StgValue>
</operation>

<operation id="1120" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i:13  %or_ln69 = or i1 %icmp_ln69_1, %and_ln69

]]></Node>
<StgValue><ssdm name="or_ln69"/></StgValue>
</operation>

<operation id="1121" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i:14  %or_ln69_1 = or i1 %or_ln69, %icmp_ln69

]]></Node>
<StgValue><ssdm name="or_ln69_1"/></StgValue>
</operation>

<operation id="1122" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv.i:15  %xor_ln69 = xor i1 %or_ln69_1, true

]]></Node>
<StgValue><ssdm name="xor_ln69"/></StgValue>
</operation>

<operation id="1123" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="9" op_0_bw="1">
<![CDATA[
_ifconv.i:16  %zext_ln69 = zext i1 %xor_ln69 to i9

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="1124" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="1">
<![CDATA[
_ifconv.i:17  %zext_ln69_1 = zext i1 %xor_ln69 to i32

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="1125" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
_ifconv.i:18  store i32 %zext_ln69_1, i32* %h_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="1126" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv.i:19  %s_1 = add i9 %s_0_i_i, %zext_ln69

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>

<operation id="1127" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.i:20  br label %47

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1128" st_id="143" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="1">
<![CDATA[
:0  call fastcc void @pqcrystals_dilithium.17([5720 x i8]* %sig, [1024 x i32]* %z_vec_coeffs, [1024 x i32]* %h_vec_coeffs)

]]></Node>
<StgValue><ssdm name="call_ln183"/></StgValue>
</operation>

<operation id="1129" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
