/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _PU_PLIC_H_
#define _PU_PLIC_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: pu_plic                                   */
/* Source filename: pu_plic.csr, line: 4852                                */
/* Register: pu_plic.priority_0                                            */
#define PU_PLIC_PRIORITY_0_ADDRESS 0x0ul
#define PU_PLIC_PRIORITY_0_BYTE_ADDRESS 0x0ul
/* Register: pu_plic.priority_1                                            */
#define PU_PLIC_PRIORITY_1_ADDRESS 0x4ul
#define PU_PLIC_PRIORITY_1_BYTE_ADDRESS 0x4ul
/* Register: pu_plic.priority_2                                            */
#define PU_PLIC_PRIORITY_2_ADDRESS 0x8ul
#define PU_PLIC_PRIORITY_2_BYTE_ADDRESS 0x8ul
/* Register: pu_plic.priority_3                                            */
#define PU_PLIC_PRIORITY_3_ADDRESS 0xcul
#define PU_PLIC_PRIORITY_3_BYTE_ADDRESS 0xcul
/* Register: pu_plic.priority_4                                            */
#define PU_PLIC_PRIORITY_4_ADDRESS 0x10ul
#define PU_PLIC_PRIORITY_4_BYTE_ADDRESS 0x10ul
/* Register: pu_plic.priority_5                                            */
#define PU_PLIC_PRIORITY_5_ADDRESS 0x14ul
#define PU_PLIC_PRIORITY_5_BYTE_ADDRESS 0x14ul
/* Register: pu_plic.priority_6                                            */
#define PU_PLIC_PRIORITY_6_ADDRESS 0x18ul
#define PU_PLIC_PRIORITY_6_BYTE_ADDRESS 0x18ul
/* Register: pu_plic.priority_7                                            */
#define PU_PLIC_PRIORITY_7_ADDRESS 0x1cul
#define PU_PLIC_PRIORITY_7_BYTE_ADDRESS 0x1cul
/* Register: pu_plic.priority_8                                            */
#define PU_PLIC_PRIORITY_8_ADDRESS 0x20ul
#define PU_PLIC_PRIORITY_8_BYTE_ADDRESS 0x20ul
/* Register: pu_plic.priority_9                                            */
#define PU_PLIC_PRIORITY_9_ADDRESS 0x24ul
#define PU_PLIC_PRIORITY_9_BYTE_ADDRESS 0x24ul
/* Register: pu_plic.priority_10                                           */
#define PU_PLIC_PRIORITY_10_ADDRESS 0x28ul
#define PU_PLIC_PRIORITY_10_BYTE_ADDRESS 0x28ul
/* Register: pu_plic.priority_11                                           */
#define PU_PLIC_PRIORITY_11_ADDRESS 0x2cul
#define PU_PLIC_PRIORITY_11_BYTE_ADDRESS 0x2cul
/* Register: pu_plic.priority_12                                           */
#define PU_PLIC_PRIORITY_12_ADDRESS 0x30ul
#define PU_PLIC_PRIORITY_12_BYTE_ADDRESS 0x30ul
/* Register: pu_plic.priority_13                                           */
#define PU_PLIC_PRIORITY_13_ADDRESS 0x34ul
#define PU_PLIC_PRIORITY_13_BYTE_ADDRESS 0x34ul
/* Register: pu_plic.priority_14                                           */
#define PU_PLIC_PRIORITY_14_ADDRESS 0x38ul
#define PU_PLIC_PRIORITY_14_BYTE_ADDRESS 0x38ul
/* Register: pu_plic.priority_15                                           */
#define PU_PLIC_PRIORITY_15_ADDRESS 0x3cul
#define PU_PLIC_PRIORITY_15_BYTE_ADDRESS 0x3cul
/* Register: pu_plic.priority_16                                           */
#define PU_PLIC_PRIORITY_16_ADDRESS 0x40ul
#define PU_PLIC_PRIORITY_16_BYTE_ADDRESS 0x40ul
/* Register: pu_plic.priority_17                                           */
#define PU_PLIC_PRIORITY_17_ADDRESS 0x44ul
#define PU_PLIC_PRIORITY_17_BYTE_ADDRESS 0x44ul
/* Register: pu_plic.priority_18                                           */
#define PU_PLIC_PRIORITY_18_ADDRESS 0x48ul
#define PU_PLIC_PRIORITY_18_BYTE_ADDRESS 0x48ul
/* Register: pu_plic.priority_19                                           */
#define PU_PLIC_PRIORITY_19_ADDRESS 0x4cul
#define PU_PLIC_PRIORITY_19_BYTE_ADDRESS 0x4cul
/* Register: pu_plic.priority_20                                           */
#define PU_PLIC_PRIORITY_20_ADDRESS 0x50ul
#define PU_PLIC_PRIORITY_20_BYTE_ADDRESS 0x50ul
/* Register: pu_plic.priority_21                                           */
#define PU_PLIC_PRIORITY_21_ADDRESS 0x54ul
#define PU_PLIC_PRIORITY_21_BYTE_ADDRESS 0x54ul
/* Register: pu_plic.priority_22                                           */
#define PU_PLIC_PRIORITY_22_ADDRESS 0x58ul
#define PU_PLIC_PRIORITY_22_BYTE_ADDRESS 0x58ul
/* Register: pu_plic.priority_23                                           */
#define PU_PLIC_PRIORITY_23_ADDRESS 0x5cul
#define PU_PLIC_PRIORITY_23_BYTE_ADDRESS 0x5cul
/* Register: pu_plic.priority_24                                           */
#define PU_PLIC_PRIORITY_24_ADDRESS 0x60ul
#define PU_PLIC_PRIORITY_24_BYTE_ADDRESS 0x60ul
/* Register: pu_plic.priority_25                                           */
#define PU_PLIC_PRIORITY_25_ADDRESS 0x64ul
#define PU_PLIC_PRIORITY_25_BYTE_ADDRESS 0x64ul
/* Register: pu_plic.priority_26                                           */
#define PU_PLIC_PRIORITY_26_ADDRESS 0x68ul
#define PU_PLIC_PRIORITY_26_BYTE_ADDRESS 0x68ul
/* Register: pu_plic.priority_27                                           */
#define PU_PLIC_PRIORITY_27_ADDRESS 0x6cul
#define PU_PLIC_PRIORITY_27_BYTE_ADDRESS 0x6cul
/* Register: pu_plic.priority_28                                           */
#define PU_PLIC_PRIORITY_28_ADDRESS 0x70ul
#define PU_PLIC_PRIORITY_28_BYTE_ADDRESS 0x70ul
/* Register: pu_plic.priority_29                                           */
#define PU_PLIC_PRIORITY_29_ADDRESS 0x74ul
#define PU_PLIC_PRIORITY_29_BYTE_ADDRESS 0x74ul
/* Register: pu_plic.priority_30                                           */
#define PU_PLIC_PRIORITY_30_ADDRESS 0x78ul
#define PU_PLIC_PRIORITY_30_BYTE_ADDRESS 0x78ul
/* Register: pu_plic.priority_31                                           */
#define PU_PLIC_PRIORITY_31_ADDRESS 0x7cul
#define PU_PLIC_PRIORITY_31_BYTE_ADDRESS 0x7cul
/* Register: pu_plic.priority_32                                           */
#define PU_PLIC_PRIORITY_32_ADDRESS 0x80ul
#define PU_PLIC_PRIORITY_32_BYTE_ADDRESS 0x80ul
/* Register: pu_plic.priority_33                                           */
#define PU_PLIC_PRIORITY_33_ADDRESS 0x84ul
#define PU_PLIC_PRIORITY_33_BYTE_ADDRESS 0x84ul
/* Register: pu_plic.priority_34                                           */
#define PU_PLIC_PRIORITY_34_ADDRESS 0x88ul
#define PU_PLIC_PRIORITY_34_BYTE_ADDRESS 0x88ul
/* Register: pu_plic.priority_35                                           */
#define PU_PLIC_PRIORITY_35_ADDRESS 0x8cul
#define PU_PLIC_PRIORITY_35_BYTE_ADDRESS 0x8cul
/* Register: pu_plic.priority_36                                           */
#define PU_PLIC_PRIORITY_36_ADDRESS 0x90ul
#define PU_PLIC_PRIORITY_36_BYTE_ADDRESS 0x90ul
/* Register: pu_plic.priority_37                                           */
#define PU_PLIC_PRIORITY_37_ADDRESS 0x94ul
#define PU_PLIC_PRIORITY_37_BYTE_ADDRESS 0x94ul
/* Register: pu_plic.priority_38                                           */
#define PU_PLIC_PRIORITY_38_ADDRESS 0x98ul
#define PU_PLIC_PRIORITY_38_BYTE_ADDRESS 0x98ul
/* Register: pu_plic.priority_39                                           */
#define PU_PLIC_PRIORITY_39_ADDRESS 0x9cul
#define PU_PLIC_PRIORITY_39_BYTE_ADDRESS 0x9cul
/* Register: pu_plic.priority_40                                           */
#define PU_PLIC_PRIORITY_40_ADDRESS 0xa0ul
#define PU_PLIC_PRIORITY_40_BYTE_ADDRESS 0xa0ul
/* Register: pu_plic.priority_41                                           */
#define PU_PLIC_PRIORITY_41_ADDRESS 0xa4ul
#define PU_PLIC_PRIORITY_41_BYTE_ADDRESS 0xa4ul
/* Register: pu_plic.pending_r0                                            */
#define PU_PLIC_PENDING_R0_ADDRESS 0x1000ul
#define PU_PLIC_PENDING_R0_BYTE_ADDRESS 0x1000ul
/* Register: pu_plic.pending_r1                                            */
#define PU_PLIC_PENDING_R1_ADDRESS 0x1004ul
#define PU_PLIC_PENDING_R1_BYTE_ADDRESS 0x1004ul
/* Register: pu_plic.enable_t3_r0                                          */
#define PU_PLIC_ENABLE_T3_R0_ADDRESS 0x2000ul
#define PU_PLIC_ENABLE_T3_R0_BYTE_ADDRESS 0x2000ul
/* Register: pu_plic.enable_t3_r1                                          */
#define PU_PLIC_ENABLE_T3_R1_ADDRESS 0x2004ul
#define PU_PLIC_ENABLE_T3_R1_BYTE_ADDRESS 0x2004ul
/* Register: pu_plic.enable_t2_r0                                          */
#define PU_PLIC_ENABLE_T2_R0_ADDRESS 0x2080ul
#define PU_PLIC_ENABLE_T2_R0_BYTE_ADDRESS 0x2080ul
/* Register: pu_plic.enable_t2_r1                                          */
#define PU_PLIC_ENABLE_T2_R1_ADDRESS 0x2084ul
#define PU_PLIC_ENABLE_T2_R1_BYTE_ADDRESS 0x2084ul
/* Register: pu_plic.enable_t5_r0                                          */
#define PU_PLIC_ENABLE_T5_R0_ADDRESS 0x2100ul
#define PU_PLIC_ENABLE_T5_R0_BYTE_ADDRESS 0x2100ul
/* Register: pu_plic.enable_t5_r1                                          */
#define PU_PLIC_ENABLE_T5_R1_ADDRESS 0x2104ul
#define PU_PLIC_ENABLE_T5_R1_BYTE_ADDRESS 0x2104ul
/* Register: pu_plic.enable_t4_r0                                          */
#define PU_PLIC_ENABLE_T4_R0_ADDRESS 0x2180ul
#define PU_PLIC_ENABLE_T4_R0_BYTE_ADDRESS 0x2180ul
/* Register: pu_plic.enable_t4_r1                                          */
#define PU_PLIC_ENABLE_T4_R1_ADDRESS 0x2184ul
#define PU_PLIC_ENABLE_T4_R1_BYTE_ADDRESS 0x2184ul
/* Register: pu_plic.enable_t7_r0                                          */
#define PU_PLIC_ENABLE_T7_R0_ADDRESS 0x2200ul
#define PU_PLIC_ENABLE_T7_R0_BYTE_ADDRESS 0x2200ul
/* Register: pu_plic.enable_t7_r1                                          */
#define PU_PLIC_ENABLE_T7_R1_ADDRESS 0x2204ul
#define PU_PLIC_ENABLE_T7_R1_BYTE_ADDRESS 0x2204ul
/* Register: pu_plic.enable_t6_r0                                          */
#define PU_PLIC_ENABLE_T6_R0_ADDRESS 0x2280ul
#define PU_PLIC_ENABLE_T6_R0_BYTE_ADDRESS 0x2280ul
/* Register: pu_plic.enable_t6_r1                                          */
#define PU_PLIC_ENABLE_T6_R1_ADDRESS 0x2284ul
#define PU_PLIC_ENABLE_T6_R1_BYTE_ADDRESS 0x2284ul
/* Register: pu_plic.enable_t9_r0                                          */
#define PU_PLIC_ENABLE_T9_R0_ADDRESS 0x2300ul
#define PU_PLIC_ENABLE_T9_R0_BYTE_ADDRESS 0x2300ul
/* Register: pu_plic.enable_t9_r1                                          */
#define PU_PLIC_ENABLE_T9_R1_ADDRESS 0x2304ul
#define PU_PLIC_ENABLE_T9_R1_BYTE_ADDRESS 0x2304ul
/* Register: pu_plic.enable_t8_r0                                          */
#define PU_PLIC_ENABLE_T8_R0_ADDRESS 0x2380ul
#define PU_PLIC_ENABLE_T8_R0_BYTE_ADDRESS 0x2380ul
/* Register: pu_plic.enable_t8_r1                                          */
#define PU_PLIC_ENABLE_T8_R1_ADDRESS 0x2384ul
#define PU_PLIC_ENABLE_T8_R1_BYTE_ADDRESS 0x2384ul
/* Register: pu_plic.enable_t11_r0                                         */
#define PU_PLIC_ENABLE_T11_R0_ADDRESS 0x3000ul
#define PU_PLIC_ENABLE_T11_R0_BYTE_ADDRESS 0x3000ul
/* Register: pu_plic.enable_t11_r1                                         */
#define PU_PLIC_ENABLE_T11_R1_ADDRESS 0x3004ul
#define PU_PLIC_ENABLE_T11_R1_BYTE_ADDRESS 0x3004ul
/* Register: pu_plic.enable_t10_r0                                         */
#define PU_PLIC_ENABLE_T10_R0_ADDRESS 0x3080ul
#define PU_PLIC_ENABLE_T10_R0_BYTE_ADDRESS 0x3080ul
/* Register: pu_plic.enable_t10_r1                                         */
#define PU_PLIC_ENABLE_T10_R1_ADDRESS 0x3084ul
#define PU_PLIC_ENABLE_T10_R1_BYTE_ADDRESS 0x3084ul
/* Register: pu_plic.enable_t1_r0                                          */
#define PU_PLIC_ENABLE_T1_R0_ADDRESS 0x4000ul
#define PU_PLIC_ENABLE_T1_R0_BYTE_ADDRESS 0x4000ul
/* Register: pu_plic.enable_t1_r1                                          */
#define PU_PLIC_ENABLE_T1_R1_ADDRESS 0x4004ul
#define PU_PLIC_ENABLE_T1_R1_BYTE_ADDRESS 0x4004ul
/* Register: pu_plic.enable_t0_r0                                          */
#define PU_PLIC_ENABLE_T0_R0_ADDRESS 0x4080ul
#define PU_PLIC_ENABLE_T0_R0_BYTE_ADDRESS 0x4080ul
/* Register: pu_plic.enable_t0_r1                                          */
#define PU_PLIC_ENABLE_T0_R1_ADDRESS 0x4084ul
#define PU_PLIC_ENABLE_T0_R1_BYTE_ADDRESS 0x4084ul
/* Register: pu_plic.threshold_t3                                          */
#define PU_PLIC_THRESHOLD_T3_ADDRESS 0x200000ul
#define PU_PLIC_THRESHOLD_T3_BYTE_ADDRESS 0x200000ul
/* Register: pu_plic.maxID_t3                                              */
#define PU_PLIC_MAXID_T3_ADDRESS 0x200004ul
#define PU_PLIC_MAXID_T3_BYTE_ADDRESS 0x200004ul
/* Register: pu_plic.threshold_t2                                          */
#define PU_PLIC_THRESHOLD_T2_ADDRESS 0x201000ul
#define PU_PLIC_THRESHOLD_T2_BYTE_ADDRESS 0x201000ul
/* Register: pu_plic.maxID_t2                                              */
#define PU_PLIC_MAXID_T2_ADDRESS 0x201004ul
#define PU_PLIC_MAXID_T2_BYTE_ADDRESS 0x201004ul
/* Register: pu_plic.threshold_t5                                          */
#define PU_PLIC_THRESHOLD_T5_ADDRESS 0x202000ul
#define PU_PLIC_THRESHOLD_T5_BYTE_ADDRESS 0x202000ul
/* Register: pu_plic.maxID_t5                                              */
#define PU_PLIC_MAXID_T5_ADDRESS 0x202004ul
#define PU_PLIC_MAXID_T5_BYTE_ADDRESS 0x202004ul
/* Register: pu_plic.threshold_t4                                          */
#define PU_PLIC_THRESHOLD_T4_ADDRESS 0x203000ul
#define PU_PLIC_THRESHOLD_T4_BYTE_ADDRESS 0x203000ul
/* Register: pu_plic.maxID_t4                                              */
#define PU_PLIC_MAXID_T4_ADDRESS 0x203004ul
#define PU_PLIC_MAXID_T4_BYTE_ADDRESS 0x203004ul
/* Register: pu_plic.threshold_t7                                          */
#define PU_PLIC_THRESHOLD_T7_ADDRESS 0x204000ul
#define PU_PLIC_THRESHOLD_T7_BYTE_ADDRESS 0x204000ul
/* Register: pu_plic.maxID_t7                                              */
#define PU_PLIC_MAXID_T7_ADDRESS 0x204004ul
#define PU_PLIC_MAXID_T7_BYTE_ADDRESS 0x204004ul
/* Register: pu_plic.threshold_t6                                          */
#define PU_PLIC_THRESHOLD_T6_ADDRESS 0x205000ul
#define PU_PLIC_THRESHOLD_T6_BYTE_ADDRESS 0x205000ul
/* Register: pu_plic.maxID_t6                                              */
#define PU_PLIC_MAXID_T6_ADDRESS 0x205004ul
#define PU_PLIC_MAXID_T6_BYTE_ADDRESS 0x205004ul
/* Register: pu_plic.threshold_t9                                          */
#define PU_PLIC_THRESHOLD_T9_ADDRESS 0x206000ul
#define PU_PLIC_THRESHOLD_T9_BYTE_ADDRESS 0x206000ul
/* Register: pu_plic.maxID_t9                                              */
#define PU_PLIC_MAXID_T9_ADDRESS 0x206004ul
#define PU_PLIC_MAXID_T9_BYTE_ADDRESS 0x206004ul
/* Register: pu_plic.threshold_t8                                          */
#define PU_PLIC_THRESHOLD_T8_ADDRESS 0x207000ul
#define PU_PLIC_THRESHOLD_T8_BYTE_ADDRESS 0x207000ul
/* Register: pu_plic.maxID_t8                                              */
#define PU_PLIC_MAXID_T8_ADDRESS 0x207004ul
#define PU_PLIC_MAXID_T8_BYTE_ADDRESS 0x207004ul
/* Register: pu_plic.threshold_t11                                         */
#define PU_PLIC_THRESHOLD_T11_ADDRESS 0x220000ul
#define PU_PLIC_THRESHOLD_T11_BYTE_ADDRESS 0x220000ul
/* Register: pu_plic.maxID_t11                                             */
#define PU_PLIC_MAXID_T11_ADDRESS 0x220004ul
#define PU_PLIC_MAXID_T11_BYTE_ADDRESS 0x220004ul
/* Register: pu_plic.threshold_t10                                         */
#define PU_PLIC_THRESHOLD_T10_ADDRESS 0x221000ul
#define PU_PLIC_THRESHOLD_T10_BYTE_ADDRESS 0x221000ul
/* Register: pu_plic.maxID_t10                                             */
#define PU_PLIC_MAXID_T10_ADDRESS 0x221004ul
#define PU_PLIC_MAXID_T10_BYTE_ADDRESS 0x221004ul
/* Register: pu_plic.threshold_t1                                          */
#define PU_PLIC_THRESHOLD_T1_ADDRESS 0x240000ul
#define PU_PLIC_THRESHOLD_T1_BYTE_ADDRESS 0x240000ul
/* Register: pu_plic.maxID_t1                                              */
#define PU_PLIC_MAXID_T1_ADDRESS 0x240004ul
#define PU_PLIC_MAXID_T1_BYTE_ADDRESS 0x240004ul
/* Register: pu_plic.threshold_t0                                          */
#define PU_PLIC_THRESHOLD_T0_ADDRESS 0x241000ul
#define PU_PLIC_THRESHOLD_T0_BYTE_ADDRESS 0x241000ul
/* Register: pu_plic.maxID_t0                                              */
#define PU_PLIC_MAXID_T0_ADDRESS 0x241004ul
#define PU_PLIC_MAXID_T0_BYTE_ADDRESS 0x241004ul


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: pu_plic                                                */
/* Addressmap template: pu_plic                                            */
/* Source filename: pu_plic.csr, line: 6                                   */
#define PU_PLIC_SIZE 0x2000000ul
#define PU_PLIC_BYTE_SIZE 0x2000000ul
/* Register member: pu_plic.priority_0                                     */
/* Register type referenced: pu_plic::priority_0                           */
/* Register template referenced: pu_plic::priority_0                       */
#define PU_PLIC_PRIORITY_0_OFFSET 0x0ul
#define PU_PLIC_PRIORITY_0_BYTE_OFFSET 0x0ul
#define PU_PLIC_PRIORITY_0_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_0_WRITE_ACCESS 0u
#define PU_PLIC_PRIORITY_0_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_0_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_0_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_0_WRITE_MASK 0x00000000ul
/* Register member: pu_plic.priority_1                                     */
/* Register type referenced: pu_plic::priority_1                           */
/* Register template referenced: pu_plic::priority_1                       */
#define PU_PLIC_PRIORITY_1_OFFSET 0x4ul
#define PU_PLIC_PRIORITY_1_BYTE_OFFSET 0x4ul
#define PU_PLIC_PRIORITY_1_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_1_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_1_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_1_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_1_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_1_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_2                                     */
/* Register type referenced: pu_plic::priority_2                           */
/* Register template referenced: pu_plic::priority_2                       */
#define PU_PLIC_PRIORITY_2_OFFSET 0x8ul
#define PU_PLIC_PRIORITY_2_BYTE_OFFSET 0x8ul
#define PU_PLIC_PRIORITY_2_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_2_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_2_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_2_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_2_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_2_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_3                                     */
/* Register type referenced: pu_plic::priority_3                           */
/* Register template referenced: pu_plic::priority_3                       */
#define PU_PLIC_PRIORITY_3_OFFSET 0xcul
#define PU_PLIC_PRIORITY_3_BYTE_OFFSET 0xcul
#define PU_PLIC_PRIORITY_3_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_3_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_3_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_3_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_3_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_3_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_4                                     */
/* Register type referenced: pu_plic::priority_4                           */
/* Register template referenced: pu_plic::priority_4                       */
#define PU_PLIC_PRIORITY_4_OFFSET 0x10ul
#define PU_PLIC_PRIORITY_4_BYTE_OFFSET 0x10ul
#define PU_PLIC_PRIORITY_4_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_4_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_4_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_4_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_4_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_4_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_5                                     */
/* Register type referenced: pu_plic::priority_5                           */
/* Register template referenced: pu_plic::priority_5                       */
#define PU_PLIC_PRIORITY_5_OFFSET 0x14ul
#define PU_PLIC_PRIORITY_5_BYTE_OFFSET 0x14ul
#define PU_PLIC_PRIORITY_5_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_5_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_5_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_5_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_5_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_5_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_6                                     */
/* Register type referenced: pu_plic::priority_6                           */
/* Register template referenced: pu_plic::priority_6                       */
#define PU_PLIC_PRIORITY_6_OFFSET 0x18ul
#define PU_PLIC_PRIORITY_6_BYTE_OFFSET 0x18ul
#define PU_PLIC_PRIORITY_6_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_6_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_6_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_6_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_6_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_6_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_7                                     */
/* Register type referenced: pu_plic::priority_7                           */
/* Register template referenced: pu_plic::priority_7                       */
#define PU_PLIC_PRIORITY_7_OFFSET 0x1cul
#define PU_PLIC_PRIORITY_7_BYTE_OFFSET 0x1cul
#define PU_PLIC_PRIORITY_7_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_7_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_7_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_7_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_7_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_7_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_8                                     */
/* Register type referenced: pu_plic::priority_8                           */
/* Register template referenced: pu_plic::priority_8                       */
#define PU_PLIC_PRIORITY_8_OFFSET 0x20ul
#define PU_PLIC_PRIORITY_8_BYTE_OFFSET 0x20ul
#define PU_PLIC_PRIORITY_8_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_8_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_8_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_8_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_8_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_8_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_9                                     */
/* Register type referenced: pu_plic::priority_9                           */
/* Register template referenced: pu_plic::priority_9                       */
#define PU_PLIC_PRIORITY_9_OFFSET 0x24ul
#define PU_PLIC_PRIORITY_9_BYTE_OFFSET 0x24ul
#define PU_PLIC_PRIORITY_9_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_9_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_9_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_9_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_9_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_9_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_10                                    */
/* Register type referenced: pu_plic::priority_10                          */
/* Register template referenced: pu_plic::priority_10                      */
#define PU_PLIC_PRIORITY_10_OFFSET 0x28ul
#define PU_PLIC_PRIORITY_10_BYTE_OFFSET 0x28ul
#define PU_PLIC_PRIORITY_10_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_10_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_10_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_10_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_10_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_10_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_11                                    */
/* Register type referenced: pu_plic::priority_11                          */
/* Register template referenced: pu_plic::priority_11                      */
#define PU_PLIC_PRIORITY_11_OFFSET 0x2cul
#define PU_PLIC_PRIORITY_11_BYTE_OFFSET 0x2cul
#define PU_PLIC_PRIORITY_11_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_11_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_11_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_11_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_11_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_11_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_12                                    */
/* Register type referenced: pu_plic::priority_12                          */
/* Register template referenced: pu_plic::priority_12                      */
#define PU_PLIC_PRIORITY_12_OFFSET 0x30ul
#define PU_PLIC_PRIORITY_12_BYTE_OFFSET 0x30ul
#define PU_PLIC_PRIORITY_12_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_12_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_12_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_12_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_12_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_12_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_13                                    */
/* Register type referenced: pu_plic::priority_13                          */
/* Register template referenced: pu_plic::priority_13                      */
#define PU_PLIC_PRIORITY_13_OFFSET 0x34ul
#define PU_PLIC_PRIORITY_13_BYTE_OFFSET 0x34ul
#define PU_PLIC_PRIORITY_13_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_13_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_13_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_13_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_13_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_13_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_14                                    */
/* Register type referenced: pu_plic::priority_14                          */
/* Register template referenced: pu_plic::priority_14                      */
#define PU_PLIC_PRIORITY_14_OFFSET 0x38ul
#define PU_PLIC_PRIORITY_14_BYTE_OFFSET 0x38ul
#define PU_PLIC_PRIORITY_14_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_14_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_14_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_14_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_14_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_14_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_15                                    */
/* Register type referenced: pu_plic::priority_15                          */
/* Register template referenced: pu_plic::priority_15                      */
#define PU_PLIC_PRIORITY_15_OFFSET 0x3cul
#define PU_PLIC_PRIORITY_15_BYTE_OFFSET 0x3cul
#define PU_PLIC_PRIORITY_15_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_15_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_15_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_15_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_15_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_15_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_16                                    */
/* Register type referenced: pu_plic::priority_16                          */
/* Register template referenced: pu_plic::priority_16                      */
#define PU_PLIC_PRIORITY_16_OFFSET 0x40ul
#define PU_PLIC_PRIORITY_16_BYTE_OFFSET 0x40ul
#define PU_PLIC_PRIORITY_16_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_16_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_16_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_16_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_16_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_16_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_17                                    */
/* Register type referenced: pu_plic::priority_17                          */
/* Register template referenced: pu_plic::priority_17                      */
#define PU_PLIC_PRIORITY_17_OFFSET 0x44ul
#define PU_PLIC_PRIORITY_17_BYTE_OFFSET 0x44ul
#define PU_PLIC_PRIORITY_17_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_17_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_17_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_17_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_17_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_17_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_18                                    */
/* Register type referenced: pu_plic::priority_18                          */
/* Register template referenced: pu_plic::priority_18                      */
#define PU_PLIC_PRIORITY_18_OFFSET 0x48ul
#define PU_PLIC_PRIORITY_18_BYTE_OFFSET 0x48ul
#define PU_PLIC_PRIORITY_18_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_18_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_18_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_18_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_18_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_18_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_19                                    */
/* Register type referenced: pu_plic::priority_19                          */
/* Register template referenced: pu_plic::priority_19                      */
#define PU_PLIC_PRIORITY_19_OFFSET 0x4cul
#define PU_PLIC_PRIORITY_19_BYTE_OFFSET 0x4cul
#define PU_PLIC_PRIORITY_19_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_19_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_19_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_19_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_19_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_19_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_20                                    */
/* Register type referenced: pu_plic::priority_20                          */
/* Register template referenced: pu_plic::priority_20                      */
#define PU_PLIC_PRIORITY_20_OFFSET 0x50ul
#define PU_PLIC_PRIORITY_20_BYTE_OFFSET 0x50ul
#define PU_PLIC_PRIORITY_20_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_20_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_20_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_20_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_20_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_20_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_21                                    */
/* Register type referenced: pu_plic::priority_21                          */
/* Register template referenced: pu_plic::priority_21                      */
#define PU_PLIC_PRIORITY_21_OFFSET 0x54ul
#define PU_PLIC_PRIORITY_21_BYTE_OFFSET 0x54ul
#define PU_PLIC_PRIORITY_21_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_21_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_21_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_21_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_21_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_21_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_22                                    */
/* Register type referenced: pu_plic::priority_22                          */
/* Register template referenced: pu_plic::priority_22                      */
#define PU_PLIC_PRIORITY_22_OFFSET 0x58ul
#define PU_PLIC_PRIORITY_22_BYTE_OFFSET 0x58ul
#define PU_PLIC_PRIORITY_22_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_22_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_22_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_22_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_22_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_22_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_23                                    */
/* Register type referenced: pu_plic::priority_23                          */
/* Register template referenced: pu_plic::priority_23                      */
#define PU_PLIC_PRIORITY_23_OFFSET 0x5cul
#define PU_PLIC_PRIORITY_23_BYTE_OFFSET 0x5cul
#define PU_PLIC_PRIORITY_23_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_23_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_23_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_23_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_23_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_23_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_24                                    */
/* Register type referenced: pu_plic::priority_24                          */
/* Register template referenced: pu_plic::priority_24                      */
#define PU_PLIC_PRIORITY_24_OFFSET 0x60ul
#define PU_PLIC_PRIORITY_24_BYTE_OFFSET 0x60ul
#define PU_PLIC_PRIORITY_24_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_24_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_24_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_24_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_24_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_24_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_25                                    */
/* Register type referenced: pu_plic::priority_25                          */
/* Register template referenced: pu_plic::priority_25                      */
#define PU_PLIC_PRIORITY_25_OFFSET 0x64ul
#define PU_PLIC_PRIORITY_25_BYTE_OFFSET 0x64ul
#define PU_PLIC_PRIORITY_25_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_25_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_25_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_25_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_25_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_25_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_26                                    */
/* Register type referenced: pu_plic::priority_26                          */
/* Register template referenced: pu_plic::priority_26                      */
#define PU_PLIC_PRIORITY_26_OFFSET 0x68ul
#define PU_PLIC_PRIORITY_26_BYTE_OFFSET 0x68ul
#define PU_PLIC_PRIORITY_26_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_26_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_26_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_26_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_26_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_26_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_27                                    */
/* Register type referenced: pu_plic::priority_27                          */
/* Register template referenced: pu_plic::priority_27                      */
#define PU_PLIC_PRIORITY_27_OFFSET 0x6cul
#define PU_PLIC_PRIORITY_27_BYTE_OFFSET 0x6cul
#define PU_PLIC_PRIORITY_27_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_27_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_27_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_27_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_27_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_27_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_28                                    */
/* Register type referenced: pu_plic::priority_28                          */
/* Register template referenced: pu_plic::priority_28                      */
#define PU_PLIC_PRIORITY_28_OFFSET 0x70ul
#define PU_PLIC_PRIORITY_28_BYTE_OFFSET 0x70ul
#define PU_PLIC_PRIORITY_28_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_28_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_28_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_28_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_28_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_28_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_29                                    */
/* Register type referenced: pu_plic::priority_29                          */
/* Register template referenced: pu_plic::priority_29                      */
#define PU_PLIC_PRIORITY_29_OFFSET 0x74ul
#define PU_PLIC_PRIORITY_29_BYTE_OFFSET 0x74ul
#define PU_PLIC_PRIORITY_29_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_29_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_29_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_29_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_29_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_29_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_30                                    */
/* Register type referenced: pu_plic::priority_30                          */
/* Register template referenced: pu_plic::priority_30                      */
#define PU_PLIC_PRIORITY_30_OFFSET 0x78ul
#define PU_PLIC_PRIORITY_30_BYTE_OFFSET 0x78ul
#define PU_PLIC_PRIORITY_30_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_30_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_30_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_30_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_30_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_30_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_31                                    */
/* Register type referenced: pu_plic::priority_31                          */
/* Register template referenced: pu_plic::priority_31                      */
#define PU_PLIC_PRIORITY_31_OFFSET 0x7cul
#define PU_PLIC_PRIORITY_31_BYTE_OFFSET 0x7cul
#define PU_PLIC_PRIORITY_31_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_31_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_31_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_31_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_31_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_31_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_32                                    */
/* Register type referenced: pu_plic::priority_32                          */
/* Register template referenced: pu_plic::priority_32                      */
#define PU_PLIC_PRIORITY_32_OFFSET 0x80ul
#define PU_PLIC_PRIORITY_32_BYTE_OFFSET 0x80ul
#define PU_PLIC_PRIORITY_32_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_32_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_32_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_32_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_32_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_32_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_33                                    */
/* Register type referenced: pu_plic::priority_33                          */
/* Register template referenced: pu_plic::priority_33                      */
#define PU_PLIC_PRIORITY_33_OFFSET 0x84ul
#define PU_PLIC_PRIORITY_33_BYTE_OFFSET 0x84ul
#define PU_PLIC_PRIORITY_33_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_33_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_33_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_33_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_33_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_33_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_34                                    */
/* Register type referenced: pu_plic::priority_34                          */
/* Register template referenced: pu_plic::priority_34                      */
#define PU_PLIC_PRIORITY_34_OFFSET 0x88ul
#define PU_PLIC_PRIORITY_34_BYTE_OFFSET 0x88ul
#define PU_PLIC_PRIORITY_34_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_34_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_34_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_34_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_34_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_34_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_35                                    */
/* Register type referenced: pu_plic::priority_35                          */
/* Register template referenced: pu_plic::priority_35                      */
#define PU_PLIC_PRIORITY_35_OFFSET 0x8cul
#define PU_PLIC_PRIORITY_35_BYTE_OFFSET 0x8cul
#define PU_PLIC_PRIORITY_35_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_35_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_35_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_35_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_35_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_35_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_36                                    */
/* Register type referenced: pu_plic::priority_36                          */
/* Register template referenced: pu_plic::priority_36                      */
#define PU_PLIC_PRIORITY_36_OFFSET 0x90ul
#define PU_PLIC_PRIORITY_36_BYTE_OFFSET 0x90ul
#define PU_PLIC_PRIORITY_36_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_36_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_36_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_36_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_36_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_36_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_37                                    */
/* Register type referenced: pu_plic::priority_37                          */
/* Register template referenced: pu_plic::priority_37                      */
#define PU_PLIC_PRIORITY_37_OFFSET 0x94ul
#define PU_PLIC_PRIORITY_37_BYTE_OFFSET 0x94ul
#define PU_PLIC_PRIORITY_37_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_37_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_37_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_37_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_37_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_37_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_38                                    */
/* Register type referenced: pu_plic::priority_38                          */
/* Register template referenced: pu_plic::priority_38                      */
#define PU_PLIC_PRIORITY_38_OFFSET 0x98ul
#define PU_PLIC_PRIORITY_38_BYTE_OFFSET 0x98ul
#define PU_PLIC_PRIORITY_38_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_38_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_38_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_38_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_38_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_38_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_39                                    */
/* Register type referenced: pu_plic::priority_39                          */
/* Register template referenced: pu_plic::priority_39                      */
#define PU_PLIC_PRIORITY_39_OFFSET 0x9cul
#define PU_PLIC_PRIORITY_39_BYTE_OFFSET 0x9cul
#define PU_PLIC_PRIORITY_39_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_39_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_39_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_39_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_39_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_39_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_40                                    */
/* Register type referenced: pu_plic::priority_40                          */
/* Register template referenced: pu_plic::priority_40                      */
#define PU_PLIC_PRIORITY_40_OFFSET 0xa0ul
#define PU_PLIC_PRIORITY_40_BYTE_OFFSET 0xa0ul
#define PU_PLIC_PRIORITY_40_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_40_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_40_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_40_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_40_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_40_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.priority_41                                    */
/* Register type referenced: pu_plic::priority_41                          */
/* Register template referenced: pu_plic::priority_41                      */
#define PU_PLIC_PRIORITY_41_OFFSET 0xa4ul
#define PU_PLIC_PRIORITY_41_BYTE_OFFSET 0xa4ul
#define PU_PLIC_PRIORITY_41_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_41_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_41_RESET_VALUE 0x00000000ul
#define PU_PLIC_PRIORITY_41_RESET_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_41_READ_MASK 0xfffffffful
#define PU_PLIC_PRIORITY_41_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.pending_r0                                     */
/* Register type referenced: pu_plic::pending_r0                           */
/* Register template referenced: pu_plic::pending_r0                       */
#define PU_PLIC_PENDING_R0_OFFSET 0x1000ul
#define PU_PLIC_PENDING_R0_BYTE_OFFSET 0x1000ul
#define PU_PLIC_PENDING_R0_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_RESET_VALUE 0x00000000ul
#define PU_PLIC_PENDING_R0_RESET_MASK 0xfffffffful
#define PU_PLIC_PENDING_R0_READ_MASK 0xfffffffful
#define PU_PLIC_PENDING_R0_WRITE_MASK 0x00000000ul
/* Register member: pu_plic.pending_r1                                     */
/* Register type referenced: pu_plic::pending_r1                           */
/* Register template referenced: pu_plic::pending_r1                       */
#define PU_PLIC_PENDING_R1_OFFSET 0x1004ul
#define PU_PLIC_PENDING_R1_BYTE_OFFSET 0x1004ul
#define PU_PLIC_PENDING_R1_READ_ACCESS 1u
#define PU_PLIC_PENDING_R1_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R1_RESET_VALUE 0x00000000ul
#define PU_PLIC_PENDING_R1_RESET_MASK 0xfffffffful
#define PU_PLIC_PENDING_R1_READ_MASK 0xfffffffful
#define PU_PLIC_PENDING_R1_WRITE_MASK 0x00000000ul
/* Register member: pu_plic.enable_t3_r0                                   */
/* Register type referenced: pu_plic::enable_t3_r0                         */
/* Register template referenced: pu_plic::enable_t3_r0                     */
#define PU_PLIC_ENABLE_T3_R0_OFFSET 0x2000ul
#define PU_PLIC_ENABLE_T3_R0_BYTE_OFFSET 0x2000ul
#define PU_PLIC_ENABLE_T3_R0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T3_R0_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T3_R0_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T3_R0_WRITE_MASK 0xfffffffful
/* Register member: pu_plic.enable_t3_r1                                   */
/* Register type referenced: pu_plic::enable_t3_r1                         */
/* Register template referenced: pu_plic::enable_t3_r1                     */
#define PU_PLIC_ENABLE_T3_R1_OFFSET 0x2004ul
#define PU_PLIC_ENABLE_T3_R1_BYTE_OFFSET 0x2004ul
#define PU_PLIC_ENABLE_T3_R1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T3_R1_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T3_R1_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T3_R1_WRITE_MASK 0x000003fful
/* Register member: pu_plic.enable_t2_r0                                   */
/* Register type referenced: pu_plic::enable_t2_r0                         */
/* Register template referenced: pu_plic::enable_t2_r0                     */
#define PU_PLIC_ENABLE_T2_R0_OFFSET 0x2080ul
#define PU_PLIC_ENABLE_T2_R0_BYTE_OFFSET 0x2080ul
#define PU_PLIC_ENABLE_T2_R0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T2_R0_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T2_R0_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T2_R0_WRITE_MASK 0xfffffffful
/* Register member: pu_plic.enable_t2_r1                                   */
/* Register type referenced: pu_plic::enable_t2_r1                         */
/* Register template referenced: pu_plic::enable_t2_r1                     */
#define PU_PLIC_ENABLE_T2_R1_OFFSET 0x2084ul
#define PU_PLIC_ENABLE_T2_R1_BYTE_OFFSET 0x2084ul
#define PU_PLIC_ENABLE_T2_R1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T2_R1_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T2_R1_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T2_R1_WRITE_MASK 0x000003fful
/* Register member: pu_plic.enable_t5_r0                                   */
/* Register type referenced: pu_plic::enable_t5_r0                         */
/* Register template referenced: pu_plic::enable_t5_r0                     */
#define PU_PLIC_ENABLE_T5_R0_OFFSET 0x2100ul
#define PU_PLIC_ENABLE_T5_R0_BYTE_OFFSET 0x2100ul
#define PU_PLIC_ENABLE_T5_R0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T5_R0_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T5_R0_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T5_R0_WRITE_MASK 0xfffffffful
/* Register member: pu_plic.enable_t5_r1                                   */
/* Register type referenced: pu_plic::enable_t5_r1                         */
/* Register template referenced: pu_plic::enable_t5_r1                     */
#define PU_PLIC_ENABLE_T5_R1_OFFSET 0x2104ul
#define PU_PLIC_ENABLE_T5_R1_BYTE_OFFSET 0x2104ul
#define PU_PLIC_ENABLE_T5_R1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T5_R1_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T5_R1_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T5_R1_WRITE_MASK 0x000003fful
/* Register member: pu_plic.enable_t4_r0                                   */
/* Register type referenced: pu_plic::enable_t4_r0                         */
/* Register template referenced: pu_plic::enable_t4_r0                     */
#define PU_PLIC_ENABLE_T4_R0_OFFSET 0x2180ul
#define PU_PLIC_ENABLE_T4_R0_BYTE_OFFSET 0x2180ul
#define PU_PLIC_ENABLE_T4_R0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T4_R0_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T4_R0_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T4_R0_WRITE_MASK 0xfffffffful
/* Register member: pu_plic.enable_t4_r1                                   */
/* Register type referenced: pu_plic::enable_t4_r1                         */
/* Register template referenced: pu_plic::enable_t4_r1                     */
#define PU_PLIC_ENABLE_T4_R1_OFFSET 0x2184ul
#define PU_PLIC_ENABLE_T4_R1_BYTE_OFFSET 0x2184ul
#define PU_PLIC_ENABLE_T4_R1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T4_R1_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T4_R1_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T4_R1_WRITE_MASK 0x000003fful
/* Register member: pu_plic.enable_t7_r0                                   */
/* Register type referenced: pu_plic::enable_t7_r0                         */
/* Register template referenced: pu_plic::enable_t7_r0                     */
#define PU_PLIC_ENABLE_T7_R0_OFFSET 0x2200ul
#define PU_PLIC_ENABLE_T7_R0_BYTE_OFFSET 0x2200ul
#define PU_PLIC_ENABLE_T7_R0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T7_R0_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T7_R0_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T7_R0_WRITE_MASK 0xfffffffful
/* Register member: pu_plic.enable_t7_r1                                   */
/* Register type referenced: pu_plic::enable_t7_r1                         */
/* Register template referenced: pu_plic::enable_t7_r1                     */
#define PU_PLIC_ENABLE_T7_R1_OFFSET 0x2204ul
#define PU_PLIC_ENABLE_T7_R1_BYTE_OFFSET 0x2204ul
#define PU_PLIC_ENABLE_T7_R1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T7_R1_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T7_R1_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T7_R1_WRITE_MASK 0x000003fful
/* Register member: pu_plic.enable_t6_r0                                   */
/* Register type referenced: pu_plic::enable_t6_r0                         */
/* Register template referenced: pu_plic::enable_t6_r0                     */
#define PU_PLIC_ENABLE_T6_R0_OFFSET 0x2280ul
#define PU_PLIC_ENABLE_T6_R0_BYTE_OFFSET 0x2280ul
#define PU_PLIC_ENABLE_T6_R0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T6_R0_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T6_R0_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T6_R0_WRITE_MASK 0xfffffffful
/* Register member: pu_plic.enable_t6_r1                                   */
/* Register type referenced: pu_plic::enable_t6_r1                         */
/* Register template referenced: pu_plic::enable_t6_r1                     */
#define PU_PLIC_ENABLE_T6_R1_OFFSET 0x2284ul
#define PU_PLIC_ENABLE_T6_R1_BYTE_OFFSET 0x2284ul
#define PU_PLIC_ENABLE_T6_R1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T6_R1_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T6_R1_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T6_R1_WRITE_MASK 0x000003fful
/* Register member: pu_plic.enable_t9_r0                                   */
/* Register type referenced: pu_plic::enable_t9_r0                         */
/* Register template referenced: pu_plic::enable_t9_r0                     */
#define PU_PLIC_ENABLE_T9_R0_OFFSET 0x2300ul
#define PU_PLIC_ENABLE_T9_R0_BYTE_OFFSET 0x2300ul
#define PU_PLIC_ENABLE_T9_R0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T9_R0_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T9_R0_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T9_R0_WRITE_MASK 0xfffffffful
/* Register member: pu_plic.enable_t9_r1                                   */
/* Register type referenced: pu_plic::enable_t9_r1                         */
/* Register template referenced: pu_plic::enable_t9_r1                     */
#define PU_PLIC_ENABLE_T9_R1_OFFSET 0x2304ul
#define PU_PLIC_ENABLE_T9_R1_BYTE_OFFSET 0x2304ul
#define PU_PLIC_ENABLE_T9_R1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T9_R1_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T9_R1_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T9_R1_WRITE_MASK 0x000003fful
/* Register member: pu_plic.enable_t8_r0                                   */
/* Register type referenced: pu_plic::enable_t8_r0                         */
/* Register template referenced: pu_plic::enable_t8_r0                     */
#define PU_PLIC_ENABLE_T8_R0_OFFSET 0x2380ul
#define PU_PLIC_ENABLE_T8_R0_BYTE_OFFSET 0x2380ul
#define PU_PLIC_ENABLE_T8_R0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T8_R0_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T8_R0_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T8_R0_WRITE_MASK 0xfffffffful
/* Register member: pu_plic.enable_t8_r1                                   */
/* Register type referenced: pu_plic::enable_t8_r1                         */
/* Register template referenced: pu_plic::enable_t8_r1                     */
#define PU_PLIC_ENABLE_T8_R1_OFFSET 0x2384ul
#define PU_PLIC_ENABLE_T8_R1_BYTE_OFFSET 0x2384ul
#define PU_PLIC_ENABLE_T8_R1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T8_R1_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T8_R1_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T8_R1_WRITE_MASK 0x000003fful
/* Register member: pu_plic.enable_t11_r0                                  */
/* Register type referenced: pu_plic::enable_t11_r0                        */
/* Register template referenced: pu_plic::enable_t11_r0                    */
#define PU_PLIC_ENABLE_T11_R0_OFFSET 0x3000ul
#define PU_PLIC_ENABLE_T11_R0_BYTE_OFFSET 0x3000ul
#define PU_PLIC_ENABLE_T11_R0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T11_R0_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T11_R0_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T11_R0_WRITE_MASK 0xfffffffful
/* Register member: pu_plic.enable_t11_r1                                  */
/* Register type referenced: pu_plic::enable_t11_r1                        */
/* Register template referenced: pu_plic::enable_t11_r1                    */
#define PU_PLIC_ENABLE_T11_R1_OFFSET 0x3004ul
#define PU_PLIC_ENABLE_T11_R1_BYTE_OFFSET 0x3004ul
#define PU_PLIC_ENABLE_T11_R1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T11_R1_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T11_R1_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T11_R1_WRITE_MASK 0x000003fful
/* Register member: pu_plic.enable_t10_r0                                  */
/* Register type referenced: pu_plic::enable_t10_r0                        */
/* Register template referenced: pu_plic::enable_t10_r0                    */
#define PU_PLIC_ENABLE_T10_R0_OFFSET 0x3080ul
#define PU_PLIC_ENABLE_T10_R0_BYTE_OFFSET 0x3080ul
#define PU_PLIC_ENABLE_T10_R0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T10_R0_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T10_R0_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T10_R0_WRITE_MASK 0xfffffffful
/* Register member: pu_plic.enable_t10_r1                                  */
/* Register type referenced: pu_plic::enable_t10_r1                        */
/* Register template referenced: pu_plic::enable_t10_r1                    */
#define PU_PLIC_ENABLE_T10_R1_OFFSET 0x3084ul
#define PU_PLIC_ENABLE_T10_R1_BYTE_OFFSET 0x3084ul
#define PU_PLIC_ENABLE_T10_R1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T10_R1_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T10_R1_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T10_R1_WRITE_MASK 0x000003fful
/* Register member: pu_plic.enable_t1_r0                                   */
/* Register type referenced: pu_plic::enable_t1_r0                         */
/* Register template referenced: pu_plic::enable_t1_r0                     */
#define PU_PLIC_ENABLE_T1_R0_OFFSET 0x4000ul
#define PU_PLIC_ENABLE_T1_R0_BYTE_OFFSET 0x4000ul
#define PU_PLIC_ENABLE_T1_R0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T1_R0_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T1_R0_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T1_R0_WRITE_MASK 0xfffffffful
/* Register member: pu_plic.enable_t1_r1                                   */
/* Register type referenced: pu_plic::enable_t1_r1                         */
/* Register template referenced: pu_plic::enable_t1_r1                     */
#define PU_PLIC_ENABLE_T1_R1_OFFSET 0x4004ul
#define PU_PLIC_ENABLE_T1_R1_BYTE_OFFSET 0x4004ul
#define PU_PLIC_ENABLE_T1_R1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T1_R1_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T1_R1_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T1_R1_WRITE_MASK 0x000003fful
/* Register member: pu_plic.enable_t0_r0                                   */
/* Register type referenced: pu_plic::enable_t0_r0                         */
/* Register template referenced: pu_plic::enable_t0_r0                     */
#define PU_PLIC_ENABLE_T0_R0_OFFSET 0x4080ul
#define PU_PLIC_ENABLE_T0_R0_BYTE_OFFSET 0x4080ul
#define PU_PLIC_ENABLE_T0_R0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T0_R0_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T0_R0_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T0_R0_WRITE_MASK 0xfffffffful
/* Register member: pu_plic.enable_t0_r1                                   */
/* Register type referenced: pu_plic::enable_t0_r1                         */
/* Register template referenced: pu_plic::enable_t0_r1                     */
#define PU_PLIC_ENABLE_T0_R1_OFFSET 0x4084ul
#define PU_PLIC_ENABLE_T0_R1_BYTE_OFFSET 0x4084ul
#define PU_PLIC_ENABLE_T0_R1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_RESET_VALUE 0x00000000ul
#define PU_PLIC_ENABLE_T0_R1_RESET_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T0_R1_READ_MASK 0xfffffffful
#define PU_PLIC_ENABLE_T0_R1_WRITE_MASK 0x000003fful
/* Register member: pu_plic.threshold_t3                                   */
/* Register type referenced: pu_plic::threshold_t3                         */
/* Register template referenced: pu_plic::threshold_t3                     */
#define PU_PLIC_THRESHOLD_T3_OFFSET 0x200000ul
#define PU_PLIC_THRESHOLD_T3_BYTE_OFFSET 0x200000ul
#define PU_PLIC_THRESHOLD_T3_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T3_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T3_RESET_VALUE 0x00000000ul
#define PU_PLIC_THRESHOLD_T3_RESET_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T3_READ_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T3_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.maxID_t3                                       */
/* Register type referenced: pu_plic::maxID_t3                             */
/* Register template referenced: pu_plic::maxID_t3                         */
#define PU_PLIC_MAXID_T3_OFFSET 0x200004ul
#define PU_PLIC_MAXID_T3_BYTE_OFFSET 0x200004ul
#define PU_PLIC_MAXID_T3_READ_ACCESS 1u
#define PU_PLIC_MAXID_T3_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T3_RESET_VALUE 0x00000000ul
#define PU_PLIC_MAXID_T3_RESET_MASK 0xfffffffful
#define PU_PLIC_MAXID_T3_READ_MASK 0xfffffffful
#define PU_PLIC_MAXID_T3_WRITE_MASK 0x0000003ful
/* Register member: pu_plic.threshold_t2                                   */
/* Register type referenced: pu_plic::threshold_t2                         */
/* Register template referenced: pu_plic::threshold_t2                     */
#define PU_PLIC_THRESHOLD_T2_OFFSET 0x201000ul
#define PU_PLIC_THRESHOLD_T2_BYTE_OFFSET 0x201000ul
#define PU_PLIC_THRESHOLD_T2_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T2_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T2_RESET_VALUE 0x00000000ul
#define PU_PLIC_THRESHOLD_T2_RESET_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T2_READ_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T2_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.maxID_t2                                       */
/* Register type referenced: pu_plic::maxID_t2                             */
/* Register template referenced: pu_plic::maxID_t2                         */
#define PU_PLIC_MAXID_T2_OFFSET 0x201004ul
#define PU_PLIC_MAXID_T2_BYTE_OFFSET 0x201004ul
#define PU_PLIC_MAXID_T2_READ_ACCESS 1u
#define PU_PLIC_MAXID_T2_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T2_RESET_VALUE 0x00000000ul
#define PU_PLIC_MAXID_T2_RESET_MASK 0xfffffffful
#define PU_PLIC_MAXID_T2_READ_MASK 0xfffffffful
#define PU_PLIC_MAXID_T2_WRITE_MASK 0x0000003ful
/* Register member: pu_plic.threshold_t5                                   */
/* Register type referenced: pu_plic::threshold_t5                         */
/* Register template referenced: pu_plic::threshold_t5                     */
#define PU_PLIC_THRESHOLD_T5_OFFSET 0x202000ul
#define PU_PLIC_THRESHOLD_T5_BYTE_OFFSET 0x202000ul
#define PU_PLIC_THRESHOLD_T5_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T5_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T5_RESET_VALUE 0x00000000ul
#define PU_PLIC_THRESHOLD_T5_RESET_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T5_READ_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T5_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.maxID_t5                                       */
/* Register type referenced: pu_plic::maxID_t5                             */
/* Register template referenced: pu_plic::maxID_t5                         */
#define PU_PLIC_MAXID_T5_OFFSET 0x202004ul
#define PU_PLIC_MAXID_T5_BYTE_OFFSET 0x202004ul
#define PU_PLIC_MAXID_T5_READ_ACCESS 1u
#define PU_PLIC_MAXID_T5_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T5_RESET_VALUE 0x00000000ul
#define PU_PLIC_MAXID_T5_RESET_MASK 0xfffffffful
#define PU_PLIC_MAXID_T5_READ_MASK 0xfffffffful
#define PU_PLIC_MAXID_T5_WRITE_MASK 0x0000003ful
/* Register member: pu_plic.threshold_t4                                   */
/* Register type referenced: pu_plic::threshold_t4                         */
/* Register template referenced: pu_plic::threshold_t4                     */
#define PU_PLIC_THRESHOLD_T4_OFFSET 0x203000ul
#define PU_PLIC_THRESHOLD_T4_BYTE_OFFSET 0x203000ul
#define PU_PLIC_THRESHOLD_T4_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T4_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T4_RESET_VALUE 0x00000000ul
#define PU_PLIC_THRESHOLD_T4_RESET_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T4_READ_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T4_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.maxID_t4                                       */
/* Register type referenced: pu_plic::maxID_t4                             */
/* Register template referenced: pu_plic::maxID_t4                         */
#define PU_PLIC_MAXID_T4_OFFSET 0x203004ul
#define PU_PLIC_MAXID_T4_BYTE_OFFSET 0x203004ul
#define PU_PLIC_MAXID_T4_READ_ACCESS 1u
#define PU_PLIC_MAXID_T4_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T4_RESET_VALUE 0x00000000ul
#define PU_PLIC_MAXID_T4_RESET_MASK 0xfffffffful
#define PU_PLIC_MAXID_T4_READ_MASK 0xfffffffful
#define PU_PLIC_MAXID_T4_WRITE_MASK 0x0000003ful
/* Register member: pu_plic.threshold_t7                                   */
/* Register type referenced: pu_plic::threshold_t7                         */
/* Register template referenced: pu_plic::threshold_t7                     */
#define PU_PLIC_THRESHOLD_T7_OFFSET 0x204000ul
#define PU_PLIC_THRESHOLD_T7_BYTE_OFFSET 0x204000ul
#define PU_PLIC_THRESHOLD_T7_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T7_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T7_RESET_VALUE 0x00000000ul
#define PU_PLIC_THRESHOLD_T7_RESET_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T7_READ_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T7_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.maxID_t7                                       */
/* Register type referenced: pu_plic::maxID_t7                             */
/* Register template referenced: pu_plic::maxID_t7                         */
#define PU_PLIC_MAXID_T7_OFFSET 0x204004ul
#define PU_PLIC_MAXID_T7_BYTE_OFFSET 0x204004ul
#define PU_PLIC_MAXID_T7_READ_ACCESS 1u
#define PU_PLIC_MAXID_T7_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T7_RESET_VALUE 0x00000000ul
#define PU_PLIC_MAXID_T7_RESET_MASK 0xfffffffful
#define PU_PLIC_MAXID_T7_READ_MASK 0xfffffffful
#define PU_PLIC_MAXID_T7_WRITE_MASK 0x0000003ful
/* Register member: pu_plic.threshold_t6                                   */
/* Register type referenced: pu_plic::threshold_t6                         */
/* Register template referenced: pu_plic::threshold_t6                     */
#define PU_PLIC_THRESHOLD_T6_OFFSET 0x205000ul
#define PU_PLIC_THRESHOLD_T6_BYTE_OFFSET 0x205000ul
#define PU_PLIC_THRESHOLD_T6_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T6_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T6_RESET_VALUE 0x00000000ul
#define PU_PLIC_THRESHOLD_T6_RESET_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T6_READ_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T6_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.maxID_t6                                       */
/* Register type referenced: pu_plic::maxID_t6                             */
/* Register template referenced: pu_plic::maxID_t6                         */
#define PU_PLIC_MAXID_T6_OFFSET 0x205004ul
#define PU_PLIC_MAXID_T6_BYTE_OFFSET 0x205004ul
#define PU_PLIC_MAXID_T6_READ_ACCESS 1u
#define PU_PLIC_MAXID_T6_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T6_RESET_VALUE 0x00000000ul
#define PU_PLIC_MAXID_T6_RESET_MASK 0xfffffffful
#define PU_PLIC_MAXID_T6_READ_MASK 0xfffffffful
#define PU_PLIC_MAXID_T6_WRITE_MASK 0x0000003ful
/* Register member: pu_plic.threshold_t9                                   */
/* Register type referenced: pu_plic::threshold_t9                         */
/* Register template referenced: pu_plic::threshold_t9                     */
#define PU_PLIC_THRESHOLD_T9_OFFSET 0x206000ul
#define PU_PLIC_THRESHOLD_T9_BYTE_OFFSET 0x206000ul
#define PU_PLIC_THRESHOLD_T9_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T9_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T9_RESET_VALUE 0x00000000ul
#define PU_PLIC_THRESHOLD_T9_RESET_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T9_READ_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T9_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.maxID_t9                                       */
/* Register type referenced: pu_plic::maxID_t9                             */
/* Register template referenced: pu_plic::maxID_t9                         */
#define PU_PLIC_MAXID_T9_OFFSET 0x206004ul
#define PU_PLIC_MAXID_T9_BYTE_OFFSET 0x206004ul
#define PU_PLIC_MAXID_T9_READ_ACCESS 1u
#define PU_PLIC_MAXID_T9_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T9_RESET_VALUE 0x00000000ul
#define PU_PLIC_MAXID_T9_RESET_MASK 0xfffffffful
#define PU_PLIC_MAXID_T9_READ_MASK 0xfffffffful
#define PU_PLIC_MAXID_T9_WRITE_MASK 0x0000003ful
/* Register member: pu_plic.threshold_t8                                   */
/* Register type referenced: pu_plic::threshold_t8                         */
/* Register template referenced: pu_plic::threshold_t8                     */
#define PU_PLIC_THRESHOLD_T8_OFFSET 0x207000ul
#define PU_PLIC_THRESHOLD_T8_BYTE_OFFSET 0x207000ul
#define PU_PLIC_THRESHOLD_T8_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T8_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T8_RESET_VALUE 0x00000000ul
#define PU_PLIC_THRESHOLD_T8_RESET_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T8_READ_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T8_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.maxID_t8                                       */
/* Register type referenced: pu_plic::maxID_t8                             */
/* Register template referenced: pu_plic::maxID_t8                         */
#define PU_PLIC_MAXID_T8_OFFSET 0x207004ul
#define PU_PLIC_MAXID_T8_BYTE_OFFSET 0x207004ul
#define PU_PLIC_MAXID_T8_READ_ACCESS 1u
#define PU_PLIC_MAXID_T8_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T8_RESET_VALUE 0x00000000ul
#define PU_PLIC_MAXID_T8_RESET_MASK 0xfffffffful
#define PU_PLIC_MAXID_T8_READ_MASK 0xfffffffful
#define PU_PLIC_MAXID_T8_WRITE_MASK 0x0000003ful
/* Register member: pu_plic.threshold_t11                                  */
/* Register type referenced: pu_plic::threshold_t11                        */
/* Register template referenced: pu_plic::threshold_t11                    */
#define PU_PLIC_THRESHOLD_T11_OFFSET 0x220000ul
#define PU_PLIC_THRESHOLD_T11_BYTE_OFFSET 0x220000ul
#define PU_PLIC_THRESHOLD_T11_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T11_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T11_RESET_VALUE 0x00000000ul
#define PU_PLIC_THRESHOLD_T11_RESET_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T11_READ_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T11_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.maxID_t11                                      */
/* Register type referenced: pu_plic::maxID_t11                            */
/* Register template referenced: pu_plic::maxID_t11                        */
#define PU_PLIC_MAXID_T11_OFFSET 0x220004ul
#define PU_PLIC_MAXID_T11_BYTE_OFFSET 0x220004ul
#define PU_PLIC_MAXID_T11_READ_ACCESS 1u
#define PU_PLIC_MAXID_T11_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T11_RESET_VALUE 0x00000000ul
#define PU_PLIC_MAXID_T11_RESET_MASK 0xfffffffful
#define PU_PLIC_MAXID_T11_READ_MASK 0xfffffffful
#define PU_PLIC_MAXID_T11_WRITE_MASK 0x0000003ful
/* Register member: pu_plic.threshold_t10                                  */
/* Register type referenced: pu_plic::threshold_t10                        */
/* Register template referenced: pu_plic::threshold_t10                    */
#define PU_PLIC_THRESHOLD_T10_OFFSET 0x221000ul
#define PU_PLIC_THRESHOLD_T10_BYTE_OFFSET 0x221000ul
#define PU_PLIC_THRESHOLD_T10_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T10_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T10_RESET_VALUE 0x00000000ul
#define PU_PLIC_THRESHOLD_T10_RESET_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T10_READ_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T10_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.maxID_t10                                      */
/* Register type referenced: pu_plic::maxID_t10                            */
/* Register template referenced: pu_plic::maxID_t10                        */
#define PU_PLIC_MAXID_T10_OFFSET 0x221004ul
#define PU_PLIC_MAXID_T10_BYTE_OFFSET 0x221004ul
#define PU_PLIC_MAXID_T10_READ_ACCESS 1u
#define PU_PLIC_MAXID_T10_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T10_RESET_VALUE 0x00000000ul
#define PU_PLIC_MAXID_T10_RESET_MASK 0xfffffffful
#define PU_PLIC_MAXID_T10_READ_MASK 0xfffffffful
#define PU_PLIC_MAXID_T10_WRITE_MASK 0x0000003ful
/* Register member: pu_plic.threshold_t1                                   */
/* Register type referenced: pu_plic::threshold_t1                         */
/* Register template referenced: pu_plic::threshold_t1                     */
#define PU_PLIC_THRESHOLD_T1_OFFSET 0x240000ul
#define PU_PLIC_THRESHOLD_T1_BYTE_OFFSET 0x240000ul
#define PU_PLIC_THRESHOLD_T1_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T1_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T1_RESET_VALUE 0x00000000ul
#define PU_PLIC_THRESHOLD_T1_RESET_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T1_READ_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T1_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.maxID_t1                                       */
/* Register type referenced: pu_plic::maxID_t1                             */
/* Register template referenced: pu_plic::maxID_t1                         */
#define PU_PLIC_MAXID_T1_OFFSET 0x240004ul
#define PU_PLIC_MAXID_T1_BYTE_OFFSET 0x240004ul
#define PU_PLIC_MAXID_T1_READ_ACCESS 1u
#define PU_PLIC_MAXID_T1_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T1_RESET_VALUE 0x00000000ul
#define PU_PLIC_MAXID_T1_RESET_MASK 0xfffffffful
#define PU_PLIC_MAXID_T1_READ_MASK 0xfffffffful
#define PU_PLIC_MAXID_T1_WRITE_MASK 0x0000003ful
/* Register member: pu_plic.threshold_t0                                   */
/* Register type referenced: pu_plic::threshold_t0                         */
/* Register template referenced: pu_plic::threshold_t0                     */
#define PU_PLIC_THRESHOLD_T0_OFFSET 0x241000ul
#define PU_PLIC_THRESHOLD_T0_BYTE_OFFSET 0x241000ul
#define PU_PLIC_THRESHOLD_T0_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T0_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T0_RESET_VALUE 0x00000000ul
#define PU_PLIC_THRESHOLD_T0_RESET_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T0_READ_MASK 0xfffffffful
#define PU_PLIC_THRESHOLD_T0_WRITE_MASK 0x00000007ul
/* Register member: pu_plic.maxID_t0                                       */
/* Register type referenced: pu_plic::maxID_t0                             */
/* Register template referenced: pu_plic::maxID_t0                         */
#define PU_PLIC_MAXID_T0_OFFSET 0x241004ul
#define PU_PLIC_MAXID_T0_BYTE_OFFSET 0x241004ul
#define PU_PLIC_MAXID_T0_READ_ACCESS 1u
#define PU_PLIC_MAXID_T0_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T0_RESET_VALUE 0x00000000ul
#define PU_PLIC_MAXID_T0_RESET_MASK 0xfffffffful
#define PU_PLIC_MAXID_T0_READ_MASK 0xfffffffful
#define PU_PLIC_MAXID_T0_WRITE_MASK 0x0000003ful

/* Register type: pu_plic::priority_0                                      */
/* Register template: pu_plic::priority_0                                  */
/* Source filename: pu_plic.csr, line: 11                                  */
/* Field member: pu_plic::priority_0.priority                              */
/* Source filename: pu_plic.csr, line: 14                                  */
#define PU_PLIC_PRIORITY_0_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_0_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_0_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_0_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_0_PRIORITY_WRITE_ACCESS 0u
#define PU_PLIC_PRIORITY_0_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_0_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_0_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_0_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_0_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_1                                      */
/* Register template: pu_plic::priority_1                                  */
/* Source filename: pu_plic.csr, line: 24                                  */
/* Field member: pu_plic::priority_1.priority                              */
/* Source filename: pu_plic.csr, line: 27                                  */
#define PU_PLIC_PRIORITY_1_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_1_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_1_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_1_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_1_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_1_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_1_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_1_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_1_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_1_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_2                                      */
/* Register template: pu_plic::priority_2                                  */
/* Source filename: pu_plic.csr, line: 36                                  */
/* Field member: pu_plic::priority_2.priority                              */
/* Source filename: pu_plic.csr, line: 39                                  */
#define PU_PLIC_PRIORITY_2_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_2_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_2_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_2_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_2_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_2_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_2_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_2_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_2_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_2_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_3                                      */
/* Register template: pu_plic::priority_3                                  */
/* Source filename: pu_plic.csr, line: 48                                  */
/* Field member: pu_plic::priority_3.priority                              */
/* Source filename: pu_plic.csr, line: 51                                  */
#define PU_PLIC_PRIORITY_3_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_3_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_3_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_3_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_3_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_3_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_3_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_3_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_3_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_3_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_4                                      */
/* Register template: pu_plic::priority_4                                  */
/* Source filename: pu_plic.csr, line: 60                                  */
/* Field member: pu_plic::priority_4.priority                              */
/* Source filename: pu_plic.csr, line: 63                                  */
#define PU_PLIC_PRIORITY_4_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_4_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_4_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_4_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_4_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_4_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_4_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_4_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_4_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_4_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_5                                      */
/* Register template: pu_plic::priority_5                                  */
/* Source filename: pu_plic.csr, line: 72                                  */
/* Field member: pu_plic::priority_5.priority                              */
/* Source filename: pu_plic.csr, line: 75                                  */
#define PU_PLIC_PRIORITY_5_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_5_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_5_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_5_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_5_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_5_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_5_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_5_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_5_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_5_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_6                                      */
/* Register template: pu_plic::priority_6                                  */
/* Source filename: pu_plic.csr, line: 84                                  */
/* Field member: pu_plic::priority_6.priority                              */
/* Source filename: pu_plic.csr, line: 87                                  */
#define PU_PLIC_PRIORITY_6_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_6_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_6_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_6_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_6_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_6_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_6_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_6_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_6_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_6_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_7                                      */
/* Register template: pu_plic::priority_7                                  */
/* Source filename: pu_plic.csr, line: 96                                  */
/* Field member: pu_plic::priority_7.priority                              */
/* Source filename: pu_plic.csr, line: 99                                  */
#define PU_PLIC_PRIORITY_7_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_7_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_7_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_7_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_7_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_7_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_7_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_7_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_7_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_7_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_8                                      */
/* Register template: pu_plic::priority_8                                  */
/* Source filename: pu_plic.csr, line: 108                                 */
/* Field member: pu_plic::priority_8.priority                              */
/* Source filename: pu_plic.csr, line: 111                                 */
#define PU_PLIC_PRIORITY_8_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_8_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_8_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_8_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_8_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_8_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_8_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_8_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_8_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_8_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_9                                      */
/* Register template: pu_plic::priority_9                                  */
/* Source filename: pu_plic.csr, line: 120                                 */
/* Field member: pu_plic::priority_9.priority                              */
/* Source filename: pu_plic.csr, line: 123                                 */
#define PU_PLIC_PRIORITY_9_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_9_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_9_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_9_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_9_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_9_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_9_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_9_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_9_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_9_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_10                                     */
/* Register template: pu_plic::priority_10                                 */
/* Source filename: pu_plic.csr, line: 132                                 */
/* Field member: pu_plic::priority_10.priority                             */
/* Source filename: pu_plic.csr, line: 135                                 */
#define PU_PLIC_PRIORITY_10_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_10_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_10_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_10_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_10_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_10_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_10_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_10_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_10_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_10_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_11                                     */
/* Register template: pu_plic::priority_11                                 */
/* Source filename: pu_plic.csr, line: 144                                 */
/* Field member: pu_plic::priority_11.priority                             */
/* Source filename: pu_plic.csr, line: 147                                 */
#define PU_PLIC_PRIORITY_11_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_11_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_11_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_11_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_11_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_11_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_11_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_11_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_11_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_11_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_12                                     */
/* Register template: pu_plic::priority_12                                 */
/* Source filename: pu_plic.csr, line: 156                                 */
/* Field member: pu_plic::priority_12.priority                             */
/* Source filename: pu_plic.csr, line: 159                                 */
#define PU_PLIC_PRIORITY_12_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_12_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_12_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_12_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_12_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_12_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_12_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_12_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_12_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_12_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_13                                     */
/* Register template: pu_plic::priority_13                                 */
/* Source filename: pu_plic.csr, line: 168                                 */
/* Field member: pu_plic::priority_13.priority                             */
/* Source filename: pu_plic.csr, line: 171                                 */
#define PU_PLIC_PRIORITY_13_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_13_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_13_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_13_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_13_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_13_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_13_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_13_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_13_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_13_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_14                                     */
/* Register template: pu_plic::priority_14                                 */
/* Source filename: pu_plic.csr, line: 180                                 */
/* Field member: pu_plic::priority_14.priority                             */
/* Source filename: pu_plic.csr, line: 183                                 */
#define PU_PLIC_PRIORITY_14_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_14_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_14_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_14_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_14_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_14_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_14_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_14_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_14_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_14_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_15                                     */
/* Register template: pu_plic::priority_15                                 */
/* Source filename: pu_plic.csr, line: 192                                 */
/* Field member: pu_plic::priority_15.priority                             */
/* Source filename: pu_plic.csr, line: 195                                 */
#define PU_PLIC_PRIORITY_15_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_15_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_15_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_15_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_15_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_15_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_15_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_15_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_15_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_15_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_16                                     */
/* Register template: pu_plic::priority_16                                 */
/* Source filename: pu_plic.csr, line: 204                                 */
/* Field member: pu_plic::priority_16.priority                             */
/* Source filename: pu_plic.csr, line: 207                                 */
#define PU_PLIC_PRIORITY_16_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_16_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_16_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_16_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_16_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_16_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_16_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_16_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_16_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_16_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_17                                     */
/* Register template: pu_plic::priority_17                                 */
/* Source filename: pu_plic.csr, line: 216                                 */
/* Field member: pu_plic::priority_17.priority                             */
/* Source filename: pu_plic.csr, line: 219                                 */
#define PU_PLIC_PRIORITY_17_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_17_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_17_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_17_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_17_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_17_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_17_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_17_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_17_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_17_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_18                                     */
/* Register template: pu_plic::priority_18                                 */
/* Source filename: pu_plic.csr, line: 228                                 */
/* Field member: pu_plic::priority_18.priority                             */
/* Source filename: pu_plic.csr, line: 231                                 */
#define PU_PLIC_PRIORITY_18_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_18_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_18_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_18_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_18_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_18_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_18_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_18_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_18_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_18_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_19                                     */
/* Register template: pu_plic::priority_19                                 */
/* Source filename: pu_plic.csr, line: 240                                 */
/* Field member: pu_plic::priority_19.priority                             */
/* Source filename: pu_plic.csr, line: 243                                 */
#define PU_PLIC_PRIORITY_19_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_19_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_19_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_19_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_19_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_19_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_19_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_19_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_19_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_19_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_20                                     */
/* Register template: pu_plic::priority_20                                 */
/* Source filename: pu_plic.csr, line: 252                                 */
/* Field member: pu_plic::priority_20.priority                             */
/* Source filename: pu_plic.csr, line: 255                                 */
#define PU_PLIC_PRIORITY_20_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_20_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_20_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_20_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_20_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_20_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_20_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_20_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_20_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_20_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_21                                     */
/* Register template: pu_plic::priority_21                                 */
/* Source filename: pu_plic.csr, line: 264                                 */
/* Field member: pu_plic::priority_21.priority                             */
/* Source filename: pu_plic.csr, line: 267                                 */
#define PU_PLIC_PRIORITY_21_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_21_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_21_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_21_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_21_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_21_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_21_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_21_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_21_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_21_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_22                                     */
/* Register template: pu_plic::priority_22                                 */
/* Source filename: pu_plic.csr, line: 276                                 */
/* Field member: pu_plic::priority_22.priority                             */
/* Source filename: pu_plic.csr, line: 279                                 */
#define PU_PLIC_PRIORITY_22_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_22_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_22_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_22_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_22_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_22_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_22_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_22_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_22_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_22_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_23                                     */
/* Register template: pu_plic::priority_23                                 */
/* Source filename: pu_plic.csr, line: 288                                 */
/* Field member: pu_plic::priority_23.priority                             */
/* Source filename: pu_plic.csr, line: 291                                 */
#define PU_PLIC_PRIORITY_23_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_23_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_23_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_23_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_23_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_23_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_23_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_23_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_23_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_23_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_24                                     */
/* Register template: pu_plic::priority_24                                 */
/* Source filename: pu_plic.csr, line: 300                                 */
/* Field member: pu_plic::priority_24.priority                             */
/* Source filename: pu_plic.csr, line: 303                                 */
#define PU_PLIC_PRIORITY_24_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_24_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_24_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_24_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_24_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_24_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_24_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_24_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_24_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_24_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_25                                     */
/* Register template: pu_plic::priority_25                                 */
/* Source filename: pu_plic.csr, line: 312                                 */
/* Field member: pu_plic::priority_25.priority                             */
/* Source filename: pu_plic.csr, line: 315                                 */
#define PU_PLIC_PRIORITY_25_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_25_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_25_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_25_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_25_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_25_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_25_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_25_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_25_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_25_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_26                                     */
/* Register template: pu_plic::priority_26                                 */
/* Source filename: pu_plic.csr, line: 324                                 */
/* Field member: pu_plic::priority_26.priority                             */
/* Source filename: pu_plic.csr, line: 327                                 */
#define PU_PLIC_PRIORITY_26_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_26_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_26_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_26_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_26_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_26_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_26_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_26_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_26_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_26_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_27                                     */
/* Register template: pu_plic::priority_27                                 */
/* Source filename: pu_plic.csr, line: 336                                 */
/* Field member: pu_plic::priority_27.priority                             */
/* Source filename: pu_plic.csr, line: 339                                 */
#define PU_PLIC_PRIORITY_27_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_27_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_27_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_27_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_27_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_27_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_27_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_27_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_27_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_27_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_28                                     */
/* Register template: pu_plic::priority_28                                 */
/* Source filename: pu_plic.csr, line: 348                                 */
/* Field member: pu_plic::priority_28.priority                             */
/* Source filename: pu_plic.csr, line: 351                                 */
#define PU_PLIC_PRIORITY_28_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_28_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_28_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_28_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_28_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_28_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_28_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_28_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_28_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_28_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_29                                     */
/* Register template: pu_plic::priority_29                                 */
/* Source filename: pu_plic.csr, line: 360                                 */
/* Field member: pu_plic::priority_29.priority                             */
/* Source filename: pu_plic.csr, line: 363                                 */
#define PU_PLIC_PRIORITY_29_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_29_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_29_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_29_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_29_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_29_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_29_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_29_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_29_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_29_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_30                                     */
/* Register template: pu_plic::priority_30                                 */
/* Source filename: pu_plic.csr, line: 372                                 */
/* Field member: pu_plic::priority_30.priority                             */
/* Source filename: pu_plic.csr, line: 375                                 */
#define PU_PLIC_PRIORITY_30_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_30_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_30_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_30_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_30_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_30_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_30_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_30_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_30_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_30_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_31                                     */
/* Register template: pu_plic::priority_31                                 */
/* Source filename: pu_plic.csr, line: 384                                 */
/* Field member: pu_plic::priority_31.priority                             */
/* Source filename: pu_plic.csr, line: 387                                 */
#define PU_PLIC_PRIORITY_31_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_31_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_31_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_31_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_31_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_31_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_31_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_31_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_31_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_31_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_32                                     */
/* Register template: pu_plic::priority_32                                 */
/* Source filename: pu_plic.csr, line: 396                                 */
/* Field member: pu_plic::priority_32.priority                             */
/* Source filename: pu_plic.csr, line: 399                                 */
#define PU_PLIC_PRIORITY_32_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_32_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_32_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_32_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_32_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_32_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_32_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_32_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_32_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_32_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_33                                     */
/* Register template: pu_plic::priority_33                                 */
/* Source filename: pu_plic.csr, line: 408                                 */
/* Field member: pu_plic::priority_33.priority                             */
/* Source filename: pu_plic.csr, line: 411                                 */
#define PU_PLIC_PRIORITY_33_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_33_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_33_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_33_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_33_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_33_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_33_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_33_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_33_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_33_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_34                                     */
/* Register template: pu_plic::priority_34                                 */
/* Source filename: pu_plic.csr, line: 420                                 */
/* Field member: pu_plic::priority_34.priority                             */
/* Source filename: pu_plic.csr, line: 423                                 */
#define PU_PLIC_PRIORITY_34_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_34_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_34_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_34_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_34_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_34_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_34_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_34_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_34_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_34_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_35                                     */
/* Register template: pu_plic::priority_35                                 */
/* Source filename: pu_plic.csr, line: 432                                 */
/* Field member: pu_plic::priority_35.priority                             */
/* Source filename: pu_plic.csr, line: 435                                 */
#define PU_PLIC_PRIORITY_35_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_35_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_35_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_35_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_35_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_35_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_35_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_35_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_35_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_35_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_36                                     */
/* Register template: pu_plic::priority_36                                 */
/* Source filename: pu_plic.csr, line: 444                                 */
/* Field member: pu_plic::priority_36.priority                             */
/* Source filename: pu_plic.csr, line: 447                                 */
#define PU_PLIC_PRIORITY_36_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_36_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_36_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_36_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_36_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_36_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_36_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_36_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_36_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_36_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_37                                     */
/* Register template: pu_plic::priority_37                                 */
/* Source filename: pu_plic.csr, line: 456                                 */
/* Field member: pu_plic::priority_37.priority                             */
/* Source filename: pu_plic.csr, line: 459                                 */
#define PU_PLIC_PRIORITY_37_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_37_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_37_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_37_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_37_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_37_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_37_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_37_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_37_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_37_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_38                                     */
/* Register template: pu_plic::priority_38                                 */
/* Source filename: pu_plic.csr, line: 468                                 */
/* Field member: pu_plic::priority_38.priority                             */
/* Source filename: pu_plic.csr, line: 471                                 */
#define PU_PLIC_PRIORITY_38_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_38_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_38_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_38_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_38_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_38_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_38_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_38_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_38_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_38_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_39                                     */
/* Register template: pu_plic::priority_39                                 */
/* Source filename: pu_plic.csr, line: 480                                 */
/* Field member: pu_plic::priority_39.priority                             */
/* Source filename: pu_plic.csr, line: 483                                 */
#define PU_PLIC_PRIORITY_39_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_39_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_39_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_39_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_39_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_39_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_39_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_39_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_39_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_39_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_40                                     */
/* Register template: pu_plic::priority_40                                 */
/* Source filename: pu_plic.csr, line: 492                                 */
/* Field member: pu_plic::priority_40.priority                             */
/* Source filename: pu_plic.csr, line: 495                                 */
#define PU_PLIC_PRIORITY_40_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_40_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_40_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_40_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_40_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_40_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_40_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_40_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_40_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_40_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::priority_41                                     */
/* Register template: pu_plic::priority_41                                 */
/* Source filename: pu_plic.csr, line: 504                                 */
/* Field member: pu_plic::priority_41.priority                             */
/* Source filename: pu_plic.csr, line: 507                                 */
#define PU_PLIC_PRIORITY_41_PRIORITY_MSB 2u
#define PU_PLIC_PRIORITY_41_PRIORITY_LSB 0u
#define PU_PLIC_PRIORITY_41_PRIORITY_WIDTH 3u
#define PU_PLIC_PRIORITY_41_PRIORITY_READ_ACCESS 1u
#define PU_PLIC_PRIORITY_41_PRIORITY_WRITE_ACCESS 1u
#define PU_PLIC_PRIORITY_41_PRIORITY_RESET 0x0u
#define PU_PLIC_PRIORITY_41_PRIORITY_FIELD_MASK 0x00000007ul
#define PU_PLIC_PRIORITY_41_PRIORITY_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_41_PRIORITY_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_PRIORITY_41_PRIORITY_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::pending_r0                                      */
/* Register template: pu_plic::pending_r0                                  */
/* Source filename: pu_plic.csr, line: 516                                 */
/* Field member: pu_plic::pending_r0.status31                              */
/* Source filename: pu_plic.csr, line: 798                                 */
#define PU_PLIC_PENDING_R0_STATUS31_MSB 31u
#define PU_PLIC_PENDING_R0_STATUS31_LSB 31u
#define PU_PLIC_PENDING_R0_STATUS31_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS31_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS31_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS31_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS31_FIELD_MASK 0x80000000ul
#define PU_PLIC_PENDING_R0_STATUS31_GET(x) (((x) & 0x80000000ul) >> 31)
#define PU_PLIC_PENDING_R0_STATUS31_SET(x) (((x) << 31) & 0x80000000ul)
#define PU_PLIC_PENDING_R0_STATUS31_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_plic::pending_r0.status30                              */
/* Source filename: pu_plic.csr, line: 789                                 */
#define PU_PLIC_PENDING_R0_STATUS30_MSB 30u
#define PU_PLIC_PENDING_R0_STATUS30_LSB 30u
#define PU_PLIC_PENDING_R0_STATUS30_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS30_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS30_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS30_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS30_FIELD_MASK 0x40000000ul
#define PU_PLIC_PENDING_R0_STATUS30_GET(x) (((x) & 0x40000000ul) >> 30)
#define PU_PLIC_PENDING_R0_STATUS30_SET(x) (((x) << 30) & 0x40000000ul)
#define PU_PLIC_PENDING_R0_STATUS30_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_plic::pending_r0.status29                              */
/* Source filename: pu_plic.csr, line: 780                                 */
#define PU_PLIC_PENDING_R0_STATUS29_MSB 29u
#define PU_PLIC_PENDING_R0_STATUS29_LSB 29u
#define PU_PLIC_PENDING_R0_STATUS29_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS29_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS29_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS29_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS29_FIELD_MASK 0x20000000ul
#define PU_PLIC_PENDING_R0_STATUS29_GET(x) (((x) & 0x20000000ul) >> 29)
#define PU_PLIC_PENDING_R0_STATUS29_SET(x) (((x) << 29) & 0x20000000ul)
#define PU_PLIC_PENDING_R0_STATUS29_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: pu_plic::pending_r0.status28                              */
/* Source filename: pu_plic.csr, line: 771                                 */
#define PU_PLIC_PENDING_R0_STATUS28_MSB 28u
#define PU_PLIC_PENDING_R0_STATUS28_LSB 28u
#define PU_PLIC_PENDING_R0_STATUS28_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS28_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS28_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS28_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS28_FIELD_MASK 0x10000000ul
#define PU_PLIC_PENDING_R0_STATUS28_GET(x) (((x) & 0x10000000ul) >> 28)
#define PU_PLIC_PENDING_R0_STATUS28_SET(x) (((x) << 28) & 0x10000000ul)
#define PU_PLIC_PENDING_R0_STATUS28_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_plic::pending_r0.status27                              */
/* Source filename: pu_plic.csr, line: 762                                 */
#define PU_PLIC_PENDING_R0_STATUS27_MSB 27u
#define PU_PLIC_PENDING_R0_STATUS27_LSB 27u
#define PU_PLIC_PENDING_R0_STATUS27_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS27_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS27_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS27_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS27_FIELD_MASK 0x08000000ul
#define PU_PLIC_PENDING_R0_STATUS27_GET(x) (((x) & 0x08000000ul) >> 27)
#define PU_PLIC_PENDING_R0_STATUS27_SET(x) (((x) << 27) & 0x08000000ul)
#define PU_PLIC_PENDING_R0_STATUS27_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: pu_plic::pending_r0.status26                              */
/* Source filename: pu_plic.csr, line: 753                                 */
#define PU_PLIC_PENDING_R0_STATUS26_MSB 26u
#define PU_PLIC_PENDING_R0_STATUS26_LSB 26u
#define PU_PLIC_PENDING_R0_STATUS26_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS26_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS26_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS26_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS26_FIELD_MASK 0x04000000ul
#define PU_PLIC_PENDING_R0_STATUS26_GET(x) (((x) & 0x04000000ul) >> 26)
#define PU_PLIC_PENDING_R0_STATUS26_SET(x) (((x) << 26) & 0x04000000ul)
#define PU_PLIC_PENDING_R0_STATUS26_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_plic::pending_r0.status25                              */
/* Source filename: pu_plic.csr, line: 744                                 */
#define PU_PLIC_PENDING_R0_STATUS25_MSB 25u
#define PU_PLIC_PENDING_R0_STATUS25_LSB 25u
#define PU_PLIC_PENDING_R0_STATUS25_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS25_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS25_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS25_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS25_FIELD_MASK 0x02000000ul
#define PU_PLIC_PENDING_R0_STATUS25_GET(x) (((x) & 0x02000000ul) >> 25)
#define PU_PLIC_PENDING_R0_STATUS25_SET(x) (((x) << 25) & 0x02000000ul)
#define PU_PLIC_PENDING_R0_STATUS25_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000ul) | ((r) & 0xfdfffffful))
/* Field member: pu_plic::pending_r0.status24                              */
/* Source filename: pu_plic.csr, line: 735                                 */
#define PU_PLIC_PENDING_R0_STATUS24_MSB 24u
#define PU_PLIC_PENDING_R0_STATUS24_LSB 24u
#define PU_PLIC_PENDING_R0_STATUS24_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS24_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS24_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS24_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS24_FIELD_MASK 0x01000000ul
#define PU_PLIC_PENDING_R0_STATUS24_GET(x) (((x) & 0x01000000ul) >> 24)
#define PU_PLIC_PENDING_R0_STATUS24_SET(x) (((x) << 24) & 0x01000000ul)
#define PU_PLIC_PENDING_R0_STATUS24_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000ul) | ((r) & 0xfefffffful))
/* Field member: pu_plic::pending_r0.status23                              */
/* Source filename: pu_plic.csr, line: 726                                 */
#define PU_PLIC_PENDING_R0_STATUS23_MSB 23u
#define PU_PLIC_PENDING_R0_STATUS23_LSB 23u
#define PU_PLIC_PENDING_R0_STATUS23_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS23_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS23_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS23_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS23_FIELD_MASK 0x00800000ul
#define PU_PLIC_PENDING_R0_STATUS23_GET(x) (((x) & 0x00800000ul) >> 23)
#define PU_PLIC_PENDING_R0_STATUS23_SET(x) (((x) << 23) & 0x00800000ul)
#define PU_PLIC_PENDING_R0_STATUS23_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: pu_plic::pending_r0.status22                              */
/* Source filename: pu_plic.csr, line: 717                                 */
#define PU_PLIC_PENDING_R0_STATUS22_MSB 22u
#define PU_PLIC_PENDING_R0_STATUS22_LSB 22u
#define PU_PLIC_PENDING_R0_STATUS22_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS22_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS22_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS22_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS22_FIELD_MASK 0x00400000ul
#define PU_PLIC_PENDING_R0_STATUS22_GET(x) (((x) & 0x00400000ul) >> 22)
#define PU_PLIC_PENDING_R0_STATUS22_SET(x) (((x) << 22) & 0x00400000ul)
#define PU_PLIC_PENDING_R0_STATUS22_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pu_plic::pending_r0.status21                              */
/* Source filename: pu_plic.csr, line: 708                                 */
#define PU_PLIC_PENDING_R0_STATUS21_MSB 21u
#define PU_PLIC_PENDING_R0_STATUS21_LSB 21u
#define PU_PLIC_PENDING_R0_STATUS21_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS21_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS21_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS21_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS21_FIELD_MASK 0x00200000ul
#define PU_PLIC_PENDING_R0_STATUS21_GET(x) (((x) & 0x00200000ul) >> 21)
#define PU_PLIC_PENDING_R0_STATUS21_SET(x) (((x) << 21) & 0x00200000ul)
#define PU_PLIC_PENDING_R0_STATUS21_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_plic::pending_r0.status20                              */
/* Source filename: pu_plic.csr, line: 699                                 */
#define PU_PLIC_PENDING_R0_STATUS20_MSB 20u
#define PU_PLIC_PENDING_R0_STATUS20_LSB 20u
#define PU_PLIC_PENDING_R0_STATUS20_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS20_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS20_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS20_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS20_FIELD_MASK 0x00100000ul
#define PU_PLIC_PENDING_R0_STATUS20_GET(x) (((x) & 0x00100000ul) >> 20)
#define PU_PLIC_PENDING_R0_STATUS20_SET(x) (((x) << 20) & 0x00100000ul)
#define PU_PLIC_PENDING_R0_STATUS20_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_plic::pending_r0.status19                              */
/* Source filename: pu_plic.csr, line: 690                                 */
#define PU_PLIC_PENDING_R0_STATUS19_MSB 19u
#define PU_PLIC_PENDING_R0_STATUS19_LSB 19u
#define PU_PLIC_PENDING_R0_STATUS19_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS19_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS19_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS19_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS19_FIELD_MASK 0x00080000ul
#define PU_PLIC_PENDING_R0_STATUS19_GET(x) (((x) & 0x00080000ul) >> 19)
#define PU_PLIC_PENDING_R0_STATUS19_SET(x) (((x) << 19) & 0x00080000ul)
#define PU_PLIC_PENDING_R0_STATUS19_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: pu_plic::pending_r0.status18                              */
/* Source filename: pu_plic.csr, line: 681                                 */
#define PU_PLIC_PENDING_R0_STATUS18_MSB 18u
#define PU_PLIC_PENDING_R0_STATUS18_LSB 18u
#define PU_PLIC_PENDING_R0_STATUS18_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS18_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS18_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS18_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS18_FIELD_MASK 0x00040000ul
#define PU_PLIC_PENDING_R0_STATUS18_GET(x) (((x) & 0x00040000ul) >> 18)
#define PU_PLIC_PENDING_R0_STATUS18_SET(x) (((x) << 18) & 0x00040000ul)
#define PU_PLIC_PENDING_R0_STATUS18_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: pu_plic::pending_r0.status17                              */
/* Source filename: pu_plic.csr, line: 672                                 */
#define PU_PLIC_PENDING_R0_STATUS17_MSB 17u
#define PU_PLIC_PENDING_R0_STATUS17_LSB 17u
#define PU_PLIC_PENDING_R0_STATUS17_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS17_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS17_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS17_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS17_FIELD_MASK 0x00020000ul
#define PU_PLIC_PENDING_R0_STATUS17_GET(x) (((x) & 0x00020000ul) >> 17)
#define PU_PLIC_PENDING_R0_STATUS17_SET(x) (((x) << 17) & 0x00020000ul)
#define PU_PLIC_PENDING_R0_STATUS17_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_plic::pending_r0.status16                              */
/* Source filename: pu_plic.csr, line: 663                                 */
#define PU_PLIC_PENDING_R0_STATUS16_MSB 16u
#define PU_PLIC_PENDING_R0_STATUS16_LSB 16u
#define PU_PLIC_PENDING_R0_STATUS16_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS16_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS16_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS16_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS16_FIELD_MASK 0x00010000ul
#define PU_PLIC_PENDING_R0_STATUS16_GET(x) (((x) & 0x00010000ul) >> 16)
#define PU_PLIC_PENDING_R0_STATUS16_SET(x) (((x) << 16) & 0x00010000ul)
#define PU_PLIC_PENDING_R0_STATUS16_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_plic::pending_r0.status15                              */
/* Source filename: pu_plic.csr, line: 654                                 */
#define PU_PLIC_PENDING_R0_STATUS15_MSB 15u
#define PU_PLIC_PENDING_R0_STATUS15_LSB 15u
#define PU_PLIC_PENDING_R0_STATUS15_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS15_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS15_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS15_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS15_FIELD_MASK 0x00008000ul
#define PU_PLIC_PENDING_R0_STATUS15_GET(x) (((x) & 0x00008000ul) >> 15)
#define PU_PLIC_PENDING_R0_STATUS15_SET(x) (((x) << 15) & 0x00008000ul)
#define PU_PLIC_PENDING_R0_STATUS15_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_plic::pending_r0.status14                              */
/* Source filename: pu_plic.csr, line: 645                                 */
#define PU_PLIC_PENDING_R0_STATUS14_MSB 14u
#define PU_PLIC_PENDING_R0_STATUS14_LSB 14u
#define PU_PLIC_PENDING_R0_STATUS14_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS14_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS14_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS14_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS14_FIELD_MASK 0x00004000ul
#define PU_PLIC_PENDING_R0_STATUS14_GET(x) (((x) & 0x00004000ul) >> 14)
#define PU_PLIC_PENDING_R0_STATUS14_SET(x) (((x) << 14) & 0x00004000ul)
#define PU_PLIC_PENDING_R0_STATUS14_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_plic::pending_r0.status13                              */
/* Source filename: pu_plic.csr, line: 636                                 */
#define PU_PLIC_PENDING_R0_STATUS13_MSB 13u
#define PU_PLIC_PENDING_R0_STATUS13_LSB 13u
#define PU_PLIC_PENDING_R0_STATUS13_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS13_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS13_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS13_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS13_FIELD_MASK 0x00002000ul
#define PU_PLIC_PENDING_R0_STATUS13_GET(x) (((x) & 0x00002000ul) >> 13)
#define PU_PLIC_PENDING_R0_STATUS13_SET(x) (((x) << 13) & 0x00002000ul)
#define PU_PLIC_PENDING_R0_STATUS13_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_plic::pending_r0.status12                              */
/* Source filename: pu_plic.csr, line: 627                                 */
#define PU_PLIC_PENDING_R0_STATUS12_MSB 12u
#define PU_PLIC_PENDING_R0_STATUS12_LSB 12u
#define PU_PLIC_PENDING_R0_STATUS12_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS12_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS12_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS12_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS12_FIELD_MASK 0x00001000ul
#define PU_PLIC_PENDING_R0_STATUS12_GET(x) (((x) & 0x00001000ul) >> 12)
#define PU_PLIC_PENDING_R0_STATUS12_SET(x) (((x) << 12) & 0x00001000ul)
#define PU_PLIC_PENDING_R0_STATUS12_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_plic::pending_r0.status11                              */
/* Source filename: pu_plic.csr, line: 618                                 */
#define PU_PLIC_PENDING_R0_STATUS11_MSB 11u
#define PU_PLIC_PENDING_R0_STATUS11_LSB 11u
#define PU_PLIC_PENDING_R0_STATUS11_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS11_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS11_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS11_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS11_FIELD_MASK 0x00000800ul
#define PU_PLIC_PENDING_R0_STATUS11_GET(x) (((x) & 0x00000800ul) >> 11)
#define PU_PLIC_PENDING_R0_STATUS11_SET(x) (((x) << 11) & 0x00000800ul)
#define PU_PLIC_PENDING_R0_STATUS11_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_plic::pending_r0.status10                              */
/* Source filename: pu_plic.csr, line: 609                                 */
#define PU_PLIC_PENDING_R0_STATUS10_MSB 10u
#define PU_PLIC_PENDING_R0_STATUS10_LSB 10u
#define PU_PLIC_PENDING_R0_STATUS10_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS10_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS10_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS10_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS10_FIELD_MASK 0x00000400ul
#define PU_PLIC_PENDING_R0_STATUS10_GET(x) (((x) & 0x00000400ul) >> 10)
#define PU_PLIC_PENDING_R0_STATUS10_SET(x) (((x) << 10) & 0x00000400ul)
#define PU_PLIC_PENDING_R0_STATUS10_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: pu_plic::pending_r0.status9                               */
/* Source filename: pu_plic.csr, line: 600                                 */
#define PU_PLIC_PENDING_R0_STATUS9_MSB 9u
#define PU_PLIC_PENDING_R0_STATUS9_LSB 9u
#define PU_PLIC_PENDING_R0_STATUS9_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS9_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS9_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS9_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS9_FIELD_MASK 0x00000200ul
#define PU_PLIC_PENDING_R0_STATUS9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_PENDING_R0_STATUS9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_PENDING_R0_STATUS9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::pending_r0.status8                               */
/* Source filename: pu_plic.csr, line: 591                                 */
#define PU_PLIC_PENDING_R0_STATUS8_MSB 8u
#define PU_PLIC_PENDING_R0_STATUS8_LSB 8u
#define PU_PLIC_PENDING_R0_STATUS8_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS8_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS8_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS8_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS8_FIELD_MASK 0x00000100ul
#define PU_PLIC_PENDING_R0_STATUS8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_PENDING_R0_STATUS8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_PENDING_R0_STATUS8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::pending_r0.status7                               */
/* Source filename: pu_plic.csr, line: 582                                 */
#define PU_PLIC_PENDING_R0_STATUS7_MSB 7u
#define PU_PLIC_PENDING_R0_STATUS7_LSB 7u
#define PU_PLIC_PENDING_R0_STATUS7_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS7_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS7_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS7_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS7_FIELD_MASK 0x00000080ul
#define PU_PLIC_PENDING_R0_STATUS7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_PENDING_R0_STATUS7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_PENDING_R0_STATUS7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::pending_r0.status6                               */
/* Source filename: pu_plic.csr, line: 573                                 */
#define PU_PLIC_PENDING_R0_STATUS6_MSB 6u
#define PU_PLIC_PENDING_R0_STATUS6_LSB 6u
#define PU_PLIC_PENDING_R0_STATUS6_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS6_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS6_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS6_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS6_FIELD_MASK 0x00000040ul
#define PU_PLIC_PENDING_R0_STATUS6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_PENDING_R0_STATUS6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_PENDING_R0_STATUS6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::pending_r0.status5                               */
/* Source filename: pu_plic.csr, line: 564                                 */
#define PU_PLIC_PENDING_R0_STATUS5_MSB 5u
#define PU_PLIC_PENDING_R0_STATUS5_LSB 5u
#define PU_PLIC_PENDING_R0_STATUS5_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS5_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS5_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS5_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS5_FIELD_MASK 0x00000020ul
#define PU_PLIC_PENDING_R0_STATUS5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_PENDING_R0_STATUS5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_PENDING_R0_STATUS5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::pending_r0.status4                               */
/* Source filename: pu_plic.csr, line: 555                                 */
#define PU_PLIC_PENDING_R0_STATUS4_MSB 4u
#define PU_PLIC_PENDING_R0_STATUS4_LSB 4u
#define PU_PLIC_PENDING_R0_STATUS4_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS4_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS4_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS4_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS4_FIELD_MASK 0x00000010ul
#define PU_PLIC_PENDING_R0_STATUS4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_PENDING_R0_STATUS4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_PENDING_R0_STATUS4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::pending_r0.status3                               */
/* Source filename: pu_plic.csr, line: 546                                 */
#define PU_PLIC_PENDING_R0_STATUS3_MSB 3u
#define PU_PLIC_PENDING_R0_STATUS3_LSB 3u
#define PU_PLIC_PENDING_R0_STATUS3_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS3_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS3_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS3_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS3_FIELD_MASK 0x00000008ul
#define PU_PLIC_PENDING_R0_STATUS3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_PENDING_R0_STATUS3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_PENDING_R0_STATUS3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::pending_r0.status2                               */
/* Source filename: pu_plic.csr, line: 537                                 */
#define PU_PLIC_PENDING_R0_STATUS2_MSB 2u
#define PU_PLIC_PENDING_R0_STATUS2_LSB 2u
#define PU_PLIC_PENDING_R0_STATUS2_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS2_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS2_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS2_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS2_FIELD_MASK 0x00000004ul
#define PU_PLIC_PENDING_R0_STATUS2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_PENDING_R0_STATUS2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_PENDING_R0_STATUS2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::pending_r0.status1                               */
/* Source filename: pu_plic.csr, line: 528                                 */
#define PU_PLIC_PENDING_R0_STATUS1_MSB 1u
#define PU_PLIC_PENDING_R0_STATUS1_LSB 1u
#define PU_PLIC_PENDING_R0_STATUS1_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS1_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS1_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS1_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS1_FIELD_MASK 0x00000002ul
#define PU_PLIC_PENDING_R0_STATUS1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_PENDING_R0_STATUS1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_PENDING_R0_STATUS1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::pending_r0.status0                               */
/* Source filename: pu_plic.csr, line: 519                                 */
#define PU_PLIC_PENDING_R0_STATUS0_MSB 0u
#define PU_PLIC_PENDING_R0_STATUS0_LSB 0u
#define PU_PLIC_PENDING_R0_STATUS0_WIDTH 1u
#define PU_PLIC_PENDING_R0_STATUS0_READ_ACCESS 1u
#define PU_PLIC_PENDING_R0_STATUS0_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R0_STATUS0_RESET 0x0u
#define PU_PLIC_PENDING_R0_STATUS0_FIELD_MASK 0x00000001ul
#define PU_PLIC_PENDING_R0_STATUS0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_PENDING_R0_STATUS0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_PENDING_R0_STATUS0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::pending_r1                                      */
/* Register template: pu_plic::pending_r1                                  */
/* Source filename: pu_plic.csr, line: 809                                 */
/* Field member: pu_plic::pending_r1.status9                               */
/* Source filename: pu_plic.csr, line: 893                                 */
#define PU_PLIC_PENDING_R1_STATUS9_MSB 9u
#define PU_PLIC_PENDING_R1_STATUS9_LSB 9u
#define PU_PLIC_PENDING_R1_STATUS9_WIDTH 1u
#define PU_PLIC_PENDING_R1_STATUS9_READ_ACCESS 1u
#define PU_PLIC_PENDING_R1_STATUS9_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R1_STATUS9_RESET 0x0u
#define PU_PLIC_PENDING_R1_STATUS9_FIELD_MASK 0x00000200ul
#define PU_PLIC_PENDING_R1_STATUS9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_PENDING_R1_STATUS9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_PENDING_R1_STATUS9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::pending_r1.status8                               */
/* Source filename: pu_plic.csr, line: 884                                 */
#define PU_PLIC_PENDING_R1_STATUS8_MSB 8u
#define PU_PLIC_PENDING_R1_STATUS8_LSB 8u
#define PU_PLIC_PENDING_R1_STATUS8_WIDTH 1u
#define PU_PLIC_PENDING_R1_STATUS8_READ_ACCESS 1u
#define PU_PLIC_PENDING_R1_STATUS8_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R1_STATUS8_RESET 0x0u
#define PU_PLIC_PENDING_R1_STATUS8_FIELD_MASK 0x00000100ul
#define PU_PLIC_PENDING_R1_STATUS8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_PENDING_R1_STATUS8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_PENDING_R1_STATUS8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::pending_r1.status7                               */
/* Source filename: pu_plic.csr, line: 875                                 */
#define PU_PLIC_PENDING_R1_STATUS7_MSB 7u
#define PU_PLIC_PENDING_R1_STATUS7_LSB 7u
#define PU_PLIC_PENDING_R1_STATUS7_WIDTH 1u
#define PU_PLIC_PENDING_R1_STATUS7_READ_ACCESS 1u
#define PU_PLIC_PENDING_R1_STATUS7_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R1_STATUS7_RESET 0x0u
#define PU_PLIC_PENDING_R1_STATUS7_FIELD_MASK 0x00000080ul
#define PU_PLIC_PENDING_R1_STATUS7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_PENDING_R1_STATUS7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_PENDING_R1_STATUS7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::pending_r1.status6                               */
/* Source filename: pu_plic.csr, line: 866                                 */
#define PU_PLIC_PENDING_R1_STATUS6_MSB 6u
#define PU_PLIC_PENDING_R1_STATUS6_LSB 6u
#define PU_PLIC_PENDING_R1_STATUS6_WIDTH 1u
#define PU_PLIC_PENDING_R1_STATUS6_READ_ACCESS 1u
#define PU_PLIC_PENDING_R1_STATUS6_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R1_STATUS6_RESET 0x0u
#define PU_PLIC_PENDING_R1_STATUS6_FIELD_MASK 0x00000040ul
#define PU_PLIC_PENDING_R1_STATUS6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_PENDING_R1_STATUS6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_PENDING_R1_STATUS6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::pending_r1.status5                               */
/* Source filename: pu_plic.csr, line: 857                                 */
#define PU_PLIC_PENDING_R1_STATUS5_MSB 5u
#define PU_PLIC_PENDING_R1_STATUS5_LSB 5u
#define PU_PLIC_PENDING_R1_STATUS5_WIDTH 1u
#define PU_PLIC_PENDING_R1_STATUS5_READ_ACCESS 1u
#define PU_PLIC_PENDING_R1_STATUS5_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R1_STATUS5_RESET 0x0u
#define PU_PLIC_PENDING_R1_STATUS5_FIELD_MASK 0x00000020ul
#define PU_PLIC_PENDING_R1_STATUS5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_PENDING_R1_STATUS5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_PENDING_R1_STATUS5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::pending_r1.status4                               */
/* Source filename: pu_plic.csr, line: 848                                 */
#define PU_PLIC_PENDING_R1_STATUS4_MSB 4u
#define PU_PLIC_PENDING_R1_STATUS4_LSB 4u
#define PU_PLIC_PENDING_R1_STATUS4_WIDTH 1u
#define PU_PLIC_PENDING_R1_STATUS4_READ_ACCESS 1u
#define PU_PLIC_PENDING_R1_STATUS4_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R1_STATUS4_RESET 0x0u
#define PU_PLIC_PENDING_R1_STATUS4_FIELD_MASK 0x00000010ul
#define PU_PLIC_PENDING_R1_STATUS4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_PENDING_R1_STATUS4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_PENDING_R1_STATUS4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::pending_r1.status3                               */
/* Source filename: pu_plic.csr, line: 839                                 */
#define PU_PLIC_PENDING_R1_STATUS3_MSB 3u
#define PU_PLIC_PENDING_R1_STATUS3_LSB 3u
#define PU_PLIC_PENDING_R1_STATUS3_WIDTH 1u
#define PU_PLIC_PENDING_R1_STATUS3_READ_ACCESS 1u
#define PU_PLIC_PENDING_R1_STATUS3_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R1_STATUS3_RESET 0x0u
#define PU_PLIC_PENDING_R1_STATUS3_FIELD_MASK 0x00000008ul
#define PU_PLIC_PENDING_R1_STATUS3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_PENDING_R1_STATUS3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_PENDING_R1_STATUS3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::pending_r1.status2                               */
/* Source filename: pu_plic.csr, line: 830                                 */
#define PU_PLIC_PENDING_R1_STATUS2_MSB 2u
#define PU_PLIC_PENDING_R1_STATUS2_LSB 2u
#define PU_PLIC_PENDING_R1_STATUS2_WIDTH 1u
#define PU_PLIC_PENDING_R1_STATUS2_READ_ACCESS 1u
#define PU_PLIC_PENDING_R1_STATUS2_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R1_STATUS2_RESET 0x0u
#define PU_PLIC_PENDING_R1_STATUS2_FIELD_MASK 0x00000004ul
#define PU_PLIC_PENDING_R1_STATUS2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_PENDING_R1_STATUS2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_PENDING_R1_STATUS2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::pending_r1.status1                               */
/* Source filename: pu_plic.csr, line: 821                                 */
#define PU_PLIC_PENDING_R1_STATUS1_MSB 1u
#define PU_PLIC_PENDING_R1_STATUS1_LSB 1u
#define PU_PLIC_PENDING_R1_STATUS1_WIDTH 1u
#define PU_PLIC_PENDING_R1_STATUS1_READ_ACCESS 1u
#define PU_PLIC_PENDING_R1_STATUS1_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R1_STATUS1_RESET 0x0u
#define PU_PLIC_PENDING_R1_STATUS1_FIELD_MASK 0x00000002ul
#define PU_PLIC_PENDING_R1_STATUS1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_PENDING_R1_STATUS1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_PENDING_R1_STATUS1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::pending_r1.status0                               */
/* Source filename: pu_plic.csr, line: 812                                 */
#define PU_PLIC_PENDING_R1_STATUS0_MSB 0u
#define PU_PLIC_PENDING_R1_STATUS0_LSB 0u
#define PU_PLIC_PENDING_R1_STATUS0_WIDTH 1u
#define PU_PLIC_PENDING_R1_STATUS0_READ_ACCESS 1u
#define PU_PLIC_PENDING_R1_STATUS0_WRITE_ACCESS 0u
#define PU_PLIC_PENDING_R1_STATUS0_RESET 0x0u
#define PU_PLIC_PENDING_R1_STATUS0_FIELD_MASK 0x00000001ul
#define PU_PLIC_PENDING_R1_STATUS0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_PENDING_R1_STATUS0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_PENDING_R1_STATUS0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t3_r0                                    */
/* Register template: pu_plic::enable_t3_r0                                */
/* Source filename: pu_plic.csr, line: 1816                                */
/* Field member: pu_plic::enable_t3_r0.enable31                            */
/* Source filename: pu_plic.csr, line: 2036                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE31_MSB 31u
#define PU_PLIC_ENABLE_T3_R0_ENABLE31_LSB 31u
#define PU_PLIC_ENABLE_T3_R0_ENABLE31_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE31_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE31_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE31_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE31_FIELD_MASK 0x80000000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE31_GET(x) (((x) & 0x80000000ul) >> 31)
#define PU_PLIC_ENABLE_T3_R0_ENABLE31_SET(x) (((x) << 31) & 0x80000000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE31_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_plic::enable_t3_r0.enable30                            */
/* Source filename: pu_plic.csr, line: 2029                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE30_MSB 30u
#define PU_PLIC_ENABLE_T3_R0_ENABLE30_LSB 30u
#define PU_PLIC_ENABLE_T3_R0_ENABLE30_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE30_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE30_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE30_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE30_FIELD_MASK 0x40000000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE30_GET(x) (((x) & 0x40000000ul) >> 30)
#define PU_PLIC_ENABLE_T3_R0_ENABLE30_SET(x) (((x) << 30) & 0x40000000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE30_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_plic::enable_t3_r0.enable29                            */
/* Source filename: pu_plic.csr, line: 2022                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE29_MSB 29u
#define PU_PLIC_ENABLE_T3_R0_ENABLE29_LSB 29u
#define PU_PLIC_ENABLE_T3_R0_ENABLE29_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE29_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE29_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE29_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE29_FIELD_MASK 0x20000000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE29_GET(x) (((x) & 0x20000000ul) >> 29)
#define PU_PLIC_ENABLE_T3_R0_ENABLE29_SET(x) (((x) << 29) & 0x20000000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE29_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: pu_plic::enable_t3_r0.enable28                            */
/* Source filename: pu_plic.csr, line: 2015                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE28_MSB 28u
#define PU_PLIC_ENABLE_T3_R0_ENABLE28_LSB 28u
#define PU_PLIC_ENABLE_T3_R0_ENABLE28_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE28_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE28_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE28_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE28_FIELD_MASK 0x10000000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE28_GET(x) (((x) & 0x10000000ul) >> 28)
#define PU_PLIC_ENABLE_T3_R0_ENABLE28_SET(x) (((x) << 28) & 0x10000000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE28_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_plic::enable_t3_r0.enable27                            */
/* Source filename: pu_plic.csr, line: 2008                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE27_MSB 27u
#define PU_PLIC_ENABLE_T3_R0_ENABLE27_LSB 27u
#define PU_PLIC_ENABLE_T3_R0_ENABLE27_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE27_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE27_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE27_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE27_FIELD_MASK 0x08000000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE27_GET(x) (((x) & 0x08000000ul) >> 27)
#define PU_PLIC_ENABLE_T3_R0_ENABLE27_SET(x) (((x) << 27) & 0x08000000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE27_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: pu_plic::enable_t3_r0.enable26                            */
/* Source filename: pu_plic.csr, line: 2001                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE26_MSB 26u
#define PU_PLIC_ENABLE_T3_R0_ENABLE26_LSB 26u
#define PU_PLIC_ENABLE_T3_R0_ENABLE26_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE26_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE26_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE26_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE26_FIELD_MASK 0x04000000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE26_GET(x) (((x) & 0x04000000ul) >> 26)
#define PU_PLIC_ENABLE_T3_R0_ENABLE26_SET(x) (((x) << 26) & 0x04000000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE26_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_plic::enable_t3_r0.enable25                            */
/* Source filename: pu_plic.csr, line: 1994                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE25_MSB 25u
#define PU_PLIC_ENABLE_T3_R0_ENABLE25_LSB 25u
#define PU_PLIC_ENABLE_T3_R0_ENABLE25_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE25_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE25_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE25_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE25_FIELD_MASK 0x02000000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE25_GET(x) (((x) & 0x02000000ul) >> 25)
#define PU_PLIC_ENABLE_T3_R0_ENABLE25_SET(x) (((x) << 25) & 0x02000000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE25_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000ul) | ((r) & 0xfdfffffful))
/* Field member: pu_plic::enable_t3_r0.enable24                            */
/* Source filename: pu_plic.csr, line: 1987                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE24_MSB 24u
#define PU_PLIC_ENABLE_T3_R0_ENABLE24_LSB 24u
#define PU_PLIC_ENABLE_T3_R0_ENABLE24_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE24_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE24_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE24_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE24_FIELD_MASK 0x01000000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE24_GET(x) (((x) & 0x01000000ul) >> 24)
#define PU_PLIC_ENABLE_T3_R0_ENABLE24_SET(x) (((x) << 24) & 0x01000000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE24_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000ul) | ((r) & 0xfefffffful))
/* Field member: pu_plic::enable_t3_r0.enable23                            */
/* Source filename: pu_plic.csr, line: 1980                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE23_MSB 23u
#define PU_PLIC_ENABLE_T3_R0_ENABLE23_LSB 23u
#define PU_PLIC_ENABLE_T3_R0_ENABLE23_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE23_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE23_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE23_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE23_FIELD_MASK 0x00800000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE23_GET(x) (((x) & 0x00800000ul) >> 23)
#define PU_PLIC_ENABLE_T3_R0_ENABLE23_SET(x) (((x) << 23) & 0x00800000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE23_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: pu_plic::enable_t3_r0.enable22                            */
/* Source filename: pu_plic.csr, line: 1973                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE22_MSB 22u
#define PU_PLIC_ENABLE_T3_R0_ENABLE22_LSB 22u
#define PU_PLIC_ENABLE_T3_R0_ENABLE22_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE22_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE22_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE22_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE22_FIELD_MASK 0x00400000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE22_GET(x) (((x) & 0x00400000ul) >> 22)
#define PU_PLIC_ENABLE_T3_R0_ENABLE22_SET(x) (((x) << 22) & 0x00400000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE22_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pu_plic::enable_t3_r0.enable21                            */
/* Source filename: pu_plic.csr, line: 1966                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE21_MSB 21u
#define PU_PLIC_ENABLE_T3_R0_ENABLE21_LSB 21u
#define PU_PLIC_ENABLE_T3_R0_ENABLE21_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE21_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE21_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE21_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE21_FIELD_MASK 0x00200000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE21_GET(x) (((x) & 0x00200000ul) >> 21)
#define PU_PLIC_ENABLE_T3_R0_ENABLE21_SET(x) (((x) << 21) & 0x00200000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE21_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_plic::enable_t3_r0.enable20                            */
/* Source filename: pu_plic.csr, line: 1959                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE20_MSB 20u
#define PU_PLIC_ENABLE_T3_R0_ENABLE20_LSB 20u
#define PU_PLIC_ENABLE_T3_R0_ENABLE20_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE20_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE20_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE20_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE20_FIELD_MASK 0x00100000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE20_GET(x) (((x) & 0x00100000ul) >> 20)
#define PU_PLIC_ENABLE_T3_R0_ENABLE20_SET(x) (((x) << 20) & 0x00100000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE20_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_plic::enable_t3_r0.enable19                            */
/* Source filename: pu_plic.csr, line: 1952                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE19_MSB 19u
#define PU_PLIC_ENABLE_T3_R0_ENABLE19_LSB 19u
#define PU_PLIC_ENABLE_T3_R0_ENABLE19_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE19_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE19_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE19_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE19_FIELD_MASK 0x00080000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE19_GET(x) (((x) & 0x00080000ul) >> 19)
#define PU_PLIC_ENABLE_T3_R0_ENABLE19_SET(x) (((x) << 19) & 0x00080000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE19_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: pu_plic::enable_t3_r0.enable18                            */
/* Source filename: pu_plic.csr, line: 1945                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE18_MSB 18u
#define PU_PLIC_ENABLE_T3_R0_ENABLE18_LSB 18u
#define PU_PLIC_ENABLE_T3_R0_ENABLE18_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE18_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE18_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE18_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE18_FIELD_MASK 0x00040000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE18_GET(x) (((x) & 0x00040000ul) >> 18)
#define PU_PLIC_ENABLE_T3_R0_ENABLE18_SET(x) (((x) << 18) & 0x00040000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE18_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: pu_plic::enable_t3_r0.enable17                            */
/* Source filename: pu_plic.csr, line: 1938                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE17_MSB 17u
#define PU_PLIC_ENABLE_T3_R0_ENABLE17_LSB 17u
#define PU_PLIC_ENABLE_T3_R0_ENABLE17_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE17_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE17_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE17_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE17_FIELD_MASK 0x00020000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE17_GET(x) (((x) & 0x00020000ul) >> 17)
#define PU_PLIC_ENABLE_T3_R0_ENABLE17_SET(x) (((x) << 17) & 0x00020000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE17_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_plic::enable_t3_r0.enable16                            */
/* Source filename: pu_plic.csr, line: 1931                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE16_MSB 16u
#define PU_PLIC_ENABLE_T3_R0_ENABLE16_LSB 16u
#define PU_PLIC_ENABLE_T3_R0_ENABLE16_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE16_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE16_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE16_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE16_FIELD_MASK 0x00010000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE16_GET(x) (((x) & 0x00010000ul) >> 16)
#define PU_PLIC_ENABLE_T3_R0_ENABLE16_SET(x) (((x) << 16) & 0x00010000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE16_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_plic::enable_t3_r0.enable15                            */
/* Source filename: pu_plic.csr, line: 1924                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE15_MSB 15u
#define PU_PLIC_ENABLE_T3_R0_ENABLE15_LSB 15u
#define PU_PLIC_ENABLE_T3_R0_ENABLE15_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE15_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE15_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE15_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE15_FIELD_MASK 0x00008000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE15_GET(x) (((x) & 0x00008000ul) >> 15)
#define PU_PLIC_ENABLE_T3_R0_ENABLE15_SET(x) (((x) << 15) & 0x00008000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE15_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_plic::enable_t3_r0.enable14                            */
/* Source filename: pu_plic.csr, line: 1917                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE14_MSB 14u
#define PU_PLIC_ENABLE_T3_R0_ENABLE14_LSB 14u
#define PU_PLIC_ENABLE_T3_R0_ENABLE14_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE14_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE14_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE14_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE14_FIELD_MASK 0x00004000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE14_GET(x) (((x) & 0x00004000ul) >> 14)
#define PU_PLIC_ENABLE_T3_R0_ENABLE14_SET(x) (((x) << 14) & 0x00004000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE14_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_plic::enable_t3_r0.enable13                            */
/* Source filename: pu_plic.csr, line: 1910                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE13_MSB 13u
#define PU_PLIC_ENABLE_T3_R0_ENABLE13_LSB 13u
#define PU_PLIC_ENABLE_T3_R0_ENABLE13_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE13_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE13_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE13_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE13_FIELD_MASK 0x00002000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE13_GET(x) (((x) & 0x00002000ul) >> 13)
#define PU_PLIC_ENABLE_T3_R0_ENABLE13_SET(x) (((x) << 13) & 0x00002000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE13_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_plic::enable_t3_r0.enable12                            */
/* Source filename: pu_plic.csr, line: 1903                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE12_MSB 12u
#define PU_PLIC_ENABLE_T3_R0_ENABLE12_LSB 12u
#define PU_PLIC_ENABLE_T3_R0_ENABLE12_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE12_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE12_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE12_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE12_FIELD_MASK 0x00001000ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE12_GET(x) (((x) & 0x00001000ul) >> 12)
#define PU_PLIC_ENABLE_T3_R0_ENABLE12_SET(x) (((x) << 12) & 0x00001000ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE12_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_plic::enable_t3_r0.enable11                            */
/* Source filename: pu_plic.csr, line: 1896                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE11_MSB 11u
#define PU_PLIC_ENABLE_T3_R0_ENABLE11_LSB 11u
#define PU_PLIC_ENABLE_T3_R0_ENABLE11_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE11_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE11_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE11_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE11_FIELD_MASK 0x00000800ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE11_GET(x) (((x) & 0x00000800ul) >> 11)
#define PU_PLIC_ENABLE_T3_R0_ENABLE11_SET(x) (((x) << 11) & 0x00000800ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE11_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_plic::enable_t3_r0.enable10                            */
/* Source filename: pu_plic.csr, line: 1889                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE10_MSB 10u
#define PU_PLIC_ENABLE_T3_R0_ENABLE10_LSB 10u
#define PU_PLIC_ENABLE_T3_R0_ENABLE10_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE10_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE10_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE10_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE10_FIELD_MASK 0x00000400ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE10_GET(x) (((x) & 0x00000400ul) >> 10)
#define PU_PLIC_ENABLE_T3_R0_ENABLE10_SET(x) (((x) << 10) & 0x00000400ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE10_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: pu_plic::enable_t3_r0.enable9                             */
/* Source filename: pu_plic.csr, line: 1882                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T3_R0_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T3_R0_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T3_R0_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t3_r0.enable8                             */
/* Source filename: pu_plic.csr, line: 1875                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T3_R0_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T3_R0_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T3_R0_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t3_r0.enable7                             */
/* Source filename: pu_plic.csr, line: 1868                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T3_R0_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T3_R0_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T3_R0_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t3_r0.enable6                             */
/* Source filename: pu_plic.csr, line: 1861                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T3_R0_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T3_R0_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T3_R0_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t3_r0.enable5                             */
/* Source filename: pu_plic.csr, line: 1854                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T3_R0_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T3_R0_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T3_R0_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t3_r0.enable4                             */
/* Source filename: pu_plic.csr, line: 1847                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T3_R0_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T3_R0_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T3_R0_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t3_r0.enable3                             */
/* Source filename: pu_plic.csr, line: 1840                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T3_R0_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T3_R0_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T3_R0_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t3_r0.enable2                             */
/* Source filename: pu_plic.csr, line: 1833                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T3_R0_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T3_R0_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T3_R0_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t3_r0.enable1                             */
/* Source filename: pu_plic.csr, line: 1826                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T3_R0_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t3_r0.enable0                             */
/* Source filename: pu_plic.csr, line: 1819                                */
#define PU_PLIC_ENABLE_T3_R0_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R0_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R0_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T3_R0_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T3_R0_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t3_r1                                    */
/* Register template: pu_plic::enable_t3_r1                                */
/* Source filename: pu_plic.csr, line: 2045                                */
/* Field member: pu_plic::enable_t3_r1.enable9                             */
/* Source filename: pu_plic.csr, line: 2111                                */
#define PU_PLIC_ENABLE_T3_R1_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T3_R1_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T3_R1_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R1_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T3_R1_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T3_R1_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T3_R1_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t3_r1.enable8                             */
/* Source filename: pu_plic.csr, line: 2104                                */
#define PU_PLIC_ENABLE_T3_R1_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T3_R1_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T3_R1_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R1_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T3_R1_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T3_R1_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T3_R1_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t3_r1.enable7                             */
/* Source filename: pu_plic.csr, line: 2097                                */
#define PU_PLIC_ENABLE_T3_R1_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T3_R1_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T3_R1_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R1_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T3_R1_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T3_R1_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T3_R1_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t3_r1.enable6                             */
/* Source filename: pu_plic.csr, line: 2090                                */
#define PU_PLIC_ENABLE_T3_R1_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T3_R1_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T3_R1_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R1_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T3_R1_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T3_R1_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T3_R1_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t3_r1.enable5                             */
/* Source filename: pu_plic.csr, line: 2083                                */
#define PU_PLIC_ENABLE_T3_R1_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T3_R1_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T3_R1_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R1_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T3_R1_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T3_R1_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T3_R1_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t3_r1.enable4                             */
/* Source filename: pu_plic.csr, line: 2076                                */
#define PU_PLIC_ENABLE_T3_R1_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T3_R1_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T3_R1_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R1_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T3_R1_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T3_R1_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T3_R1_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t3_r1.enable3                             */
/* Source filename: pu_plic.csr, line: 2069                                */
#define PU_PLIC_ENABLE_T3_R1_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T3_R1_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T3_R1_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R1_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T3_R1_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T3_R1_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T3_R1_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t3_r1.enable2                             */
/* Source filename: pu_plic.csr, line: 2062                                */
#define PU_PLIC_ENABLE_T3_R1_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T3_R1_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T3_R1_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R1_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T3_R1_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T3_R1_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T3_R1_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t3_r1.enable1                             */
/* Source filename: pu_plic.csr, line: 2055                                */
#define PU_PLIC_ENABLE_T3_R1_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R1_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T3_R1_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T3_R1_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T3_R1_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t3_r1.enable0                             */
/* Source filename: pu_plic.csr, line: 2048                                */
#define PU_PLIC_ENABLE_T3_R1_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T3_R1_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T3_R1_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T3_R1_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T3_R1_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T3_R1_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T3_R1_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T3_R1_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t2_r0                                    */
/* Register template: pu_plic::enable_t2_r0                                */
/* Source filename: pu_plic.csr, line: 1512                                */
/* Field member: pu_plic::enable_t2_r0.enable31                            */
/* Source filename: pu_plic.csr, line: 1732                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE31_MSB 31u
#define PU_PLIC_ENABLE_T2_R0_ENABLE31_LSB 31u
#define PU_PLIC_ENABLE_T2_R0_ENABLE31_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE31_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE31_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE31_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE31_FIELD_MASK 0x80000000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE31_GET(x) (((x) & 0x80000000ul) >> 31)
#define PU_PLIC_ENABLE_T2_R0_ENABLE31_SET(x) (((x) << 31) & 0x80000000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE31_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_plic::enable_t2_r0.enable30                            */
/* Source filename: pu_plic.csr, line: 1725                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE30_MSB 30u
#define PU_PLIC_ENABLE_T2_R0_ENABLE30_LSB 30u
#define PU_PLIC_ENABLE_T2_R0_ENABLE30_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE30_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE30_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE30_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE30_FIELD_MASK 0x40000000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE30_GET(x) (((x) & 0x40000000ul) >> 30)
#define PU_PLIC_ENABLE_T2_R0_ENABLE30_SET(x) (((x) << 30) & 0x40000000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE30_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_plic::enable_t2_r0.enable29                            */
/* Source filename: pu_plic.csr, line: 1718                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE29_MSB 29u
#define PU_PLIC_ENABLE_T2_R0_ENABLE29_LSB 29u
#define PU_PLIC_ENABLE_T2_R0_ENABLE29_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE29_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE29_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE29_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE29_FIELD_MASK 0x20000000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE29_GET(x) (((x) & 0x20000000ul) >> 29)
#define PU_PLIC_ENABLE_T2_R0_ENABLE29_SET(x) (((x) << 29) & 0x20000000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE29_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: pu_plic::enable_t2_r0.enable28                            */
/* Source filename: pu_plic.csr, line: 1711                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE28_MSB 28u
#define PU_PLIC_ENABLE_T2_R0_ENABLE28_LSB 28u
#define PU_PLIC_ENABLE_T2_R0_ENABLE28_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE28_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE28_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE28_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE28_FIELD_MASK 0x10000000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE28_GET(x) (((x) & 0x10000000ul) >> 28)
#define PU_PLIC_ENABLE_T2_R0_ENABLE28_SET(x) (((x) << 28) & 0x10000000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE28_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_plic::enable_t2_r0.enable27                            */
/* Source filename: pu_plic.csr, line: 1704                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE27_MSB 27u
#define PU_PLIC_ENABLE_T2_R0_ENABLE27_LSB 27u
#define PU_PLIC_ENABLE_T2_R0_ENABLE27_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE27_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE27_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE27_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE27_FIELD_MASK 0x08000000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE27_GET(x) (((x) & 0x08000000ul) >> 27)
#define PU_PLIC_ENABLE_T2_R0_ENABLE27_SET(x) (((x) << 27) & 0x08000000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE27_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: pu_plic::enable_t2_r0.enable26                            */
/* Source filename: pu_plic.csr, line: 1697                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE26_MSB 26u
#define PU_PLIC_ENABLE_T2_R0_ENABLE26_LSB 26u
#define PU_PLIC_ENABLE_T2_R0_ENABLE26_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE26_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE26_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE26_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE26_FIELD_MASK 0x04000000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE26_GET(x) (((x) & 0x04000000ul) >> 26)
#define PU_PLIC_ENABLE_T2_R0_ENABLE26_SET(x) (((x) << 26) & 0x04000000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE26_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_plic::enable_t2_r0.enable25                            */
/* Source filename: pu_plic.csr, line: 1690                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE25_MSB 25u
#define PU_PLIC_ENABLE_T2_R0_ENABLE25_LSB 25u
#define PU_PLIC_ENABLE_T2_R0_ENABLE25_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE25_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE25_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE25_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE25_FIELD_MASK 0x02000000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE25_GET(x) (((x) & 0x02000000ul) >> 25)
#define PU_PLIC_ENABLE_T2_R0_ENABLE25_SET(x) (((x) << 25) & 0x02000000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE25_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000ul) | ((r) & 0xfdfffffful))
/* Field member: pu_plic::enable_t2_r0.enable24                            */
/* Source filename: pu_plic.csr, line: 1683                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE24_MSB 24u
#define PU_PLIC_ENABLE_T2_R0_ENABLE24_LSB 24u
#define PU_PLIC_ENABLE_T2_R0_ENABLE24_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE24_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE24_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE24_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE24_FIELD_MASK 0x01000000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE24_GET(x) (((x) & 0x01000000ul) >> 24)
#define PU_PLIC_ENABLE_T2_R0_ENABLE24_SET(x) (((x) << 24) & 0x01000000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE24_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000ul) | ((r) & 0xfefffffful))
/* Field member: pu_plic::enable_t2_r0.enable23                            */
/* Source filename: pu_plic.csr, line: 1676                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE23_MSB 23u
#define PU_PLIC_ENABLE_T2_R0_ENABLE23_LSB 23u
#define PU_PLIC_ENABLE_T2_R0_ENABLE23_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE23_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE23_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE23_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE23_FIELD_MASK 0x00800000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE23_GET(x) (((x) & 0x00800000ul) >> 23)
#define PU_PLIC_ENABLE_T2_R0_ENABLE23_SET(x) (((x) << 23) & 0x00800000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE23_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: pu_plic::enable_t2_r0.enable22                            */
/* Source filename: pu_plic.csr, line: 1669                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE22_MSB 22u
#define PU_PLIC_ENABLE_T2_R0_ENABLE22_LSB 22u
#define PU_PLIC_ENABLE_T2_R0_ENABLE22_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE22_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE22_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE22_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE22_FIELD_MASK 0x00400000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE22_GET(x) (((x) & 0x00400000ul) >> 22)
#define PU_PLIC_ENABLE_T2_R0_ENABLE22_SET(x) (((x) << 22) & 0x00400000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE22_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pu_plic::enable_t2_r0.enable21                            */
/* Source filename: pu_plic.csr, line: 1662                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE21_MSB 21u
#define PU_PLIC_ENABLE_T2_R0_ENABLE21_LSB 21u
#define PU_PLIC_ENABLE_T2_R0_ENABLE21_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE21_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE21_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE21_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE21_FIELD_MASK 0x00200000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE21_GET(x) (((x) & 0x00200000ul) >> 21)
#define PU_PLIC_ENABLE_T2_R0_ENABLE21_SET(x) (((x) << 21) & 0x00200000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE21_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_plic::enable_t2_r0.enable20                            */
/* Source filename: pu_plic.csr, line: 1655                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE20_MSB 20u
#define PU_PLIC_ENABLE_T2_R0_ENABLE20_LSB 20u
#define PU_PLIC_ENABLE_T2_R0_ENABLE20_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE20_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE20_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE20_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE20_FIELD_MASK 0x00100000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE20_GET(x) (((x) & 0x00100000ul) >> 20)
#define PU_PLIC_ENABLE_T2_R0_ENABLE20_SET(x) (((x) << 20) & 0x00100000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE20_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_plic::enable_t2_r0.enable19                            */
/* Source filename: pu_plic.csr, line: 1648                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE19_MSB 19u
#define PU_PLIC_ENABLE_T2_R0_ENABLE19_LSB 19u
#define PU_PLIC_ENABLE_T2_R0_ENABLE19_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE19_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE19_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE19_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE19_FIELD_MASK 0x00080000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE19_GET(x) (((x) & 0x00080000ul) >> 19)
#define PU_PLIC_ENABLE_T2_R0_ENABLE19_SET(x) (((x) << 19) & 0x00080000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE19_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: pu_plic::enable_t2_r0.enable18                            */
/* Source filename: pu_plic.csr, line: 1641                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE18_MSB 18u
#define PU_PLIC_ENABLE_T2_R0_ENABLE18_LSB 18u
#define PU_PLIC_ENABLE_T2_R0_ENABLE18_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE18_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE18_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE18_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE18_FIELD_MASK 0x00040000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE18_GET(x) (((x) & 0x00040000ul) >> 18)
#define PU_PLIC_ENABLE_T2_R0_ENABLE18_SET(x) (((x) << 18) & 0x00040000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE18_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: pu_plic::enable_t2_r0.enable17                            */
/* Source filename: pu_plic.csr, line: 1634                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE17_MSB 17u
#define PU_PLIC_ENABLE_T2_R0_ENABLE17_LSB 17u
#define PU_PLIC_ENABLE_T2_R0_ENABLE17_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE17_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE17_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE17_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE17_FIELD_MASK 0x00020000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE17_GET(x) (((x) & 0x00020000ul) >> 17)
#define PU_PLIC_ENABLE_T2_R0_ENABLE17_SET(x) (((x) << 17) & 0x00020000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE17_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_plic::enable_t2_r0.enable16                            */
/* Source filename: pu_plic.csr, line: 1627                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE16_MSB 16u
#define PU_PLIC_ENABLE_T2_R0_ENABLE16_LSB 16u
#define PU_PLIC_ENABLE_T2_R0_ENABLE16_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE16_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE16_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE16_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE16_FIELD_MASK 0x00010000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE16_GET(x) (((x) & 0x00010000ul) >> 16)
#define PU_PLIC_ENABLE_T2_R0_ENABLE16_SET(x) (((x) << 16) & 0x00010000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE16_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_plic::enable_t2_r0.enable15                            */
/* Source filename: pu_plic.csr, line: 1620                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE15_MSB 15u
#define PU_PLIC_ENABLE_T2_R0_ENABLE15_LSB 15u
#define PU_PLIC_ENABLE_T2_R0_ENABLE15_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE15_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE15_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE15_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE15_FIELD_MASK 0x00008000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE15_GET(x) (((x) & 0x00008000ul) >> 15)
#define PU_PLIC_ENABLE_T2_R0_ENABLE15_SET(x) (((x) << 15) & 0x00008000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE15_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_plic::enable_t2_r0.enable14                            */
/* Source filename: pu_plic.csr, line: 1613                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE14_MSB 14u
#define PU_PLIC_ENABLE_T2_R0_ENABLE14_LSB 14u
#define PU_PLIC_ENABLE_T2_R0_ENABLE14_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE14_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE14_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE14_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE14_FIELD_MASK 0x00004000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE14_GET(x) (((x) & 0x00004000ul) >> 14)
#define PU_PLIC_ENABLE_T2_R0_ENABLE14_SET(x) (((x) << 14) & 0x00004000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE14_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_plic::enable_t2_r0.enable13                            */
/* Source filename: pu_plic.csr, line: 1606                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE13_MSB 13u
#define PU_PLIC_ENABLE_T2_R0_ENABLE13_LSB 13u
#define PU_PLIC_ENABLE_T2_R0_ENABLE13_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE13_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE13_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE13_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE13_FIELD_MASK 0x00002000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE13_GET(x) (((x) & 0x00002000ul) >> 13)
#define PU_PLIC_ENABLE_T2_R0_ENABLE13_SET(x) (((x) << 13) & 0x00002000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE13_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_plic::enable_t2_r0.enable12                            */
/* Source filename: pu_plic.csr, line: 1599                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE12_MSB 12u
#define PU_PLIC_ENABLE_T2_R0_ENABLE12_LSB 12u
#define PU_PLIC_ENABLE_T2_R0_ENABLE12_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE12_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE12_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE12_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE12_FIELD_MASK 0x00001000ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE12_GET(x) (((x) & 0x00001000ul) >> 12)
#define PU_PLIC_ENABLE_T2_R0_ENABLE12_SET(x) (((x) << 12) & 0x00001000ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE12_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_plic::enable_t2_r0.enable11                            */
/* Source filename: pu_plic.csr, line: 1592                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE11_MSB 11u
#define PU_PLIC_ENABLE_T2_R0_ENABLE11_LSB 11u
#define PU_PLIC_ENABLE_T2_R0_ENABLE11_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE11_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE11_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE11_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE11_FIELD_MASK 0x00000800ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE11_GET(x) (((x) & 0x00000800ul) >> 11)
#define PU_PLIC_ENABLE_T2_R0_ENABLE11_SET(x) (((x) << 11) & 0x00000800ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE11_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_plic::enable_t2_r0.enable10                            */
/* Source filename: pu_plic.csr, line: 1585                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE10_MSB 10u
#define PU_PLIC_ENABLE_T2_R0_ENABLE10_LSB 10u
#define PU_PLIC_ENABLE_T2_R0_ENABLE10_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE10_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE10_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE10_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE10_FIELD_MASK 0x00000400ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE10_GET(x) (((x) & 0x00000400ul) >> 10)
#define PU_PLIC_ENABLE_T2_R0_ENABLE10_SET(x) (((x) << 10) & 0x00000400ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE10_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: pu_plic::enable_t2_r0.enable9                             */
/* Source filename: pu_plic.csr, line: 1578                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T2_R0_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T2_R0_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T2_R0_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t2_r0.enable8                             */
/* Source filename: pu_plic.csr, line: 1571                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T2_R0_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T2_R0_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T2_R0_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t2_r0.enable7                             */
/* Source filename: pu_plic.csr, line: 1564                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T2_R0_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T2_R0_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T2_R0_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t2_r0.enable6                             */
/* Source filename: pu_plic.csr, line: 1557                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T2_R0_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T2_R0_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T2_R0_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t2_r0.enable5                             */
/* Source filename: pu_plic.csr, line: 1550                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T2_R0_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T2_R0_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T2_R0_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t2_r0.enable4                             */
/* Source filename: pu_plic.csr, line: 1543                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T2_R0_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T2_R0_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T2_R0_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t2_r0.enable3                             */
/* Source filename: pu_plic.csr, line: 1536                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T2_R0_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T2_R0_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T2_R0_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t2_r0.enable2                             */
/* Source filename: pu_plic.csr, line: 1529                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T2_R0_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T2_R0_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T2_R0_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t2_r0.enable1                             */
/* Source filename: pu_plic.csr, line: 1522                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T2_R0_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t2_r0.enable0                             */
/* Source filename: pu_plic.csr, line: 1515                                */
#define PU_PLIC_ENABLE_T2_R0_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R0_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R0_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T2_R0_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T2_R0_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t2_r1                                    */
/* Register template: pu_plic::enable_t2_r1                                */
/* Source filename: pu_plic.csr, line: 1741                                */
/* Field member: pu_plic::enable_t2_r1.enable9                             */
/* Source filename: pu_plic.csr, line: 1807                                */
#define PU_PLIC_ENABLE_T2_R1_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T2_R1_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T2_R1_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R1_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T2_R1_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T2_R1_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T2_R1_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t2_r1.enable8                             */
/* Source filename: pu_plic.csr, line: 1800                                */
#define PU_PLIC_ENABLE_T2_R1_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T2_R1_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T2_R1_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R1_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T2_R1_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T2_R1_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T2_R1_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t2_r1.enable7                             */
/* Source filename: pu_plic.csr, line: 1793                                */
#define PU_PLIC_ENABLE_T2_R1_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T2_R1_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T2_R1_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R1_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T2_R1_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T2_R1_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T2_R1_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t2_r1.enable6                             */
/* Source filename: pu_plic.csr, line: 1786                                */
#define PU_PLIC_ENABLE_T2_R1_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T2_R1_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T2_R1_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R1_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T2_R1_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T2_R1_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T2_R1_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t2_r1.enable5                             */
/* Source filename: pu_plic.csr, line: 1779                                */
#define PU_PLIC_ENABLE_T2_R1_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T2_R1_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T2_R1_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R1_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T2_R1_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T2_R1_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T2_R1_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t2_r1.enable4                             */
/* Source filename: pu_plic.csr, line: 1772                                */
#define PU_PLIC_ENABLE_T2_R1_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T2_R1_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T2_R1_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R1_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T2_R1_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T2_R1_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T2_R1_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t2_r1.enable3                             */
/* Source filename: pu_plic.csr, line: 1765                                */
#define PU_PLIC_ENABLE_T2_R1_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T2_R1_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T2_R1_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R1_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T2_R1_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T2_R1_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T2_R1_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t2_r1.enable2                             */
/* Source filename: pu_plic.csr, line: 1758                                */
#define PU_PLIC_ENABLE_T2_R1_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T2_R1_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T2_R1_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R1_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T2_R1_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T2_R1_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T2_R1_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t2_r1.enable1                             */
/* Source filename: pu_plic.csr, line: 1751                                */
#define PU_PLIC_ENABLE_T2_R1_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R1_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T2_R1_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T2_R1_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T2_R1_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t2_r1.enable0                             */
/* Source filename: pu_plic.csr, line: 1744                                */
#define PU_PLIC_ENABLE_T2_R1_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T2_R1_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T2_R1_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T2_R1_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T2_R1_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T2_R1_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T2_R1_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T2_R1_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t5_r0                                    */
/* Register template: pu_plic::enable_t5_r0                                */
/* Source filename: pu_plic.csr, line: 2424                                */
/* Field member: pu_plic::enable_t5_r0.enable31                            */
/* Source filename: pu_plic.csr, line: 2644                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE31_MSB 31u
#define PU_PLIC_ENABLE_T5_R0_ENABLE31_LSB 31u
#define PU_PLIC_ENABLE_T5_R0_ENABLE31_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE31_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE31_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE31_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE31_FIELD_MASK 0x80000000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE31_GET(x) (((x) & 0x80000000ul) >> 31)
#define PU_PLIC_ENABLE_T5_R0_ENABLE31_SET(x) (((x) << 31) & 0x80000000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE31_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_plic::enable_t5_r0.enable30                            */
/* Source filename: pu_plic.csr, line: 2637                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE30_MSB 30u
#define PU_PLIC_ENABLE_T5_R0_ENABLE30_LSB 30u
#define PU_PLIC_ENABLE_T5_R0_ENABLE30_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE30_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE30_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE30_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE30_FIELD_MASK 0x40000000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE30_GET(x) (((x) & 0x40000000ul) >> 30)
#define PU_PLIC_ENABLE_T5_R0_ENABLE30_SET(x) (((x) << 30) & 0x40000000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE30_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_plic::enable_t5_r0.enable29                            */
/* Source filename: pu_plic.csr, line: 2630                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE29_MSB 29u
#define PU_PLIC_ENABLE_T5_R0_ENABLE29_LSB 29u
#define PU_PLIC_ENABLE_T5_R0_ENABLE29_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE29_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE29_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE29_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE29_FIELD_MASK 0x20000000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE29_GET(x) (((x) & 0x20000000ul) >> 29)
#define PU_PLIC_ENABLE_T5_R0_ENABLE29_SET(x) (((x) << 29) & 0x20000000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE29_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: pu_plic::enable_t5_r0.enable28                            */
/* Source filename: pu_plic.csr, line: 2623                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE28_MSB 28u
#define PU_PLIC_ENABLE_T5_R0_ENABLE28_LSB 28u
#define PU_PLIC_ENABLE_T5_R0_ENABLE28_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE28_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE28_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE28_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE28_FIELD_MASK 0x10000000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE28_GET(x) (((x) & 0x10000000ul) >> 28)
#define PU_PLIC_ENABLE_T5_R0_ENABLE28_SET(x) (((x) << 28) & 0x10000000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE28_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_plic::enable_t5_r0.enable27                            */
/* Source filename: pu_plic.csr, line: 2616                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE27_MSB 27u
#define PU_PLIC_ENABLE_T5_R0_ENABLE27_LSB 27u
#define PU_PLIC_ENABLE_T5_R0_ENABLE27_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE27_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE27_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE27_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE27_FIELD_MASK 0x08000000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE27_GET(x) (((x) & 0x08000000ul) >> 27)
#define PU_PLIC_ENABLE_T5_R0_ENABLE27_SET(x) (((x) << 27) & 0x08000000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE27_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: pu_plic::enable_t5_r0.enable26                            */
/* Source filename: pu_plic.csr, line: 2609                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE26_MSB 26u
#define PU_PLIC_ENABLE_T5_R0_ENABLE26_LSB 26u
#define PU_PLIC_ENABLE_T5_R0_ENABLE26_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE26_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE26_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE26_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE26_FIELD_MASK 0x04000000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE26_GET(x) (((x) & 0x04000000ul) >> 26)
#define PU_PLIC_ENABLE_T5_R0_ENABLE26_SET(x) (((x) << 26) & 0x04000000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE26_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_plic::enable_t5_r0.enable25                            */
/* Source filename: pu_plic.csr, line: 2602                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE25_MSB 25u
#define PU_PLIC_ENABLE_T5_R0_ENABLE25_LSB 25u
#define PU_PLIC_ENABLE_T5_R0_ENABLE25_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE25_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE25_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE25_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE25_FIELD_MASK 0x02000000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE25_GET(x) (((x) & 0x02000000ul) >> 25)
#define PU_PLIC_ENABLE_T5_R0_ENABLE25_SET(x) (((x) << 25) & 0x02000000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE25_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000ul) | ((r) & 0xfdfffffful))
/* Field member: pu_plic::enable_t5_r0.enable24                            */
/* Source filename: pu_plic.csr, line: 2595                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE24_MSB 24u
#define PU_PLIC_ENABLE_T5_R0_ENABLE24_LSB 24u
#define PU_PLIC_ENABLE_T5_R0_ENABLE24_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE24_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE24_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE24_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE24_FIELD_MASK 0x01000000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE24_GET(x) (((x) & 0x01000000ul) >> 24)
#define PU_PLIC_ENABLE_T5_R0_ENABLE24_SET(x) (((x) << 24) & 0x01000000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE24_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000ul) | ((r) & 0xfefffffful))
/* Field member: pu_plic::enable_t5_r0.enable23                            */
/* Source filename: pu_plic.csr, line: 2588                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE23_MSB 23u
#define PU_PLIC_ENABLE_T5_R0_ENABLE23_LSB 23u
#define PU_PLIC_ENABLE_T5_R0_ENABLE23_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE23_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE23_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE23_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE23_FIELD_MASK 0x00800000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE23_GET(x) (((x) & 0x00800000ul) >> 23)
#define PU_PLIC_ENABLE_T5_R0_ENABLE23_SET(x) (((x) << 23) & 0x00800000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE23_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: pu_plic::enable_t5_r0.enable22                            */
/* Source filename: pu_plic.csr, line: 2581                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE22_MSB 22u
#define PU_PLIC_ENABLE_T5_R0_ENABLE22_LSB 22u
#define PU_PLIC_ENABLE_T5_R0_ENABLE22_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE22_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE22_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE22_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE22_FIELD_MASK 0x00400000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE22_GET(x) (((x) & 0x00400000ul) >> 22)
#define PU_PLIC_ENABLE_T5_R0_ENABLE22_SET(x) (((x) << 22) & 0x00400000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE22_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pu_plic::enable_t5_r0.enable21                            */
/* Source filename: pu_plic.csr, line: 2574                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE21_MSB 21u
#define PU_PLIC_ENABLE_T5_R0_ENABLE21_LSB 21u
#define PU_PLIC_ENABLE_T5_R0_ENABLE21_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE21_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE21_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE21_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE21_FIELD_MASK 0x00200000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE21_GET(x) (((x) & 0x00200000ul) >> 21)
#define PU_PLIC_ENABLE_T5_R0_ENABLE21_SET(x) (((x) << 21) & 0x00200000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE21_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_plic::enable_t5_r0.enable20                            */
/* Source filename: pu_plic.csr, line: 2567                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE20_MSB 20u
#define PU_PLIC_ENABLE_T5_R0_ENABLE20_LSB 20u
#define PU_PLIC_ENABLE_T5_R0_ENABLE20_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE20_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE20_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE20_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE20_FIELD_MASK 0x00100000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE20_GET(x) (((x) & 0x00100000ul) >> 20)
#define PU_PLIC_ENABLE_T5_R0_ENABLE20_SET(x) (((x) << 20) & 0x00100000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE20_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_plic::enable_t5_r0.enable19                            */
/* Source filename: pu_plic.csr, line: 2560                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE19_MSB 19u
#define PU_PLIC_ENABLE_T5_R0_ENABLE19_LSB 19u
#define PU_PLIC_ENABLE_T5_R0_ENABLE19_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE19_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE19_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE19_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE19_FIELD_MASK 0x00080000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE19_GET(x) (((x) & 0x00080000ul) >> 19)
#define PU_PLIC_ENABLE_T5_R0_ENABLE19_SET(x) (((x) << 19) & 0x00080000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE19_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: pu_plic::enable_t5_r0.enable18                            */
/* Source filename: pu_plic.csr, line: 2553                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE18_MSB 18u
#define PU_PLIC_ENABLE_T5_R0_ENABLE18_LSB 18u
#define PU_PLIC_ENABLE_T5_R0_ENABLE18_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE18_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE18_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE18_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE18_FIELD_MASK 0x00040000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE18_GET(x) (((x) & 0x00040000ul) >> 18)
#define PU_PLIC_ENABLE_T5_R0_ENABLE18_SET(x) (((x) << 18) & 0x00040000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE18_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: pu_plic::enable_t5_r0.enable17                            */
/* Source filename: pu_plic.csr, line: 2546                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE17_MSB 17u
#define PU_PLIC_ENABLE_T5_R0_ENABLE17_LSB 17u
#define PU_PLIC_ENABLE_T5_R0_ENABLE17_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE17_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE17_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE17_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE17_FIELD_MASK 0x00020000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE17_GET(x) (((x) & 0x00020000ul) >> 17)
#define PU_PLIC_ENABLE_T5_R0_ENABLE17_SET(x) (((x) << 17) & 0x00020000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE17_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_plic::enable_t5_r0.enable16                            */
/* Source filename: pu_plic.csr, line: 2539                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE16_MSB 16u
#define PU_PLIC_ENABLE_T5_R0_ENABLE16_LSB 16u
#define PU_PLIC_ENABLE_T5_R0_ENABLE16_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE16_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE16_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE16_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE16_FIELD_MASK 0x00010000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE16_GET(x) (((x) & 0x00010000ul) >> 16)
#define PU_PLIC_ENABLE_T5_R0_ENABLE16_SET(x) (((x) << 16) & 0x00010000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE16_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_plic::enable_t5_r0.enable15                            */
/* Source filename: pu_plic.csr, line: 2532                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE15_MSB 15u
#define PU_PLIC_ENABLE_T5_R0_ENABLE15_LSB 15u
#define PU_PLIC_ENABLE_T5_R0_ENABLE15_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE15_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE15_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE15_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE15_FIELD_MASK 0x00008000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE15_GET(x) (((x) & 0x00008000ul) >> 15)
#define PU_PLIC_ENABLE_T5_R0_ENABLE15_SET(x) (((x) << 15) & 0x00008000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE15_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_plic::enable_t5_r0.enable14                            */
/* Source filename: pu_plic.csr, line: 2525                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE14_MSB 14u
#define PU_PLIC_ENABLE_T5_R0_ENABLE14_LSB 14u
#define PU_PLIC_ENABLE_T5_R0_ENABLE14_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE14_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE14_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE14_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE14_FIELD_MASK 0x00004000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE14_GET(x) (((x) & 0x00004000ul) >> 14)
#define PU_PLIC_ENABLE_T5_R0_ENABLE14_SET(x) (((x) << 14) & 0x00004000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE14_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_plic::enable_t5_r0.enable13                            */
/* Source filename: pu_plic.csr, line: 2518                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE13_MSB 13u
#define PU_PLIC_ENABLE_T5_R0_ENABLE13_LSB 13u
#define PU_PLIC_ENABLE_T5_R0_ENABLE13_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE13_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE13_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE13_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE13_FIELD_MASK 0x00002000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE13_GET(x) (((x) & 0x00002000ul) >> 13)
#define PU_PLIC_ENABLE_T5_R0_ENABLE13_SET(x) (((x) << 13) & 0x00002000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE13_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_plic::enable_t5_r0.enable12                            */
/* Source filename: pu_plic.csr, line: 2511                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE12_MSB 12u
#define PU_PLIC_ENABLE_T5_R0_ENABLE12_LSB 12u
#define PU_PLIC_ENABLE_T5_R0_ENABLE12_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE12_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE12_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE12_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE12_FIELD_MASK 0x00001000ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE12_GET(x) (((x) & 0x00001000ul) >> 12)
#define PU_PLIC_ENABLE_T5_R0_ENABLE12_SET(x) (((x) << 12) & 0x00001000ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE12_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_plic::enable_t5_r0.enable11                            */
/* Source filename: pu_plic.csr, line: 2504                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE11_MSB 11u
#define PU_PLIC_ENABLE_T5_R0_ENABLE11_LSB 11u
#define PU_PLIC_ENABLE_T5_R0_ENABLE11_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE11_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE11_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE11_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE11_FIELD_MASK 0x00000800ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE11_GET(x) (((x) & 0x00000800ul) >> 11)
#define PU_PLIC_ENABLE_T5_R0_ENABLE11_SET(x) (((x) << 11) & 0x00000800ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE11_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_plic::enable_t5_r0.enable10                            */
/* Source filename: pu_plic.csr, line: 2497                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE10_MSB 10u
#define PU_PLIC_ENABLE_T5_R0_ENABLE10_LSB 10u
#define PU_PLIC_ENABLE_T5_R0_ENABLE10_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE10_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE10_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE10_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE10_FIELD_MASK 0x00000400ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE10_GET(x) (((x) & 0x00000400ul) >> 10)
#define PU_PLIC_ENABLE_T5_R0_ENABLE10_SET(x) (((x) << 10) & 0x00000400ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE10_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: pu_plic::enable_t5_r0.enable9                             */
/* Source filename: pu_plic.csr, line: 2490                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T5_R0_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T5_R0_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T5_R0_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t5_r0.enable8                             */
/* Source filename: pu_plic.csr, line: 2483                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T5_R0_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T5_R0_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T5_R0_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t5_r0.enable7                             */
/* Source filename: pu_plic.csr, line: 2476                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T5_R0_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T5_R0_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T5_R0_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t5_r0.enable6                             */
/* Source filename: pu_plic.csr, line: 2469                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T5_R0_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T5_R0_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T5_R0_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t5_r0.enable5                             */
/* Source filename: pu_plic.csr, line: 2462                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T5_R0_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T5_R0_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T5_R0_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t5_r0.enable4                             */
/* Source filename: pu_plic.csr, line: 2455                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T5_R0_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T5_R0_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T5_R0_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t5_r0.enable3                             */
/* Source filename: pu_plic.csr, line: 2448                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T5_R0_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T5_R0_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T5_R0_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t5_r0.enable2                             */
/* Source filename: pu_plic.csr, line: 2441                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T5_R0_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T5_R0_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T5_R0_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t5_r0.enable1                             */
/* Source filename: pu_plic.csr, line: 2434                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T5_R0_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t5_r0.enable0                             */
/* Source filename: pu_plic.csr, line: 2427                                */
#define PU_PLIC_ENABLE_T5_R0_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R0_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R0_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T5_R0_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T5_R0_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t5_r1                                    */
/* Register template: pu_plic::enable_t5_r1                                */
/* Source filename: pu_plic.csr, line: 2653                                */
/* Field member: pu_plic::enable_t5_r1.enable9                             */
/* Source filename: pu_plic.csr, line: 2719                                */
#define PU_PLIC_ENABLE_T5_R1_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T5_R1_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T5_R1_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R1_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T5_R1_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T5_R1_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T5_R1_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t5_r1.enable8                             */
/* Source filename: pu_plic.csr, line: 2712                                */
#define PU_PLIC_ENABLE_T5_R1_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T5_R1_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T5_R1_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R1_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T5_R1_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T5_R1_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T5_R1_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t5_r1.enable7                             */
/* Source filename: pu_plic.csr, line: 2705                                */
#define PU_PLIC_ENABLE_T5_R1_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T5_R1_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T5_R1_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R1_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T5_R1_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T5_R1_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T5_R1_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t5_r1.enable6                             */
/* Source filename: pu_plic.csr, line: 2698                                */
#define PU_PLIC_ENABLE_T5_R1_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T5_R1_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T5_R1_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R1_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T5_R1_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T5_R1_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T5_R1_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t5_r1.enable5                             */
/* Source filename: pu_plic.csr, line: 2691                                */
#define PU_PLIC_ENABLE_T5_R1_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T5_R1_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T5_R1_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R1_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T5_R1_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T5_R1_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T5_R1_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t5_r1.enable4                             */
/* Source filename: pu_plic.csr, line: 2684                                */
#define PU_PLIC_ENABLE_T5_R1_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T5_R1_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T5_R1_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R1_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T5_R1_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T5_R1_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T5_R1_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t5_r1.enable3                             */
/* Source filename: pu_plic.csr, line: 2677                                */
#define PU_PLIC_ENABLE_T5_R1_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T5_R1_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T5_R1_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R1_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T5_R1_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T5_R1_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T5_R1_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t5_r1.enable2                             */
/* Source filename: pu_plic.csr, line: 2670                                */
#define PU_PLIC_ENABLE_T5_R1_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T5_R1_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T5_R1_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R1_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T5_R1_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T5_R1_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T5_R1_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t5_r1.enable1                             */
/* Source filename: pu_plic.csr, line: 2663                                */
#define PU_PLIC_ENABLE_T5_R1_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R1_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T5_R1_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T5_R1_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T5_R1_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t5_r1.enable0                             */
/* Source filename: pu_plic.csr, line: 2656                                */
#define PU_PLIC_ENABLE_T5_R1_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T5_R1_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T5_R1_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T5_R1_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T5_R1_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T5_R1_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T5_R1_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T5_R1_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t4_r0                                    */
/* Register template: pu_plic::enable_t4_r0                                */
/* Source filename: pu_plic.csr, line: 2120                                */
/* Field member: pu_plic::enable_t4_r0.enable31                            */
/* Source filename: pu_plic.csr, line: 2340                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE31_MSB 31u
#define PU_PLIC_ENABLE_T4_R0_ENABLE31_LSB 31u
#define PU_PLIC_ENABLE_T4_R0_ENABLE31_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE31_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE31_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE31_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE31_FIELD_MASK 0x80000000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE31_GET(x) (((x) & 0x80000000ul) >> 31)
#define PU_PLIC_ENABLE_T4_R0_ENABLE31_SET(x) (((x) << 31) & 0x80000000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE31_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_plic::enable_t4_r0.enable30                            */
/* Source filename: pu_plic.csr, line: 2333                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE30_MSB 30u
#define PU_PLIC_ENABLE_T4_R0_ENABLE30_LSB 30u
#define PU_PLIC_ENABLE_T4_R0_ENABLE30_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE30_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE30_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE30_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE30_FIELD_MASK 0x40000000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE30_GET(x) (((x) & 0x40000000ul) >> 30)
#define PU_PLIC_ENABLE_T4_R0_ENABLE30_SET(x) (((x) << 30) & 0x40000000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE30_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_plic::enable_t4_r0.enable29                            */
/* Source filename: pu_plic.csr, line: 2326                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE29_MSB 29u
#define PU_PLIC_ENABLE_T4_R0_ENABLE29_LSB 29u
#define PU_PLIC_ENABLE_T4_R0_ENABLE29_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE29_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE29_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE29_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE29_FIELD_MASK 0x20000000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE29_GET(x) (((x) & 0x20000000ul) >> 29)
#define PU_PLIC_ENABLE_T4_R0_ENABLE29_SET(x) (((x) << 29) & 0x20000000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE29_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: pu_plic::enable_t4_r0.enable28                            */
/* Source filename: pu_plic.csr, line: 2319                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE28_MSB 28u
#define PU_PLIC_ENABLE_T4_R0_ENABLE28_LSB 28u
#define PU_PLIC_ENABLE_T4_R0_ENABLE28_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE28_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE28_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE28_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE28_FIELD_MASK 0x10000000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE28_GET(x) (((x) & 0x10000000ul) >> 28)
#define PU_PLIC_ENABLE_T4_R0_ENABLE28_SET(x) (((x) << 28) & 0x10000000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE28_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_plic::enable_t4_r0.enable27                            */
/* Source filename: pu_plic.csr, line: 2312                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE27_MSB 27u
#define PU_PLIC_ENABLE_T4_R0_ENABLE27_LSB 27u
#define PU_PLIC_ENABLE_T4_R0_ENABLE27_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE27_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE27_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE27_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE27_FIELD_MASK 0x08000000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE27_GET(x) (((x) & 0x08000000ul) >> 27)
#define PU_PLIC_ENABLE_T4_R0_ENABLE27_SET(x) (((x) << 27) & 0x08000000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE27_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: pu_plic::enable_t4_r0.enable26                            */
/* Source filename: pu_plic.csr, line: 2305                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE26_MSB 26u
#define PU_PLIC_ENABLE_T4_R0_ENABLE26_LSB 26u
#define PU_PLIC_ENABLE_T4_R0_ENABLE26_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE26_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE26_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE26_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE26_FIELD_MASK 0x04000000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE26_GET(x) (((x) & 0x04000000ul) >> 26)
#define PU_PLIC_ENABLE_T4_R0_ENABLE26_SET(x) (((x) << 26) & 0x04000000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE26_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_plic::enable_t4_r0.enable25                            */
/* Source filename: pu_plic.csr, line: 2298                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE25_MSB 25u
#define PU_PLIC_ENABLE_T4_R0_ENABLE25_LSB 25u
#define PU_PLIC_ENABLE_T4_R0_ENABLE25_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE25_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE25_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE25_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE25_FIELD_MASK 0x02000000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE25_GET(x) (((x) & 0x02000000ul) >> 25)
#define PU_PLIC_ENABLE_T4_R0_ENABLE25_SET(x) (((x) << 25) & 0x02000000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE25_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000ul) | ((r) & 0xfdfffffful))
/* Field member: pu_plic::enable_t4_r0.enable24                            */
/* Source filename: pu_plic.csr, line: 2291                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE24_MSB 24u
#define PU_PLIC_ENABLE_T4_R0_ENABLE24_LSB 24u
#define PU_PLIC_ENABLE_T4_R0_ENABLE24_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE24_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE24_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE24_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE24_FIELD_MASK 0x01000000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE24_GET(x) (((x) & 0x01000000ul) >> 24)
#define PU_PLIC_ENABLE_T4_R0_ENABLE24_SET(x) (((x) << 24) & 0x01000000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE24_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000ul) | ((r) & 0xfefffffful))
/* Field member: pu_plic::enable_t4_r0.enable23                            */
/* Source filename: pu_plic.csr, line: 2284                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE23_MSB 23u
#define PU_PLIC_ENABLE_T4_R0_ENABLE23_LSB 23u
#define PU_PLIC_ENABLE_T4_R0_ENABLE23_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE23_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE23_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE23_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE23_FIELD_MASK 0x00800000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE23_GET(x) (((x) & 0x00800000ul) >> 23)
#define PU_PLIC_ENABLE_T4_R0_ENABLE23_SET(x) (((x) << 23) & 0x00800000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE23_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: pu_plic::enable_t4_r0.enable22                            */
/* Source filename: pu_plic.csr, line: 2277                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE22_MSB 22u
#define PU_PLIC_ENABLE_T4_R0_ENABLE22_LSB 22u
#define PU_PLIC_ENABLE_T4_R0_ENABLE22_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE22_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE22_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE22_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE22_FIELD_MASK 0x00400000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE22_GET(x) (((x) & 0x00400000ul) >> 22)
#define PU_PLIC_ENABLE_T4_R0_ENABLE22_SET(x) (((x) << 22) & 0x00400000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE22_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pu_plic::enable_t4_r0.enable21                            */
/* Source filename: pu_plic.csr, line: 2270                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE21_MSB 21u
#define PU_PLIC_ENABLE_T4_R0_ENABLE21_LSB 21u
#define PU_PLIC_ENABLE_T4_R0_ENABLE21_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE21_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE21_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE21_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE21_FIELD_MASK 0x00200000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE21_GET(x) (((x) & 0x00200000ul) >> 21)
#define PU_PLIC_ENABLE_T4_R0_ENABLE21_SET(x) (((x) << 21) & 0x00200000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE21_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_plic::enable_t4_r0.enable20                            */
/* Source filename: pu_plic.csr, line: 2263                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE20_MSB 20u
#define PU_PLIC_ENABLE_T4_R0_ENABLE20_LSB 20u
#define PU_PLIC_ENABLE_T4_R0_ENABLE20_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE20_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE20_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE20_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE20_FIELD_MASK 0x00100000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE20_GET(x) (((x) & 0x00100000ul) >> 20)
#define PU_PLIC_ENABLE_T4_R0_ENABLE20_SET(x) (((x) << 20) & 0x00100000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE20_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_plic::enable_t4_r0.enable19                            */
/* Source filename: pu_plic.csr, line: 2256                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE19_MSB 19u
#define PU_PLIC_ENABLE_T4_R0_ENABLE19_LSB 19u
#define PU_PLIC_ENABLE_T4_R0_ENABLE19_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE19_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE19_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE19_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE19_FIELD_MASK 0x00080000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE19_GET(x) (((x) & 0x00080000ul) >> 19)
#define PU_PLIC_ENABLE_T4_R0_ENABLE19_SET(x) (((x) << 19) & 0x00080000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE19_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: pu_plic::enable_t4_r0.enable18                            */
/* Source filename: pu_plic.csr, line: 2249                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE18_MSB 18u
#define PU_PLIC_ENABLE_T4_R0_ENABLE18_LSB 18u
#define PU_PLIC_ENABLE_T4_R0_ENABLE18_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE18_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE18_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE18_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE18_FIELD_MASK 0x00040000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE18_GET(x) (((x) & 0x00040000ul) >> 18)
#define PU_PLIC_ENABLE_T4_R0_ENABLE18_SET(x) (((x) << 18) & 0x00040000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE18_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: pu_plic::enable_t4_r0.enable17                            */
/* Source filename: pu_plic.csr, line: 2242                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE17_MSB 17u
#define PU_PLIC_ENABLE_T4_R0_ENABLE17_LSB 17u
#define PU_PLIC_ENABLE_T4_R0_ENABLE17_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE17_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE17_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE17_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE17_FIELD_MASK 0x00020000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE17_GET(x) (((x) & 0x00020000ul) >> 17)
#define PU_PLIC_ENABLE_T4_R0_ENABLE17_SET(x) (((x) << 17) & 0x00020000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE17_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_plic::enable_t4_r0.enable16                            */
/* Source filename: pu_plic.csr, line: 2235                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE16_MSB 16u
#define PU_PLIC_ENABLE_T4_R0_ENABLE16_LSB 16u
#define PU_PLIC_ENABLE_T4_R0_ENABLE16_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE16_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE16_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE16_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE16_FIELD_MASK 0x00010000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE16_GET(x) (((x) & 0x00010000ul) >> 16)
#define PU_PLIC_ENABLE_T4_R0_ENABLE16_SET(x) (((x) << 16) & 0x00010000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE16_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_plic::enable_t4_r0.enable15                            */
/* Source filename: pu_plic.csr, line: 2228                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE15_MSB 15u
#define PU_PLIC_ENABLE_T4_R0_ENABLE15_LSB 15u
#define PU_PLIC_ENABLE_T4_R0_ENABLE15_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE15_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE15_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE15_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE15_FIELD_MASK 0x00008000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE15_GET(x) (((x) & 0x00008000ul) >> 15)
#define PU_PLIC_ENABLE_T4_R0_ENABLE15_SET(x) (((x) << 15) & 0x00008000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE15_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_plic::enable_t4_r0.enable14                            */
/* Source filename: pu_plic.csr, line: 2221                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE14_MSB 14u
#define PU_PLIC_ENABLE_T4_R0_ENABLE14_LSB 14u
#define PU_PLIC_ENABLE_T4_R0_ENABLE14_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE14_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE14_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE14_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE14_FIELD_MASK 0x00004000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE14_GET(x) (((x) & 0x00004000ul) >> 14)
#define PU_PLIC_ENABLE_T4_R0_ENABLE14_SET(x) (((x) << 14) & 0x00004000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE14_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_plic::enable_t4_r0.enable13                            */
/* Source filename: pu_plic.csr, line: 2214                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE13_MSB 13u
#define PU_PLIC_ENABLE_T4_R0_ENABLE13_LSB 13u
#define PU_PLIC_ENABLE_T4_R0_ENABLE13_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE13_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE13_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE13_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE13_FIELD_MASK 0x00002000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE13_GET(x) (((x) & 0x00002000ul) >> 13)
#define PU_PLIC_ENABLE_T4_R0_ENABLE13_SET(x) (((x) << 13) & 0x00002000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE13_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_plic::enable_t4_r0.enable12                            */
/* Source filename: pu_plic.csr, line: 2207                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE12_MSB 12u
#define PU_PLIC_ENABLE_T4_R0_ENABLE12_LSB 12u
#define PU_PLIC_ENABLE_T4_R0_ENABLE12_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE12_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE12_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE12_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE12_FIELD_MASK 0x00001000ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE12_GET(x) (((x) & 0x00001000ul) >> 12)
#define PU_PLIC_ENABLE_T4_R0_ENABLE12_SET(x) (((x) << 12) & 0x00001000ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE12_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_plic::enable_t4_r0.enable11                            */
/* Source filename: pu_plic.csr, line: 2200                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE11_MSB 11u
#define PU_PLIC_ENABLE_T4_R0_ENABLE11_LSB 11u
#define PU_PLIC_ENABLE_T4_R0_ENABLE11_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE11_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE11_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE11_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE11_FIELD_MASK 0x00000800ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE11_GET(x) (((x) & 0x00000800ul) >> 11)
#define PU_PLIC_ENABLE_T4_R0_ENABLE11_SET(x) (((x) << 11) & 0x00000800ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE11_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_plic::enable_t4_r0.enable10                            */
/* Source filename: pu_plic.csr, line: 2193                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE10_MSB 10u
#define PU_PLIC_ENABLE_T4_R0_ENABLE10_LSB 10u
#define PU_PLIC_ENABLE_T4_R0_ENABLE10_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE10_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE10_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE10_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE10_FIELD_MASK 0x00000400ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE10_GET(x) (((x) & 0x00000400ul) >> 10)
#define PU_PLIC_ENABLE_T4_R0_ENABLE10_SET(x) (((x) << 10) & 0x00000400ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE10_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: pu_plic::enable_t4_r0.enable9                             */
/* Source filename: pu_plic.csr, line: 2186                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T4_R0_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T4_R0_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T4_R0_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t4_r0.enable8                             */
/* Source filename: pu_plic.csr, line: 2179                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T4_R0_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T4_R0_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T4_R0_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t4_r0.enable7                             */
/* Source filename: pu_plic.csr, line: 2172                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T4_R0_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T4_R0_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T4_R0_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t4_r0.enable6                             */
/* Source filename: pu_plic.csr, line: 2165                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T4_R0_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T4_R0_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T4_R0_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t4_r0.enable5                             */
/* Source filename: pu_plic.csr, line: 2158                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T4_R0_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T4_R0_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T4_R0_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t4_r0.enable4                             */
/* Source filename: pu_plic.csr, line: 2151                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T4_R0_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T4_R0_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T4_R0_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t4_r0.enable3                             */
/* Source filename: pu_plic.csr, line: 2144                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T4_R0_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T4_R0_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T4_R0_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t4_r0.enable2                             */
/* Source filename: pu_plic.csr, line: 2137                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T4_R0_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T4_R0_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T4_R0_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t4_r0.enable1                             */
/* Source filename: pu_plic.csr, line: 2130                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T4_R0_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t4_r0.enable0                             */
/* Source filename: pu_plic.csr, line: 2123                                */
#define PU_PLIC_ENABLE_T4_R0_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R0_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R0_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T4_R0_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T4_R0_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t4_r1                                    */
/* Register template: pu_plic::enable_t4_r1                                */
/* Source filename: pu_plic.csr, line: 2349                                */
/* Field member: pu_plic::enable_t4_r1.enable9                             */
/* Source filename: pu_plic.csr, line: 2415                                */
#define PU_PLIC_ENABLE_T4_R1_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T4_R1_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T4_R1_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R1_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T4_R1_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T4_R1_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T4_R1_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t4_r1.enable8                             */
/* Source filename: pu_plic.csr, line: 2408                                */
#define PU_PLIC_ENABLE_T4_R1_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T4_R1_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T4_R1_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R1_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T4_R1_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T4_R1_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T4_R1_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t4_r1.enable7                             */
/* Source filename: pu_plic.csr, line: 2401                                */
#define PU_PLIC_ENABLE_T4_R1_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T4_R1_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T4_R1_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R1_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T4_R1_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T4_R1_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T4_R1_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t4_r1.enable6                             */
/* Source filename: pu_plic.csr, line: 2394                                */
#define PU_PLIC_ENABLE_T4_R1_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T4_R1_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T4_R1_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R1_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T4_R1_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T4_R1_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T4_R1_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t4_r1.enable5                             */
/* Source filename: pu_plic.csr, line: 2387                                */
#define PU_PLIC_ENABLE_T4_R1_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T4_R1_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T4_R1_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R1_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T4_R1_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T4_R1_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T4_R1_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t4_r1.enable4                             */
/* Source filename: pu_plic.csr, line: 2380                                */
#define PU_PLIC_ENABLE_T4_R1_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T4_R1_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T4_R1_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R1_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T4_R1_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T4_R1_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T4_R1_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t4_r1.enable3                             */
/* Source filename: pu_plic.csr, line: 2373                                */
#define PU_PLIC_ENABLE_T4_R1_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T4_R1_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T4_R1_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R1_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T4_R1_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T4_R1_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T4_R1_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t4_r1.enable2                             */
/* Source filename: pu_plic.csr, line: 2366                                */
#define PU_PLIC_ENABLE_T4_R1_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T4_R1_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T4_R1_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R1_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T4_R1_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T4_R1_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T4_R1_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t4_r1.enable1                             */
/* Source filename: pu_plic.csr, line: 2359                                */
#define PU_PLIC_ENABLE_T4_R1_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R1_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T4_R1_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T4_R1_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T4_R1_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t4_r1.enable0                             */
/* Source filename: pu_plic.csr, line: 2352                                */
#define PU_PLIC_ENABLE_T4_R1_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T4_R1_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T4_R1_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T4_R1_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T4_R1_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T4_R1_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T4_R1_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T4_R1_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t7_r0                                    */
/* Register template: pu_plic::enable_t7_r0                                */
/* Source filename: pu_plic.csr, line: 3032                                */
/* Field member: pu_plic::enable_t7_r0.enable31                            */
/* Source filename: pu_plic.csr, line: 3252                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE31_MSB 31u
#define PU_PLIC_ENABLE_T7_R0_ENABLE31_LSB 31u
#define PU_PLIC_ENABLE_T7_R0_ENABLE31_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE31_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE31_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE31_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE31_FIELD_MASK 0x80000000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE31_GET(x) (((x) & 0x80000000ul) >> 31)
#define PU_PLIC_ENABLE_T7_R0_ENABLE31_SET(x) (((x) << 31) & 0x80000000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE31_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_plic::enable_t7_r0.enable30                            */
/* Source filename: pu_plic.csr, line: 3245                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE30_MSB 30u
#define PU_PLIC_ENABLE_T7_R0_ENABLE30_LSB 30u
#define PU_PLIC_ENABLE_T7_R0_ENABLE30_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE30_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE30_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE30_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE30_FIELD_MASK 0x40000000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE30_GET(x) (((x) & 0x40000000ul) >> 30)
#define PU_PLIC_ENABLE_T7_R0_ENABLE30_SET(x) (((x) << 30) & 0x40000000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE30_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_plic::enable_t7_r0.enable29                            */
/* Source filename: pu_plic.csr, line: 3238                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE29_MSB 29u
#define PU_PLIC_ENABLE_T7_R0_ENABLE29_LSB 29u
#define PU_PLIC_ENABLE_T7_R0_ENABLE29_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE29_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE29_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE29_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE29_FIELD_MASK 0x20000000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE29_GET(x) (((x) & 0x20000000ul) >> 29)
#define PU_PLIC_ENABLE_T7_R0_ENABLE29_SET(x) (((x) << 29) & 0x20000000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE29_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: pu_plic::enable_t7_r0.enable28                            */
/* Source filename: pu_plic.csr, line: 3231                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE28_MSB 28u
#define PU_PLIC_ENABLE_T7_R0_ENABLE28_LSB 28u
#define PU_PLIC_ENABLE_T7_R0_ENABLE28_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE28_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE28_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE28_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE28_FIELD_MASK 0x10000000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE28_GET(x) (((x) & 0x10000000ul) >> 28)
#define PU_PLIC_ENABLE_T7_R0_ENABLE28_SET(x) (((x) << 28) & 0x10000000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE28_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_plic::enable_t7_r0.enable27                            */
/* Source filename: pu_plic.csr, line: 3224                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE27_MSB 27u
#define PU_PLIC_ENABLE_T7_R0_ENABLE27_LSB 27u
#define PU_PLIC_ENABLE_T7_R0_ENABLE27_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE27_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE27_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE27_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE27_FIELD_MASK 0x08000000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE27_GET(x) (((x) & 0x08000000ul) >> 27)
#define PU_PLIC_ENABLE_T7_R0_ENABLE27_SET(x) (((x) << 27) & 0x08000000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE27_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: pu_plic::enable_t7_r0.enable26                            */
/* Source filename: pu_plic.csr, line: 3217                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE26_MSB 26u
#define PU_PLIC_ENABLE_T7_R0_ENABLE26_LSB 26u
#define PU_PLIC_ENABLE_T7_R0_ENABLE26_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE26_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE26_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE26_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE26_FIELD_MASK 0x04000000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE26_GET(x) (((x) & 0x04000000ul) >> 26)
#define PU_PLIC_ENABLE_T7_R0_ENABLE26_SET(x) (((x) << 26) & 0x04000000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE26_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_plic::enable_t7_r0.enable25                            */
/* Source filename: pu_plic.csr, line: 3210                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE25_MSB 25u
#define PU_PLIC_ENABLE_T7_R0_ENABLE25_LSB 25u
#define PU_PLIC_ENABLE_T7_R0_ENABLE25_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE25_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE25_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE25_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE25_FIELD_MASK 0x02000000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE25_GET(x) (((x) & 0x02000000ul) >> 25)
#define PU_PLIC_ENABLE_T7_R0_ENABLE25_SET(x) (((x) << 25) & 0x02000000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE25_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000ul) | ((r) & 0xfdfffffful))
/* Field member: pu_plic::enable_t7_r0.enable24                            */
/* Source filename: pu_plic.csr, line: 3203                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE24_MSB 24u
#define PU_PLIC_ENABLE_T7_R0_ENABLE24_LSB 24u
#define PU_PLIC_ENABLE_T7_R0_ENABLE24_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE24_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE24_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE24_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE24_FIELD_MASK 0x01000000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE24_GET(x) (((x) & 0x01000000ul) >> 24)
#define PU_PLIC_ENABLE_T7_R0_ENABLE24_SET(x) (((x) << 24) & 0x01000000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE24_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000ul) | ((r) & 0xfefffffful))
/* Field member: pu_plic::enable_t7_r0.enable23                            */
/* Source filename: pu_plic.csr, line: 3196                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE23_MSB 23u
#define PU_PLIC_ENABLE_T7_R0_ENABLE23_LSB 23u
#define PU_PLIC_ENABLE_T7_R0_ENABLE23_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE23_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE23_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE23_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE23_FIELD_MASK 0x00800000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE23_GET(x) (((x) & 0x00800000ul) >> 23)
#define PU_PLIC_ENABLE_T7_R0_ENABLE23_SET(x) (((x) << 23) & 0x00800000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE23_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: pu_plic::enable_t7_r0.enable22                            */
/* Source filename: pu_plic.csr, line: 3189                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE22_MSB 22u
#define PU_PLIC_ENABLE_T7_R0_ENABLE22_LSB 22u
#define PU_PLIC_ENABLE_T7_R0_ENABLE22_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE22_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE22_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE22_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE22_FIELD_MASK 0x00400000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE22_GET(x) (((x) & 0x00400000ul) >> 22)
#define PU_PLIC_ENABLE_T7_R0_ENABLE22_SET(x) (((x) << 22) & 0x00400000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE22_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pu_plic::enable_t7_r0.enable21                            */
/* Source filename: pu_plic.csr, line: 3182                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE21_MSB 21u
#define PU_PLIC_ENABLE_T7_R0_ENABLE21_LSB 21u
#define PU_PLIC_ENABLE_T7_R0_ENABLE21_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE21_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE21_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE21_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE21_FIELD_MASK 0x00200000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE21_GET(x) (((x) & 0x00200000ul) >> 21)
#define PU_PLIC_ENABLE_T7_R0_ENABLE21_SET(x) (((x) << 21) & 0x00200000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE21_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_plic::enable_t7_r0.enable20                            */
/* Source filename: pu_plic.csr, line: 3175                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE20_MSB 20u
#define PU_PLIC_ENABLE_T7_R0_ENABLE20_LSB 20u
#define PU_PLIC_ENABLE_T7_R0_ENABLE20_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE20_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE20_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE20_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE20_FIELD_MASK 0x00100000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE20_GET(x) (((x) & 0x00100000ul) >> 20)
#define PU_PLIC_ENABLE_T7_R0_ENABLE20_SET(x) (((x) << 20) & 0x00100000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE20_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_plic::enable_t7_r0.enable19                            */
/* Source filename: pu_plic.csr, line: 3168                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE19_MSB 19u
#define PU_PLIC_ENABLE_T7_R0_ENABLE19_LSB 19u
#define PU_PLIC_ENABLE_T7_R0_ENABLE19_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE19_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE19_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE19_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE19_FIELD_MASK 0x00080000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE19_GET(x) (((x) & 0x00080000ul) >> 19)
#define PU_PLIC_ENABLE_T7_R0_ENABLE19_SET(x) (((x) << 19) & 0x00080000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE19_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: pu_plic::enable_t7_r0.enable18                            */
/* Source filename: pu_plic.csr, line: 3161                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE18_MSB 18u
#define PU_PLIC_ENABLE_T7_R0_ENABLE18_LSB 18u
#define PU_PLIC_ENABLE_T7_R0_ENABLE18_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE18_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE18_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE18_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE18_FIELD_MASK 0x00040000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE18_GET(x) (((x) & 0x00040000ul) >> 18)
#define PU_PLIC_ENABLE_T7_R0_ENABLE18_SET(x) (((x) << 18) & 0x00040000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE18_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: pu_plic::enable_t7_r0.enable17                            */
/* Source filename: pu_plic.csr, line: 3154                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE17_MSB 17u
#define PU_PLIC_ENABLE_T7_R0_ENABLE17_LSB 17u
#define PU_PLIC_ENABLE_T7_R0_ENABLE17_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE17_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE17_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE17_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE17_FIELD_MASK 0x00020000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE17_GET(x) (((x) & 0x00020000ul) >> 17)
#define PU_PLIC_ENABLE_T7_R0_ENABLE17_SET(x) (((x) << 17) & 0x00020000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE17_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_plic::enable_t7_r0.enable16                            */
/* Source filename: pu_plic.csr, line: 3147                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE16_MSB 16u
#define PU_PLIC_ENABLE_T7_R0_ENABLE16_LSB 16u
#define PU_PLIC_ENABLE_T7_R0_ENABLE16_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE16_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE16_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE16_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE16_FIELD_MASK 0x00010000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE16_GET(x) (((x) & 0x00010000ul) >> 16)
#define PU_PLIC_ENABLE_T7_R0_ENABLE16_SET(x) (((x) << 16) & 0x00010000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE16_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_plic::enable_t7_r0.enable15                            */
/* Source filename: pu_plic.csr, line: 3140                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE15_MSB 15u
#define PU_PLIC_ENABLE_T7_R0_ENABLE15_LSB 15u
#define PU_PLIC_ENABLE_T7_R0_ENABLE15_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE15_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE15_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE15_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE15_FIELD_MASK 0x00008000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE15_GET(x) (((x) & 0x00008000ul) >> 15)
#define PU_PLIC_ENABLE_T7_R0_ENABLE15_SET(x) (((x) << 15) & 0x00008000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE15_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_plic::enable_t7_r0.enable14                            */
/* Source filename: pu_plic.csr, line: 3133                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE14_MSB 14u
#define PU_PLIC_ENABLE_T7_R0_ENABLE14_LSB 14u
#define PU_PLIC_ENABLE_T7_R0_ENABLE14_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE14_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE14_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE14_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE14_FIELD_MASK 0x00004000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE14_GET(x) (((x) & 0x00004000ul) >> 14)
#define PU_PLIC_ENABLE_T7_R0_ENABLE14_SET(x) (((x) << 14) & 0x00004000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE14_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_plic::enable_t7_r0.enable13                            */
/* Source filename: pu_plic.csr, line: 3126                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE13_MSB 13u
#define PU_PLIC_ENABLE_T7_R0_ENABLE13_LSB 13u
#define PU_PLIC_ENABLE_T7_R0_ENABLE13_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE13_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE13_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE13_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE13_FIELD_MASK 0x00002000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE13_GET(x) (((x) & 0x00002000ul) >> 13)
#define PU_PLIC_ENABLE_T7_R0_ENABLE13_SET(x) (((x) << 13) & 0x00002000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE13_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_plic::enable_t7_r0.enable12                            */
/* Source filename: pu_plic.csr, line: 3119                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE12_MSB 12u
#define PU_PLIC_ENABLE_T7_R0_ENABLE12_LSB 12u
#define PU_PLIC_ENABLE_T7_R0_ENABLE12_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE12_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE12_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE12_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE12_FIELD_MASK 0x00001000ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE12_GET(x) (((x) & 0x00001000ul) >> 12)
#define PU_PLIC_ENABLE_T7_R0_ENABLE12_SET(x) (((x) << 12) & 0x00001000ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE12_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_plic::enable_t7_r0.enable11                            */
/* Source filename: pu_plic.csr, line: 3112                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE11_MSB 11u
#define PU_PLIC_ENABLE_T7_R0_ENABLE11_LSB 11u
#define PU_PLIC_ENABLE_T7_R0_ENABLE11_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE11_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE11_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE11_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE11_FIELD_MASK 0x00000800ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE11_GET(x) (((x) & 0x00000800ul) >> 11)
#define PU_PLIC_ENABLE_T7_R0_ENABLE11_SET(x) (((x) << 11) & 0x00000800ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE11_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_plic::enable_t7_r0.enable10                            */
/* Source filename: pu_plic.csr, line: 3105                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE10_MSB 10u
#define PU_PLIC_ENABLE_T7_R0_ENABLE10_LSB 10u
#define PU_PLIC_ENABLE_T7_R0_ENABLE10_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE10_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE10_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE10_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE10_FIELD_MASK 0x00000400ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE10_GET(x) (((x) & 0x00000400ul) >> 10)
#define PU_PLIC_ENABLE_T7_R0_ENABLE10_SET(x) (((x) << 10) & 0x00000400ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE10_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: pu_plic::enable_t7_r0.enable9                             */
/* Source filename: pu_plic.csr, line: 3098                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T7_R0_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T7_R0_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T7_R0_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t7_r0.enable8                             */
/* Source filename: pu_plic.csr, line: 3091                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T7_R0_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T7_R0_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T7_R0_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t7_r0.enable7                             */
/* Source filename: pu_plic.csr, line: 3084                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T7_R0_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T7_R0_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T7_R0_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t7_r0.enable6                             */
/* Source filename: pu_plic.csr, line: 3077                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T7_R0_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T7_R0_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T7_R0_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t7_r0.enable5                             */
/* Source filename: pu_plic.csr, line: 3070                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T7_R0_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T7_R0_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T7_R0_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t7_r0.enable4                             */
/* Source filename: pu_plic.csr, line: 3063                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T7_R0_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T7_R0_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T7_R0_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t7_r0.enable3                             */
/* Source filename: pu_plic.csr, line: 3056                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T7_R0_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T7_R0_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T7_R0_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t7_r0.enable2                             */
/* Source filename: pu_plic.csr, line: 3049                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T7_R0_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T7_R0_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T7_R0_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t7_r0.enable1                             */
/* Source filename: pu_plic.csr, line: 3042                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T7_R0_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t7_r0.enable0                             */
/* Source filename: pu_plic.csr, line: 3035                                */
#define PU_PLIC_ENABLE_T7_R0_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R0_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R0_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T7_R0_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T7_R0_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t7_r1                                    */
/* Register template: pu_plic::enable_t7_r1                                */
/* Source filename: pu_plic.csr, line: 3261                                */
/* Field member: pu_plic::enable_t7_r1.enable9                             */
/* Source filename: pu_plic.csr, line: 3327                                */
#define PU_PLIC_ENABLE_T7_R1_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T7_R1_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T7_R1_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R1_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T7_R1_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T7_R1_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T7_R1_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t7_r1.enable8                             */
/* Source filename: pu_plic.csr, line: 3320                                */
#define PU_PLIC_ENABLE_T7_R1_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T7_R1_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T7_R1_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R1_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T7_R1_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T7_R1_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T7_R1_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t7_r1.enable7                             */
/* Source filename: pu_plic.csr, line: 3313                                */
#define PU_PLIC_ENABLE_T7_R1_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T7_R1_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T7_R1_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R1_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T7_R1_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T7_R1_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T7_R1_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t7_r1.enable6                             */
/* Source filename: pu_plic.csr, line: 3306                                */
#define PU_PLIC_ENABLE_T7_R1_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T7_R1_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T7_R1_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R1_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T7_R1_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T7_R1_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T7_R1_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t7_r1.enable5                             */
/* Source filename: pu_plic.csr, line: 3299                                */
#define PU_PLIC_ENABLE_T7_R1_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T7_R1_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T7_R1_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R1_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T7_R1_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T7_R1_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T7_R1_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t7_r1.enable4                             */
/* Source filename: pu_plic.csr, line: 3292                                */
#define PU_PLIC_ENABLE_T7_R1_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T7_R1_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T7_R1_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R1_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T7_R1_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T7_R1_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T7_R1_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t7_r1.enable3                             */
/* Source filename: pu_plic.csr, line: 3285                                */
#define PU_PLIC_ENABLE_T7_R1_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T7_R1_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T7_R1_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R1_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T7_R1_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T7_R1_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T7_R1_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t7_r1.enable2                             */
/* Source filename: pu_plic.csr, line: 3278                                */
#define PU_PLIC_ENABLE_T7_R1_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T7_R1_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T7_R1_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R1_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T7_R1_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T7_R1_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T7_R1_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t7_r1.enable1                             */
/* Source filename: pu_plic.csr, line: 3271                                */
#define PU_PLIC_ENABLE_T7_R1_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R1_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T7_R1_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T7_R1_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T7_R1_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t7_r1.enable0                             */
/* Source filename: pu_plic.csr, line: 3264                                */
#define PU_PLIC_ENABLE_T7_R1_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T7_R1_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T7_R1_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T7_R1_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T7_R1_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T7_R1_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T7_R1_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T7_R1_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t6_r0                                    */
/* Register template: pu_plic::enable_t6_r0                                */
/* Source filename: pu_plic.csr, line: 2728                                */
/* Field member: pu_plic::enable_t6_r0.enable31                            */
/* Source filename: pu_plic.csr, line: 2948                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE31_MSB 31u
#define PU_PLIC_ENABLE_T6_R0_ENABLE31_LSB 31u
#define PU_PLIC_ENABLE_T6_R0_ENABLE31_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE31_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE31_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE31_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE31_FIELD_MASK 0x80000000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE31_GET(x) (((x) & 0x80000000ul) >> 31)
#define PU_PLIC_ENABLE_T6_R0_ENABLE31_SET(x) (((x) << 31) & 0x80000000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE31_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_plic::enable_t6_r0.enable30                            */
/* Source filename: pu_plic.csr, line: 2941                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE30_MSB 30u
#define PU_PLIC_ENABLE_T6_R0_ENABLE30_LSB 30u
#define PU_PLIC_ENABLE_T6_R0_ENABLE30_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE30_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE30_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE30_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE30_FIELD_MASK 0x40000000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE30_GET(x) (((x) & 0x40000000ul) >> 30)
#define PU_PLIC_ENABLE_T6_R0_ENABLE30_SET(x) (((x) << 30) & 0x40000000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE30_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_plic::enable_t6_r0.enable29                            */
/* Source filename: pu_plic.csr, line: 2934                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE29_MSB 29u
#define PU_PLIC_ENABLE_T6_R0_ENABLE29_LSB 29u
#define PU_PLIC_ENABLE_T6_R0_ENABLE29_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE29_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE29_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE29_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE29_FIELD_MASK 0x20000000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE29_GET(x) (((x) & 0x20000000ul) >> 29)
#define PU_PLIC_ENABLE_T6_R0_ENABLE29_SET(x) (((x) << 29) & 0x20000000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE29_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: pu_plic::enable_t6_r0.enable28                            */
/* Source filename: pu_plic.csr, line: 2927                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE28_MSB 28u
#define PU_PLIC_ENABLE_T6_R0_ENABLE28_LSB 28u
#define PU_PLIC_ENABLE_T6_R0_ENABLE28_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE28_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE28_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE28_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE28_FIELD_MASK 0x10000000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE28_GET(x) (((x) & 0x10000000ul) >> 28)
#define PU_PLIC_ENABLE_T6_R0_ENABLE28_SET(x) (((x) << 28) & 0x10000000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE28_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_plic::enable_t6_r0.enable27                            */
/* Source filename: pu_plic.csr, line: 2920                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE27_MSB 27u
#define PU_PLIC_ENABLE_T6_R0_ENABLE27_LSB 27u
#define PU_PLIC_ENABLE_T6_R0_ENABLE27_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE27_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE27_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE27_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE27_FIELD_MASK 0x08000000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE27_GET(x) (((x) & 0x08000000ul) >> 27)
#define PU_PLIC_ENABLE_T6_R0_ENABLE27_SET(x) (((x) << 27) & 0x08000000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE27_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: pu_plic::enable_t6_r0.enable26                            */
/* Source filename: pu_plic.csr, line: 2913                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE26_MSB 26u
#define PU_PLIC_ENABLE_T6_R0_ENABLE26_LSB 26u
#define PU_PLIC_ENABLE_T6_R0_ENABLE26_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE26_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE26_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE26_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE26_FIELD_MASK 0x04000000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE26_GET(x) (((x) & 0x04000000ul) >> 26)
#define PU_PLIC_ENABLE_T6_R0_ENABLE26_SET(x) (((x) << 26) & 0x04000000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE26_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_plic::enable_t6_r0.enable25                            */
/* Source filename: pu_plic.csr, line: 2906                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE25_MSB 25u
#define PU_PLIC_ENABLE_T6_R0_ENABLE25_LSB 25u
#define PU_PLIC_ENABLE_T6_R0_ENABLE25_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE25_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE25_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE25_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE25_FIELD_MASK 0x02000000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE25_GET(x) (((x) & 0x02000000ul) >> 25)
#define PU_PLIC_ENABLE_T6_R0_ENABLE25_SET(x) (((x) << 25) & 0x02000000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE25_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000ul) | ((r) & 0xfdfffffful))
/* Field member: pu_plic::enable_t6_r0.enable24                            */
/* Source filename: pu_plic.csr, line: 2899                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE24_MSB 24u
#define PU_PLIC_ENABLE_T6_R0_ENABLE24_LSB 24u
#define PU_PLIC_ENABLE_T6_R0_ENABLE24_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE24_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE24_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE24_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE24_FIELD_MASK 0x01000000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE24_GET(x) (((x) & 0x01000000ul) >> 24)
#define PU_PLIC_ENABLE_T6_R0_ENABLE24_SET(x) (((x) << 24) & 0x01000000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE24_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000ul) | ((r) & 0xfefffffful))
/* Field member: pu_plic::enable_t6_r0.enable23                            */
/* Source filename: pu_plic.csr, line: 2892                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE23_MSB 23u
#define PU_PLIC_ENABLE_T6_R0_ENABLE23_LSB 23u
#define PU_PLIC_ENABLE_T6_R0_ENABLE23_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE23_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE23_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE23_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE23_FIELD_MASK 0x00800000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE23_GET(x) (((x) & 0x00800000ul) >> 23)
#define PU_PLIC_ENABLE_T6_R0_ENABLE23_SET(x) (((x) << 23) & 0x00800000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE23_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: pu_plic::enable_t6_r0.enable22                            */
/* Source filename: pu_plic.csr, line: 2885                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE22_MSB 22u
#define PU_PLIC_ENABLE_T6_R0_ENABLE22_LSB 22u
#define PU_PLIC_ENABLE_T6_R0_ENABLE22_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE22_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE22_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE22_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE22_FIELD_MASK 0x00400000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE22_GET(x) (((x) & 0x00400000ul) >> 22)
#define PU_PLIC_ENABLE_T6_R0_ENABLE22_SET(x) (((x) << 22) & 0x00400000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE22_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pu_plic::enable_t6_r0.enable21                            */
/* Source filename: pu_plic.csr, line: 2878                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE21_MSB 21u
#define PU_PLIC_ENABLE_T6_R0_ENABLE21_LSB 21u
#define PU_PLIC_ENABLE_T6_R0_ENABLE21_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE21_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE21_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE21_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE21_FIELD_MASK 0x00200000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE21_GET(x) (((x) & 0x00200000ul) >> 21)
#define PU_PLIC_ENABLE_T6_R0_ENABLE21_SET(x) (((x) << 21) & 0x00200000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE21_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_plic::enable_t6_r0.enable20                            */
/* Source filename: pu_plic.csr, line: 2871                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE20_MSB 20u
#define PU_PLIC_ENABLE_T6_R0_ENABLE20_LSB 20u
#define PU_PLIC_ENABLE_T6_R0_ENABLE20_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE20_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE20_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE20_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE20_FIELD_MASK 0x00100000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE20_GET(x) (((x) & 0x00100000ul) >> 20)
#define PU_PLIC_ENABLE_T6_R0_ENABLE20_SET(x) (((x) << 20) & 0x00100000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE20_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_plic::enable_t6_r0.enable19                            */
/* Source filename: pu_plic.csr, line: 2864                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE19_MSB 19u
#define PU_PLIC_ENABLE_T6_R0_ENABLE19_LSB 19u
#define PU_PLIC_ENABLE_T6_R0_ENABLE19_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE19_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE19_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE19_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE19_FIELD_MASK 0x00080000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE19_GET(x) (((x) & 0x00080000ul) >> 19)
#define PU_PLIC_ENABLE_T6_R0_ENABLE19_SET(x) (((x) << 19) & 0x00080000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE19_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: pu_plic::enable_t6_r0.enable18                            */
/* Source filename: pu_plic.csr, line: 2857                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE18_MSB 18u
#define PU_PLIC_ENABLE_T6_R0_ENABLE18_LSB 18u
#define PU_PLIC_ENABLE_T6_R0_ENABLE18_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE18_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE18_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE18_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE18_FIELD_MASK 0x00040000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE18_GET(x) (((x) & 0x00040000ul) >> 18)
#define PU_PLIC_ENABLE_T6_R0_ENABLE18_SET(x) (((x) << 18) & 0x00040000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE18_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: pu_plic::enable_t6_r0.enable17                            */
/* Source filename: pu_plic.csr, line: 2850                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE17_MSB 17u
#define PU_PLIC_ENABLE_T6_R0_ENABLE17_LSB 17u
#define PU_PLIC_ENABLE_T6_R0_ENABLE17_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE17_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE17_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE17_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE17_FIELD_MASK 0x00020000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE17_GET(x) (((x) & 0x00020000ul) >> 17)
#define PU_PLIC_ENABLE_T6_R0_ENABLE17_SET(x) (((x) << 17) & 0x00020000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE17_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_plic::enable_t6_r0.enable16                            */
/* Source filename: pu_plic.csr, line: 2843                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE16_MSB 16u
#define PU_PLIC_ENABLE_T6_R0_ENABLE16_LSB 16u
#define PU_PLIC_ENABLE_T6_R0_ENABLE16_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE16_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE16_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE16_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE16_FIELD_MASK 0x00010000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE16_GET(x) (((x) & 0x00010000ul) >> 16)
#define PU_PLIC_ENABLE_T6_R0_ENABLE16_SET(x) (((x) << 16) & 0x00010000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE16_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_plic::enable_t6_r0.enable15                            */
/* Source filename: pu_plic.csr, line: 2836                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE15_MSB 15u
#define PU_PLIC_ENABLE_T6_R0_ENABLE15_LSB 15u
#define PU_PLIC_ENABLE_T6_R0_ENABLE15_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE15_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE15_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE15_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE15_FIELD_MASK 0x00008000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE15_GET(x) (((x) & 0x00008000ul) >> 15)
#define PU_PLIC_ENABLE_T6_R0_ENABLE15_SET(x) (((x) << 15) & 0x00008000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE15_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_plic::enable_t6_r0.enable14                            */
/* Source filename: pu_plic.csr, line: 2829                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE14_MSB 14u
#define PU_PLIC_ENABLE_T6_R0_ENABLE14_LSB 14u
#define PU_PLIC_ENABLE_T6_R0_ENABLE14_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE14_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE14_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE14_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE14_FIELD_MASK 0x00004000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE14_GET(x) (((x) & 0x00004000ul) >> 14)
#define PU_PLIC_ENABLE_T6_R0_ENABLE14_SET(x) (((x) << 14) & 0x00004000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE14_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_plic::enable_t6_r0.enable13                            */
/* Source filename: pu_plic.csr, line: 2822                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE13_MSB 13u
#define PU_PLIC_ENABLE_T6_R0_ENABLE13_LSB 13u
#define PU_PLIC_ENABLE_T6_R0_ENABLE13_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE13_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE13_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE13_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE13_FIELD_MASK 0x00002000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE13_GET(x) (((x) & 0x00002000ul) >> 13)
#define PU_PLIC_ENABLE_T6_R0_ENABLE13_SET(x) (((x) << 13) & 0x00002000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE13_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_plic::enable_t6_r0.enable12                            */
/* Source filename: pu_plic.csr, line: 2815                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE12_MSB 12u
#define PU_PLIC_ENABLE_T6_R0_ENABLE12_LSB 12u
#define PU_PLIC_ENABLE_T6_R0_ENABLE12_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE12_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE12_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE12_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE12_FIELD_MASK 0x00001000ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE12_GET(x) (((x) & 0x00001000ul) >> 12)
#define PU_PLIC_ENABLE_T6_R0_ENABLE12_SET(x) (((x) << 12) & 0x00001000ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE12_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_plic::enable_t6_r0.enable11                            */
/* Source filename: pu_plic.csr, line: 2808                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE11_MSB 11u
#define PU_PLIC_ENABLE_T6_R0_ENABLE11_LSB 11u
#define PU_PLIC_ENABLE_T6_R0_ENABLE11_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE11_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE11_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE11_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE11_FIELD_MASK 0x00000800ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE11_GET(x) (((x) & 0x00000800ul) >> 11)
#define PU_PLIC_ENABLE_T6_R0_ENABLE11_SET(x) (((x) << 11) & 0x00000800ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE11_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_plic::enable_t6_r0.enable10                            */
/* Source filename: pu_plic.csr, line: 2801                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE10_MSB 10u
#define PU_PLIC_ENABLE_T6_R0_ENABLE10_LSB 10u
#define PU_PLIC_ENABLE_T6_R0_ENABLE10_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE10_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE10_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE10_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE10_FIELD_MASK 0x00000400ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE10_GET(x) (((x) & 0x00000400ul) >> 10)
#define PU_PLIC_ENABLE_T6_R0_ENABLE10_SET(x) (((x) << 10) & 0x00000400ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE10_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: pu_plic::enable_t6_r0.enable9                             */
/* Source filename: pu_plic.csr, line: 2794                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T6_R0_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T6_R0_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T6_R0_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t6_r0.enable8                             */
/* Source filename: pu_plic.csr, line: 2787                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T6_R0_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T6_R0_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T6_R0_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t6_r0.enable7                             */
/* Source filename: pu_plic.csr, line: 2780                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T6_R0_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T6_R0_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T6_R0_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t6_r0.enable6                             */
/* Source filename: pu_plic.csr, line: 2773                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T6_R0_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T6_R0_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T6_R0_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t6_r0.enable5                             */
/* Source filename: pu_plic.csr, line: 2766                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T6_R0_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T6_R0_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T6_R0_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t6_r0.enable4                             */
/* Source filename: pu_plic.csr, line: 2759                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T6_R0_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T6_R0_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T6_R0_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t6_r0.enable3                             */
/* Source filename: pu_plic.csr, line: 2752                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T6_R0_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T6_R0_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T6_R0_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t6_r0.enable2                             */
/* Source filename: pu_plic.csr, line: 2745                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T6_R0_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T6_R0_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T6_R0_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t6_r0.enable1                             */
/* Source filename: pu_plic.csr, line: 2738                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T6_R0_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t6_r0.enable0                             */
/* Source filename: pu_plic.csr, line: 2731                                */
#define PU_PLIC_ENABLE_T6_R0_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R0_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R0_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T6_R0_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T6_R0_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t6_r1                                    */
/* Register template: pu_plic::enable_t6_r1                                */
/* Source filename: pu_plic.csr, line: 2957                                */
/* Field member: pu_plic::enable_t6_r1.enable9                             */
/* Source filename: pu_plic.csr, line: 3023                                */
#define PU_PLIC_ENABLE_T6_R1_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T6_R1_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T6_R1_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R1_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T6_R1_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T6_R1_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T6_R1_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t6_r1.enable8                             */
/* Source filename: pu_plic.csr, line: 3016                                */
#define PU_PLIC_ENABLE_T6_R1_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T6_R1_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T6_R1_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R1_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T6_R1_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T6_R1_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T6_R1_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t6_r1.enable7                             */
/* Source filename: pu_plic.csr, line: 3009                                */
#define PU_PLIC_ENABLE_T6_R1_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T6_R1_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T6_R1_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R1_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T6_R1_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T6_R1_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T6_R1_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t6_r1.enable6                             */
/* Source filename: pu_plic.csr, line: 3002                                */
#define PU_PLIC_ENABLE_T6_R1_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T6_R1_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T6_R1_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R1_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T6_R1_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T6_R1_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T6_R1_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t6_r1.enable5                             */
/* Source filename: pu_plic.csr, line: 2995                                */
#define PU_PLIC_ENABLE_T6_R1_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T6_R1_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T6_R1_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R1_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T6_R1_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T6_R1_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T6_R1_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t6_r1.enable4                             */
/* Source filename: pu_plic.csr, line: 2988                                */
#define PU_PLIC_ENABLE_T6_R1_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T6_R1_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T6_R1_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R1_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T6_R1_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T6_R1_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T6_R1_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t6_r1.enable3                             */
/* Source filename: pu_plic.csr, line: 2981                                */
#define PU_PLIC_ENABLE_T6_R1_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T6_R1_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T6_R1_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R1_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T6_R1_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T6_R1_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T6_R1_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t6_r1.enable2                             */
/* Source filename: pu_plic.csr, line: 2974                                */
#define PU_PLIC_ENABLE_T6_R1_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T6_R1_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T6_R1_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R1_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T6_R1_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T6_R1_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T6_R1_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t6_r1.enable1                             */
/* Source filename: pu_plic.csr, line: 2967                                */
#define PU_PLIC_ENABLE_T6_R1_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R1_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T6_R1_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T6_R1_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T6_R1_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t6_r1.enable0                             */
/* Source filename: pu_plic.csr, line: 2960                                */
#define PU_PLIC_ENABLE_T6_R1_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T6_R1_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T6_R1_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T6_R1_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T6_R1_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T6_R1_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T6_R1_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T6_R1_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t9_r0                                    */
/* Register template: pu_plic::enable_t9_r0                                */
/* Source filename: pu_plic.csr, line: 3640                                */
/* Field member: pu_plic::enable_t9_r0.enable31                            */
/* Source filename: pu_plic.csr, line: 3860                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE31_MSB 31u
#define PU_PLIC_ENABLE_T9_R0_ENABLE31_LSB 31u
#define PU_PLIC_ENABLE_T9_R0_ENABLE31_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE31_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE31_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE31_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE31_FIELD_MASK 0x80000000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE31_GET(x) (((x) & 0x80000000ul) >> 31)
#define PU_PLIC_ENABLE_T9_R0_ENABLE31_SET(x) (((x) << 31) & 0x80000000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE31_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_plic::enable_t9_r0.enable30                            */
/* Source filename: pu_plic.csr, line: 3853                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE30_MSB 30u
#define PU_PLIC_ENABLE_T9_R0_ENABLE30_LSB 30u
#define PU_PLIC_ENABLE_T9_R0_ENABLE30_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE30_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE30_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE30_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE30_FIELD_MASK 0x40000000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE30_GET(x) (((x) & 0x40000000ul) >> 30)
#define PU_PLIC_ENABLE_T9_R0_ENABLE30_SET(x) (((x) << 30) & 0x40000000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE30_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_plic::enable_t9_r0.enable29                            */
/* Source filename: pu_plic.csr, line: 3846                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE29_MSB 29u
#define PU_PLIC_ENABLE_T9_R0_ENABLE29_LSB 29u
#define PU_PLIC_ENABLE_T9_R0_ENABLE29_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE29_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE29_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE29_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE29_FIELD_MASK 0x20000000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE29_GET(x) (((x) & 0x20000000ul) >> 29)
#define PU_PLIC_ENABLE_T9_R0_ENABLE29_SET(x) (((x) << 29) & 0x20000000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE29_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: pu_plic::enable_t9_r0.enable28                            */
/* Source filename: pu_plic.csr, line: 3839                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE28_MSB 28u
#define PU_PLIC_ENABLE_T9_R0_ENABLE28_LSB 28u
#define PU_PLIC_ENABLE_T9_R0_ENABLE28_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE28_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE28_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE28_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE28_FIELD_MASK 0x10000000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE28_GET(x) (((x) & 0x10000000ul) >> 28)
#define PU_PLIC_ENABLE_T9_R0_ENABLE28_SET(x) (((x) << 28) & 0x10000000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE28_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_plic::enable_t9_r0.enable27                            */
/* Source filename: pu_plic.csr, line: 3832                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE27_MSB 27u
#define PU_PLIC_ENABLE_T9_R0_ENABLE27_LSB 27u
#define PU_PLIC_ENABLE_T9_R0_ENABLE27_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE27_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE27_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE27_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE27_FIELD_MASK 0x08000000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE27_GET(x) (((x) & 0x08000000ul) >> 27)
#define PU_PLIC_ENABLE_T9_R0_ENABLE27_SET(x) (((x) << 27) & 0x08000000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE27_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: pu_plic::enable_t9_r0.enable26                            */
/* Source filename: pu_plic.csr, line: 3825                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE26_MSB 26u
#define PU_PLIC_ENABLE_T9_R0_ENABLE26_LSB 26u
#define PU_PLIC_ENABLE_T9_R0_ENABLE26_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE26_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE26_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE26_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE26_FIELD_MASK 0x04000000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE26_GET(x) (((x) & 0x04000000ul) >> 26)
#define PU_PLIC_ENABLE_T9_R0_ENABLE26_SET(x) (((x) << 26) & 0x04000000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE26_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_plic::enable_t9_r0.enable25                            */
/* Source filename: pu_plic.csr, line: 3818                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE25_MSB 25u
#define PU_PLIC_ENABLE_T9_R0_ENABLE25_LSB 25u
#define PU_PLIC_ENABLE_T9_R0_ENABLE25_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE25_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE25_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE25_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE25_FIELD_MASK 0x02000000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE25_GET(x) (((x) & 0x02000000ul) >> 25)
#define PU_PLIC_ENABLE_T9_R0_ENABLE25_SET(x) (((x) << 25) & 0x02000000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE25_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000ul) | ((r) & 0xfdfffffful))
/* Field member: pu_plic::enable_t9_r0.enable24                            */
/* Source filename: pu_plic.csr, line: 3811                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE24_MSB 24u
#define PU_PLIC_ENABLE_T9_R0_ENABLE24_LSB 24u
#define PU_PLIC_ENABLE_T9_R0_ENABLE24_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE24_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE24_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE24_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE24_FIELD_MASK 0x01000000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE24_GET(x) (((x) & 0x01000000ul) >> 24)
#define PU_PLIC_ENABLE_T9_R0_ENABLE24_SET(x) (((x) << 24) & 0x01000000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE24_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000ul) | ((r) & 0xfefffffful))
/* Field member: pu_plic::enable_t9_r0.enable23                            */
/* Source filename: pu_plic.csr, line: 3804                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE23_MSB 23u
#define PU_PLIC_ENABLE_T9_R0_ENABLE23_LSB 23u
#define PU_PLIC_ENABLE_T9_R0_ENABLE23_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE23_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE23_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE23_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE23_FIELD_MASK 0x00800000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE23_GET(x) (((x) & 0x00800000ul) >> 23)
#define PU_PLIC_ENABLE_T9_R0_ENABLE23_SET(x) (((x) << 23) & 0x00800000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE23_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: pu_plic::enable_t9_r0.enable22                            */
/* Source filename: pu_plic.csr, line: 3797                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE22_MSB 22u
#define PU_PLIC_ENABLE_T9_R0_ENABLE22_LSB 22u
#define PU_PLIC_ENABLE_T9_R0_ENABLE22_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE22_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE22_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE22_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE22_FIELD_MASK 0x00400000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE22_GET(x) (((x) & 0x00400000ul) >> 22)
#define PU_PLIC_ENABLE_T9_R0_ENABLE22_SET(x) (((x) << 22) & 0x00400000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE22_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pu_plic::enable_t9_r0.enable21                            */
/* Source filename: pu_plic.csr, line: 3790                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE21_MSB 21u
#define PU_PLIC_ENABLE_T9_R0_ENABLE21_LSB 21u
#define PU_PLIC_ENABLE_T9_R0_ENABLE21_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE21_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE21_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE21_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE21_FIELD_MASK 0x00200000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE21_GET(x) (((x) & 0x00200000ul) >> 21)
#define PU_PLIC_ENABLE_T9_R0_ENABLE21_SET(x) (((x) << 21) & 0x00200000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE21_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_plic::enable_t9_r0.enable20                            */
/* Source filename: pu_plic.csr, line: 3783                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE20_MSB 20u
#define PU_PLIC_ENABLE_T9_R0_ENABLE20_LSB 20u
#define PU_PLIC_ENABLE_T9_R0_ENABLE20_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE20_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE20_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE20_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE20_FIELD_MASK 0x00100000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE20_GET(x) (((x) & 0x00100000ul) >> 20)
#define PU_PLIC_ENABLE_T9_R0_ENABLE20_SET(x) (((x) << 20) & 0x00100000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE20_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_plic::enable_t9_r0.enable19                            */
/* Source filename: pu_plic.csr, line: 3776                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE19_MSB 19u
#define PU_PLIC_ENABLE_T9_R0_ENABLE19_LSB 19u
#define PU_PLIC_ENABLE_T9_R0_ENABLE19_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE19_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE19_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE19_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE19_FIELD_MASK 0x00080000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE19_GET(x) (((x) & 0x00080000ul) >> 19)
#define PU_PLIC_ENABLE_T9_R0_ENABLE19_SET(x) (((x) << 19) & 0x00080000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE19_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: pu_plic::enable_t9_r0.enable18                            */
/* Source filename: pu_plic.csr, line: 3769                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE18_MSB 18u
#define PU_PLIC_ENABLE_T9_R0_ENABLE18_LSB 18u
#define PU_PLIC_ENABLE_T9_R0_ENABLE18_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE18_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE18_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE18_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE18_FIELD_MASK 0x00040000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE18_GET(x) (((x) & 0x00040000ul) >> 18)
#define PU_PLIC_ENABLE_T9_R0_ENABLE18_SET(x) (((x) << 18) & 0x00040000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE18_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: pu_plic::enable_t9_r0.enable17                            */
/* Source filename: pu_plic.csr, line: 3762                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE17_MSB 17u
#define PU_PLIC_ENABLE_T9_R0_ENABLE17_LSB 17u
#define PU_PLIC_ENABLE_T9_R0_ENABLE17_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE17_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE17_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE17_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE17_FIELD_MASK 0x00020000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE17_GET(x) (((x) & 0x00020000ul) >> 17)
#define PU_PLIC_ENABLE_T9_R0_ENABLE17_SET(x) (((x) << 17) & 0x00020000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE17_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_plic::enable_t9_r0.enable16                            */
/* Source filename: pu_plic.csr, line: 3755                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE16_MSB 16u
#define PU_PLIC_ENABLE_T9_R0_ENABLE16_LSB 16u
#define PU_PLIC_ENABLE_T9_R0_ENABLE16_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE16_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE16_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE16_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE16_FIELD_MASK 0x00010000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE16_GET(x) (((x) & 0x00010000ul) >> 16)
#define PU_PLIC_ENABLE_T9_R0_ENABLE16_SET(x) (((x) << 16) & 0x00010000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE16_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_plic::enable_t9_r0.enable15                            */
/* Source filename: pu_plic.csr, line: 3748                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE15_MSB 15u
#define PU_PLIC_ENABLE_T9_R0_ENABLE15_LSB 15u
#define PU_PLIC_ENABLE_T9_R0_ENABLE15_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE15_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE15_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE15_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE15_FIELD_MASK 0x00008000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE15_GET(x) (((x) & 0x00008000ul) >> 15)
#define PU_PLIC_ENABLE_T9_R0_ENABLE15_SET(x) (((x) << 15) & 0x00008000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE15_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_plic::enable_t9_r0.enable14                            */
/* Source filename: pu_plic.csr, line: 3741                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE14_MSB 14u
#define PU_PLIC_ENABLE_T9_R0_ENABLE14_LSB 14u
#define PU_PLIC_ENABLE_T9_R0_ENABLE14_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE14_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE14_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE14_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE14_FIELD_MASK 0x00004000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE14_GET(x) (((x) & 0x00004000ul) >> 14)
#define PU_PLIC_ENABLE_T9_R0_ENABLE14_SET(x) (((x) << 14) & 0x00004000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE14_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_plic::enable_t9_r0.enable13                            */
/* Source filename: pu_plic.csr, line: 3734                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE13_MSB 13u
#define PU_PLIC_ENABLE_T9_R0_ENABLE13_LSB 13u
#define PU_PLIC_ENABLE_T9_R0_ENABLE13_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE13_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE13_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE13_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE13_FIELD_MASK 0x00002000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE13_GET(x) (((x) & 0x00002000ul) >> 13)
#define PU_PLIC_ENABLE_T9_R0_ENABLE13_SET(x) (((x) << 13) & 0x00002000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE13_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_plic::enable_t9_r0.enable12                            */
/* Source filename: pu_plic.csr, line: 3727                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE12_MSB 12u
#define PU_PLIC_ENABLE_T9_R0_ENABLE12_LSB 12u
#define PU_PLIC_ENABLE_T9_R0_ENABLE12_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE12_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE12_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE12_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE12_FIELD_MASK 0x00001000ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE12_GET(x) (((x) & 0x00001000ul) >> 12)
#define PU_PLIC_ENABLE_T9_R0_ENABLE12_SET(x) (((x) << 12) & 0x00001000ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE12_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_plic::enable_t9_r0.enable11                            */
/* Source filename: pu_plic.csr, line: 3720                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE11_MSB 11u
#define PU_PLIC_ENABLE_T9_R0_ENABLE11_LSB 11u
#define PU_PLIC_ENABLE_T9_R0_ENABLE11_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE11_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE11_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE11_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE11_FIELD_MASK 0x00000800ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE11_GET(x) (((x) & 0x00000800ul) >> 11)
#define PU_PLIC_ENABLE_T9_R0_ENABLE11_SET(x) (((x) << 11) & 0x00000800ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE11_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_plic::enable_t9_r0.enable10                            */
/* Source filename: pu_plic.csr, line: 3713                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE10_MSB 10u
#define PU_PLIC_ENABLE_T9_R0_ENABLE10_LSB 10u
#define PU_PLIC_ENABLE_T9_R0_ENABLE10_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE10_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE10_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE10_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE10_FIELD_MASK 0x00000400ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE10_GET(x) (((x) & 0x00000400ul) >> 10)
#define PU_PLIC_ENABLE_T9_R0_ENABLE10_SET(x) (((x) << 10) & 0x00000400ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE10_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: pu_plic::enable_t9_r0.enable9                             */
/* Source filename: pu_plic.csr, line: 3706                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T9_R0_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T9_R0_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T9_R0_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t9_r0.enable8                             */
/* Source filename: pu_plic.csr, line: 3699                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T9_R0_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T9_R0_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T9_R0_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t9_r0.enable7                             */
/* Source filename: pu_plic.csr, line: 3692                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T9_R0_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T9_R0_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T9_R0_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t9_r0.enable6                             */
/* Source filename: pu_plic.csr, line: 3685                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T9_R0_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T9_R0_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T9_R0_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t9_r0.enable5                             */
/* Source filename: pu_plic.csr, line: 3678                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T9_R0_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T9_R0_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T9_R0_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t9_r0.enable4                             */
/* Source filename: pu_plic.csr, line: 3671                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T9_R0_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T9_R0_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T9_R0_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t9_r0.enable3                             */
/* Source filename: pu_plic.csr, line: 3664                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T9_R0_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T9_R0_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T9_R0_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t9_r0.enable2                             */
/* Source filename: pu_plic.csr, line: 3657                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T9_R0_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T9_R0_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T9_R0_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t9_r0.enable1                             */
/* Source filename: pu_plic.csr, line: 3650                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T9_R0_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t9_r0.enable0                             */
/* Source filename: pu_plic.csr, line: 3643                                */
#define PU_PLIC_ENABLE_T9_R0_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R0_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R0_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T9_R0_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T9_R0_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t9_r1                                    */
/* Register template: pu_plic::enable_t9_r1                                */
/* Source filename: pu_plic.csr, line: 3869                                */
/* Field member: pu_plic::enable_t9_r1.enable9                             */
/* Source filename: pu_plic.csr, line: 3935                                */
#define PU_PLIC_ENABLE_T9_R1_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T9_R1_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T9_R1_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R1_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T9_R1_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T9_R1_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T9_R1_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t9_r1.enable8                             */
/* Source filename: pu_plic.csr, line: 3928                                */
#define PU_PLIC_ENABLE_T9_R1_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T9_R1_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T9_R1_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R1_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T9_R1_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T9_R1_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T9_R1_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t9_r1.enable7                             */
/* Source filename: pu_plic.csr, line: 3921                                */
#define PU_PLIC_ENABLE_T9_R1_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T9_R1_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T9_R1_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R1_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T9_R1_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T9_R1_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T9_R1_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t9_r1.enable6                             */
/* Source filename: pu_plic.csr, line: 3914                                */
#define PU_PLIC_ENABLE_T9_R1_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T9_R1_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T9_R1_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R1_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T9_R1_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T9_R1_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T9_R1_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t9_r1.enable5                             */
/* Source filename: pu_plic.csr, line: 3907                                */
#define PU_PLIC_ENABLE_T9_R1_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T9_R1_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T9_R1_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R1_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T9_R1_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T9_R1_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T9_R1_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t9_r1.enable4                             */
/* Source filename: pu_plic.csr, line: 3900                                */
#define PU_PLIC_ENABLE_T9_R1_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T9_R1_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T9_R1_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R1_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T9_R1_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T9_R1_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T9_R1_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t9_r1.enable3                             */
/* Source filename: pu_plic.csr, line: 3893                                */
#define PU_PLIC_ENABLE_T9_R1_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T9_R1_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T9_R1_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R1_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T9_R1_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T9_R1_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T9_R1_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t9_r1.enable2                             */
/* Source filename: pu_plic.csr, line: 3886                                */
#define PU_PLIC_ENABLE_T9_R1_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T9_R1_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T9_R1_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R1_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T9_R1_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T9_R1_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T9_R1_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t9_r1.enable1                             */
/* Source filename: pu_plic.csr, line: 3879                                */
#define PU_PLIC_ENABLE_T9_R1_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R1_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T9_R1_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T9_R1_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T9_R1_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t9_r1.enable0                             */
/* Source filename: pu_plic.csr, line: 3872                                */
#define PU_PLIC_ENABLE_T9_R1_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T9_R1_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T9_R1_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T9_R1_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T9_R1_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T9_R1_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T9_R1_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T9_R1_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t8_r0                                    */
/* Register template: pu_plic::enable_t8_r0                                */
/* Source filename: pu_plic.csr, line: 3336                                */
/* Field member: pu_plic::enable_t8_r0.enable31                            */
/* Source filename: pu_plic.csr, line: 3556                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE31_MSB 31u
#define PU_PLIC_ENABLE_T8_R0_ENABLE31_LSB 31u
#define PU_PLIC_ENABLE_T8_R0_ENABLE31_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE31_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE31_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE31_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE31_FIELD_MASK 0x80000000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE31_GET(x) (((x) & 0x80000000ul) >> 31)
#define PU_PLIC_ENABLE_T8_R0_ENABLE31_SET(x) (((x) << 31) & 0x80000000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE31_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_plic::enable_t8_r0.enable30                            */
/* Source filename: pu_plic.csr, line: 3549                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE30_MSB 30u
#define PU_PLIC_ENABLE_T8_R0_ENABLE30_LSB 30u
#define PU_PLIC_ENABLE_T8_R0_ENABLE30_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE30_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE30_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE30_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE30_FIELD_MASK 0x40000000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE30_GET(x) (((x) & 0x40000000ul) >> 30)
#define PU_PLIC_ENABLE_T8_R0_ENABLE30_SET(x) (((x) << 30) & 0x40000000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE30_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_plic::enable_t8_r0.enable29                            */
/* Source filename: pu_plic.csr, line: 3542                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE29_MSB 29u
#define PU_PLIC_ENABLE_T8_R0_ENABLE29_LSB 29u
#define PU_PLIC_ENABLE_T8_R0_ENABLE29_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE29_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE29_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE29_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE29_FIELD_MASK 0x20000000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE29_GET(x) (((x) & 0x20000000ul) >> 29)
#define PU_PLIC_ENABLE_T8_R0_ENABLE29_SET(x) (((x) << 29) & 0x20000000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE29_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: pu_plic::enable_t8_r0.enable28                            */
/* Source filename: pu_plic.csr, line: 3535                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE28_MSB 28u
#define PU_PLIC_ENABLE_T8_R0_ENABLE28_LSB 28u
#define PU_PLIC_ENABLE_T8_R0_ENABLE28_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE28_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE28_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE28_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE28_FIELD_MASK 0x10000000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE28_GET(x) (((x) & 0x10000000ul) >> 28)
#define PU_PLIC_ENABLE_T8_R0_ENABLE28_SET(x) (((x) << 28) & 0x10000000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE28_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_plic::enable_t8_r0.enable27                            */
/* Source filename: pu_plic.csr, line: 3528                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE27_MSB 27u
#define PU_PLIC_ENABLE_T8_R0_ENABLE27_LSB 27u
#define PU_PLIC_ENABLE_T8_R0_ENABLE27_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE27_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE27_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE27_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE27_FIELD_MASK 0x08000000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE27_GET(x) (((x) & 0x08000000ul) >> 27)
#define PU_PLIC_ENABLE_T8_R0_ENABLE27_SET(x) (((x) << 27) & 0x08000000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE27_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: pu_plic::enable_t8_r0.enable26                            */
/* Source filename: pu_plic.csr, line: 3521                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE26_MSB 26u
#define PU_PLIC_ENABLE_T8_R0_ENABLE26_LSB 26u
#define PU_PLIC_ENABLE_T8_R0_ENABLE26_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE26_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE26_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE26_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE26_FIELD_MASK 0x04000000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE26_GET(x) (((x) & 0x04000000ul) >> 26)
#define PU_PLIC_ENABLE_T8_R0_ENABLE26_SET(x) (((x) << 26) & 0x04000000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE26_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_plic::enable_t8_r0.enable25                            */
/* Source filename: pu_plic.csr, line: 3514                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE25_MSB 25u
#define PU_PLIC_ENABLE_T8_R0_ENABLE25_LSB 25u
#define PU_PLIC_ENABLE_T8_R0_ENABLE25_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE25_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE25_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE25_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE25_FIELD_MASK 0x02000000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE25_GET(x) (((x) & 0x02000000ul) >> 25)
#define PU_PLIC_ENABLE_T8_R0_ENABLE25_SET(x) (((x) << 25) & 0x02000000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE25_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000ul) | ((r) & 0xfdfffffful))
/* Field member: pu_plic::enable_t8_r0.enable24                            */
/* Source filename: pu_plic.csr, line: 3507                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE24_MSB 24u
#define PU_PLIC_ENABLE_T8_R0_ENABLE24_LSB 24u
#define PU_PLIC_ENABLE_T8_R0_ENABLE24_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE24_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE24_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE24_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE24_FIELD_MASK 0x01000000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE24_GET(x) (((x) & 0x01000000ul) >> 24)
#define PU_PLIC_ENABLE_T8_R0_ENABLE24_SET(x) (((x) << 24) & 0x01000000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE24_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000ul) | ((r) & 0xfefffffful))
/* Field member: pu_plic::enable_t8_r0.enable23                            */
/* Source filename: pu_plic.csr, line: 3500                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE23_MSB 23u
#define PU_PLIC_ENABLE_T8_R0_ENABLE23_LSB 23u
#define PU_PLIC_ENABLE_T8_R0_ENABLE23_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE23_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE23_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE23_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE23_FIELD_MASK 0x00800000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE23_GET(x) (((x) & 0x00800000ul) >> 23)
#define PU_PLIC_ENABLE_T8_R0_ENABLE23_SET(x) (((x) << 23) & 0x00800000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE23_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: pu_plic::enable_t8_r0.enable22                            */
/* Source filename: pu_plic.csr, line: 3493                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE22_MSB 22u
#define PU_PLIC_ENABLE_T8_R0_ENABLE22_LSB 22u
#define PU_PLIC_ENABLE_T8_R0_ENABLE22_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE22_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE22_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE22_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE22_FIELD_MASK 0x00400000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE22_GET(x) (((x) & 0x00400000ul) >> 22)
#define PU_PLIC_ENABLE_T8_R0_ENABLE22_SET(x) (((x) << 22) & 0x00400000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE22_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pu_plic::enable_t8_r0.enable21                            */
/* Source filename: pu_plic.csr, line: 3486                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE21_MSB 21u
#define PU_PLIC_ENABLE_T8_R0_ENABLE21_LSB 21u
#define PU_PLIC_ENABLE_T8_R0_ENABLE21_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE21_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE21_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE21_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE21_FIELD_MASK 0x00200000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE21_GET(x) (((x) & 0x00200000ul) >> 21)
#define PU_PLIC_ENABLE_T8_R0_ENABLE21_SET(x) (((x) << 21) & 0x00200000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE21_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_plic::enable_t8_r0.enable20                            */
/* Source filename: pu_plic.csr, line: 3479                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE20_MSB 20u
#define PU_PLIC_ENABLE_T8_R0_ENABLE20_LSB 20u
#define PU_PLIC_ENABLE_T8_R0_ENABLE20_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE20_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE20_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE20_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE20_FIELD_MASK 0x00100000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE20_GET(x) (((x) & 0x00100000ul) >> 20)
#define PU_PLIC_ENABLE_T8_R0_ENABLE20_SET(x) (((x) << 20) & 0x00100000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE20_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_plic::enable_t8_r0.enable19                            */
/* Source filename: pu_plic.csr, line: 3472                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE19_MSB 19u
#define PU_PLIC_ENABLE_T8_R0_ENABLE19_LSB 19u
#define PU_PLIC_ENABLE_T8_R0_ENABLE19_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE19_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE19_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE19_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE19_FIELD_MASK 0x00080000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE19_GET(x) (((x) & 0x00080000ul) >> 19)
#define PU_PLIC_ENABLE_T8_R0_ENABLE19_SET(x) (((x) << 19) & 0x00080000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE19_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: pu_plic::enable_t8_r0.enable18                            */
/* Source filename: pu_plic.csr, line: 3465                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE18_MSB 18u
#define PU_PLIC_ENABLE_T8_R0_ENABLE18_LSB 18u
#define PU_PLIC_ENABLE_T8_R0_ENABLE18_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE18_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE18_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE18_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE18_FIELD_MASK 0x00040000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE18_GET(x) (((x) & 0x00040000ul) >> 18)
#define PU_PLIC_ENABLE_T8_R0_ENABLE18_SET(x) (((x) << 18) & 0x00040000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE18_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: pu_plic::enable_t8_r0.enable17                            */
/* Source filename: pu_plic.csr, line: 3458                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE17_MSB 17u
#define PU_PLIC_ENABLE_T8_R0_ENABLE17_LSB 17u
#define PU_PLIC_ENABLE_T8_R0_ENABLE17_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE17_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE17_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE17_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE17_FIELD_MASK 0x00020000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE17_GET(x) (((x) & 0x00020000ul) >> 17)
#define PU_PLIC_ENABLE_T8_R0_ENABLE17_SET(x) (((x) << 17) & 0x00020000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE17_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_plic::enable_t8_r0.enable16                            */
/* Source filename: pu_plic.csr, line: 3451                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE16_MSB 16u
#define PU_PLIC_ENABLE_T8_R0_ENABLE16_LSB 16u
#define PU_PLIC_ENABLE_T8_R0_ENABLE16_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE16_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE16_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE16_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE16_FIELD_MASK 0x00010000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE16_GET(x) (((x) & 0x00010000ul) >> 16)
#define PU_PLIC_ENABLE_T8_R0_ENABLE16_SET(x) (((x) << 16) & 0x00010000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE16_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_plic::enable_t8_r0.enable15                            */
/* Source filename: pu_plic.csr, line: 3444                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE15_MSB 15u
#define PU_PLIC_ENABLE_T8_R0_ENABLE15_LSB 15u
#define PU_PLIC_ENABLE_T8_R0_ENABLE15_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE15_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE15_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE15_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE15_FIELD_MASK 0x00008000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE15_GET(x) (((x) & 0x00008000ul) >> 15)
#define PU_PLIC_ENABLE_T8_R0_ENABLE15_SET(x) (((x) << 15) & 0x00008000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE15_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_plic::enable_t8_r0.enable14                            */
/* Source filename: pu_plic.csr, line: 3437                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE14_MSB 14u
#define PU_PLIC_ENABLE_T8_R0_ENABLE14_LSB 14u
#define PU_PLIC_ENABLE_T8_R0_ENABLE14_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE14_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE14_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE14_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE14_FIELD_MASK 0x00004000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE14_GET(x) (((x) & 0x00004000ul) >> 14)
#define PU_PLIC_ENABLE_T8_R0_ENABLE14_SET(x) (((x) << 14) & 0x00004000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE14_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_plic::enable_t8_r0.enable13                            */
/* Source filename: pu_plic.csr, line: 3430                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE13_MSB 13u
#define PU_PLIC_ENABLE_T8_R0_ENABLE13_LSB 13u
#define PU_PLIC_ENABLE_T8_R0_ENABLE13_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE13_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE13_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE13_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE13_FIELD_MASK 0x00002000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE13_GET(x) (((x) & 0x00002000ul) >> 13)
#define PU_PLIC_ENABLE_T8_R0_ENABLE13_SET(x) (((x) << 13) & 0x00002000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE13_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_plic::enable_t8_r0.enable12                            */
/* Source filename: pu_plic.csr, line: 3423                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE12_MSB 12u
#define PU_PLIC_ENABLE_T8_R0_ENABLE12_LSB 12u
#define PU_PLIC_ENABLE_T8_R0_ENABLE12_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE12_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE12_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE12_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE12_FIELD_MASK 0x00001000ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE12_GET(x) (((x) & 0x00001000ul) >> 12)
#define PU_PLIC_ENABLE_T8_R0_ENABLE12_SET(x) (((x) << 12) & 0x00001000ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE12_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_plic::enable_t8_r0.enable11                            */
/* Source filename: pu_plic.csr, line: 3416                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE11_MSB 11u
#define PU_PLIC_ENABLE_T8_R0_ENABLE11_LSB 11u
#define PU_PLIC_ENABLE_T8_R0_ENABLE11_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE11_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE11_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE11_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE11_FIELD_MASK 0x00000800ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE11_GET(x) (((x) & 0x00000800ul) >> 11)
#define PU_PLIC_ENABLE_T8_R0_ENABLE11_SET(x) (((x) << 11) & 0x00000800ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE11_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_plic::enable_t8_r0.enable10                            */
/* Source filename: pu_plic.csr, line: 3409                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE10_MSB 10u
#define PU_PLIC_ENABLE_T8_R0_ENABLE10_LSB 10u
#define PU_PLIC_ENABLE_T8_R0_ENABLE10_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE10_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE10_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE10_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE10_FIELD_MASK 0x00000400ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE10_GET(x) (((x) & 0x00000400ul) >> 10)
#define PU_PLIC_ENABLE_T8_R0_ENABLE10_SET(x) (((x) << 10) & 0x00000400ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE10_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: pu_plic::enable_t8_r0.enable9                             */
/* Source filename: pu_plic.csr, line: 3402                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T8_R0_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T8_R0_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T8_R0_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t8_r0.enable8                             */
/* Source filename: pu_plic.csr, line: 3395                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T8_R0_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T8_R0_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T8_R0_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t8_r0.enable7                             */
/* Source filename: pu_plic.csr, line: 3388                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T8_R0_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T8_R0_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T8_R0_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t8_r0.enable6                             */
/* Source filename: pu_plic.csr, line: 3381                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T8_R0_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T8_R0_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T8_R0_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t8_r0.enable5                             */
/* Source filename: pu_plic.csr, line: 3374                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T8_R0_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T8_R0_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T8_R0_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t8_r0.enable4                             */
/* Source filename: pu_plic.csr, line: 3367                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T8_R0_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T8_R0_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T8_R0_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t8_r0.enable3                             */
/* Source filename: pu_plic.csr, line: 3360                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T8_R0_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T8_R0_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T8_R0_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t8_r0.enable2                             */
/* Source filename: pu_plic.csr, line: 3353                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T8_R0_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T8_R0_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T8_R0_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t8_r0.enable1                             */
/* Source filename: pu_plic.csr, line: 3346                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T8_R0_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t8_r0.enable0                             */
/* Source filename: pu_plic.csr, line: 3339                                */
#define PU_PLIC_ENABLE_T8_R0_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R0_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R0_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T8_R0_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T8_R0_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t8_r1                                    */
/* Register template: pu_plic::enable_t8_r1                                */
/* Source filename: pu_plic.csr, line: 3565                                */
/* Field member: pu_plic::enable_t8_r1.enable9                             */
/* Source filename: pu_plic.csr, line: 3631                                */
#define PU_PLIC_ENABLE_T8_R1_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T8_R1_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T8_R1_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R1_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T8_R1_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T8_R1_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T8_R1_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t8_r1.enable8                             */
/* Source filename: pu_plic.csr, line: 3624                                */
#define PU_PLIC_ENABLE_T8_R1_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T8_R1_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T8_R1_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R1_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T8_R1_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T8_R1_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T8_R1_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t8_r1.enable7                             */
/* Source filename: pu_plic.csr, line: 3617                                */
#define PU_PLIC_ENABLE_T8_R1_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T8_R1_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T8_R1_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R1_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T8_R1_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T8_R1_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T8_R1_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t8_r1.enable6                             */
/* Source filename: pu_plic.csr, line: 3610                                */
#define PU_PLIC_ENABLE_T8_R1_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T8_R1_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T8_R1_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R1_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T8_R1_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T8_R1_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T8_R1_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t8_r1.enable5                             */
/* Source filename: pu_plic.csr, line: 3603                                */
#define PU_PLIC_ENABLE_T8_R1_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T8_R1_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T8_R1_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R1_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T8_R1_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T8_R1_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T8_R1_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t8_r1.enable4                             */
/* Source filename: pu_plic.csr, line: 3596                                */
#define PU_PLIC_ENABLE_T8_R1_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T8_R1_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T8_R1_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R1_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T8_R1_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T8_R1_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T8_R1_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t8_r1.enable3                             */
/* Source filename: pu_plic.csr, line: 3589                                */
#define PU_PLIC_ENABLE_T8_R1_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T8_R1_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T8_R1_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R1_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T8_R1_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T8_R1_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T8_R1_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t8_r1.enable2                             */
/* Source filename: pu_plic.csr, line: 3582                                */
#define PU_PLIC_ENABLE_T8_R1_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T8_R1_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T8_R1_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R1_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T8_R1_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T8_R1_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T8_R1_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t8_r1.enable1                             */
/* Source filename: pu_plic.csr, line: 3575                                */
#define PU_PLIC_ENABLE_T8_R1_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R1_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T8_R1_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T8_R1_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T8_R1_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t8_r1.enable0                             */
/* Source filename: pu_plic.csr, line: 3568                                */
#define PU_PLIC_ENABLE_T8_R1_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T8_R1_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T8_R1_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T8_R1_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T8_R1_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T8_R1_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T8_R1_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T8_R1_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t11_r0                                   */
/* Register template: pu_plic::enable_t11_r0                               */
/* Source filename: pu_plic.csr, line: 4248                                */
/* Field member: pu_plic::enable_t11_r0.enable31                           */
/* Source filename: pu_plic.csr, line: 4468                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE31_MSB 31u
#define PU_PLIC_ENABLE_T11_R0_ENABLE31_LSB 31u
#define PU_PLIC_ENABLE_T11_R0_ENABLE31_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE31_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE31_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE31_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE31_FIELD_MASK 0x80000000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE31_GET(x) (((x) & 0x80000000ul) >> 31)
#define PU_PLIC_ENABLE_T11_R0_ENABLE31_SET(x) (((x) << 31) & 0x80000000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE31_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_plic::enable_t11_r0.enable30                           */
/* Source filename: pu_plic.csr, line: 4461                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE30_MSB 30u
#define PU_PLIC_ENABLE_T11_R0_ENABLE30_LSB 30u
#define PU_PLIC_ENABLE_T11_R0_ENABLE30_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE30_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE30_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE30_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE30_FIELD_MASK 0x40000000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE30_GET(x) (((x) & 0x40000000ul) >> 30)
#define PU_PLIC_ENABLE_T11_R0_ENABLE30_SET(x) (((x) << 30) & 0x40000000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE30_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_plic::enable_t11_r0.enable29                           */
/* Source filename: pu_plic.csr, line: 4454                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE29_MSB 29u
#define PU_PLIC_ENABLE_T11_R0_ENABLE29_LSB 29u
#define PU_PLIC_ENABLE_T11_R0_ENABLE29_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE29_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE29_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE29_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE29_FIELD_MASK 0x20000000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE29_GET(x) (((x) & 0x20000000ul) >> 29)
#define PU_PLIC_ENABLE_T11_R0_ENABLE29_SET(x) (((x) << 29) & 0x20000000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE29_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: pu_plic::enable_t11_r0.enable28                           */
/* Source filename: pu_plic.csr, line: 4447                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE28_MSB 28u
#define PU_PLIC_ENABLE_T11_R0_ENABLE28_LSB 28u
#define PU_PLIC_ENABLE_T11_R0_ENABLE28_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE28_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE28_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE28_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE28_FIELD_MASK 0x10000000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE28_GET(x) (((x) & 0x10000000ul) >> 28)
#define PU_PLIC_ENABLE_T11_R0_ENABLE28_SET(x) (((x) << 28) & 0x10000000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE28_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_plic::enable_t11_r0.enable27                           */
/* Source filename: pu_plic.csr, line: 4440                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE27_MSB 27u
#define PU_PLIC_ENABLE_T11_R0_ENABLE27_LSB 27u
#define PU_PLIC_ENABLE_T11_R0_ENABLE27_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE27_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE27_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE27_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE27_FIELD_MASK 0x08000000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE27_GET(x) (((x) & 0x08000000ul) >> 27)
#define PU_PLIC_ENABLE_T11_R0_ENABLE27_SET(x) (((x) << 27) & 0x08000000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE27_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: pu_plic::enable_t11_r0.enable26                           */
/* Source filename: pu_plic.csr, line: 4433                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE26_MSB 26u
#define PU_PLIC_ENABLE_T11_R0_ENABLE26_LSB 26u
#define PU_PLIC_ENABLE_T11_R0_ENABLE26_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE26_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE26_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE26_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE26_FIELD_MASK 0x04000000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE26_GET(x) (((x) & 0x04000000ul) >> 26)
#define PU_PLIC_ENABLE_T11_R0_ENABLE26_SET(x) (((x) << 26) & 0x04000000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE26_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_plic::enable_t11_r0.enable25                           */
/* Source filename: pu_plic.csr, line: 4426                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE25_MSB 25u
#define PU_PLIC_ENABLE_T11_R0_ENABLE25_LSB 25u
#define PU_PLIC_ENABLE_T11_R0_ENABLE25_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE25_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE25_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE25_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE25_FIELD_MASK 0x02000000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE25_GET(x) (((x) & 0x02000000ul) >> 25)
#define PU_PLIC_ENABLE_T11_R0_ENABLE25_SET(x) (((x) << 25) & 0x02000000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE25_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000ul) | ((r) & 0xfdfffffful))
/* Field member: pu_plic::enable_t11_r0.enable24                           */
/* Source filename: pu_plic.csr, line: 4419                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE24_MSB 24u
#define PU_PLIC_ENABLE_T11_R0_ENABLE24_LSB 24u
#define PU_PLIC_ENABLE_T11_R0_ENABLE24_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE24_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE24_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE24_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE24_FIELD_MASK 0x01000000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE24_GET(x) (((x) & 0x01000000ul) >> 24)
#define PU_PLIC_ENABLE_T11_R0_ENABLE24_SET(x) (((x) << 24) & 0x01000000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE24_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000ul) | ((r) & 0xfefffffful))
/* Field member: pu_plic::enable_t11_r0.enable23                           */
/* Source filename: pu_plic.csr, line: 4412                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE23_MSB 23u
#define PU_PLIC_ENABLE_T11_R0_ENABLE23_LSB 23u
#define PU_PLIC_ENABLE_T11_R0_ENABLE23_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE23_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE23_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE23_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE23_FIELD_MASK 0x00800000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE23_GET(x) (((x) & 0x00800000ul) >> 23)
#define PU_PLIC_ENABLE_T11_R0_ENABLE23_SET(x) (((x) << 23) & 0x00800000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE23_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: pu_plic::enable_t11_r0.enable22                           */
/* Source filename: pu_plic.csr, line: 4405                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE22_MSB 22u
#define PU_PLIC_ENABLE_T11_R0_ENABLE22_LSB 22u
#define PU_PLIC_ENABLE_T11_R0_ENABLE22_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE22_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE22_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE22_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE22_FIELD_MASK 0x00400000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE22_GET(x) (((x) & 0x00400000ul) >> 22)
#define PU_PLIC_ENABLE_T11_R0_ENABLE22_SET(x) (((x) << 22) & 0x00400000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE22_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pu_plic::enable_t11_r0.enable21                           */
/* Source filename: pu_plic.csr, line: 4398                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE21_MSB 21u
#define PU_PLIC_ENABLE_T11_R0_ENABLE21_LSB 21u
#define PU_PLIC_ENABLE_T11_R0_ENABLE21_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE21_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE21_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE21_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE21_FIELD_MASK 0x00200000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE21_GET(x) (((x) & 0x00200000ul) >> 21)
#define PU_PLIC_ENABLE_T11_R0_ENABLE21_SET(x) (((x) << 21) & 0x00200000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE21_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_plic::enable_t11_r0.enable20                           */
/* Source filename: pu_plic.csr, line: 4391                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE20_MSB 20u
#define PU_PLIC_ENABLE_T11_R0_ENABLE20_LSB 20u
#define PU_PLIC_ENABLE_T11_R0_ENABLE20_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE20_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE20_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE20_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE20_FIELD_MASK 0x00100000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE20_GET(x) (((x) & 0x00100000ul) >> 20)
#define PU_PLIC_ENABLE_T11_R0_ENABLE20_SET(x) (((x) << 20) & 0x00100000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE20_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_plic::enable_t11_r0.enable19                           */
/* Source filename: pu_plic.csr, line: 4384                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE19_MSB 19u
#define PU_PLIC_ENABLE_T11_R0_ENABLE19_LSB 19u
#define PU_PLIC_ENABLE_T11_R0_ENABLE19_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE19_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE19_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE19_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE19_FIELD_MASK 0x00080000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE19_GET(x) (((x) & 0x00080000ul) >> 19)
#define PU_PLIC_ENABLE_T11_R0_ENABLE19_SET(x) (((x) << 19) & 0x00080000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE19_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: pu_plic::enable_t11_r0.enable18                           */
/* Source filename: pu_plic.csr, line: 4377                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE18_MSB 18u
#define PU_PLIC_ENABLE_T11_R0_ENABLE18_LSB 18u
#define PU_PLIC_ENABLE_T11_R0_ENABLE18_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE18_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE18_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE18_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE18_FIELD_MASK 0x00040000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE18_GET(x) (((x) & 0x00040000ul) >> 18)
#define PU_PLIC_ENABLE_T11_R0_ENABLE18_SET(x) (((x) << 18) & 0x00040000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE18_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: pu_plic::enable_t11_r0.enable17                           */
/* Source filename: pu_plic.csr, line: 4370                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE17_MSB 17u
#define PU_PLIC_ENABLE_T11_R0_ENABLE17_LSB 17u
#define PU_PLIC_ENABLE_T11_R0_ENABLE17_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE17_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE17_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE17_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE17_FIELD_MASK 0x00020000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE17_GET(x) (((x) & 0x00020000ul) >> 17)
#define PU_PLIC_ENABLE_T11_R0_ENABLE17_SET(x) (((x) << 17) & 0x00020000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE17_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_plic::enable_t11_r0.enable16                           */
/* Source filename: pu_plic.csr, line: 4363                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE16_MSB 16u
#define PU_PLIC_ENABLE_T11_R0_ENABLE16_LSB 16u
#define PU_PLIC_ENABLE_T11_R0_ENABLE16_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE16_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE16_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE16_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE16_FIELD_MASK 0x00010000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE16_GET(x) (((x) & 0x00010000ul) >> 16)
#define PU_PLIC_ENABLE_T11_R0_ENABLE16_SET(x) (((x) << 16) & 0x00010000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE16_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_plic::enable_t11_r0.enable15                           */
/* Source filename: pu_plic.csr, line: 4356                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE15_MSB 15u
#define PU_PLIC_ENABLE_T11_R0_ENABLE15_LSB 15u
#define PU_PLIC_ENABLE_T11_R0_ENABLE15_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE15_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE15_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE15_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE15_FIELD_MASK 0x00008000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE15_GET(x) (((x) & 0x00008000ul) >> 15)
#define PU_PLIC_ENABLE_T11_R0_ENABLE15_SET(x) (((x) << 15) & 0x00008000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE15_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_plic::enable_t11_r0.enable14                           */
/* Source filename: pu_plic.csr, line: 4349                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE14_MSB 14u
#define PU_PLIC_ENABLE_T11_R0_ENABLE14_LSB 14u
#define PU_PLIC_ENABLE_T11_R0_ENABLE14_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE14_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE14_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE14_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE14_FIELD_MASK 0x00004000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE14_GET(x) (((x) & 0x00004000ul) >> 14)
#define PU_PLIC_ENABLE_T11_R0_ENABLE14_SET(x) (((x) << 14) & 0x00004000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE14_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_plic::enable_t11_r0.enable13                           */
/* Source filename: pu_plic.csr, line: 4342                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE13_MSB 13u
#define PU_PLIC_ENABLE_T11_R0_ENABLE13_LSB 13u
#define PU_PLIC_ENABLE_T11_R0_ENABLE13_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE13_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE13_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE13_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE13_FIELD_MASK 0x00002000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE13_GET(x) (((x) & 0x00002000ul) >> 13)
#define PU_PLIC_ENABLE_T11_R0_ENABLE13_SET(x) (((x) << 13) & 0x00002000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE13_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_plic::enable_t11_r0.enable12                           */
/* Source filename: pu_plic.csr, line: 4335                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE12_MSB 12u
#define PU_PLIC_ENABLE_T11_R0_ENABLE12_LSB 12u
#define PU_PLIC_ENABLE_T11_R0_ENABLE12_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE12_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE12_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE12_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE12_FIELD_MASK 0x00001000ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE12_GET(x) (((x) & 0x00001000ul) >> 12)
#define PU_PLIC_ENABLE_T11_R0_ENABLE12_SET(x) (((x) << 12) & 0x00001000ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE12_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_plic::enable_t11_r0.enable11                           */
/* Source filename: pu_plic.csr, line: 4328                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE11_MSB 11u
#define PU_PLIC_ENABLE_T11_R0_ENABLE11_LSB 11u
#define PU_PLIC_ENABLE_T11_R0_ENABLE11_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE11_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE11_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE11_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE11_FIELD_MASK 0x00000800ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE11_GET(x) (((x) & 0x00000800ul) >> 11)
#define PU_PLIC_ENABLE_T11_R0_ENABLE11_SET(x) (((x) << 11) & 0x00000800ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE11_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_plic::enable_t11_r0.enable10                           */
/* Source filename: pu_plic.csr, line: 4321                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE10_MSB 10u
#define PU_PLIC_ENABLE_T11_R0_ENABLE10_LSB 10u
#define PU_PLIC_ENABLE_T11_R0_ENABLE10_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE10_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE10_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE10_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE10_FIELD_MASK 0x00000400ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE10_GET(x) (((x) & 0x00000400ul) >> 10)
#define PU_PLIC_ENABLE_T11_R0_ENABLE10_SET(x) (((x) << 10) & 0x00000400ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE10_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: pu_plic::enable_t11_r0.enable9                            */
/* Source filename: pu_plic.csr, line: 4314                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T11_R0_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T11_R0_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T11_R0_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t11_r0.enable8                            */
/* Source filename: pu_plic.csr, line: 4307                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T11_R0_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T11_R0_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T11_R0_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t11_r0.enable7                            */
/* Source filename: pu_plic.csr, line: 4300                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T11_R0_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T11_R0_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T11_R0_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t11_r0.enable6                            */
/* Source filename: pu_plic.csr, line: 4293                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T11_R0_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T11_R0_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T11_R0_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t11_r0.enable5                            */
/* Source filename: pu_plic.csr, line: 4286                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T11_R0_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T11_R0_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T11_R0_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t11_r0.enable4                            */
/* Source filename: pu_plic.csr, line: 4279                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T11_R0_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T11_R0_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T11_R0_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t11_r0.enable3                            */
/* Source filename: pu_plic.csr, line: 4272                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T11_R0_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T11_R0_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T11_R0_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t11_r0.enable2                            */
/* Source filename: pu_plic.csr, line: 4265                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T11_R0_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T11_R0_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T11_R0_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t11_r0.enable1                            */
/* Source filename: pu_plic.csr, line: 4258                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T11_R0_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t11_r0.enable0                            */
/* Source filename: pu_plic.csr, line: 4251                                */
#define PU_PLIC_ENABLE_T11_R0_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R0_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R0_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T11_R0_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T11_R0_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t11_r1                                   */
/* Register template: pu_plic::enable_t11_r1                               */
/* Source filename: pu_plic.csr, line: 4477                                */
/* Field member: pu_plic::enable_t11_r1.enable9                            */
/* Source filename: pu_plic.csr, line: 4543                                */
#define PU_PLIC_ENABLE_T11_R1_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T11_R1_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T11_R1_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R1_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T11_R1_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T11_R1_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T11_R1_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t11_r1.enable8                            */
/* Source filename: pu_plic.csr, line: 4536                                */
#define PU_PLIC_ENABLE_T11_R1_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T11_R1_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T11_R1_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R1_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T11_R1_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T11_R1_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T11_R1_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t11_r1.enable7                            */
/* Source filename: pu_plic.csr, line: 4529                                */
#define PU_PLIC_ENABLE_T11_R1_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T11_R1_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T11_R1_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R1_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T11_R1_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T11_R1_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T11_R1_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t11_r1.enable6                            */
/* Source filename: pu_plic.csr, line: 4522                                */
#define PU_PLIC_ENABLE_T11_R1_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T11_R1_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T11_R1_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R1_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T11_R1_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T11_R1_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T11_R1_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t11_r1.enable5                            */
/* Source filename: pu_plic.csr, line: 4515                                */
#define PU_PLIC_ENABLE_T11_R1_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T11_R1_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T11_R1_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R1_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T11_R1_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T11_R1_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T11_R1_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t11_r1.enable4                            */
/* Source filename: pu_plic.csr, line: 4508                                */
#define PU_PLIC_ENABLE_T11_R1_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T11_R1_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T11_R1_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R1_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T11_R1_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T11_R1_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T11_R1_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t11_r1.enable3                            */
/* Source filename: pu_plic.csr, line: 4501                                */
#define PU_PLIC_ENABLE_T11_R1_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T11_R1_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T11_R1_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R1_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T11_R1_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T11_R1_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T11_R1_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t11_r1.enable2                            */
/* Source filename: pu_plic.csr, line: 4494                                */
#define PU_PLIC_ENABLE_T11_R1_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T11_R1_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T11_R1_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R1_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T11_R1_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T11_R1_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T11_R1_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t11_r1.enable1                            */
/* Source filename: pu_plic.csr, line: 4487                                */
#define PU_PLIC_ENABLE_T11_R1_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R1_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T11_R1_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T11_R1_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T11_R1_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t11_r1.enable0                            */
/* Source filename: pu_plic.csr, line: 4480                                */
#define PU_PLIC_ENABLE_T11_R1_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T11_R1_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T11_R1_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T11_R1_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T11_R1_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T11_R1_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T11_R1_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T11_R1_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t10_r0                                   */
/* Register template: pu_plic::enable_t10_r0                               */
/* Source filename: pu_plic.csr, line: 3944                                */
/* Field member: pu_plic::enable_t10_r0.enable31                           */
/* Source filename: pu_plic.csr, line: 4164                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE31_MSB 31u
#define PU_PLIC_ENABLE_T10_R0_ENABLE31_LSB 31u
#define PU_PLIC_ENABLE_T10_R0_ENABLE31_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE31_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE31_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE31_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE31_FIELD_MASK 0x80000000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE31_GET(x) (((x) & 0x80000000ul) >> 31)
#define PU_PLIC_ENABLE_T10_R0_ENABLE31_SET(x) (((x) << 31) & 0x80000000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE31_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_plic::enable_t10_r0.enable30                           */
/* Source filename: pu_plic.csr, line: 4157                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE30_MSB 30u
#define PU_PLIC_ENABLE_T10_R0_ENABLE30_LSB 30u
#define PU_PLIC_ENABLE_T10_R0_ENABLE30_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE30_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE30_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE30_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE30_FIELD_MASK 0x40000000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE30_GET(x) (((x) & 0x40000000ul) >> 30)
#define PU_PLIC_ENABLE_T10_R0_ENABLE30_SET(x) (((x) << 30) & 0x40000000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE30_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_plic::enable_t10_r0.enable29                           */
/* Source filename: pu_plic.csr, line: 4150                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE29_MSB 29u
#define PU_PLIC_ENABLE_T10_R0_ENABLE29_LSB 29u
#define PU_PLIC_ENABLE_T10_R0_ENABLE29_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE29_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE29_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE29_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE29_FIELD_MASK 0x20000000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE29_GET(x) (((x) & 0x20000000ul) >> 29)
#define PU_PLIC_ENABLE_T10_R0_ENABLE29_SET(x) (((x) << 29) & 0x20000000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE29_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: pu_plic::enable_t10_r0.enable28                           */
/* Source filename: pu_plic.csr, line: 4143                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE28_MSB 28u
#define PU_PLIC_ENABLE_T10_R0_ENABLE28_LSB 28u
#define PU_PLIC_ENABLE_T10_R0_ENABLE28_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE28_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE28_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE28_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE28_FIELD_MASK 0x10000000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE28_GET(x) (((x) & 0x10000000ul) >> 28)
#define PU_PLIC_ENABLE_T10_R0_ENABLE28_SET(x) (((x) << 28) & 0x10000000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE28_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_plic::enable_t10_r0.enable27                           */
/* Source filename: pu_plic.csr, line: 4136                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE27_MSB 27u
#define PU_PLIC_ENABLE_T10_R0_ENABLE27_LSB 27u
#define PU_PLIC_ENABLE_T10_R0_ENABLE27_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE27_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE27_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE27_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE27_FIELD_MASK 0x08000000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE27_GET(x) (((x) & 0x08000000ul) >> 27)
#define PU_PLIC_ENABLE_T10_R0_ENABLE27_SET(x) (((x) << 27) & 0x08000000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE27_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: pu_plic::enable_t10_r0.enable26                           */
/* Source filename: pu_plic.csr, line: 4129                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE26_MSB 26u
#define PU_PLIC_ENABLE_T10_R0_ENABLE26_LSB 26u
#define PU_PLIC_ENABLE_T10_R0_ENABLE26_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE26_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE26_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE26_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE26_FIELD_MASK 0x04000000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE26_GET(x) (((x) & 0x04000000ul) >> 26)
#define PU_PLIC_ENABLE_T10_R0_ENABLE26_SET(x) (((x) << 26) & 0x04000000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE26_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_plic::enable_t10_r0.enable25                           */
/* Source filename: pu_plic.csr, line: 4122                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE25_MSB 25u
#define PU_PLIC_ENABLE_T10_R0_ENABLE25_LSB 25u
#define PU_PLIC_ENABLE_T10_R0_ENABLE25_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE25_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE25_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE25_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE25_FIELD_MASK 0x02000000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE25_GET(x) (((x) & 0x02000000ul) >> 25)
#define PU_PLIC_ENABLE_T10_R0_ENABLE25_SET(x) (((x) << 25) & 0x02000000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE25_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000ul) | ((r) & 0xfdfffffful))
/* Field member: pu_plic::enable_t10_r0.enable24                           */
/* Source filename: pu_plic.csr, line: 4115                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE24_MSB 24u
#define PU_PLIC_ENABLE_T10_R0_ENABLE24_LSB 24u
#define PU_PLIC_ENABLE_T10_R0_ENABLE24_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE24_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE24_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE24_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE24_FIELD_MASK 0x01000000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE24_GET(x) (((x) & 0x01000000ul) >> 24)
#define PU_PLIC_ENABLE_T10_R0_ENABLE24_SET(x) (((x) << 24) & 0x01000000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE24_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000ul) | ((r) & 0xfefffffful))
/* Field member: pu_plic::enable_t10_r0.enable23                           */
/* Source filename: pu_plic.csr, line: 4108                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE23_MSB 23u
#define PU_PLIC_ENABLE_T10_R0_ENABLE23_LSB 23u
#define PU_PLIC_ENABLE_T10_R0_ENABLE23_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE23_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE23_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE23_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE23_FIELD_MASK 0x00800000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE23_GET(x) (((x) & 0x00800000ul) >> 23)
#define PU_PLIC_ENABLE_T10_R0_ENABLE23_SET(x) (((x) << 23) & 0x00800000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE23_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: pu_plic::enable_t10_r0.enable22                           */
/* Source filename: pu_plic.csr, line: 4101                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE22_MSB 22u
#define PU_PLIC_ENABLE_T10_R0_ENABLE22_LSB 22u
#define PU_PLIC_ENABLE_T10_R0_ENABLE22_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE22_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE22_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE22_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE22_FIELD_MASK 0x00400000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE22_GET(x) (((x) & 0x00400000ul) >> 22)
#define PU_PLIC_ENABLE_T10_R0_ENABLE22_SET(x) (((x) << 22) & 0x00400000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE22_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pu_plic::enable_t10_r0.enable21                           */
/* Source filename: pu_plic.csr, line: 4094                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE21_MSB 21u
#define PU_PLIC_ENABLE_T10_R0_ENABLE21_LSB 21u
#define PU_PLIC_ENABLE_T10_R0_ENABLE21_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE21_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE21_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE21_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE21_FIELD_MASK 0x00200000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE21_GET(x) (((x) & 0x00200000ul) >> 21)
#define PU_PLIC_ENABLE_T10_R0_ENABLE21_SET(x) (((x) << 21) & 0x00200000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE21_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_plic::enable_t10_r0.enable20                           */
/* Source filename: pu_plic.csr, line: 4087                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE20_MSB 20u
#define PU_PLIC_ENABLE_T10_R0_ENABLE20_LSB 20u
#define PU_PLIC_ENABLE_T10_R0_ENABLE20_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE20_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE20_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE20_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE20_FIELD_MASK 0x00100000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE20_GET(x) (((x) & 0x00100000ul) >> 20)
#define PU_PLIC_ENABLE_T10_R0_ENABLE20_SET(x) (((x) << 20) & 0x00100000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE20_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_plic::enable_t10_r0.enable19                           */
/* Source filename: pu_plic.csr, line: 4080                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE19_MSB 19u
#define PU_PLIC_ENABLE_T10_R0_ENABLE19_LSB 19u
#define PU_PLIC_ENABLE_T10_R0_ENABLE19_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE19_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE19_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE19_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE19_FIELD_MASK 0x00080000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE19_GET(x) (((x) & 0x00080000ul) >> 19)
#define PU_PLIC_ENABLE_T10_R0_ENABLE19_SET(x) (((x) << 19) & 0x00080000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE19_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: pu_plic::enable_t10_r0.enable18                           */
/* Source filename: pu_plic.csr, line: 4073                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE18_MSB 18u
#define PU_PLIC_ENABLE_T10_R0_ENABLE18_LSB 18u
#define PU_PLIC_ENABLE_T10_R0_ENABLE18_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE18_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE18_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE18_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE18_FIELD_MASK 0x00040000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE18_GET(x) (((x) & 0x00040000ul) >> 18)
#define PU_PLIC_ENABLE_T10_R0_ENABLE18_SET(x) (((x) << 18) & 0x00040000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE18_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: pu_plic::enable_t10_r0.enable17                           */
/* Source filename: pu_plic.csr, line: 4066                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE17_MSB 17u
#define PU_PLIC_ENABLE_T10_R0_ENABLE17_LSB 17u
#define PU_PLIC_ENABLE_T10_R0_ENABLE17_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE17_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE17_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE17_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE17_FIELD_MASK 0x00020000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE17_GET(x) (((x) & 0x00020000ul) >> 17)
#define PU_PLIC_ENABLE_T10_R0_ENABLE17_SET(x) (((x) << 17) & 0x00020000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE17_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_plic::enable_t10_r0.enable16                           */
/* Source filename: pu_plic.csr, line: 4059                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE16_MSB 16u
#define PU_PLIC_ENABLE_T10_R0_ENABLE16_LSB 16u
#define PU_PLIC_ENABLE_T10_R0_ENABLE16_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE16_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE16_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE16_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE16_FIELD_MASK 0x00010000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE16_GET(x) (((x) & 0x00010000ul) >> 16)
#define PU_PLIC_ENABLE_T10_R0_ENABLE16_SET(x) (((x) << 16) & 0x00010000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE16_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_plic::enable_t10_r0.enable15                           */
/* Source filename: pu_plic.csr, line: 4052                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE15_MSB 15u
#define PU_PLIC_ENABLE_T10_R0_ENABLE15_LSB 15u
#define PU_PLIC_ENABLE_T10_R0_ENABLE15_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE15_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE15_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE15_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE15_FIELD_MASK 0x00008000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE15_GET(x) (((x) & 0x00008000ul) >> 15)
#define PU_PLIC_ENABLE_T10_R0_ENABLE15_SET(x) (((x) << 15) & 0x00008000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE15_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_plic::enable_t10_r0.enable14                           */
/* Source filename: pu_plic.csr, line: 4045                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE14_MSB 14u
#define PU_PLIC_ENABLE_T10_R0_ENABLE14_LSB 14u
#define PU_PLIC_ENABLE_T10_R0_ENABLE14_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE14_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE14_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE14_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE14_FIELD_MASK 0x00004000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE14_GET(x) (((x) & 0x00004000ul) >> 14)
#define PU_PLIC_ENABLE_T10_R0_ENABLE14_SET(x) (((x) << 14) & 0x00004000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE14_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_plic::enable_t10_r0.enable13                           */
/* Source filename: pu_plic.csr, line: 4038                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE13_MSB 13u
#define PU_PLIC_ENABLE_T10_R0_ENABLE13_LSB 13u
#define PU_PLIC_ENABLE_T10_R0_ENABLE13_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE13_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE13_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE13_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE13_FIELD_MASK 0x00002000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE13_GET(x) (((x) & 0x00002000ul) >> 13)
#define PU_PLIC_ENABLE_T10_R0_ENABLE13_SET(x) (((x) << 13) & 0x00002000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE13_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_plic::enable_t10_r0.enable12                           */
/* Source filename: pu_plic.csr, line: 4031                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE12_MSB 12u
#define PU_PLIC_ENABLE_T10_R0_ENABLE12_LSB 12u
#define PU_PLIC_ENABLE_T10_R0_ENABLE12_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE12_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE12_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE12_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE12_FIELD_MASK 0x00001000ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE12_GET(x) (((x) & 0x00001000ul) >> 12)
#define PU_PLIC_ENABLE_T10_R0_ENABLE12_SET(x) (((x) << 12) & 0x00001000ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE12_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_plic::enable_t10_r0.enable11                           */
/* Source filename: pu_plic.csr, line: 4024                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE11_MSB 11u
#define PU_PLIC_ENABLE_T10_R0_ENABLE11_LSB 11u
#define PU_PLIC_ENABLE_T10_R0_ENABLE11_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE11_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE11_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE11_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE11_FIELD_MASK 0x00000800ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE11_GET(x) (((x) & 0x00000800ul) >> 11)
#define PU_PLIC_ENABLE_T10_R0_ENABLE11_SET(x) (((x) << 11) & 0x00000800ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE11_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_plic::enable_t10_r0.enable10                           */
/* Source filename: pu_plic.csr, line: 4017                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE10_MSB 10u
#define PU_PLIC_ENABLE_T10_R0_ENABLE10_LSB 10u
#define PU_PLIC_ENABLE_T10_R0_ENABLE10_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE10_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE10_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE10_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE10_FIELD_MASK 0x00000400ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE10_GET(x) (((x) & 0x00000400ul) >> 10)
#define PU_PLIC_ENABLE_T10_R0_ENABLE10_SET(x) (((x) << 10) & 0x00000400ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE10_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: pu_plic::enable_t10_r0.enable9                            */
/* Source filename: pu_plic.csr, line: 4010                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T10_R0_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T10_R0_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T10_R0_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t10_r0.enable8                            */
/* Source filename: pu_plic.csr, line: 4003                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T10_R0_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T10_R0_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T10_R0_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t10_r0.enable7                            */
/* Source filename: pu_plic.csr, line: 3996                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T10_R0_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T10_R0_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T10_R0_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t10_r0.enable6                            */
/* Source filename: pu_plic.csr, line: 3989                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T10_R0_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T10_R0_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T10_R0_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t10_r0.enable5                            */
/* Source filename: pu_plic.csr, line: 3982                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T10_R0_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T10_R0_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T10_R0_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t10_r0.enable4                            */
/* Source filename: pu_plic.csr, line: 3975                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T10_R0_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T10_R0_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T10_R0_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t10_r0.enable3                            */
/* Source filename: pu_plic.csr, line: 3968                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T10_R0_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T10_R0_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T10_R0_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t10_r0.enable2                            */
/* Source filename: pu_plic.csr, line: 3961                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T10_R0_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T10_R0_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T10_R0_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t10_r0.enable1                            */
/* Source filename: pu_plic.csr, line: 3954                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T10_R0_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t10_r0.enable0                            */
/* Source filename: pu_plic.csr, line: 3947                                */
#define PU_PLIC_ENABLE_T10_R0_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R0_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R0_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T10_R0_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T10_R0_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t10_r1                                   */
/* Register template: pu_plic::enable_t10_r1                               */
/* Source filename: pu_plic.csr, line: 4173                                */
/* Field member: pu_plic::enable_t10_r1.enable9                            */
/* Source filename: pu_plic.csr, line: 4239                                */
#define PU_PLIC_ENABLE_T10_R1_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T10_R1_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T10_R1_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R1_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T10_R1_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T10_R1_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T10_R1_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t10_r1.enable8                            */
/* Source filename: pu_plic.csr, line: 4232                                */
#define PU_PLIC_ENABLE_T10_R1_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T10_R1_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T10_R1_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R1_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T10_R1_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T10_R1_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T10_R1_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t10_r1.enable7                            */
/* Source filename: pu_plic.csr, line: 4225                                */
#define PU_PLIC_ENABLE_T10_R1_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T10_R1_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T10_R1_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R1_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T10_R1_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T10_R1_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T10_R1_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t10_r1.enable6                            */
/* Source filename: pu_plic.csr, line: 4218                                */
#define PU_PLIC_ENABLE_T10_R1_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T10_R1_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T10_R1_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R1_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T10_R1_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T10_R1_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T10_R1_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t10_r1.enable5                            */
/* Source filename: pu_plic.csr, line: 4211                                */
#define PU_PLIC_ENABLE_T10_R1_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T10_R1_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T10_R1_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R1_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T10_R1_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T10_R1_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T10_R1_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t10_r1.enable4                            */
/* Source filename: pu_plic.csr, line: 4204                                */
#define PU_PLIC_ENABLE_T10_R1_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T10_R1_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T10_R1_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R1_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T10_R1_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T10_R1_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T10_R1_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t10_r1.enable3                            */
/* Source filename: pu_plic.csr, line: 4197                                */
#define PU_PLIC_ENABLE_T10_R1_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T10_R1_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T10_R1_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R1_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T10_R1_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T10_R1_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T10_R1_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t10_r1.enable2                            */
/* Source filename: pu_plic.csr, line: 4190                                */
#define PU_PLIC_ENABLE_T10_R1_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T10_R1_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T10_R1_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R1_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T10_R1_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T10_R1_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T10_R1_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t10_r1.enable1                            */
/* Source filename: pu_plic.csr, line: 4183                                */
#define PU_PLIC_ENABLE_T10_R1_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R1_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T10_R1_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T10_R1_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T10_R1_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t10_r1.enable0                            */
/* Source filename: pu_plic.csr, line: 4176                                */
#define PU_PLIC_ENABLE_T10_R1_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T10_R1_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T10_R1_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T10_R1_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T10_R1_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T10_R1_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T10_R1_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T10_R1_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t1_r0                                    */
/* Register template: pu_plic::enable_t1_r0                                */
/* Source filename: pu_plic.csr, line: 1208                                */
/* Field member: pu_plic::enable_t1_r0.enable31                            */
/* Source filename: pu_plic.csr, line: 1428                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE31_MSB 31u
#define PU_PLIC_ENABLE_T1_R0_ENABLE31_LSB 31u
#define PU_PLIC_ENABLE_T1_R0_ENABLE31_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE31_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE31_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE31_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE31_FIELD_MASK 0x80000000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE31_GET(x) (((x) & 0x80000000ul) >> 31)
#define PU_PLIC_ENABLE_T1_R0_ENABLE31_SET(x) (((x) << 31) & 0x80000000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE31_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_plic::enable_t1_r0.enable30                            */
/* Source filename: pu_plic.csr, line: 1421                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE30_MSB 30u
#define PU_PLIC_ENABLE_T1_R0_ENABLE30_LSB 30u
#define PU_PLIC_ENABLE_T1_R0_ENABLE30_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE30_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE30_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE30_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE30_FIELD_MASK 0x40000000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE30_GET(x) (((x) & 0x40000000ul) >> 30)
#define PU_PLIC_ENABLE_T1_R0_ENABLE30_SET(x) (((x) << 30) & 0x40000000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE30_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_plic::enable_t1_r0.enable29                            */
/* Source filename: pu_plic.csr, line: 1414                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE29_MSB 29u
#define PU_PLIC_ENABLE_T1_R0_ENABLE29_LSB 29u
#define PU_PLIC_ENABLE_T1_R0_ENABLE29_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE29_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE29_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE29_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE29_FIELD_MASK 0x20000000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE29_GET(x) (((x) & 0x20000000ul) >> 29)
#define PU_PLIC_ENABLE_T1_R0_ENABLE29_SET(x) (((x) << 29) & 0x20000000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE29_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: pu_plic::enable_t1_r0.enable28                            */
/* Source filename: pu_plic.csr, line: 1407                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE28_MSB 28u
#define PU_PLIC_ENABLE_T1_R0_ENABLE28_LSB 28u
#define PU_PLIC_ENABLE_T1_R0_ENABLE28_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE28_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE28_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE28_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE28_FIELD_MASK 0x10000000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE28_GET(x) (((x) & 0x10000000ul) >> 28)
#define PU_PLIC_ENABLE_T1_R0_ENABLE28_SET(x) (((x) << 28) & 0x10000000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE28_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_plic::enable_t1_r0.enable27                            */
/* Source filename: pu_plic.csr, line: 1400                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE27_MSB 27u
#define PU_PLIC_ENABLE_T1_R0_ENABLE27_LSB 27u
#define PU_PLIC_ENABLE_T1_R0_ENABLE27_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE27_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE27_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE27_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE27_FIELD_MASK 0x08000000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE27_GET(x) (((x) & 0x08000000ul) >> 27)
#define PU_PLIC_ENABLE_T1_R0_ENABLE27_SET(x) (((x) << 27) & 0x08000000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE27_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: pu_plic::enable_t1_r0.enable26                            */
/* Source filename: pu_plic.csr, line: 1393                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE26_MSB 26u
#define PU_PLIC_ENABLE_T1_R0_ENABLE26_LSB 26u
#define PU_PLIC_ENABLE_T1_R0_ENABLE26_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE26_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE26_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE26_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE26_FIELD_MASK 0x04000000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE26_GET(x) (((x) & 0x04000000ul) >> 26)
#define PU_PLIC_ENABLE_T1_R0_ENABLE26_SET(x) (((x) << 26) & 0x04000000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE26_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_plic::enable_t1_r0.enable25                            */
/* Source filename: pu_plic.csr, line: 1386                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE25_MSB 25u
#define PU_PLIC_ENABLE_T1_R0_ENABLE25_LSB 25u
#define PU_PLIC_ENABLE_T1_R0_ENABLE25_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE25_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE25_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE25_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE25_FIELD_MASK 0x02000000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE25_GET(x) (((x) & 0x02000000ul) >> 25)
#define PU_PLIC_ENABLE_T1_R0_ENABLE25_SET(x) (((x) << 25) & 0x02000000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE25_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000ul) | ((r) & 0xfdfffffful))
/* Field member: pu_plic::enable_t1_r0.enable24                            */
/* Source filename: pu_plic.csr, line: 1379                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE24_MSB 24u
#define PU_PLIC_ENABLE_T1_R0_ENABLE24_LSB 24u
#define PU_PLIC_ENABLE_T1_R0_ENABLE24_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE24_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE24_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE24_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE24_FIELD_MASK 0x01000000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE24_GET(x) (((x) & 0x01000000ul) >> 24)
#define PU_PLIC_ENABLE_T1_R0_ENABLE24_SET(x) (((x) << 24) & 0x01000000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE24_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000ul) | ((r) & 0xfefffffful))
/* Field member: pu_plic::enable_t1_r0.enable23                            */
/* Source filename: pu_plic.csr, line: 1372                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE23_MSB 23u
#define PU_PLIC_ENABLE_T1_R0_ENABLE23_LSB 23u
#define PU_PLIC_ENABLE_T1_R0_ENABLE23_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE23_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE23_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE23_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE23_FIELD_MASK 0x00800000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE23_GET(x) (((x) & 0x00800000ul) >> 23)
#define PU_PLIC_ENABLE_T1_R0_ENABLE23_SET(x) (((x) << 23) & 0x00800000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE23_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: pu_plic::enable_t1_r0.enable22                            */
/* Source filename: pu_plic.csr, line: 1365                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE22_MSB 22u
#define PU_PLIC_ENABLE_T1_R0_ENABLE22_LSB 22u
#define PU_PLIC_ENABLE_T1_R0_ENABLE22_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE22_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE22_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE22_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE22_FIELD_MASK 0x00400000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE22_GET(x) (((x) & 0x00400000ul) >> 22)
#define PU_PLIC_ENABLE_T1_R0_ENABLE22_SET(x) (((x) << 22) & 0x00400000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE22_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pu_plic::enable_t1_r0.enable21                            */
/* Source filename: pu_plic.csr, line: 1358                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE21_MSB 21u
#define PU_PLIC_ENABLE_T1_R0_ENABLE21_LSB 21u
#define PU_PLIC_ENABLE_T1_R0_ENABLE21_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE21_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE21_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE21_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE21_FIELD_MASK 0x00200000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE21_GET(x) (((x) & 0x00200000ul) >> 21)
#define PU_PLIC_ENABLE_T1_R0_ENABLE21_SET(x) (((x) << 21) & 0x00200000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE21_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_plic::enable_t1_r0.enable20                            */
/* Source filename: pu_plic.csr, line: 1351                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE20_MSB 20u
#define PU_PLIC_ENABLE_T1_R0_ENABLE20_LSB 20u
#define PU_PLIC_ENABLE_T1_R0_ENABLE20_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE20_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE20_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE20_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE20_FIELD_MASK 0x00100000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE20_GET(x) (((x) & 0x00100000ul) >> 20)
#define PU_PLIC_ENABLE_T1_R0_ENABLE20_SET(x) (((x) << 20) & 0x00100000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE20_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_plic::enable_t1_r0.enable19                            */
/* Source filename: pu_plic.csr, line: 1344                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE19_MSB 19u
#define PU_PLIC_ENABLE_T1_R0_ENABLE19_LSB 19u
#define PU_PLIC_ENABLE_T1_R0_ENABLE19_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE19_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE19_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE19_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE19_FIELD_MASK 0x00080000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE19_GET(x) (((x) & 0x00080000ul) >> 19)
#define PU_PLIC_ENABLE_T1_R0_ENABLE19_SET(x) (((x) << 19) & 0x00080000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE19_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: pu_plic::enable_t1_r0.enable18                            */
/* Source filename: pu_plic.csr, line: 1337                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE18_MSB 18u
#define PU_PLIC_ENABLE_T1_R0_ENABLE18_LSB 18u
#define PU_PLIC_ENABLE_T1_R0_ENABLE18_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE18_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE18_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE18_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE18_FIELD_MASK 0x00040000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE18_GET(x) (((x) & 0x00040000ul) >> 18)
#define PU_PLIC_ENABLE_T1_R0_ENABLE18_SET(x) (((x) << 18) & 0x00040000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE18_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: pu_plic::enable_t1_r0.enable17                            */
/* Source filename: pu_plic.csr, line: 1330                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE17_MSB 17u
#define PU_PLIC_ENABLE_T1_R0_ENABLE17_LSB 17u
#define PU_PLIC_ENABLE_T1_R0_ENABLE17_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE17_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE17_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE17_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE17_FIELD_MASK 0x00020000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE17_GET(x) (((x) & 0x00020000ul) >> 17)
#define PU_PLIC_ENABLE_T1_R0_ENABLE17_SET(x) (((x) << 17) & 0x00020000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE17_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_plic::enable_t1_r0.enable16                            */
/* Source filename: pu_plic.csr, line: 1323                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE16_MSB 16u
#define PU_PLIC_ENABLE_T1_R0_ENABLE16_LSB 16u
#define PU_PLIC_ENABLE_T1_R0_ENABLE16_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE16_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE16_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE16_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE16_FIELD_MASK 0x00010000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE16_GET(x) (((x) & 0x00010000ul) >> 16)
#define PU_PLIC_ENABLE_T1_R0_ENABLE16_SET(x) (((x) << 16) & 0x00010000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE16_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_plic::enable_t1_r0.enable15                            */
/* Source filename: pu_plic.csr, line: 1316                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE15_MSB 15u
#define PU_PLIC_ENABLE_T1_R0_ENABLE15_LSB 15u
#define PU_PLIC_ENABLE_T1_R0_ENABLE15_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE15_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE15_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE15_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE15_FIELD_MASK 0x00008000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE15_GET(x) (((x) & 0x00008000ul) >> 15)
#define PU_PLIC_ENABLE_T1_R0_ENABLE15_SET(x) (((x) << 15) & 0x00008000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE15_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_plic::enable_t1_r0.enable14                            */
/* Source filename: pu_plic.csr, line: 1309                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE14_MSB 14u
#define PU_PLIC_ENABLE_T1_R0_ENABLE14_LSB 14u
#define PU_PLIC_ENABLE_T1_R0_ENABLE14_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE14_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE14_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE14_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE14_FIELD_MASK 0x00004000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE14_GET(x) (((x) & 0x00004000ul) >> 14)
#define PU_PLIC_ENABLE_T1_R0_ENABLE14_SET(x) (((x) << 14) & 0x00004000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE14_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_plic::enable_t1_r0.enable13                            */
/* Source filename: pu_plic.csr, line: 1302                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE13_MSB 13u
#define PU_PLIC_ENABLE_T1_R0_ENABLE13_LSB 13u
#define PU_PLIC_ENABLE_T1_R0_ENABLE13_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE13_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE13_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE13_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE13_FIELD_MASK 0x00002000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE13_GET(x) (((x) & 0x00002000ul) >> 13)
#define PU_PLIC_ENABLE_T1_R0_ENABLE13_SET(x) (((x) << 13) & 0x00002000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE13_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_plic::enable_t1_r0.enable12                            */
/* Source filename: pu_plic.csr, line: 1295                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE12_MSB 12u
#define PU_PLIC_ENABLE_T1_R0_ENABLE12_LSB 12u
#define PU_PLIC_ENABLE_T1_R0_ENABLE12_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE12_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE12_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE12_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE12_FIELD_MASK 0x00001000ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE12_GET(x) (((x) & 0x00001000ul) >> 12)
#define PU_PLIC_ENABLE_T1_R0_ENABLE12_SET(x) (((x) << 12) & 0x00001000ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE12_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_plic::enable_t1_r0.enable11                            */
/* Source filename: pu_plic.csr, line: 1288                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE11_MSB 11u
#define PU_PLIC_ENABLE_T1_R0_ENABLE11_LSB 11u
#define PU_PLIC_ENABLE_T1_R0_ENABLE11_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE11_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE11_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE11_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE11_FIELD_MASK 0x00000800ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE11_GET(x) (((x) & 0x00000800ul) >> 11)
#define PU_PLIC_ENABLE_T1_R0_ENABLE11_SET(x) (((x) << 11) & 0x00000800ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE11_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_plic::enable_t1_r0.enable10                            */
/* Source filename: pu_plic.csr, line: 1281                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE10_MSB 10u
#define PU_PLIC_ENABLE_T1_R0_ENABLE10_LSB 10u
#define PU_PLIC_ENABLE_T1_R0_ENABLE10_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE10_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE10_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE10_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE10_FIELD_MASK 0x00000400ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE10_GET(x) (((x) & 0x00000400ul) >> 10)
#define PU_PLIC_ENABLE_T1_R0_ENABLE10_SET(x) (((x) << 10) & 0x00000400ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE10_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: pu_plic::enable_t1_r0.enable9                             */
/* Source filename: pu_plic.csr, line: 1274                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T1_R0_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T1_R0_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T1_R0_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t1_r0.enable8                             */
/* Source filename: pu_plic.csr, line: 1267                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T1_R0_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T1_R0_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T1_R0_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t1_r0.enable7                             */
/* Source filename: pu_plic.csr, line: 1260                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T1_R0_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T1_R0_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T1_R0_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t1_r0.enable6                             */
/* Source filename: pu_plic.csr, line: 1253                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T1_R0_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T1_R0_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T1_R0_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t1_r0.enable5                             */
/* Source filename: pu_plic.csr, line: 1246                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T1_R0_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T1_R0_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T1_R0_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t1_r0.enable4                             */
/* Source filename: pu_plic.csr, line: 1239                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T1_R0_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T1_R0_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T1_R0_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t1_r0.enable3                             */
/* Source filename: pu_plic.csr, line: 1232                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T1_R0_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T1_R0_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T1_R0_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t1_r0.enable2                             */
/* Source filename: pu_plic.csr, line: 1225                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T1_R0_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T1_R0_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T1_R0_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t1_r0.enable1                             */
/* Source filename: pu_plic.csr, line: 1218                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T1_R0_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t1_r0.enable0                             */
/* Source filename: pu_plic.csr, line: 1211                                */
#define PU_PLIC_ENABLE_T1_R0_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R0_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R0_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T1_R0_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T1_R0_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t1_r1                                    */
/* Register template: pu_plic::enable_t1_r1                                */
/* Source filename: pu_plic.csr, line: 1437                                */
/* Field member: pu_plic::enable_t1_r1.enable9                             */
/* Source filename: pu_plic.csr, line: 1503                                */
#define PU_PLIC_ENABLE_T1_R1_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T1_R1_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T1_R1_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R1_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T1_R1_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T1_R1_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T1_R1_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t1_r1.enable8                             */
/* Source filename: pu_plic.csr, line: 1496                                */
#define PU_PLIC_ENABLE_T1_R1_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T1_R1_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T1_R1_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R1_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T1_R1_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T1_R1_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T1_R1_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t1_r1.enable7                             */
/* Source filename: pu_plic.csr, line: 1489                                */
#define PU_PLIC_ENABLE_T1_R1_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T1_R1_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T1_R1_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R1_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T1_R1_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T1_R1_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T1_R1_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t1_r1.enable6                             */
/* Source filename: pu_plic.csr, line: 1482                                */
#define PU_PLIC_ENABLE_T1_R1_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T1_R1_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T1_R1_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R1_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T1_R1_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T1_R1_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T1_R1_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t1_r1.enable5                             */
/* Source filename: pu_plic.csr, line: 1475                                */
#define PU_PLIC_ENABLE_T1_R1_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T1_R1_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T1_R1_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R1_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T1_R1_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T1_R1_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T1_R1_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t1_r1.enable4                             */
/* Source filename: pu_plic.csr, line: 1468                                */
#define PU_PLIC_ENABLE_T1_R1_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T1_R1_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T1_R1_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R1_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T1_R1_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T1_R1_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T1_R1_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t1_r1.enable3                             */
/* Source filename: pu_plic.csr, line: 1461                                */
#define PU_PLIC_ENABLE_T1_R1_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T1_R1_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T1_R1_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R1_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T1_R1_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T1_R1_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T1_R1_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t1_r1.enable2                             */
/* Source filename: pu_plic.csr, line: 1454                                */
#define PU_PLIC_ENABLE_T1_R1_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T1_R1_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T1_R1_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R1_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T1_R1_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T1_R1_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T1_R1_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t1_r1.enable1                             */
/* Source filename: pu_plic.csr, line: 1447                                */
#define PU_PLIC_ENABLE_T1_R1_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R1_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T1_R1_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T1_R1_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T1_R1_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t1_r1.enable0                             */
/* Source filename: pu_plic.csr, line: 1440                                */
#define PU_PLIC_ENABLE_T1_R1_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T1_R1_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T1_R1_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T1_R1_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T1_R1_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T1_R1_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T1_R1_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T1_R1_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t0_r0                                    */
/* Register template: pu_plic::enable_t0_r0                                */
/* Source filename: pu_plic.csr, line: 904                                 */
/* Field member: pu_plic::enable_t0_r0.enable31                            */
/* Source filename: pu_plic.csr, line: 1124                                */
#define PU_PLIC_ENABLE_T0_R0_ENABLE31_MSB 31u
#define PU_PLIC_ENABLE_T0_R0_ENABLE31_LSB 31u
#define PU_PLIC_ENABLE_T0_R0_ENABLE31_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE31_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE31_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE31_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE31_FIELD_MASK 0x80000000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE31_GET(x) (((x) & 0x80000000ul) >> 31)
#define PU_PLIC_ENABLE_T0_R0_ENABLE31_SET(x) (((x) << 31) & 0x80000000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE31_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: pu_plic::enable_t0_r0.enable30                            */
/* Source filename: pu_plic.csr, line: 1117                                */
#define PU_PLIC_ENABLE_T0_R0_ENABLE30_MSB 30u
#define PU_PLIC_ENABLE_T0_R0_ENABLE30_LSB 30u
#define PU_PLIC_ENABLE_T0_R0_ENABLE30_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE30_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE30_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE30_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE30_FIELD_MASK 0x40000000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE30_GET(x) (((x) & 0x40000000ul) >> 30)
#define PU_PLIC_ENABLE_T0_R0_ENABLE30_SET(x) (((x) << 30) & 0x40000000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE30_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000ul) | ((r) & 0xbffffffful))
/* Field member: pu_plic::enable_t0_r0.enable29                            */
/* Source filename: pu_plic.csr, line: 1110                                */
#define PU_PLIC_ENABLE_T0_R0_ENABLE29_MSB 29u
#define PU_PLIC_ENABLE_T0_R0_ENABLE29_LSB 29u
#define PU_PLIC_ENABLE_T0_R0_ENABLE29_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE29_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE29_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE29_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE29_FIELD_MASK 0x20000000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE29_GET(x) (((x) & 0x20000000ul) >> 29)
#define PU_PLIC_ENABLE_T0_R0_ENABLE29_SET(x) (((x) << 29) & 0x20000000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE29_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000ul) | ((r) & 0xdffffffful))
/* Field member: pu_plic::enable_t0_r0.enable28                            */
/* Source filename: pu_plic.csr, line: 1103                                */
#define PU_PLIC_ENABLE_T0_R0_ENABLE28_MSB 28u
#define PU_PLIC_ENABLE_T0_R0_ENABLE28_LSB 28u
#define PU_PLIC_ENABLE_T0_R0_ENABLE28_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE28_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE28_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE28_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE28_FIELD_MASK 0x10000000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE28_GET(x) (((x) & 0x10000000ul) >> 28)
#define PU_PLIC_ENABLE_T0_R0_ENABLE28_SET(x) (((x) << 28) & 0x10000000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE28_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000ul) | ((r) & 0xeffffffful))
/* Field member: pu_plic::enable_t0_r0.enable27                            */
/* Source filename: pu_plic.csr, line: 1096                                */
#define PU_PLIC_ENABLE_T0_R0_ENABLE27_MSB 27u
#define PU_PLIC_ENABLE_T0_R0_ENABLE27_LSB 27u
#define PU_PLIC_ENABLE_T0_R0_ENABLE27_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE27_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE27_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE27_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE27_FIELD_MASK 0x08000000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE27_GET(x) (((x) & 0x08000000ul) >> 27)
#define PU_PLIC_ENABLE_T0_R0_ENABLE27_SET(x) (((x) << 27) & 0x08000000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE27_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000ul) | ((r) & 0xf7fffffful))
/* Field member: pu_plic::enable_t0_r0.enable26                            */
/* Source filename: pu_plic.csr, line: 1089                                */
#define PU_PLIC_ENABLE_T0_R0_ENABLE26_MSB 26u
#define PU_PLIC_ENABLE_T0_R0_ENABLE26_LSB 26u
#define PU_PLIC_ENABLE_T0_R0_ENABLE26_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE26_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE26_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE26_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE26_FIELD_MASK 0x04000000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE26_GET(x) (((x) & 0x04000000ul) >> 26)
#define PU_PLIC_ENABLE_T0_R0_ENABLE26_SET(x) (((x) << 26) & 0x04000000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE26_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000ul) | ((r) & 0xfbfffffful))
/* Field member: pu_plic::enable_t0_r0.enable25                            */
/* Source filename: pu_plic.csr, line: 1082                                */
#define PU_PLIC_ENABLE_T0_R0_ENABLE25_MSB 25u
#define PU_PLIC_ENABLE_T0_R0_ENABLE25_LSB 25u
#define PU_PLIC_ENABLE_T0_R0_ENABLE25_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE25_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE25_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE25_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE25_FIELD_MASK 0x02000000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE25_GET(x) (((x) & 0x02000000ul) >> 25)
#define PU_PLIC_ENABLE_T0_R0_ENABLE25_SET(x) (((x) << 25) & 0x02000000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE25_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000ul) | ((r) & 0xfdfffffful))
/* Field member: pu_plic::enable_t0_r0.enable24                            */
/* Source filename: pu_plic.csr, line: 1075                                */
#define PU_PLIC_ENABLE_T0_R0_ENABLE24_MSB 24u
#define PU_PLIC_ENABLE_T0_R0_ENABLE24_LSB 24u
#define PU_PLIC_ENABLE_T0_R0_ENABLE24_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE24_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE24_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE24_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE24_FIELD_MASK 0x01000000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE24_GET(x) (((x) & 0x01000000ul) >> 24)
#define PU_PLIC_ENABLE_T0_R0_ENABLE24_SET(x) (((x) << 24) & 0x01000000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE24_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000ul) | ((r) & 0xfefffffful))
/* Field member: pu_plic::enable_t0_r0.enable23                            */
/* Source filename: pu_plic.csr, line: 1068                                */
#define PU_PLIC_ENABLE_T0_R0_ENABLE23_MSB 23u
#define PU_PLIC_ENABLE_T0_R0_ENABLE23_LSB 23u
#define PU_PLIC_ENABLE_T0_R0_ENABLE23_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE23_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE23_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE23_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE23_FIELD_MASK 0x00800000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE23_GET(x) (((x) & 0x00800000ul) >> 23)
#define PU_PLIC_ENABLE_T0_R0_ENABLE23_SET(x) (((x) << 23) & 0x00800000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE23_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000ul) | ((r) & 0xff7ffffful))
/* Field member: pu_plic::enable_t0_r0.enable22                            */
/* Source filename: pu_plic.csr, line: 1061                                */
#define PU_PLIC_ENABLE_T0_R0_ENABLE22_MSB 22u
#define PU_PLIC_ENABLE_T0_R0_ENABLE22_LSB 22u
#define PU_PLIC_ENABLE_T0_R0_ENABLE22_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE22_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE22_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE22_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE22_FIELD_MASK 0x00400000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE22_GET(x) (((x) & 0x00400000ul) >> 22)
#define PU_PLIC_ENABLE_T0_R0_ENABLE22_SET(x) (((x) << 22) & 0x00400000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE22_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000ul) | ((r) & 0xffbffffful))
/* Field member: pu_plic::enable_t0_r0.enable21                            */
/* Source filename: pu_plic.csr, line: 1054                                */
#define PU_PLIC_ENABLE_T0_R0_ENABLE21_MSB 21u
#define PU_PLIC_ENABLE_T0_R0_ENABLE21_LSB 21u
#define PU_PLIC_ENABLE_T0_R0_ENABLE21_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE21_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE21_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE21_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE21_FIELD_MASK 0x00200000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE21_GET(x) (((x) & 0x00200000ul) >> 21)
#define PU_PLIC_ENABLE_T0_R0_ENABLE21_SET(x) (((x) << 21) & 0x00200000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE21_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000ul) | ((r) & 0xffdffffful))
/* Field member: pu_plic::enable_t0_r0.enable20                            */
/* Source filename: pu_plic.csr, line: 1047                                */
#define PU_PLIC_ENABLE_T0_R0_ENABLE20_MSB 20u
#define PU_PLIC_ENABLE_T0_R0_ENABLE20_LSB 20u
#define PU_PLIC_ENABLE_T0_R0_ENABLE20_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE20_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE20_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE20_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE20_FIELD_MASK 0x00100000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE20_GET(x) (((x) & 0x00100000ul) >> 20)
#define PU_PLIC_ENABLE_T0_R0_ENABLE20_SET(x) (((x) << 20) & 0x00100000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE20_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000ul) | ((r) & 0xffeffffful))
/* Field member: pu_plic::enable_t0_r0.enable19                            */
/* Source filename: pu_plic.csr, line: 1040                                */
#define PU_PLIC_ENABLE_T0_R0_ENABLE19_MSB 19u
#define PU_PLIC_ENABLE_T0_R0_ENABLE19_LSB 19u
#define PU_PLIC_ENABLE_T0_R0_ENABLE19_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE19_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE19_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE19_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE19_FIELD_MASK 0x00080000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE19_GET(x) (((x) & 0x00080000ul) >> 19)
#define PU_PLIC_ENABLE_T0_R0_ENABLE19_SET(x) (((x) << 19) & 0x00080000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE19_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000ul) | ((r) & 0xfff7fffful))
/* Field member: pu_plic::enable_t0_r0.enable18                            */
/* Source filename: pu_plic.csr, line: 1033                                */
#define PU_PLIC_ENABLE_T0_R0_ENABLE18_MSB 18u
#define PU_PLIC_ENABLE_T0_R0_ENABLE18_LSB 18u
#define PU_PLIC_ENABLE_T0_R0_ENABLE18_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE18_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE18_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE18_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE18_FIELD_MASK 0x00040000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE18_GET(x) (((x) & 0x00040000ul) >> 18)
#define PU_PLIC_ENABLE_T0_R0_ENABLE18_SET(x) (((x) << 18) & 0x00040000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE18_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000ul) | ((r) & 0xfffbfffful))
/* Field member: pu_plic::enable_t0_r0.enable17                            */
/* Source filename: pu_plic.csr, line: 1026                                */
#define PU_PLIC_ENABLE_T0_R0_ENABLE17_MSB 17u
#define PU_PLIC_ENABLE_T0_R0_ENABLE17_LSB 17u
#define PU_PLIC_ENABLE_T0_R0_ENABLE17_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE17_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE17_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE17_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE17_FIELD_MASK 0x00020000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE17_GET(x) (((x) & 0x00020000ul) >> 17)
#define PU_PLIC_ENABLE_T0_R0_ENABLE17_SET(x) (((x) << 17) & 0x00020000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE17_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: pu_plic::enable_t0_r0.enable16                            */
/* Source filename: pu_plic.csr, line: 1019                                */
#define PU_PLIC_ENABLE_T0_R0_ENABLE16_MSB 16u
#define PU_PLIC_ENABLE_T0_R0_ENABLE16_LSB 16u
#define PU_PLIC_ENABLE_T0_R0_ENABLE16_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE16_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE16_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE16_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE16_FIELD_MASK 0x00010000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE16_GET(x) (((x) & 0x00010000ul) >> 16)
#define PU_PLIC_ENABLE_T0_R0_ENABLE16_SET(x) (((x) << 16) & 0x00010000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE16_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: pu_plic::enable_t0_r0.enable15                            */
/* Source filename: pu_plic.csr, line: 1012                                */
#define PU_PLIC_ENABLE_T0_R0_ENABLE15_MSB 15u
#define PU_PLIC_ENABLE_T0_R0_ENABLE15_LSB 15u
#define PU_PLIC_ENABLE_T0_R0_ENABLE15_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE15_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE15_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE15_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE15_FIELD_MASK 0x00008000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE15_GET(x) (((x) & 0x00008000ul) >> 15)
#define PU_PLIC_ENABLE_T0_R0_ENABLE15_SET(x) (((x) << 15) & 0x00008000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE15_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: pu_plic::enable_t0_r0.enable14                            */
/* Source filename: pu_plic.csr, line: 1005                                */
#define PU_PLIC_ENABLE_T0_R0_ENABLE14_MSB 14u
#define PU_PLIC_ENABLE_T0_R0_ENABLE14_LSB 14u
#define PU_PLIC_ENABLE_T0_R0_ENABLE14_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE14_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE14_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE14_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE14_FIELD_MASK 0x00004000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE14_GET(x) (((x) & 0x00004000ul) >> 14)
#define PU_PLIC_ENABLE_T0_R0_ENABLE14_SET(x) (((x) << 14) & 0x00004000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE14_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: pu_plic::enable_t0_r0.enable13                            */
/* Source filename: pu_plic.csr, line: 998                                 */
#define PU_PLIC_ENABLE_T0_R0_ENABLE13_MSB 13u
#define PU_PLIC_ENABLE_T0_R0_ENABLE13_LSB 13u
#define PU_PLIC_ENABLE_T0_R0_ENABLE13_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE13_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE13_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE13_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE13_FIELD_MASK 0x00002000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE13_GET(x) (((x) & 0x00002000ul) >> 13)
#define PU_PLIC_ENABLE_T0_R0_ENABLE13_SET(x) (((x) << 13) & 0x00002000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE13_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: pu_plic::enable_t0_r0.enable12                            */
/* Source filename: pu_plic.csr, line: 991                                 */
#define PU_PLIC_ENABLE_T0_R0_ENABLE12_MSB 12u
#define PU_PLIC_ENABLE_T0_R0_ENABLE12_LSB 12u
#define PU_PLIC_ENABLE_T0_R0_ENABLE12_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE12_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE12_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE12_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE12_FIELD_MASK 0x00001000ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE12_GET(x) (((x) & 0x00001000ul) >> 12)
#define PU_PLIC_ENABLE_T0_R0_ENABLE12_SET(x) (((x) << 12) & 0x00001000ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE12_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: pu_plic::enable_t0_r0.enable11                            */
/* Source filename: pu_plic.csr, line: 984                                 */
#define PU_PLIC_ENABLE_T0_R0_ENABLE11_MSB 11u
#define PU_PLIC_ENABLE_T0_R0_ENABLE11_LSB 11u
#define PU_PLIC_ENABLE_T0_R0_ENABLE11_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE11_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE11_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE11_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE11_FIELD_MASK 0x00000800ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE11_GET(x) (((x) & 0x00000800ul) >> 11)
#define PU_PLIC_ENABLE_T0_R0_ENABLE11_SET(x) (((x) << 11) & 0x00000800ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE11_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: pu_plic::enable_t0_r0.enable10                            */
/* Source filename: pu_plic.csr, line: 977                                 */
#define PU_PLIC_ENABLE_T0_R0_ENABLE10_MSB 10u
#define PU_PLIC_ENABLE_T0_R0_ENABLE10_LSB 10u
#define PU_PLIC_ENABLE_T0_R0_ENABLE10_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE10_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE10_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE10_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE10_FIELD_MASK 0x00000400ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE10_GET(x) (((x) & 0x00000400ul) >> 10)
#define PU_PLIC_ENABLE_T0_R0_ENABLE10_SET(x) (((x) << 10) & 0x00000400ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE10_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: pu_plic::enable_t0_r0.enable9                             */
/* Source filename: pu_plic.csr, line: 970                                 */
#define PU_PLIC_ENABLE_T0_R0_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T0_R0_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T0_R0_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T0_R0_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t0_r0.enable8                             */
/* Source filename: pu_plic.csr, line: 963                                 */
#define PU_PLIC_ENABLE_T0_R0_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T0_R0_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T0_R0_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T0_R0_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t0_r0.enable7                             */
/* Source filename: pu_plic.csr, line: 956                                 */
#define PU_PLIC_ENABLE_T0_R0_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T0_R0_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T0_R0_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T0_R0_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t0_r0.enable6                             */
/* Source filename: pu_plic.csr, line: 949                                 */
#define PU_PLIC_ENABLE_T0_R0_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T0_R0_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T0_R0_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T0_R0_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t0_r0.enable5                             */
/* Source filename: pu_plic.csr, line: 942                                 */
#define PU_PLIC_ENABLE_T0_R0_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T0_R0_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T0_R0_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T0_R0_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t0_r0.enable4                             */
/* Source filename: pu_plic.csr, line: 935                                 */
#define PU_PLIC_ENABLE_T0_R0_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T0_R0_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T0_R0_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T0_R0_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t0_r0.enable3                             */
/* Source filename: pu_plic.csr, line: 928                                 */
#define PU_PLIC_ENABLE_T0_R0_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T0_R0_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T0_R0_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T0_R0_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t0_r0.enable2                             */
/* Source filename: pu_plic.csr, line: 921                                 */
#define PU_PLIC_ENABLE_T0_R0_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T0_R0_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T0_R0_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T0_R0_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t0_r0.enable1                             */
/* Source filename: pu_plic.csr, line: 914                                 */
#define PU_PLIC_ENABLE_T0_R0_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T0_R0_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t0_r0.enable0                             */
/* Source filename: pu_plic.csr, line: 907                                 */
#define PU_PLIC_ENABLE_T0_R0_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R0_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R0_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T0_R0_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T0_R0_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::enable_t0_r1                                    */
/* Register template: pu_plic::enable_t0_r1                                */
/* Source filename: pu_plic.csr, line: 1133                                */
/* Field member: pu_plic::enable_t0_r1.enable9                             */
/* Source filename: pu_plic.csr, line: 1199                                */
#define PU_PLIC_ENABLE_T0_R1_ENABLE9_MSB 9u
#define PU_PLIC_ENABLE_T0_R1_ENABLE9_LSB 9u
#define PU_PLIC_ENABLE_T0_R1_ENABLE9_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE9_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE9_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE9_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R1_ENABLE9_FIELD_MASK 0x00000200ul
#define PU_PLIC_ENABLE_T0_R1_ENABLE9_GET(x) (((x) & 0x00000200ul) >> 9)
#define PU_PLIC_ENABLE_T0_R1_ENABLE9_SET(x) (((x) << 9) & 0x00000200ul)
#define PU_PLIC_ENABLE_T0_R1_ENABLE9_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: pu_plic::enable_t0_r1.enable8                             */
/* Source filename: pu_plic.csr, line: 1192                                */
#define PU_PLIC_ENABLE_T0_R1_ENABLE8_MSB 8u
#define PU_PLIC_ENABLE_T0_R1_ENABLE8_LSB 8u
#define PU_PLIC_ENABLE_T0_R1_ENABLE8_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE8_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE8_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE8_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R1_ENABLE8_FIELD_MASK 0x00000100ul
#define PU_PLIC_ENABLE_T0_R1_ENABLE8_GET(x) (((x) & 0x00000100ul) >> 8)
#define PU_PLIC_ENABLE_T0_R1_ENABLE8_SET(x) (((x) << 8) & 0x00000100ul)
#define PU_PLIC_ENABLE_T0_R1_ENABLE8_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: pu_plic::enable_t0_r1.enable7                             */
/* Source filename: pu_plic.csr, line: 1185                                */
#define PU_PLIC_ENABLE_T0_R1_ENABLE7_MSB 7u
#define PU_PLIC_ENABLE_T0_R1_ENABLE7_LSB 7u
#define PU_PLIC_ENABLE_T0_R1_ENABLE7_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE7_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE7_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE7_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R1_ENABLE7_FIELD_MASK 0x00000080ul
#define PU_PLIC_ENABLE_T0_R1_ENABLE7_GET(x) (((x) & 0x00000080ul) >> 7)
#define PU_PLIC_ENABLE_T0_R1_ENABLE7_SET(x) (((x) << 7) & 0x00000080ul)
#define PU_PLIC_ENABLE_T0_R1_ENABLE7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: pu_plic::enable_t0_r1.enable6                             */
/* Source filename: pu_plic.csr, line: 1178                                */
#define PU_PLIC_ENABLE_T0_R1_ENABLE6_MSB 6u
#define PU_PLIC_ENABLE_T0_R1_ENABLE6_LSB 6u
#define PU_PLIC_ENABLE_T0_R1_ENABLE6_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE6_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE6_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE6_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R1_ENABLE6_FIELD_MASK 0x00000040ul
#define PU_PLIC_ENABLE_T0_R1_ENABLE6_GET(x) (((x) & 0x00000040ul) >> 6)
#define PU_PLIC_ENABLE_T0_R1_ENABLE6_SET(x) (((x) << 6) & 0x00000040ul)
#define PU_PLIC_ENABLE_T0_R1_ENABLE6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: pu_plic::enable_t0_r1.enable5                             */
/* Source filename: pu_plic.csr, line: 1171                                */
#define PU_PLIC_ENABLE_T0_R1_ENABLE5_MSB 5u
#define PU_PLIC_ENABLE_T0_R1_ENABLE5_LSB 5u
#define PU_PLIC_ENABLE_T0_R1_ENABLE5_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE5_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE5_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE5_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R1_ENABLE5_FIELD_MASK 0x00000020ul
#define PU_PLIC_ENABLE_T0_R1_ENABLE5_GET(x) (((x) & 0x00000020ul) >> 5)
#define PU_PLIC_ENABLE_T0_R1_ENABLE5_SET(x) (((x) << 5) & 0x00000020ul)
#define PU_PLIC_ENABLE_T0_R1_ENABLE5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: pu_plic::enable_t0_r1.enable4                             */
/* Source filename: pu_plic.csr, line: 1164                                */
#define PU_PLIC_ENABLE_T0_R1_ENABLE4_MSB 4u
#define PU_PLIC_ENABLE_T0_R1_ENABLE4_LSB 4u
#define PU_PLIC_ENABLE_T0_R1_ENABLE4_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE4_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE4_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE4_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R1_ENABLE4_FIELD_MASK 0x00000010ul
#define PU_PLIC_ENABLE_T0_R1_ENABLE4_GET(x) (((x) & 0x00000010ul) >> 4)
#define PU_PLIC_ENABLE_T0_R1_ENABLE4_SET(x) (((x) << 4) & 0x00000010ul)
#define PU_PLIC_ENABLE_T0_R1_ENABLE4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: pu_plic::enable_t0_r1.enable3                             */
/* Source filename: pu_plic.csr, line: 1157                                */
#define PU_PLIC_ENABLE_T0_R1_ENABLE3_MSB 3u
#define PU_PLIC_ENABLE_T0_R1_ENABLE3_LSB 3u
#define PU_PLIC_ENABLE_T0_R1_ENABLE3_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE3_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE3_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE3_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R1_ENABLE3_FIELD_MASK 0x00000008ul
#define PU_PLIC_ENABLE_T0_R1_ENABLE3_GET(x) (((x) & 0x00000008ul) >> 3)
#define PU_PLIC_ENABLE_T0_R1_ENABLE3_SET(x) (((x) << 3) & 0x00000008ul)
#define PU_PLIC_ENABLE_T0_R1_ENABLE3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: pu_plic::enable_t0_r1.enable2                             */
/* Source filename: pu_plic.csr, line: 1150                                */
#define PU_PLIC_ENABLE_T0_R1_ENABLE2_MSB 2u
#define PU_PLIC_ENABLE_T0_R1_ENABLE2_LSB 2u
#define PU_PLIC_ENABLE_T0_R1_ENABLE2_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE2_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE2_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE2_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R1_ENABLE2_FIELD_MASK 0x00000004ul
#define PU_PLIC_ENABLE_T0_R1_ENABLE2_GET(x) (((x) & 0x00000004ul) >> 2)
#define PU_PLIC_ENABLE_T0_R1_ENABLE2_SET(x) (((x) << 2) & 0x00000004ul)
#define PU_PLIC_ENABLE_T0_R1_ENABLE2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: pu_plic::enable_t0_r1.enable1                             */
/* Source filename: pu_plic.csr, line: 1143                                */
#define PU_PLIC_ENABLE_T0_R1_ENABLE1_MSB 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE1_LSB 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE1_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE1_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE1_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE1_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R1_ENABLE1_FIELD_MASK 0x00000002ul
#define PU_PLIC_ENABLE_T0_R1_ENABLE1_GET(x) (((x) & 0x00000002ul) >> 1)
#define PU_PLIC_ENABLE_T0_R1_ENABLE1_SET(x) (((x) << 1) & 0x00000002ul)
#define PU_PLIC_ENABLE_T0_R1_ENABLE1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: pu_plic::enable_t0_r1.enable0                             */
/* Source filename: pu_plic.csr, line: 1136                                */
#define PU_PLIC_ENABLE_T0_R1_ENABLE0_MSB 0u
#define PU_PLIC_ENABLE_T0_R1_ENABLE0_LSB 0u
#define PU_PLIC_ENABLE_T0_R1_ENABLE0_WIDTH 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE0_READ_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE0_WRITE_ACCESS 1u
#define PU_PLIC_ENABLE_T0_R1_ENABLE0_RESET 0x0u
#define PU_PLIC_ENABLE_T0_R1_ENABLE0_FIELD_MASK 0x00000001ul
#define PU_PLIC_ENABLE_T0_R1_ENABLE0_GET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T0_R1_ENABLE0_SET(x) ((x) & 0x00000001ul)
#define PU_PLIC_ENABLE_T0_R1_ENABLE0_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: pu_plic::threshold_t3                                    */
/* Register template: pu_plic::threshold_t3                                */
/* Source filename: pu_plic.csr, line: 4588                                */
/* Field member: pu_plic::threshold_t3.threshold                           */
/* Source filename: pu_plic.csr, line: 4591                                */
#define PU_PLIC_THRESHOLD_T3_THRESHOLD_MSB 2u
#define PU_PLIC_THRESHOLD_T3_THRESHOLD_LSB 0u
#define PU_PLIC_THRESHOLD_T3_THRESHOLD_WIDTH 3u
#define PU_PLIC_THRESHOLD_T3_THRESHOLD_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T3_THRESHOLD_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T3_THRESHOLD_RESET 0x0u
#define PU_PLIC_THRESHOLD_T3_THRESHOLD_FIELD_MASK 0x00000007ul
#define PU_PLIC_THRESHOLD_T3_THRESHOLD_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T3_THRESHOLD_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T3_THRESHOLD_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::maxID_t3                                        */
/* Register template: pu_plic::maxID_t3                                    */
/* Source filename: pu_plic.csr, line: 4735                                */
/* Field member: pu_plic::maxID_t3.maxID                                   */
/* Source filename: pu_plic.csr, line: 4738                                */
#define PU_PLIC_MAXID_T3_MAXID_MSB 5u
#define PU_PLIC_MAXID_T3_MAXID_LSB 0u
#define PU_PLIC_MAXID_T3_MAXID_WIDTH 6u
#define PU_PLIC_MAXID_T3_MAXID_READ_ACCESS 1u
#define PU_PLIC_MAXID_T3_MAXID_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T3_MAXID_RESET 0x00u
#define PU_PLIC_MAXID_T3_MAXID_FIELD_MASK 0x0000003ful
#define PU_PLIC_MAXID_T3_MAXID_GET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T3_MAXID_SET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T3_MAXID_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* Register type: pu_plic::threshold_t2                                    */
/* Register template: pu_plic::threshold_t2                                */
/* Source filename: pu_plic.csr, line: 4576                                */
/* Field member: pu_plic::threshold_t2.threshold                           */
/* Source filename: pu_plic.csr, line: 4579                                */
#define PU_PLIC_THRESHOLD_T2_THRESHOLD_MSB 2u
#define PU_PLIC_THRESHOLD_T2_THRESHOLD_LSB 0u
#define PU_PLIC_THRESHOLD_T2_THRESHOLD_WIDTH 3u
#define PU_PLIC_THRESHOLD_T2_THRESHOLD_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T2_THRESHOLD_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T2_THRESHOLD_RESET 0x0u
#define PU_PLIC_THRESHOLD_T2_THRESHOLD_FIELD_MASK 0x00000007ul
#define PU_PLIC_THRESHOLD_T2_THRESHOLD_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T2_THRESHOLD_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T2_THRESHOLD_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::maxID_t2                                        */
/* Register template: pu_plic::maxID_t2                                    */
/* Source filename: pu_plic.csr, line: 4722                                */
/* Field member: pu_plic::maxID_t2.maxID                                   */
/* Source filename: pu_plic.csr, line: 4725                                */
#define PU_PLIC_MAXID_T2_MAXID_MSB 5u
#define PU_PLIC_MAXID_T2_MAXID_LSB 0u
#define PU_PLIC_MAXID_T2_MAXID_WIDTH 6u
#define PU_PLIC_MAXID_T2_MAXID_READ_ACCESS 1u
#define PU_PLIC_MAXID_T2_MAXID_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T2_MAXID_RESET 0x00u
#define PU_PLIC_MAXID_T2_MAXID_FIELD_MASK 0x0000003ful
#define PU_PLIC_MAXID_T2_MAXID_GET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T2_MAXID_SET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T2_MAXID_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* Register type: pu_plic::threshold_t5                                    */
/* Register template: pu_plic::threshold_t5                                */
/* Source filename: pu_plic.csr, line: 4612                                */
/* Field member: pu_plic::threshold_t5.threshold                           */
/* Source filename: pu_plic.csr, line: 4615                                */
#define PU_PLIC_THRESHOLD_T5_THRESHOLD_MSB 2u
#define PU_PLIC_THRESHOLD_T5_THRESHOLD_LSB 0u
#define PU_PLIC_THRESHOLD_T5_THRESHOLD_WIDTH 3u
#define PU_PLIC_THRESHOLD_T5_THRESHOLD_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T5_THRESHOLD_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T5_THRESHOLD_RESET 0x0u
#define PU_PLIC_THRESHOLD_T5_THRESHOLD_FIELD_MASK 0x00000007ul
#define PU_PLIC_THRESHOLD_T5_THRESHOLD_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T5_THRESHOLD_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T5_THRESHOLD_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::maxID_t5                                        */
/* Register template: pu_plic::maxID_t5                                    */
/* Source filename: pu_plic.csr, line: 4761                                */
/* Field member: pu_plic::maxID_t5.maxID                                   */
/* Source filename: pu_plic.csr, line: 4764                                */
#define PU_PLIC_MAXID_T5_MAXID_MSB 5u
#define PU_PLIC_MAXID_T5_MAXID_LSB 0u
#define PU_PLIC_MAXID_T5_MAXID_WIDTH 6u
#define PU_PLIC_MAXID_T5_MAXID_READ_ACCESS 1u
#define PU_PLIC_MAXID_T5_MAXID_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T5_MAXID_RESET 0x00u
#define PU_PLIC_MAXID_T5_MAXID_FIELD_MASK 0x0000003ful
#define PU_PLIC_MAXID_T5_MAXID_GET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T5_MAXID_SET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T5_MAXID_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* Register type: pu_plic::threshold_t4                                    */
/* Register template: pu_plic::threshold_t4                                */
/* Source filename: pu_plic.csr, line: 4600                                */
/* Field member: pu_plic::threshold_t4.threshold                           */
/* Source filename: pu_plic.csr, line: 4603                                */
#define PU_PLIC_THRESHOLD_T4_THRESHOLD_MSB 2u
#define PU_PLIC_THRESHOLD_T4_THRESHOLD_LSB 0u
#define PU_PLIC_THRESHOLD_T4_THRESHOLD_WIDTH 3u
#define PU_PLIC_THRESHOLD_T4_THRESHOLD_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T4_THRESHOLD_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T4_THRESHOLD_RESET 0x0u
#define PU_PLIC_THRESHOLD_T4_THRESHOLD_FIELD_MASK 0x00000007ul
#define PU_PLIC_THRESHOLD_T4_THRESHOLD_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T4_THRESHOLD_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T4_THRESHOLD_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::maxID_t4                                        */
/* Register template: pu_plic::maxID_t4                                    */
/* Source filename: pu_plic.csr, line: 4748                                */
/* Field member: pu_plic::maxID_t4.maxID                                   */
/* Source filename: pu_plic.csr, line: 4751                                */
#define PU_PLIC_MAXID_T4_MAXID_MSB 5u
#define PU_PLIC_MAXID_T4_MAXID_LSB 0u
#define PU_PLIC_MAXID_T4_MAXID_WIDTH 6u
#define PU_PLIC_MAXID_T4_MAXID_READ_ACCESS 1u
#define PU_PLIC_MAXID_T4_MAXID_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T4_MAXID_RESET 0x00u
#define PU_PLIC_MAXID_T4_MAXID_FIELD_MASK 0x0000003ful
#define PU_PLIC_MAXID_T4_MAXID_GET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T4_MAXID_SET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T4_MAXID_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* Register type: pu_plic::threshold_t7                                    */
/* Register template: pu_plic::threshold_t7                                */
/* Source filename: pu_plic.csr, line: 4636                                */
/* Field member: pu_plic::threshold_t7.threshold                           */
/* Source filename: pu_plic.csr, line: 4639                                */
#define PU_PLIC_THRESHOLD_T7_THRESHOLD_MSB 2u
#define PU_PLIC_THRESHOLD_T7_THRESHOLD_LSB 0u
#define PU_PLIC_THRESHOLD_T7_THRESHOLD_WIDTH 3u
#define PU_PLIC_THRESHOLD_T7_THRESHOLD_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T7_THRESHOLD_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T7_THRESHOLD_RESET 0x0u
#define PU_PLIC_THRESHOLD_T7_THRESHOLD_FIELD_MASK 0x00000007ul
#define PU_PLIC_THRESHOLD_T7_THRESHOLD_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T7_THRESHOLD_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T7_THRESHOLD_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::maxID_t7                                        */
/* Register template: pu_plic::maxID_t7                                    */
/* Source filename: pu_plic.csr, line: 4787                                */
/* Field member: pu_plic::maxID_t7.maxID                                   */
/* Source filename: pu_plic.csr, line: 4790                                */
#define PU_PLIC_MAXID_T7_MAXID_MSB 5u
#define PU_PLIC_MAXID_T7_MAXID_LSB 0u
#define PU_PLIC_MAXID_T7_MAXID_WIDTH 6u
#define PU_PLIC_MAXID_T7_MAXID_READ_ACCESS 1u
#define PU_PLIC_MAXID_T7_MAXID_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T7_MAXID_RESET 0x00u
#define PU_PLIC_MAXID_T7_MAXID_FIELD_MASK 0x0000003ful
#define PU_PLIC_MAXID_T7_MAXID_GET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T7_MAXID_SET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T7_MAXID_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* Register type: pu_plic::threshold_t6                                    */
/* Register template: pu_plic::threshold_t6                                */
/* Source filename: pu_plic.csr, line: 4624                                */
/* Field member: pu_plic::threshold_t6.threshold                           */
/* Source filename: pu_plic.csr, line: 4627                                */
#define PU_PLIC_THRESHOLD_T6_THRESHOLD_MSB 2u
#define PU_PLIC_THRESHOLD_T6_THRESHOLD_LSB 0u
#define PU_PLIC_THRESHOLD_T6_THRESHOLD_WIDTH 3u
#define PU_PLIC_THRESHOLD_T6_THRESHOLD_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T6_THRESHOLD_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T6_THRESHOLD_RESET 0x0u
#define PU_PLIC_THRESHOLD_T6_THRESHOLD_FIELD_MASK 0x00000007ul
#define PU_PLIC_THRESHOLD_T6_THRESHOLD_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T6_THRESHOLD_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T6_THRESHOLD_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::maxID_t6                                        */
/* Register template: pu_plic::maxID_t6                                    */
/* Source filename: pu_plic.csr, line: 4774                                */
/* Field member: pu_plic::maxID_t6.maxID                                   */
/* Source filename: pu_plic.csr, line: 4777                                */
#define PU_PLIC_MAXID_T6_MAXID_MSB 5u
#define PU_PLIC_MAXID_T6_MAXID_LSB 0u
#define PU_PLIC_MAXID_T6_MAXID_WIDTH 6u
#define PU_PLIC_MAXID_T6_MAXID_READ_ACCESS 1u
#define PU_PLIC_MAXID_T6_MAXID_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T6_MAXID_RESET 0x00u
#define PU_PLIC_MAXID_T6_MAXID_FIELD_MASK 0x0000003ful
#define PU_PLIC_MAXID_T6_MAXID_GET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T6_MAXID_SET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T6_MAXID_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* Register type: pu_plic::threshold_t9                                    */
/* Register template: pu_plic::threshold_t9                                */
/* Source filename: pu_plic.csr, line: 4660                                */
/* Field member: pu_plic::threshold_t9.threshold                           */
/* Source filename: pu_plic.csr, line: 4663                                */
#define PU_PLIC_THRESHOLD_T9_THRESHOLD_MSB 2u
#define PU_PLIC_THRESHOLD_T9_THRESHOLD_LSB 0u
#define PU_PLIC_THRESHOLD_T9_THRESHOLD_WIDTH 3u
#define PU_PLIC_THRESHOLD_T9_THRESHOLD_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T9_THRESHOLD_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T9_THRESHOLD_RESET 0x0u
#define PU_PLIC_THRESHOLD_T9_THRESHOLD_FIELD_MASK 0x00000007ul
#define PU_PLIC_THRESHOLD_T9_THRESHOLD_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T9_THRESHOLD_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T9_THRESHOLD_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::maxID_t9                                        */
/* Register template: pu_plic::maxID_t9                                    */
/* Source filename: pu_plic.csr, line: 4813                                */
/* Field member: pu_plic::maxID_t9.maxID                                   */
/* Source filename: pu_plic.csr, line: 4816                                */
#define PU_PLIC_MAXID_T9_MAXID_MSB 5u
#define PU_PLIC_MAXID_T9_MAXID_LSB 0u
#define PU_PLIC_MAXID_T9_MAXID_WIDTH 6u
#define PU_PLIC_MAXID_T9_MAXID_READ_ACCESS 1u
#define PU_PLIC_MAXID_T9_MAXID_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T9_MAXID_RESET 0x00u
#define PU_PLIC_MAXID_T9_MAXID_FIELD_MASK 0x0000003ful
#define PU_PLIC_MAXID_T9_MAXID_GET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T9_MAXID_SET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T9_MAXID_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* Register type: pu_plic::threshold_t8                                    */
/* Register template: pu_plic::threshold_t8                                */
/* Source filename: pu_plic.csr, line: 4648                                */
/* Field member: pu_plic::threshold_t8.threshold                           */
/* Source filename: pu_plic.csr, line: 4651                                */
#define PU_PLIC_THRESHOLD_T8_THRESHOLD_MSB 2u
#define PU_PLIC_THRESHOLD_T8_THRESHOLD_LSB 0u
#define PU_PLIC_THRESHOLD_T8_THRESHOLD_WIDTH 3u
#define PU_PLIC_THRESHOLD_T8_THRESHOLD_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T8_THRESHOLD_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T8_THRESHOLD_RESET 0x0u
#define PU_PLIC_THRESHOLD_T8_THRESHOLD_FIELD_MASK 0x00000007ul
#define PU_PLIC_THRESHOLD_T8_THRESHOLD_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T8_THRESHOLD_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T8_THRESHOLD_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::maxID_t8                                        */
/* Register template: pu_plic::maxID_t8                                    */
/* Source filename: pu_plic.csr, line: 4800                                */
/* Field member: pu_plic::maxID_t8.maxID                                   */
/* Source filename: pu_plic.csr, line: 4803                                */
#define PU_PLIC_MAXID_T8_MAXID_MSB 5u
#define PU_PLIC_MAXID_T8_MAXID_LSB 0u
#define PU_PLIC_MAXID_T8_MAXID_WIDTH 6u
#define PU_PLIC_MAXID_T8_MAXID_READ_ACCESS 1u
#define PU_PLIC_MAXID_T8_MAXID_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T8_MAXID_RESET 0x00u
#define PU_PLIC_MAXID_T8_MAXID_FIELD_MASK 0x0000003ful
#define PU_PLIC_MAXID_T8_MAXID_GET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T8_MAXID_SET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T8_MAXID_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* Register type: pu_plic::threshold_t11                                   */
/* Register template: pu_plic::threshold_t11                               */
/* Source filename: pu_plic.csr, line: 4684                                */
/* Field member: pu_plic::threshold_t11.threshold                          */
/* Source filename: pu_plic.csr, line: 4687                                */
#define PU_PLIC_THRESHOLD_T11_THRESHOLD_MSB 2u
#define PU_PLIC_THRESHOLD_T11_THRESHOLD_LSB 0u
#define PU_PLIC_THRESHOLD_T11_THRESHOLD_WIDTH 3u
#define PU_PLIC_THRESHOLD_T11_THRESHOLD_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T11_THRESHOLD_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T11_THRESHOLD_RESET 0x0u
#define PU_PLIC_THRESHOLD_T11_THRESHOLD_FIELD_MASK 0x00000007ul
#define PU_PLIC_THRESHOLD_T11_THRESHOLD_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T11_THRESHOLD_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T11_THRESHOLD_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::maxID_t11                                       */
/* Register template: pu_plic::maxID_t11                                   */
/* Source filename: pu_plic.csr, line: 4839                                */
/* Field member: pu_plic::maxID_t11.maxID                                  */
/* Source filename: pu_plic.csr, line: 4842                                */
#define PU_PLIC_MAXID_T11_MAXID_MSB 5u
#define PU_PLIC_MAXID_T11_MAXID_LSB 0u
#define PU_PLIC_MAXID_T11_MAXID_WIDTH 6u
#define PU_PLIC_MAXID_T11_MAXID_READ_ACCESS 1u
#define PU_PLIC_MAXID_T11_MAXID_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T11_MAXID_RESET 0x00u
#define PU_PLIC_MAXID_T11_MAXID_FIELD_MASK 0x0000003ful
#define PU_PLIC_MAXID_T11_MAXID_GET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T11_MAXID_SET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T11_MAXID_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* Register type: pu_plic::threshold_t10                                   */
/* Register template: pu_plic::threshold_t10                               */
/* Source filename: pu_plic.csr, line: 4672                                */
/* Field member: pu_plic::threshold_t10.threshold                          */
/* Source filename: pu_plic.csr, line: 4675                                */
#define PU_PLIC_THRESHOLD_T10_THRESHOLD_MSB 2u
#define PU_PLIC_THRESHOLD_T10_THRESHOLD_LSB 0u
#define PU_PLIC_THRESHOLD_T10_THRESHOLD_WIDTH 3u
#define PU_PLIC_THRESHOLD_T10_THRESHOLD_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T10_THRESHOLD_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T10_THRESHOLD_RESET 0x0u
#define PU_PLIC_THRESHOLD_T10_THRESHOLD_FIELD_MASK 0x00000007ul
#define PU_PLIC_THRESHOLD_T10_THRESHOLD_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T10_THRESHOLD_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T10_THRESHOLD_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::maxID_t10                                       */
/* Register template: pu_plic::maxID_t10                                   */
/* Source filename: pu_plic.csr, line: 4826                                */
/* Field member: pu_plic::maxID_t10.maxID                                  */
/* Source filename: pu_plic.csr, line: 4829                                */
#define PU_PLIC_MAXID_T10_MAXID_MSB 5u
#define PU_PLIC_MAXID_T10_MAXID_LSB 0u
#define PU_PLIC_MAXID_T10_MAXID_WIDTH 6u
#define PU_PLIC_MAXID_T10_MAXID_READ_ACCESS 1u
#define PU_PLIC_MAXID_T10_MAXID_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T10_MAXID_RESET 0x00u
#define PU_PLIC_MAXID_T10_MAXID_FIELD_MASK 0x0000003ful
#define PU_PLIC_MAXID_T10_MAXID_GET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T10_MAXID_SET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T10_MAXID_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* Register type: pu_plic::threshold_t1                                    */
/* Register template: pu_plic::threshold_t1                                */
/* Source filename: pu_plic.csr, line: 4564                                */
/* Field member: pu_plic::threshold_t1.threshold                           */
/* Source filename: pu_plic.csr, line: 4567                                */
#define PU_PLIC_THRESHOLD_T1_THRESHOLD_MSB 2u
#define PU_PLIC_THRESHOLD_T1_THRESHOLD_LSB 0u
#define PU_PLIC_THRESHOLD_T1_THRESHOLD_WIDTH 3u
#define PU_PLIC_THRESHOLD_T1_THRESHOLD_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T1_THRESHOLD_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T1_THRESHOLD_RESET 0x0u
#define PU_PLIC_THRESHOLD_T1_THRESHOLD_FIELD_MASK 0x00000007ul
#define PU_PLIC_THRESHOLD_T1_THRESHOLD_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T1_THRESHOLD_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T1_THRESHOLD_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::maxID_t1                                        */
/* Register template: pu_plic::maxID_t1                                    */
/* Source filename: pu_plic.csr, line: 4709                                */
/* Field member: pu_plic::maxID_t1.maxID                                   */
/* Source filename: pu_plic.csr, line: 4712                                */
#define PU_PLIC_MAXID_T1_MAXID_MSB 5u
#define PU_PLIC_MAXID_T1_MAXID_LSB 0u
#define PU_PLIC_MAXID_T1_MAXID_WIDTH 6u
#define PU_PLIC_MAXID_T1_MAXID_READ_ACCESS 1u
#define PU_PLIC_MAXID_T1_MAXID_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T1_MAXID_RESET 0x00u
#define PU_PLIC_MAXID_T1_MAXID_FIELD_MASK 0x0000003ful
#define PU_PLIC_MAXID_T1_MAXID_GET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T1_MAXID_SET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T1_MAXID_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* Register type: pu_plic::threshold_t0                                    */
/* Register template: pu_plic::threshold_t0                                */
/* Source filename: pu_plic.csr, line: 4552                                */
/* Field member: pu_plic::threshold_t0.threshold                           */
/* Source filename: pu_plic.csr, line: 4555                                */
#define PU_PLIC_THRESHOLD_T0_THRESHOLD_MSB 2u
#define PU_PLIC_THRESHOLD_T0_THRESHOLD_LSB 0u
#define PU_PLIC_THRESHOLD_T0_THRESHOLD_WIDTH 3u
#define PU_PLIC_THRESHOLD_T0_THRESHOLD_READ_ACCESS 1u
#define PU_PLIC_THRESHOLD_T0_THRESHOLD_WRITE_ACCESS 1u
#define PU_PLIC_THRESHOLD_T0_THRESHOLD_RESET 0x0u
#define PU_PLIC_THRESHOLD_T0_THRESHOLD_FIELD_MASK 0x00000007ul
#define PU_PLIC_THRESHOLD_T0_THRESHOLD_GET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T0_THRESHOLD_SET(x) ((x) & 0x00000007ul)
#define PU_PLIC_THRESHOLD_T0_THRESHOLD_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Register type: pu_plic::maxID_t0                                        */
/* Register template: pu_plic::maxID_t0                                    */
/* Source filename: pu_plic.csr, line: 4696                                */
/* Field member: pu_plic::maxID_t0.maxID                                   */
/* Source filename: pu_plic.csr, line: 4699                                */
#define PU_PLIC_MAXID_T0_MAXID_MSB 5u
#define PU_PLIC_MAXID_T0_MAXID_LSB 0u
#define PU_PLIC_MAXID_T0_MAXID_WIDTH 6u
#define PU_PLIC_MAXID_T0_MAXID_READ_ACCESS 1u
#define PU_PLIC_MAXID_T0_MAXID_WRITE_ACCESS 1u
#define PU_PLIC_MAXID_T0_MAXID_RESET 0x00u
#define PU_PLIC_MAXID_T0_MAXID_FIELD_MASK 0x0000003ful
#define PU_PLIC_MAXID_T0_MAXID_GET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T0_MAXID_SET(x) ((x) & 0x0000003ful)
#define PU_PLIC_MAXID_T0_MAXID_MODIFY(r, x) \
   (((x) & 0x0000003ful) | ((r) & 0xffffffc0ul))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Addressmap: pu_plic                                         */
/* Source filename: pu_plic.csr, line: 4852                                */
typedef struct {
   volatile uint32_t priority_0; /**< Offset 0x0 (R) */
   volatile uint32_t priority_1; /**< Offset 0x4 (R/W) */
   volatile uint32_t priority_2; /**< Offset 0x8 (R/W) */
   volatile uint32_t priority_3; /**< Offset 0xc (R/W) */
   volatile uint32_t priority_4; /**< Offset 0x10 (R/W) */
   volatile uint32_t priority_5; /**< Offset 0x14 (R/W) */
   volatile uint32_t priority_6; /**< Offset 0x18 (R/W) */
   volatile uint32_t priority_7; /**< Offset 0x1c (R/W) */
   volatile uint32_t priority_8; /**< Offset 0x20 (R/W) */
   volatile uint32_t priority_9; /**< Offset 0x24 (R/W) */
   volatile uint32_t priority_10; /**< Offset 0x28 (R/W) */
   volatile uint32_t priority_11; /**< Offset 0x2c (R/W) */
   volatile uint32_t priority_12; /**< Offset 0x30 (R/W) */
   volatile uint32_t priority_13; /**< Offset 0x34 (R/W) */
   volatile uint32_t priority_14; /**< Offset 0x38 (R/W) */
   volatile uint32_t priority_15; /**< Offset 0x3c (R/W) */
   volatile uint32_t priority_16; /**< Offset 0x40 (R/W) */
   volatile uint32_t priority_17; /**< Offset 0x44 (R/W) */
   volatile uint32_t priority_18; /**< Offset 0x48 (R/W) */
   volatile uint32_t priority_19; /**< Offset 0x4c (R/W) */
   volatile uint32_t priority_20; /**< Offset 0x50 (R/W) */
   volatile uint32_t priority_21; /**< Offset 0x54 (R/W) */
   volatile uint32_t priority_22; /**< Offset 0x58 (R/W) */
   volatile uint32_t priority_23; /**< Offset 0x5c (R/W) */
   volatile uint32_t priority_24; /**< Offset 0x60 (R/W) */
   volatile uint32_t priority_25; /**< Offset 0x64 (R/W) */
   volatile uint32_t priority_26; /**< Offset 0x68 (R/W) */
   volatile uint32_t priority_27; /**< Offset 0x6c (R/W) */
   volatile uint32_t priority_28; /**< Offset 0x70 (R/W) */
   volatile uint32_t priority_29; /**< Offset 0x74 (R/W) */
   volatile uint32_t priority_30; /**< Offset 0x78 (R/W) */
   volatile uint32_t priority_31; /**< Offset 0x7c (R/W) */
   volatile uint32_t priority_32; /**< Offset 0x80 (R/W) */
   volatile uint32_t priority_33; /**< Offset 0x84 (R/W) */
   volatile uint32_t priority_34; /**< Offset 0x88 (R/W) */
   volatile uint32_t priority_35; /**< Offset 0x8c (R/W) */
   volatile uint32_t priority_36; /**< Offset 0x90 (R/W) */
   volatile uint32_t priority_37; /**< Offset 0x94 (R/W) */
   volatile uint32_t priority_38; /**< Offset 0x98 (R/W) */
   volatile uint32_t priority_39; /**< Offset 0x9c (R/W) */
   volatile uint32_t priority_40; /**< Offset 0xa0 (R/W) */
   volatile uint32_t priority_41; /**< Offset 0xa4 (R/W) */
   uint8_t _pad0[0xf58];
   volatile uint32_t pending_r0; /**< Offset 0x1000 (R) */
   volatile uint32_t pending_r1; /**< Offset 0x1004 (R) */
   uint8_t _pad1[0xff8];
   volatile uint32_t enable_t3_r0; /**< Offset 0x2000 (R/W) */
   volatile uint32_t enable_t3_r1; /**< Offset 0x2004 (R/W) */
   uint8_t _pad2[0x78];
   volatile uint32_t enable_t2_r0; /**< Offset 0x2080 (R/W) */
   volatile uint32_t enable_t2_r1; /**< Offset 0x2084 (R/W) */
   uint8_t _pad3[0x78];
   volatile uint32_t enable_t5_r0; /**< Offset 0x2100 (R/W) */
   volatile uint32_t enable_t5_r1; /**< Offset 0x2104 (R/W) */
   uint8_t _pad4[0x78];
   volatile uint32_t enable_t4_r0; /**< Offset 0x2180 (R/W) */
   volatile uint32_t enable_t4_r1; /**< Offset 0x2184 (R/W) */
   uint8_t _pad5[0x78];
   volatile uint32_t enable_t7_r0; /**< Offset 0x2200 (R/W) */
   volatile uint32_t enable_t7_r1; /**< Offset 0x2204 (R/W) */
   uint8_t _pad6[0x78];
   volatile uint32_t enable_t6_r0; /**< Offset 0x2280 (R/W) */
   volatile uint32_t enable_t6_r1; /**< Offset 0x2284 (R/W) */
   uint8_t _pad7[0x78];
   volatile uint32_t enable_t9_r0; /**< Offset 0x2300 (R/W) */
   volatile uint32_t enable_t9_r1; /**< Offset 0x2304 (R/W) */
   uint8_t _pad8[0x78];
   volatile uint32_t enable_t8_r0; /**< Offset 0x2380 (R/W) */
   volatile uint32_t enable_t8_r1; /**< Offset 0x2384 (R/W) */
   uint8_t _pad9[0xc78];
   volatile uint32_t enable_t11_r0; /**< Offset 0x3000 (R/W) */
   volatile uint32_t enable_t11_r1; /**< Offset 0x3004 (R/W) */
   uint8_t _pad10[0x78];
   volatile uint32_t enable_t10_r0; /**< Offset 0x3080 (R/W) */
   volatile uint32_t enable_t10_r1; /**< Offset 0x3084 (R/W) */
   uint8_t _pad11[0xf78];
   volatile uint32_t enable_t1_r0; /**< Offset 0x4000 (R/W) */
   volatile uint32_t enable_t1_r1; /**< Offset 0x4004 (R/W) */
   uint8_t _pad12[0x78];
   volatile uint32_t enable_t0_r0; /**< Offset 0x4080 (R/W) */
   volatile uint32_t enable_t0_r1; /**< Offset 0x4084 (R/W) */
   uint8_t _pad13[0x1fbf78];
   volatile uint32_t threshold_t3; /**< Offset 0x200000 (R/W) */
   volatile uint32_t maxID_t3; /**< Offset 0x200004 (R/W) */
   uint8_t _pad14[0xff8];
   volatile uint32_t threshold_t2; /**< Offset 0x201000 (R/W) */
   volatile uint32_t maxID_t2; /**< Offset 0x201004 (R/W) */
   uint8_t _pad15[0xff8];
   volatile uint32_t threshold_t5; /**< Offset 0x202000 (R/W) */
   volatile uint32_t maxID_t5; /**< Offset 0x202004 (R/W) */
   uint8_t _pad16[0xff8];
   volatile uint32_t threshold_t4; /**< Offset 0x203000 (R/W) */
   volatile uint32_t maxID_t4; /**< Offset 0x203004 (R/W) */
   uint8_t _pad17[0xff8];
   volatile uint32_t threshold_t7; /**< Offset 0x204000 (R/W) */
   volatile uint32_t maxID_t7; /**< Offset 0x204004 (R/W) */
   uint8_t _pad18[0xff8];
   volatile uint32_t threshold_t6; /**< Offset 0x205000 (R/W) */
   volatile uint32_t maxID_t6; /**< Offset 0x205004 (R/W) */
   uint8_t _pad19[0xff8];
   volatile uint32_t threshold_t9; /**< Offset 0x206000 (R/W) */
   volatile uint32_t maxID_t9; /**< Offset 0x206004 (R/W) */
   uint8_t _pad20[0xff8];
   volatile uint32_t threshold_t8; /**< Offset 0x207000 (R/W) */
   volatile uint32_t maxID_t8; /**< Offset 0x207004 (R/W) */
   uint8_t _pad21[0x18ff8];
   volatile uint32_t threshold_t11; /**< Offset 0x220000 (R/W) */
   volatile uint32_t maxID_t11; /**< Offset 0x220004 (R/W) */
   uint8_t _pad22[0xff8];
   volatile uint32_t threshold_t10; /**< Offset 0x221000 (R/W) */
   volatile uint32_t maxID_t10; /**< Offset 0x221004 (R/W) */
   uint8_t _pad23[0x1eff8];
   volatile uint32_t threshold_t1; /**< Offset 0x240000 (R/W) */
   volatile uint32_t maxID_t1; /**< Offset 0x240004 (R/W) */
   uint8_t _pad24[0xff8];
   volatile uint32_t threshold_t0; /**< Offset 0x241000 (R/W) */
   volatile uint32_t maxID_t0; /**< Offset 0x241004 (R/W) */
   uint8_t _pad25[0x1dbeff8];
} Pu_plic, *PTR_Pu_plic;

#endif
