{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559753281982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559753281992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 18:48:01 2019 " "Processing started: Wed Jun 05 18:48:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559753281992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753281992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my-cpu -c my-cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off my-cpu -c my-cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753281993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559753283251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559753283251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arkad/projects/eda/my-cpu/registers.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/arkad/projects/eda/my-cpu/registers.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-rtl " "Found design unit 1: registers-rtl" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559753332785 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559753332785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753332785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arkad/projects/eda/my-cpu/memory_integration_circuit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/arkad/projects/eda/my-cpu/memory_integration_circuit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_integration_circuit-rtl " "Found design unit 1: memory_integration_circuit-rtl" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559753332794 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_integration_circuit " "Found entity 1: memory_integration_circuit" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559753332794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753332794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arkad/projects/eda/my-cpu/control_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/arkad/projects/eda/my-cpu/control_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-logic " "Found design unit 1: control_unit-logic" {  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559753332804 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559753332804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753332804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arkad/projects/eda/my-cpu/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/arkad/projects/eda/my-cpu/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "../alu.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/alu.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559753332813 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../alu.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/alu.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559753332813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753332813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my-cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file my-cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my-cpu " "Found entity 1: my-cpu" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559753332824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753332824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arkad/projects/eda/my-cpu/ram.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/arkad/projects/eda/my-cpu/ram.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-logic " "Found design unit 1: ram-logic" {  } { { "../ram.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/ram.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559753332836 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../ram.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/ram.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559753332836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753332836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my-cpu " "Elaborating entity \"my-cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559753332981 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DEBUG_CU_INSTRUCTION\[15..0\] " "Pin \"DEBUG_CU_INSTRUCTION\[15..0\]\" is missing source" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 328 -376 -200 344 "DEBUG_CU_INSTRUCTION\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1559753332996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_integration_circuit memory_integration_circuit:inst2 " "Elaborating entity \"memory_integration_circuit\" for hierarchy \"memory_integration_circuit:inst2\"" {  } { { "my-cpu.bdf" "inst2" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -80 520 856 96 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559753333024 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mar memory_integration_circuit.vhdl(22) " "VHDL Process Statement warning at memory_integration_circuit.vhdl(22): inferring latch(es) for signal or variable \"mar\", which holds its previous value in one or more paths through the process" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559753333026 "|my-cpu|memory_integration_circuit:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mbr_out memory_integration_circuit.vhdl(22) " "VHDL Process Statement warning at memory_integration_circuit.vhdl(22): inferring latch(es) for signal or variable \"mbr_out\", which holds its previous value in one or more paths through the process" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559753333027 "|my-cpu|memory_integration_circuit:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mbr_in memory_integration_circuit.vhdl(22) " "VHDL Process Statement warning at memory_integration_circuit.vhdl(22): inferring latch(es) for signal or variable \"mbr_in\", which holds its previous value in one or more paths through the process" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559753333027 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_in\[0\] memory_integration_circuit.vhdl(35) " "Inferred latch for \"mbr_in\[0\]\" at memory_integration_circuit.vhdl(35)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333028 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_in\[1\] memory_integration_circuit.vhdl(35) " "Inferred latch for \"mbr_in\[1\]\" at memory_integration_circuit.vhdl(35)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333028 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_in\[2\] memory_integration_circuit.vhdl(35) " "Inferred latch for \"mbr_in\[2\]\" at memory_integration_circuit.vhdl(35)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333028 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_in\[3\] memory_integration_circuit.vhdl(35) " "Inferred latch for \"mbr_in\[3\]\" at memory_integration_circuit.vhdl(35)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333028 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_in\[4\] memory_integration_circuit.vhdl(35) " "Inferred latch for \"mbr_in\[4\]\" at memory_integration_circuit.vhdl(35)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333028 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_in\[5\] memory_integration_circuit.vhdl(35) " "Inferred latch for \"mbr_in\[5\]\" at memory_integration_circuit.vhdl(35)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333029 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_in\[6\] memory_integration_circuit.vhdl(35) " "Inferred latch for \"mbr_in\[6\]\" at memory_integration_circuit.vhdl(35)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333029 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_in\[7\] memory_integration_circuit.vhdl(35) " "Inferred latch for \"mbr_in\[7\]\" at memory_integration_circuit.vhdl(35)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333029 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_in\[8\] memory_integration_circuit.vhdl(35) " "Inferred latch for \"mbr_in\[8\]\" at memory_integration_circuit.vhdl(35)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333029 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_in\[9\] memory_integration_circuit.vhdl(35) " "Inferred latch for \"mbr_in\[9\]\" at memory_integration_circuit.vhdl(35)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333029 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_in\[10\] memory_integration_circuit.vhdl(35) " "Inferred latch for \"mbr_in\[10\]\" at memory_integration_circuit.vhdl(35)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333029 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_in\[11\] memory_integration_circuit.vhdl(35) " "Inferred latch for \"mbr_in\[11\]\" at memory_integration_circuit.vhdl(35)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333029 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_in\[12\] memory_integration_circuit.vhdl(35) " "Inferred latch for \"mbr_in\[12\]\" at memory_integration_circuit.vhdl(35)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333029 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_in\[13\] memory_integration_circuit.vhdl(35) " "Inferred latch for \"mbr_in\[13\]\" at memory_integration_circuit.vhdl(35)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333029 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_in\[14\] memory_integration_circuit.vhdl(35) " "Inferred latch for \"mbr_in\[14\]\" at memory_integration_circuit.vhdl(35)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333030 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_in\[15\] memory_integration_circuit.vhdl(35) " "Inferred latch for \"mbr_in\[15\]\" at memory_integration_circuit.vhdl(35)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333030 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_out\[0\] memory_integration_circuit.vhdl(31) " "Inferred latch for \"mbr_out\[0\]\" at memory_integration_circuit.vhdl(31)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333030 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_out\[1\] memory_integration_circuit.vhdl(31) " "Inferred latch for \"mbr_out\[1\]\" at memory_integration_circuit.vhdl(31)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333030 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_out\[2\] memory_integration_circuit.vhdl(31) " "Inferred latch for \"mbr_out\[2\]\" at memory_integration_circuit.vhdl(31)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333030 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_out\[3\] memory_integration_circuit.vhdl(31) " "Inferred latch for \"mbr_out\[3\]\" at memory_integration_circuit.vhdl(31)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333030 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_out\[4\] memory_integration_circuit.vhdl(31) " "Inferred latch for \"mbr_out\[4\]\" at memory_integration_circuit.vhdl(31)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333030 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_out\[5\] memory_integration_circuit.vhdl(31) " "Inferred latch for \"mbr_out\[5\]\" at memory_integration_circuit.vhdl(31)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333031 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_out\[6\] memory_integration_circuit.vhdl(31) " "Inferred latch for \"mbr_out\[6\]\" at memory_integration_circuit.vhdl(31)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333031 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_out\[7\] memory_integration_circuit.vhdl(31) " "Inferred latch for \"mbr_out\[7\]\" at memory_integration_circuit.vhdl(31)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333031 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_out\[8\] memory_integration_circuit.vhdl(31) " "Inferred latch for \"mbr_out\[8\]\" at memory_integration_circuit.vhdl(31)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333031 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_out\[9\] memory_integration_circuit.vhdl(31) " "Inferred latch for \"mbr_out\[9\]\" at memory_integration_circuit.vhdl(31)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333031 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_out\[10\] memory_integration_circuit.vhdl(31) " "Inferred latch for \"mbr_out\[10\]\" at memory_integration_circuit.vhdl(31)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333031 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_out\[11\] memory_integration_circuit.vhdl(31) " "Inferred latch for \"mbr_out\[11\]\" at memory_integration_circuit.vhdl(31)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333031 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_out\[12\] memory_integration_circuit.vhdl(31) " "Inferred latch for \"mbr_out\[12\]\" at memory_integration_circuit.vhdl(31)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333031 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_out\[13\] memory_integration_circuit.vhdl(31) " "Inferred latch for \"mbr_out\[13\]\" at memory_integration_circuit.vhdl(31)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333032 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_out\[14\] memory_integration_circuit.vhdl(31) " "Inferred latch for \"mbr_out\[14\]\" at memory_integration_circuit.vhdl(31)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333032 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mbr_out\[15\] memory_integration_circuit.vhdl(31) " "Inferred latch for \"mbr_out\[15\]\" at memory_integration_circuit.vhdl(31)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333032 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[0\] memory_integration_circuit.vhdl(27) " "Inferred latch for \"mar\[0\]\" at memory_integration_circuit.vhdl(27)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333032 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[1\] memory_integration_circuit.vhdl(27) " "Inferred latch for \"mar\[1\]\" at memory_integration_circuit.vhdl(27)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333032 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[2\] memory_integration_circuit.vhdl(27) " "Inferred latch for \"mar\[2\]\" at memory_integration_circuit.vhdl(27)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333032 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[3\] memory_integration_circuit.vhdl(27) " "Inferred latch for \"mar\[3\]\" at memory_integration_circuit.vhdl(27)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333032 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[4\] memory_integration_circuit.vhdl(27) " "Inferred latch for \"mar\[4\]\" at memory_integration_circuit.vhdl(27)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333033 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[5\] memory_integration_circuit.vhdl(27) " "Inferred latch for \"mar\[5\]\" at memory_integration_circuit.vhdl(27)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333033 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[6\] memory_integration_circuit.vhdl(27) " "Inferred latch for \"mar\[6\]\" at memory_integration_circuit.vhdl(27)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333033 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[7\] memory_integration_circuit.vhdl(27) " "Inferred latch for \"mar\[7\]\" at memory_integration_circuit.vhdl(27)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333033 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[8\] memory_integration_circuit.vhdl(27) " "Inferred latch for \"mar\[8\]\" at memory_integration_circuit.vhdl(27)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333033 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[9\] memory_integration_circuit.vhdl(27) " "Inferred latch for \"mar\[9\]\" at memory_integration_circuit.vhdl(27)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333033 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[10\] memory_integration_circuit.vhdl(27) " "Inferred latch for \"mar\[10\]\" at memory_integration_circuit.vhdl(27)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333034 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[11\] memory_integration_circuit.vhdl(27) " "Inferred latch for \"mar\[11\]\" at memory_integration_circuit.vhdl(27)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333034 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[12\] memory_integration_circuit.vhdl(27) " "Inferred latch for \"mar\[12\]\" at memory_integration_circuit.vhdl(27)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333034 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[13\] memory_integration_circuit.vhdl(27) " "Inferred latch for \"mar\[13\]\" at memory_integration_circuit.vhdl(27)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333034 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[14\] memory_integration_circuit.vhdl(27) " "Inferred latch for \"mar\[14\]\" at memory_integration_circuit.vhdl(27)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333034 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar\[15\] memory_integration_circuit.vhdl(27) " "Inferred latch for \"mar\[15\]\" at memory_integration_circuit.vhdl(27)" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333034 "|my-cpu|memory_integration_circuit:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst1 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst1\"" {  } { { "my-cpu.bdf" "inst1" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 272 -8 368 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559753333076 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET control_unit.vhdl(48) " "VHDL Process Statement warning at control_unit.vhdl(48): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559753333090 "|my-cpu|control_unit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INSTRUCTION control_unit.vhdl(122) " "VHDL Process Statement warning at control_unit.vhdl(122): signal \"INSTRUCTION\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559753333090 "|my-cpu|control_unit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INSTRUCTION control_unit.vhdl(125) " "VHDL Process Statement warning at control_unit.vhdl(125): signal \"INSTRUCTION\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559753333090 "|my-cpu|control_unit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INSTRUCTION control_unit.vhdl(126) " "VHDL Process Statement warning at control_unit.vhdl(126): signal \"INSTRUCTION\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559753333090 "|my-cpu|control_unit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INSTRUCTION control_unit.vhdl(129) " "VHDL Process Statement warning at control_unit.vhdl(129): signal \"INSTRUCTION\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559753333090 "|my-cpu|control_unit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INSTRUCTION control_unit.vhdl(130) " "VHDL Process Statement warning at control_unit.vhdl(130): signal \"INSTRUCTION\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559753333090 "|my-cpu|control_unit:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INSTRUCTION control_unit.vhdl(131) " "VHDL Process Statement warning at control_unit.vhdl(131): signal \"INSTRUCTION\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559753333090 "|my-cpu|control_unit:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "action control_unit.vhdl(89) " "VHDL Process Statement warning at control_unit.vhdl(89): inferring latch(es) for signal or variable \"action\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559753333090 "|my-cpu|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "action\[0\] control_unit.vhdl(89) " "Inferred latch for \"action\[0\]\" at control_unit.vhdl(89)" {  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333090 "|my-cpu|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "action\[1\] control_unit.vhdl(89) " "Inferred latch for \"action\[1\]\" at control_unit.vhdl(89)" {  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333090 "|my-cpu|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "action\[2\] control_unit.vhdl(89) " "Inferred latch for \"action\[2\]\" at control_unit.vhdl(89)" {  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333090 "|my-cpu|control_unit:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "action\[3\] control_unit.vhdl(89) " "Inferred latch for \"action\[3\]\" at control_unit.vhdl(89)" {  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333090 "|my-cpu|control_unit:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "my-cpu.bdf" "inst" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 64 1424 1672 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559753333095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:inst3 " "Elaborating entity \"registers\" for hierarchy \"registers:inst3\"" {  } { { "my-cpu.bdf" "inst3" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 64 968 1384 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559753333109 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REGISTER_A registers.vhdl(26) " "VHDL Process Statement warning at registers.vhdl(26): inferring latch(es) for signal or variable \"REGISTER_A\", which holds its previous value in one or more paths through the process" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559753333122 "|my-cpu|registers:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REGISTER_B registers.vhdl(26) " "VHDL Process Statement warning at registers.vhdl(26): inferring latch(es) for signal or variable \"REGISTER_B\", which holds its previous value in one or more paths through the process" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559753333122 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_B\[0\] registers.vhdl(26) " "Inferred latch for \"REGISTER_B\[0\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333122 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_B\[1\] registers.vhdl(26) " "Inferred latch for \"REGISTER_B\[1\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333122 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_B\[2\] registers.vhdl(26) " "Inferred latch for \"REGISTER_B\[2\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333122 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_B\[3\] registers.vhdl(26) " "Inferred latch for \"REGISTER_B\[3\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333122 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_B\[4\] registers.vhdl(26) " "Inferred latch for \"REGISTER_B\[4\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333122 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_B\[5\] registers.vhdl(26) " "Inferred latch for \"REGISTER_B\[5\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333122 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_B\[6\] registers.vhdl(26) " "Inferred latch for \"REGISTER_B\[6\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333122 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_B\[7\] registers.vhdl(26) " "Inferred latch for \"REGISTER_B\[7\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333122 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_B\[8\] registers.vhdl(26) " "Inferred latch for \"REGISTER_B\[8\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333122 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_B\[9\] registers.vhdl(26) " "Inferred latch for \"REGISTER_B\[9\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333122 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_B\[10\] registers.vhdl(26) " "Inferred latch for \"REGISTER_B\[10\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333122 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_B\[11\] registers.vhdl(26) " "Inferred latch for \"REGISTER_B\[11\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333122 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_B\[12\] registers.vhdl(26) " "Inferred latch for \"REGISTER_B\[12\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333122 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_B\[13\] registers.vhdl(26) " "Inferred latch for \"REGISTER_B\[13\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333122 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_B\[14\] registers.vhdl(26) " "Inferred latch for \"REGISTER_B\[14\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333122 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_B\[15\] registers.vhdl(26) " "Inferred latch for \"REGISTER_B\[15\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333122 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_A\[0\] registers.vhdl(26) " "Inferred latch for \"REGISTER_A\[0\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333123 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_A\[1\] registers.vhdl(26) " "Inferred latch for \"REGISTER_A\[1\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333123 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_A\[2\] registers.vhdl(26) " "Inferred latch for \"REGISTER_A\[2\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333123 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_A\[3\] registers.vhdl(26) " "Inferred latch for \"REGISTER_A\[3\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333123 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_A\[4\] registers.vhdl(26) " "Inferred latch for \"REGISTER_A\[4\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333123 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_A\[5\] registers.vhdl(26) " "Inferred latch for \"REGISTER_A\[5\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333123 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_A\[6\] registers.vhdl(26) " "Inferred latch for \"REGISTER_A\[6\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333123 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_A\[7\] registers.vhdl(26) " "Inferred latch for \"REGISTER_A\[7\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333123 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_A\[8\] registers.vhdl(26) " "Inferred latch for \"REGISTER_A\[8\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333123 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_A\[9\] registers.vhdl(26) " "Inferred latch for \"REGISTER_A\[9\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333123 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_A\[10\] registers.vhdl(26) " "Inferred latch for \"REGISTER_A\[10\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333123 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_A\[11\] registers.vhdl(26) " "Inferred latch for \"REGISTER_A\[11\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333123 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_A\[12\] registers.vhdl(26) " "Inferred latch for \"REGISTER_A\[12\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333123 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_A\[13\] registers.vhdl(26) " "Inferred latch for \"REGISTER_A\[13\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333123 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_A\[14\] registers.vhdl(26) " "Inferred latch for \"REGISTER_A\[14\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333123 "|my-cpu|registers:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REGISTER_A\[15\] registers.vhdl(26) " "Inferred latch for \"REGISTER_A\[15\]\" at registers.vhdl(26)" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753333123 "|my-cpu|registers:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst10 " "Elaborating entity \"ram\" for hierarchy \"ram:inst10\"" {  } { { "my-cpu.bdf" "inst10" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -264 968 1272 -120 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559753333129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_integration_circuit:inst2\|mar\[0\] " "LATCH primitive \"memory_integration_circuit:inst2\|mar\[0\]\" is permanently disabled" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1559753333490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_integration_circuit:inst2\|mar\[1\] " "LATCH primitive \"memory_integration_circuit:inst2\|mar\[1\]\" is permanently disabled" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1559753333490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_integration_circuit:inst2\|mar\[2\] " "LATCH primitive \"memory_integration_circuit:inst2\|mar\[2\]\" is permanently disabled" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1559753333491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_integration_circuit:inst2\|mar\[3\] " "LATCH primitive \"memory_integration_circuit:inst2\|mar\[3\]\" is permanently disabled" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1559753333491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_integration_circuit:inst2\|mar\[4\] " "LATCH primitive \"memory_integration_circuit:inst2\|mar\[4\]\" is permanently disabled" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1559753333491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_integration_circuit:inst2\|mar\[5\] " "LATCH primitive \"memory_integration_circuit:inst2\|mar\[5\]\" is permanently disabled" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1559753333491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_integration_circuit:inst2\|mar\[6\] " "LATCH primitive \"memory_integration_circuit:inst2\|mar\[6\]\" is permanently disabled" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1559753333491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_integration_circuit:inst2\|mar\[7\] " "LATCH primitive \"memory_integration_circuit:inst2\|mar\[7\]\" is permanently disabled" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1559753333491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_integration_circuit:inst2\|mar\[8\] " "LATCH primitive \"memory_integration_circuit:inst2\|mar\[8\]\" is permanently disabled" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1559753333491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_integration_circuit:inst2\|mar\[9\] " "LATCH primitive \"memory_integration_circuit:inst2\|mar\[9\]\" is permanently disabled" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1559753333491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_integration_circuit:inst2\|mar\[10\] " "LATCH primitive \"memory_integration_circuit:inst2\|mar\[10\]\" is permanently disabled" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1559753333491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_integration_circuit:inst2\|mar\[11\] " "LATCH primitive \"memory_integration_circuit:inst2\|mar\[11\]\" is permanently disabled" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1559753333491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_integration_circuit:inst2\|mar\[12\] " "LATCH primitive \"memory_integration_circuit:inst2\|mar\[12\]\" is permanently disabled" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1559753333491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_integration_circuit:inst2\|mar\[13\] " "LATCH primitive \"memory_integration_circuit:inst2\|mar\[13\]\" is permanently disabled" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1559753333491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_integration_circuit:inst2\|mar\[14\] " "LATCH primitive \"memory_integration_circuit:inst2\|mar\[14\]\" is permanently disabled" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1559753333491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "memory_integration_circuit:inst2\|mar\[15\] " "LATCH primitive \"memory_integration_circuit:inst2\|mar\[15\]\" is permanently disabled" {  } { { "../memory_integration_circuit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/memory_integration_circuit.vhdl" 27 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1559753333491 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ram:inst10\|content " "RAM logic \"ram:inst10\|content\" is uninferred due to inappropriate RAM size" {  } { { "../ram.vhdl" "content" { Text "C:/Users/arkad/Projects/EDA/my-cpu/ram.vhdl" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1559753334055 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1559753334055 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_BUS_IN " "bidirectional pin \"DATA_BUS_IN\" has no driver" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN\[15..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559753335111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_BUS_IN " "bidirectional pin \"DATA_BUS_IN\" has no driver" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN\[15..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559753335111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_BUS_IN " "bidirectional pin \"DATA_BUS_IN\" has no driver" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN\[15..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559753335111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_BUS_IN " "bidirectional pin \"DATA_BUS_IN\" has no driver" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN\[15..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559753335111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_BUS_IN " "bidirectional pin \"DATA_BUS_IN\" has no driver" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN\[15..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559753335111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_BUS_IN " "bidirectional pin \"DATA_BUS_IN\" has no driver" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN\[15..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559753335111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_BUS_IN " "bidirectional pin \"DATA_BUS_IN\" has no driver" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN\[15..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559753335111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_BUS_IN " "bidirectional pin \"DATA_BUS_IN\" has no driver" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN\[15..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559753335111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_BUS_IN " "bidirectional pin \"DATA_BUS_IN\" has no driver" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN\[15..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559753335111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_BUS_IN " "bidirectional pin \"DATA_BUS_IN\" has no driver" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN\[15..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559753335111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_BUS_IN " "bidirectional pin \"DATA_BUS_IN\" has no driver" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN\[15..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559753335111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_BUS_IN " "bidirectional pin \"DATA_BUS_IN\" has no driver" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN\[15..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559753335111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_BUS_IN " "bidirectional pin \"DATA_BUS_IN\" has no driver" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN\[15..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559753335111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_BUS_IN " "bidirectional pin \"DATA_BUS_IN\" has no driver" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN\[15..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559753335111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_BUS_IN " "bidirectional pin \"DATA_BUS_IN\" has no driver" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN\[15..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559753335111 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DATA_BUS_IN " "bidirectional pin \"DATA_BUS_IN\" has no driver" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 192 368 -40 "DATA_BUS_IN\[15..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1559753335111 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1559753335111 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DATA_BUS_OUT\[15\] GND pin " "The pin \"DATA_BUS_OUT\[15\]\" is fed by GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559753335113 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DATA_BUS_OUT\[14\] GND pin " "The pin \"DATA_BUS_OUT\[14\]\" is fed by GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559753335113 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DATA_BUS_OUT\[13\] GND pin " "The pin \"DATA_BUS_OUT\[13\]\" is fed by GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559753335113 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DATA_BUS_OUT\[12\] GND pin " "The pin \"DATA_BUS_OUT\[12\]\" is fed by GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559753335113 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DATA_BUS_OUT\[11\] GND pin " "The pin \"DATA_BUS_OUT\[11\]\" is fed by GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559753335113 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DATA_BUS_OUT\[10\] GND pin " "The pin \"DATA_BUS_OUT\[10\]\" is fed by GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559753335113 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DATA_BUS_OUT\[9\] GND pin " "The pin \"DATA_BUS_OUT\[9\]\" is fed by GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559753335113 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DATA_BUS_OUT\[8\] GND pin " "The pin \"DATA_BUS_OUT\[8\]\" is fed by GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559753335113 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DATA_BUS_OUT\[7\] GND pin " "The pin \"DATA_BUS_OUT\[7\]\" is fed by GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559753335113 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DATA_BUS_OUT\[6\] GND pin " "The pin \"DATA_BUS_OUT\[6\]\" is fed by GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559753335113 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DATA_BUS_OUT\[5\] GND pin " "The pin \"DATA_BUS_OUT\[5\]\" is fed by GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559753335113 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DATA_BUS_OUT\[4\] GND pin " "The pin \"DATA_BUS_OUT\[4\]\" is fed by GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559753335113 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DATA_BUS_OUT\[3\] GND pin " "The pin \"DATA_BUS_OUT\[3\]\" is fed by GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559753335113 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DATA_BUS_OUT\[2\] GND pin " "The pin \"DATA_BUS_OUT\[2\]\" is fed by GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559753335113 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DATA_BUS_OUT\[1\] GND pin " "The pin \"DATA_BUS_OUT\[1\]\" is fed by GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559753335113 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "DATA_BUS_OUT\[0\] GND pin " "The pin \"DATA_BUS_OUT\[0\]\" is fed by GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -40 1032 1208 -24 "DATA_BUS_OUT\[15..0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1559753335113 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1559753335113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|action\[0\] " "Latch control_unit:inst1\|action\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[10\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[10\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335120 ""}  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|action\[2\] " "Latch control_unit:inst1\|action\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[12\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[12\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335120 ""}  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|action\[1\] " "Latch control_unit:inst1\|action\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[11\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[11\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335120 ""}  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:inst1\|action\[3\] " "Latch control_unit:inst1\|action\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control_unit:inst1\|action\[0\] " "Ports D and ENA on the latch are fed by the same signal control_unit:inst1\|action\[0\]" {  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 89 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335120 ""}  } { { "../control_unit.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/control_unit.vhdl" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_B\[10\] " "Latch registers:inst3\|REGISTER_B\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[1\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[1\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335120 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335120 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_A\[6\] " "Latch registers:inst3\|REGISTER_A\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[5\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[5\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335121 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_A\[5\] " "Latch registers:inst3\|REGISTER_A\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[5\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[5\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335121 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_B\[0\] " "Latch registers:inst3\|REGISTER_B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[2\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[2\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335121 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_A\[4\] " "Latch registers:inst3\|REGISTER_A\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[5\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[5\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335121 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_A\[3\] " "Latch registers:inst3\|REGISTER_A\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[7\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[7\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335121 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_B\[1\] " "Latch registers:inst3\|REGISTER_B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[2\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[2\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335121 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335121 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_A\[8\] " "Latch registers:inst3\|REGISTER_A\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[6\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[6\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335122 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_A\[9\] " "Latch registers:inst3\|REGISTER_A\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[6\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[6\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335122 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_A\[10\] " "Latch registers:inst3\|REGISTER_A\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[6\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[6\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335122 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_A\[7\] " "Latch registers:inst3\|REGISTER_A\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[5\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[5\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335122 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_B\[3\] " "Latch registers:inst3\|REGISTER_B\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[2\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[2\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335122 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_B\[4\] " "Latch registers:inst3\|REGISTER_B\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[0\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[0\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335122 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335122 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_B\[5\] " "Latch registers:inst3\|REGISTER_B\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[0\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[0\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335123 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_B\[6\] " "Latch registers:inst3\|REGISTER_B\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[0\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[0\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335123 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_B\[7\] " "Latch registers:inst3\|REGISTER_B\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[0\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[0\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335123 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_B\[8\] " "Latch registers:inst3\|REGISTER_B\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[1\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[1\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335123 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_B\[9\] " "Latch registers:inst3\|REGISTER_B\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[1\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[1\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335123 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_B\[11\] " "Latch registers:inst3\|REGISTER_B\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[1\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[1\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335123 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_B\[12\] " "Latch registers:inst3\|REGISTER_B\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[1\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[1\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335123 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335123 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_B\[13\] " "Latch registers:inst3\|REGISTER_B\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[1\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[1\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335124 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_B\[14\] " "Latch registers:inst3\|REGISTER_B\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[1\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[1\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335124 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_B\[15\] " "Latch registers:inst3\|REGISTER_B\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[1\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[1\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335124 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_B\[2\] " "Latch registers:inst3\|REGISTER_B\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[2\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[2\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335124 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_A\[2\] " "Latch registers:inst3\|REGISTER_A\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[7\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[7\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335124 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_A\[1\] " "Latch registers:inst3\|REGISTER_A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[7\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[7\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335124 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_A\[0\] " "Latch registers:inst3\|REGISTER_A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[7\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[7\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335125 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_A\[11\] " "Latch registers:inst3\|REGISTER_A\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[6\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[6\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335125 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_A\[12\] " "Latch registers:inst3\|REGISTER_A\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[6\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[6\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335125 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_A\[13\] " "Latch registers:inst3\|REGISTER_A\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[6\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[6\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335125 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_A\[15\] " "Latch registers:inst3\|REGISTER_A\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[6\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[6\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335125 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "registers:inst3\|REGISTER_A\[14\] " "Latch registers:inst3\|REGISTER_A\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registers:inst3\|instruction_register\[6\] " "Ports D and ENA on the latch are fed by the same signal registers:inst3\|instruction_register\[6\]" {  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559753335126 ""}  } { { "../registers.vhdl" "" { Text "C:/Users/arkad/Projects/EDA/my-cpu/registers.vhdl" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559753335126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "WR GND " "Pin \"WR\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -8 1032 1208 8 "WR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|WR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_BUS\[15\] GND " "Pin \"ADDRESS_BUS\[15\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 1032 1208 -40 "ADDRESS_BUS\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|ADDRESS_BUS[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_BUS\[14\] GND " "Pin \"ADDRESS_BUS\[14\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 1032 1208 -40 "ADDRESS_BUS\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|ADDRESS_BUS[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_BUS\[13\] GND " "Pin \"ADDRESS_BUS\[13\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 1032 1208 -40 "ADDRESS_BUS\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|ADDRESS_BUS[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_BUS\[12\] GND " "Pin \"ADDRESS_BUS\[12\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 1032 1208 -40 "ADDRESS_BUS\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|ADDRESS_BUS[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_BUS\[11\] GND " "Pin \"ADDRESS_BUS\[11\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 1032 1208 -40 "ADDRESS_BUS\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|ADDRESS_BUS[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_BUS\[10\] GND " "Pin \"ADDRESS_BUS\[10\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 1032 1208 -40 "ADDRESS_BUS\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|ADDRESS_BUS[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_BUS\[9\] GND " "Pin \"ADDRESS_BUS\[9\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 1032 1208 -40 "ADDRESS_BUS\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|ADDRESS_BUS[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_BUS\[8\] GND " "Pin \"ADDRESS_BUS\[8\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 1032 1208 -40 "ADDRESS_BUS\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|ADDRESS_BUS[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_BUS\[7\] GND " "Pin \"ADDRESS_BUS\[7\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 1032 1208 -40 "ADDRESS_BUS\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|ADDRESS_BUS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_BUS\[6\] GND " "Pin \"ADDRESS_BUS\[6\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 1032 1208 -40 "ADDRESS_BUS\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|ADDRESS_BUS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_BUS\[5\] GND " "Pin \"ADDRESS_BUS\[5\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 1032 1208 -40 "ADDRESS_BUS\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|ADDRESS_BUS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_BUS\[4\] GND " "Pin \"ADDRESS_BUS\[4\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 1032 1208 -40 "ADDRESS_BUS\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|ADDRESS_BUS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_BUS\[3\] GND " "Pin \"ADDRESS_BUS\[3\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 1032 1208 -40 "ADDRESS_BUS\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|ADDRESS_BUS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_BUS\[2\] GND " "Pin \"ADDRESS_BUS\[2\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 1032 1208 -40 "ADDRESS_BUS\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|ADDRESS_BUS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_BUS\[1\] GND " "Pin \"ADDRESS_BUS\[1\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 1032 1208 -40 "ADDRESS_BUS\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|ADDRESS_BUS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_BUS\[0\] GND " "Pin \"ADDRESS_BUS\[0\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { -56 1032 1208 -40 "ADDRESS_BUS\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|ADDRESS_BUS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_ALU_ACTION_ID\[1\] GND " "Pin \"DEBUG_ALU_ACTION_ID\[1\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 296 1432 1608 312 "DEBUG_ALU_ACTION_ID\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|DEBUG_ALU_ACTION_ID[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_CU_INSTRUCTION\[15\] GND " "Pin \"DEBUG_CU_INSTRUCTION\[15\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 328 -376 -200 344 "DEBUG_CU_INSTRUCTION\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|DEBUG_CU_INSTRUCTION[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_CU_INSTRUCTION\[14\] GND " "Pin \"DEBUG_CU_INSTRUCTION\[14\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 328 -376 -200 344 "DEBUG_CU_INSTRUCTION\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|DEBUG_CU_INSTRUCTION[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_CU_INSTRUCTION\[13\] GND " "Pin \"DEBUG_CU_INSTRUCTION\[13\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 328 -376 -200 344 "DEBUG_CU_INSTRUCTION\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|DEBUG_CU_INSTRUCTION[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_CU_INSTRUCTION\[12\] GND " "Pin \"DEBUG_CU_INSTRUCTION\[12\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 328 -376 -200 344 "DEBUG_CU_INSTRUCTION\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|DEBUG_CU_INSTRUCTION[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_CU_INSTRUCTION\[11\] GND " "Pin \"DEBUG_CU_INSTRUCTION\[11\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 328 -376 -200 344 "DEBUG_CU_INSTRUCTION\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|DEBUG_CU_INSTRUCTION[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_CU_INSTRUCTION\[10\] GND " "Pin \"DEBUG_CU_INSTRUCTION\[10\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 328 -376 -200 344 "DEBUG_CU_INSTRUCTION\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|DEBUG_CU_INSTRUCTION[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_CU_INSTRUCTION\[9\] GND " "Pin \"DEBUG_CU_INSTRUCTION\[9\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 328 -376 -200 344 "DEBUG_CU_INSTRUCTION\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|DEBUG_CU_INSTRUCTION[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_CU_INSTRUCTION\[8\] GND " "Pin \"DEBUG_CU_INSTRUCTION\[8\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 328 -376 -200 344 "DEBUG_CU_INSTRUCTION\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|DEBUG_CU_INSTRUCTION[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_CU_INSTRUCTION\[7\] GND " "Pin \"DEBUG_CU_INSTRUCTION\[7\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 328 -376 -200 344 "DEBUG_CU_INSTRUCTION\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|DEBUG_CU_INSTRUCTION[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_CU_INSTRUCTION\[6\] GND " "Pin \"DEBUG_CU_INSTRUCTION\[6\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 328 -376 -200 344 "DEBUG_CU_INSTRUCTION\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|DEBUG_CU_INSTRUCTION[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_CU_INSTRUCTION\[5\] GND " "Pin \"DEBUG_CU_INSTRUCTION\[5\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 328 -376 -200 344 "DEBUG_CU_INSTRUCTION\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|DEBUG_CU_INSTRUCTION[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_CU_INSTRUCTION\[4\] GND " "Pin \"DEBUG_CU_INSTRUCTION\[4\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 328 -376 -200 344 "DEBUG_CU_INSTRUCTION\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|DEBUG_CU_INSTRUCTION[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_CU_INSTRUCTION\[3\] GND " "Pin \"DEBUG_CU_INSTRUCTION\[3\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 328 -376 -200 344 "DEBUG_CU_INSTRUCTION\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|DEBUG_CU_INSTRUCTION[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_CU_INSTRUCTION\[2\] GND " "Pin \"DEBUG_CU_INSTRUCTION\[2\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 328 -376 -200 344 "DEBUG_CU_INSTRUCTION\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|DEBUG_CU_INSTRUCTION[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_CU_INSTRUCTION\[1\] GND " "Pin \"DEBUG_CU_INSTRUCTION\[1\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 328 -376 -200 344 "DEBUG_CU_INSTRUCTION\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|DEBUG_CU_INSTRUCTION[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEBUG_CU_INSTRUCTION\[0\] GND " "Pin \"DEBUG_CU_INSTRUCTION\[0\]\" is stuck at GND" {  } { { "my-cpu.bdf" "" { Schematic "C:/Users/arkad/Projects/EDA/my-cpu/quartus/my-cpu.bdf" { { 328 -376 -200 344 "DEBUG_CU_INSTRUCTION\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559753337097 "|my-cpu|DEBUG_CU_INSTRUCTION[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559753337097 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559753337318 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559753339688 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559753340132 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559753340132 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "778 " "Implemented 778 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559753340478 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559753340478 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1559753340478 ""} { "Info" "ICUT_CUT_TM_LCELLS" "707 " "Implemented 707 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559753340478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559753340478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 172 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 172 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559753340546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 18:49:00 2019 " "Processing ended: Wed Jun 05 18:49:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559753340546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559753340546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559753340546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559753340546 ""}
