
serila com.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006498  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  08006628  08006628  00007628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a6c  08006a6c  0000809c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006a6c  08006a6c  00007a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a74  08006a74  0000809c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a74  08006a74  00007a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a78  08006a78  00007a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  08006a7c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005b34  2000009c  08006b18  0000809c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005bd0  08006b18  00008bd0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d531  00000000  00000000  000080cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000234e  00000000  00000000  000155fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b18  00000000  00000000  00017950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000875  00000000  00000000  00018468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026da9  00000000  00000000  00018cdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d174  00000000  00000000  0003fa86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9c56  00000000  00000000  0004cbfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00136850  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003830  00000000  00000000  00136894  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  0013a0c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000009c 	.word	0x2000009c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006610 	.word	0x08006610

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a0 	.word	0x200000a0
 80001cc:	08006610 	.word	0x08006610

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <fs_find_dir>:

static Directory root_dir;
static Directory* current_dir;

// A helper function to find a directory by path
static Directory* fs_find_dir(const char* path) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b0c6      	sub	sp, #280	@ 0x118
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80005d6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80005da:	6018      	str	r0, [r3, #0]
    if (path == NULL) {
 80005dc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80005e0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d101      	bne.n	80005ee <fs_find_dir+0x22>
        return NULL;
 80005ea:	2300      	movs	r3, #0
 80005ec:	e098      	b.n	8000720 <fs_find_dir+0x154>
    }

    if (strcmp(path, ".") == 0 || strcmp(path, "") == 0) {
 80005ee:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80005f2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80005f6:	494d      	ldr	r1, [pc, #308]	@ (800072c <fs_find_dir+0x160>)
 80005f8:	6818      	ldr	r0, [r3, #0]
 80005fa:	f7ff fde9 	bl	80001d0 <strcmp>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d007      	beq.n	8000614 <fs_find_dir+0x48>
 8000604:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000608:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	2b00      	cmp	r3, #0
 8000612:	d102      	bne.n	800061a <fs_find_dir+0x4e>
        return current_dir;
 8000614:	4b46      	ldr	r3, [pc, #280]	@ (8000730 <fs_find_dir+0x164>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	e082      	b.n	8000720 <fs_find_dir+0x154>
    }

    if (strcmp(path, "/") == 0) {
 800061a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800061e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000622:	4944      	ldr	r1, [pc, #272]	@ (8000734 <fs_find_dir+0x168>)
 8000624:	6818      	ldr	r0, [r3, #0]
 8000626:	f7ff fdd3 	bl	80001d0 <strcmp>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d101      	bne.n	8000634 <fs_find_dir+0x68>
        return &root_dir;
 8000630:	4b41      	ldr	r3, [pc, #260]	@ (8000738 <fs_find_dir+0x16c>)
 8000632:	e075      	b.n	8000720 <fs_find_dir+0x154>
    }

    char path_copy[MAX_PATH_SIZE];
    strncpy(path_copy, path, MAX_PATH_SIZE);
 8000634:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000638:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800063c:	f107 0008 	add.w	r0, r7, #8
 8000640:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000644:	6819      	ldr	r1, [r3, #0]
 8000646:	f004 ffc0 	bl	80055ca <strncpy>
    path_copy[MAX_PATH_SIZE - 1] = '\0';
 800064a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800064e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000652:	2200      	movs	r2, #0
 8000654:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff

    Directory* start_dir = (path[0] == '/') ? &root_dir : current_dir;
 8000658:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800065c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	2b2f      	cmp	r3, #47	@ 0x2f
 8000666:	d002      	beq.n	800066e <fs_find_dir+0xa2>
 8000668:	4b31      	ldr	r3, [pc, #196]	@ (8000730 <fs_find_dir+0x164>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	e000      	b.n	8000670 <fs_find_dir+0xa4>
 800066e:	4b32      	ldr	r3, [pc, #200]	@ (8000738 <fs_find_dir+0x16c>)
 8000670:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    Directory* target_dir = start_dir;
 8000674:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000678:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

    char* token = strtok(path_copy, "/");
 800067c:	f107 0308 	add.w	r3, r7, #8
 8000680:	492c      	ldr	r1, [pc, #176]	@ (8000734 <fs_find_dir+0x168>)
 8000682:	4618      	mov	r0, r3
 8000684:	f004 ffca 	bl	800561c <strtok>
 8000688:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    while (token != NULL) {
 800068c:	e042      	b.n	8000714 <fs_find_dir+0x148>
        if (strcmp(token, "..") == 0) {
 800068e:	492b      	ldr	r1, [pc, #172]	@ (800073c <fs_find_dir+0x170>)
 8000690:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8000694:	f7ff fd9c 	bl	80001d0 <strcmp>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d110      	bne.n	80006c0 <fs_find_dir+0xf4>
            if (target_dir->parent != NULL) {
 800069e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80006a2:	691b      	ldr	r3, [r3, #16]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d004      	beq.n	80006b2 <fs_find_dir+0xe6>
                target_dir = target_dir->parent;
 80006a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80006ac:	691b      	ldr	r3, [r3, #16]
 80006ae:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
            }
            token = strtok(NULL, "/");
 80006b2:	4920      	ldr	r1, [pc, #128]	@ (8000734 <fs_find_dir+0x168>)
 80006b4:	2000      	movs	r0, #0
 80006b6:	f004 ffb1 	bl	800561c <strtok>
 80006ba:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
            continue;
 80006be:	e029      	b.n	8000714 <fs_find_dir+0x148>
        }

        Directory* subdir = target_dir->subdirs;
 80006c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80006c4:	695b      	ldr	r3, [r3, #20]
 80006c6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        while (subdir != NULL) {
 80006ca:	e013      	b.n	80006f4 <fs_find_dir+0x128>
            if (strcmp(subdir->name, token) == 0) {
 80006cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80006d0:	f8d7 1110 	ldr.w	r1, [r7, #272]	@ 0x110
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff fd7b 	bl	80001d0 <strcmp>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d104      	bne.n	80006ea <fs_find_dir+0x11e>
                target_dir = subdir;
 80006e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80006e4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
                break;
 80006e8:	e008      	b.n	80006fc <fs_find_dir+0x130>
            }
            subdir = subdir->next;
 80006ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80006ee:	69db      	ldr	r3, [r3, #28]
 80006f0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        while (subdir != NULL) {
 80006f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d1e7      	bne.n	80006cc <fs_find_dir+0x100>
        }

        if (subdir == NULL) {
 80006fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000700:	2b00      	cmp	r3, #0
 8000702:	d101      	bne.n	8000708 <fs_find_dir+0x13c>
            return NULL; // Path not found
 8000704:	2300      	movs	r3, #0
 8000706:	e00b      	b.n	8000720 <fs_find_dir+0x154>
        }

        token = strtok(NULL, "/");
 8000708:	490a      	ldr	r1, [pc, #40]	@ (8000734 <fs_find_dir+0x168>)
 800070a:	2000      	movs	r0, #0
 800070c:	f004 ff86 	bl	800561c <strtok>
 8000710:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    while (token != NULL) {
 8000714:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000718:	2b00      	cmp	r3, #0
 800071a:	d1b8      	bne.n	800068e <fs_find_dir+0xc2>
    }

    return target_dir;
 800071c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
}
 8000720:	4618      	mov	r0, r3
 8000722:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	08006628 	.word	0x08006628
 8000730:	200000d8 	.word	0x200000d8
 8000734:	0800662c 	.word	0x0800662c
 8000738:	200000b8 	.word	0x200000b8
 800073c:	08006630 	.word	0x08006630

08000740 <filesystem_init>:
    "clear",
	"exit",
    NULL // Sentinel value to mark the end of the array
};

void filesystem_init(void) {
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
    // Initialize the root directory
    strncpy(root_dir.name, "/", MAX_FILENAME_SIZE);
 8000744:	2210      	movs	r2, #16
 8000746:	490a      	ldr	r1, [pc, #40]	@ (8000770 <filesystem_init+0x30>)
 8000748:	480a      	ldr	r0, [pc, #40]	@ (8000774 <filesystem_init+0x34>)
 800074a:	f004 ff3e 	bl	80055ca <strncpy>
    root_dir.parent = &root_dir; // Root's parent is itself
 800074e:	4b09      	ldr	r3, [pc, #36]	@ (8000774 <filesystem_init+0x34>)
 8000750:	4a08      	ldr	r2, [pc, #32]	@ (8000774 <filesystem_init+0x34>)
 8000752:	611a      	str	r2, [r3, #16]
    root_dir.subdirs = NULL;
 8000754:	4b07      	ldr	r3, [pc, #28]	@ (8000774 <filesystem_init+0x34>)
 8000756:	2200      	movs	r2, #0
 8000758:	615a      	str	r2, [r3, #20]
    root_dir.files = NULL;
 800075a:	4b06      	ldr	r3, [pc, #24]	@ (8000774 <filesystem_init+0x34>)
 800075c:	2200      	movs	r2, #0
 800075e:	619a      	str	r2, [r3, #24]
    root_dir.next = NULL;
 8000760:	4b04      	ldr	r3, [pc, #16]	@ (8000774 <filesystem_init+0x34>)
 8000762:	2200      	movs	r2, #0
 8000764:	61da      	str	r2, [r3, #28]

    // Set the current directory to root
    current_dir = &root_dir;
 8000766:	4b04      	ldr	r3, [pc, #16]	@ (8000778 <filesystem_init+0x38>)
 8000768:	4a02      	ldr	r2, [pc, #8]	@ (8000774 <filesystem_init+0x34>)
 800076a:	601a      	str	r2, [r3, #0]
}
 800076c:	bf00      	nop
 800076e:	bd80      	pop	{r7, pc}
 8000770:	0800662c 	.word	0x0800662c
 8000774:	200000b8 	.word	0x200000b8
 8000778:	200000d8 	.word	0x200000d8

0800077c <fs_get_cwd_path>:

void set_current_dir(Directory* dir) {
    current_dir = dir;
}

void fs_get_cwd_path(char* buf, int size) {
 800077c:	b580      	push	{r7, lr}
 800077e:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 8000782:	af02      	add	r7, sp, #8
 8000784:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000788:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800078c:	6018      	str	r0, [r3, #0]
 800078e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000792:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8000796:	6019      	str	r1, [r3, #0]
    if (current_dir == &root_dir) {
 8000798:	4b2a      	ldr	r3, [pc, #168]	@ (8000844 <fs_get_cwd_path+0xc8>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a2a      	ldr	r2, [pc, #168]	@ (8000848 <fs_get_cwd_path+0xcc>)
 800079e:	4293      	cmp	r3, r2
 80007a0:	d10d      	bne.n	80007be <fs_get_cwd_path+0x42>
        snprintf(buf, size, "/");
 80007a2:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80007a6:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80007aa:	6819      	ldr	r1, [r3, #0]
 80007ac:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80007b0:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80007b4:	4a25      	ldr	r2, [pc, #148]	@ (800084c <fs_get_cwd_path+0xd0>)
 80007b6:	6818      	ldr	r0, [r3, #0]
 80007b8:	f004 fe74 	bl	80054a4 <sniprintf>
 80007bc:	e03e      	b.n	800083c <fs_get_cwd_path+0xc0>
        return;
    }

    char path[MAX_PATH_SIZE] = "";
 80007be:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80007c2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80007c6:	4618      	mov	r0, r3
 80007c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007cc:	461a      	mov	r2, r3
 80007ce:	2100      	movs	r1, #0
 80007d0:	f004 fee1 	bl	8005596 <memset>
    Directory* dir = current_dir;
 80007d4:	4b1b      	ldr	r3, [pc, #108]	@ (8000844 <fs_get_cwd_path+0xc8>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

    while (dir != &root_dir) {
 80007dc:	e01a      	b.n	8000814 <fs_get_cwd_path+0x98>
        char temp[MAX_PATH_SIZE];
        snprintf(temp, MAX_PATH_SIZE, "/%s%s", dir->name, path);
 80007de:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 80007e2:	f107 000c 	add.w	r0, r7, #12
 80007e6:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80007ea:	9300      	str	r3, [sp, #0]
 80007ec:	4613      	mov	r3, r2
 80007ee:	4a18      	ldr	r2, [pc, #96]	@ (8000850 <fs_get_cwd_path+0xd4>)
 80007f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007f4:	f004 fe56 	bl	80054a4 <sniprintf>
        strncpy(path, temp, MAX_PATH_SIZE);
 80007f8:	f107 010c 	add.w	r1, r7, #12
 80007fc:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8000800:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000804:	4618      	mov	r0, r3
 8000806:	f004 fee0 	bl	80055ca <strncpy>
        dir = dir->parent;
 800080a:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 800080e:	691b      	ldr	r3, [r3, #16]
 8000810:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
    while (dir != &root_dir) {
 8000814:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8000818:	4a0b      	ldr	r2, [pc, #44]	@ (8000848 <fs_get_cwd_path+0xcc>)
 800081a:	4293      	cmp	r3, r2
 800081c:	d1df      	bne.n	80007de <fs_get_cwd_path+0x62>
    }

    snprintf(buf, size, "%s", path);
 800081e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000822:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8000826:	6819      	ldr	r1, [r3, #0]
 8000828:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800082c:	f507 7204 	add.w	r2, r7, #528	@ 0x210
 8000830:	f5a2 7003 	sub.w	r0, r2, #524	@ 0x20c
 8000834:	4a07      	ldr	r2, [pc, #28]	@ (8000854 <fs_get_cwd_path+0xd8>)
 8000836:	6800      	ldr	r0, [r0, #0]
 8000838:	f004 fe34 	bl	80054a4 <sniprintf>
}
 800083c:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	200000d8 	.word	0x200000d8
 8000848:	200000b8 	.word	0x200000b8
 800084c:	0800662c 	.word	0x0800662c
 8000850:	08006680 	.word	0x08006680
 8000854:	08006688 	.word	0x08006688

08000858 <fs_pwd>:

void fs_pwd(char* buf, int size) {
 8000858:	b580      	push	{r7, lr}
 800085a:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 800085e:	af02      	add	r7, sp, #8
 8000860:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000864:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8000868:	6018      	str	r0, [r3, #0]
 800086a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800086e:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8000872:	6019      	str	r1, [r3, #0]
    if (current_dir == &root_dir) {
 8000874:	4b2a      	ldr	r3, [pc, #168]	@ (8000920 <fs_pwd+0xc8>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a2a      	ldr	r2, [pc, #168]	@ (8000924 <fs_pwd+0xcc>)
 800087a:	4293      	cmp	r3, r2
 800087c:	d10d      	bne.n	800089a <fs_pwd+0x42>
        snprintf(buf, size, "/\r\n");
 800087e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8000882:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8000886:	6819      	ldr	r1, [r3, #0]
 8000888:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800088c:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8000890:	4a25      	ldr	r2, [pc, #148]	@ (8000928 <fs_pwd+0xd0>)
 8000892:	6818      	ldr	r0, [r3, #0]
 8000894:	f004 fe06 	bl	80054a4 <sniprintf>
 8000898:	e03e      	b.n	8000918 <fs_pwd+0xc0>
        return;
    }

    char path[MAX_PATH_SIZE] = "";
 800089a:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 800089e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80008a2:	4618      	mov	r0, r3
 80008a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008a8:	461a      	mov	r2, r3
 80008aa:	2100      	movs	r1, #0
 80008ac:	f004 fe73 	bl	8005596 <memset>
    Directory* dir = current_dir;
 80008b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000920 <fs_pwd+0xc8>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

    while (dir != &root_dir) {
 80008b8:	e01a      	b.n	80008f0 <fs_pwd+0x98>
        char temp[MAX_PATH_SIZE];
        snprintf(temp, MAX_PATH_SIZE, "/%s%s", dir->name, path);
 80008ba:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 80008be:	f107 000c 	add.w	r0, r7, #12
 80008c2:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80008c6:	9300      	str	r3, [sp, #0]
 80008c8:	4613      	mov	r3, r2
 80008ca:	4a18      	ldr	r2, [pc, #96]	@ (800092c <fs_pwd+0xd4>)
 80008cc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008d0:	f004 fde8 	bl	80054a4 <sniprintf>
        strncpy(path, temp, MAX_PATH_SIZE);
 80008d4:	f107 010c 	add.w	r1, r7, #12
 80008d8:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80008dc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80008e0:	4618      	mov	r0, r3
 80008e2:	f004 fe72 	bl	80055ca <strncpy>
        dir = dir->parent;
 80008e6:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80008ea:	691b      	ldr	r3, [r3, #16]
 80008ec:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
    while (dir != &root_dir) {
 80008f0:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 80008f4:	4a0b      	ldr	r2, [pc, #44]	@ (8000924 <fs_pwd+0xcc>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d1df      	bne.n	80008ba <fs_pwd+0x62>
    }

    snprintf(buf, size, "%s\r\n", path);
 80008fa:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80008fe:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8000902:	6819      	ldr	r1, [r3, #0]
 8000904:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8000908:	f507 7204 	add.w	r2, r7, #528	@ 0x210
 800090c:	f5a2 7003 	sub.w	r0, r2, #524	@ 0x20c
 8000910:	4a07      	ldr	r2, [pc, #28]	@ (8000930 <fs_pwd+0xd8>)
 8000912:	6800      	ldr	r0, [r0, #0]
 8000914:	f004 fdc6 	bl	80054a4 <sniprintf>
}
 8000918:	f507 7704 	add.w	r7, r7, #528	@ 0x210
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	200000d8 	.word	0x200000d8
 8000924:	200000b8 	.word	0x200000b8
 8000928:	0800668c 	.word	0x0800668c
 800092c:	08006680 	.word	0x08006680
 8000930:	08006690 	.word	0x08006690

08000934 <fs_ls>:

void fs_ls(char* buf, int size) {
 8000934:	b580      	push	{r7, lr}
 8000936:	b086      	sub	sp, #24
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
 800093c:	6039      	str	r1, [r7, #0]
    Directory* dir;
    File* file;
    int offset = 0;
 800093e:	2300      	movs	r3, #0
 8000940:	60fb      	str	r3, [r7, #12]

    // List subdirectories
    for (dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 8000942:	4b20      	ldr	r3, [pc, #128]	@ (80009c4 <fs_ls+0x90>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	695b      	ldr	r3, [r3, #20]
 8000948:	617b      	str	r3, [r7, #20]
 800094a:	e011      	b.n	8000970 <fs_ls+0x3c>
        offset += snprintf(buf + offset, size - offset, "d %s\r\n", dir->name);
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	687a      	ldr	r2, [r7, #4]
 8000950:	18d0      	adds	r0, r2, r3
 8000952:	683a      	ldr	r2, [r7, #0]
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	1ad3      	subs	r3, r2, r3
 8000958:	4619      	mov	r1, r3
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	4a1a      	ldr	r2, [pc, #104]	@ (80009c8 <fs_ls+0x94>)
 800095e:	f004 fda1 	bl	80054a4 <sniprintf>
 8000962:	4602      	mov	r2, r0
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	4413      	add	r3, r2
 8000968:	60fb      	str	r3, [r7, #12]
    for (dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	69db      	ldr	r3, [r3, #28]
 800096e:	617b      	str	r3, [r7, #20]
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d1ea      	bne.n	800094c <fs_ls+0x18>
    }

    // List files
    for (file = current_dir->files; file != NULL; file = file->next) {
 8000976:	4b13      	ldr	r3, [pc, #76]	@ (80009c4 <fs_ls+0x90>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	699b      	ldr	r3, [r3, #24]
 800097c:	613b      	str	r3, [r7, #16]
 800097e:	e011      	b.n	80009a4 <fs_ls+0x70>
        offset += snprintf(buf + offset, size - offset, "f %s\r\n", file->name);
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	687a      	ldr	r2, [r7, #4]
 8000984:	18d0      	adds	r0, r2, r3
 8000986:	683a      	ldr	r2, [r7, #0]
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	1ad3      	subs	r3, r2, r3
 800098c:	4619      	mov	r1, r3
 800098e:	693b      	ldr	r3, [r7, #16]
 8000990:	4a0e      	ldr	r2, [pc, #56]	@ (80009cc <fs_ls+0x98>)
 8000992:	f004 fd87 	bl	80054a4 <sniprintf>
 8000996:	4602      	mov	r2, r0
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	4413      	add	r3, r2
 800099c:	60fb      	str	r3, [r7, #12]
    for (file = current_dir->files; file != NULL; file = file->next) {
 800099e:	693b      	ldr	r3, [r7, #16]
 80009a0:	699b      	ldr	r3, [r3, #24]
 80009a2:	613b      	str	r3, [r7, #16]
 80009a4:	693b      	ldr	r3, [r7, #16]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d1ea      	bne.n	8000980 <fs_ls+0x4c>
    }

    if (offset == 0) {
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d105      	bne.n	80009bc <fs_ls+0x88>
        snprintf(buf, size, "\r\n");
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	4a07      	ldr	r2, [pc, #28]	@ (80009d0 <fs_ls+0x9c>)
 80009b4:	4619      	mov	r1, r3
 80009b6:	6878      	ldr	r0, [r7, #4]
 80009b8:	f004 fd74 	bl	80054a4 <sniprintf>
    }
}
 80009bc:	bf00      	nop
 80009be:	3718      	adds	r7, #24
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	200000d8 	.word	0x200000d8
 80009c8:	08006698 	.word	0x08006698
 80009cc:	080066a0 	.word	0x080066a0
 80009d0:	080066a8 	.word	0x080066a8

080009d4 <fs_mkdir>:

int fs_mkdir(char* name) {
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b084      	sub	sp, #16
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0 || strlen(name) >= MAX_FILENAME_SIZE) {
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d009      	beq.n	80009f6 <fs_mkdir+0x22>
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d005      	beq.n	80009f6 <fs_mkdir+0x22>
 80009ea:	6878      	ldr	r0, [r7, #4]
 80009ec:	f7ff fbfa 	bl	80001e4 <strlen>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b0f      	cmp	r3, #15
 80009f4:	d902      	bls.n	80009fc <fs_mkdir+0x28>
        return -1; // Invalid name
 80009f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009fa:	e03a      	b.n	8000a72 <fs_mkdir+0x9e>
    }

    // Check if a directory with the same name already exists
    for (Directory* dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 80009fc:	4b1f      	ldr	r3, [pc, #124]	@ (8000a7c <fs_mkdir+0xa8>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	695b      	ldr	r3, [r3, #20]
 8000a02:	60fb      	str	r3, [r7, #12]
 8000a04:	e00d      	b.n	8000a22 <fs_mkdir+0x4e>
        if (strcmp(dir->name, name) == 0) {
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	6879      	ldr	r1, [r7, #4]
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f7ff fbe0 	bl	80001d0 <strcmp>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d102      	bne.n	8000a1c <fs_mkdir+0x48>
            return -2; // Directory already exists
 8000a16:	f06f 0301 	mvn.w	r3, #1
 8000a1a:	e02a      	b.n	8000a72 <fs_mkdir+0x9e>
    for (Directory* dir = current_dir->subdirs; dir != NULL; dir = dir->next) {
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	69db      	ldr	r3, [r3, #28]
 8000a20:	60fb      	str	r3, [r7, #12]
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d1ee      	bne.n	8000a06 <fs_mkdir+0x32>
        }
    }

    Directory* new_dir = (Directory*)malloc(sizeof(Directory));
 8000a28:	2020      	movs	r0, #32
 8000a2a:	f004 fbbb 	bl	80051a4 <malloc>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	60bb      	str	r3, [r7, #8]
    if (new_dir == NULL) {
 8000a32:	68bb      	ldr	r3, [r7, #8]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d102      	bne.n	8000a3e <fs_mkdir+0x6a>
        return -3; // Malloc failed
 8000a38:	f06f 0302 	mvn.w	r3, #2
 8000a3c:	e019      	b.n	8000a72 <fs_mkdir+0x9e>
    }

    strncpy(new_dir->name, name, MAX_FILENAME_SIZE);
 8000a3e:	68bb      	ldr	r3, [r7, #8]
 8000a40:	2210      	movs	r2, #16
 8000a42:	6879      	ldr	r1, [r7, #4]
 8000a44:	4618      	mov	r0, r3
 8000a46:	f004 fdc0 	bl	80055ca <strncpy>
    new_dir->parent = current_dir;
 8000a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a7c <fs_mkdir+0xa8>)
 8000a4c:	681a      	ldr	r2, [r3, #0]
 8000a4e:	68bb      	ldr	r3, [r7, #8]
 8000a50:	611a      	str	r2, [r3, #16]
    new_dir->subdirs = NULL;
 8000a52:	68bb      	ldr	r3, [r7, #8]
 8000a54:	2200      	movs	r2, #0
 8000a56:	615a      	str	r2, [r3, #20]
    new_dir->files = NULL;
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	619a      	str	r2, [r3, #24]

    // Add to the list of subdirectories
    new_dir->next = current_dir->subdirs;
 8000a5e:	4b07      	ldr	r3, [pc, #28]	@ (8000a7c <fs_mkdir+0xa8>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	695a      	ldr	r2, [r3, #20]
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	61da      	str	r2, [r3, #28]
    current_dir->subdirs = new_dir;
 8000a68:	4b04      	ldr	r3, [pc, #16]	@ (8000a7c <fs_mkdir+0xa8>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	68ba      	ldr	r2, [r7, #8]
 8000a6e:	615a      	str	r2, [r3, #20]

    return 0; // Success
 8000a70:	2300      	movs	r3, #0
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3710      	adds	r7, #16
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	200000d8 	.word	0x200000d8

08000a80 <fs_cd>:

int fs_cd(char* name) {
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b084      	sub	sp, #16
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d003      	beq.n	8000a96 <fs_cd+0x16>
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d102      	bne.n	8000a9c <fs_cd+0x1c>
        return -1; // Invalid name
 8000a96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a9a:	e00d      	b.n	8000ab8 <fs_cd+0x38>
    }

    Directory* new_dir = fs_find_dir(name);
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f7ff fd95 	bl	80005cc <fs_find_dir>
 8000aa2:	60f8      	str	r0, [r7, #12]

    if (new_dir != NULL) {
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d004      	beq.n	8000ab4 <fs_cd+0x34>
        current_dir = new_dir;
 8000aaa:	4a05      	ldr	r2, [pc, #20]	@ (8000ac0 <fs_cd+0x40>)
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	6013      	str	r3, [r2, #0]
        return 0; // Success
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	e001      	b.n	8000ab8 <fs_cd+0x38>
    }

    return -2; // Directory not found
 8000ab4:	f06f 0301 	mvn.w	r3, #1
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	3710      	adds	r7, #16
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	200000d8 	.word	0x200000d8

08000ac4 <fs_rmdir>:

int fs_rmdir(char* name) {
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d003      	beq.n	8000ada <fs_rmdir+0x16>
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d102      	bne.n	8000ae0 <fs_rmdir+0x1c>
        return -1; // Invalid name
 8000ada:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ade:	e03d      	b.n	8000b5c <fs_rmdir+0x98>
    }

    Directory* dir_to_remove = NULL;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	617b      	str	r3, [r7, #20]
    Directory* prev_dir = NULL;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	613b      	str	r3, [r7, #16]

    // Find the directory to remove
    for (Directory* dir = current_dir->subdirs; dir != NULL; prev_dir = dir, dir = dir->next) {
 8000ae8:	4b1e      	ldr	r3, [pc, #120]	@ (8000b64 <fs_rmdir+0xa0>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	695b      	ldr	r3, [r3, #20]
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	e00f      	b.n	8000b12 <fs_rmdir+0x4e>
        if (strcmp(dir->name, name) == 0) {
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	6879      	ldr	r1, [r7, #4]
 8000af6:	4618      	mov	r0, r3
 8000af8:	f7ff fb6a 	bl	80001d0 <strcmp>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d102      	bne.n	8000b08 <fs_rmdir+0x44>
            dir_to_remove = dir;
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	617b      	str	r3, [r7, #20]
            break;
 8000b06:	e007      	b.n	8000b18 <fs_rmdir+0x54>
    for (Directory* dir = current_dir->subdirs; dir != NULL; prev_dir = dir, dir = dir->next) {
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	613b      	str	r3, [r7, #16]
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	69db      	ldr	r3, [r3, #28]
 8000b10:	60fb      	str	r3, [r7, #12]
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d1ec      	bne.n	8000af2 <fs_rmdir+0x2e>
        }
    }

    if (dir_to_remove == NULL) {
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d102      	bne.n	8000b24 <fs_rmdir+0x60>
        return -2; // Directory not found
 8000b1e:	f06f 0301 	mvn.w	r3, #1
 8000b22:	e01b      	b.n	8000b5c <fs_rmdir+0x98>
    }

    if (dir_to_remove->subdirs != NULL || dir_to_remove->files != NULL) {
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	695b      	ldr	r3, [r3, #20]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d103      	bne.n	8000b34 <fs_rmdir+0x70>
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	699b      	ldr	r3, [r3, #24]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d002      	beq.n	8000b3a <fs_rmdir+0x76>
        return -3; // Directory not empty
 8000b34:	f06f 0302 	mvn.w	r3, #2
 8000b38:	e010      	b.n	8000b5c <fs_rmdir+0x98>
    }

    // Remove the directory from the list
    if (prev_dir == NULL) {
 8000b3a:	693b      	ldr	r3, [r7, #16]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d105      	bne.n	8000b4c <fs_rmdir+0x88>
        current_dir->subdirs = dir_to_remove->next;
 8000b40:	4b08      	ldr	r3, [pc, #32]	@ (8000b64 <fs_rmdir+0xa0>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	697a      	ldr	r2, [r7, #20]
 8000b46:	69d2      	ldr	r2, [r2, #28]
 8000b48:	615a      	str	r2, [r3, #20]
 8000b4a:	e003      	b.n	8000b54 <fs_rmdir+0x90>
    } else {
        prev_dir->next = dir_to_remove->next;
 8000b4c:	697b      	ldr	r3, [r7, #20]
 8000b4e:	69da      	ldr	r2, [r3, #28]
 8000b50:	693b      	ldr	r3, [r7, #16]
 8000b52:	61da      	str	r2, [r3, #28]
    }

    free(dir_to_remove);
 8000b54:	6978      	ldr	r0, [r7, #20]
 8000b56:	f004 fb2d 	bl	80051b4 <free>

    return 0; // Success
 8000b5a:	2300      	movs	r3, #0
}
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	3718      	adds	r7, #24
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	200000d8 	.word	0x200000d8

08000b68 <fs_touch>:

int fs_touch(char* name) {
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0 || strlen(name) >= MAX_FILENAME_SIZE) {
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d009      	beq.n	8000b8a <fs_touch+0x22>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d005      	beq.n	8000b8a <fs_touch+0x22>
 8000b7e:	6878      	ldr	r0, [r7, #4]
 8000b80:	f7ff fb30 	bl	80001e4 <strlen>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b0f      	cmp	r3, #15
 8000b88:	d902      	bls.n	8000b90 <fs_touch+0x28>
        return -1; // Invalid name
 8000b8a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b8e:	e036      	b.n	8000bfe <fs_touch+0x96>
    }

    // Check if a file with the same name already exists
    for (File* file = current_dir->files; file != NULL; file = file->next) {
 8000b90:	4b1d      	ldr	r3, [pc, #116]	@ (8000c08 <fs_touch+0xa0>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	699b      	ldr	r3, [r3, #24]
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	e00d      	b.n	8000bb6 <fs_touch+0x4e>
        if (strcmp(file->name, name) == 0) {
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	6879      	ldr	r1, [r7, #4]
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f7ff fb16 	bl	80001d0 <strcmp>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d102      	bne.n	8000bb0 <fs_touch+0x48>
            return -2; // File already exists
 8000baa:	f06f 0301 	mvn.w	r3, #1
 8000bae:	e026      	b.n	8000bfe <fs_touch+0x96>
    for (File* file = current_dir->files; file != NULL; file = file->next) {
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	699b      	ldr	r3, [r3, #24]
 8000bb4:	60fb      	str	r3, [r7, #12]
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d1ee      	bne.n	8000b9a <fs_touch+0x32>
        }
    }

    File* new_file = (File*)malloc(sizeof(File));
 8000bbc:	201c      	movs	r0, #28
 8000bbe:	f004 faf1 	bl	80051a4 <malloc>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	60bb      	str	r3, [r7, #8]
    if (new_file == NULL) {
 8000bc6:	68bb      	ldr	r3, [r7, #8]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d102      	bne.n	8000bd2 <fs_touch+0x6a>
        return -3; // Malloc failed
 8000bcc:	f06f 0302 	mvn.w	r3, #2
 8000bd0:	e015      	b.n	8000bfe <fs_touch+0x96>
    }

    strncpy(new_file->name, name, MAX_FILENAME_SIZE);
 8000bd2:	68bb      	ldr	r3, [r7, #8]
 8000bd4:	2210      	movs	r2, #16
 8000bd6:	6879      	ldr	r1, [r7, #4]
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f004 fcf6 	bl	80055ca <strncpy>
    new_file->data = NULL;
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	2200      	movs	r2, #0
 8000be2:	611a      	str	r2, [r3, #16]
    new_file->size = 0;
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	2200      	movs	r2, #0
 8000be8:	615a      	str	r2, [r3, #20]

    // Add to the list of files
    new_file->next = current_dir->files;
 8000bea:	4b07      	ldr	r3, [pc, #28]	@ (8000c08 <fs_touch+0xa0>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	699a      	ldr	r2, [r3, #24]
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	619a      	str	r2, [r3, #24]
    current_dir->files = new_file;
 8000bf4:	4b04      	ldr	r3, [pc, #16]	@ (8000c08 <fs_touch+0xa0>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	68ba      	ldr	r2, [r7, #8]
 8000bfa:	619a      	str	r2, [r3, #24]

    return 0; // Success
 8000bfc:	2300      	movs	r3, #0
}
 8000bfe:	4618      	mov	r0, r3
 8000c00:	3710      	adds	r7, #16
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	200000d8 	.word	0x200000d8

08000c0c <fs_cat>:

int fs_cat(char* name) {
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d003      	beq.n	8000c22 <fs_cat+0x16>
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d102      	bne.n	8000c28 <fs_cat+0x1c>
        return -1; // Invalid name
 8000c22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c26:	e016      	b.n	8000c56 <fs_cat+0x4a>
    }

    for (File* file = current_dir->files; file != NULL; file = file->next) {
 8000c28:	4b0d      	ldr	r3, [pc, #52]	@ (8000c60 <fs_cat+0x54>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	699b      	ldr	r3, [r3, #24]
 8000c2e:	60fb      	str	r3, [r7, #12]
 8000c30:	e00c      	b.n	8000c4c <fs_cat+0x40>
        if (strcmp(file->name, name) == 0) {
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	6879      	ldr	r1, [r7, #4]
 8000c36:	4618      	mov	r0, r3
 8000c38:	f7ff faca 	bl	80001d0 <strcmp>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d101      	bne.n	8000c46 <fs_cat+0x3a>
            if (file->size == 0) {
                // For now, we just print a message for empty files
                // Later, we would print file->data
            }
            return 0; // Success
 8000c42:	2300      	movs	r3, #0
 8000c44:	e007      	b.n	8000c56 <fs_cat+0x4a>
    for (File* file = current_dir->files; file != NULL; file = file->next) {
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	699b      	ldr	r3, [r3, #24]
 8000c4a:	60fb      	str	r3, [r7, #12]
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d1ef      	bne.n	8000c32 <fs_cat+0x26>
        }
    }

    return -2; // File not found
 8000c52:	f06f 0301 	mvn.w	r3, #1
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	3710      	adds	r7, #16
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	200000d8 	.word	0x200000d8

08000c64 <fs_rm>:

int fs_rm(char* name) {
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b086      	sub	sp, #24
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
    if (name == NULL || strlen(name) == 0) {
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d003      	beq.n	8000c7a <fs_rm+0x16>
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d102      	bne.n	8000c80 <fs_rm+0x1c>
        return -1; // Invalid name
 8000c7a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c7e:	e03b      	b.n	8000cf8 <fs_rm+0x94>
    }

    File* file_to_remove = NULL;
 8000c80:	2300      	movs	r3, #0
 8000c82:	617b      	str	r3, [r7, #20]
    File* prev_file = NULL;
 8000c84:	2300      	movs	r3, #0
 8000c86:	613b      	str	r3, [r7, #16]

    // Find the file to remove
    for (File* file = current_dir->files; file != NULL; prev_file = file, file = file->next) {
 8000c88:	4b1d      	ldr	r3, [pc, #116]	@ (8000d00 <fs_rm+0x9c>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	699b      	ldr	r3, [r3, #24]
 8000c8e:	60fb      	str	r3, [r7, #12]
 8000c90:	e00f      	b.n	8000cb2 <fs_rm+0x4e>
        if (strcmp(file->name, name) == 0) {
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	6879      	ldr	r1, [r7, #4]
 8000c96:	4618      	mov	r0, r3
 8000c98:	f7ff fa9a 	bl	80001d0 <strcmp>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d102      	bne.n	8000ca8 <fs_rm+0x44>
            file_to_remove = file;
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	617b      	str	r3, [r7, #20]
            break;
 8000ca6:	e007      	b.n	8000cb8 <fs_rm+0x54>
    for (File* file = current_dir->files; file != NULL; prev_file = file, file = file->next) {
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	613b      	str	r3, [r7, #16]
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	699b      	ldr	r3, [r3, #24]
 8000cb0:	60fb      	str	r3, [r7, #12]
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d1ec      	bne.n	8000c92 <fs_rm+0x2e>
        }
    }

    if (file_to_remove == NULL) {
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d102      	bne.n	8000cc4 <fs_rm+0x60>
        return -2; // File not found
 8000cbe:	f06f 0301 	mvn.w	r3, #1
 8000cc2:	e019      	b.n	8000cf8 <fs_rm+0x94>
    }

    // Remove the file from the list
    if (prev_file == NULL) {
 8000cc4:	693b      	ldr	r3, [r7, #16]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d105      	bne.n	8000cd6 <fs_rm+0x72>
        current_dir->files = file_to_remove->next;
 8000cca:	4b0d      	ldr	r3, [pc, #52]	@ (8000d00 <fs_rm+0x9c>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	697a      	ldr	r2, [r7, #20]
 8000cd0:	6992      	ldr	r2, [r2, #24]
 8000cd2:	619a      	str	r2, [r3, #24]
 8000cd4:	e003      	b.n	8000cde <fs_rm+0x7a>
    } else {
        prev_file->next = file_to_remove->next;
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	699a      	ldr	r2, [r3, #24]
 8000cda:	693b      	ldr	r3, [r7, #16]
 8000cdc:	619a      	str	r2, [r3, #24]
    }

    if (file_to_remove->data != NULL) {
 8000cde:	697b      	ldr	r3, [r7, #20]
 8000ce0:	691b      	ldr	r3, [r3, #16]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d004      	beq.n	8000cf0 <fs_rm+0x8c>
        free(file_to_remove->data);
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	691b      	ldr	r3, [r3, #16]
 8000cea:	4618      	mov	r0, r3
 8000cec:	f004 fa62 	bl	80051b4 <free>
    }
    free(file_to_remove);
 8000cf0:	6978      	ldr	r0, [r7, #20]
 8000cf2:	f004 fa5f 	bl	80051b4 <free>

    return 0; // Success
 8000cf6:	2300      	movs	r3, #0
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	3718      	adds	r7, #24
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	200000d8 	.word	0x200000d8

08000d04 <parse_command>:

void parse_command(char* buffer, char** command, char** args) {
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	60f8      	str	r0, [r7, #12]
 8000d0c:	60b9      	str	r1, [r7, #8]
 8000d0e:	607a      	str	r2, [r7, #4]
    *command = strtok(buffer, " \r\n");
 8000d10:	4908      	ldr	r1, [pc, #32]	@ (8000d34 <parse_command+0x30>)
 8000d12:	68f8      	ldr	r0, [r7, #12]
 8000d14:	f004 fc82 	bl	800561c <strtok>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	68bb      	ldr	r3, [r7, #8]
 8000d1c:	601a      	str	r2, [r3, #0]
    *args = strtok(NULL, "\r\n");
 8000d1e:	4906      	ldr	r1, [pc, #24]	@ (8000d38 <parse_command+0x34>)
 8000d20:	2000      	movs	r0, #0
 8000d22:	f004 fc7b 	bl	800561c <strtok>
 8000d26:	4602      	mov	r2, r0
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	601a      	str	r2, [r3, #0]
}
 8000d2c:	bf00      	nop
 8000d2e:	3710      	adds	r7, #16
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	080066ac 	.word	0x080066ac
 8000d38:	080066a8 	.word	0x080066a8

08000d3c <fs_autocomplete>:

int fs_autocomplete(char* buffer, int len, char* out_buffer) {
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b0d2      	sub	sp, #328	@ 0x148
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d46:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000d4a:	6018      	str	r0, [r3, #0]
 8000d4c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d50:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000d54:	6019      	str	r1, [r3, #0]
 8000d56:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d5a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8000d5e:	601a      	str	r2, [r3, #0]
    if (len == 0) return 0;
 8000d60:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d64:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d101      	bne.n	8000d72 <fs_autocomplete+0x36>
 8000d6e:	2300      	movs	r3, #0
 8000d70:	e141      	b.n	8000ff6 <fs_autocomplete+0x2ba>

    char partial_name[MAX_FILENAME_SIZE];
    strncpy(partial_name, buffer, len);
 8000d72:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d76:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d80:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000d84:	f507 708a 	add.w	r0, r7, #276	@ 0x114
 8000d88:	6819      	ldr	r1, [r3, #0]
 8000d8a:	f004 fc1e 	bl	80055ca <strncpy>
    partial_name[len] = 0;
 8000d8e:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8000d92:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000d96:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	2200      	movs	r2, #0
 8000da0:	701a      	strb	r2, [r3, #0]

    char* best_match = NULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
    int match_count = 0;
 8000da8:	2300      	movs	r3, #0
 8000daa:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140

    // Command completion (only for the first word)
    if (buffer == inBuffer) {
 8000dae:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000db2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a91      	ldr	r2, [pc, #580]	@ (8001000 <fs_autocomplete+0x2c4>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d156      	bne.n	8000e6c <fs_autocomplete+0x130>
        for (int i = 0; commands[i] != NULL; i++) {
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8000dc4:	e026      	b.n	8000e14 <fs_autocomplete+0xd8>
            if (strncmp(commands[i], partial_name, len) == 0) {
 8000dc6:	4a8f      	ldr	r2, [pc, #572]	@ (8001004 <fs_autocomplete+0x2c8>)
 8000dc8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000dcc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000dd0:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000dd4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000dd8:	681a      	ldr	r2, [r3, #0]
 8000dda:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8000dde:	4619      	mov	r1, r3
 8000de0:	f004 fbe1 	bl	80055a6 <strncmp>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d10f      	bne.n	8000e0a <fs_autocomplete+0xce>
                if (best_match == NULL) best_match = (char*)commands[i];
 8000dea:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d106      	bne.n	8000e00 <fs_autocomplete+0xc4>
 8000df2:	4a84      	ldr	r2, [pc, #528]	@ (8001004 <fs_autocomplete+0x2c8>)
 8000df4:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000df8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dfc:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
                match_count++;
 8000e00:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000e04:	3301      	adds	r3, #1
 8000e06:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
        for (int i = 0; commands[i] != NULL; i++) {
 8000e0a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000e0e:	3301      	adds	r3, #1
 8000e10:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8000e14:	4a7b      	ldr	r2, [pc, #492]	@ (8001004 <fs_autocomplete+0x2c8>)
 8000e16:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000e1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d1d1      	bne.n	8000dc6 <fs_autocomplete+0x8a>
            }
        }
        if (match_count == 1) {
 8000e22:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d120      	bne.n	8000e6c <fs_autocomplete+0x130>
            strncpy(out_buffer, best_match + len, MAX_FILENAME_SIZE - 1);
 8000e2a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e2e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8000e38:	18d1      	adds	r1, r2, r3
 8000e3a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e3e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8000e42:	220f      	movs	r2, #15
 8000e44:	6818      	ldr	r0, [r3, #0]
 8000e46:	f004 fbc0 	bl	80055ca <strncpy>
            out_buffer[MAX_FILENAME_SIZE - 1] = '\0';
 8000e4a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e4e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	330f      	adds	r3, #15
 8000e56:	2200      	movs	r2, #0
 8000e58:	701a      	strb	r2, [r3, #0]
            return strlen(out_buffer);
 8000e5a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e5e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8000e62:	6818      	ldr	r0, [r3, #0]
 8000e64:	f7ff f9be 	bl	80001e4 <strlen>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	e0c4      	b.n	8000ff6 <fs_autocomplete+0x2ba>
        }
    }

    // Path completion
    match_count = 0;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
    best_match = NULL;
 8000e72:	2300      	movs	r3, #0
 8000e74:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144

    char path_buf[MAX_PATH_SIZE];
    strncpy(path_buf, partial_name, MAX_PATH_SIZE);
 8000e78:	f507 718a 	add.w	r1, r7, #276	@ 0x114
 8000e7c:	f107 0314 	add.w	r3, r7, #20
 8000e80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e84:	4618      	mov	r0, r3
 8000e86:	f004 fba0 	bl	80055ca <strncpy>
    path_buf[MAX_PATH_SIZE - 1] = '\0';
 8000e8a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000e8e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000e92:	2200      	movs	r2, #0
 8000e94:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff

    char* last_slash = strrchr(path_buf, '/');
 8000e98:	f107 0314 	add.w	r3, r7, #20
 8000e9c:	212f      	movs	r1, #47	@ 0x2f
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f004 fba6 	bl	80055f0 <strrchr>
 8000ea4:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128
    Directory* search_dir;
    char* partial_item;

    if (last_slash != NULL) {
 8000ea8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d01a      	beq.n	8000ee6 <fs_autocomplete+0x1aa>
        partial_item = last_slash + 1;
 8000eb0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
        if (last_slash == path_buf) {
 8000eba:	f107 0314 	add.w	r3, r7, #20
 8000ebe:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8000ec2:	429a      	cmp	r2, r3
 8000ec4:	d103      	bne.n	8000ece <fs_autocomplete+0x192>
            search_dir = &root_dir;
 8000ec6:	4b50      	ldr	r3, [pc, #320]	@ (8001008 <fs_autocomplete+0x2cc>)
 8000ec8:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8000ecc:	e013      	b.n	8000ef6 <fs_autocomplete+0x1ba>
        } else {
            *last_slash = '\0';
 8000ece:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	701a      	strb	r2, [r3, #0]
            search_dir = fs_find_dir(path_buf);
 8000ed6:	f107 0314 	add.w	r3, r7, #20
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff fb76 	bl	80005cc <fs_find_dir>
 8000ee0:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138
 8000ee4:	e007      	b.n	8000ef6 <fs_autocomplete+0x1ba>
        }
    } else {
        search_dir = current_dir;
 8000ee6:	4b49      	ldr	r3, [pc, #292]	@ (800100c <fs_autocomplete+0x2d0>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
        partial_item = path_buf;
 8000eee:	f107 0314 	add.w	r3, r7, #20
 8000ef2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    }

    if (search_dir == NULL) return 0;
 8000ef6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d101      	bne.n	8000f02 <fs_autocomplete+0x1c6>
 8000efe:	2300      	movs	r3, #0
 8000f00:	e079      	b.n	8000ff6 <fs_autocomplete+0x2ba>

    int partial_item_len = strlen(partial_item);
 8000f02:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 8000f06:	f7ff f96d 	bl	80001e4 <strlen>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124

    // Search subdirectories
    for (Directory* dir = search_dir->subdirs; dir != NULL; dir = dir->next) {
 8000f10:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000f14:	695b      	ldr	r3, [r3, #20]
 8000f16:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8000f1a:	e01d      	b.n	8000f58 <fs_autocomplete+0x21c>
        if (strncmp(dir->name, partial_item, partial_item_len) == 0) {
 8000f1c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000f20:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000f24:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f004 fb3c 	bl	80055a6 <strncmp>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d10c      	bne.n	8000f4e <fs_autocomplete+0x212>
            if (best_match == NULL) best_match = dir->name;
 8000f34:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d103      	bne.n	8000f44 <fs_autocomplete+0x208>
 8000f3c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000f40:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
            match_count++;
 8000f44:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000f48:	3301      	adds	r3, #1
 8000f4a:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
    for (Directory* dir = search_dir->subdirs; dir != NULL; dir = dir->next) {
 8000f4e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000f52:	69db      	ldr	r3, [r3, #28]
 8000f54:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8000f58:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d1dd      	bne.n	8000f1c <fs_autocomplete+0x1e0>
        }
    }

    // Search files
    for (File* file = search_dir->files; file != NULL; file = file->next) {
 8000f60:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000f64:	699b      	ldr	r3, [r3, #24]
 8000f66:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8000f6a:	e01d      	b.n	8000fa8 <fs_autocomplete+0x26c>
        if (strncmp(file->name, partial_item, partial_item_len) == 0) {
 8000f6c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000f70:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000f74:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f004 fb14 	bl	80055a6 <strncmp>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d10c      	bne.n	8000f9e <fs_autocomplete+0x262>
            if (best_match == NULL) best_match = file->name;
 8000f84:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d103      	bne.n	8000f94 <fs_autocomplete+0x258>
 8000f8c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000f90:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
            match_count++;
 8000f94:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000f98:	3301      	adds	r3, #1
 8000f9a:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
    for (File* file = search_dir->files; file != NULL; file = file->next) {
 8000f9e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8000fa8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d1dd      	bne.n	8000f6c <fs_autocomplete+0x230>
        }
    }

    if (match_count == 1) {
 8000fb0:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000fb4:	2b01      	cmp	r3, #1
 8000fb6:	d11d      	bne.n	8000ff4 <fs_autocomplete+0x2b8>
        strncpy(out_buffer, best_match + partial_item_len, MAX_FILENAME_SIZE - 1);
 8000fb8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000fbc:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8000fc0:	18d1      	adds	r1, r2, r3
 8000fc2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000fc6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8000fca:	220f      	movs	r2, #15
 8000fcc:	6818      	ldr	r0, [r3, #0]
 8000fce:	f004 fafc 	bl	80055ca <strncpy>
        out_buffer[MAX_FILENAME_SIZE - 1] = '\0';
 8000fd2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000fd6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	330f      	adds	r3, #15
 8000fde:	2200      	movs	r2, #0
 8000fe0:	701a      	strb	r2, [r3, #0]
        return strlen(out_buffer);
 8000fe2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000fe6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8000fea:	6818      	ldr	r0, [r3, #0]
 8000fec:	f7ff f8fa 	bl	80001e4 <strlen>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	e000      	b.n	8000ff6 <fs_autocomplete+0x2ba>
    }

    return 0;
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	2000026c 	.word	0x2000026c
 8001004:	20000000 	.word	0x20000000
 8001008:	200000b8 	.word	0x200000b8
 800100c:	200000d8 	.word	0x200000d8

08001010 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001010:	b5b0      	push	{r4, r5, r7, lr}
 8001012:	f5ad 6d23 	sub.w	sp, sp, #2608	@ 0xa30
 8001016:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
    char* command = NULL;
 8001018:	2300      	movs	r3, #0
 800101a:	f8c7 3a18 	str.w	r3, [r7, #2584]	@ 0xa18
    char* args = NULL;
 800101e:	2300      	movs	r3, #0
 8001020:	f8c7 3a14 	str.w	r3, [r7, #2580]	@ 0xa14
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001024:	f000 ff59 	bl	8001eda <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001028:	f000 fafa 	bl	8001620 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800102c:	f000 fb7a 	bl	8001724 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001030:	f000 fb48 	bl	80016c4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
    filesystem_init();
 8001034:	f7ff fb84 	bl	8000740 <filesystem_init>
	const char initMsg[] = "MicroSTM-OS initialized\r\n";
 8001038:	f607 2328 	addw	r3, r7, #2600	@ 0xa28
 800103c:	f5a3 6303 	sub.w	r3, r3, #2096	@ 0x830
 8001040:	4ab8      	ldr	r2, [pc, #736]	@ (8001324 <main+0x314>)
 8001042:	461c      	mov	r4, r3
 8001044:	4615      	mov	r5, r2
 8001046:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001048:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800104a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800104e:	c403      	stmia	r4!, {r0, r1}
 8001050:	8022      	strh	r2, [r4, #0]
	HAL_UART_Transmit(&huart2, (uint8_t *)initMsg, (uint16_t)strlen(initMsg), 1000);
 8001052:	f507 71fc 	add.w	r1, r7, #504	@ 0x1f8
 8001056:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800105a:	2219      	movs	r2, #25
 800105c:	48b2      	ldr	r0, [pc, #712]	@ (8001328 <main+0x318>)
 800105e:	f002 ffd4 	bl	800400a <HAL_UART_Transmit>
    
    print_prompt(); // Initial prompt
 8001062:	f000 fab7 	bl	80015d4 <print_prompt>

  	  USART2->CR1 |= USART_CR1_RXNEIE;
 8001066:	4bb1      	ldr	r3, [pc, #708]	@ (800132c <main+0x31c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4ab0      	ldr	r2, [pc, #704]	@ (800132c <main+0x31c>)
 800106c:	f043 0320 	orr.w	r3, r3, #32
 8001070:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
    {
  	  if (dataRxd == true){
 8001072:	4baf      	ldr	r3, [pc, #700]	@ (8001330 <main+0x320>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b00      	cmp	r3, #0
 8001078:	f000 8230 	beq.w	80014dc <main+0x4cc>
  		  dataRxd = false;
 800107c:	4bac      	ldr	r3, [pc, #688]	@ (8001330 <main+0x320>)
 800107e:	2200      	movs	r2, #0
 8001080:	701a      	strb	r2, [r3, #0]
  
            parse_command(inBuffer, &command, &args);
 8001082:	f607 2214 	addw	r2, r7, #2580	@ 0xa14
 8001086:	f607 2318 	addw	r3, r7, #2584	@ 0xa18
 800108a:	4619      	mov	r1, r3
 800108c:	48a9      	ldr	r0, [pc, #676]	@ (8001334 <main+0x324>)
 800108e:	f7ff fe39 	bl	8000d04 <parse_command>
  
            if (command != NULL && strlen(command) > 0) {
 8001092:	f8d7 3a18 	ldr.w	r3, [r7, #2584]	@ 0xa18
 8001096:	2b00      	cmp	r3, #0
 8001098:	f000 8218 	beq.w	80014cc <main+0x4bc>
 800109c:	f8d7 3a18 	ldr.w	r3, [r7, #2584]	@ 0xa18
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	f000 8212 	beq.w	80014cc <main+0x4bc>
                // Debug print
                snprintf(outBuffer, sizeof(outBuffer), "Command: '%s', Args: '%s'\r\n", command, args ? args : "");
 80010a8:	f8d7 2a18 	ldr.w	r2, [r7, #2584]	@ 0xa18
 80010ac:	f8d7 3a14 	ldr.w	r3, [r7, #2580]	@ 0xa14
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d002      	beq.n	80010ba <main+0xaa>
 80010b4:	f8d7 3a14 	ldr.w	r3, [r7, #2580]	@ 0xa14
 80010b8:	e000      	b.n	80010bc <main+0xac>
 80010ba:	4b9f      	ldr	r3, [pc, #636]	@ (8001338 <main+0x328>)
 80010bc:	f507 7005 	add.w	r0, r7, #532	@ 0x214
 80010c0:	9300      	str	r3, [sp, #0]
 80010c2:	4613      	mov	r3, r2
 80010c4:	4a9d      	ldr	r2, [pc, #628]	@ (800133c <main+0x32c>)
 80010c6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80010ca:	f004 f9eb 	bl	80054a4 <sniprintf>
                HAL_UART_Transmit(&huart2, (uint8_t*)outBuffer, strlen(outBuffer), 1000);
 80010ce:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff f886 	bl	80001e4 <strlen>
 80010d8:	4603      	mov	r3, r0
 80010da:	b29a      	uxth	r2, r3
 80010dc:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 80010e0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010e4:	4890      	ldr	r0, [pc, #576]	@ (8001328 <main+0x318>)
 80010e6:	f002 ff90 	bl	800400a <HAL_UART_Transmit>
  
                if (strcmp(command, "BLUE") == 0) {
 80010ea:	f8d7 3a18 	ldr.w	r3, [r7, #2584]	@ 0xa18
 80010ee:	4994      	ldr	r1, [pc, #592]	@ (8001340 <main+0x330>)
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff f86d 	bl	80001d0 <strcmp>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d129      	bne.n	8001150 <main+0x140>
                    if (args != NULL && strcmp(args, "ON") == 0) {
 80010fc:	f8d7 3a14 	ldr.w	r3, [r7, #2580]	@ 0xa14
 8001100:	2b00      	cmp	r3, #0
 8001102:	d00f      	beq.n	8001124 <main+0x114>
 8001104:	f8d7 3a14 	ldr.w	r3, [r7, #2580]	@ 0xa14
 8001108:	498e      	ldr	r1, [pc, #568]	@ (8001344 <main+0x334>)
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff f860 	bl	80001d0 <strcmp>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d106      	bne.n	8001124 <main+0x114>
                        GPIOC->ODR |= (1 << 6);
 8001116:	4b8c      	ldr	r3, [pc, #560]	@ (8001348 <main+0x338>)
 8001118:	695b      	ldr	r3, [r3, #20]
 800111a:	4a8b      	ldr	r2, [pc, #556]	@ (8001348 <main+0x338>)
 800111c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001120:	6153      	str	r3, [r2, #20]
 8001122:	e1d3      	b.n	80014cc <main+0x4bc>
                    } else if (args != NULL && strcmp(args, "OFF") == 0) {
 8001124:	f8d7 3a14 	ldr.w	r3, [r7, #2580]	@ 0xa14
 8001128:	2b00      	cmp	r3, #0
 800112a:	f000 81cf 	beq.w	80014cc <main+0x4bc>
 800112e:	f8d7 3a14 	ldr.w	r3, [r7, #2580]	@ 0xa14
 8001132:	4986      	ldr	r1, [pc, #536]	@ (800134c <main+0x33c>)
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff f84b 	bl	80001d0 <strcmp>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	f040 81c5 	bne.w	80014cc <main+0x4bc>
                        GPIOC->ODR &= ~(1 << 6);
 8001142:	4b81      	ldr	r3, [pc, #516]	@ (8001348 <main+0x338>)
 8001144:	695b      	ldr	r3, [r3, #20]
 8001146:	4a80      	ldr	r2, [pc, #512]	@ (8001348 <main+0x338>)
 8001148:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800114c:	6153      	str	r3, [r2, #20]
 800114e:	e1bd      	b.n	80014cc <main+0x4bc>
                    }
                } else if (strcmp(command, "help") == 0) {
 8001150:	f8d7 3a18 	ldr.w	r3, [r7, #2584]	@ 0xa18
 8001154:	497e      	ldr	r1, [pc, #504]	@ (8001350 <main+0x340>)
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff f83a 	bl	80001d0 <strcmp>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d114      	bne.n	800118c <main+0x17c>
                    const char helpMsg[] =
 8001162:	f607 2328 	addw	r3, r7, #2600	@ 0xa28
 8001166:	f6a3 2324 	subw	r3, r3, #2596	@ 0xa24
 800116a:	4a7a      	ldr	r2, [pc, #488]	@ (8001354 <main+0x344>)
 800116c:	4618      	mov	r0, r3
 800116e:	4611      	mov	r1, r2
 8001170:	f240 1377 	movw	r3, #375	@ 0x177
 8001174:	461a      	mov	r2, r3
 8001176:	f004 fb30 	bl	80057da <memcpy>
                        "  rm, cp, mv          - Manage files\r\n"
                        "  touch, find         - Create/search files\r\n"
                        "  cat, head, tail     - View file contents\r\n"
                        "  BLUE ON / BLUE OFF  - Control onboard LED\r\n"
						"  exit                - Close the connection\r\n";
                    HAL_UART_Transmit(&huart2, (uint8_t*)helpMsg, (uint16_t)strlen(helpMsg), 1000);
 800117a:	1d39      	adds	r1, r7, #4
 800117c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001180:	f44f 72bb 	mov.w	r2, #374	@ 0x176
 8001184:	4868      	ldr	r0, [pc, #416]	@ (8001328 <main+0x318>)
 8001186:	f002 ff40 	bl	800400a <HAL_UART_Transmit>
 800118a:	e19f      	b.n	80014cc <main+0x4bc>
                } else if (strcmp(command, "pwd") == 0) {
 800118c:	f8d7 3a18 	ldr.w	r3, [r7, #2584]	@ 0xa18
 8001190:	4971      	ldr	r1, [pc, #452]	@ (8001358 <main+0x348>)
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff f81c 	bl	80001d0 <strcmp>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d115      	bne.n	80011ca <main+0x1ba>
                    fs_pwd(outBuffer, sizeof(outBuffer));
 800119e:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 80011a2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff fb56 	bl	8000858 <fs_pwd>
                    HAL_UART_Transmit(&huart2, (uint8_t*)outBuffer, (uint16_t)strlen(outBuffer), 1000);
 80011ac:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff f817 	bl	80001e4 <strlen>
 80011b6:	4603      	mov	r3, r0
 80011b8:	b29a      	uxth	r2, r3
 80011ba:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 80011be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011c2:	4859      	ldr	r0, [pc, #356]	@ (8001328 <main+0x318>)
 80011c4:	f002 ff21 	bl	800400a <HAL_UART_Transmit>
 80011c8:	e180      	b.n	80014cc <main+0x4bc>
                } else if (strcmp(command, "ls") == 0) {
 80011ca:	f8d7 3a18 	ldr.w	r3, [r7, #2584]	@ 0xa18
 80011ce:	4963      	ldr	r1, [pc, #396]	@ (800135c <main+0x34c>)
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7fe fffd 	bl	80001d0 <strcmp>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d115      	bne.n	8001208 <main+0x1f8>
                    fs_ls(outBuffer, sizeof(outBuffer));
 80011dc:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 80011e0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff fba5 	bl	8000934 <fs_ls>
                    HAL_UART_Transmit(&huart2, (uint8_t*)outBuffer, (uint16_t)strlen(outBuffer), 1000);
 80011ea:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7fe fff8 	bl	80001e4 <strlen>
 80011f4:	4603      	mov	r3, r0
 80011f6:	b29a      	uxth	r2, r3
 80011f8:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 80011fc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001200:	4849      	ldr	r0, [pc, #292]	@ (8001328 <main+0x318>)
 8001202:	f002 ff02 	bl	800400a <HAL_UART_Transmit>
 8001206:	e161      	b.n	80014cc <main+0x4bc>
                } else if (strcmp(command, "mkdir") == 0) {
 8001208:	f8d7 3a18 	ldr.w	r3, [r7, #2584]	@ 0xa18
 800120c:	4954      	ldr	r1, [pc, #336]	@ (8001360 <main+0x350>)
 800120e:	4618      	mov	r0, r3
 8001210:	f7fe ffde 	bl	80001d0 <strcmp>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d11e      	bne.n	8001258 <main+0x248>
                    if (fs_mkdir(args) != 0) {
 800121a:	f8d7 3a14 	ldr.w	r3, [r7, #2580]	@ 0xa14
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff fbd8 	bl	80009d4 <fs_mkdir>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	f000 8150 	beq.w	80014cc <main+0x4bc>
                        const char errMsg[] = "mkdir failed\r\n";
 800122c:	f607 2328 	addw	r3, r7, #2600	@ 0xa28
 8001230:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8001234:	4a4b      	ldr	r2, [pc, #300]	@ (8001364 <main+0x354>)
 8001236:	461c      	mov	r4, r3
 8001238:	4613      	mov	r3, r2
 800123a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800123c:	c407      	stmia	r4!, {r0, r1, r2}
 800123e:	8023      	strh	r3, [r4, #0]
 8001240:	3402      	adds	r4, #2
 8001242:	0c1b      	lsrs	r3, r3, #16
 8001244:	7023      	strb	r3, [r4, #0]
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 8001246:	f507 71f4 	add.w	r1, r7, #488	@ 0x1e8
 800124a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800124e:	220e      	movs	r2, #14
 8001250:	4835      	ldr	r0, [pc, #212]	@ (8001328 <main+0x318>)
 8001252:	f002 feda 	bl	800400a <HAL_UART_Transmit>
 8001256:	e139      	b.n	80014cc <main+0x4bc>
                    }
                } else if (strcmp(command, "cd") == 0) {
 8001258:	f8d7 3a18 	ldr.w	r3, [r7, #2584]	@ 0xa18
 800125c:	4942      	ldr	r1, [pc, #264]	@ (8001368 <main+0x358>)
 800125e:	4618      	mov	r0, r3
 8001260:	f7fe ffb6 	bl	80001d0 <strcmp>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d119      	bne.n	800129e <main+0x28e>
                    if (fs_cd(args) != 0) {
 800126a:	f8d7 3a14 	ldr.w	r3, [r7, #2580]	@ 0xa14
 800126e:	4618      	mov	r0, r3
 8001270:	f7ff fc06 	bl	8000a80 <fs_cd>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	f000 8128 	beq.w	80014cc <main+0x4bc>
                        const char errMsg[] = "cd failed\r\n";
 800127c:	f607 2328 	addw	r3, r7, #2600	@ 0xa28
 8001280:	f6a3 034c 	subw	r3, r3, #2124	@ 0x84c
 8001284:	4a39      	ldr	r2, [pc, #228]	@ (800136c <main+0x35c>)
 8001286:	ca07      	ldmia	r2, {r0, r1, r2}
 8001288:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 800128c:	f507 71ee 	add.w	r1, r7, #476	@ 0x1dc
 8001290:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001294:	220b      	movs	r2, #11
 8001296:	4824      	ldr	r0, [pc, #144]	@ (8001328 <main+0x318>)
 8001298:	f002 feb7 	bl	800400a <HAL_UART_Transmit>
 800129c:	e116      	b.n	80014cc <main+0x4bc>
                    }
                } else if (strcmp(command, "rmdir") == 0) {
 800129e:	f8d7 3a18 	ldr.w	r3, [r7, #2584]	@ 0xa18
 80012a2:	4933      	ldr	r1, [pc, #204]	@ (8001370 <main+0x360>)
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7fe ff93 	bl	80001d0 <strcmp>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d11e      	bne.n	80012ee <main+0x2de>
                    if (fs_rmdir(args) != 0) {
 80012b0:	f8d7 3a14 	ldr.w	r3, [r7, #2580]	@ 0xa14
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fc05 	bl	8000ac4 <fs_rmdir>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	f000 8105 	beq.w	80014cc <main+0x4bc>
                        const char errMsg[] = "rmdir failed\r\n";
 80012c2:	f607 2328 	addw	r3, r7, #2600	@ 0xa28
 80012c6:	f6a3 035c 	subw	r3, r3, #2140	@ 0x85c
 80012ca:	4a2a      	ldr	r2, [pc, #168]	@ (8001374 <main+0x364>)
 80012cc:	461c      	mov	r4, r3
 80012ce:	4613      	mov	r3, r2
 80012d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012d2:	c407      	stmia	r4!, {r0, r1, r2}
 80012d4:	8023      	strh	r3, [r4, #0]
 80012d6:	3402      	adds	r4, #2
 80012d8:	0c1b      	lsrs	r3, r3, #16
 80012da:	7023      	strb	r3, [r4, #0]
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 80012dc:	f507 71e6 	add.w	r1, r7, #460	@ 0x1cc
 80012e0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012e4:	220e      	movs	r2, #14
 80012e6:	4810      	ldr	r0, [pc, #64]	@ (8001328 <main+0x318>)
 80012e8:	f002 fe8f 	bl	800400a <HAL_UART_Transmit>
 80012ec:	e0ee      	b.n	80014cc <main+0x4bc>
                    }
                } else if (strcmp(command, "clear") == 0) {
 80012ee:	f8d7 3a18 	ldr.w	r3, [r7, #2584]	@ 0xa18
 80012f2:	4921      	ldr	r1, [pc, #132]	@ (8001378 <main+0x368>)
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7fe ff6b 	bl	80001d0 <strcmp>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d13f      	bne.n	8001380 <main+0x370>
                    const char clearScreen[] = "\033[2J\033[H";
 8001300:	f607 2328 	addw	r3, r7, #2600	@ 0xa28
 8001304:	f6a3 0364 	subw	r3, r3, #2148	@ 0x864
 8001308:	4a1c      	ldr	r2, [pc, #112]	@ (800137c <main+0x36c>)
 800130a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800130e:	e883 0003 	stmia.w	r3, {r0, r1}
                    HAL_UART_Transmit(&huart2, (uint8_t*)clearScreen, strlen(clearScreen), 1000);
 8001312:	f507 71e2 	add.w	r1, r7, #452	@ 0x1c4
 8001316:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800131a:	2207      	movs	r2, #7
 800131c:	4802      	ldr	r0, [pc, #8]	@ (8001328 <main+0x318>)
 800131e:	f002 fe74 	bl	800400a <HAL_UART_Transmit>
 8001322:	e0d3      	b.n	80014cc <main+0x4bc>
 8001324:	0800673c 	.word	0x0800673c
 8001328:	200000dc 	.word	0x200000dc
 800132c:	40004400 	.word	0x40004400
 8001330:	20000a6c 	.word	0x20000a6c
 8001334:	2000026c 	.word	0x2000026c
 8001338:	080066b0 	.word	0x080066b0
 800133c:	080066b4 	.word	0x080066b4
 8001340:	080066d0 	.word	0x080066d0
 8001344:	080066d8 	.word	0x080066d8
 8001348:	48000800 	.word	0x48000800
 800134c:	080066dc 	.word	0x080066dc
 8001350:	080066e0 	.word	0x080066e0
 8001354:	08006758 	.word	0x08006758
 8001358:	080066e8 	.word	0x080066e8
 800135c:	080066ec 	.word	0x080066ec
 8001360:	080066f0 	.word	0x080066f0
 8001364:	080068d0 	.word	0x080068d0
 8001368:	080066f8 	.word	0x080066f8
 800136c:	080068e0 	.word	0x080068e0
 8001370:	080066fc 	.word	0x080066fc
 8001374:	080068ec 	.word	0x080068ec
 8001378:	08006704 	.word	0x08006704
 800137c:	080068fc 	.word	0x080068fc
                } else if (strcmp(command, "touch") == 0) {
 8001380:	f8d7 3a18 	ldr.w	r3, [r7, #2584]	@ 0xa18
 8001384:	4986      	ldr	r1, [pc, #536]	@ (80015a0 <main+0x590>)
 8001386:	4618      	mov	r0, r3
 8001388:	f7fe ff22 	bl	80001d0 <strcmp>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d11e      	bne.n	80013d0 <main+0x3c0>
                    if (fs_touch(args) != 0) {
 8001392:	f8d7 3a14 	ldr.w	r3, [r7, #2580]	@ 0xa14
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff fbe6 	bl	8000b68 <fs_touch>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	f000 8094 	beq.w	80014cc <main+0x4bc>
                        const char errMsg[] = "touch failed\r\n";
 80013a4:	f607 2328 	addw	r3, r7, #2600	@ 0xa28
 80013a8:	f6a3 0374 	subw	r3, r3, #2164	@ 0x874
 80013ac:	4a7d      	ldr	r2, [pc, #500]	@ (80015a4 <main+0x594>)
 80013ae:	461c      	mov	r4, r3
 80013b0:	4613      	mov	r3, r2
 80013b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013b4:	c407      	stmia	r4!, {r0, r1, r2}
 80013b6:	8023      	strh	r3, [r4, #0]
 80013b8:	3402      	adds	r4, #2
 80013ba:	0c1b      	lsrs	r3, r3, #16
 80013bc:	7023      	strb	r3, [r4, #0]
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 80013be:	f507 71da 	add.w	r1, r7, #436	@ 0x1b4
 80013c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013c6:	220e      	movs	r2, #14
 80013c8:	4877      	ldr	r0, [pc, #476]	@ (80015a8 <main+0x598>)
 80013ca:	f002 fe1e 	bl	800400a <HAL_UART_Transmit>
 80013ce:	e07d      	b.n	80014cc <main+0x4bc>
                    }
                } else if (strcmp(command, "cat") == 0) {
 80013d0:	f8d7 3a18 	ldr.w	r3, [r7, #2584]	@ 0xa18
 80013d4:	4975      	ldr	r1, [pc, #468]	@ (80015ac <main+0x59c>)
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7fe fefa 	bl	80001d0 <strcmp>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d11a      	bne.n	8001418 <main+0x408>
                    if (fs_cat(args) != 0) {
 80013e2:	f8d7 3a14 	ldr.w	r3, [r7, #2580]	@ 0xa14
 80013e6:	4618      	mov	r0, r3
 80013e8:	f7ff fc10 	bl	8000c0c <fs_cat>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d06c      	beq.n	80014cc <main+0x4bc>
                        const char errMsg[] = "cat failed\r\n";
 80013f2:	f607 2328 	addw	r3, r7, #2600	@ 0xa28
 80013f6:	f6a3 0384 	subw	r3, r3, #2180	@ 0x884
 80013fa:	4a6d      	ldr	r2, [pc, #436]	@ (80015b0 <main+0x5a0>)
 80013fc:	461c      	mov	r4, r3
 80013fe:	4613      	mov	r3, r2
 8001400:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001402:	c407      	stmia	r4!, {r0, r1, r2}
 8001404:	7023      	strb	r3, [r4, #0]
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 8001406:	f507 71d2 	add.w	r1, r7, #420	@ 0x1a4
 800140a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800140e:	220c      	movs	r2, #12
 8001410:	4865      	ldr	r0, [pc, #404]	@ (80015a8 <main+0x598>)
 8001412:	f002 fdfa 	bl	800400a <HAL_UART_Transmit>
 8001416:	e059      	b.n	80014cc <main+0x4bc>
                    }
                } else if (strcmp(command, "rm") == 0) {
 8001418:	f8d7 3a18 	ldr.w	r3, [r7, #2584]	@ 0xa18
 800141c:	4965      	ldr	r1, [pc, #404]	@ (80015b4 <main+0x5a4>)
 800141e:	4618      	mov	r0, r3
 8001420:	f7fe fed6 	bl	80001d0 <strcmp>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d118      	bne.n	800145c <main+0x44c>
                    if (fs_rm(args) != 0) {
 800142a:	f8d7 3a14 	ldr.w	r3, [r7, #2580]	@ 0xa14
 800142e:	4618      	mov	r0, r3
 8001430:	f7ff fc18 	bl	8000c64 <fs_rm>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d048      	beq.n	80014cc <main+0x4bc>
                        const char errMsg[] = "rm failed\r\n";
 800143a:	f607 2328 	addw	r3, r7, #2600	@ 0xa28
 800143e:	f5a3 6309 	sub.w	r3, r3, #2192	@ 0x890
 8001442:	4a5d      	ldr	r2, [pc, #372]	@ (80015b8 <main+0x5a8>)
 8001444:	ca07      	ldmia	r2, {r0, r1, r2}
 8001446:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                        HAL_UART_Transmit(&huart2, (uint8_t*)errMsg, (uint16_t)strlen(errMsg), 1000);
 800144a:	f507 71cc 	add.w	r1, r7, #408	@ 0x198
 800144e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001452:	220b      	movs	r2, #11
 8001454:	4854      	ldr	r0, [pc, #336]	@ (80015a8 <main+0x598>)
 8001456:	f002 fdd8 	bl	800400a <HAL_UART_Transmit>
 800145a:	e037      	b.n	80014cc <main+0x4bc>
                    }
                } else if (strcmp(command, "exit") == 0) {
 800145c:	f8d7 3a18 	ldr.w	r3, [r7, #2584]	@ 0xa18
 8001460:	4956      	ldr	r1, [pc, #344]	@ (80015bc <main+0x5ac>)
 8001462:	4618      	mov	r0, r3
 8001464:	f7fe feb4 	bl	80001d0 <strcmp>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d117      	bne.n	800149e <main+0x48e>
                    const char exitMsg[] = "Goodbye!\r\n";
 800146e:	f607 2328 	addw	r3, r7, #2600	@ 0xa28
 8001472:	f6a3 039c 	subw	r3, r3, #2204	@ 0x89c
 8001476:	4a52      	ldr	r2, [pc, #328]	@ (80015c0 <main+0x5b0>)
 8001478:	ca07      	ldmia	r2, {r0, r1, r2}
 800147a:	c303      	stmia	r3!, {r0, r1}
 800147c:	801a      	strh	r2, [r3, #0]
 800147e:	3302      	adds	r3, #2
 8001480:	0c12      	lsrs	r2, r2, #16
 8001482:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Transmit(&huart2, (uint8_t*)exitMsg, (uint16_t)strlen(exitMsg), 1000);
 8001484:	f507 71c6 	add.w	r1, r7, #396	@ 0x18c
 8001488:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800148c:	220a      	movs	r2, #10
 800148e:	4846      	ldr	r0, [pc, #280]	@ (80015a8 <main+0x598>)
 8001490:	f002 fdbb 	bl	800400a <HAL_UART_Transmit>
                    HAL_UART_DeInit(&huart2);
 8001494:	4844      	ldr	r0, [pc, #272]	@ (80015a8 <main+0x598>)
 8001496:	f002 fd7b 	bl	8003f90 <HAL_UART_DeInit>
                    while(1);
 800149a:	bf00      	nop
 800149c:	e7fd      	b.n	800149a <main+0x48a>
                } else {
                    snprintf(outBuffer, sizeof(outBuffer), "Unknown command: %s\r\n", command);
 800149e:	f8d7 3a18 	ldr.w	r3, [r7, #2584]	@ 0xa18
 80014a2:	f507 7005 	add.w	r0, r7, #532	@ 0x214
 80014a6:	4a47      	ldr	r2, [pc, #284]	@ (80015c4 <main+0x5b4>)
 80014a8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80014ac:	f003 fffa 	bl	80054a4 <sniprintf>
                    HAL_UART_Transmit(&huart2, (uint8_t*)outBuffer, strlen(outBuffer), 1000);
 80014b0:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7fe fe95 	bl	80001e4 <strlen>
 80014ba:	4603      	mov	r3, r0
 80014bc:	b29a      	uxth	r2, r3
 80014be:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 80014c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014c6:	4838      	ldr	r0, [pc, #224]	@ (80015a8 <main+0x598>)
 80014c8:	f002 fd9f 	bl	800400a <HAL_UART_Transmit>
  			  }
            }
            
            // Clear the input buffer for the next command
            memset(inBuffer, 0, sizeof(inBuffer));
 80014cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80014d0:	2100      	movs	r1, #0
 80014d2:	483d      	ldr	r0, [pc, #244]	@ (80015c8 <main+0x5b8>)
 80014d4:	f004 f85f 	bl	8005596 <memset>
  
            print_prompt();
 80014d8:	f000 f87c 	bl	80015d4 <print_prompt>
  	  }
  
      if (tabCompletion == true) {
 80014dc:	4b3b      	ldr	r3, [pc, #236]	@ (80015cc <main+0x5bc>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	f43f adc6 	beq.w	8001072 <main+0x62>
          tabCompletion = false;
 80014e6:	4b39      	ldr	r3, [pc, #228]	@ (80015cc <main+0x5bc>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	701a      	strb	r2, [r3, #0]
          char completion_buffer[MAX_FILENAME_SIZE];
          
          // Find the start of the current word to autocomplete
          int current_word_start = inPointer;
 80014ec:	4b38      	ldr	r3, [pc, #224]	@ (80015d0 <main+0x5c0>)
 80014ee:	881b      	ldrh	r3, [r3, #0]
 80014f0:	f8c7 3a24 	str.w	r3, [r7, #2596]	@ 0xa24
          while (current_word_start > 0 && inBuffer[current_word_start - 1] != ' ') {
 80014f4:	e004      	b.n	8001500 <main+0x4f0>
              current_word_start--;
 80014f6:	f8d7 3a24 	ldr.w	r3, [r7, #2596]	@ 0xa24
 80014fa:	3b01      	subs	r3, #1
 80014fc:	f8c7 3a24 	str.w	r3, [r7, #2596]	@ 0xa24
          while (current_word_start > 0 && inBuffer[current_word_start - 1] != ' ') {
 8001500:	f8d7 3a24 	ldr.w	r3, [r7, #2596]	@ 0xa24
 8001504:	2b00      	cmp	r3, #0
 8001506:	dd06      	ble.n	8001516 <main+0x506>
 8001508:	f8d7 3a24 	ldr.w	r3, [r7, #2596]	@ 0xa24
 800150c:	3b01      	subs	r3, #1
 800150e:	4a2e      	ldr	r2, [pc, #184]	@ (80015c8 <main+0x5b8>)
 8001510:	5cd3      	ldrb	r3, [r2, r3]
 8001512:	2b20      	cmp	r3, #32
 8001514:	d1ef      	bne.n	80014f6 <main+0x4e6>
          }
          
          int partial_len = inPointer - current_word_start;
 8001516:	4b2e      	ldr	r3, [pc, #184]	@ (80015d0 <main+0x5c0>)
 8001518:	881b      	ldrh	r3, [r3, #0]
 800151a:	461a      	mov	r2, r3
 800151c:	f8d7 3a24 	ldr.w	r3, [r7, #2596]	@ 0xa24
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	f8c7 3a20 	str.w	r3, [r7, #2592]	@ 0xa20
          
          if (partial_len > 0) {
 8001526:	f8d7 3a20 	ldr.w	r3, [r7, #2592]	@ 0xa20
 800152a:	2b00      	cmp	r3, #0
 800152c:	f77f ada1 	ble.w	8001072 <main+0x62>
              int completed_len = fs_autocomplete(inBuffer + current_word_start, partial_len, completion_buffer);
 8001530:	f8d7 3a24 	ldr.w	r3, [r7, #2596]	@ 0xa24
 8001534:	4a24      	ldr	r2, [pc, #144]	@ (80015c8 <main+0x5b8>)
 8001536:	4413      	add	r3, r2
 8001538:	f507 72be 	add.w	r2, r7, #380	@ 0x17c
 800153c:	f8d7 1a20 	ldr.w	r1, [r7, #2592]	@ 0xa20
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff fbfb 	bl	8000d3c <fs_autocomplete>
 8001546:	f8c7 0a1c 	str.w	r0, [r7, #2588]	@ 0xa1c
              if (completed_len > 0) {
 800154a:	f8d7 3a1c 	ldr.w	r3, [r7, #2588]	@ 0xa1c
 800154e:	2b00      	cmp	r3, #0
 8001550:	f77f ad8f 	ble.w	8001072 <main+0x62>
                  HAL_UART_Transmit(&huart2, (uint8_t*)completion_buffer, completed_len, 1000);
 8001554:	f8d7 3a1c 	ldr.w	r3, [r7, #2588]	@ 0xa1c
 8001558:	b29a      	uxth	r2, r3
 800155a:	f507 71be 	add.w	r1, r7, #380	@ 0x17c
 800155e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001562:	4811      	ldr	r0, [pc, #68]	@ (80015a8 <main+0x598>)
 8001564:	f002 fd51 	bl	800400a <HAL_UART_Transmit>
                  strncpy(inBuffer + inPointer, completion_buffer, completed_len);
 8001568:	4b19      	ldr	r3, [pc, #100]	@ (80015d0 <main+0x5c0>)
 800156a:	881b      	ldrh	r3, [r3, #0]
 800156c:	461a      	mov	r2, r3
 800156e:	4b16      	ldr	r3, [pc, #88]	@ (80015c8 <main+0x5b8>)
 8001570:	4413      	add	r3, r2
 8001572:	f8d7 2a1c 	ldr.w	r2, [r7, #2588]	@ 0xa1c
 8001576:	f507 71be 	add.w	r1, r7, #380	@ 0x17c
 800157a:	4618      	mov	r0, r3
 800157c:	f004 f825 	bl	80055ca <strncpy>
                  inPointer += completed_len;
 8001580:	f8d7 3a1c 	ldr.w	r3, [r7, #2588]	@ 0xa1c
 8001584:	b29a      	uxth	r2, r3
 8001586:	4b12      	ldr	r3, [pc, #72]	@ (80015d0 <main+0x5c0>)
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	4413      	add	r3, r2
 800158c:	b29a      	uxth	r2, r3
 800158e:	4b10      	ldr	r3, [pc, #64]	@ (80015d0 <main+0x5c0>)
 8001590:	801a      	strh	r2, [r3, #0]
                  inBuffer[inPointer] = 0;
 8001592:	4b0f      	ldr	r3, [pc, #60]	@ (80015d0 <main+0x5c0>)
 8001594:	881b      	ldrh	r3, [r3, #0]
 8001596:	461a      	mov	r2, r3
 8001598:	4b0b      	ldr	r3, [pc, #44]	@ (80015c8 <main+0x5b8>)
 800159a:	2100      	movs	r1, #0
 800159c:	5499      	strb	r1, [r3, r2]
  	  if (dataRxd == true){
 800159e:	e568      	b.n	8001072 <main+0x62>
 80015a0:	0800670c 	.word	0x0800670c
 80015a4:	08006904 	.word	0x08006904
 80015a8:	200000dc 	.word	0x200000dc
 80015ac:	08006714 	.word	0x08006714
 80015b0:	08006914 	.word	0x08006914
 80015b4:	08006718 	.word	0x08006718
 80015b8:	08006924 	.word	0x08006924
 80015bc:	0800671c 	.word	0x0800671c
 80015c0:	08006930 	.word	0x08006930
 80015c4:	08006724 	.word	0x08006724
 80015c8:	2000026c 	.word	0x2000026c
 80015cc:	20000a6d 	.word	0x20000a6d
 80015d0:	20000268 	.word	0x20000268

080015d4 <print_prompt>:
  }
  /* USER CODE END 3 */
}

/* USER CODE BEGIN 4 */
void print_prompt(void) {
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
    fs_get_cwd_path(prompt_buffer, MAX_PATH_SIZE);
 80015d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015dc:	480d      	ldr	r0, [pc, #52]	@ (8001614 <print_prompt+0x40>)
 80015de:	f7ff f8cd 	bl	800077c <fs_get_cwd_path>
    strcat(prompt_buffer, "> ");
 80015e2:	480c      	ldr	r0, [pc, #48]	@ (8001614 <print_prompt+0x40>)
 80015e4:	f7fe fdfe 	bl	80001e4 <strlen>
 80015e8:	4603      	mov	r3, r0
 80015ea:	461a      	mov	r2, r3
 80015ec:	4b09      	ldr	r3, [pc, #36]	@ (8001614 <print_prompt+0x40>)
 80015ee:	4413      	add	r3, r2
 80015f0:	4a09      	ldr	r2, [pc, #36]	@ (8001618 <print_prompt+0x44>)
 80015f2:	8811      	ldrh	r1, [r2, #0]
 80015f4:	7892      	ldrb	r2, [r2, #2]
 80015f6:	8019      	strh	r1, [r3, #0]
 80015f8:	709a      	strb	r2, [r3, #2]
    HAL_UART_Transmit(&huart2, (uint8_t*)prompt_buffer, (uint16_t)strlen(prompt_buffer), 1000);
 80015fa:	4806      	ldr	r0, [pc, #24]	@ (8001614 <print_prompt+0x40>)
 80015fc:	f7fe fdf2 	bl	80001e4 <strlen>
 8001600:	4603      	mov	r3, r0
 8001602:	b29a      	uxth	r2, r3
 8001604:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001608:	4902      	ldr	r1, [pc, #8]	@ (8001614 <print_prompt+0x40>)
 800160a:	4804      	ldr	r0, [pc, #16]	@ (800161c <print_prompt+0x48>)
 800160c:	f002 fcfd 	bl	800400a <HAL_UART_Transmit>
}
 8001610:	bf00      	nop
 8001612:	bd80      	pop	{r7, pc}
 8001614:	20000164 	.word	0x20000164
 8001618:	0800693c 	.word	0x0800693c
 800161c:	200000dc 	.word	0x200000dc

08001620 <SystemClock_Config>:
/* USER CODE END 4 */
void SystemClock_Config(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b096      	sub	sp, #88	@ 0x58
 8001624:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001626:	f107 0314 	add.w	r3, r7, #20
 800162a:	2244      	movs	r2, #68	@ 0x44
 800162c:	2100      	movs	r1, #0
 800162e:	4618      	mov	r0, r3
 8001630:	f003 ffb1 	bl	8005596 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001634:	463b      	mov	r3, r7
 8001636:	2200      	movs	r2, #0
 8001638:	601a      	str	r2, [r3, #0]
 800163a:	605a      	str	r2, [r3, #4]
 800163c:	609a      	str	r2, [r3, #8]
 800163e:	60da      	str	r2, [r3, #12]
 8001640:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001642:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001646:	f001 f943 	bl	80028d0 <HAL_PWREx_ControlVoltageScaling>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001650:	f000 f8a8 	bl	80017a4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001654:	2302      	movs	r3, #2
 8001656:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001658:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800165c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800165e:	2310      	movs	r3, #16
 8001660:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001662:	2302      	movs	r3, #2
 8001664:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001666:	2302      	movs	r3, #2
 8001668:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800166a:	2301      	movs	r3, #1
 800166c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800166e:	230a      	movs	r3, #10
 8001670:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001672:	2307      	movs	r3, #7
 8001674:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001676:	2302      	movs	r3, #2
 8001678:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800167a:	2302      	movs	r3, #2
 800167c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800167e:	f107 0314 	add.w	r3, r7, #20
 8001682:	4618      	mov	r0, r3
 8001684:	f001 f97a 	bl	800297c <HAL_RCC_OscConfig>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800168e:	f000 f889 	bl	80017a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001692:	230f      	movs	r3, #15
 8001694:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001696:	2303      	movs	r3, #3
 8001698:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800169a:	2300      	movs	r3, #0
 800169c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800169e:	2300      	movs	r3, #0
 80016a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016a2:	2300      	movs	r3, #0
 80016a4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80016a6:	463b      	mov	r3, r7
 80016a8:	2104      	movs	r1, #4
 80016aa:	4618      	mov	r0, r3
 80016ac:	f001 fd42 	bl	8003134 <HAL_RCC_ClockConfig>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80016b6:	f000 f875 	bl	80017a4 <Error_Handler>
  }
}
 80016ba:	bf00      	nop
 80016bc:	3758      	adds	r7, #88	@ 0x58
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
	...

080016c4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016c8:	4b14      	ldr	r3, [pc, #80]	@ (800171c <MX_USART2_UART_Init+0x58>)
 80016ca:	4a15      	ldr	r2, [pc, #84]	@ (8001720 <MX_USART2_UART_Init+0x5c>)
 80016cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016ce:	4b13      	ldr	r3, [pc, #76]	@ (800171c <MX_USART2_UART_Init+0x58>)
 80016d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016d6:	4b11      	ldr	r3, [pc, #68]	@ (800171c <MX_USART2_UART_Init+0x58>)
 80016d8:	2200      	movs	r2, #0
 80016da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016dc:	4b0f      	ldr	r3, [pc, #60]	@ (800171c <MX_USART2_UART_Init+0x58>)
 80016de:	2200      	movs	r2, #0
 80016e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016e2:	4b0e      	ldr	r3, [pc, #56]	@ (800171c <MX_USART2_UART_Init+0x58>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016e8:	4b0c      	ldr	r3, [pc, #48]	@ (800171c <MX_USART2_UART_Init+0x58>)
 80016ea:	220c      	movs	r2, #12
 80016ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ee:	4b0b      	ldr	r3, [pc, #44]	@ (800171c <MX_USART2_UART_Init+0x58>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016f4:	4b09      	ldr	r3, [pc, #36]	@ (800171c <MX_USART2_UART_Init+0x58>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016fa:	4b08      	ldr	r3, [pc, #32]	@ (800171c <MX_USART2_UART_Init+0x58>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001700:	4b06      	ldr	r3, [pc, #24]	@ (800171c <MX_USART2_UART_Init+0x58>)
 8001702:	2200      	movs	r2, #0
 8001704:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001706:	4805      	ldr	r0, [pc, #20]	@ (800171c <MX_USART2_UART_Init+0x58>)
 8001708:	f002 fbf4 	bl	8003ef4 <HAL_UART_Init>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001712:	f000 f847 	bl	80017a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	200000dc 	.word	0x200000dc
 8001720:	40004400 	.word	0x40004400

08001724 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b088      	sub	sp, #32
 8001728:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172a:	f107 030c 	add.w	r3, r7, #12
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	605a      	str	r2, [r3, #4]
 8001734:	609a      	str	r2, [r3, #8]
 8001736:	60da      	str	r2, [r3, #12]
 8001738:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800173a:	4b18      	ldr	r3, [pc, #96]	@ (800179c <MX_GPIO_Init+0x78>)
 800173c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800173e:	4a17      	ldr	r2, [pc, #92]	@ (800179c <MX_GPIO_Init+0x78>)
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001746:	4b15      	ldr	r3, [pc, #84]	@ (800179c <MX_GPIO_Init+0x78>)
 8001748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	60bb      	str	r3, [r7, #8]
 8001750:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001752:	4b12      	ldr	r3, [pc, #72]	@ (800179c <MX_GPIO_Init+0x78>)
 8001754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001756:	4a11      	ldr	r2, [pc, #68]	@ (800179c <MX_GPIO_Init+0x78>)
 8001758:	f043 0304 	orr.w	r3, r3, #4
 800175c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800175e:	4b0f      	ldr	r3, [pc, #60]	@ (800179c <MX_GPIO_Init+0x78>)
 8001760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001762:	f003 0304 	and.w	r3, r3, #4
 8001766:	607b      	str	r3, [r7, #4]
 8001768:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800176a:	2200      	movs	r2, #0
 800176c:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 8001770:	480b      	ldr	r0, [pc, #44]	@ (80017a0 <MX_GPIO_Init+0x7c>)
 8001772:	f001 f887 	bl	8002884 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001776:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800177a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800177c:	2301      	movs	r3, #1
 800177e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001784:	2300      	movs	r3, #0
 8001786:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001788:	f107 030c 	add.w	r3, r7, #12
 800178c:	4619      	mov	r1, r3
 800178e:	4804      	ldr	r0, [pc, #16]	@ (80017a0 <MX_GPIO_Init+0x7c>)
 8001790:	f000 fdda 	bl	8002348 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001794:	bf00      	nop
 8001796:	3720      	adds	r7, #32
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40021000 	.word	0x40021000
 80017a0:	48000800 	.word	0x48000800

080017a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017a8:	b672      	cpsid	i
}
 80017aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017ac:	bf00      	nop
 80017ae:	e7fd      	b.n	80017ac <Error_Handler+0x8>

080017b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017b6:	4b0f      	ldr	r3, [pc, #60]	@ (80017f4 <HAL_MspInit+0x44>)
 80017b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017ba:	4a0e      	ldr	r2, [pc, #56]	@ (80017f4 <HAL_MspInit+0x44>)
 80017bc:	f043 0301 	orr.w	r3, r3, #1
 80017c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80017c2:	4b0c      	ldr	r3, [pc, #48]	@ (80017f4 <HAL_MspInit+0x44>)
 80017c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	607b      	str	r3, [r7, #4]
 80017cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ce:	4b09      	ldr	r3, [pc, #36]	@ (80017f4 <HAL_MspInit+0x44>)
 80017d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017d2:	4a08      	ldr	r2, [pc, #32]	@ (80017f4 <HAL_MspInit+0x44>)
 80017d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80017da:	4b06      	ldr	r3, [pc, #24]	@ (80017f4 <HAL_MspInit+0x44>)
 80017dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017e2:	603b      	str	r3, [r7, #0]
 80017e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017e6:	bf00      	nop
 80017e8:	370c      	adds	r7, #12
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	40021000 	.word	0x40021000

080017f8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b0ac      	sub	sp, #176	@ 0xb0
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001800:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	605a      	str	r2, [r3, #4]
 800180a:	609a      	str	r2, [r3, #8]
 800180c:	60da      	str	r2, [r3, #12]
 800180e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001810:	f107 0314 	add.w	r3, r7, #20
 8001814:	2288      	movs	r2, #136	@ 0x88
 8001816:	2100      	movs	r1, #0
 8001818:	4618      	mov	r0, r3
 800181a:	f003 febc 	bl	8005596 <memset>
  if(huart->Instance==USART2)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a25      	ldr	r2, [pc, #148]	@ (80018b8 <HAL_UART_MspInit+0xc0>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d143      	bne.n	80018b0 <HAL_UART_MspInit+0xb8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001828:	2302      	movs	r3, #2
 800182a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800182c:	2300      	movs	r3, #0
 800182e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001830:	f107 0314 	add.w	r3, r7, #20
 8001834:	4618      	mov	r0, r3
 8001836:	f001 fea1 	bl	800357c <HAL_RCCEx_PeriphCLKConfig>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001840:	f7ff ffb0 	bl	80017a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001844:	4b1d      	ldr	r3, [pc, #116]	@ (80018bc <HAL_UART_MspInit+0xc4>)
 8001846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001848:	4a1c      	ldr	r2, [pc, #112]	@ (80018bc <HAL_UART_MspInit+0xc4>)
 800184a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800184e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001850:	4b1a      	ldr	r3, [pc, #104]	@ (80018bc <HAL_UART_MspInit+0xc4>)
 8001852:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001854:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001858:	613b      	str	r3, [r7, #16]
 800185a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800185c:	4b17      	ldr	r3, [pc, #92]	@ (80018bc <HAL_UART_MspInit+0xc4>)
 800185e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001860:	4a16      	ldr	r2, [pc, #88]	@ (80018bc <HAL_UART_MspInit+0xc4>)
 8001862:	f043 0301 	orr.w	r3, r3, #1
 8001866:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001868:	4b14      	ldr	r3, [pc, #80]	@ (80018bc <HAL_UART_MspInit+0xc4>)
 800186a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800186c:	f003 0301 	and.w	r3, r3, #1
 8001870:	60fb      	str	r3, [r7, #12]
 8001872:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001874:	230c      	movs	r3, #12
 8001876:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187a:	2302      	movs	r3, #2
 800187c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001880:	2300      	movs	r3, #0
 8001882:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001886:	2303      	movs	r3, #3
 8001888:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800188c:	2307      	movs	r3, #7
 800188e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001892:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001896:	4619      	mov	r1, r3
 8001898:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800189c:	f000 fd54 	bl	8002348 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80018a0:	2200      	movs	r2, #0
 80018a2:	2100      	movs	r1, #0
 80018a4:	2026      	movs	r0, #38	@ 0x26
 80018a6:	f000 fc8c 	bl	80021c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80018aa:	2026      	movs	r0, #38	@ 0x26
 80018ac:	f000 fca5 	bl	80021fa <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80018b0:	bf00      	nop
 80018b2:	37b0      	adds	r7, #176	@ 0xb0
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	40004400 	.word	0x40004400
 80018bc:	40021000 	.word	0x40021000

080018c0 <HAL_UART_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a0a      	ldr	r2, [pc, #40]	@ (80018f8 <HAL_UART_MspDeInit+0x38>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d10d      	bne.n	80018ee <HAL_UART_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN USART2_MspDeInit 0 */

    /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 80018d2:	4b0a      	ldr	r3, [pc, #40]	@ (80018fc <HAL_UART_MspDeInit+0x3c>)
 80018d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018d6:	4a09      	ldr	r2, [pc, #36]	@ (80018fc <HAL_UART_MspDeInit+0x3c>)
 80018d8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80018dc:	6593      	str	r3, [r2, #88]	@ 0x58

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 80018de:	210c      	movs	r1, #12
 80018e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018e4:	f000 feda 	bl	800269c <HAL_GPIO_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80018e8:	2026      	movs	r0, #38	@ 0x26
 80018ea:	f000 fc94 	bl	8002216 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN USART2_MspDeInit 1 */

    /* USER CODE END USART2_MspDeInit 1 */
  }

}
 80018ee:	bf00      	nop
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40004400 	.word	0x40004400
 80018fc:	40021000 	.word	0x40021000

08001900 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001904:	bf00      	nop
 8001906:	e7fd      	b.n	8001904 <NMI_Handler+0x4>

08001908 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800190c:	bf00      	nop
 800190e:	e7fd      	b.n	800190c <HardFault_Handler+0x4>

08001910 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001914:	bf00      	nop
 8001916:	e7fd      	b.n	8001914 <MemManage_Handler+0x4>

08001918 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800191c:	bf00      	nop
 800191e:	e7fd      	b.n	800191c <BusFault_Handler+0x4>

08001920 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001924:	bf00      	nop
 8001926:	e7fd      	b.n	8001924 <UsageFault_Handler+0x4>

08001928 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800192c:	bf00      	nop
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr

08001936 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001936:	b480      	push	{r7}
 8001938:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800193a:	bf00      	nop
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr

08001944 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001948:	bf00      	nop
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr

08001952 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001952:	b580      	push	{r7, lr}
 8001954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001956:	f000 fb15 	bl	8001f84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
	...

08001960 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b08a      	sub	sp, #40	@ 0x28
 8001964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
    uint32_t isr = USART2->ISR;
 8001966:	4ba0      	ldr	r3, [pc, #640]	@ (8001be8 <USART2_IRQHandler+0x288>)
 8001968:	69db      	ldr	r3, [r3, #28]
 800196a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (isr & USART_ISR_RXNE) {
 800196c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800196e:	f003 0320 	and.w	r3, r3, #32
 8001972:	2b00      	cmp	r3, #0
 8001974:	f000 819c 	beq.w	8001cb0 <USART2_IRQHandler+0x350>
        char inByte = USART2->RDR;
 8001978:	4b9b      	ldr	r3, [pc, #620]	@ (8001be8 <USART2_IRQHandler+0x288>)
 800197a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800197c:	b29b      	uxth	r3, r3
 800197e:	b2db      	uxtb	r3, r3
 8001980:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

        if (esc_sequence_state == 2) { // ESC [ received, expect A or B
 8001984:	4b99      	ldr	r3, [pc, #612]	@ (8001bec <USART2_IRQHandler+0x28c>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2b02      	cmp	r3, #2
 800198a:	f040 80a2 	bne.w	8001ad2 <USART2_IRQHandler+0x172>
            esc_sequence_state = 0; // Reset state
 800198e:	4b97      	ldr	r3, [pc, #604]	@ (8001bec <USART2_IRQHandler+0x28c>)
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]
            if (inByte == 'A') { // Up arrow
 8001994:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001998:	2b41      	cmp	r3, #65	@ 0x41
 800199a:	d138      	bne.n	8001a0e <USART2_IRQHandler+0xae>
                if (historyCount > 0 && historyIndex > 0) {
 800199c:	4b94      	ldr	r3, [pc, #592]	@ (8001bf0 <USART2_IRQHandler+0x290>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	f340 8185 	ble.w	8001cb0 <USART2_IRQHandler+0x350>
 80019a6:	4b93      	ldr	r3, [pc, #588]	@ (8001bf4 <USART2_IRQHandler+0x294>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	f340 8180 	ble.w	8001cb0 <USART2_IRQHandler+0x350>
                    historyIndex--;
 80019b0:	4b90      	ldr	r3, [pc, #576]	@ (8001bf4 <USART2_IRQHandler+0x294>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	3b01      	subs	r3, #1
 80019b6:	4a8f      	ldr	r2, [pc, #572]	@ (8001bf4 <USART2_IRQHandler+0x294>)
 80019b8:	6013      	str	r3, [r2, #0]
                    // Clear current line
                    char clear_line[] = "\r\033[K";
 80019ba:	4b8f      	ldr	r3, [pc, #572]	@ (8001bf8 <USART2_IRQHandler+0x298>)
 80019bc:	61fb      	str	r3, [r7, #28]
 80019be:	2300      	movs	r3, #0
 80019c0:	f887 3020 	strb.w	r3, [r7, #32]
                    HAL_UART_Transmit(&huart2, (uint8_t*)clear_line, sizeof(clear_line) - 1, 1000);
 80019c4:	f107 011c 	add.w	r1, r7, #28
 80019c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019cc:	2204      	movs	r2, #4
 80019ce:	488b      	ldr	r0, [pc, #556]	@ (8001bfc <USART2_IRQHandler+0x29c>)
 80019d0:	f002 fb1b 	bl	800400a <HAL_UART_Transmit>

                    // Print prompt
                    extern void print_prompt(void);
                    print_prompt();
 80019d4:	f7ff fdfe 	bl	80015d4 <print_prompt>

                    strncpy(inBuffer, commandHistory[historyIndex], MAX_COMMAND_LENGTH);
 80019d8:	4b86      	ldr	r3, [pc, #536]	@ (8001bf4 <USART2_IRQHandler+0x294>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	02db      	lsls	r3, r3, #11
 80019de:	4a88      	ldr	r2, [pc, #544]	@ (8001c00 <USART2_IRQHandler+0x2a0>)
 80019e0:	4413      	add	r3, r2
 80019e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80019e6:	4619      	mov	r1, r3
 80019e8:	4886      	ldr	r0, [pc, #536]	@ (8001c04 <USART2_IRQHandler+0x2a4>)
 80019ea:	f003 fdee 	bl	80055ca <strncpy>
                    inPointer = strlen(inBuffer);
 80019ee:	4885      	ldr	r0, [pc, #532]	@ (8001c04 <USART2_IRQHandler+0x2a4>)
 80019f0:	f7fe fbf8 	bl	80001e4 <strlen>
 80019f4:	4603      	mov	r3, r0
 80019f6:	b29a      	uxth	r2, r3
 80019f8:	4b83      	ldr	r3, [pc, #524]	@ (8001c08 <USART2_IRQHandler+0x2a8>)
 80019fa:	801a      	strh	r2, [r3, #0]
                    HAL_UART_Transmit(&huart2, (uint8_t*)inBuffer, inPointer, 1000);
 80019fc:	4b82      	ldr	r3, [pc, #520]	@ (8001c08 <USART2_IRQHandler+0x2a8>)
 80019fe:	881a      	ldrh	r2, [r3, #0]
 8001a00:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a04:	497f      	ldr	r1, [pc, #508]	@ (8001c04 <USART2_IRQHandler+0x2a4>)
 8001a06:	487d      	ldr	r0, [pc, #500]	@ (8001bfc <USART2_IRQHandler+0x29c>)
 8001a08:	f002 faff 	bl	800400a <HAL_UART_Transmit>
 8001a0c:	e150      	b.n	8001cb0 <USART2_IRQHandler+0x350>
                }
            } else if (inByte == 'B') { // Down arrow
 8001a0e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001a12:	2b42      	cmp	r3, #66	@ 0x42
 8001a14:	f040 814c 	bne.w	8001cb0 <USART2_IRQHandler+0x350>
                if (historyCount > 0 && historyIndex < historyCount -1) {
 8001a18:	4b75      	ldr	r3, [pc, #468]	@ (8001bf0 <USART2_IRQHandler+0x290>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	dd34      	ble.n	8001a8a <USART2_IRQHandler+0x12a>
 8001a20:	4b73      	ldr	r3, [pc, #460]	@ (8001bf0 <USART2_IRQHandler+0x290>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	1e5a      	subs	r2, r3, #1
 8001a26:	4b73      	ldr	r3, [pc, #460]	@ (8001bf4 <USART2_IRQHandler+0x294>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	dd2d      	ble.n	8001a8a <USART2_IRQHandler+0x12a>
                    historyIndex++;
 8001a2e:	4b71      	ldr	r3, [pc, #452]	@ (8001bf4 <USART2_IRQHandler+0x294>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	3301      	adds	r3, #1
 8001a34:	4a6f      	ldr	r2, [pc, #444]	@ (8001bf4 <USART2_IRQHandler+0x294>)
 8001a36:	6013      	str	r3, [r2, #0]
                    // Clear current line
                    char clear_line[] = "\r\033[K";
 8001a38:	4b6f      	ldr	r3, [pc, #444]	@ (8001bf8 <USART2_IRQHandler+0x298>)
 8001a3a:	617b      	str	r3, [r7, #20]
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	763b      	strb	r3, [r7, #24]
                    HAL_UART_Transmit(&huart2, (uint8_t*)clear_line, sizeof(clear_line) - 1, 1000);
 8001a40:	f107 0114 	add.w	r1, r7, #20
 8001a44:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a48:	2204      	movs	r2, #4
 8001a4a:	486c      	ldr	r0, [pc, #432]	@ (8001bfc <USART2_IRQHandler+0x29c>)
 8001a4c:	f002 fadd 	bl	800400a <HAL_UART_Transmit>

                    // Print prompt
                    extern void print_prompt(void);
                    print_prompt();
 8001a50:	f7ff fdc0 	bl	80015d4 <print_prompt>

                    strncpy(inBuffer, commandHistory[historyIndex], MAX_COMMAND_LENGTH);
 8001a54:	4b67      	ldr	r3, [pc, #412]	@ (8001bf4 <USART2_IRQHandler+0x294>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	02db      	lsls	r3, r3, #11
 8001a5a:	4a69      	ldr	r2, [pc, #420]	@ (8001c00 <USART2_IRQHandler+0x2a0>)
 8001a5c:	4413      	add	r3, r2
 8001a5e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a62:	4619      	mov	r1, r3
 8001a64:	4867      	ldr	r0, [pc, #412]	@ (8001c04 <USART2_IRQHandler+0x2a4>)
 8001a66:	f003 fdb0 	bl	80055ca <strncpy>
                    inPointer = strlen(inBuffer);
 8001a6a:	4866      	ldr	r0, [pc, #408]	@ (8001c04 <USART2_IRQHandler+0x2a4>)
 8001a6c:	f7fe fbba 	bl	80001e4 <strlen>
 8001a70:	4603      	mov	r3, r0
 8001a72:	b29a      	uxth	r2, r3
 8001a74:	4b64      	ldr	r3, [pc, #400]	@ (8001c08 <USART2_IRQHandler+0x2a8>)
 8001a76:	801a      	strh	r2, [r3, #0]
                    HAL_UART_Transmit(&huart2, (uint8_t*)inBuffer, inPointer, 1000);
 8001a78:	4b63      	ldr	r3, [pc, #396]	@ (8001c08 <USART2_IRQHandler+0x2a8>)
 8001a7a:	881a      	ldrh	r2, [r3, #0]
 8001a7c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a80:	4960      	ldr	r1, [pc, #384]	@ (8001c04 <USART2_IRQHandler+0x2a4>)
 8001a82:	485e      	ldr	r0, [pc, #376]	@ (8001bfc <USART2_IRQHandler+0x29c>)
 8001a84:	f002 fac1 	bl	800400a <HAL_UART_Transmit>
                if (historyCount > 0 && historyIndex < historyCount -1) {
 8001a88:	e112      	b.n	8001cb0 <USART2_IRQHandler+0x350>
                } else if (historyIndex == historyCount -1) { // If at the last command, clear input
 8001a8a:	4b59      	ldr	r3, [pc, #356]	@ (8001bf0 <USART2_IRQHandler+0x290>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	1e5a      	subs	r2, r3, #1
 8001a90:	4b58      	ldr	r3, [pc, #352]	@ (8001bf4 <USART2_IRQHandler+0x294>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	f040 810b 	bne.w	8001cb0 <USART2_IRQHandler+0x350>
                    historyIndex = historyCount; // Move past the last command in history
 8001a9a:	4b55      	ldr	r3, [pc, #340]	@ (8001bf0 <USART2_IRQHandler+0x290>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a55      	ldr	r2, [pc, #340]	@ (8001bf4 <USART2_IRQHandler+0x294>)
 8001aa0:	6013      	str	r3, [r2, #0]
                    // Clear current line
                    char clear_line[] = "\r\033[K";
 8001aa2:	4b55      	ldr	r3, [pc, #340]	@ (8001bf8 <USART2_IRQHandler+0x298>)
 8001aa4:	60fb      	str	r3, [r7, #12]
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	743b      	strb	r3, [r7, #16]
                    HAL_UART_Transmit(&huart2, (uint8_t*)clear_line, sizeof(clear_line) - 1, 1000);
 8001aaa:	f107 010c 	add.w	r1, r7, #12
 8001aae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ab2:	2204      	movs	r2, #4
 8001ab4:	4851      	ldr	r0, [pc, #324]	@ (8001bfc <USART2_IRQHandler+0x29c>)
 8001ab6:	f002 faa8 	bl	800400a <HAL_UART_Transmit>

                    // Print prompt
                    extern void print_prompt(void);
                    print_prompt();
 8001aba:	f7ff fd8b 	bl	80015d4 <print_prompt>

                    memset(inBuffer, 0, sizeof(inBuffer));
 8001abe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	484f      	ldr	r0, [pc, #316]	@ (8001c04 <USART2_IRQHandler+0x2a4>)
 8001ac6:	f003 fd66 	bl	8005596 <memset>
                    inPointer = 0;
 8001aca:	4b4f      	ldr	r3, [pc, #316]	@ (8001c08 <USART2_IRQHandler+0x2a8>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	801a      	strh	r2, [r3, #0]
 8001ad0:	e0ee      	b.n	8001cb0 <USART2_IRQHandler+0x350>
                }
            }
        } else if (esc_sequence_state == 1) { // ESC received, expect [
 8001ad2:	4b46      	ldr	r3, [pc, #280]	@ (8001bec <USART2_IRQHandler+0x28c>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	2b01      	cmp	r3, #1
 8001ad8:	d10b      	bne.n	8001af2 <USART2_IRQHandler+0x192>
            if (inByte == '[') {
 8001ada:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001ade:	2b5b      	cmp	r3, #91	@ 0x5b
 8001ae0:	d103      	bne.n	8001aea <USART2_IRQHandler+0x18a>
                esc_sequence_state = 2;
 8001ae2:	4b42      	ldr	r3, [pc, #264]	@ (8001bec <USART2_IRQHandler+0x28c>)
 8001ae4:	2202      	movs	r2, #2
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	e0e2      	b.n	8001cb0 <USART2_IRQHandler+0x350>
            } else {
                esc_sequence_state = 0; // Not an escape sequence we care about
 8001aea:	4b40      	ldr	r3, [pc, #256]	@ (8001bec <USART2_IRQHandler+0x28c>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	e0de      	b.n	8001cb0 <USART2_IRQHandler+0x350>
            }
        } else if (inByte == 27) { // ESC character
 8001af2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001af6:	2b1b      	cmp	r3, #27
 8001af8:	d103      	bne.n	8001b02 <USART2_IRQHandler+0x1a2>
            esc_sequence_state = 1;
 8001afa:	4b3c      	ldr	r3, [pc, #240]	@ (8001bec <USART2_IRQHandler+0x28c>)
 8001afc:	2201      	movs	r2, #1
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	e0d6      	b.n	8001cb0 <USART2_IRQHandler+0x350>
        } else if (inByte == '\r' || inByte == '\n') {
 8001b02:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001b06:	2b0d      	cmp	r3, #13
 8001b08:	d004      	beq.n	8001b14 <USART2_IRQHandler+0x1b4>
 8001b0a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001b0e:	2b0a      	cmp	r3, #10
 8001b10:	f040 8082 	bne.w	8001c18 <USART2_IRQHandler+0x2b8>
            // Echo newline
            char newline[] = "\r\n";
 8001b14:	4a3d      	ldr	r2, [pc, #244]	@ (8001c0c <USART2_IRQHandler+0x2ac>)
 8001b16:	f107 0308 	add.w	r3, r7, #8
 8001b1a:	6812      	ldr	r2, [r2, #0]
 8001b1c:	4611      	mov	r1, r2
 8001b1e:	8019      	strh	r1, [r3, #0]
 8001b20:	3302      	adds	r3, #2
 8001b22:	0c12      	lsrs	r2, r2, #16
 8001b24:	701a      	strb	r2, [r3, #0]
            HAL_UART_Transmit(&huart2, (uint8_t*)newline, sizeof(newline) - 1, 1000);
 8001b26:	f107 0108 	add.w	r1, r7, #8
 8001b2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b2e:	2202      	movs	r2, #2
 8001b30:	4832      	ldr	r0, [pc, #200]	@ (8001bfc <USART2_IRQHandler+0x29c>)
 8001b32:	f002 fa6a 	bl	800400a <HAL_UART_Transmit>

            // Save command to history if not empty and different from last command
            if (inPointer > 0 && (historyCount == 0 || strcmp(inBuffer, commandHistory[(historyCount - 1 + HISTORY_SIZE) % HISTORY_SIZE]) != 0)) {
 8001b36:	4b34      	ldr	r3, [pc, #208]	@ (8001c08 <USART2_IRQHandler+0x2a8>)
 8001b38:	881b      	ldrh	r3, [r3, #0]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d040      	beq.n	8001bc0 <USART2_IRQHandler+0x260>
 8001b3e:	4b2c      	ldr	r3, [pc, #176]	@ (8001bf0 <USART2_IRQHandler+0x290>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d018      	beq.n	8001b78 <USART2_IRQHandler+0x218>
 8001b46:	4b2a      	ldr	r3, [pc, #168]	@ (8001bf0 <USART2_IRQHandler+0x290>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f103 0109 	add.w	r1, r3, #9
 8001b4e:	4b30      	ldr	r3, [pc, #192]	@ (8001c10 <USART2_IRQHandler+0x2b0>)
 8001b50:	fb83 2301 	smull	r2, r3, r3, r1
 8001b54:	109a      	asrs	r2, r3, #2
 8001b56:	17cb      	asrs	r3, r1, #31
 8001b58:	1ad2      	subs	r2, r2, r3
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	4413      	add	r3, r2
 8001b60:	005b      	lsls	r3, r3, #1
 8001b62:	1aca      	subs	r2, r1, r3
 8001b64:	02d3      	lsls	r3, r2, #11
 8001b66:	4a26      	ldr	r2, [pc, #152]	@ (8001c00 <USART2_IRQHandler+0x2a0>)
 8001b68:	4413      	add	r3, r2
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4825      	ldr	r0, [pc, #148]	@ (8001c04 <USART2_IRQHandler+0x2a4>)
 8001b6e:	f7fe fb2f 	bl	80001d0 <strcmp>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d023      	beq.n	8001bc0 <USART2_IRQHandler+0x260>
                strncpy(commandHistory[historyCount], inBuffer, MAX_COMMAND_LENGTH - 1);
 8001b78:	4b1d      	ldr	r3, [pc, #116]	@ (8001bf0 <USART2_IRQHandler+0x290>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	02db      	lsls	r3, r3, #11
 8001b7e:	4a20      	ldr	r2, [pc, #128]	@ (8001c00 <USART2_IRQHandler+0x2a0>)
 8001b80:	4413      	add	r3, r2
 8001b82:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001b86:	491f      	ldr	r1, [pc, #124]	@ (8001c04 <USART2_IRQHandler+0x2a4>)
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f003 fd1e 	bl	80055ca <strncpy>
                commandHistory[historyCount][MAX_COMMAND_LENGTH - 1] = 0; // Ensure null termination
 8001b8e:	4b18      	ldr	r3, [pc, #96]	@ (8001bf0 <USART2_IRQHandler+0x290>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a1b      	ldr	r2, [pc, #108]	@ (8001c00 <USART2_IRQHandler+0x2a0>)
 8001b94:	02db      	lsls	r3, r3, #11
 8001b96:	4413      	add	r3, r2
 8001b98:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	701a      	strb	r2, [r3, #0]
                historyCount = (historyCount + 1) % HISTORY_SIZE;
 8001ba0:	4b13      	ldr	r3, [pc, #76]	@ (8001bf0 <USART2_IRQHandler+0x290>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	1c59      	adds	r1, r3, #1
 8001ba6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c10 <USART2_IRQHandler+0x2b0>)
 8001ba8:	fb83 2301 	smull	r2, r3, r3, r1
 8001bac:	109a      	asrs	r2, r3, #2
 8001bae:	17cb      	asrs	r3, r1, #31
 8001bb0:	1ad2      	subs	r2, r2, r3
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	4413      	add	r3, r2
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	1aca      	subs	r2, r1, r3
 8001bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8001bf0 <USART2_IRQHandler+0x290>)
 8001bbe:	601a      	str	r2, [r3, #0]
            }
            historyIndex = historyCount; // Reset history index to the latest command
 8001bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf0 <USART2_IRQHandler+0x290>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a0b      	ldr	r2, [pc, #44]	@ (8001bf4 <USART2_IRQHandler+0x294>)
 8001bc6:	6013      	str	r3, [r2, #0]

            // Terminate the string and signal that data is ready
            inBuffer[inPointer] = 0;
 8001bc8:	4b0f      	ldr	r3, [pc, #60]	@ (8001c08 <USART2_IRQHandler+0x2a8>)
 8001bca:	881b      	ldrh	r3, [r3, #0]
 8001bcc:	461a      	mov	r2, r3
 8001bce:	4b0d      	ldr	r3, [pc, #52]	@ (8001c04 <USART2_IRQHandler+0x2a4>)
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	5499      	strb	r1, [r3, r2]
            dataRxd = true;
 8001bd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c14 <USART2_IRQHandler+0x2b4>)
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	701a      	strb	r2, [r3, #0]
            inPointer = 0;
 8001bda:	4b0b      	ldr	r3, [pc, #44]	@ (8001c08 <USART2_IRQHandler+0x2a8>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	801a      	strh	r2, [r3, #0]
            esc_sequence_state = 0; // Reset state
 8001be0:	4b02      	ldr	r3, [pc, #8]	@ (8001bec <USART2_IRQHandler+0x28c>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
        } else if (inByte == '\r' || inByte == '\n') {
 8001be6:	e063      	b.n	8001cb0 <USART2_IRQHandler+0x350>
 8001be8:	40004400 	.word	0x40004400
 8001bec:	20005a78 	.word	0x20005a78
 8001bf0:	20005a70 	.word	0x20005a70
 8001bf4:	20005a74 	.word	0x20005a74
 8001bf8:	4b5b1b0d 	.word	0x4b5b1b0d
 8001bfc:	200000dc 	.word	0x200000dc
 8001c00:	20000a70 	.word	0x20000a70
 8001c04:	2000026c 	.word	0x2000026c
 8001c08:	20000268 	.word	0x20000268
 8001c0c:	08006940 	.word	0x08006940
 8001c10:	66666667 	.word	0x66666667
 8001c14:	20000a6c 	.word	0x20000a6c
            } else if (inByte == '\b' || inByte == 127) {
 8001c18:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c1c:	2b08      	cmp	r3, #8
 8001c1e:	d003      	beq.n	8001c28 <USART2_IRQHandler+0x2c8>
 8001c20:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c24:	2b7f      	cmp	r3, #127	@ 0x7f
 8001c26:	d11c      	bne.n	8001c62 <USART2_IRQHandler+0x302>
                // Handle backspace
                if (inPointer > 0) {
 8001c28:	4b25      	ldr	r3, [pc, #148]	@ (8001cc0 <USART2_IRQHandler+0x360>)
 8001c2a:	881b      	ldrh	r3, [r3, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d014      	beq.n	8001c5a <USART2_IRQHandler+0x2fa>
                    inPointer--;
 8001c30:	4b23      	ldr	r3, [pc, #140]	@ (8001cc0 <USART2_IRQHandler+0x360>)
 8001c32:	881b      	ldrh	r3, [r3, #0]
 8001c34:	3b01      	subs	r3, #1
 8001c36:	b29a      	uxth	r2, r3
 8001c38:	4b21      	ldr	r3, [pc, #132]	@ (8001cc0 <USART2_IRQHandler+0x360>)
 8001c3a:	801a      	strh	r2, [r3, #0]
                    inBuffer[inPointer] = '\0'; // Null-terminate the string at the new end
 8001c3c:	4b20      	ldr	r3, [pc, #128]	@ (8001cc0 <USART2_IRQHandler+0x360>)
 8001c3e:	881b      	ldrh	r3, [r3, #0]
 8001c40:	461a      	mov	r2, r3
 8001c42:	4b20      	ldr	r3, [pc, #128]	@ (8001cc4 <USART2_IRQHandler+0x364>)
 8001c44:	2100      	movs	r1, #0
 8001c46:	5499      	strb	r1, [r3, r2]
                    // Erase character from terminal: backspace, space, backspace
                    char backspace_seq[] = "\b \b";
 8001c48:	4b1f      	ldr	r3, [pc, #124]	@ (8001cc8 <USART2_IRQHandler+0x368>)
 8001c4a:	607b      	str	r3, [r7, #4]
                    HAL_UART_Transmit(&huart2, (uint8_t*)backspace_seq, sizeof(backspace_seq) - 1, 1000);
 8001c4c:	1d39      	adds	r1, r7, #4
 8001c4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c52:	2203      	movs	r2, #3
 8001c54:	481d      	ldr	r0, [pc, #116]	@ (8001ccc <USART2_IRQHandler+0x36c>)
 8001c56:	f002 f9d8 	bl	800400a <HAL_UART_Transmit>
                }
                esc_sequence_state = 0; // Reset state
 8001c5a:	4b1d      	ldr	r3, [pc, #116]	@ (8001cd0 <USART2_IRQHandler+0x370>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	e026      	b.n	8001cb0 <USART2_IRQHandler+0x350>
            } else if (inByte == '\t') {
 8001c62:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c66:	2b09      	cmp	r3, #9
 8001c68:	d106      	bne.n	8001c78 <USART2_IRQHandler+0x318>
                tabCompletion = true;
 8001c6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cd4 <USART2_IRQHandler+0x374>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	701a      	strb	r2, [r3, #0]
                esc_sequence_state = 0; // Reset state
 8001c70:	4b17      	ldr	r3, [pc, #92]	@ (8001cd0 <USART2_IRQHandler+0x370>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	e01b      	b.n	8001cb0 <USART2_IRQHandler+0x350>
            } else {
                // Echo other characters and add to buffer
                if (inPointer < sizeof(inBuffer) - 1) {
 8001c78:	4b11      	ldr	r3, [pc, #68]	@ (8001cc0 <USART2_IRQHandler+0x360>)
 8001c7a:	881b      	ldrh	r3, [r3, #0]
 8001c7c:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d812      	bhi.n	8001caa <USART2_IRQHandler+0x34a>
                    HAL_UART_Transmit(&huart2, (uint8_t*)&inByte, 1, 1000);
 8001c84:	f107 0123 	add.w	r1, r7, #35	@ 0x23
 8001c88:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	480f      	ldr	r0, [pc, #60]	@ (8001ccc <USART2_IRQHandler+0x36c>)
 8001c90:	f002 f9bb 	bl	800400a <HAL_UART_Transmit>
                    inBuffer[inPointer++] = inByte;
 8001c94:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc0 <USART2_IRQHandler+0x360>)
 8001c96:	881b      	ldrh	r3, [r3, #0]
 8001c98:	1c5a      	adds	r2, r3, #1
 8001c9a:	b291      	uxth	r1, r2
 8001c9c:	4a08      	ldr	r2, [pc, #32]	@ (8001cc0 <USART2_IRQHandler+0x360>)
 8001c9e:	8011      	strh	r1, [r2, #0]
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	f897 1023 	ldrb.w	r1, [r7, #35]	@ 0x23
 8001ca6:	4b07      	ldr	r3, [pc, #28]	@ (8001cc4 <USART2_IRQHandler+0x364>)
 8001ca8:	5499      	strb	r1, [r3, r2]
                }
                esc_sequence_state = 0; // Reset state
 8001caa:	4b09      	ldr	r3, [pc, #36]	@ (8001cd0 <USART2_IRQHandler+0x370>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
            }
    }
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001cb0:	4806      	ldr	r0, [pc, #24]	@ (8001ccc <USART2_IRQHandler+0x36c>)
 8001cb2:	f002 fa33 	bl	800411c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001cb6:	bf00      	nop
 8001cb8:	3728      	adds	r7, #40	@ 0x28
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	20000268 	.word	0x20000268
 8001cc4:	2000026c 	.word	0x2000026c
 8001cc8:	00082008 	.word	0x00082008
 8001ccc:	200000dc 	.word	0x200000dc
 8001cd0:	20005a78 	.word	0x20005a78
 8001cd4:	20000a6d 	.word	0x20000a6d

08001cd8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  return 1;
 8001cdc:	2301      	movs	r3, #1
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <_kill>:

int _kill(int pid, int sig)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001cf2:	f003 fd45 	bl	8005780 <__errno>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2216      	movs	r2, #22
 8001cfa:	601a      	str	r2, [r3, #0]
  return -1;
 8001cfc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	3708      	adds	r7, #8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <_exit>:

void _exit (int status)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d10:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001d14:	6878      	ldr	r0, [r7, #4]
 8001d16:	f7ff ffe7 	bl	8001ce8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d1a:	bf00      	nop
 8001d1c:	e7fd      	b.n	8001d1a <_exit+0x12>

08001d1e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	b086      	sub	sp, #24
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	60f8      	str	r0, [r7, #12]
 8001d26:	60b9      	str	r1, [r7, #8]
 8001d28:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	617b      	str	r3, [r7, #20]
 8001d2e:	e00a      	b.n	8001d46 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d30:	f3af 8000 	nop.w
 8001d34:	4601      	mov	r1, r0
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	1c5a      	adds	r2, r3, #1
 8001d3a:	60ba      	str	r2, [r7, #8]
 8001d3c:	b2ca      	uxtb	r2, r1
 8001d3e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	3301      	adds	r3, #1
 8001d44:	617b      	str	r3, [r7, #20]
 8001d46:	697a      	ldr	r2, [r7, #20]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	dbf0      	blt.n	8001d30 <_read+0x12>
  }

  return len;
 8001d4e:	687b      	ldr	r3, [r7, #4]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	3718      	adds	r7, #24
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b086      	sub	sp, #24
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d64:	2300      	movs	r3, #0
 8001d66:	617b      	str	r3, [r7, #20]
 8001d68:	e009      	b.n	8001d7e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	1c5a      	adds	r2, r3, #1
 8001d6e:	60ba      	str	r2, [r7, #8]
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	4618      	mov	r0, r3
 8001d74:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	617b      	str	r3, [r7, #20]
 8001d7e:	697a      	ldr	r2, [r7, #20]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	dbf1      	blt.n	8001d6a <_write+0x12>
  }
  return len;
 8001d86:	687b      	ldr	r3, [r7, #4]
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	3718      	adds	r7, #24
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}

08001d90 <_close>:

int _close(int file)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d98:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr

08001da8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001db8:	605a      	str	r2, [r3, #4]
  return 0;
 8001dba:	2300      	movs	r3, #0
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <_isatty>:

int _isatty(int file)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001dd0:	2301      	movs	r3, #1
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	370c      	adds	r7, #12
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr

08001dde <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dde:	b480      	push	{r7}
 8001de0:	b085      	sub	sp, #20
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	60f8      	str	r0, [r7, #12]
 8001de6:	60b9      	str	r1, [r7, #8]
 8001de8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001dea:	2300      	movs	r3, #0
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3714      	adds	r7, #20
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b086      	sub	sp, #24
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e00:	4a14      	ldr	r2, [pc, #80]	@ (8001e54 <_sbrk+0x5c>)
 8001e02:	4b15      	ldr	r3, [pc, #84]	@ (8001e58 <_sbrk+0x60>)
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e0c:	4b13      	ldr	r3, [pc, #76]	@ (8001e5c <_sbrk+0x64>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d102      	bne.n	8001e1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e14:	4b11      	ldr	r3, [pc, #68]	@ (8001e5c <_sbrk+0x64>)
 8001e16:	4a12      	ldr	r2, [pc, #72]	@ (8001e60 <_sbrk+0x68>)
 8001e18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e1a:	4b10      	ldr	r3, [pc, #64]	@ (8001e5c <_sbrk+0x64>)
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4413      	add	r3, r2
 8001e22:	693a      	ldr	r2, [r7, #16]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d207      	bcs.n	8001e38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e28:	f003 fcaa 	bl	8005780 <__errno>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	220c      	movs	r2, #12
 8001e30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e36:	e009      	b.n	8001e4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e38:	4b08      	ldr	r3, [pc, #32]	@ (8001e5c <_sbrk+0x64>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e3e:	4b07      	ldr	r3, [pc, #28]	@ (8001e5c <_sbrk+0x64>)
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4413      	add	r3, r2
 8001e46:	4a05      	ldr	r2, [pc, #20]	@ (8001e5c <_sbrk+0x64>)
 8001e48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3718      	adds	r7, #24
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	20018000 	.word	0x20018000
 8001e58:	00000400 	.word	0x00000400
 8001e5c:	20005a7c 	.word	0x20005a7c
 8001e60:	20005bd0 	.word	0x20005bd0

08001e64 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e68:	4b06      	ldr	r3, [pc, #24]	@ (8001e84 <SystemInit+0x20>)
 8001e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e6e:	4a05      	ldr	r2, [pc, #20]	@ (8001e84 <SystemInit+0x20>)
 8001e70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001e78:	bf00      	nop
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	e000ed00 	.word	0xe000ed00

08001e88 <Reset_Handler>:
 8001e88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ec0 <LoopForever+0x2>
 8001e8c:	f7ff ffea 	bl	8001e64 <SystemInit>
 8001e90:	480c      	ldr	r0, [pc, #48]	@ (8001ec4 <LoopForever+0x6>)
 8001e92:	490d      	ldr	r1, [pc, #52]	@ (8001ec8 <LoopForever+0xa>)
 8001e94:	4a0d      	ldr	r2, [pc, #52]	@ (8001ecc <LoopForever+0xe>)
 8001e96:	2300      	movs	r3, #0
 8001e98:	e002      	b.n	8001ea0 <LoopCopyDataInit>

08001e9a <CopyDataInit>:
 8001e9a:	58d4      	ldr	r4, [r2, r3]
 8001e9c:	50c4      	str	r4, [r0, r3]
 8001e9e:	3304      	adds	r3, #4

08001ea0 <LoopCopyDataInit>:
 8001ea0:	18c4      	adds	r4, r0, r3
 8001ea2:	428c      	cmp	r4, r1
 8001ea4:	d3f9      	bcc.n	8001e9a <CopyDataInit>
 8001ea6:	4a0a      	ldr	r2, [pc, #40]	@ (8001ed0 <LoopForever+0x12>)
 8001ea8:	4c0a      	ldr	r4, [pc, #40]	@ (8001ed4 <LoopForever+0x16>)
 8001eaa:	2300      	movs	r3, #0
 8001eac:	e001      	b.n	8001eb2 <LoopFillZerobss>

08001eae <FillZerobss>:
 8001eae:	6013      	str	r3, [r2, #0]
 8001eb0:	3204      	adds	r2, #4

08001eb2 <LoopFillZerobss>:
 8001eb2:	42a2      	cmp	r2, r4
 8001eb4:	d3fb      	bcc.n	8001eae <FillZerobss>
 8001eb6:	f003 fc69 	bl	800578c <__libc_init_array>
 8001eba:	f7ff f8a9 	bl	8001010 <main>

08001ebe <LoopForever>:
 8001ebe:	e7fe      	b.n	8001ebe <LoopForever>
 8001ec0:	20018000 	.word	0x20018000
 8001ec4:	20000000 	.word	0x20000000
 8001ec8:	2000009c 	.word	0x2000009c
 8001ecc:	08006a7c 	.word	0x08006a7c
 8001ed0:	2000009c 	.word	0x2000009c
 8001ed4:	20005bd0 	.word	0x20005bd0

08001ed8 <ADC1_2_IRQHandler>:
 8001ed8:	e7fe      	b.n	8001ed8 <ADC1_2_IRQHandler>

08001eda <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b082      	sub	sp, #8
 8001ede:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ee4:	2003      	movs	r0, #3
 8001ee6:	f000 f961 	bl	80021ac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001eea:	200f      	movs	r0, #15
 8001eec:	f000 f80e 	bl	8001f0c <HAL_InitTick>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d002      	beq.n	8001efc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	71fb      	strb	r3, [r7, #7]
 8001efa:	e001      	b.n	8001f00 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001efc:	f7ff fc58 	bl	80017b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f00:	79fb      	ldrb	r3, [r7, #7]
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3708      	adds	r7, #8
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
	...

08001f0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f14:	2300      	movs	r3, #0
 8001f16:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001f18:	4b17      	ldr	r3, [pc, #92]	@ (8001f78 <HAL_InitTick+0x6c>)
 8001f1a:	781b      	ldrb	r3, [r3, #0]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d023      	beq.n	8001f68 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f20:	4b16      	ldr	r3, [pc, #88]	@ (8001f7c <HAL_InitTick+0x70>)
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	4b14      	ldr	r3, [pc, #80]	@ (8001f78 <HAL_InitTick+0x6c>)
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	4619      	mov	r1, r3
 8001f2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f36:	4618      	mov	r0, r3
 8001f38:	f000 f97b 	bl	8002232 <HAL_SYSTICK_Config>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d10f      	bne.n	8001f62 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2b0f      	cmp	r3, #15
 8001f46:	d809      	bhi.n	8001f5c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f48:	2200      	movs	r2, #0
 8001f4a:	6879      	ldr	r1, [r7, #4]
 8001f4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f50:	f000 f937 	bl	80021c2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f54:	4a0a      	ldr	r2, [pc, #40]	@ (8001f80 <HAL_InitTick+0x74>)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6013      	str	r3, [r2, #0]
 8001f5a:	e007      	b.n	8001f6c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	73fb      	strb	r3, [r7, #15]
 8001f60:	e004      	b.n	8001f6c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	73fb      	strb	r3, [r7, #15]
 8001f66:	e001      	b.n	8001f6c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3710      	adds	r7, #16
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	2000003c 	.word	0x2000003c
 8001f7c:	20000034 	.word	0x20000034
 8001f80:	20000038 	.word	0x20000038

08001f84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f88:	4b06      	ldr	r3, [pc, #24]	@ (8001fa4 <HAL_IncTick+0x20>)
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	4b06      	ldr	r3, [pc, #24]	@ (8001fa8 <HAL_IncTick+0x24>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4413      	add	r3, r2
 8001f94:	4a04      	ldr	r2, [pc, #16]	@ (8001fa8 <HAL_IncTick+0x24>)
 8001f96:	6013      	str	r3, [r2, #0]
}
 8001f98:	bf00      	nop
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	2000003c 	.word	0x2000003c
 8001fa8:	20005a80 	.word	0x20005a80

08001fac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  return uwTick;
 8001fb0:	4b03      	ldr	r3, [pc, #12]	@ (8001fc0 <HAL_GetTick+0x14>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	20005a80 	.word	0x20005a80

08001fc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b085      	sub	sp, #20
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	f003 0307 	and.w	r3, r3, #7
 8001fd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8002008 <__NVIC_SetPriorityGrouping+0x44>)
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fda:	68ba      	ldr	r2, [r7, #8]
 8001fdc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ff0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ff4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ff6:	4a04      	ldr	r2, [pc, #16]	@ (8002008 <__NVIC_SetPriorityGrouping+0x44>)
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	60d3      	str	r3, [r2, #12]
}
 8001ffc:	bf00      	nop
 8001ffe:	3714      	adds	r7, #20
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr
 8002008:	e000ed00 	.word	0xe000ed00

0800200c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002010:	4b04      	ldr	r3, [pc, #16]	@ (8002024 <__NVIC_GetPriorityGrouping+0x18>)
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	0a1b      	lsrs	r3, r3, #8
 8002016:	f003 0307 	and.w	r3, r3, #7
}
 800201a:	4618      	mov	r0, r3
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr
 8002024:	e000ed00 	.word	0xe000ed00

08002028 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	4603      	mov	r3, r0
 8002030:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002036:	2b00      	cmp	r3, #0
 8002038:	db0b      	blt.n	8002052 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	f003 021f 	and.w	r2, r3, #31
 8002040:	4907      	ldr	r1, [pc, #28]	@ (8002060 <__NVIC_EnableIRQ+0x38>)
 8002042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002046:	095b      	lsrs	r3, r3, #5
 8002048:	2001      	movs	r0, #1
 800204a:	fa00 f202 	lsl.w	r2, r0, r2
 800204e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002052:	bf00      	nop
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	e000e100 	.word	0xe000e100

08002064 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	4603      	mov	r3, r0
 800206c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800206e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002072:	2b00      	cmp	r3, #0
 8002074:	db12      	blt.n	800209c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002076:	79fb      	ldrb	r3, [r7, #7]
 8002078:	f003 021f 	and.w	r2, r3, #31
 800207c:	490a      	ldr	r1, [pc, #40]	@ (80020a8 <__NVIC_DisableIRQ+0x44>)
 800207e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002082:	095b      	lsrs	r3, r3, #5
 8002084:	2001      	movs	r0, #1
 8002086:	fa00 f202 	lsl.w	r2, r0, r2
 800208a:	3320      	adds	r3, #32
 800208c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002090:	f3bf 8f4f 	dsb	sy
}
 8002094:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002096:	f3bf 8f6f 	isb	sy
}
 800209a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr
 80020a8:	e000e100 	.word	0xe000e100

080020ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	6039      	str	r1, [r7, #0]
 80020b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	db0a      	blt.n	80020d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	b2da      	uxtb	r2, r3
 80020c4:	490c      	ldr	r1, [pc, #48]	@ (80020f8 <__NVIC_SetPriority+0x4c>)
 80020c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ca:	0112      	lsls	r2, r2, #4
 80020cc:	b2d2      	uxtb	r2, r2
 80020ce:	440b      	add	r3, r1
 80020d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020d4:	e00a      	b.n	80020ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	b2da      	uxtb	r2, r3
 80020da:	4908      	ldr	r1, [pc, #32]	@ (80020fc <__NVIC_SetPriority+0x50>)
 80020dc:	79fb      	ldrb	r3, [r7, #7]
 80020de:	f003 030f 	and.w	r3, r3, #15
 80020e2:	3b04      	subs	r3, #4
 80020e4:	0112      	lsls	r2, r2, #4
 80020e6:	b2d2      	uxtb	r2, r2
 80020e8:	440b      	add	r3, r1
 80020ea:	761a      	strb	r2, [r3, #24]
}
 80020ec:	bf00      	nop
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	e000e100 	.word	0xe000e100
 80020fc:	e000ed00 	.word	0xe000ed00

08002100 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002100:	b480      	push	{r7}
 8002102:	b089      	sub	sp, #36	@ 0x24
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f003 0307 	and.w	r3, r3, #7
 8002112:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	f1c3 0307 	rsb	r3, r3, #7
 800211a:	2b04      	cmp	r3, #4
 800211c:	bf28      	it	cs
 800211e:	2304      	movcs	r3, #4
 8002120:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	3304      	adds	r3, #4
 8002126:	2b06      	cmp	r3, #6
 8002128:	d902      	bls.n	8002130 <NVIC_EncodePriority+0x30>
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	3b03      	subs	r3, #3
 800212e:	e000      	b.n	8002132 <NVIC_EncodePriority+0x32>
 8002130:	2300      	movs	r3, #0
 8002132:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002134:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	fa02 f303 	lsl.w	r3, r2, r3
 800213e:	43da      	mvns	r2, r3
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	401a      	ands	r2, r3
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002148:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	fa01 f303 	lsl.w	r3, r1, r3
 8002152:	43d9      	mvns	r1, r3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002158:	4313      	orrs	r3, r2
         );
}
 800215a:	4618      	mov	r0, r3
 800215c:	3724      	adds	r7, #36	@ 0x24
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
	...

08002168 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	3b01      	subs	r3, #1
 8002174:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002178:	d301      	bcc.n	800217e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800217a:	2301      	movs	r3, #1
 800217c:	e00f      	b.n	800219e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800217e:	4a0a      	ldr	r2, [pc, #40]	@ (80021a8 <SysTick_Config+0x40>)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	3b01      	subs	r3, #1
 8002184:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002186:	210f      	movs	r1, #15
 8002188:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800218c:	f7ff ff8e 	bl	80020ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002190:	4b05      	ldr	r3, [pc, #20]	@ (80021a8 <SysTick_Config+0x40>)
 8002192:	2200      	movs	r2, #0
 8002194:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002196:	4b04      	ldr	r3, [pc, #16]	@ (80021a8 <SysTick_Config+0x40>)
 8002198:	2207      	movs	r2, #7
 800219a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800219c:	2300      	movs	r3, #0
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3708      	adds	r7, #8
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	e000e010 	.word	0xe000e010

080021ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f7ff ff05 	bl	8001fc4 <__NVIC_SetPriorityGrouping>
}
 80021ba:	bf00      	nop
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b086      	sub	sp, #24
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	4603      	mov	r3, r0
 80021ca:	60b9      	str	r1, [r7, #8]
 80021cc:	607a      	str	r2, [r7, #4]
 80021ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80021d0:	2300      	movs	r3, #0
 80021d2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80021d4:	f7ff ff1a 	bl	800200c <__NVIC_GetPriorityGrouping>
 80021d8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	68b9      	ldr	r1, [r7, #8]
 80021de:	6978      	ldr	r0, [r7, #20]
 80021e0:	f7ff ff8e 	bl	8002100 <NVIC_EncodePriority>
 80021e4:	4602      	mov	r2, r0
 80021e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021ea:	4611      	mov	r1, r2
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff ff5d 	bl	80020ac <__NVIC_SetPriority>
}
 80021f2:	bf00      	nop
 80021f4:	3718      	adds	r7, #24
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}

080021fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
 8002200:	4603      	mov	r3, r0
 8002202:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff ff0d 	bl	8002028 <__NVIC_EnableIRQ>
}
 800220e:	bf00      	nop
 8002210:	3708      	adds	r7, #8
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}

08002216 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002216:	b580      	push	{r7, lr}
 8002218:	b082      	sub	sp, #8
 800221a:	af00      	add	r7, sp, #0
 800221c:	4603      	mov	r3, r0
 800221e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002224:	4618      	mov	r0, r3
 8002226:	f7ff ff1d 	bl	8002064 <__NVIC_DisableIRQ>
}
 800222a:	bf00      	nop
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}

08002232 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002232:	b580      	push	{r7, lr}
 8002234:	b082      	sub	sp, #8
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f7ff ff94 	bl	8002168 <SysTick_Config>
 8002240:	4603      	mov	r3, r0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800224a:	b480      	push	{r7}
 800224c:	b085      	sub	sp, #20
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002252:	2300      	movs	r3, #0
 8002254:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800225c:	b2db      	uxtb	r3, r3
 800225e:	2b02      	cmp	r3, #2
 8002260:	d008      	beq.n	8002274 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2204      	movs	r2, #4
 8002266:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e022      	b.n	80022ba <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f022 020e 	bic.w	r2, r2, #14
 8002282:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f022 0201 	bic.w	r2, r2, #1
 8002292:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002298:	f003 021c 	and.w	r2, r3, #28
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a0:	2101      	movs	r1, #1
 80022a2:	fa01 f202 	lsl.w	r2, r1, r2
 80022a6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2201      	movs	r2, #1
 80022ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2200      	movs	r2, #0
 80022b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80022b8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3714      	adds	r7, #20
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr

080022c6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80022c6:	b580      	push	{r7, lr}
 80022c8:	b084      	sub	sp, #16
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022ce:	2300      	movs	r3, #0
 80022d0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	2b02      	cmp	r3, #2
 80022dc:	d005      	beq.n	80022ea <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2204      	movs	r2, #4
 80022e2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	73fb      	strb	r3, [r7, #15]
 80022e8:	e029      	b.n	800233e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f022 020e 	bic.w	r2, r2, #14
 80022f8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f022 0201 	bic.w	r2, r2, #1
 8002308:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800230e:	f003 021c 	and.w	r2, r3, #28
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002316:	2101      	movs	r1, #1
 8002318:	fa01 f202 	lsl.w	r2, r1, r2
 800231c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2201      	movs	r2, #1
 8002322:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002332:	2b00      	cmp	r3, #0
 8002334:	d003      	beq.n	800233e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	4798      	blx	r3
    }
  }
  return status;
 800233e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002340:	4618      	mov	r0, r3
 8002342:	3710      	adds	r7, #16
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}

08002348 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002348:	b480      	push	{r7}
 800234a:	b087      	sub	sp, #28
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002352:	2300      	movs	r3, #0
 8002354:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002356:	e17f      	b.n	8002658 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	2101      	movs	r1, #1
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	fa01 f303 	lsl.w	r3, r1, r3
 8002364:	4013      	ands	r3, r2
 8002366:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2b00      	cmp	r3, #0
 800236c:	f000 8171 	beq.w	8002652 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f003 0303 	and.w	r3, r3, #3
 8002378:	2b01      	cmp	r3, #1
 800237a:	d005      	beq.n	8002388 <HAL_GPIO_Init+0x40>
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f003 0303 	and.w	r3, r3, #3
 8002384:	2b02      	cmp	r3, #2
 8002386:	d130      	bne.n	80023ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	2203      	movs	r2, #3
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	43db      	mvns	r3, r3
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	4013      	ands	r3, r2
 800239e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	68da      	ldr	r2, [r3, #12]
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	005b      	lsls	r3, r3, #1
 80023a8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ac:	693a      	ldr	r2, [r7, #16]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	693a      	ldr	r2, [r7, #16]
 80023b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80023be:	2201      	movs	r2, #1
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	fa02 f303 	lsl.w	r3, r2, r3
 80023c6:	43db      	mvns	r3, r3
 80023c8:	693a      	ldr	r2, [r7, #16]
 80023ca:	4013      	ands	r3, r2
 80023cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	091b      	lsrs	r3, r3, #4
 80023d4:	f003 0201 	and.w	r2, r3, #1
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	fa02 f303 	lsl.w	r3, r2, r3
 80023de:	693a      	ldr	r2, [r7, #16]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	693a      	ldr	r2, [r7, #16]
 80023e8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	f003 0303 	and.w	r3, r3, #3
 80023f2:	2b03      	cmp	r3, #3
 80023f4:	d118      	bne.n	8002428 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80023fc:	2201      	movs	r2, #1
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	43db      	mvns	r3, r3
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	4013      	ands	r3, r2
 800240a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	08db      	lsrs	r3, r3, #3
 8002412:	f003 0201 	and.w	r2, r3, #1
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	4313      	orrs	r3, r2
 8002420:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f003 0303 	and.w	r3, r3, #3
 8002430:	2b03      	cmp	r3, #3
 8002432:	d017      	beq.n	8002464 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	2203      	movs	r2, #3
 8002440:	fa02 f303 	lsl.w	r3, r2, r3
 8002444:	43db      	mvns	r3, r3
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	4013      	ands	r3, r2
 800244a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	689a      	ldr	r2, [r3, #8]
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	4313      	orrs	r3, r2
 800245c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	693a      	ldr	r2, [r7, #16]
 8002462:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f003 0303 	and.w	r3, r3, #3
 800246c:	2b02      	cmp	r3, #2
 800246e:	d123      	bne.n	80024b8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	08da      	lsrs	r2, r3, #3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	3208      	adds	r2, #8
 8002478:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800247c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	f003 0307 	and.w	r3, r3, #7
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	220f      	movs	r2, #15
 8002488:	fa02 f303 	lsl.w	r3, r2, r3
 800248c:	43db      	mvns	r3, r3
 800248e:	693a      	ldr	r2, [r7, #16]
 8002490:	4013      	ands	r3, r2
 8002492:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	691a      	ldr	r2, [r3, #16]
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	f003 0307 	and.w	r3, r3, #7
 800249e:	009b      	lsls	r3, r3, #2
 80024a0:	fa02 f303 	lsl.w	r3, r2, r3
 80024a4:	693a      	ldr	r2, [r7, #16]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	08da      	lsrs	r2, r3, #3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	3208      	adds	r2, #8
 80024b2:	6939      	ldr	r1, [r7, #16]
 80024b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	2203      	movs	r2, #3
 80024c4:	fa02 f303 	lsl.w	r3, r2, r3
 80024c8:	43db      	mvns	r3, r3
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	4013      	ands	r3, r2
 80024ce:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f003 0203 	and.w	r2, r3, #3
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	005b      	lsls	r3, r3, #1
 80024dc:	fa02 f303 	lsl.w	r3, r2, r3
 80024e0:	693a      	ldr	r2, [r7, #16]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	693a      	ldr	r2, [r7, #16]
 80024ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	f000 80ac 	beq.w	8002652 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024fa:	4b5f      	ldr	r3, [pc, #380]	@ (8002678 <HAL_GPIO_Init+0x330>)
 80024fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024fe:	4a5e      	ldr	r2, [pc, #376]	@ (8002678 <HAL_GPIO_Init+0x330>)
 8002500:	f043 0301 	orr.w	r3, r3, #1
 8002504:	6613      	str	r3, [r2, #96]	@ 0x60
 8002506:	4b5c      	ldr	r3, [pc, #368]	@ (8002678 <HAL_GPIO_Init+0x330>)
 8002508:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800250a:	f003 0301 	and.w	r3, r3, #1
 800250e:	60bb      	str	r3, [r7, #8]
 8002510:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002512:	4a5a      	ldr	r2, [pc, #360]	@ (800267c <HAL_GPIO_Init+0x334>)
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	089b      	lsrs	r3, r3, #2
 8002518:	3302      	adds	r3, #2
 800251a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800251e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	f003 0303 	and.w	r3, r3, #3
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	220f      	movs	r2, #15
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	43db      	mvns	r3, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4013      	ands	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800253c:	d025      	beq.n	800258a <HAL_GPIO_Init+0x242>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a4f      	ldr	r2, [pc, #316]	@ (8002680 <HAL_GPIO_Init+0x338>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d01f      	beq.n	8002586 <HAL_GPIO_Init+0x23e>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	4a4e      	ldr	r2, [pc, #312]	@ (8002684 <HAL_GPIO_Init+0x33c>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d019      	beq.n	8002582 <HAL_GPIO_Init+0x23a>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4a4d      	ldr	r2, [pc, #308]	@ (8002688 <HAL_GPIO_Init+0x340>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d013      	beq.n	800257e <HAL_GPIO_Init+0x236>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	4a4c      	ldr	r2, [pc, #304]	@ (800268c <HAL_GPIO_Init+0x344>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d00d      	beq.n	800257a <HAL_GPIO_Init+0x232>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4a4b      	ldr	r2, [pc, #300]	@ (8002690 <HAL_GPIO_Init+0x348>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d007      	beq.n	8002576 <HAL_GPIO_Init+0x22e>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4a4a      	ldr	r2, [pc, #296]	@ (8002694 <HAL_GPIO_Init+0x34c>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d101      	bne.n	8002572 <HAL_GPIO_Init+0x22a>
 800256e:	2306      	movs	r3, #6
 8002570:	e00c      	b.n	800258c <HAL_GPIO_Init+0x244>
 8002572:	2307      	movs	r3, #7
 8002574:	e00a      	b.n	800258c <HAL_GPIO_Init+0x244>
 8002576:	2305      	movs	r3, #5
 8002578:	e008      	b.n	800258c <HAL_GPIO_Init+0x244>
 800257a:	2304      	movs	r3, #4
 800257c:	e006      	b.n	800258c <HAL_GPIO_Init+0x244>
 800257e:	2303      	movs	r3, #3
 8002580:	e004      	b.n	800258c <HAL_GPIO_Init+0x244>
 8002582:	2302      	movs	r3, #2
 8002584:	e002      	b.n	800258c <HAL_GPIO_Init+0x244>
 8002586:	2301      	movs	r3, #1
 8002588:	e000      	b.n	800258c <HAL_GPIO_Init+0x244>
 800258a:	2300      	movs	r3, #0
 800258c:	697a      	ldr	r2, [r7, #20]
 800258e:	f002 0203 	and.w	r2, r2, #3
 8002592:	0092      	lsls	r2, r2, #2
 8002594:	4093      	lsls	r3, r2
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	4313      	orrs	r3, r2
 800259a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800259c:	4937      	ldr	r1, [pc, #220]	@ (800267c <HAL_GPIO_Init+0x334>)
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	089b      	lsrs	r3, r3, #2
 80025a2:	3302      	adds	r3, #2
 80025a4:	693a      	ldr	r2, [r7, #16]
 80025a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80025aa:	4b3b      	ldr	r3, [pc, #236]	@ (8002698 <HAL_GPIO_Init+0x350>)
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	43db      	mvns	r3, r3
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	4013      	ands	r3, r2
 80025b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d003      	beq.n	80025ce <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80025c6:	693a      	ldr	r2, [r7, #16]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80025ce:	4a32      	ldr	r2, [pc, #200]	@ (8002698 <HAL_GPIO_Init+0x350>)
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80025d4:	4b30      	ldr	r3, [pc, #192]	@ (8002698 <HAL_GPIO_Init+0x350>)
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	43db      	mvns	r3, r3
 80025de:	693a      	ldr	r2, [r7, #16]
 80025e0:	4013      	ands	r3, r2
 80025e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d003      	beq.n	80025f8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80025f0:	693a      	ldr	r2, [r7, #16]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80025f8:	4a27      	ldr	r2, [pc, #156]	@ (8002698 <HAL_GPIO_Init+0x350>)
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80025fe:	4b26      	ldr	r3, [pc, #152]	@ (8002698 <HAL_GPIO_Init+0x350>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	43db      	mvns	r3, r3
 8002608:	693a      	ldr	r2, [r7, #16]
 800260a:	4013      	ands	r3, r2
 800260c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d003      	beq.n	8002622 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	4313      	orrs	r3, r2
 8002620:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002622:	4a1d      	ldr	r2, [pc, #116]	@ (8002698 <HAL_GPIO_Init+0x350>)
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002628:	4b1b      	ldr	r3, [pc, #108]	@ (8002698 <HAL_GPIO_Init+0x350>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	43db      	mvns	r3, r3
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	4013      	ands	r3, r2
 8002636:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d003      	beq.n	800264c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002644:	693a      	ldr	r2, [r7, #16]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	4313      	orrs	r3, r2
 800264a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800264c:	4a12      	ldr	r2, [pc, #72]	@ (8002698 <HAL_GPIO_Init+0x350>)
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	3301      	adds	r3, #1
 8002656:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	fa22 f303 	lsr.w	r3, r2, r3
 8002662:	2b00      	cmp	r3, #0
 8002664:	f47f ae78 	bne.w	8002358 <HAL_GPIO_Init+0x10>
  }
}
 8002668:	bf00      	nop
 800266a:	bf00      	nop
 800266c:	371c      	adds	r7, #28
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	40021000 	.word	0x40021000
 800267c:	40010000 	.word	0x40010000
 8002680:	48000400 	.word	0x48000400
 8002684:	48000800 	.word	0x48000800
 8002688:	48000c00 	.word	0x48000c00
 800268c:	48001000 	.word	0x48001000
 8002690:	48001400 	.word	0x48001400
 8002694:	48001800 	.word	0x48001800
 8002698:	40010400 	.word	0x40010400

0800269c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800269c:	b480      	push	{r7}
 800269e:	b087      	sub	sp, #28
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026a6:	2300      	movs	r3, #0
 80026a8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80026aa:	e0cd      	b.n	8002848 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80026ac:	2201      	movs	r2, #1
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	fa02 f303 	lsl.w	r3, r2, r3
 80026b4:	683a      	ldr	r2, [r7, #0]
 80026b6:	4013      	ands	r3, r2
 80026b8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	f000 80c0 	beq.w	8002842 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80026c2:	4a68      	ldr	r2, [pc, #416]	@ (8002864 <HAL_GPIO_DeInit+0x1c8>)
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	089b      	lsrs	r3, r3, #2
 80026c8:	3302      	adds	r3, #2
 80026ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026ce:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	f003 0303 	and.w	r3, r3, #3
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	220f      	movs	r2, #15
 80026da:	fa02 f303 	lsl.w	r3, r2, r3
 80026de:	68fa      	ldr	r2, [r7, #12]
 80026e0:	4013      	ands	r3, r2
 80026e2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80026ea:	d025      	beq.n	8002738 <HAL_GPIO_DeInit+0x9c>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	4a5e      	ldr	r2, [pc, #376]	@ (8002868 <HAL_GPIO_DeInit+0x1cc>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d01f      	beq.n	8002734 <HAL_GPIO_DeInit+0x98>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	4a5d      	ldr	r2, [pc, #372]	@ (800286c <HAL_GPIO_DeInit+0x1d0>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d019      	beq.n	8002730 <HAL_GPIO_DeInit+0x94>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	4a5c      	ldr	r2, [pc, #368]	@ (8002870 <HAL_GPIO_DeInit+0x1d4>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d013      	beq.n	800272c <HAL_GPIO_DeInit+0x90>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	4a5b      	ldr	r2, [pc, #364]	@ (8002874 <HAL_GPIO_DeInit+0x1d8>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d00d      	beq.n	8002728 <HAL_GPIO_DeInit+0x8c>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	4a5a      	ldr	r2, [pc, #360]	@ (8002878 <HAL_GPIO_DeInit+0x1dc>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d007      	beq.n	8002724 <HAL_GPIO_DeInit+0x88>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	4a59      	ldr	r2, [pc, #356]	@ (800287c <HAL_GPIO_DeInit+0x1e0>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d101      	bne.n	8002720 <HAL_GPIO_DeInit+0x84>
 800271c:	2306      	movs	r3, #6
 800271e:	e00c      	b.n	800273a <HAL_GPIO_DeInit+0x9e>
 8002720:	2307      	movs	r3, #7
 8002722:	e00a      	b.n	800273a <HAL_GPIO_DeInit+0x9e>
 8002724:	2305      	movs	r3, #5
 8002726:	e008      	b.n	800273a <HAL_GPIO_DeInit+0x9e>
 8002728:	2304      	movs	r3, #4
 800272a:	e006      	b.n	800273a <HAL_GPIO_DeInit+0x9e>
 800272c:	2303      	movs	r3, #3
 800272e:	e004      	b.n	800273a <HAL_GPIO_DeInit+0x9e>
 8002730:	2302      	movs	r3, #2
 8002732:	e002      	b.n	800273a <HAL_GPIO_DeInit+0x9e>
 8002734:	2301      	movs	r3, #1
 8002736:	e000      	b.n	800273a <HAL_GPIO_DeInit+0x9e>
 8002738:	2300      	movs	r3, #0
 800273a:	697a      	ldr	r2, [r7, #20]
 800273c:	f002 0203 	and.w	r2, r2, #3
 8002740:	0092      	lsls	r2, r2, #2
 8002742:	4093      	lsls	r3, r2
 8002744:	68fa      	ldr	r2, [r7, #12]
 8002746:	429a      	cmp	r2, r3
 8002748:	d132      	bne.n	80027b0 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800274a:	4b4d      	ldr	r3, [pc, #308]	@ (8002880 <HAL_GPIO_DeInit+0x1e4>)
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	43db      	mvns	r3, r3
 8002752:	494b      	ldr	r1, [pc, #300]	@ (8002880 <HAL_GPIO_DeInit+0x1e4>)
 8002754:	4013      	ands	r3, r2
 8002756:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002758:	4b49      	ldr	r3, [pc, #292]	@ (8002880 <HAL_GPIO_DeInit+0x1e4>)
 800275a:	685a      	ldr	r2, [r3, #4]
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	43db      	mvns	r3, r3
 8002760:	4947      	ldr	r1, [pc, #284]	@ (8002880 <HAL_GPIO_DeInit+0x1e4>)
 8002762:	4013      	ands	r3, r2
 8002764:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8002766:	4b46      	ldr	r3, [pc, #280]	@ (8002880 <HAL_GPIO_DeInit+0x1e4>)
 8002768:	68da      	ldr	r2, [r3, #12]
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	43db      	mvns	r3, r3
 800276e:	4944      	ldr	r1, [pc, #272]	@ (8002880 <HAL_GPIO_DeInit+0x1e4>)
 8002770:	4013      	ands	r3, r2
 8002772:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002774:	4b42      	ldr	r3, [pc, #264]	@ (8002880 <HAL_GPIO_DeInit+0x1e4>)
 8002776:	689a      	ldr	r2, [r3, #8]
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	43db      	mvns	r3, r3
 800277c:	4940      	ldr	r1, [pc, #256]	@ (8002880 <HAL_GPIO_DeInit+0x1e4>)
 800277e:	4013      	ands	r3, r2
 8002780:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	f003 0303 	and.w	r3, r3, #3
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	220f      	movs	r2, #15
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002792:	4a34      	ldr	r2, [pc, #208]	@ (8002864 <HAL_GPIO_DeInit+0x1c8>)
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	089b      	lsrs	r3, r3, #2
 8002798:	3302      	adds	r3, #2
 800279a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	43da      	mvns	r2, r3
 80027a2:	4830      	ldr	r0, [pc, #192]	@ (8002864 <HAL_GPIO_DeInit+0x1c8>)
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	089b      	lsrs	r3, r3, #2
 80027a8:	400a      	ands	r2, r1
 80027aa:	3302      	adds	r3, #2
 80027ac:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	2103      	movs	r1, #3
 80027ba:	fa01 f303 	lsl.w	r3, r1, r3
 80027be:	431a      	orrs	r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	08da      	lsrs	r2, r3, #3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	3208      	adds	r2, #8
 80027cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	f003 0307 	and.w	r3, r3, #7
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	220f      	movs	r2, #15
 80027da:	fa02 f303 	lsl.w	r3, r2, r3
 80027de:	43db      	mvns	r3, r3
 80027e0:	697a      	ldr	r2, [r7, #20]
 80027e2:	08d2      	lsrs	r2, r2, #3
 80027e4:	4019      	ands	r1, r3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	3208      	adds	r2, #8
 80027ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	689a      	ldr	r2, [r3, #8]
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	2103      	movs	r1, #3
 80027f8:	fa01 f303 	lsl.w	r3, r1, r3
 80027fc:	43db      	mvns	r3, r3
 80027fe:	401a      	ands	r2, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	685a      	ldr	r2, [r3, #4]
 8002808:	2101      	movs	r1, #1
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	fa01 f303 	lsl.w	r3, r1, r3
 8002810:	43db      	mvns	r3, r3
 8002812:	401a      	ands	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	68da      	ldr	r2, [r3, #12]
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	005b      	lsls	r3, r3, #1
 8002820:	2103      	movs	r1, #3
 8002822:	fa01 f303 	lsl.w	r3, r1, r3
 8002826:	43db      	mvns	r3, r3
 8002828:	401a      	ands	r2, r3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002832:	2101      	movs	r1, #1
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	fa01 f303 	lsl.w	r3, r1, r3
 800283a:	43db      	mvns	r3, r3
 800283c:	401a      	ands	r2, r3
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	3301      	adds	r3, #1
 8002846:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002848:	683a      	ldr	r2, [r7, #0]
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	fa22 f303 	lsr.w	r3, r2, r3
 8002850:	2b00      	cmp	r3, #0
 8002852:	f47f af2b 	bne.w	80026ac <HAL_GPIO_DeInit+0x10>
  }
}
 8002856:	bf00      	nop
 8002858:	bf00      	nop
 800285a:	371c      	adds	r7, #28
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr
 8002864:	40010000 	.word	0x40010000
 8002868:	48000400 	.word	0x48000400
 800286c:	48000800 	.word	0x48000800
 8002870:	48000c00 	.word	0x48000c00
 8002874:	48001000 	.word	0x48001000
 8002878:	48001400 	.word	0x48001400
 800287c:	48001800 	.word	0x48001800
 8002880:	40010400 	.word	0x40010400

08002884 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	460b      	mov	r3, r1
 800288e:	807b      	strh	r3, [r7, #2]
 8002890:	4613      	mov	r3, r2
 8002892:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002894:	787b      	ldrb	r3, [r7, #1]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d003      	beq.n	80028a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800289a:	887a      	ldrh	r2, [r7, #2]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80028a0:	e002      	b.n	80028a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80028a2:	887a      	ldrh	r2, [r7, #2]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80028a8:	bf00      	nop
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80028b8:	4b04      	ldr	r3, [pc, #16]	@ (80028cc <HAL_PWREx_GetVoltageRange+0x18>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop
 80028cc:	40007000 	.word	0x40007000

080028d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b085      	sub	sp, #20
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028de:	d130      	bne.n	8002942 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80028e0:	4b23      	ldr	r3, [pc, #140]	@ (8002970 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80028e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028ec:	d038      	beq.n	8002960 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80028ee:	4b20      	ldr	r3, [pc, #128]	@ (8002970 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80028f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002970 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028f8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028fc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80028fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002974 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2232      	movs	r2, #50	@ 0x32
 8002904:	fb02 f303 	mul.w	r3, r2, r3
 8002908:	4a1b      	ldr	r2, [pc, #108]	@ (8002978 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800290a:	fba2 2303 	umull	r2, r3, r2, r3
 800290e:	0c9b      	lsrs	r3, r3, #18
 8002910:	3301      	adds	r3, #1
 8002912:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002914:	e002      	b.n	800291c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	3b01      	subs	r3, #1
 800291a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800291c:	4b14      	ldr	r3, [pc, #80]	@ (8002970 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800291e:	695b      	ldr	r3, [r3, #20]
 8002920:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002924:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002928:	d102      	bne.n	8002930 <HAL_PWREx_ControlVoltageScaling+0x60>
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d1f2      	bne.n	8002916 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002930:	4b0f      	ldr	r3, [pc, #60]	@ (8002970 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002932:	695b      	ldr	r3, [r3, #20]
 8002934:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002938:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800293c:	d110      	bne.n	8002960 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e00f      	b.n	8002962 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002942:	4b0b      	ldr	r3, [pc, #44]	@ (8002970 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800294a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800294e:	d007      	beq.n	8002960 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002950:	4b07      	ldr	r3, [pc, #28]	@ (8002970 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002958:	4a05      	ldr	r2, [pc, #20]	@ (8002970 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800295a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800295e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002960:	2300      	movs	r3, #0
}
 8002962:	4618      	mov	r0, r3
 8002964:	3714      	adds	r7, #20
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	40007000 	.word	0x40007000
 8002974:	20000034 	.word	0x20000034
 8002978:	431bde83 	.word	0x431bde83

0800297c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b088      	sub	sp, #32
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d101      	bne.n	800298e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e3ca      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800298e:	4b97      	ldr	r3, [pc, #604]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	f003 030c 	and.w	r3, r3, #12
 8002996:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002998:	4b94      	ldr	r3, [pc, #592]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	f003 0303 	and.w	r3, r3, #3
 80029a0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0310 	and.w	r3, r3, #16
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	f000 80e4 	beq.w	8002b78 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80029b0:	69bb      	ldr	r3, [r7, #24]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d007      	beq.n	80029c6 <HAL_RCC_OscConfig+0x4a>
 80029b6:	69bb      	ldr	r3, [r7, #24]
 80029b8:	2b0c      	cmp	r3, #12
 80029ba:	f040 808b 	bne.w	8002ad4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	f040 8087 	bne.w	8002ad4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80029c6:	4b89      	ldr	r3, [pc, #548]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0302 	and.w	r3, r3, #2
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d005      	beq.n	80029de <HAL_RCC_OscConfig+0x62>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	699b      	ldr	r3, [r3, #24]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e3a2      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6a1a      	ldr	r2, [r3, #32]
 80029e2:	4b82      	ldr	r3, [pc, #520]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0308 	and.w	r3, r3, #8
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d004      	beq.n	80029f8 <HAL_RCC_OscConfig+0x7c>
 80029ee:	4b7f      	ldr	r3, [pc, #508]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029f6:	e005      	b.n	8002a04 <HAL_RCC_OscConfig+0x88>
 80029f8:	4b7c      	ldr	r3, [pc, #496]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 80029fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029fe:	091b      	lsrs	r3, r3, #4
 8002a00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d223      	bcs.n	8002a50 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6a1b      	ldr	r3, [r3, #32]
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f000 fd55 	bl	80034bc <RCC_SetFlashLatencyFromMSIRange>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d001      	beq.n	8002a1c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e383      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a1c:	4b73      	ldr	r3, [pc, #460]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a72      	ldr	r2, [pc, #456]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002a22:	f043 0308 	orr.w	r3, r3, #8
 8002a26:	6013      	str	r3, [r2, #0]
 8002a28:	4b70      	ldr	r3, [pc, #448]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a1b      	ldr	r3, [r3, #32]
 8002a34:	496d      	ldr	r1, [pc, #436]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002a36:	4313      	orrs	r3, r2
 8002a38:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a3a:	4b6c      	ldr	r3, [pc, #432]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	69db      	ldr	r3, [r3, #28]
 8002a46:	021b      	lsls	r3, r3, #8
 8002a48:	4968      	ldr	r1, [pc, #416]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	604b      	str	r3, [r1, #4]
 8002a4e:	e025      	b.n	8002a9c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a50:	4b66      	ldr	r3, [pc, #408]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a65      	ldr	r2, [pc, #404]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002a56:	f043 0308 	orr.w	r3, r3, #8
 8002a5a:	6013      	str	r3, [r2, #0]
 8002a5c:	4b63      	ldr	r3, [pc, #396]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6a1b      	ldr	r3, [r3, #32]
 8002a68:	4960      	ldr	r1, [pc, #384]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a6e:	4b5f      	ldr	r3, [pc, #380]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	69db      	ldr	r3, [r3, #28]
 8002a7a:	021b      	lsls	r3, r3, #8
 8002a7c:	495b      	ldr	r1, [pc, #364]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a82:	69bb      	ldr	r3, [r7, #24]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d109      	bne.n	8002a9c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6a1b      	ldr	r3, [r3, #32]
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f000 fd15 	bl	80034bc <RCC_SetFlashLatencyFromMSIRange>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e343      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a9c:	f000 fc4a 	bl	8003334 <HAL_RCC_GetSysClockFreq>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	4b52      	ldr	r3, [pc, #328]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	091b      	lsrs	r3, r3, #4
 8002aa8:	f003 030f 	and.w	r3, r3, #15
 8002aac:	4950      	ldr	r1, [pc, #320]	@ (8002bf0 <HAL_RCC_OscConfig+0x274>)
 8002aae:	5ccb      	ldrb	r3, [r1, r3]
 8002ab0:	f003 031f 	and.w	r3, r3, #31
 8002ab4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ab8:	4a4e      	ldr	r2, [pc, #312]	@ (8002bf4 <HAL_RCC_OscConfig+0x278>)
 8002aba:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002abc:	4b4e      	ldr	r3, [pc, #312]	@ (8002bf8 <HAL_RCC_OscConfig+0x27c>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f7ff fa23 	bl	8001f0c <HAL_InitTick>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002aca:	7bfb      	ldrb	r3, [r7, #15]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d052      	beq.n	8002b76 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002ad0:	7bfb      	ldrb	r3, [r7, #15]
 8002ad2:	e327      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	699b      	ldr	r3, [r3, #24]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d032      	beq.n	8002b42 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002adc:	4b43      	ldr	r3, [pc, #268]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a42      	ldr	r2, [pc, #264]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002ae2:	f043 0301 	orr.w	r3, r3, #1
 8002ae6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ae8:	f7ff fa60 	bl	8001fac <HAL_GetTick>
 8002aec:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002aee:	e008      	b.n	8002b02 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002af0:	f7ff fa5c 	bl	8001fac <HAL_GetTick>
 8002af4:	4602      	mov	r2, r0
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e310      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b02:	4b3a      	ldr	r3, [pc, #232]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d0f0      	beq.n	8002af0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b0e:	4b37      	ldr	r3, [pc, #220]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a36      	ldr	r2, [pc, #216]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002b14:	f043 0308 	orr.w	r3, r3, #8
 8002b18:	6013      	str	r3, [r2, #0]
 8002b1a:	4b34      	ldr	r3, [pc, #208]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6a1b      	ldr	r3, [r3, #32]
 8002b26:	4931      	ldr	r1, [pc, #196]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b2c:	4b2f      	ldr	r3, [pc, #188]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	69db      	ldr	r3, [r3, #28]
 8002b38:	021b      	lsls	r3, r3, #8
 8002b3a:	492c      	ldr	r1, [pc, #176]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	604b      	str	r3, [r1, #4]
 8002b40:	e01a      	b.n	8002b78 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002b42:	4b2a      	ldr	r3, [pc, #168]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a29      	ldr	r2, [pc, #164]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002b48:	f023 0301 	bic.w	r3, r3, #1
 8002b4c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b4e:	f7ff fa2d 	bl	8001fac <HAL_GetTick>
 8002b52:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b54:	e008      	b.n	8002b68 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b56:	f7ff fa29 	bl	8001fac <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	2b02      	cmp	r3, #2
 8002b62:	d901      	bls.n	8002b68 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e2dd      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b68:	4b20      	ldr	r3, [pc, #128]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0302 	and.w	r3, r3, #2
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d1f0      	bne.n	8002b56 <HAL_RCC_OscConfig+0x1da>
 8002b74:	e000      	b.n	8002b78 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b76:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0301 	and.w	r3, r3, #1
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d074      	beq.n	8002c6e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002b84:	69bb      	ldr	r3, [r7, #24]
 8002b86:	2b08      	cmp	r3, #8
 8002b88:	d005      	beq.n	8002b96 <HAL_RCC_OscConfig+0x21a>
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	2b0c      	cmp	r3, #12
 8002b8e:	d10e      	bne.n	8002bae <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	2b03      	cmp	r3, #3
 8002b94:	d10b      	bne.n	8002bae <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b96:	4b15      	ldr	r3, [pc, #84]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d064      	beq.n	8002c6c <HAL_RCC_OscConfig+0x2f0>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d160      	bne.n	8002c6c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e2ba      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bb6:	d106      	bne.n	8002bc6 <HAL_RCC_OscConfig+0x24a>
 8002bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a0b      	ldr	r2, [pc, #44]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002bbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bc2:	6013      	str	r3, [r2, #0]
 8002bc4:	e026      	b.n	8002c14 <HAL_RCC_OscConfig+0x298>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bce:	d115      	bne.n	8002bfc <HAL_RCC_OscConfig+0x280>
 8002bd0:	4b06      	ldr	r3, [pc, #24]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a05      	ldr	r2, [pc, #20]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002bd6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bda:	6013      	str	r3, [r2, #0]
 8002bdc:	4b03      	ldr	r3, [pc, #12]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a02      	ldr	r2, [pc, #8]	@ (8002bec <HAL_RCC_OscConfig+0x270>)
 8002be2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002be6:	6013      	str	r3, [r2, #0]
 8002be8:	e014      	b.n	8002c14 <HAL_RCC_OscConfig+0x298>
 8002bea:	bf00      	nop
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	08006944 	.word	0x08006944
 8002bf4:	20000034 	.word	0x20000034
 8002bf8:	20000038 	.word	0x20000038
 8002bfc:	4ba0      	ldr	r3, [pc, #640]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a9f      	ldr	r2, [pc, #636]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002c02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c06:	6013      	str	r3, [r2, #0]
 8002c08:	4b9d      	ldr	r3, [pc, #628]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a9c      	ldr	r2, [pc, #624]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002c0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d013      	beq.n	8002c44 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c1c:	f7ff f9c6 	bl	8001fac <HAL_GetTick>
 8002c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c22:	e008      	b.n	8002c36 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c24:	f7ff f9c2 	bl	8001fac <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	2b64      	cmp	r3, #100	@ 0x64
 8002c30:	d901      	bls.n	8002c36 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002c32:	2303      	movs	r3, #3
 8002c34:	e276      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c36:	4b92      	ldr	r3, [pc, #584]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d0f0      	beq.n	8002c24 <HAL_RCC_OscConfig+0x2a8>
 8002c42:	e014      	b.n	8002c6e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c44:	f7ff f9b2 	bl	8001fac <HAL_GetTick>
 8002c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c4a:	e008      	b.n	8002c5e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c4c:	f7ff f9ae 	bl	8001fac <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b64      	cmp	r3, #100	@ 0x64
 8002c58:	d901      	bls.n	8002c5e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e262      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c5e:	4b88      	ldr	r3, [pc, #544]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1f0      	bne.n	8002c4c <HAL_RCC_OscConfig+0x2d0>
 8002c6a:	e000      	b.n	8002c6e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0302 	and.w	r3, r3, #2
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d060      	beq.n	8002d3c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	2b04      	cmp	r3, #4
 8002c7e:	d005      	beq.n	8002c8c <HAL_RCC_OscConfig+0x310>
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	2b0c      	cmp	r3, #12
 8002c84:	d119      	bne.n	8002cba <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d116      	bne.n	8002cba <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c8c:	4b7c      	ldr	r3, [pc, #496]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d005      	beq.n	8002ca4 <HAL_RCC_OscConfig+0x328>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d101      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e23f      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ca4:	4b76      	ldr	r3, [pc, #472]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	691b      	ldr	r3, [r3, #16]
 8002cb0:	061b      	lsls	r3, r3, #24
 8002cb2:	4973      	ldr	r1, [pc, #460]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002cb8:	e040      	b.n	8002d3c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d023      	beq.n	8002d0a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cc2:	4b6f      	ldr	r3, [pc, #444]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a6e      	ldr	r2, [pc, #440]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002cc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ccc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cce:	f7ff f96d 	bl	8001fac <HAL_GetTick>
 8002cd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cd4:	e008      	b.n	8002ce8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cd6:	f7ff f969 	bl	8001fac <HAL_GetTick>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	1ad3      	subs	r3, r2, r3
 8002ce0:	2b02      	cmp	r3, #2
 8002ce2:	d901      	bls.n	8002ce8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002ce4:	2303      	movs	r3, #3
 8002ce6:	e21d      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ce8:	4b65      	ldr	r3, [pc, #404]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d0f0      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cf4:	4b62      	ldr	r3, [pc, #392]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	691b      	ldr	r3, [r3, #16]
 8002d00:	061b      	lsls	r3, r3, #24
 8002d02:	495f      	ldr	r1, [pc, #380]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002d04:	4313      	orrs	r3, r2
 8002d06:	604b      	str	r3, [r1, #4]
 8002d08:	e018      	b.n	8002d3c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d0a:	4b5d      	ldr	r3, [pc, #372]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a5c      	ldr	r2, [pc, #368]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002d10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002d14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d16:	f7ff f949 	bl	8001fac <HAL_GetTick>
 8002d1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d1c:	e008      	b.n	8002d30 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d1e:	f7ff f945 	bl	8001fac <HAL_GetTick>
 8002d22:	4602      	mov	r2, r0
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	1ad3      	subs	r3, r2, r3
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d901      	bls.n	8002d30 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e1f9      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d30:	4b53      	ldr	r3, [pc, #332]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d1f0      	bne.n	8002d1e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0308 	and.w	r3, r3, #8
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d03c      	beq.n	8002dc2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	695b      	ldr	r3, [r3, #20]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d01c      	beq.n	8002d8a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d50:	4b4b      	ldr	r3, [pc, #300]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002d52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d56:	4a4a      	ldr	r2, [pc, #296]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002d58:	f043 0301 	orr.w	r3, r3, #1
 8002d5c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d60:	f7ff f924 	bl	8001fac <HAL_GetTick>
 8002d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d66:	e008      	b.n	8002d7a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d68:	f7ff f920 	bl	8001fac <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d901      	bls.n	8002d7a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e1d4      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d7a:	4b41      	ldr	r3, [pc, #260]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002d7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d80:	f003 0302 	and.w	r3, r3, #2
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d0ef      	beq.n	8002d68 <HAL_RCC_OscConfig+0x3ec>
 8002d88:	e01b      	b.n	8002dc2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d8a:	4b3d      	ldr	r3, [pc, #244]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002d8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d90:	4a3b      	ldr	r2, [pc, #236]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002d92:	f023 0301 	bic.w	r3, r3, #1
 8002d96:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d9a:	f7ff f907 	bl	8001fac <HAL_GetTick>
 8002d9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002da0:	e008      	b.n	8002db4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002da2:	f7ff f903 	bl	8001fac <HAL_GetTick>
 8002da6:	4602      	mov	r2, r0
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	2b02      	cmp	r3, #2
 8002dae:	d901      	bls.n	8002db4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002db0:	2303      	movs	r3, #3
 8002db2:	e1b7      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002db4:	4b32      	ldr	r3, [pc, #200]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002db6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d1ef      	bne.n	8002da2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0304 	and.w	r3, r3, #4
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	f000 80a6 	beq.w	8002f1c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002dd4:	4b2a      	ldr	r3, [pc, #168]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002dd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d10d      	bne.n	8002dfc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002de0:	4b27      	ldr	r3, [pc, #156]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002de2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002de4:	4a26      	ldr	r2, [pc, #152]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002de6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002dea:	6593      	str	r3, [r2, #88]	@ 0x58
 8002dec:	4b24      	ldr	r3, [pc, #144]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002dee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002df0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002df4:	60bb      	str	r3, [r7, #8]
 8002df6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dfc:	4b21      	ldr	r3, [pc, #132]	@ (8002e84 <HAL_RCC_OscConfig+0x508>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d118      	bne.n	8002e3a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e08:	4b1e      	ldr	r3, [pc, #120]	@ (8002e84 <HAL_RCC_OscConfig+0x508>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a1d      	ldr	r2, [pc, #116]	@ (8002e84 <HAL_RCC_OscConfig+0x508>)
 8002e0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e12:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e14:	f7ff f8ca 	bl	8001fac <HAL_GetTick>
 8002e18:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e1a:	e008      	b.n	8002e2e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e1c:	f7ff f8c6 	bl	8001fac <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e17a      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e2e:	4b15      	ldr	r3, [pc, #84]	@ (8002e84 <HAL_RCC_OscConfig+0x508>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d0f0      	beq.n	8002e1c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d108      	bne.n	8002e54 <HAL_RCC_OscConfig+0x4d8>
 8002e42:	4b0f      	ldr	r3, [pc, #60]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e48:	4a0d      	ldr	r2, [pc, #52]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002e4a:	f043 0301 	orr.w	r3, r3, #1
 8002e4e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e52:	e029      	b.n	8002ea8 <HAL_RCC_OscConfig+0x52c>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	2b05      	cmp	r3, #5
 8002e5a:	d115      	bne.n	8002e88 <HAL_RCC_OscConfig+0x50c>
 8002e5c:	4b08      	ldr	r3, [pc, #32]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e62:	4a07      	ldr	r2, [pc, #28]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002e64:	f043 0304 	orr.w	r3, r3, #4
 8002e68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e6c:	4b04      	ldr	r3, [pc, #16]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e72:	4a03      	ldr	r2, [pc, #12]	@ (8002e80 <HAL_RCC_OscConfig+0x504>)
 8002e74:	f043 0301 	orr.w	r3, r3, #1
 8002e78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e7c:	e014      	b.n	8002ea8 <HAL_RCC_OscConfig+0x52c>
 8002e7e:	bf00      	nop
 8002e80:	40021000 	.word	0x40021000
 8002e84:	40007000 	.word	0x40007000
 8002e88:	4b9c      	ldr	r3, [pc, #624]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8002e8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e8e:	4a9b      	ldr	r2, [pc, #620]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8002e90:	f023 0301 	bic.w	r3, r3, #1
 8002e94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e98:	4b98      	ldr	r3, [pc, #608]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8002e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e9e:	4a97      	ldr	r2, [pc, #604]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8002ea0:	f023 0304 	bic.w	r3, r3, #4
 8002ea4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d016      	beq.n	8002ede <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eb0:	f7ff f87c 	bl	8001fac <HAL_GetTick>
 8002eb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002eb6:	e00a      	b.n	8002ece <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eb8:	f7ff f878 	bl	8001fac <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d901      	bls.n	8002ece <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002eca:	2303      	movs	r3, #3
 8002ecc:	e12a      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ece:	4b8b      	ldr	r3, [pc, #556]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8002ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ed4:	f003 0302 	and.w	r3, r3, #2
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d0ed      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x53c>
 8002edc:	e015      	b.n	8002f0a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ede:	f7ff f865 	bl	8001fac <HAL_GetTick>
 8002ee2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ee4:	e00a      	b.n	8002efc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ee6:	f7ff f861 	bl	8001fac <HAL_GetTick>
 8002eea:	4602      	mov	r2, r0
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d901      	bls.n	8002efc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002ef8:	2303      	movs	r3, #3
 8002efa:	e113      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002efc:	4b7f      	ldr	r3, [pc, #508]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8002efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f02:	f003 0302 	and.w	r3, r3, #2
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d1ed      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f0a:	7ffb      	ldrb	r3, [r7, #31]
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d105      	bne.n	8002f1c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f10:	4b7a      	ldr	r3, [pc, #488]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8002f12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f14:	4a79      	ldr	r2, [pc, #484]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8002f16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f1a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	f000 80fe 	beq.w	8003122 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	f040 80d0 	bne.w	80030d0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002f30:	4b72      	ldr	r3, [pc, #456]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	f003 0203 	and.w	r2, r3, #3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d130      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d127      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f60:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d11f      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f6c:	687a      	ldr	r2, [r7, #4]
 8002f6e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002f70:	2a07      	cmp	r2, #7
 8002f72:	bf14      	ite	ne
 8002f74:	2201      	movne	r2, #1
 8002f76:	2200      	moveq	r2, #0
 8002f78:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d113      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f88:	085b      	lsrs	r3, r3, #1
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	d109      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9c:	085b      	lsrs	r3, r3, #1
 8002f9e:	3b01      	subs	r3, #1
 8002fa0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d06e      	beq.n	8003084 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002fa6:	69bb      	ldr	r3, [r7, #24]
 8002fa8:	2b0c      	cmp	r3, #12
 8002faa:	d069      	beq.n	8003080 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002fac:	4b53      	ldr	r3, [pc, #332]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d105      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002fb8:	4b50      	ldr	r3, [pc, #320]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d001      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e0ad      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002fc8:	4b4c      	ldr	r3, [pc, #304]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a4b      	ldr	r2, [pc, #300]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8002fce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002fd2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002fd4:	f7fe ffea 	bl	8001fac <HAL_GetTick>
 8002fd8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fda:	e008      	b.n	8002fee <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fdc:	f7fe ffe6 	bl	8001fac <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d901      	bls.n	8002fee <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e09a      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fee:	4b43      	ldr	r3, [pc, #268]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d1f0      	bne.n	8002fdc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ffa:	4b40      	ldr	r3, [pc, #256]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8002ffc:	68da      	ldr	r2, [r3, #12]
 8002ffe:	4b40      	ldr	r3, [pc, #256]	@ (8003100 <HAL_RCC_OscConfig+0x784>)
 8003000:	4013      	ands	r3, r2
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800300a:	3a01      	subs	r2, #1
 800300c:	0112      	lsls	r2, r2, #4
 800300e:	4311      	orrs	r1, r2
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003014:	0212      	lsls	r2, r2, #8
 8003016:	4311      	orrs	r1, r2
 8003018:	687a      	ldr	r2, [r7, #4]
 800301a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800301c:	0852      	lsrs	r2, r2, #1
 800301e:	3a01      	subs	r2, #1
 8003020:	0552      	lsls	r2, r2, #21
 8003022:	4311      	orrs	r1, r2
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003028:	0852      	lsrs	r2, r2, #1
 800302a:	3a01      	subs	r2, #1
 800302c:	0652      	lsls	r2, r2, #25
 800302e:	4311      	orrs	r1, r2
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003034:	0912      	lsrs	r2, r2, #4
 8003036:	0452      	lsls	r2, r2, #17
 8003038:	430a      	orrs	r2, r1
 800303a:	4930      	ldr	r1, [pc, #192]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 800303c:	4313      	orrs	r3, r2
 800303e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003040:	4b2e      	ldr	r3, [pc, #184]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a2d      	ldr	r2, [pc, #180]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8003046:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800304a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800304c:	4b2b      	ldr	r3, [pc, #172]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	4a2a      	ldr	r2, [pc, #168]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8003052:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003056:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003058:	f7fe ffa8 	bl	8001fac <HAL_GetTick>
 800305c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800305e:	e008      	b.n	8003072 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003060:	f7fe ffa4 	bl	8001fac <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	2b02      	cmp	r3, #2
 800306c:	d901      	bls.n	8003072 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e058      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003072:	4b22      	ldr	r3, [pc, #136]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d0f0      	beq.n	8003060 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800307e:	e050      	b.n	8003122 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e04f      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003084:	4b1d      	ldr	r3, [pc, #116]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d148      	bne.n	8003122 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003090:	4b1a      	ldr	r3, [pc, #104]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a19      	ldr	r2, [pc, #100]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 8003096:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800309a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800309c:	4b17      	ldr	r3, [pc, #92]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	4a16      	ldr	r2, [pc, #88]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 80030a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80030a6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80030a8:	f7fe ff80 	bl	8001fac <HAL_GetTick>
 80030ac:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030ae:	e008      	b.n	80030c2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030b0:	f7fe ff7c 	bl	8001fac <HAL_GetTick>
 80030b4:	4602      	mov	r2, r0
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	d901      	bls.n	80030c2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	e030      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030c2:	4b0e      	ldr	r3, [pc, #56]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d0f0      	beq.n	80030b0 <HAL_RCC_OscConfig+0x734>
 80030ce:	e028      	b.n	8003122 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80030d0:	69bb      	ldr	r3, [r7, #24]
 80030d2:	2b0c      	cmp	r3, #12
 80030d4:	d023      	beq.n	800311e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030d6:	4b09      	ldr	r3, [pc, #36]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a08      	ldr	r2, [pc, #32]	@ (80030fc <HAL_RCC_OscConfig+0x780>)
 80030dc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80030e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030e2:	f7fe ff63 	bl	8001fac <HAL_GetTick>
 80030e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030e8:	e00c      	b.n	8003104 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030ea:	f7fe ff5f 	bl	8001fac <HAL_GetTick>
 80030ee:	4602      	mov	r2, r0
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d905      	bls.n	8003104 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80030f8:	2303      	movs	r3, #3
 80030fa:	e013      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
 80030fc:	40021000 	.word	0x40021000
 8003100:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003104:	4b09      	ldr	r3, [pc, #36]	@ (800312c <HAL_RCC_OscConfig+0x7b0>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d1ec      	bne.n	80030ea <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003110:	4b06      	ldr	r3, [pc, #24]	@ (800312c <HAL_RCC_OscConfig+0x7b0>)
 8003112:	68da      	ldr	r2, [r3, #12]
 8003114:	4905      	ldr	r1, [pc, #20]	@ (800312c <HAL_RCC_OscConfig+0x7b0>)
 8003116:	4b06      	ldr	r3, [pc, #24]	@ (8003130 <HAL_RCC_OscConfig+0x7b4>)
 8003118:	4013      	ands	r3, r2
 800311a:	60cb      	str	r3, [r1, #12]
 800311c:	e001      	b.n	8003122 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e000      	b.n	8003124 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003122:	2300      	movs	r3, #0
}
 8003124:	4618      	mov	r0, r3
 8003126:	3720      	adds	r7, #32
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	40021000 	.word	0x40021000
 8003130:	feeefffc 	.word	0xfeeefffc

08003134 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d101      	bne.n	8003148 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e0e7      	b.n	8003318 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003148:	4b75      	ldr	r3, [pc, #468]	@ (8003320 <HAL_RCC_ClockConfig+0x1ec>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0307 	and.w	r3, r3, #7
 8003150:	683a      	ldr	r2, [r7, #0]
 8003152:	429a      	cmp	r2, r3
 8003154:	d910      	bls.n	8003178 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003156:	4b72      	ldr	r3, [pc, #456]	@ (8003320 <HAL_RCC_ClockConfig+0x1ec>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f023 0207 	bic.w	r2, r3, #7
 800315e:	4970      	ldr	r1, [pc, #448]	@ (8003320 <HAL_RCC_ClockConfig+0x1ec>)
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	4313      	orrs	r3, r2
 8003164:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003166:	4b6e      	ldr	r3, [pc, #440]	@ (8003320 <HAL_RCC_ClockConfig+0x1ec>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0307 	and.w	r3, r3, #7
 800316e:	683a      	ldr	r2, [r7, #0]
 8003170:	429a      	cmp	r2, r3
 8003172:	d001      	beq.n	8003178 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e0cf      	b.n	8003318 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 0302 	and.w	r3, r3, #2
 8003180:	2b00      	cmp	r3, #0
 8003182:	d010      	beq.n	80031a6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	689a      	ldr	r2, [r3, #8]
 8003188:	4b66      	ldr	r3, [pc, #408]	@ (8003324 <HAL_RCC_ClockConfig+0x1f0>)
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003190:	429a      	cmp	r2, r3
 8003192:	d908      	bls.n	80031a6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003194:	4b63      	ldr	r3, [pc, #396]	@ (8003324 <HAL_RCC_ClockConfig+0x1f0>)
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	4960      	ldr	r1, [pc, #384]	@ (8003324 <HAL_RCC_ClockConfig+0x1f0>)
 80031a2:	4313      	orrs	r3, r2
 80031a4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 0301 	and.w	r3, r3, #1
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d04c      	beq.n	800324c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	2b03      	cmp	r3, #3
 80031b8:	d107      	bne.n	80031ca <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031ba:	4b5a      	ldr	r3, [pc, #360]	@ (8003324 <HAL_RCC_ClockConfig+0x1f0>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d121      	bne.n	800320a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e0a6      	b.n	8003318 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d107      	bne.n	80031e2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031d2:	4b54      	ldr	r3, [pc, #336]	@ (8003324 <HAL_RCC_ClockConfig+0x1f0>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d115      	bne.n	800320a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e09a      	b.n	8003318 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d107      	bne.n	80031fa <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031ea:	4b4e      	ldr	r3, [pc, #312]	@ (8003324 <HAL_RCC_ClockConfig+0x1f0>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d109      	bne.n	800320a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e08e      	b.n	8003318 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031fa:	4b4a      	ldr	r3, [pc, #296]	@ (8003324 <HAL_RCC_ClockConfig+0x1f0>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003202:	2b00      	cmp	r3, #0
 8003204:	d101      	bne.n	800320a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e086      	b.n	8003318 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800320a:	4b46      	ldr	r3, [pc, #280]	@ (8003324 <HAL_RCC_ClockConfig+0x1f0>)
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	f023 0203 	bic.w	r2, r3, #3
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	4943      	ldr	r1, [pc, #268]	@ (8003324 <HAL_RCC_ClockConfig+0x1f0>)
 8003218:	4313      	orrs	r3, r2
 800321a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800321c:	f7fe fec6 	bl	8001fac <HAL_GetTick>
 8003220:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003222:	e00a      	b.n	800323a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003224:	f7fe fec2 	bl	8001fac <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003232:	4293      	cmp	r3, r2
 8003234:	d901      	bls.n	800323a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003236:	2303      	movs	r3, #3
 8003238:	e06e      	b.n	8003318 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800323a:	4b3a      	ldr	r3, [pc, #232]	@ (8003324 <HAL_RCC_ClockConfig+0x1f0>)
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	f003 020c 	and.w	r2, r3, #12
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	429a      	cmp	r2, r3
 800324a:	d1eb      	bne.n	8003224 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 0302 	and.w	r3, r3, #2
 8003254:	2b00      	cmp	r3, #0
 8003256:	d010      	beq.n	800327a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	689a      	ldr	r2, [r3, #8]
 800325c:	4b31      	ldr	r3, [pc, #196]	@ (8003324 <HAL_RCC_ClockConfig+0x1f0>)
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003264:	429a      	cmp	r2, r3
 8003266:	d208      	bcs.n	800327a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003268:	4b2e      	ldr	r3, [pc, #184]	@ (8003324 <HAL_RCC_ClockConfig+0x1f0>)
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	492b      	ldr	r1, [pc, #172]	@ (8003324 <HAL_RCC_ClockConfig+0x1f0>)
 8003276:	4313      	orrs	r3, r2
 8003278:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800327a:	4b29      	ldr	r3, [pc, #164]	@ (8003320 <HAL_RCC_ClockConfig+0x1ec>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0307 	and.w	r3, r3, #7
 8003282:	683a      	ldr	r2, [r7, #0]
 8003284:	429a      	cmp	r2, r3
 8003286:	d210      	bcs.n	80032aa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003288:	4b25      	ldr	r3, [pc, #148]	@ (8003320 <HAL_RCC_ClockConfig+0x1ec>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f023 0207 	bic.w	r2, r3, #7
 8003290:	4923      	ldr	r1, [pc, #140]	@ (8003320 <HAL_RCC_ClockConfig+0x1ec>)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	4313      	orrs	r3, r2
 8003296:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003298:	4b21      	ldr	r3, [pc, #132]	@ (8003320 <HAL_RCC_ClockConfig+0x1ec>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 0307 	and.w	r3, r3, #7
 80032a0:	683a      	ldr	r2, [r7, #0]
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d001      	beq.n	80032aa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e036      	b.n	8003318 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0304 	and.w	r3, r3, #4
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d008      	beq.n	80032c8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032b6:	4b1b      	ldr	r3, [pc, #108]	@ (8003324 <HAL_RCC_ClockConfig+0x1f0>)
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	4918      	ldr	r1, [pc, #96]	@ (8003324 <HAL_RCC_ClockConfig+0x1f0>)
 80032c4:	4313      	orrs	r3, r2
 80032c6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0308 	and.w	r3, r3, #8
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d009      	beq.n	80032e8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032d4:	4b13      	ldr	r3, [pc, #76]	@ (8003324 <HAL_RCC_ClockConfig+0x1f0>)
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	691b      	ldr	r3, [r3, #16]
 80032e0:	00db      	lsls	r3, r3, #3
 80032e2:	4910      	ldr	r1, [pc, #64]	@ (8003324 <HAL_RCC_ClockConfig+0x1f0>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80032e8:	f000 f824 	bl	8003334 <HAL_RCC_GetSysClockFreq>
 80032ec:	4602      	mov	r2, r0
 80032ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003324 <HAL_RCC_ClockConfig+0x1f0>)
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	091b      	lsrs	r3, r3, #4
 80032f4:	f003 030f 	and.w	r3, r3, #15
 80032f8:	490b      	ldr	r1, [pc, #44]	@ (8003328 <HAL_RCC_ClockConfig+0x1f4>)
 80032fa:	5ccb      	ldrb	r3, [r1, r3]
 80032fc:	f003 031f 	and.w	r3, r3, #31
 8003300:	fa22 f303 	lsr.w	r3, r2, r3
 8003304:	4a09      	ldr	r2, [pc, #36]	@ (800332c <HAL_RCC_ClockConfig+0x1f8>)
 8003306:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003308:	4b09      	ldr	r3, [pc, #36]	@ (8003330 <HAL_RCC_ClockConfig+0x1fc>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4618      	mov	r0, r3
 800330e:	f7fe fdfd 	bl	8001f0c <HAL_InitTick>
 8003312:	4603      	mov	r3, r0
 8003314:	72fb      	strb	r3, [r7, #11]

  return status;
 8003316:	7afb      	ldrb	r3, [r7, #11]
}
 8003318:	4618      	mov	r0, r3
 800331a:	3710      	adds	r7, #16
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	40022000 	.word	0x40022000
 8003324:	40021000 	.word	0x40021000
 8003328:	08006944 	.word	0x08006944
 800332c:	20000034 	.word	0x20000034
 8003330:	20000038 	.word	0x20000038

08003334 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003334:	b480      	push	{r7}
 8003336:	b089      	sub	sp, #36	@ 0x24
 8003338:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800333a:	2300      	movs	r3, #0
 800333c:	61fb      	str	r3, [r7, #28]
 800333e:	2300      	movs	r3, #0
 8003340:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003342:	4b3e      	ldr	r3, [pc, #248]	@ (800343c <HAL_RCC_GetSysClockFreq+0x108>)
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f003 030c 	and.w	r3, r3, #12
 800334a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800334c:	4b3b      	ldr	r3, [pc, #236]	@ (800343c <HAL_RCC_GetSysClockFreq+0x108>)
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	f003 0303 	and.w	r3, r3, #3
 8003354:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d005      	beq.n	8003368 <HAL_RCC_GetSysClockFreq+0x34>
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	2b0c      	cmp	r3, #12
 8003360:	d121      	bne.n	80033a6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2b01      	cmp	r3, #1
 8003366:	d11e      	bne.n	80033a6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003368:	4b34      	ldr	r3, [pc, #208]	@ (800343c <HAL_RCC_GetSysClockFreq+0x108>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0308 	and.w	r3, r3, #8
 8003370:	2b00      	cmp	r3, #0
 8003372:	d107      	bne.n	8003384 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003374:	4b31      	ldr	r3, [pc, #196]	@ (800343c <HAL_RCC_GetSysClockFreq+0x108>)
 8003376:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800337a:	0a1b      	lsrs	r3, r3, #8
 800337c:	f003 030f 	and.w	r3, r3, #15
 8003380:	61fb      	str	r3, [r7, #28]
 8003382:	e005      	b.n	8003390 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003384:	4b2d      	ldr	r3, [pc, #180]	@ (800343c <HAL_RCC_GetSysClockFreq+0x108>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	091b      	lsrs	r3, r3, #4
 800338a:	f003 030f 	and.w	r3, r3, #15
 800338e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003390:	4a2b      	ldr	r2, [pc, #172]	@ (8003440 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003398:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d10d      	bne.n	80033bc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80033a4:	e00a      	b.n	80033bc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	2b04      	cmp	r3, #4
 80033aa:	d102      	bne.n	80033b2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80033ac:	4b25      	ldr	r3, [pc, #148]	@ (8003444 <HAL_RCC_GetSysClockFreq+0x110>)
 80033ae:	61bb      	str	r3, [r7, #24]
 80033b0:	e004      	b.n	80033bc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	2b08      	cmp	r3, #8
 80033b6:	d101      	bne.n	80033bc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80033b8:	4b23      	ldr	r3, [pc, #140]	@ (8003448 <HAL_RCC_GetSysClockFreq+0x114>)
 80033ba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	2b0c      	cmp	r3, #12
 80033c0:	d134      	bne.n	800342c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80033c2:	4b1e      	ldr	r3, [pc, #120]	@ (800343c <HAL_RCC_GetSysClockFreq+0x108>)
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	f003 0303 	and.w	r3, r3, #3
 80033ca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	2b02      	cmp	r3, #2
 80033d0:	d003      	beq.n	80033da <HAL_RCC_GetSysClockFreq+0xa6>
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	2b03      	cmp	r3, #3
 80033d6:	d003      	beq.n	80033e0 <HAL_RCC_GetSysClockFreq+0xac>
 80033d8:	e005      	b.n	80033e6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80033da:	4b1a      	ldr	r3, [pc, #104]	@ (8003444 <HAL_RCC_GetSysClockFreq+0x110>)
 80033dc:	617b      	str	r3, [r7, #20]
      break;
 80033de:	e005      	b.n	80033ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80033e0:	4b19      	ldr	r3, [pc, #100]	@ (8003448 <HAL_RCC_GetSysClockFreq+0x114>)
 80033e2:	617b      	str	r3, [r7, #20]
      break;
 80033e4:	e002      	b.n	80033ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	617b      	str	r3, [r7, #20]
      break;
 80033ea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80033ec:	4b13      	ldr	r3, [pc, #76]	@ (800343c <HAL_RCC_GetSysClockFreq+0x108>)
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	091b      	lsrs	r3, r3, #4
 80033f2:	f003 0307 	and.w	r3, r3, #7
 80033f6:	3301      	adds	r3, #1
 80033f8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80033fa:	4b10      	ldr	r3, [pc, #64]	@ (800343c <HAL_RCC_GetSysClockFreq+0x108>)
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	0a1b      	lsrs	r3, r3, #8
 8003400:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003404:	697a      	ldr	r2, [r7, #20]
 8003406:	fb03 f202 	mul.w	r2, r3, r2
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003410:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003412:	4b0a      	ldr	r3, [pc, #40]	@ (800343c <HAL_RCC_GetSysClockFreq+0x108>)
 8003414:	68db      	ldr	r3, [r3, #12]
 8003416:	0e5b      	lsrs	r3, r3, #25
 8003418:	f003 0303 	and.w	r3, r3, #3
 800341c:	3301      	adds	r3, #1
 800341e:	005b      	lsls	r3, r3, #1
 8003420:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003422:	697a      	ldr	r2, [r7, #20]
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	fbb2 f3f3 	udiv	r3, r2, r3
 800342a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800342c:	69bb      	ldr	r3, [r7, #24]
}
 800342e:	4618      	mov	r0, r3
 8003430:	3724      	adds	r7, #36	@ 0x24
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	40021000 	.word	0x40021000
 8003440:	0800695c 	.word	0x0800695c
 8003444:	00f42400 	.word	0x00f42400
 8003448:	007a1200 	.word	0x007a1200

0800344c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800344c:	b480      	push	{r7}
 800344e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003450:	4b03      	ldr	r3, [pc, #12]	@ (8003460 <HAL_RCC_GetHCLKFreq+0x14>)
 8003452:	681b      	ldr	r3, [r3, #0]
}
 8003454:	4618      	mov	r0, r3
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr
 800345e:	bf00      	nop
 8003460:	20000034 	.word	0x20000034

08003464 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003468:	f7ff fff0 	bl	800344c <HAL_RCC_GetHCLKFreq>
 800346c:	4602      	mov	r2, r0
 800346e:	4b06      	ldr	r3, [pc, #24]	@ (8003488 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	0a1b      	lsrs	r3, r3, #8
 8003474:	f003 0307 	and.w	r3, r3, #7
 8003478:	4904      	ldr	r1, [pc, #16]	@ (800348c <HAL_RCC_GetPCLK1Freq+0x28>)
 800347a:	5ccb      	ldrb	r3, [r1, r3]
 800347c:	f003 031f 	and.w	r3, r3, #31
 8003480:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003484:	4618      	mov	r0, r3
 8003486:	bd80      	pop	{r7, pc}
 8003488:	40021000 	.word	0x40021000
 800348c:	08006954 	.word	0x08006954

08003490 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003494:	f7ff ffda 	bl	800344c <HAL_RCC_GetHCLKFreq>
 8003498:	4602      	mov	r2, r0
 800349a:	4b06      	ldr	r3, [pc, #24]	@ (80034b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	0adb      	lsrs	r3, r3, #11
 80034a0:	f003 0307 	and.w	r3, r3, #7
 80034a4:	4904      	ldr	r1, [pc, #16]	@ (80034b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80034a6:	5ccb      	ldrb	r3, [r1, r3]
 80034a8:	f003 031f 	and.w	r3, r3, #31
 80034ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	bd80      	pop	{r7, pc}
 80034b4:	40021000 	.word	0x40021000
 80034b8:	08006954 	.word	0x08006954

080034bc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b086      	sub	sp, #24
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80034c4:	2300      	movs	r3, #0
 80034c6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80034c8:	4b2a      	ldr	r3, [pc, #168]	@ (8003574 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d003      	beq.n	80034dc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80034d4:	f7ff f9ee 	bl	80028b4 <HAL_PWREx_GetVoltageRange>
 80034d8:	6178      	str	r0, [r7, #20]
 80034da:	e014      	b.n	8003506 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80034dc:	4b25      	ldr	r3, [pc, #148]	@ (8003574 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034e0:	4a24      	ldr	r2, [pc, #144]	@ (8003574 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80034e8:	4b22      	ldr	r3, [pc, #136]	@ (8003574 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034f0:	60fb      	str	r3, [r7, #12]
 80034f2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80034f4:	f7ff f9de 	bl	80028b4 <HAL_PWREx_GetVoltageRange>
 80034f8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80034fa:	4b1e      	ldr	r3, [pc, #120]	@ (8003574 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034fe:	4a1d      	ldr	r2, [pc, #116]	@ (8003574 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003500:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003504:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800350c:	d10b      	bne.n	8003526 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2b80      	cmp	r3, #128	@ 0x80
 8003512:	d919      	bls.n	8003548 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2ba0      	cmp	r3, #160	@ 0xa0
 8003518:	d902      	bls.n	8003520 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800351a:	2302      	movs	r3, #2
 800351c:	613b      	str	r3, [r7, #16]
 800351e:	e013      	b.n	8003548 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003520:	2301      	movs	r3, #1
 8003522:	613b      	str	r3, [r7, #16]
 8003524:	e010      	b.n	8003548 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2b80      	cmp	r3, #128	@ 0x80
 800352a:	d902      	bls.n	8003532 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800352c:	2303      	movs	r3, #3
 800352e:	613b      	str	r3, [r7, #16]
 8003530:	e00a      	b.n	8003548 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2b80      	cmp	r3, #128	@ 0x80
 8003536:	d102      	bne.n	800353e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003538:	2302      	movs	r3, #2
 800353a:	613b      	str	r3, [r7, #16]
 800353c:	e004      	b.n	8003548 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2b70      	cmp	r3, #112	@ 0x70
 8003542:	d101      	bne.n	8003548 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003544:	2301      	movs	r3, #1
 8003546:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003548:	4b0b      	ldr	r3, [pc, #44]	@ (8003578 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f023 0207 	bic.w	r2, r3, #7
 8003550:	4909      	ldr	r1, [pc, #36]	@ (8003578 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	4313      	orrs	r3, r2
 8003556:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003558:	4b07      	ldr	r3, [pc, #28]	@ (8003578 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 0307 	and.w	r3, r3, #7
 8003560:	693a      	ldr	r2, [r7, #16]
 8003562:	429a      	cmp	r2, r3
 8003564:	d001      	beq.n	800356a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e000      	b.n	800356c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800356a:	2300      	movs	r3, #0
}
 800356c:	4618      	mov	r0, r3
 800356e:	3718      	adds	r7, #24
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}
 8003574:	40021000 	.word	0x40021000
 8003578:	40022000 	.word	0x40022000

0800357c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b086      	sub	sp, #24
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003584:	2300      	movs	r3, #0
 8003586:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003588:	2300      	movs	r3, #0
 800358a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003594:	2b00      	cmp	r3, #0
 8003596:	d041      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800359c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80035a0:	d02a      	beq.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80035a2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80035a6:	d824      	bhi.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80035a8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80035ac:	d008      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80035ae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80035b2:	d81e      	bhi.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d00a      	beq.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x52>
 80035b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80035bc:	d010      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80035be:	e018      	b.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80035c0:	4b86      	ldr	r3, [pc, #536]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	4a85      	ldr	r2, [pc, #532]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035ca:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80035cc:	e015      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	3304      	adds	r3, #4
 80035d2:	2100      	movs	r1, #0
 80035d4:	4618      	mov	r0, r3
 80035d6:	f000 fabb 	bl	8003b50 <RCCEx_PLLSAI1_Config>
 80035da:	4603      	mov	r3, r0
 80035dc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80035de:	e00c      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	3320      	adds	r3, #32
 80035e4:	2100      	movs	r1, #0
 80035e6:	4618      	mov	r0, r3
 80035e8:	f000 fba6 	bl	8003d38 <RCCEx_PLLSAI2_Config>
 80035ec:	4603      	mov	r3, r0
 80035ee:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80035f0:	e003      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	74fb      	strb	r3, [r7, #19]
      break;
 80035f6:	e000      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80035f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035fa:	7cfb      	ldrb	r3, [r7, #19]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d10b      	bne.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003600:	4b76      	ldr	r3, [pc, #472]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003606:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800360e:	4973      	ldr	r1, [pc, #460]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003610:	4313      	orrs	r3, r2
 8003612:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003616:	e001      	b.n	800361c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003618:	7cfb      	ldrb	r3, [r7, #19]
 800361a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003624:	2b00      	cmp	r3, #0
 8003626:	d041      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800362c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003630:	d02a      	beq.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003632:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003636:	d824      	bhi.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003638:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800363c:	d008      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800363e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003642:	d81e      	bhi.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003644:	2b00      	cmp	r3, #0
 8003646:	d00a      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003648:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800364c:	d010      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800364e:	e018      	b.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003650:	4b62      	ldr	r3, [pc, #392]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	4a61      	ldr	r2, [pc, #388]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003656:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800365a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800365c:	e015      	b.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	3304      	adds	r3, #4
 8003662:	2100      	movs	r1, #0
 8003664:	4618      	mov	r0, r3
 8003666:	f000 fa73 	bl	8003b50 <RCCEx_PLLSAI1_Config>
 800366a:	4603      	mov	r3, r0
 800366c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800366e:	e00c      	b.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	3320      	adds	r3, #32
 8003674:	2100      	movs	r1, #0
 8003676:	4618      	mov	r0, r3
 8003678:	f000 fb5e 	bl	8003d38 <RCCEx_PLLSAI2_Config>
 800367c:	4603      	mov	r3, r0
 800367e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003680:	e003      	b.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	74fb      	strb	r3, [r7, #19]
      break;
 8003686:	e000      	b.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003688:	bf00      	nop
    }

    if(ret == HAL_OK)
 800368a:	7cfb      	ldrb	r3, [r7, #19]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d10b      	bne.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003690:	4b52      	ldr	r3, [pc, #328]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003692:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003696:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800369e:	494f      	ldr	r1, [pc, #316]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036a0:	4313      	orrs	r3, r2
 80036a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80036a6:	e001      	b.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036a8:	7cfb      	ldrb	r3, [r7, #19]
 80036aa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	f000 80a0 	beq.w	80037fa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036ba:	2300      	movs	r3, #0
 80036bc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80036be:	4b47      	ldr	r3, [pc, #284]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d101      	bne.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x152>
 80036ca:	2301      	movs	r3, #1
 80036cc:	e000      	b.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80036ce:	2300      	movs	r3, #0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00d      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036d4:	4b41      	ldr	r3, [pc, #260]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d8:	4a40      	ldr	r2, [pc, #256]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036de:	6593      	str	r3, [r2, #88]	@ 0x58
 80036e0:	4b3e      	ldr	r3, [pc, #248]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036e8:	60bb      	str	r3, [r7, #8]
 80036ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036ec:	2301      	movs	r3, #1
 80036ee:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036f0:	4b3b      	ldr	r3, [pc, #236]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a3a      	ldr	r2, [pc, #232]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80036fc:	f7fe fc56 	bl	8001fac <HAL_GetTick>
 8003700:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003702:	e009      	b.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003704:	f7fe fc52 	bl	8001fac <HAL_GetTick>
 8003708:	4602      	mov	r2, r0
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	1ad3      	subs	r3, r2, r3
 800370e:	2b02      	cmp	r3, #2
 8003710:	d902      	bls.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003712:	2303      	movs	r3, #3
 8003714:	74fb      	strb	r3, [r7, #19]
        break;
 8003716:	e005      	b.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003718:	4b31      	ldr	r3, [pc, #196]	@ (80037e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003720:	2b00      	cmp	r3, #0
 8003722:	d0ef      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003724:	7cfb      	ldrb	r3, [r7, #19]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d15c      	bne.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800372a:	4b2c      	ldr	r3, [pc, #176]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800372c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003730:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003734:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d01f      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003742:	697a      	ldr	r2, [r7, #20]
 8003744:	429a      	cmp	r2, r3
 8003746:	d019      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003748:	4b24      	ldr	r3, [pc, #144]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800374a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800374e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003752:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003754:	4b21      	ldr	r3, [pc, #132]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003756:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800375a:	4a20      	ldr	r2, [pc, #128]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800375c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003760:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003764:	4b1d      	ldr	r3, [pc, #116]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003766:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800376a:	4a1c      	ldr	r2, [pc, #112]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800376c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003770:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003774:	4a19      	ldr	r2, [pc, #100]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	2b00      	cmp	r3, #0
 8003784:	d016      	beq.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003786:	f7fe fc11 	bl	8001fac <HAL_GetTick>
 800378a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800378c:	e00b      	b.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800378e:	f7fe fc0d 	bl	8001fac <HAL_GetTick>
 8003792:	4602      	mov	r2, r0
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	1ad3      	subs	r3, r2, r3
 8003798:	f241 3288 	movw	r2, #5000	@ 0x1388
 800379c:	4293      	cmp	r3, r2
 800379e:	d902      	bls.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80037a0:	2303      	movs	r3, #3
 80037a2:	74fb      	strb	r3, [r7, #19]
            break;
 80037a4:	e006      	b.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037a6:	4b0d      	ldr	r3, [pc, #52]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037ac:	f003 0302 	and.w	r3, r3, #2
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d0ec      	beq.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80037b4:	7cfb      	ldrb	r3, [r7, #19]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d10c      	bne.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037ba:	4b08      	ldr	r3, [pc, #32]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80037ca:	4904      	ldr	r1, [pc, #16]	@ (80037dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037cc:	4313      	orrs	r3, r2
 80037ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80037d2:	e009      	b.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80037d4:	7cfb      	ldrb	r3, [r7, #19]
 80037d6:	74bb      	strb	r3, [r7, #18]
 80037d8:	e006      	b.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80037da:	bf00      	nop
 80037dc:	40021000 	.word	0x40021000
 80037e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037e4:	7cfb      	ldrb	r3, [r7, #19]
 80037e6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037e8:	7c7b      	ldrb	r3, [r7, #17]
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d105      	bne.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037ee:	4b9e      	ldr	r3, [pc, #632]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037f2:	4a9d      	ldr	r2, [pc, #628]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037f8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0301 	and.w	r3, r3, #1
 8003802:	2b00      	cmp	r3, #0
 8003804:	d00a      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003806:	4b98      	ldr	r3, [pc, #608]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003808:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800380c:	f023 0203 	bic.w	r2, r3, #3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003814:	4994      	ldr	r1, [pc, #592]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003816:	4313      	orrs	r3, r2
 8003818:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0302 	and.w	r3, r3, #2
 8003824:	2b00      	cmp	r3, #0
 8003826:	d00a      	beq.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003828:	4b8f      	ldr	r3, [pc, #572]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800382a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800382e:	f023 020c 	bic.w	r2, r3, #12
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003836:	498c      	ldr	r1, [pc, #560]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003838:	4313      	orrs	r3, r2
 800383a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 0304 	and.w	r3, r3, #4
 8003846:	2b00      	cmp	r3, #0
 8003848:	d00a      	beq.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800384a:	4b87      	ldr	r3, [pc, #540]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800384c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003850:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003858:	4983      	ldr	r1, [pc, #524]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800385a:	4313      	orrs	r3, r2
 800385c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 0308 	and.w	r3, r3, #8
 8003868:	2b00      	cmp	r3, #0
 800386a:	d00a      	beq.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800386c:	4b7e      	ldr	r3, [pc, #504]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800386e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003872:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800387a:	497b      	ldr	r1, [pc, #492]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800387c:	4313      	orrs	r3, r2
 800387e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0310 	and.w	r3, r3, #16
 800388a:	2b00      	cmp	r3, #0
 800388c:	d00a      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800388e:	4b76      	ldr	r3, [pc, #472]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003890:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003894:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800389c:	4972      	ldr	r1, [pc, #456]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800389e:	4313      	orrs	r3, r2
 80038a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0320 	and.w	r3, r3, #32
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d00a      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80038b0:	4b6d      	ldr	r3, [pc, #436]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038b6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038be:	496a      	ldr	r1, [pc, #424]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038c0:	4313      	orrs	r3, r2
 80038c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d00a      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80038d2:	4b65      	ldr	r3, [pc, #404]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038d8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038e0:	4961      	ldr	r1, [pc, #388]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038e2:	4313      	orrs	r3, r2
 80038e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d00a      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80038f4:	4b5c      	ldr	r3, [pc, #368]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003902:	4959      	ldr	r1, [pc, #356]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003904:	4313      	orrs	r3, r2
 8003906:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003912:	2b00      	cmp	r3, #0
 8003914:	d00a      	beq.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003916:	4b54      	ldr	r3, [pc, #336]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003918:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800391c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003924:	4950      	ldr	r1, [pc, #320]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003926:	4313      	orrs	r3, r2
 8003928:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003934:	2b00      	cmp	r3, #0
 8003936:	d00a      	beq.n	800394e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003938:	4b4b      	ldr	r3, [pc, #300]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800393a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800393e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003946:	4948      	ldr	r1, [pc, #288]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003948:	4313      	orrs	r3, r2
 800394a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00a      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800395a:	4b43      	ldr	r3, [pc, #268]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800395c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003960:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003968:	493f      	ldr	r1, [pc, #252]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800396a:	4313      	orrs	r3, r2
 800396c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003978:	2b00      	cmp	r3, #0
 800397a:	d028      	beq.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800397c:	4b3a      	ldr	r3, [pc, #232]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800397e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003982:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800398a:	4937      	ldr	r1, [pc, #220]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800398c:	4313      	orrs	r3, r2
 800398e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003996:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800399a:	d106      	bne.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800399c:	4b32      	ldr	r3, [pc, #200]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	4a31      	ldr	r2, [pc, #196]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039a6:	60d3      	str	r3, [r2, #12]
 80039a8:	e011      	b.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039ae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80039b2:	d10c      	bne.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	3304      	adds	r3, #4
 80039b8:	2101      	movs	r1, #1
 80039ba:	4618      	mov	r0, r3
 80039bc:	f000 f8c8 	bl	8003b50 <RCCEx_PLLSAI1_Config>
 80039c0:	4603      	mov	r3, r0
 80039c2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80039c4:	7cfb      	ldrb	r3, [r7, #19]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d001      	beq.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80039ca:	7cfb      	ldrb	r3, [r7, #19]
 80039cc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d028      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80039da:	4b23      	ldr	r3, [pc, #140]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039e0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039e8:	491f      	ldr	r1, [pc, #124]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ea:	4313      	orrs	r3, r2
 80039ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80039f8:	d106      	bne.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039fa:	4b1b      	ldr	r3, [pc, #108]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039fc:	68db      	ldr	r3, [r3, #12]
 80039fe:	4a1a      	ldr	r2, [pc, #104]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a00:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a04:	60d3      	str	r3, [r2, #12]
 8003a06:	e011      	b.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a0c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a10:	d10c      	bne.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	3304      	adds	r3, #4
 8003a16:	2101      	movs	r1, #1
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f000 f899 	bl	8003b50 <RCCEx_PLLSAI1_Config>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a22:	7cfb      	ldrb	r3, [r7, #19]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d001      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003a28:	7cfb      	ldrb	r3, [r7, #19]
 8003a2a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d02b      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003a38:	4b0b      	ldr	r3, [pc, #44]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a3e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a46:	4908      	ldr	r1, [pc, #32]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a52:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a56:	d109      	bne.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a58:	4b03      	ldr	r3, [pc, #12]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	4a02      	ldr	r2, [pc, #8]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a62:	60d3      	str	r3, [r2, #12]
 8003a64:	e014      	b.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003a66:	bf00      	nop
 8003a68:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a70:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a74:	d10c      	bne.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	3304      	adds	r3, #4
 8003a7a:	2101      	movs	r1, #1
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f000 f867 	bl	8003b50 <RCCEx_PLLSAI1_Config>
 8003a82:	4603      	mov	r3, r0
 8003a84:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a86:	7cfb      	ldrb	r3, [r7, #19]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d001      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003a8c:	7cfb      	ldrb	r3, [r7, #19]
 8003a8e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d02f      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a9c:	4b2b      	ldr	r3, [pc, #172]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aa2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003aaa:	4928      	ldr	r1, [pc, #160]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003aac:	4313      	orrs	r3, r2
 8003aae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ab6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003aba:	d10d      	bne.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	3304      	adds	r3, #4
 8003ac0:	2102      	movs	r1, #2
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f000 f844 	bl	8003b50 <RCCEx_PLLSAI1_Config>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003acc:	7cfb      	ldrb	r3, [r7, #19]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d014      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003ad2:	7cfb      	ldrb	r3, [r7, #19]
 8003ad4:	74bb      	strb	r3, [r7, #18]
 8003ad6:	e011      	b.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003adc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ae0:	d10c      	bne.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	3320      	adds	r3, #32
 8003ae6:	2102      	movs	r1, #2
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f000 f925 	bl	8003d38 <RCCEx_PLLSAI2_Config>
 8003aee:	4603      	mov	r3, r0
 8003af0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003af2:	7cfb      	ldrb	r3, [r7, #19]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d001      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003af8:	7cfb      	ldrb	r3, [r7, #19]
 8003afa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d00a      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003b08:	4b10      	ldr	r3, [pc, #64]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b0e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b16:	490d      	ldr	r1, [pc, #52]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d00b      	beq.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003b2a:	4b08      	ldr	r3, [pc, #32]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b30:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b3a:	4904      	ldr	r1, [pc, #16]	@ (8003b4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003b42:	7cbb      	ldrb	r3, [r7, #18]
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3718      	adds	r7, #24
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	40021000 	.word	0x40021000

08003b50 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b5e:	4b75      	ldr	r3, [pc, #468]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	f003 0303 	and.w	r3, r3, #3
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d018      	beq.n	8003b9c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003b6a:	4b72      	ldr	r3, [pc, #456]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	f003 0203 	and.w	r2, r3, #3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	429a      	cmp	r2, r3
 8003b78:	d10d      	bne.n	8003b96 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
       ||
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d009      	beq.n	8003b96 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003b82:	4b6c      	ldr	r3, [pc, #432]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	091b      	lsrs	r3, r3, #4
 8003b88:	f003 0307 	and.w	r3, r3, #7
 8003b8c:	1c5a      	adds	r2, r3, #1
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
       ||
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d047      	beq.n	8003c26 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	73fb      	strb	r3, [r7, #15]
 8003b9a:	e044      	b.n	8003c26 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2b03      	cmp	r3, #3
 8003ba2:	d018      	beq.n	8003bd6 <RCCEx_PLLSAI1_Config+0x86>
 8003ba4:	2b03      	cmp	r3, #3
 8003ba6:	d825      	bhi.n	8003bf4 <RCCEx_PLLSAI1_Config+0xa4>
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d002      	beq.n	8003bb2 <RCCEx_PLLSAI1_Config+0x62>
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d009      	beq.n	8003bc4 <RCCEx_PLLSAI1_Config+0x74>
 8003bb0:	e020      	b.n	8003bf4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003bb2:	4b60      	ldr	r3, [pc, #384]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 0302 	and.w	r3, r3, #2
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d11d      	bne.n	8003bfa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bc2:	e01a      	b.n	8003bfa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003bc4:	4b5b      	ldr	r3, [pc, #364]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d116      	bne.n	8003bfe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bd4:	e013      	b.n	8003bfe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003bd6:	4b57      	ldr	r3, [pc, #348]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d10f      	bne.n	8003c02 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003be2:	4b54      	ldr	r3, [pc, #336]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d109      	bne.n	8003c02 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003bf2:	e006      	b.n	8003c02 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	73fb      	strb	r3, [r7, #15]
      break;
 8003bf8:	e004      	b.n	8003c04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003bfa:	bf00      	nop
 8003bfc:	e002      	b.n	8003c04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003bfe:	bf00      	nop
 8003c00:	e000      	b.n	8003c04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003c02:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c04:	7bfb      	ldrb	r3, [r7, #15]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d10d      	bne.n	8003c26 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003c0a:	4b4a      	ldr	r3, [pc, #296]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6819      	ldr	r1, [r3, #0]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	3b01      	subs	r3, #1
 8003c1c:	011b      	lsls	r3, r3, #4
 8003c1e:	430b      	orrs	r3, r1
 8003c20:	4944      	ldr	r1, [pc, #272]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c22:	4313      	orrs	r3, r2
 8003c24:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003c26:	7bfb      	ldrb	r3, [r7, #15]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d17d      	bne.n	8003d28 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003c2c:	4b41      	ldr	r3, [pc, #260]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a40      	ldr	r2, [pc, #256]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c32:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003c36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c38:	f7fe f9b8 	bl	8001fac <HAL_GetTick>
 8003c3c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c3e:	e009      	b.n	8003c54 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c40:	f7fe f9b4 	bl	8001fac <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d902      	bls.n	8003c54 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	73fb      	strb	r3, [r7, #15]
        break;
 8003c52:	e005      	b.n	8003c60 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c54:	4b37      	ldr	r3, [pc, #220]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1ef      	bne.n	8003c40 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003c60:	7bfb      	ldrb	r3, [r7, #15]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d160      	bne.n	8003d28 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d111      	bne.n	8003c90 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c6c:	4b31      	ldr	r3, [pc, #196]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c6e:	691b      	ldr	r3, [r3, #16]
 8003c70:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003c74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	6892      	ldr	r2, [r2, #8]
 8003c7c:	0211      	lsls	r1, r2, #8
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	68d2      	ldr	r2, [r2, #12]
 8003c82:	0912      	lsrs	r2, r2, #4
 8003c84:	0452      	lsls	r2, r2, #17
 8003c86:	430a      	orrs	r2, r1
 8003c88:	492a      	ldr	r1, [pc, #168]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	610b      	str	r3, [r1, #16]
 8003c8e:	e027      	b.n	8003ce0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d112      	bne.n	8003cbc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c96:	4b27      	ldr	r3, [pc, #156]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003c9e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	6892      	ldr	r2, [r2, #8]
 8003ca6:	0211      	lsls	r1, r2, #8
 8003ca8:	687a      	ldr	r2, [r7, #4]
 8003caa:	6912      	ldr	r2, [r2, #16]
 8003cac:	0852      	lsrs	r2, r2, #1
 8003cae:	3a01      	subs	r2, #1
 8003cb0:	0552      	lsls	r2, r2, #21
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	491f      	ldr	r1, [pc, #124]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	610b      	str	r3, [r1, #16]
 8003cba:	e011      	b.n	8003ce0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003cbc:	4b1d      	ldr	r3, [pc, #116]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cbe:	691b      	ldr	r3, [r3, #16]
 8003cc0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003cc4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	6892      	ldr	r2, [r2, #8]
 8003ccc:	0211      	lsls	r1, r2, #8
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	6952      	ldr	r2, [r2, #20]
 8003cd2:	0852      	lsrs	r2, r2, #1
 8003cd4:	3a01      	subs	r2, #1
 8003cd6:	0652      	lsls	r2, r2, #25
 8003cd8:	430a      	orrs	r2, r1
 8003cda:	4916      	ldr	r1, [pc, #88]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003ce0:	4b14      	ldr	r3, [pc, #80]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a13      	ldr	r2, [pc, #76]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ce6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003cea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cec:	f7fe f95e 	bl	8001fac <HAL_GetTick>
 8003cf0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003cf2:	e009      	b.n	8003d08 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003cf4:	f7fe f95a 	bl	8001fac <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d902      	bls.n	8003d08 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	73fb      	strb	r3, [r7, #15]
          break;
 8003d06:	e005      	b.n	8003d14 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003d08:	4b0a      	ldr	r3, [pc, #40]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d0ef      	beq.n	8003cf4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003d14:	7bfb      	ldrb	r3, [r7, #15]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d106      	bne.n	8003d28 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003d1a:	4b06      	ldr	r3, [pc, #24]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d1c:	691a      	ldr	r2, [r3, #16]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	699b      	ldr	r3, [r3, #24]
 8003d22:	4904      	ldr	r1, [pc, #16]	@ (8003d34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d24:	4313      	orrs	r3, r2
 8003d26:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003d28:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3710      	adds	r7, #16
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	40021000 	.word	0x40021000

08003d38 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d42:	2300      	movs	r3, #0
 8003d44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d46:	4b6a      	ldr	r3, [pc, #424]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	f003 0303 	and.w	r3, r3, #3
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d018      	beq.n	8003d84 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003d52:	4b67      	ldr	r3, [pc, #412]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	f003 0203 	and.w	r2, r3, #3
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d10d      	bne.n	8003d7e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
       ||
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d009      	beq.n	8003d7e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003d6a:	4b61      	ldr	r3, [pc, #388]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	091b      	lsrs	r3, r3, #4
 8003d70:	f003 0307 	and.w	r3, r3, #7
 8003d74:	1c5a      	adds	r2, r3, #1
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
       ||
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d047      	beq.n	8003e0e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	73fb      	strb	r3, [r7, #15]
 8003d82:	e044      	b.n	8003e0e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2b03      	cmp	r3, #3
 8003d8a:	d018      	beq.n	8003dbe <RCCEx_PLLSAI2_Config+0x86>
 8003d8c:	2b03      	cmp	r3, #3
 8003d8e:	d825      	bhi.n	8003ddc <RCCEx_PLLSAI2_Config+0xa4>
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d002      	beq.n	8003d9a <RCCEx_PLLSAI2_Config+0x62>
 8003d94:	2b02      	cmp	r3, #2
 8003d96:	d009      	beq.n	8003dac <RCCEx_PLLSAI2_Config+0x74>
 8003d98:	e020      	b.n	8003ddc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d9a:	4b55      	ldr	r3, [pc, #340]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0302 	and.w	r3, r3, #2
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d11d      	bne.n	8003de2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003daa:	e01a      	b.n	8003de2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003dac:	4b50      	ldr	r3, [pc, #320]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d116      	bne.n	8003de6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dbc:	e013      	b.n	8003de6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003dbe:	4b4c      	ldr	r3, [pc, #304]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d10f      	bne.n	8003dea <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003dca:	4b49      	ldr	r3, [pc, #292]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d109      	bne.n	8003dea <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003dda:	e006      	b.n	8003dea <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	73fb      	strb	r3, [r7, #15]
      break;
 8003de0:	e004      	b.n	8003dec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003de2:	bf00      	nop
 8003de4:	e002      	b.n	8003dec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003de6:	bf00      	nop
 8003de8:	e000      	b.n	8003dec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003dea:	bf00      	nop
    }

    if(status == HAL_OK)
 8003dec:	7bfb      	ldrb	r3, [r7, #15]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d10d      	bne.n	8003e0e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003df2:	4b3f      	ldr	r3, [pc, #252]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6819      	ldr	r1, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	3b01      	subs	r3, #1
 8003e04:	011b      	lsls	r3, r3, #4
 8003e06:	430b      	orrs	r3, r1
 8003e08:	4939      	ldr	r1, [pc, #228]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003e0e:	7bfb      	ldrb	r3, [r7, #15]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d167      	bne.n	8003ee4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003e14:	4b36      	ldr	r3, [pc, #216]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a35      	ldr	r2, [pc, #212]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e20:	f7fe f8c4 	bl	8001fac <HAL_GetTick>
 8003e24:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003e26:	e009      	b.n	8003e3c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003e28:	f7fe f8c0 	bl	8001fac <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d902      	bls.n	8003e3c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	73fb      	strb	r3, [r7, #15]
        break;
 8003e3a:	e005      	b.n	8003e48 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003e3c:	4b2c      	ldr	r3, [pc, #176]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d1ef      	bne.n	8003e28 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003e48:	7bfb      	ldrb	r3, [r7, #15]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d14a      	bne.n	8003ee4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d111      	bne.n	8003e78 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e54:	4b26      	ldr	r3, [pc, #152]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e56:	695b      	ldr	r3, [r3, #20]
 8003e58:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003e5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	6892      	ldr	r2, [r2, #8]
 8003e64:	0211      	lsls	r1, r2, #8
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	68d2      	ldr	r2, [r2, #12]
 8003e6a:	0912      	lsrs	r2, r2, #4
 8003e6c:	0452      	lsls	r2, r2, #17
 8003e6e:	430a      	orrs	r2, r1
 8003e70:	491f      	ldr	r1, [pc, #124]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	614b      	str	r3, [r1, #20]
 8003e76:	e011      	b.n	8003e9c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e78:	4b1d      	ldr	r3, [pc, #116]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e7a:	695b      	ldr	r3, [r3, #20]
 8003e7c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003e80:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	6892      	ldr	r2, [r2, #8]
 8003e88:	0211      	lsls	r1, r2, #8
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	6912      	ldr	r2, [r2, #16]
 8003e8e:	0852      	lsrs	r2, r2, #1
 8003e90:	3a01      	subs	r2, #1
 8003e92:	0652      	lsls	r2, r2, #25
 8003e94:	430a      	orrs	r2, r1
 8003e96:	4916      	ldr	r1, [pc, #88]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003e9c:	4b14      	ldr	r3, [pc, #80]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a13      	ldr	r2, [pc, #76]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ea2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ea6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ea8:	f7fe f880 	bl	8001fac <HAL_GetTick>
 8003eac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003eae:	e009      	b.n	8003ec4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003eb0:	f7fe f87c 	bl	8001fac <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	2b02      	cmp	r3, #2
 8003ebc:	d902      	bls.n	8003ec4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	73fb      	strb	r3, [r7, #15]
          break;
 8003ec2:	e005      	b.n	8003ed0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ec4:	4b0a      	ldr	r3, [pc, #40]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d0ef      	beq.n	8003eb0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003ed0:	7bfb      	ldrb	r3, [r7, #15]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d106      	bne.n	8003ee4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003ed6:	4b06      	ldr	r3, [pc, #24]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ed8:	695a      	ldr	r2, [r3, #20]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	695b      	ldr	r3, [r3, #20]
 8003ede:	4904      	ldr	r1, [pc, #16]	@ (8003ef0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3710      	adds	r7, #16
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	40021000 	.word	0x40021000

08003ef4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d101      	bne.n	8003f06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e040      	b.n	8003f88 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d106      	bne.n	8003f1c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2200      	movs	r2, #0
 8003f12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f7fd fc6e 	bl	80017f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2224      	movs	r2, #36	@ 0x24
 8003f20:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f022 0201 	bic.w	r2, r2, #1
 8003f30:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d002      	beq.n	8003f40 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 fecc 	bl	8004cd8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f000 fc11 	bl	8004768 <UART_SetConfig>
 8003f46:	4603      	mov	r3, r0
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d101      	bne.n	8003f50 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e01b      	b.n	8003f88 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	685a      	ldr	r2, [r3, #4]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f5e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	689a      	ldr	r2, [r3, #8]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f6e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f042 0201 	orr.w	r2, r2, #1
 8003f7e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f000 ff4b 	bl	8004e1c <UART_CheckIdleState>
 8003f86:	4603      	mov	r3, r0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3708      	adds	r7, #8
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b082      	sub	sp, #8
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d101      	bne.n	8003fa2 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e02f      	b.n	8004002 <HAL_UART_DeInit+0x72>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2224      	movs	r2, #36	@ 0x24
 8003fa6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f022 0201 	bic.w	r2, r2, #1
 8003fb6:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8003fd0:	6878      	ldr	r0, [r7, #4]
 8003fd2:	f7fd fc75 	bl	80018c0 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_RESET;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004000:	2300      	movs	r3, #0
}
 8004002:	4618      	mov	r0, r3
 8004004:	3708      	adds	r7, #8
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}

0800400a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800400a:	b580      	push	{r7, lr}
 800400c:	b08a      	sub	sp, #40	@ 0x28
 800400e:	af02      	add	r7, sp, #8
 8004010:	60f8      	str	r0, [r7, #12]
 8004012:	60b9      	str	r1, [r7, #8]
 8004014:	603b      	str	r3, [r7, #0]
 8004016:	4613      	mov	r3, r2
 8004018:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800401e:	2b20      	cmp	r3, #32
 8004020:	d177      	bne.n	8004112 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d002      	beq.n	800402e <HAL_UART_Transmit+0x24>
 8004028:	88fb      	ldrh	r3, [r7, #6]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d101      	bne.n	8004032 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e070      	b.n	8004114 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2200      	movs	r2, #0
 8004036:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2221      	movs	r2, #33	@ 0x21
 800403e:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004040:	f7fd ffb4 	bl	8001fac <HAL_GetTick>
 8004044:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	88fa      	ldrh	r2, [r7, #6]
 800404a:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	88fa      	ldrh	r2, [r7, #6]
 8004052:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800405e:	d108      	bne.n	8004072 <HAL_UART_Transmit+0x68>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	691b      	ldr	r3, [r3, #16]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d104      	bne.n	8004072 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004068:	2300      	movs	r3, #0
 800406a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	61bb      	str	r3, [r7, #24]
 8004070:	e003      	b.n	800407a <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004076:	2300      	movs	r3, #0
 8004078:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800407a:	e02f      	b.n	80040dc <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	9300      	str	r3, [sp, #0]
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	2200      	movs	r2, #0
 8004084:	2180      	movs	r1, #128	@ 0x80
 8004086:	68f8      	ldr	r0, [r7, #12]
 8004088:	f000 ff70 	bl	8004f6c <UART_WaitOnFlagUntilTimeout>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d004      	beq.n	800409c <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2220      	movs	r2, #32
 8004096:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e03b      	b.n	8004114 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800409c:	69fb      	ldr	r3, [r7, #28]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d10b      	bne.n	80040ba <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040a2:	69bb      	ldr	r3, [r7, #24]
 80040a4:	881a      	ldrh	r2, [r3, #0]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040ae:	b292      	uxth	r2, r2
 80040b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80040b2:	69bb      	ldr	r3, [r7, #24]
 80040b4:	3302      	adds	r3, #2
 80040b6:	61bb      	str	r3, [r7, #24]
 80040b8:	e007      	b.n	80040ca <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	781a      	ldrb	r2, [r3, #0]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80040c4:	69fb      	ldr	r3, [r7, #28]
 80040c6:	3301      	adds	r3, #1
 80040c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	3b01      	subs	r3, #1
 80040d4:	b29a      	uxth	r2, r3
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d1c9      	bne.n	800407c <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	9300      	str	r3, [sp, #0]
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	2200      	movs	r2, #0
 80040f0:	2140      	movs	r1, #64	@ 0x40
 80040f2:	68f8      	ldr	r0, [r7, #12]
 80040f4:	f000 ff3a 	bl	8004f6c <UART_WaitOnFlagUntilTimeout>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d004      	beq.n	8004108 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2220      	movs	r2, #32
 8004102:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	e005      	b.n	8004114 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2220      	movs	r2, #32
 800410c:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800410e:	2300      	movs	r3, #0
 8004110:	e000      	b.n	8004114 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004112:	2302      	movs	r3, #2
  }
}
 8004114:	4618      	mov	r0, r3
 8004116:	3720      	adds	r7, #32
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b0ba      	sub	sp, #232	@ 0xe8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	69db      	ldr	r3, [r3, #28]
 800412a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004142:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004146:	f640 030f 	movw	r3, #2063	@ 0x80f
 800414a:	4013      	ands	r3, r2
 800414c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004150:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004154:	2b00      	cmp	r3, #0
 8004156:	d115      	bne.n	8004184 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004158:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800415c:	f003 0320 	and.w	r3, r3, #32
 8004160:	2b00      	cmp	r3, #0
 8004162:	d00f      	beq.n	8004184 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004164:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004168:	f003 0320 	and.w	r3, r3, #32
 800416c:	2b00      	cmp	r3, #0
 800416e:	d009      	beq.n	8004184 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004174:	2b00      	cmp	r3, #0
 8004176:	f000 82ca 	beq.w	800470e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	4798      	blx	r3
      }
      return;
 8004182:	e2c4      	b.n	800470e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004184:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004188:	2b00      	cmp	r3, #0
 800418a:	f000 8117 	beq.w	80043bc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800418e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004192:	f003 0301 	and.w	r3, r3, #1
 8004196:	2b00      	cmp	r3, #0
 8004198:	d106      	bne.n	80041a8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800419a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800419e:	4b85      	ldr	r3, [pc, #532]	@ (80043b4 <HAL_UART_IRQHandler+0x298>)
 80041a0:	4013      	ands	r3, r2
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	f000 810a 	beq.w	80043bc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80041a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041ac:	f003 0301 	and.w	r3, r3, #1
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d011      	beq.n	80041d8 <HAL_UART_IRQHandler+0xbc>
 80041b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d00b      	beq.n	80041d8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2201      	movs	r2, #1
 80041c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041ce:	f043 0201 	orr.w	r2, r3, #1
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80041d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d011      	beq.n	8004208 <HAL_UART_IRQHandler+0xec>
 80041e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041e8:	f003 0301 	and.w	r3, r3, #1
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d00b      	beq.n	8004208 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2202      	movs	r2, #2
 80041f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041fe:	f043 0204 	orr.w	r2, r3, #4
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004208:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800420c:	f003 0304 	and.w	r3, r3, #4
 8004210:	2b00      	cmp	r3, #0
 8004212:	d011      	beq.n	8004238 <HAL_UART_IRQHandler+0x11c>
 8004214:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004218:	f003 0301 	and.w	r3, r3, #1
 800421c:	2b00      	cmp	r3, #0
 800421e:	d00b      	beq.n	8004238 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2204      	movs	r2, #4
 8004226:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800422e:	f043 0202 	orr.w	r2, r3, #2
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004238:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800423c:	f003 0308 	and.w	r3, r3, #8
 8004240:	2b00      	cmp	r3, #0
 8004242:	d017      	beq.n	8004274 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004244:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004248:	f003 0320 	and.w	r3, r3, #32
 800424c:	2b00      	cmp	r3, #0
 800424e:	d105      	bne.n	800425c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004250:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004254:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004258:	2b00      	cmp	r3, #0
 800425a:	d00b      	beq.n	8004274 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	2208      	movs	r2, #8
 8004262:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800426a:	f043 0208 	orr.w	r2, r3, #8
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004274:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004278:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800427c:	2b00      	cmp	r3, #0
 800427e:	d012      	beq.n	80042a6 <HAL_UART_IRQHandler+0x18a>
 8004280:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004284:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00c      	beq.n	80042a6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004294:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800429c:	f043 0220 	orr.w	r2, r3, #32
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	f000 8230 	beq.w	8004712 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80042b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042b6:	f003 0320 	and.w	r3, r3, #32
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00d      	beq.n	80042da <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80042be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042c2:	f003 0320 	and.w	r3, r3, #32
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d007      	beq.n	80042da <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d003      	beq.n	80042da <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042e0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ee:	2b40      	cmp	r3, #64	@ 0x40
 80042f0:	d005      	beq.n	80042fe <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80042f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042f6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d04f      	beq.n	800439e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f000 fea1 	bl	8005046 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800430e:	2b40      	cmp	r3, #64	@ 0x40
 8004310:	d141      	bne.n	8004396 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	3308      	adds	r3, #8
 8004318:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800431c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004320:	e853 3f00 	ldrex	r3, [r3]
 8004324:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004328:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800432c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004330:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	3308      	adds	r3, #8
 800433a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800433e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004342:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004346:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800434a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800434e:	e841 2300 	strex	r3, r2, [r1]
 8004352:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004356:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800435a:	2b00      	cmp	r3, #0
 800435c:	d1d9      	bne.n	8004312 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004362:	2b00      	cmp	r3, #0
 8004364:	d013      	beq.n	800438e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800436a:	4a13      	ldr	r2, [pc, #76]	@ (80043b8 <HAL_UART_IRQHandler+0x29c>)
 800436c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004372:	4618      	mov	r0, r3
 8004374:	f7fd ffa7 	bl	80022c6 <HAL_DMA_Abort_IT>
 8004378:	4603      	mov	r3, r0
 800437a:	2b00      	cmp	r3, #0
 800437c:	d017      	beq.n	80043ae <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004388:	4610      	mov	r0, r2
 800438a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800438c:	e00f      	b.n	80043ae <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f000 f9d4 	bl	800473c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004394:	e00b      	b.n	80043ae <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 f9d0 	bl	800473c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800439c:	e007      	b.n	80043ae <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f000 f9cc 	bl	800473c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2200      	movs	r2, #0
 80043a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80043ac:	e1b1      	b.n	8004712 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043ae:	bf00      	nop
    return;
 80043b0:	e1af      	b.n	8004712 <HAL_UART_IRQHandler+0x5f6>
 80043b2:	bf00      	nop
 80043b4:	04000120 	.word	0x04000120
 80043b8:	0800510f 	.word	0x0800510f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	f040 816a 	bne.w	800469a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80043c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043ca:	f003 0310 	and.w	r3, r3, #16
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	f000 8163 	beq.w	800469a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80043d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043d8:	f003 0310 	and.w	r3, r3, #16
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f000 815c 	beq.w	800469a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	2210      	movs	r2, #16
 80043e8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043f4:	2b40      	cmp	r3, #64	@ 0x40
 80043f6:	f040 80d4 	bne.w	80045a2 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004406:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800440a:	2b00      	cmp	r3, #0
 800440c:	f000 80ad 	beq.w	800456a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004416:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800441a:	429a      	cmp	r2, r3
 800441c:	f080 80a5 	bcs.w	800456a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004426:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0320 	and.w	r3, r3, #32
 8004436:	2b00      	cmp	r3, #0
 8004438:	f040 8086 	bne.w	8004548 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004444:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004448:	e853 3f00 	ldrex	r3, [r3]
 800444c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004450:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004454:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004458:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	461a      	mov	r2, r3
 8004462:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004466:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800446a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800446e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004472:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004476:	e841 2300 	strex	r3, r2, [r1]
 800447a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800447e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1da      	bne.n	800443c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	3308      	adds	r3, #8
 800448c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800448e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004490:	e853 3f00 	ldrex	r3, [r3]
 8004494:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004496:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004498:	f023 0301 	bic.w	r3, r3, #1
 800449c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	3308      	adds	r3, #8
 80044a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80044aa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80044ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80044b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80044b6:	e841 2300 	strex	r3, r2, [r1]
 80044ba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80044bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d1e1      	bne.n	8004486 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	3308      	adds	r3, #8
 80044c8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80044cc:	e853 3f00 	ldrex	r3, [r3]
 80044d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80044d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80044d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	3308      	adds	r3, #8
 80044e2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80044e6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80044e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80044ec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80044ee:	e841 2300 	strex	r3, r2, [r1]
 80044f2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80044f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d1e3      	bne.n	80044c2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2220      	movs	r2, #32
 80044fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800450e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004510:	e853 3f00 	ldrex	r3, [r3]
 8004514:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004516:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004518:	f023 0310 	bic.w	r3, r3, #16
 800451c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	461a      	mov	r2, r3
 8004526:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800452a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800452c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800452e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004530:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004532:	e841 2300 	strex	r3, r2, [r1]
 8004536:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004538:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1e4      	bne.n	8004508 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004542:	4618      	mov	r0, r3
 8004544:	f7fd fe81 	bl	800224a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2202      	movs	r2, #2
 800454c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800455a:	b29b      	uxth	r3, r3
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	b29b      	uxth	r3, r3
 8004560:	4619      	mov	r1, r3
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f000 f8f4 	bl	8004750 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004568:	e0d5      	b.n	8004716 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004570:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004574:	429a      	cmp	r2, r3
 8004576:	f040 80ce 	bne.w	8004716 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0320 	and.w	r3, r3, #32
 8004586:	2b20      	cmp	r3, #32
 8004588:	f040 80c5 	bne.w	8004716 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2202      	movs	r2, #2
 8004590:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004598:	4619      	mov	r1, r3
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 f8d8 	bl	8004750 <HAL_UARTEx_RxEventCallback>
      return;
 80045a0:	e0b9      	b.n	8004716 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80045bc:	b29b      	uxth	r3, r3
 80045be:	2b00      	cmp	r3, #0
 80045c0:	f000 80ab 	beq.w	800471a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80045c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	f000 80a6 	beq.w	800471a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045d6:	e853 3f00 	ldrex	r3, [r3]
 80045da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80045dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80045e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	461a      	mov	r2, r3
 80045ec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80045f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80045f2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80045f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80045f8:	e841 2300 	strex	r3, r2, [r1]
 80045fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80045fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004600:	2b00      	cmp	r3, #0
 8004602:	d1e4      	bne.n	80045ce <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	3308      	adds	r3, #8
 800460a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800460c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800460e:	e853 3f00 	ldrex	r3, [r3]
 8004612:	623b      	str	r3, [r7, #32]
   return(result);
 8004614:	6a3b      	ldr	r3, [r7, #32]
 8004616:	f023 0301 	bic.w	r3, r3, #1
 800461a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	3308      	adds	r3, #8
 8004624:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004628:	633a      	str	r2, [r7, #48]	@ 0x30
 800462a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800462c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800462e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004630:	e841 2300 	strex	r3, r2, [r1]
 8004634:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004638:	2b00      	cmp	r3, #0
 800463a:	d1e3      	bne.n	8004604 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2220      	movs	r2, #32
 8004640:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	e853 3f00 	ldrex	r3, [r3]
 800465c:	60fb      	str	r3, [r7, #12]
   return(result);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	f023 0310 	bic.w	r3, r3, #16
 8004664:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	461a      	mov	r2, r3
 800466e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004672:	61fb      	str	r3, [r7, #28]
 8004674:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004676:	69b9      	ldr	r1, [r7, #24]
 8004678:	69fa      	ldr	r2, [r7, #28]
 800467a:	e841 2300 	strex	r3, r2, [r1]
 800467e:	617b      	str	r3, [r7, #20]
   return(result);
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d1e4      	bne.n	8004650 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2202      	movs	r2, #2
 800468a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800468c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004690:	4619      	mov	r1, r3
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f000 f85c 	bl	8004750 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004698:	e03f      	b.n	800471a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800469a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800469e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d00e      	beq.n	80046c4 <HAL_UART_IRQHandler+0x5a8>
 80046a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80046aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d008      	beq.n	80046c4 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80046ba:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f000 fd66 	bl	800518e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80046c2:	e02d      	b.n	8004720 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80046c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d00e      	beq.n	80046ee <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80046d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d008      	beq.n	80046ee <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d01c      	beq.n	800471e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	4798      	blx	r3
    }
    return;
 80046ec:	e017      	b.n	800471e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80046ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d012      	beq.n	8004720 <HAL_UART_IRQHandler+0x604>
 80046fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004702:	2b00      	cmp	r3, #0
 8004704:	d00c      	beq.n	8004720 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 fd17 	bl	800513a <UART_EndTransmit_IT>
    return;
 800470c:	e008      	b.n	8004720 <HAL_UART_IRQHandler+0x604>
      return;
 800470e:	bf00      	nop
 8004710:	e006      	b.n	8004720 <HAL_UART_IRQHandler+0x604>
    return;
 8004712:	bf00      	nop
 8004714:	e004      	b.n	8004720 <HAL_UART_IRQHandler+0x604>
      return;
 8004716:	bf00      	nop
 8004718:	e002      	b.n	8004720 <HAL_UART_IRQHandler+0x604>
      return;
 800471a:	bf00      	nop
 800471c:	e000      	b.n	8004720 <HAL_UART_IRQHandler+0x604>
    return;
 800471e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004720:	37e8      	adds	r7, #232	@ 0xe8
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop

08004728 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004730:	bf00      	nop
 8004732:	370c      	adds	r7, #12
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr

0800473c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004744:	bf00      	nop
 8004746:	370c      	adds	r7, #12
 8004748:	46bd      	mov	sp, r7
 800474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474e:	4770      	bx	lr

08004750 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	460b      	mov	r3, r1
 800475a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800475c:	bf00      	nop
 800475e:	370c      	adds	r7, #12
 8004760:	46bd      	mov	sp, r7
 8004762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004766:	4770      	bx	lr

08004768 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004768:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800476c:	b08a      	sub	sp, #40	@ 0x28
 800476e:	af00      	add	r7, sp, #0
 8004770:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004772:	2300      	movs	r3, #0
 8004774:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	689a      	ldr	r2, [r3, #8]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	691b      	ldr	r3, [r3, #16]
 8004780:	431a      	orrs	r2, r3
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	695b      	ldr	r3, [r3, #20]
 8004786:	431a      	orrs	r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	69db      	ldr	r3, [r3, #28]
 800478c:	4313      	orrs	r3, r2
 800478e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	4ba4      	ldr	r3, [pc, #656]	@ (8004a28 <UART_SetConfig+0x2c0>)
 8004798:	4013      	ands	r3, r2
 800479a:	68fa      	ldr	r2, [r7, #12]
 800479c:	6812      	ldr	r2, [r2, #0]
 800479e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80047a0:	430b      	orrs	r3, r1
 80047a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	68da      	ldr	r2, [r3, #12]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	430a      	orrs	r2, r1
 80047b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	699b      	ldr	r3, [r3, #24]
 80047be:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a99      	ldr	r2, [pc, #612]	@ (8004a2c <UART_SetConfig+0x2c4>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d004      	beq.n	80047d4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6a1b      	ldr	r3, [r3, #32]
 80047ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047d0:	4313      	orrs	r3, r2
 80047d2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047e4:	430a      	orrs	r2, r1
 80047e6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a90      	ldr	r2, [pc, #576]	@ (8004a30 <UART_SetConfig+0x2c8>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d126      	bne.n	8004840 <UART_SetConfig+0xd8>
 80047f2:	4b90      	ldr	r3, [pc, #576]	@ (8004a34 <UART_SetConfig+0x2cc>)
 80047f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047f8:	f003 0303 	and.w	r3, r3, #3
 80047fc:	2b03      	cmp	r3, #3
 80047fe:	d81b      	bhi.n	8004838 <UART_SetConfig+0xd0>
 8004800:	a201      	add	r2, pc, #4	@ (adr r2, 8004808 <UART_SetConfig+0xa0>)
 8004802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004806:	bf00      	nop
 8004808:	08004819 	.word	0x08004819
 800480c:	08004829 	.word	0x08004829
 8004810:	08004821 	.word	0x08004821
 8004814:	08004831 	.word	0x08004831
 8004818:	2301      	movs	r3, #1
 800481a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800481e:	e116      	b.n	8004a4e <UART_SetConfig+0x2e6>
 8004820:	2302      	movs	r3, #2
 8004822:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004826:	e112      	b.n	8004a4e <UART_SetConfig+0x2e6>
 8004828:	2304      	movs	r3, #4
 800482a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800482e:	e10e      	b.n	8004a4e <UART_SetConfig+0x2e6>
 8004830:	2308      	movs	r3, #8
 8004832:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004836:	e10a      	b.n	8004a4e <UART_SetConfig+0x2e6>
 8004838:	2310      	movs	r3, #16
 800483a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800483e:	e106      	b.n	8004a4e <UART_SetConfig+0x2e6>
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a7c      	ldr	r2, [pc, #496]	@ (8004a38 <UART_SetConfig+0x2d0>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d138      	bne.n	80048bc <UART_SetConfig+0x154>
 800484a:	4b7a      	ldr	r3, [pc, #488]	@ (8004a34 <UART_SetConfig+0x2cc>)
 800484c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004850:	f003 030c 	and.w	r3, r3, #12
 8004854:	2b0c      	cmp	r3, #12
 8004856:	d82d      	bhi.n	80048b4 <UART_SetConfig+0x14c>
 8004858:	a201      	add	r2, pc, #4	@ (adr r2, 8004860 <UART_SetConfig+0xf8>)
 800485a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800485e:	bf00      	nop
 8004860:	08004895 	.word	0x08004895
 8004864:	080048b5 	.word	0x080048b5
 8004868:	080048b5 	.word	0x080048b5
 800486c:	080048b5 	.word	0x080048b5
 8004870:	080048a5 	.word	0x080048a5
 8004874:	080048b5 	.word	0x080048b5
 8004878:	080048b5 	.word	0x080048b5
 800487c:	080048b5 	.word	0x080048b5
 8004880:	0800489d 	.word	0x0800489d
 8004884:	080048b5 	.word	0x080048b5
 8004888:	080048b5 	.word	0x080048b5
 800488c:	080048b5 	.word	0x080048b5
 8004890:	080048ad 	.word	0x080048ad
 8004894:	2300      	movs	r3, #0
 8004896:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800489a:	e0d8      	b.n	8004a4e <UART_SetConfig+0x2e6>
 800489c:	2302      	movs	r3, #2
 800489e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048a2:	e0d4      	b.n	8004a4e <UART_SetConfig+0x2e6>
 80048a4:	2304      	movs	r3, #4
 80048a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048aa:	e0d0      	b.n	8004a4e <UART_SetConfig+0x2e6>
 80048ac:	2308      	movs	r3, #8
 80048ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048b2:	e0cc      	b.n	8004a4e <UART_SetConfig+0x2e6>
 80048b4:	2310      	movs	r3, #16
 80048b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048ba:	e0c8      	b.n	8004a4e <UART_SetConfig+0x2e6>
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a5e      	ldr	r2, [pc, #376]	@ (8004a3c <UART_SetConfig+0x2d4>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d125      	bne.n	8004912 <UART_SetConfig+0x1aa>
 80048c6:	4b5b      	ldr	r3, [pc, #364]	@ (8004a34 <UART_SetConfig+0x2cc>)
 80048c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048cc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80048d0:	2b30      	cmp	r3, #48	@ 0x30
 80048d2:	d016      	beq.n	8004902 <UART_SetConfig+0x19a>
 80048d4:	2b30      	cmp	r3, #48	@ 0x30
 80048d6:	d818      	bhi.n	800490a <UART_SetConfig+0x1a2>
 80048d8:	2b20      	cmp	r3, #32
 80048da:	d00a      	beq.n	80048f2 <UART_SetConfig+0x18a>
 80048dc:	2b20      	cmp	r3, #32
 80048de:	d814      	bhi.n	800490a <UART_SetConfig+0x1a2>
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d002      	beq.n	80048ea <UART_SetConfig+0x182>
 80048e4:	2b10      	cmp	r3, #16
 80048e6:	d008      	beq.n	80048fa <UART_SetConfig+0x192>
 80048e8:	e00f      	b.n	800490a <UART_SetConfig+0x1a2>
 80048ea:	2300      	movs	r3, #0
 80048ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048f0:	e0ad      	b.n	8004a4e <UART_SetConfig+0x2e6>
 80048f2:	2302      	movs	r3, #2
 80048f4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048f8:	e0a9      	b.n	8004a4e <UART_SetConfig+0x2e6>
 80048fa:	2304      	movs	r3, #4
 80048fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004900:	e0a5      	b.n	8004a4e <UART_SetConfig+0x2e6>
 8004902:	2308      	movs	r3, #8
 8004904:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004908:	e0a1      	b.n	8004a4e <UART_SetConfig+0x2e6>
 800490a:	2310      	movs	r3, #16
 800490c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004910:	e09d      	b.n	8004a4e <UART_SetConfig+0x2e6>
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a4a      	ldr	r2, [pc, #296]	@ (8004a40 <UART_SetConfig+0x2d8>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d125      	bne.n	8004968 <UART_SetConfig+0x200>
 800491c:	4b45      	ldr	r3, [pc, #276]	@ (8004a34 <UART_SetConfig+0x2cc>)
 800491e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004922:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004926:	2bc0      	cmp	r3, #192	@ 0xc0
 8004928:	d016      	beq.n	8004958 <UART_SetConfig+0x1f0>
 800492a:	2bc0      	cmp	r3, #192	@ 0xc0
 800492c:	d818      	bhi.n	8004960 <UART_SetConfig+0x1f8>
 800492e:	2b80      	cmp	r3, #128	@ 0x80
 8004930:	d00a      	beq.n	8004948 <UART_SetConfig+0x1e0>
 8004932:	2b80      	cmp	r3, #128	@ 0x80
 8004934:	d814      	bhi.n	8004960 <UART_SetConfig+0x1f8>
 8004936:	2b00      	cmp	r3, #0
 8004938:	d002      	beq.n	8004940 <UART_SetConfig+0x1d8>
 800493a:	2b40      	cmp	r3, #64	@ 0x40
 800493c:	d008      	beq.n	8004950 <UART_SetConfig+0x1e8>
 800493e:	e00f      	b.n	8004960 <UART_SetConfig+0x1f8>
 8004940:	2300      	movs	r3, #0
 8004942:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004946:	e082      	b.n	8004a4e <UART_SetConfig+0x2e6>
 8004948:	2302      	movs	r3, #2
 800494a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800494e:	e07e      	b.n	8004a4e <UART_SetConfig+0x2e6>
 8004950:	2304      	movs	r3, #4
 8004952:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004956:	e07a      	b.n	8004a4e <UART_SetConfig+0x2e6>
 8004958:	2308      	movs	r3, #8
 800495a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800495e:	e076      	b.n	8004a4e <UART_SetConfig+0x2e6>
 8004960:	2310      	movs	r3, #16
 8004962:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004966:	e072      	b.n	8004a4e <UART_SetConfig+0x2e6>
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a35      	ldr	r2, [pc, #212]	@ (8004a44 <UART_SetConfig+0x2dc>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d12a      	bne.n	80049c8 <UART_SetConfig+0x260>
 8004972:	4b30      	ldr	r3, [pc, #192]	@ (8004a34 <UART_SetConfig+0x2cc>)
 8004974:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004978:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800497c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004980:	d01a      	beq.n	80049b8 <UART_SetConfig+0x250>
 8004982:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004986:	d81b      	bhi.n	80049c0 <UART_SetConfig+0x258>
 8004988:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800498c:	d00c      	beq.n	80049a8 <UART_SetConfig+0x240>
 800498e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004992:	d815      	bhi.n	80049c0 <UART_SetConfig+0x258>
 8004994:	2b00      	cmp	r3, #0
 8004996:	d003      	beq.n	80049a0 <UART_SetConfig+0x238>
 8004998:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800499c:	d008      	beq.n	80049b0 <UART_SetConfig+0x248>
 800499e:	e00f      	b.n	80049c0 <UART_SetConfig+0x258>
 80049a0:	2300      	movs	r3, #0
 80049a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049a6:	e052      	b.n	8004a4e <UART_SetConfig+0x2e6>
 80049a8:	2302      	movs	r3, #2
 80049aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049ae:	e04e      	b.n	8004a4e <UART_SetConfig+0x2e6>
 80049b0:	2304      	movs	r3, #4
 80049b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049b6:	e04a      	b.n	8004a4e <UART_SetConfig+0x2e6>
 80049b8:	2308      	movs	r3, #8
 80049ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049be:	e046      	b.n	8004a4e <UART_SetConfig+0x2e6>
 80049c0:	2310      	movs	r3, #16
 80049c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80049c6:	e042      	b.n	8004a4e <UART_SetConfig+0x2e6>
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a17      	ldr	r2, [pc, #92]	@ (8004a2c <UART_SetConfig+0x2c4>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d13a      	bne.n	8004a48 <UART_SetConfig+0x2e0>
 80049d2:	4b18      	ldr	r3, [pc, #96]	@ (8004a34 <UART_SetConfig+0x2cc>)
 80049d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049d8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80049dc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80049e0:	d01a      	beq.n	8004a18 <UART_SetConfig+0x2b0>
 80049e2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80049e6:	d81b      	bhi.n	8004a20 <UART_SetConfig+0x2b8>
 80049e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049ec:	d00c      	beq.n	8004a08 <UART_SetConfig+0x2a0>
 80049ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049f2:	d815      	bhi.n	8004a20 <UART_SetConfig+0x2b8>
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d003      	beq.n	8004a00 <UART_SetConfig+0x298>
 80049f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049fc:	d008      	beq.n	8004a10 <UART_SetConfig+0x2a8>
 80049fe:	e00f      	b.n	8004a20 <UART_SetConfig+0x2b8>
 8004a00:	2300      	movs	r3, #0
 8004a02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a06:	e022      	b.n	8004a4e <UART_SetConfig+0x2e6>
 8004a08:	2302      	movs	r3, #2
 8004a0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a0e:	e01e      	b.n	8004a4e <UART_SetConfig+0x2e6>
 8004a10:	2304      	movs	r3, #4
 8004a12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a16:	e01a      	b.n	8004a4e <UART_SetConfig+0x2e6>
 8004a18:	2308      	movs	r3, #8
 8004a1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a1e:	e016      	b.n	8004a4e <UART_SetConfig+0x2e6>
 8004a20:	2310      	movs	r3, #16
 8004a22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a26:	e012      	b.n	8004a4e <UART_SetConfig+0x2e6>
 8004a28:	efff69f3 	.word	0xefff69f3
 8004a2c:	40008000 	.word	0x40008000
 8004a30:	40013800 	.word	0x40013800
 8004a34:	40021000 	.word	0x40021000
 8004a38:	40004400 	.word	0x40004400
 8004a3c:	40004800 	.word	0x40004800
 8004a40:	40004c00 	.word	0x40004c00
 8004a44:	40005000 	.word	0x40005000
 8004a48:	2310      	movs	r3, #16
 8004a4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a9f      	ldr	r2, [pc, #636]	@ (8004cd0 <UART_SetConfig+0x568>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d17a      	bne.n	8004b4e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004a58:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004a5c:	2b08      	cmp	r3, #8
 8004a5e:	d824      	bhi.n	8004aaa <UART_SetConfig+0x342>
 8004a60:	a201      	add	r2, pc, #4	@ (adr r2, 8004a68 <UART_SetConfig+0x300>)
 8004a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a66:	bf00      	nop
 8004a68:	08004a8d 	.word	0x08004a8d
 8004a6c:	08004aab 	.word	0x08004aab
 8004a70:	08004a95 	.word	0x08004a95
 8004a74:	08004aab 	.word	0x08004aab
 8004a78:	08004a9b 	.word	0x08004a9b
 8004a7c:	08004aab 	.word	0x08004aab
 8004a80:	08004aab 	.word	0x08004aab
 8004a84:	08004aab 	.word	0x08004aab
 8004a88:	08004aa3 	.word	0x08004aa3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a8c:	f7fe fcea 	bl	8003464 <HAL_RCC_GetPCLK1Freq>
 8004a90:	61f8      	str	r0, [r7, #28]
        break;
 8004a92:	e010      	b.n	8004ab6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a94:	4b8f      	ldr	r3, [pc, #572]	@ (8004cd4 <UART_SetConfig+0x56c>)
 8004a96:	61fb      	str	r3, [r7, #28]
        break;
 8004a98:	e00d      	b.n	8004ab6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a9a:	f7fe fc4b 	bl	8003334 <HAL_RCC_GetSysClockFreq>
 8004a9e:	61f8      	str	r0, [r7, #28]
        break;
 8004aa0:	e009      	b.n	8004ab6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004aa2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004aa6:	61fb      	str	r3, [r7, #28]
        break;
 8004aa8:	e005      	b.n	8004ab6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004ab4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	f000 80fb 	beq.w	8004cb4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	685a      	ldr	r2, [r3, #4]
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	005b      	lsls	r3, r3, #1
 8004ac6:	4413      	add	r3, r2
 8004ac8:	69fa      	ldr	r2, [r7, #28]
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d305      	bcc.n	8004ada <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004ad4:	69fa      	ldr	r2, [r7, #28]
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d903      	bls.n	8004ae2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004ae0:	e0e8      	b.n	8004cb4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	461c      	mov	r4, r3
 8004ae8:	4615      	mov	r5, r2
 8004aea:	f04f 0200 	mov.w	r2, #0
 8004aee:	f04f 0300 	mov.w	r3, #0
 8004af2:	022b      	lsls	r3, r5, #8
 8004af4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004af8:	0222      	lsls	r2, r4, #8
 8004afa:	68f9      	ldr	r1, [r7, #12]
 8004afc:	6849      	ldr	r1, [r1, #4]
 8004afe:	0849      	lsrs	r1, r1, #1
 8004b00:	2000      	movs	r0, #0
 8004b02:	4688      	mov	r8, r1
 8004b04:	4681      	mov	r9, r0
 8004b06:	eb12 0a08 	adds.w	sl, r2, r8
 8004b0a:	eb43 0b09 	adc.w	fp, r3, r9
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	2200      	movs	r2, #0
 8004b14:	603b      	str	r3, [r7, #0]
 8004b16:	607a      	str	r2, [r7, #4]
 8004b18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b1c:	4650      	mov	r0, sl
 8004b1e:	4659      	mov	r1, fp
 8004b20:	f7fb fbbe 	bl	80002a0 <__aeabi_uldivmod>
 8004b24:	4602      	mov	r2, r0
 8004b26:	460b      	mov	r3, r1
 8004b28:	4613      	mov	r3, r2
 8004b2a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004b2c:	69bb      	ldr	r3, [r7, #24]
 8004b2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b32:	d308      	bcc.n	8004b46 <UART_SetConfig+0x3de>
 8004b34:	69bb      	ldr	r3, [r7, #24]
 8004b36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b3a:	d204      	bcs.n	8004b46 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	69ba      	ldr	r2, [r7, #24]
 8004b42:	60da      	str	r2, [r3, #12]
 8004b44:	e0b6      	b.n	8004cb4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004b4c:	e0b2      	b.n	8004cb4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	69db      	ldr	r3, [r3, #28]
 8004b52:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b56:	d15e      	bne.n	8004c16 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004b58:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004b5c:	2b08      	cmp	r3, #8
 8004b5e:	d828      	bhi.n	8004bb2 <UART_SetConfig+0x44a>
 8004b60:	a201      	add	r2, pc, #4	@ (adr r2, 8004b68 <UART_SetConfig+0x400>)
 8004b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b66:	bf00      	nop
 8004b68:	08004b8d 	.word	0x08004b8d
 8004b6c:	08004b95 	.word	0x08004b95
 8004b70:	08004b9d 	.word	0x08004b9d
 8004b74:	08004bb3 	.word	0x08004bb3
 8004b78:	08004ba3 	.word	0x08004ba3
 8004b7c:	08004bb3 	.word	0x08004bb3
 8004b80:	08004bb3 	.word	0x08004bb3
 8004b84:	08004bb3 	.word	0x08004bb3
 8004b88:	08004bab 	.word	0x08004bab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b8c:	f7fe fc6a 	bl	8003464 <HAL_RCC_GetPCLK1Freq>
 8004b90:	61f8      	str	r0, [r7, #28]
        break;
 8004b92:	e014      	b.n	8004bbe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b94:	f7fe fc7c 	bl	8003490 <HAL_RCC_GetPCLK2Freq>
 8004b98:	61f8      	str	r0, [r7, #28]
        break;
 8004b9a:	e010      	b.n	8004bbe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b9c:	4b4d      	ldr	r3, [pc, #308]	@ (8004cd4 <UART_SetConfig+0x56c>)
 8004b9e:	61fb      	str	r3, [r7, #28]
        break;
 8004ba0:	e00d      	b.n	8004bbe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ba2:	f7fe fbc7 	bl	8003334 <HAL_RCC_GetSysClockFreq>
 8004ba6:	61f8      	str	r0, [r7, #28]
        break;
 8004ba8:	e009      	b.n	8004bbe <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004baa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bae:	61fb      	str	r3, [r7, #28]
        break;
 8004bb0:	e005      	b.n	8004bbe <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004bbc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d077      	beq.n	8004cb4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	005a      	lsls	r2, r3, #1
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	085b      	lsrs	r3, r3, #1
 8004bce:	441a      	add	r2, r3
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bd8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	2b0f      	cmp	r3, #15
 8004bde:	d916      	bls.n	8004c0e <UART_SetConfig+0x4a6>
 8004be0:	69bb      	ldr	r3, [r7, #24]
 8004be2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004be6:	d212      	bcs.n	8004c0e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004be8:	69bb      	ldr	r3, [r7, #24]
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	f023 030f 	bic.w	r3, r3, #15
 8004bf0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	085b      	lsrs	r3, r3, #1
 8004bf6:	b29b      	uxth	r3, r3
 8004bf8:	f003 0307 	and.w	r3, r3, #7
 8004bfc:	b29a      	uxth	r2, r3
 8004bfe:	8afb      	ldrh	r3, [r7, #22]
 8004c00:	4313      	orrs	r3, r2
 8004c02:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	8afa      	ldrh	r2, [r7, #22]
 8004c0a:	60da      	str	r2, [r3, #12]
 8004c0c:	e052      	b.n	8004cb4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004c14:	e04e      	b.n	8004cb4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004c16:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004c1a:	2b08      	cmp	r3, #8
 8004c1c:	d827      	bhi.n	8004c6e <UART_SetConfig+0x506>
 8004c1e:	a201      	add	r2, pc, #4	@ (adr r2, 8004c24 <UART_SetConfig+0x4bc>)
 8004c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c24:	08004c49 	.word	0x08004c49
 8004c28:	08004c51 	.word	0x08004c51
 8004c2c:	08004c59 	.word	0x08004c59
 8004c30:	08004c6f 	.word	0x08004c6f
 8004c34:	08004c5f 	.word	0x08004c5f
 8004c38:	08004c6f 	.word	0x08004c6f
 8004c3c:	08004c6f 	.word	0x08004c6f
 8004c40:	08004c6f 	.word	0x08004c6f
 8004c44:	08004c67 	.word	0x08004c67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c48:	f7fe fc0c 	bl	8003464 <HAL_RCC_GetPCLK1Freq>
 8004c4c:	61f8      	str	r0, [r7, #28]
        break;
 8004c4e:	e014      	b.n	8004c7a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c50:	f7fe fc1e 	bl	8003490 <HAL_RCC_GetPCLK2Freq>
 8004c54:	61f8      	str	r0, [r7, #28]
        break;
 8004c56:	e010      	b.n	8004c7a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c58:	4b1e      	ldr	r3, [pc, #120]	@ (8004cd4 <UART_SetConfig+0x56c>)
 8004c5a:	61fb      	str	r3, [r7, #28]
        break;
 8004c5c:	e00d      	b.n	8004c7a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c5e:	f7fe fb69 	bl	8003334 <HAL_RCC_GetSysClockFreq>
 8004c62:	61f8      	str	r0, [r7, #28]
        break;
 8004c64:	e009      	b.n	8004c7a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c6a:	61fb      	str	r3, [r7, #28]
        break;
 8004c6c:	e005      	b.n	8004c7a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004c78:	bf00      	nop
    }

    if (pclk != 0U)
 8004c7a:	69fb      	ldr	r3, [r7, #28]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d019      	beq.n	8004cb4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	085a      	lsrs	r2, r3, #1
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	441a      	add	r2, r3
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c92:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c94:	69bb      	ldr	r3, [r7, #24]
 8004c96:	2b0f      	cmp	r3, #15
 8004c98:	d909      	bls.n	8004cae <UART_SetConfig+0x546>
 8004c9a:	69bb      	ldr	r3, [r7, #24]
 8004c9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ca0:	d205      	bcs.n	8004cae <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004ca2:	69bb      	ldr	r3, [r7, #24]
 8004ca4:	b29a      	uxth	r2, r3
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	60da      	str	r2, [r3, #12]
 8004cac:	e002      	b.n	8004cb4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004cc0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3728      	adds	r7, #40	@ 0x28
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cce:	bf00      	nop
 8004cd0:	40008000 	.word	0x40008000
 8004cd4:	00f42400 	.word	0x00f42400

08004cd8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b083      	sub	sp, #12
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce4:	f003 0308 	and.w	r3, r3, #8
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d00a      	beq.n	8004d02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	430a      	orrs	r2, r1
 8004d00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d06:	f003 0301 	and.w	r3, r3, #1
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d00a      	beq.n	8004d24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	430a      	orrs	r2, r1
 8004d22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d28:	f003 0302 	and.w	r3, r3, #2
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d00a      	beq.n	8004d46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	430a      	orrs	r2, r1
 8004d44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d4a:	f003 0304 	and.w	r3, r3, #4
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00a      	beq.n	8004d68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	430a      	orrs	r2, r1
 8004d66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d6c:	f003 0310 	and.w	r3, r3, #16
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d00a      	beq.n	8004d8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	430a      	orrs	r2, r1
 8004d88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8e:	f003 0320 	and.w	r3, r3, #32
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d00a      	beq.n	8004dac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	430a      	orrs	r2, r1
 8004daa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d01a      	beq.n	8004dee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	430a      	orrs	r2, r1
 8004dcc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004dd6:	d10a      	bne.n	8004dee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	430a      	orrs	r2, r1
 8004dec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d00a      	beq.n	8004e10 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	430a      	orrs	r2, r1
 8004e0e:	605a      	str	r2, [r3, #4]
  }
}
 8004e10:	bf00      	nop
 8004e12:	370c      	adds	r7, #12
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr

08004e1c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b098      	sub	sp, #96	@ 0x60
 8004e20:	af02      	add	r7, sp, #8
 8004e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2200      	movs	r2, #0
 8004e28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004e2c:	f7fd f8be 	bl	8001fac <HAL_GetTick>
 8004e30:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 0308 	and.w	r3, r3, #8
 8004e3c:	2b08      	cmp	r3, #8
 8004e3e:	d12e      	bne.n	8004e9e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e40:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004e44:	9300      	str	r3, [sp, #0]
 8004e46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e48:	2200      	movs	r2, #0
 8004e4a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f000 f88c 	bl	8004f6c <UART_WaitOnFlagUntilTimeout>
 8004e54:	4603      	mov	r3, r0
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d021      	beq.n	8004e9e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e62:	e853 3f00 	ldrex	r3, [r3]
 8004e66:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004e68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e6e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	461a      	mov	r2, r3
 8004e76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e78:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e7a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e7c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004e7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e80:	e841 2300 	strex	r3, r2, [r1]
 8004e84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004e86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d1e6      	bne.n	8004e5a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2220      	movs	r2, #32
 8004e90:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2200      	movs	r2, #0
 8004e96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e9a:	2303      	movs	r3, #3
 8004e9c:	e062      	b.n	8004f64 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0304 	and.w	r3, r3, #4
 8004ea8:	2b04      	cmp	r3, #4
 8004eaa:	d149      	bne.n	8004f40 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004eac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004eb0:	9300      	str	r3, [sp, #0]
 8004eb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f000 f856 	bl	8004f6c <UART_WaitOnFlagUntilTimeout>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d03c      	beq.n	8004f40 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ece:	e853 3f00 	ldrex	r3, [r3]
 8004ed2:	623b      	str	r3, [r7, #32]
   return(result);
 8004ed4:	6a3b      	ldr	r3, [r7, #32]
 8004ed6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004eda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	461a      	mov	r2, r3
 8004ee2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ee4:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ee6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ee8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004eea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004eec:	e841 2300 	strex	r3, r2, [r1]
 8004ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d1e6      	bne.n	8004ec6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	3308      	adds	r3, #8
 8004efe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	e853 3f00 	ldrex	r3, [r3]
 8004f06:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f023 0301 	bic.w	r3, r3, #1
 8004f0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	3308      	adds	r3, #8
 8004f16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f18:	61fa      	str	r2, [r7, #28]
 8004f1a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f1c:	69b9      	ldr	r1, [r7, #24]
 8004f1e:	69fa      	ldr	r2, [r7, #28]
 8004f20:	e841 2300 	strex	r3, r2, [r1]
 8004f24:	617b      	str	r3, [r7, #20]
   return(result);
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d1e5      	bne.n	8004ef8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2220      	movs	r2, #32
 8004f30:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2200      	movs	r2, #0
 8004f38:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	e011      	b.n	8004f64 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2220      	movs	r2, #32
 8004f44:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2220      	movs	r2, #32
 8004f4a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2200      	movs	r2, #0
 8004f58:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004f62:	2300      	movs	r3, #0
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3758      	adds	r7, #88	@ 0x58
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	603b      	str	r3, [r7, #0]
 8004f78:	4613      	mov	r3, r2
 8004f7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f7c:	e04f      	b.n	800501e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f84:	d04b      	beq.n	800501e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f86:	f7fd f811 	bl	8001fac <HAL_GetTick>
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	1ad3      	subs	r3, r2, r3
 8004f90:	69ba      	ldr	r2, [r7, #24]
 8004f92:	429a      	cmp	r2, r3
 8004f94:	d302      	bcc.n	8004f9c <UART_WaitOnFlagUntilTimeout+0x30>
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d101      	bne.n	8004fa0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004f9c:	2303      	movs	r3, #3
 8004f9e:	e04e      	b.n	800503e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 0304 	and.w	r3, r3, #4
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d037      	beq.n	800501e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	2b80      	cmp	r3, #128	@ 0x80
 8004fb2:	d034      	beq.n	800501e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	2b40      	cmp	r3, #64	@ 0x40
 8004fb8:	d031      	beq.n	800501e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	69db      	ldr	r3, [r3, #28]
 8004fc0:	f003 0308 	and.w	r3, r3, #8
 8004fc4:	2b08      	cmp	r3, #8
 8004fc6:	d110      	bne.n	8004fea <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2208      	movs	r2, #8
 8004fce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004fd0:	68f8      	ldr	r0, [r7, #12]
 8004fd2:	f000 f838 	bl	8005046 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2208      	movs	r2, #8
 8004fda:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e029      	b.n	800503e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	69db      	ldr	r3, [r3, #28]
 8004ff0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ff4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ff8:	d111      	bne.n	800501e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005002:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005004:	68f8      	ldr	r0, [r7, #12]
 8005006:	f000 f81e 	bl	8005046 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2220      	movs	r2, #32
 800500e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e00f      	b.n	800503e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	69da      	ldr	r2, [r3, #28]
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	4013      	ands	r3, r2
 8005028:	68ba      	ldr	r2, [r7, #8]
 800502a:	429a      	cmp	r2, r3
 800502c:	bf0c      	ite	eq
 800502e:	2301      	moveq	r3, #1
 8005030:	2300      	movne	r3, #0
 8005032:	b2db      	uxtb	r3, r3
 8005034:	461a      	mov	r2, r3
 8005036:	79fb      	ldrb	r3, [r7, #7]
 8005038:	429a      	cmp	r2, r3
 800503a:	d0a0      	beq.n	8004f7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800503c:	2300      	movs	r3, #0
}
 800503e:	4618      	mov	r0, r3
 8005040:	3710      	adds	r7, #16
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}

08005046 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005046:	b480      	push	{r7}
 8005048:	b095      	sub	sp, #84	@ 0x54
 800504a:	af00      	add	r7, sp, #0
 800504c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005054:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005056:	e853 3f00 	ldrex	r3, [r3]
 800505a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800505c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800505e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005062:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	461a      	mov	r2, r3
 800506a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800506c:	643b      	str	r3, [r7, #64]	@ 0x40
 800506e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005070:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005072:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005074:	e841 2300 	strex	r3, r2, [r1]
 8005078:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800507a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800507c:	2b00      	cmp	r3, #0
 800507e:	d1e6      	bne.n	800504e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	3308      	adds	r3, #8
 8005086:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005088:	6a3b      	ldr	r3, [r7, #32]
 800508a:	e853 3f00 	ldrex	r3, [r3]
 800508e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005090:	69fb      	ldr	r3, [r7, #28]
 8005092:	f023 0301 	bic.w	r3, r3, #1
 8005096:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	3308      	adds	r3, #8
 800509e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80050a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80050a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050a8:	e841 2300 	strex	r3, r2, [r1]
 80050ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80050ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d1e5      	bne.n	8005080 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050b8:	2b01      	cmp	r3, #1
 80050ba:	d118      	bne.n	80050ee <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	e853 3f00 	ldrex	r3, [r3]
 80050c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	f023 0310 	bic.w	r3, r3, #16
 80050d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	461a      	mov	r2, r3
 80050d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050da:	61bb      	str	r3, [r7, #24]
 80050dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050de:	6979      	ldr	r1, [r7, #20]
 80050e0:	69ba      	ldr	r2, [r7, #24]
 80050e2:	e841 2300 	strex	r3, r2, [r1]
 80050e6:	613b      	str	r3, [r7, #16]
   return(result);
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d1e6      	bne.n	80050bc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2220      	movs	r2, #32
 80050f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2200      	movs	r2, #0
 8005100:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005102:	bf00      	nop
 8005104:	3754      	adds	r7, #84	@ 0x54
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr

0800510e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800510e:	b580      	push	{r7, lr}
 8005110:	b084      	sub	sp, #16
 8005112:	af00      	add	r7, sp, #0
 8005114:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800511a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2200      	movs	r2, #0
 8005120:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2200      	movs	r2, #0
 8005128:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800512c:	68f8      	ldr	r0, [r7, #12]
 800512e:	f7ff fb05 	bl	800473c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005132:	bf00      	nop
 8005134:	3710      	adds	r7, #16
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}

0800513a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800513a:	b580      	push	{r7, lr}
 800513c:	b088      	sub	sp, #32
 800513e:	af00      	add	r7, sp, #0
 8005140:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	e853 3f00 	ldrex	r3, [r3]
 800514e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005156:	61fb      	str	r3, [r7, #28]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	461a      	mov	r2, r3
 800515e:	69fb      	ldr	r3, [r7, #28]
 8005160:	61bb      	str	r3, [r7, #24]
 8005162:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005164:	6979      	ldr	r1, [r7, #20]
 8005166:	69ba      	ldr	r2, [r7, #24]
 8005168:	e841 2300 	strex	r3, r2, [r1]
 800516c:	613b      	str	r3, [r7, #16]
   return(result);
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d1e6      	bne.n	8005142 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2220      	movs	r2, #32
 8005178:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	f7ff fad1 	bl	8004728 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005186:	bf00      	nop
 8005188:	3720      	adds	r7, #32
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}

0800518e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800518e:	b480      	push	{r7}
 8005190:	b083      	sub	sp, #12
 8005192:	af00      	add	r7, sp, #0
 8005194:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005196:	bf00      	nop
 8005198:	370c      	adds	r7, #12
 800519a:	46bd      	mov	sp, r7
 800519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a0:	4770      	bx	lr
	...

080051a4 <malloc>:
 80051a4:	4b02      	ldr	r3, [pc, #8]	@ (80051b0 <malloc+0xc>)
 80051a6:	4601      	mov	r1, r0
 80051a8:	6818      	ldr	r0, [r3, #0]
 80051aa:	f000 b82d 	b.w	8005208 <_malloc_r>
 80051ae:	bf00      	nop
 80051b0:	2000004c 	.word	0x2000004c

080051b4 <free>:
 80051b4:	4b02      	ldr	r3, [pc, #8]	@ (80051c0 <free+0xc>)
 80051b6:	4601      	mov	r1, r0
 80051b8:	6818      	ldr	r0, [r3, #0]
 80051ba:	f000 bb3b 	b.w	8005834 <_free_r>
 80051be:	bf00      	nop
 80051c0:	2000004c 	.word	0x2000004c

080051c4 <sbrk_aligned>:
 80051c4:	b570      	push	{r4, r5, r6, lr}
 80051c6:	4e0f      	ldr	r6, [pc, #60]	@ (8005204 <sbrk_aligned+0x40>)
 80051c8:	460c      	mov	r4, r1
 80051ca:	6831      	ldr	r1, [r6, #0]
 80051cc:	4605      	mov	r5, r0
 80051ce:	b911      	cbnz	r1, 80051d6 <sbrk_aligned+0x12>
 80051d0:	f000 fab4 	bl	800573c <_sbrk_r>
 80051d4:	6030      	str	r0, [r6, #0]
 80051d6:	4621      	mov	r1, r4
 80051d8:	4628      	mov	r0, r5
 80051da:	f000 faaf 	bl	800573c <_sbrk_r>
 80051de:	1c43      	adds	r3, r0, #1
 80051e0:	d103      	bne.n	80051ea <sbrk_aligned+0x26>
 80051e2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80051e6:	4620      	mov	r0, r4
 80051e8:	bd70      	pop	{r4, r5, r6, pc}
 80051ea:	1cc4      	adds	r4, r0, #3
 80051ec:	f024 0403 	bic.w	r4, r4, #3
 80051f0:	42a0      	cmp	r0, r4
 80051f2:	d0f8      	beq.n	80051e6 <sbrk_aligned+0x22>
 80051f4:	1a21      	subs	r1, r4, r0
 80051f6:	4628      	mov	r0, r5
 80051f8:	f000 faa0 	bl	800573c <_sbrk_r>
 80051fc:	3001      	adds	r0, #1
 80051fe:	d1f2      	bne.n	80051e6 <sbrk_aligned+0x22>
 8005200:	e7ef      	b.n	80051e2 <sbrk_aligned+0x1e>
 8005202:	bf00      	nop
 8005204:	20005a84 	.word	0x20005a84

08005208 <_malloc_r>:
 8005208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800520c:	1ccd      	adds	r5, r1, #3
 800520e:	f025 0503 	bic.w	r5, r5, #3
 8005212:	3508      	adds	r5, #8
 8005214:	2d0c      	cmp	r5, #12
 8005216:	bf38      	it	cc
 8005218:	250c      	movcc	r5, #12
 800521a:	2d00      	cmp	r5, #0
 800521c:	4606      	mov	r6, r0
 800521e:	db01      	blt.n	8005224 <_malloc_r+0x1c>
 8005220:	42a9      	cmp	r1, r5
 8005222:	d904      	bls.n	800522e <_malloc_r+0x26>
 8005224:	230c      	movs	r3, #12
 8005226:	6033      	str	r3, [r6, #0]
 8005228:	2000      	movs	r0, #0
 800522a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800522e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005304 <_malloc_r+0xfc>
 8005232:	f000 f869 	bl	8005308 <__malloc_lock>
 8005236:	f8d8 3000 	ldr.w	r3, [r8]
 800523a:	461c      	mov	r4, r3
 800523c:	bb44      	cbnz	r4, 8005290 <_malloc_r+0x88>
 800523e:	4629      	mov	r1, r5
 8005240:	4630      	mov	r0, r6
 8005242:	f7ff ffbf 	bl	80051c4 <sbrk_aligned>
 8005246:	1c43      	adds	r3, r0, #1
 8005248:	4604      	mov	r4, r0
 800524a:	d158      	bne.n	80052fe <_malloc_r+0xf6>
 800524c:	f8d8 4000 	ldr.w	r4, [r8]
 8005250:	4627      	mov	r7, r4
 8005252:	2f00      	cmp	r7, #0
 8005254:	d143      	bne.n	80052de <_malloc_r+0xd6>
 8005256:	2c00      	cmp	r4, #0
 8005258:	d04b      	beq.n	80052f2 <_malloc_r+0xea>
 800525a:	6823      	ldr	r3, [r4, #0]
 800525c:	4639      	mov	r1, r7
 800525e:	4630      	mov	r0, r6
 8005260:	eb04 0903 	add.w	r9, r4, r3
 8005264:	f000 fa6a 	bl	800573c <_sbrk_r>
 8005268:	4581      	cmp	r9, r0
 800526a:	d142      	bne.n	80052f2 <_malloc_r+0xea>
 800526c:	6821      	ldr	r1, [r4, #0]
 800526e:	1a6d      	subs	r5, r5, r1
 8005270:	4629      	mov	r1, r5
 8005272:	4630      	mov	r0, r6
 8005274:	f7ff ffa6 	bl	80051c4 <sbrk_aligned>
 8005278:	3001      	adds	r0, #1
 800527a:	d03a      	beq.n	80052f2 <_malloc_r+0xea>
 800527c:	6823      	ldr	r3, [r4, #0]
 800527e:	442b      	add	r3, r5
 8005280:	6023      	str	r3, [r4, #0]
 8005282:	f8d8 3000 	ldr.w	r3, [r8]
 8005286:	685a      	ldr	r2, [r3, #4]
 8005288:	bb62      	cbnz	r2, 80052e4 <_malloc_r+0xdc>
 800528a:	f8c8 7000 	str.w	r7, [r8]
 800528e:	e00f      	b.n	80052b0 <_malloc_r+0xa8>
 8005290:	6822      	ldr	r2, [r4, #0]
 8005292:	1b52      	subs	r2, r2, r5
 8005294:	d420      	bmi.n	80052d8 <_malloc_r+0xd0>
 8005296:	2a0b      	cmp	r2, #11
 8005298:	d917      	bls.n	80052ca <_malloc_r+0xc2>
 800529a:	1961      	adds	r1, r4, r5
 800529c:	42a3      	cmp	r3, r4
 800529e:	6025      	str	r5, [r4, #0]
 80052a0:	bf18      	it	ne
 80052a2:	6059      	strne	r1, [r3, #4]
 80052a4:	6863      	ldr	r3, [r4, #4]
 80052a6:	bf08      	it	eq
 80052a8:	f8c8 1000 	streq.w	r1, [r8]
 80052ac:	5162      	str	r2, [r4, r5]
 80052ae:	604b      	str	r3, [r1, #4]
 80052b0:	4630      	mov	r0, r6
 80052b2:	f000 f82f 	bl	8005314 <__malloc_unlock>
 80052b6:	f104 000b 	add.w	r0, r4, #11
 80052ba:	1d23      	adds	r3, r4, #4
 80052bc:	f020 0007 	bic.w	r0, r0, #7
 80052c0:	1ac2      	subs	r2, r0, r3
 80052c2:	bf1c      	itt	ne
 80052c4:	1a1b      	subne	r3, r3, r0
 80052c6:	50a3      	strne	r3, [r4, r2]
 80052c8:	e7af      	b.n	800522a <_malloc_r+0x22>
 80052ca:	6862      	ldr	r2, [r4, #4]
 80052cc:	42a3      	cmp	r3, r4
 80052ce:	bf0c      	ite	eq
 80052d0:	f8c8 2000 	streq.w	r2, [r8]
 80052d4:	605a      	strne	r2, [r3, #4]
 80052d6:	e7eb      	b.n	80052b0 <_malloc_r+0xa8>
 80052d8:	4623      	mov	r3, r4
 80052da:	6864      	ldr	r4, [r4, #4]
 80052dc:	e7ae      	b.n	800523c <_malloc_r+0x34>
 80052de:	463c      	mov	r4, r7
 80052e0:	687f      	ldr	r7, [r7, #4]
 80052e2:	e7b6      	b.n	8005252 <_malloc_r+0x4a>
 80052e4:	461a      	mov	r2, r3
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	42a3      	cmp	r3, r4
 80052ea:	d1fb      	bne.n	80052e4 <_malloc_r+0xdc>
 80052ec:	2300      	movs	r3, #0
 80052ee:	6053      	str	r3, [r2, #4]
 80052f0:	e7de      	b.n	80052b0 <_malloc_r+0xa8>
 80052f2:	230c      	movs	r3, #12
 80052f4:	6033      	str	r3, [r6, #0]
 80052f6:	4630      	mov	r0, r6
 80052f8:	f000 f80c 	bl	8005314 <__malloc_unlock>
 80052fc:	e794      	b.n	8005228 <_malloc_r+0x20>
 80052fe:	6005      	str	r5, [r0, #0]
 8005300:	e7d6      	b.n	80052b0 <_malloc_r+0xa8>
 8005302:	bf00      	nop
 8005304:	20005a88 	.word	0x20005a88

08005308 <__malloc_lock>:
 8005308:	4801      	ldr	r0, [pc, #4]	@ (8005310 <__malloc_lock+0x8>)
 800530a:	f000 ba64 	b.w	80057d6 <__retarget_lock_acquire_recursive>
 800530e:	bf00      	nop
 8005310:	20005bcc 	.word	0x20005bcc

08005314 <__malloc_unlock>:
 8005314:	4801      	ldr	r0, [pc, #4]	@ (800531c <__malloc_unlock+0x8>)
 8005316:	f000 ba5f 	b.w	80057d8 <__retarget_lock_release_recursive>
 800531a:	bf00      	nop
 800531c:	20005bcc 	.word	0x20005bcc

08005320 <std>:
 8005320:	2300      	movs	r3, #0
 8005322:	b510      	push	{r4, lr}
 8005324:	4604      	mov	r4, r0
 8005326:	e9c0 3300 	strd	r3, r3, [r0]
 800532a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800532e:	6083      	str	r3, [r0, #8]
 8005330:	8181      	strh	r1, [r0, #12]
 8005332:	6643      	str	r3, [r0, #100]	@ 0x64
 8005334:	81c2      	strh	r2, [r0, #14]
 8005336:	6183      	str	r3, [r0, #24]
 8005338:	4619      	mov	r1, r3
 800533a:	2208      	movs	r2, #8
 800533c:	305c      	adds	r0, #92	@ 0x5c
 800533e:	f000 f92a 	bl	8005596 <memset>
 8005342:	4b0d      	ldr	r3, [pc, #52]	@ (8005378 <std+0x58>)
 8005344:	6263      	str	r3, [r4, #36]	@ 0x24
 8005346:	4b0d      	ldr	r3, [pc, #52]	@ (800537c <std+0x5c>)
 8005348:	62a3      	str	r3, [r4, #40]	@ 0x28
 800534a:	4b0d      	ldr	r3, [pc, #52]	@ (8005380 <std+0x60>)
 800534c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800534e:	4b0d      	ldr	r3, [pc, #52]	@ (8005384 <std+0x64>)
 8005350:	6323      	str	r3, [r4, #48]	@ 0x30
 8005352:	4b0d      	ldr	r3, [pc, #52]	@ (8005388 <std+0x68>)
 8005354:	6224      	str	r4, [r4, #32]
 8005356:	429c      	cmp	r4, r3
 8005358:	d006      	beq.n	8005368 <std+0x48>
 800535a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800535e:	4294      	cmp	r4, r2
 8005360:	d002      	beq.n	8005368 <std+0x48>
 8005362:	33d0      	adds	r3, #208	@ 0xd0
 8005364:	429c      	cmp	r4, r3
 8005366:	d105      	bne.n	8005374 <std+0x54>
 8005368:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800536c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005370:	f000 ba30 	b.w	80057d4 <__retarget_lock_init_recursive>
 8005374:	bd10      	pop	{r4, pc}
 8005376:	bf00      	nop
 8005378:	08005511 	.word	0x08005511
 800537c:	08005533 	.word	0x08005533
 8005380:	0800556b 	.word	0x0800556b
 8005384:	0800558f 	.word	0x0800558f
 8005388:	20005a8c 	.word	0x20005a8c

0800538c <stdio_exit_handler>:
 800538c:	4a02      	ldr	r2, [pc, #8]	@ (8005398 <stdio_exit_handler+0xc>)
 800538e:	4903      	ldr	r1, [pc, #12]	@ (800539c <stdio_exit_handler+0x10>)
 8005390:	4803      	ldr	r0, [pc, #12]	@ (80053a0 <stdio_exit_handler+0x14>)
 8005392:	f000 b869 	b.w	8005468 <_fwalk_sglue>
 8005396:	bf00      	nop
 8005398:	20000040 	.word	0x20000040
 800539c:	08005f99 	.word	0x08005f99
 80053a0:	20000050 	.word	0x20000050

080053a4 <cleanup_stdio>:
 80053a4:	6841      	ldr	r1, [r0, #4]
 80053a6:	4b0c      	ldr	r3, [pc, #48]	@ (80053d8 <cleanup_stdio+0x34>)
 80053a8:	4299      	cmp	r1, r3
 80053aa:	b510      	push	{r4, lr}
 80053ac:	4604      	mov	r4, r0
 80053ae:	d001      	beq.n	80053b4 <cleanup_stdio+0x10>
 80053b0:	f000 fdf2 	bl	8005f98 <_fflush_r>
 80053b4:	68a1      	ldr	r1, [r4, #8]
 80053b6:	4b09      	ldr	r3, [pc, #36]	@ (80053dc <cleanup_stdio+0x38>)
 80053b8:	4299      	cmp	r1, r3
 80053ba:	d002      	beq.n	80053c2 <cleanup_stdio+0x1e>
 80053bc:	4620      	mov	r0, r4
 80053be:	f000 fdeb 	bl	8005f98 <_fflush_r>
 80053c2:	68e1      	ldr	r1, [r4, #12]
 80053c4:	4b06      	ldr	r3, [pc, #24]	@ (80053e0 <cleanup_stdio+0x3c>)
 80053c6:	4299      	cmp	r1, r3
 80053c8:	d004      	beq.n	80053d4 <cleanup_stdio+0x30>
 80053ca:	4620      	mov	r0, r4
 80053cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053d0:	f000 bde2 	b.w	8005f98 <_fflush_r>
 80053d4:	bd10      	pop	{r4, pc}
 80053d6:	bf00      	nop
 80053d8:	20005a8c 	.word	0x20005a8c
 80053dc:	20005af4 	.word	0x20005af4
 80053e0:	20005b5c 	.word	0x20005b5c

080053e4 <global_stdio_init.part.0>:
 80053e4:	b510      	push	{r4, lr}
 80053e6:	4b0b      	ldr	r3, [pc, #44]	@ (8005414 <global_stdio_init.part.0+0x30>)
 80053e8:	4c0b      	ldr	r4, [pc, #44]	@ (8005418 <global_stdio_init.part.0+0x34>)
 80053ea:	4a0c      	ldr	r2, [pc, #48]	@ (800541c <global_stdio_init.part.0+0x38>)
 80053ec:	601a      	str	r2, [r3, #0]
 80053ee:	4620      	mov	r0, r4
 80053f0:	2200      	movs	r2, #0
 80053f2:	2104      	movs	r1, #4
 80053f4:	f7ff ff94 	bl	8005320 <std>
 80053f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80053fc:	2201      	movs	r2, #1
 80053fe:	2109      	movs	r1, #9
 8005400:	f7ff ff8e 	bl	8005320 <std>
 8005404:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005408:	2202      	movs	r2, #2
 800540a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800540e:	2112      	movs	r1, #18
 8005410:	f7ff bf86 	b.w	8005320 <std>
 8005414:	20005bc4 	.word	0x20005bc4
 8005418:	20005a8c 	.word	0x20005a8c
 800541c:	0800538d 	.word	0x0800538d

08005420 <__sfp_lock_acquire>:
 8005420:	4801      	ldr	r0, [pc, #4]	@ (8005428 <__sfp_lock_acquire+0x8>)
 8005422:	f000 b9d8 	b.w	80057d6 <__retarget_lock_acquire_recursive>
 8005426:	bf00      	nop
 8005428:	20005bcd 	.word	0x20005bcd

0800542c <__sfp_lock_release>:
 800542c:	4801      	ldr	r0, [pc, #4]	@ (8005434 <__sfp_lock_release+0x8>)
 800542e:	f000 b9d3 	b.w	80057d8 <__retarget_lock_release_recursive>
 8005432:	bf00      	nop
 8005434:	20005bcd 	.word	0x20005bcd

08005438 <__sinit>:
 8005438:	b510      	push	{r4, lr}
 800543a:	4604      	mov	r4, r0
 800543c:	f7ff fff0 	bl	8005420 <__sfp_lock_acquire>
 8005440:	6a23      	ldr	r3, [r4, #32]
 8005442:	b11b      	cbz	r3, 800544c <__sinit+0x14>
 8005444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005448:	f7ff bff0 	b.w	800542c <__sfp_lock_release>
 800544c:	4b04      	ldr	r3, [pc, #16]	@ (8005460 <__sinit+0x28>)
 800544e:	6223      	str	r3, [r4, #32]
 8005450:	4b04      	ldr	r3, [pc, #16]	@ (8005464 <__sinit+0x2c>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d1f5      	bne.n	8005444 <__sinit+0xc>
 8005458:	f7ff ffc4 	bl	80053e4 <global_stdio_init.part.0>
 800545c:	e7f2      	b.n	8005444 <__sinit+0xc>
 800545e:	bf00      	nop
 8005460:	080053a5 	.word	0x080053a5
 8005464:	20005bc4 	.word	0x20005bc4

08005468 <_fwalk_sglue>:
 8005468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800546c:	4607      	mov	r7, r0
 800546e:	4688      	mov	r8, r1
 8005470:	4614      	mov	r4, r2
 8005472:	2600      	movs	r6, #0
 8005474:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005478:	f1b9 0901 	subs.w	r9, r9, #1
 800547c:	d505      	bpl.n	800548a <_fwalk_sglue+0x22>
 800547e:	6824      	ldr	r4, [r4, #0]
 8005480:	2c00      	cmp	r4, #0
 8005482:	d1f7      	bne.n	8005474 <_fwalk_sglue+0xc>
 8005484:	4630      	mov	r0, r6
 8005486:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800548a:	89ab      	ldrh	r3, [r5, #12]
 800548c:	2b01      	cmp	r3, #1
 800548e:	d907      	bls.n	80054a0 <_fwalk_sglue+0x38>
 8005490:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005494:	3301      	adds	r3, #1
 8005496:	d003      	beq.n	80054a0 <_fwalk_sglue+0x38>
 8005498:	4629      	mov	r1, r5
 800549a:	4638      	mov	r0, r7
 800549c:	47c0      	blx	r8
 800549e:	4306      	orrs	r6, r0
 80054a0:	3568      	adds	r5, #104	@ 0x68
 80054a2:	e7e9      	b.n	8005478 <_fwalk_sglue+0x10>

080054a4 <sniprintf>:
 80054a4:	b40c      	push	{r2, r3}
 80054a6:	b530      	push	{r4, r5, lr}
 80054a8:	4b18      	ldr	r3, [pc, #96]	@ (800550c <sniprintf+0x68>)
 80054aa:	1e0c      	subs	r4, r1, #0
 80054ac:	681d      	ldr	r5, [r3, #0]
 80054ae:	b09d      	sub	sp, #116	@ 0x74
 80054b0:	da08      	bge.n	80054c4 <sniprintf+0x20>
 80054b2:	238b      	movs	r3, #139	@ 0x8b
 80054b4:	602b      	str	r3, [r5, #0]
 80054b6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80054ba:	b01d      	add	sp, #116	@ 0x74
 80054bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80054c0:	b002      	add	sp, #8
 80054c2:	4770      	bx	lr
 80054c4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80054c8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80054cc:	f04f 0300 	mov.w	r3, #0
 80054d0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80054d2:	bf14      	ite	ne
 80054d4:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80054d8:	4623      	moveq	r3, r4
 80054da:	9304      	str	r3, [sp, #16]
 80054dc:	9307      	str	r3, [sp, #28]
 80054de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80054e2:	9002      	str	r0, [sp, #8]
 80054e4:	9006      	str	r0, [sp, #24]
 80054e6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80054ea:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80054ec:	ab21      	add	r3, sp, #132	@ 0x84
 80054ee:	a902      	add	r1, sp, #8
 80054f0:	4628      	mov	r0, r5
 80054f2:	9301      	str	r3, [sp, #4]
 80054f4:	f000 fa44 	bl	8005980 <_svfiprintf_r>
 80054f8:	1c43      	adds	r3, r0, #1
 80054fa:	bfbc      	itt	lt
 80054fc:	238b      	movlt	r3, #139	@ 0x8b
 80054fe:	602b      	strlt	r3, [r5, #0]
 8005500:	2c00      	cmp	r4, #0
 8005502:	d0da      	beq.n	80054ba <sniprintf+0x16>
 8005504:	9b02      	ldr	r3, [sp, #8]
 8005506:	2200      	movs	r2, #0
 8005508:	701a      	strb	r2, [r3, #0]
 800550a:	e7d6      	b.n	80054ba <sniprintf+0x16>
 800550c:	2000004c 	.word	0x2000004c

08005510 <__sread>:
 8005510:	b510      	push	{r4, lr}
 8005512:	460c      	mov	r4, r1
 8005514:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005518:	f000 f8fe 	bl	8005718 <_read_r>
 800551c:	2800      	cmp	r0, #0
 800551e:	bfab      	itete	ge
 8005520:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005522:	89a3      	ldrhlt	r3, [r4, #12]
 8005524:	181b      	addge	r3, r3, r0
 8005526:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800552a:	bfac      	ite	ge
 800552c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800552e:	81a3      	strhlt	r3, [r4, #12]
 8005530:	bd10      	pop	{r4, pc}

08005532 <__swrite>:
 8005532:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005536:	461f      	mov	r7, r3
 8005538:	898b      	ldrh	r3, [r1, #12]
 800553a:	05db      	lsls	r3, r3, #23
 800553c:	4605      	mov	r5, r0
 800553e:	460c      	mov	r4, r1
 8005540:	4616      	mov	r6, r2
 8005542:	d505      	bpl.n	8005550 <__swrite+0x1e>
 8005544:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005548:	2302      	movs	r3, #2
 800554a:	2200      	movs	r2, #0
 800554c:	f000 f8d2 	bl	80056f4 <_lseek_r>
 8005550:	89a3      	ldrh	r3, [r4, #12]
 8005552:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005556:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800555a:	81a3      	strh	r3, [r4, #12]
 800555c:	4632      	mov	r2, r6
 800555e:	463b      	mov	r3, r7
 8005560:	4628      	mov	r0, r5
 8005562:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005566:	f000 b8f9 	b.w	800575c <_write_r>

0800556a <__sseek>:
 800556a:	b510      	push	{r4, lr}
 800556c:	460c      	mov	r4, r1
 800556e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005572:	f000 f8bf 	bl	80056f4 <_lseek_r>
 8005576:	1c43      	adds	r3, r0, #1
 8005578:	89a3      	ldrh	r3, [r4, #12]
 800557a:	bf15      	itete	ne
 800557c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800557e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005582:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005586:	81a3      	strheq	r3, [r4, #12]
 8005588:	bf18      	it	ne
 800558a:	81a3      	strhne	r3, [r4, #12]
 800558c:	bd10      	pop	{r4, pc}

0800558e <__sclose>:
 800558e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005592:	f000 b89f 	b.w	80056d4 <_close_r>

08005596 <memset>:
 8005596:	4402      	add	r2, r0
 8005598:	4603      	mov	r3, r0
 800559a:	4293      	cmp	r3, r2
 800559c:	d100      	bne.n	80055a0 <memset+0xa>
 800559e:	4770      	bx	lr
 80055a0:	f803 1b01 	strb.w	r1, [r3], #1
 80055a4:	e7f9      	b.n	800559a <memset+0x4>

080055a6 <strncmp>:
 80055a6:	b510      	push	{r4, lr}
 80055a8:	b16a      	cbz	r2, 80055c6 <strncmp+0x20>
 80055aa:	3901      	subs	r1, #1
 80055ac:	1884      	adds	r4, r0, r2
 80055ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80055b2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80055b6:	429a      	cmp	r2, r3
 80055b8:	d103      	bne.n	80055c2 <strncmp+0x1c>
 80055ba:	42a0      	cmp	r0, r4
 80055bc:	d001      	beq.n	80055c2 <strncmp+0x1c>
 80055be:	2a00      	cmp	r2, #0
 80055c0:	d1f5      	bne.n	80055ae <strncmp+0x8>
 80055c2:	1ad0      	subs	r0, r2, r3
 80055c4:	bd10      	pop	{r4, pc}
 80055c6:	4610      	mov	r0, r2
 80055c8:	e7fc      	b.n	80055c4 <strncmp+0x1e>

080055ca <strncpy>:
 80055ca:	b510      	push	{r4, lr}
 80055cc:	3901      	subs	r1, #1
 80055ce:	4603      	mov	r3, r0
 80055d0:	b132      	cbz	r2, 80055e0 <strncpy+0x16>
 80055d2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80055d6:	f803 4b01 	strb.w	r4, [r3], #1
 80055da:	3a01      	subs	r2, #1
 80055dc:	2c00      	cmp	r4, #0
 80055de:	d1f7      	bne.n	80055d0 <strncpy+0x6>
 80055e0:	441a      	add	r2, r3
 80055e2:	2100      	movs	r1, #0
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d100      	bne.n	80055ea <strncpy+0x20>
 80055e8:	bd10      	pop	{r4, pc}
 80055ea:	f803 1b01 	strb.w	r1, [r3], #1
 80055ee:	e7f9      	b.n	80055e4 <strncpy+0x1a>

080055f0 <strrchr>:
 80055f0:	b538      	push	{r3, r4, r5, lr}
 80055f2:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 80055f6:	4603      	mov	r3, r0
 80055f8:	d10e      	bne.n	8005618 <strrchr+0x28>
 80055fa:	4621      	mov	r1, r4
 80055fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005600:	f000 bd1e 	b.w	8006040 <strchr>
 8005604:	1c43      	adds	r3, r0, #1
 8005606:	4605      	mov	r5, r0
 8005608:	4621      	mov	r1, r4
 800560a:	4618      	mov	r0, r3
 800560c:	f000 fd18 	bl	8006040 <strchr>
 8005610:	2800      	cmp	r0, #0
 8005612:	d1f7      	bne.n	8005604 <strrchr+0x14>
 8005614:	4628      	mov	r0, r5
 8005616:	bd38      	pop	{r3, r4, r5, pc}
 8005618:	2500      	movs	r5, #0
 800561a:	e7f5      	b.n	8005608 <strrchr+0x18>

0800561c <strtok>:
 800561c:	4b16      	ldr	r3, [pc, #88]	@ (8005678 <strtok+0x5c>)
 800561e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005622:	681f      	ldr	r7, [r3, #0]
 8005624:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8005626:	4605      	mov	r5, r0
 8005628:	460e      	mov	r6, r1
 800562a:	b9ec      	cbnz	r4, 8005668 <strtok+0x4c>
 800562c:	2050      	movs	r0, #80	@ 0x50
 800562e:	f7ff fdb9 	bl	80051a4 <malloc>
 8005632:	4602      	mov	r2, r0
 8005634:	6478      	str	r0, [r7, #68]	@ 0x44
 8005636:	b920      	cbnz	r0, 8005642 <strtok+0x26>
 8005638:	4b10      	ldr	r3, [pc, #64]	@ (800567c <strtok+0x60>)
 800563a:	4811      	ldr	r0, [pc, #68]	@ (8005680 <strtok+0x64>)
 800563c:	215b      	movs	r1, #91	@ 0x5b
 800563e:	f000 f8db 	bl	80057f8 <__assert_func>
 8005642:	e9c0 4400 	strd	r4, r4, [r0]
 8005646:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800564a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800564e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8005652:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8005656:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800565a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800565e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8005662:	6184      	str	r4, [r0, #24]
 8005664:	7704      	strb	r4, [r0, #28]
 8005666:	6244      	str	r4, [r0, #36]	@ 0x24
 8005668:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800566a:	4631      	mov	r1, r6
 800566c:	4628      	mov	r0, r5
 800566e:	2301      	movs	r3, #1
 8005670:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005674:	f000 b806 	b.w	8005684 <__strtok_r>
 8005678:	2000004c 	.word	0x2000004c
 800567c:	0800698c 	.word	0x0800698c
 8005680:	080069a3 	.word	0x080069a3

08005684 <__strtok_r>:
 8005684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005686:	4604      	mov	r4, r0
 8005688:	b908      	cbnz	r0, 800568e <__strtok_r+0xa>
 800568a:	6814      	ldr	r4, [r2, #0]
 800568c:	b144      	cbz	r4, 80056a0 <__strtok_r+0x1c>
 800568e:	4620      	mov	r0, r4
 8005690:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005694:	460f      	mov	r7, r1
 8005696:	f817 6b01 	ldrb.w	r6, [r7], #1
 800569a:	b91e      	cbnz	r6, 80056a4 <__strtok_r+0x20>
 800569c:	b965      	cbnz	r5, 80056b8 <__strtok_r+0x34>
 800569e:	6015      	str	r5, [r2, #0]
 80056a0:	2000      	movs	r0, #0
 80056a2:	e005      	b.n	80056b0 <__strtok_r+0x2c>
 80056a4:	42b5      	cmp	r5, r6
 80056a6:	d1f6      	bne.n	8005696 <__strtok_r+0x12>
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d1f0      	bne.n	800568e <__strtok_r+0xa>
 80056ac:	6014      	str	r4, [r2, #0]
 80056ae:	7003      	strb	r3, [r0, #0]
 80056b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056b2:	461c      	mov	r4, r3
 80056b4:	e00c      	b.n	80056d0 <__strtok_r+0x4c>
 80056b6:	b91d      	cbnz	r5, 80056c0 <__strtok_r+0x3c>
 80056b8:	4627      	mov	r7, r4
 80056ba:	f814 3b01 	ldrb.w	r3, [r4], #1
 80056be:	460e      	mov	r6, r1
 80056c0:	f816 5b01 	ldrb.w	r5, [r6], #1
 80056c4:	42ab      	cmp	r3, r5
 80056c6:	d1f6      	bne.n	80056b6 <__strtok_r+0x32>
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d0f2      	beq.n	80056b2 <__strtok_r+0x2e>
 80056cc:	2300      	movs	r3, #0
 80056ce:	703b      	strb	r3, [r7, #0]
 80056d0:	6014      	str	r4, [r2, #0]
 80056d2:	e7ed      	b.n	80056b0 <__strtok_r+0x2c>

080056d4 <_close_r>:
 80056d4:	b538      	push	{r3, r4, r5, lr}
 80056d6:	4d06      	ldr	r5, [pc, #24]	@ (80056f0 <_close_r+0x1c>)
 80056d8:	2300      	movs	r3, #0
 80056da:	4604      	mov	r4, r0
 80056dc:	4608      	mov	r0, r1
 80056de:	602b      	str	r3, [r5, #0]
 80056e0:	f7fc fb56 	bl	8001d90 <_close>
 80056e4:	1c43      	adds	r3, r0, #1
 80056e6:	d102      	bne.n	80056ee <_close_r+0x1a>
 80056e8:	682b      	ldr	r3, [r5, #0]
 80056ea:	b103      	cbz	r3, 80056ee <_close_r+0x1a>
 80056ec:	6023      	str	r3, [r4, #0]
 80056ee:	bd38      	pop	{r3, r4, r5, pc}
 80056f0:	20005bc8 	.word	0x20005bc8

080056f4 <_lseek_r>:
 80056f4:	b538      	push	{r3, r4, r5, lr}
 80056f6:	4d07      	ldr	r5, [pc, #28]	@ (8005714 <_lseek_r+0x20>)
 80056f8:	4604      	mov	r4, r0
 80056fa:	4608      	mov	r0, r1
 80056fc:	4611      	mov	r1, r2
 80056fe:	2200      	movs	r2, #0
 8005700:	602a      	str	r2, [r5, #0]
 8005702:	461a      	mov	r2, r3
 8005704:	f7fc fb6b 	bl	8001dde <_lseek>
 8005708:	1c43      	adds	r3, r0, #1
 800570a:	d102      	bne.n	8005712 <_lseek_r+0x1e>
 800570c:	682b      	ldr	r3, [r5, #0]
 800570e:	b103      	cbz	r3, 8005712 <_lseek_r+0x1e>
 8005710:	6023      	str	r3, [r4, #0]
 8005712:	bd38      	pop	{r3, r4, r5, pc}
 8005714:	20005bc8 	.word	0x20005bc8

08005718 <_read_r>:
 8005718:	b538      	push	{r3, r4, r5, lr}
 800571a:	4d07      	ldr	r5, [pc, #28]	@ (8005738 <_read_r+0x20>)
 800571c:	4604      	mov	r4, r0
 800571e:	4608      	mov	r0, r1
 8005720:	4611      	mov	r1, r2
 8005722:	2200      	movs	r2, #0
 8005724:	602a      	str	r2, [r5, #0]
 8005726:	461a      	mov	r2, r3
 8005728:	f7fc faf9 	bl	8001d1e <_read>
 800572c:	1c43      	adds	r3, r0, #1
 800572e:	d102      	bne.n	8005736 <_read_r+0x1e>
 8005730:	682b      	ldr	r3, [r5, #0]
 8005732:	b103      	cbz	r3, 8005736 <_read_r+0x1e>
 8005734:	6023      	str	r3, [r4, #0]
 8005736:	bd38      	pop	{r3, r4, r5, pc}
 8005738:	20005bc8 	.word	0x20005bc8

0800573c <_sbrk_r>:
 800573c:	b538      	push	{r3, r4, r5, lr}
 800573e:	4d06      	ldr	r5, [pc, #24]	@ (8005758 <_sbrk_r+0x1c>)
 8005740:	2300      	movs	r3, #0
 8005742:	4604      	mov	r4, r0
 8005744:	4608      	mov	r0, r1
 8005746:	602b      	str	r3, [r5, #0]
 8005748:	f7fc fb56 	bl	8001df8 <_sbrk>
 800574c:	1c43      	adds	r3, r0, #1
 800574e:	d102      	bne.n	8005756 <_sbrk_r+0x1a>
 8005750:	682b      	ldr	r3, [r5, #0]
 8005752:	b103      	cbz	r3, 8005756 <_sbrk_r+0x1a>
 8005754:	6023      	str	r3, [r4, #0]
 8005756:	bd38      	pop	{r3, r4, r5, pc}
 8005758:	20005bc8 	.word	0x20005bc8

0800575c <_write_r>:
 800575c:	b538      	push	{r3, r4, r5, lr}
 800575e:	4d07      	ldr	r5, [pc, #28]	@ (800577c <_write_r+0x20>)
 8005760:	4604      	mov	r4, r0
 8005762:	4608      	mov	r0, r1
 8005764:	4611      	mov	r1, r2
 8005766:	2200      	movs	r2, #0
 8005768:	602a      	str	r2, [r5, #0]
 800576a:	461a      	mov	r2, r3
 800576c:	f7fc faf4 	bl	8001d58 <_write>
 8005770:	1c43      	adds	r3, r0, #1
 8005772:	d102      	bne.n	800577a <_write_r+0x1e>
 8005774:	682b      	ldr	r3, [r5, #0]
 8005776:	b103      	cbz	r3, 800577a <_write_r+0x1e>
 8005778:	6023      	str	r3, [r4, #0]
 800577a:	bd38      	pop	{r3, r4, r5, pc}
 800577c:	20005bc8 	.word	0x20005bc8

08005780 <__errno>:
 8005780:	4b01      	ldr	r3, [pc, #4]	@ (8005788 <__errno+0x8>)
 8005782:	6818      	ldr	r0, [r3, #0]
 8005784:	4770      	bx	lr
 8005786:	bf00      	nop
 8005788:	2000004c 	.word	0x2000004c

0800578c <__libc_init_array>:
 800578c:	b570      	push	{r4, r5, r6, lr}
 800578e:	4d0d      	ldr	r5, [pc, #52]	@ (80057c4 <__libc_init_array+0x38>)
 8005790:	4c0d      	ldr	r4, [pc, #52]	@ (80057c8 <__libc_init_array+0x3c>)
 8005792:	1b64      	subs	r4, r4, r5
 8005794:	10a4      	asrs	r4, r4, #2
 8005796:	2600      	movs	r6, #0
 8005798:	42a6      	cmp	r6, r4
 800579a:	d109      	bne.n	80057b0 <__libc_init_array+0x24>
 800579c:	4d0b      	ldr	r5, [pc, #44]	@ (80057cc <__libc_init_array+0x40>)
 800579e:	4c0c      	ldr	r4, [pc, #48]	@ (80057d0 <__libc_init_array+0x44>)
 80057a0:	f000 ff36 	bl	8006610 <_init>
 80057a4:	1b64      	subs	r4, r4, r5
 80057a6:	10a4      	asrs	r4, r4, #2
 80057a8:	2600      	movs	r6, #0
 80057aa:	42a6      	cmp	r6, r4
 80057ac:	d105      	bne.n	80057ba <__libc_init_array+0x2e>
 80057ae:	bd70      	pop	{r4, r5, r6, pc}
 80057b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80057b4:	4798      	blx	r3
 80057b6:	3601      	adds	r6, #1
 80057b8:	e7ee      	b.n	8005798 <__libc_init_array+0xc>
 80057ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80057be:	4798      	blx	r3
 80057c0:	3601      	adds	r6, #1
 80057c2:	e7f2      	b.n	80057aa <__libc_init_array+0x1e>
 80057c4:	08006a74 	.word	0x08006a74
 80057c8:	08006a74 	.word	0x08006a74
 80057cc:	08006a74 	.word	0x08006a74
 80057d0:	08006a78 	.word	0x08006a78

080057d4 <__retarget_lock_init_recursive>:
 80057d4:	4770      	bx	lr

080057d6 <__retarget_lock_acquire_recursive>:
 80057d6:	4770      	bx	lr

080057d8 <__retarget_lock_release_recursive>:
 80057d8:	4770      	bx	lr

080057da <memcpy>:
 80057da:	440a      	add	r2, r1
 80057dc:	4291      	cmp	r1, r2
 80057de:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80057e2:	d100      	bne.n	80057e6 <memcpy+0xc>
 80057e4:	4770      	bx	lr
 80057e6:	b510      	push	{r4, lr}
 80057e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80057ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80057f0:	4291      	cmp	r1, r2
 80057f2:	d1f9      	bne.n	80057e8 <memcpy+0xe>
 80057f4:	bd10      	pop	{r4, pc}
	...

080057f8 <__assert_func>:
 80057f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80057fa:	4614      	mov	r4, r2
 80057fc:	461a      	mov	r2, r3
 80057fe:	4b09      	ldr	r3, [pc, #36]	@ (8005824 <__assert_func+0x2c>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4605      	mov	r5, r0
 8005804:	68d8      	ldr	r0, [r3, #12]
 8005806:	b14c      	cbz	r4, 800581c <__assert_func+0x24>
 8005808:	4b07      	ldr	r3, [pc, #28]	@ (8005828 <__assert_func+0x30>)
 800580a:	9100      	str	r1, [sp, #0]
 800580c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005810:	4906      	ldr	r1, [pc, #24]	@ (800582c <__assert_func+0x34>)
 8005812:	462b      	mov	r3, r5
 8005814:	f000 fbe8 	bl	8005fe8 <fiprintf>
 8005818:	f000 fc1f 	bl	800605a <abort>
 800581c:	4b04      	ldr	r3, [pc, #16]	@ (8005830 <__assert_func+0x38>)
 800581e:	461c      	mov	r4, r3
 8005820:	e7f3      	b.n	800580a <__assert_func+0x12>
 8005822:	bf00      	nop
 8005824:	2000004c 	.word	0x2000004c
 8005828:	080069fd 	.word	0x080069fd
 800582c:	08006a0a 	.word	0x08006a0a
 8005830:	08006a38 	.word	0x08006a38

08005834 <_free_r>:
 8005834:	b538      	push	{r3, r4, r5, lr}
 8005836:	4605      	mov	r5, r0
 8005838:	2900      	cmp	r1, #0
 800583a:	d041      	beq.n	80058c0 <_free_r+0x8c>
 800583c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005840:	1f0c      	subs	r4, r1, #4
 8005842:	2b00      	cmp	r3, #0
 8005844:	bfb8      	it	lt
 8005846:	18e4      	addlt	r4, r4, r3
 8005848:	f7ff fd5e 	bl	8005308 <__malloc_lock>
 800584c:	4a1d      	ldr	r2, [pc, #116]	@ (80058c4 <_free_r+0x90>)
 800584e:	6813      	ldr	r3, [r2, #0]
 8005850:	b933      	cbnz	r3, 8005860 <_free_r+0x2c>
 8005852:	6063      	str	r3, [r4, #4]
 8005854:	6014      	str	r4, [r2, #0]
 8005856:	4628      	mov	r0, r5
 8005858:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800585c:	f7ff bd5a 	b.w	8005314 <__malloc_unlock>
 8005860:	42a3      	cmp	r3, r4
 8005862:	d908      	bls.n	8005876 <_free_r+0x42>
 8005864:	6820      	ldr	r0, [r4, #0]
 8005866:	1821      	adds	r1, r4, r0
 8005868:	428b      	cmp	r3, r1
 800586a:	bf01      	itttt	eq
 800586c:	6819      	ldreq	r1, [r3, #0]
 800586e:	685b      	ldreq	r3, [r3, #4]
 8005870:	1809      	addeq	r1, r1, r0
 8005872:	6021      	streq	r1, [r4, #0]
 8005874:	e7ed      	b.n	8005852 <_free_r+0x1e>
 8005876:	461a      	mov	r2, r3
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	b10b      	cbz	r3, 8005880 <_free_r+0x4c>
 800587c:	42a3      	cmp	r3, r4
 800587e:	d9fa      	bls.n	8005876 <_free_r+0x42>
 8005880:	6811      	ldr	r1, [r2, #0]
 8005882:	1850      	adds	r0, r2, r1
 8005884:	42a0      	cmp	r0, r4
 8005886:	d10b      	bne.n	80058a0 <_free_r+0x6c>
 8005888:	6820      	ldr	r0, [r4, #0]
 800588a:	4401      	add	r1, r0
 800588c:	1850      	adds	r0, r2, r1
 800588e:	4283      	cmp	r3, r0
 8005890:	6011      	str	r1, [r2, #0]
 8005892:	d1e0      	bne.n	8005856 <_free_r+0x22>
 8005894:	6818      	ldr	r0, [r3, #0]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	6053      	str	r3, [r2, #4]
 800589a:	4408      	add	r0, r1
 800589c:	6010      	str	r0, [r2, #0]
 800589e:	e7da      	b.n	8005856 <_free_r+0x22>
 80058a0:	d902      	bls.n	80058a8 <_free_r+0x74>
 80058a2:	230c      	movs	r3, #12
 80058a4:	602b      	str	r3, [r5, #0]
 80058a6:	e7d6      	b.n	8005856 <_free_r+0x22>
 80058a8:	6820      	ldr	r0, [r4, #0]
 80058aa:	1821      	adds	r1, r4, r0
 80058ac:	428b      	cmp	r3, r1
 80058ae:	bf04      	itt	eq
 80058b0:	6819      	ldreq	r1, [r3, #0]
 80058b2:	685b      	ldreq	r3, [r3, #4]
 80058b4:	6063      	str	r3, [r4, #4]
 80058b6:	bf04      	itt	eq
 80058b8:	1809      	addeq	r1, r1, r0
 80058ba:	6021      	streq	r1, [r4, #0]
 80058bc:	6054      	str	r4, [r2, #4]
 80058be:	e7ca      	b.n	8005856 <_free_r+0x22>
 80058c0:	bd38      	pop	{r3, r4, r5, pc}
 80058c2:	bf00      	nop
 80058c4:	20005a88 	.word	0x20005a88

080058c8 <__ssputs_r>:
 80058c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058cc:	688e      	ldr	r6, [r1, #8]
 80058ce:	461f      	mov	r7, r3
 80058d0:	42be      	cmp	r6, r7
 80058d2:	680b      	ldr	r3, [r1, #0]
 80058d4:	4682      	mov	sl, r0
 80058d6:	460c      	mov	r4, r1
 80058d8:	4690      	mov	r8, r2
 80058da:	d82d      	bhi.n	8005938 <__ssputs_r+0x70>
 80058dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80058e0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80058e4:	d026      	beq.n	8005934 <__ssputs_r+0x6c>
 80058e6:	6965      	ldr	r5, [r4, #20]
 80058e8:	6909      	ldr	r1, [r1, #16]
 80058ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80058ee:	eba3 0901 	sub.w	r9, r3, r1
 80058f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80058f6:	1c7b      	adds	r3, r7, #1
 80058f8:	444b      	add	r3, r9
 80058fa:	106d      	asrs	r5, r5, #1
 80058fc:	429d      	cmp	r5, r3
 80058fe:	bf38      	it	cc
 8005900:	461d      	movcc	r5, r3
 8005902:	0553      	lsls	r3, r2, #21
 8005904:	d527      	bpl.n	8005956 <__ssputs_r+0x8e>
 8005906:	4629      	mov	r1, r5
 8005908:	f7ff fc7e 	bl	8005208 <_malloc_r>
 800590c:	4606      	mov	r6, r0
 800590e:	b360      	cbz	r0, 800596a <__ssputs_r+0xa2>
 8005910:	6921      	ldr	r1, [r4, #16]
 8005912:	464a      	mov	r2, r9
 8005914:	f7ff ff61 	bl	80057da <memcpy>
 8005918:	89a3      	ldrh	r3, [r4, #12]
 800591a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800591e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005922:	81a3      	strh	r3, [r4, #12]
 8005924:	6126      	str	r6, [r4, #16]
 8005926:	6165      	str	r5, [r4, #20]
 8005928:	444e      	add	r6, r9
 800592a:	eba5 0509 	sub.w	r5, r5, r9
 800592e:	6026      	str	r6, [r4, #0]
 8005930:	60a5      	str	r5, [r4, #8]
 8005932:	463e      	mov	r6, r7
 8005934:	42be      	cmp	r6, r7
 8005936:	d900      	bls.n	800593a <__ssputs_r+0x72>
 8005938:	463e      	mov	r6, r7
 800593a:	6820      	ldr	r0, [r4, #0]
 800593c:	4632      	mov	r2, r6
 800593e:	4641      	mov	r1, r8
 8005940:	f000 fb64 	bl	800600c <memmove>
 8005944:	68a3      	ldr	r3, [r4, #8]
 8005946:	1b9b      	subs	r3, r3, r6
 8005948:	60a3      	str	r3, [r4, #8]
 800594a:	6823      	ldr	r3, [r4, #0]
 800594c:	4433      	add	r3, r6
 800594e:	6023      	str	r3, [r4, #0]
 8005950:	2000      	movs	r0, #0
 8005952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005956:	462a      	mov	r2, r5
 8005958:	f000 fb86 	bl	8006068 <_realloc_r>
 800595c:	4606      	mov	r6, r0
 800595e:	2800      	cmp	r0, #0
 8005960:	d1e0      	bne.n	8005924 <__ssputs_r+0x5c>
 8005962:	6921      	ldr	r1, [r4, #16]
 8005964:	4650      	mov	r0, sl
 8005966:	f7ff ff65 	bl	8005834 <_free_r>
 800596a:	230c      	movs	r3, #12
 800596c:	f8ca 3000 	str.w	r3, [sl]
 8005970:	89a3      	ldrh	r3, [r4, #12]
 8005972:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005976:	81a3      	strh	r3, [r4, #12]
 8005978:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800597c:	e7e9      	b.n	8005952 <__ssputs_r+0x8a>
	...

08005980 <_svfiprintf_r>:
 8005980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005984:	4698      	mov	r8, r3
 8005986:	898b      	ldrh	r3, [r1, #12]
 8005988:	061b      	lsls	r3, r3, #24
 800598a:	b09d      	sub	sp, #116	@ 0x74
 800598c:	4607      	mov	r7, r0
 800598e:	460d      	mov	r5, r1
 8005990:	4614      	mov	r4, r2
 8005992:	d510      	bpl.n	80059b6 <_svfiprintf_r+0x36>
 8005994:	690b      	ldr	r3, [r1, #16]
 8005996:	b973      	cbnz	r3, 80059b6 <_svfiprintf_r+0x36>
 8005998:	2140      	movs	r1, #64	@ 0x40
 800599a:	f7ff fc35 	bl	8005208 <_malloc_r>
 800599e:	6028      	str	r0, [r5, #0]
 80059a0:	6128      	str	r0, [r5, #16]
 80059a2:	b930      	cbnz	r0, 80059b2 <_svfiprintf_r+0x32>
 80059a4:	230c      	movs	r3, #12
 80059a6:	603b      	str	r3, [r7, #0]
 80059a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80059ac:	b01d      	add	sp, #116	@ 0x74
 80059ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059b2:	2340      	movs	r3, #64	@ 0x40
 80059b4:	616b      	str	r3, [r5, #20]
 80059b6:	2300      	movs	r3, #0
 80059b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80059ba:	2320      	movs	r3, #32
 80059bc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80059c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80059c4:	2330      	movs	r3, #48	@ 0x30
 80059c6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005b64 <_svfiprintf_r+0x1e4>
 80059ca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80059ce:	f04f 0901 	mov.w	r9, #1
 80059d2:	4623      	mov	r3, r4
 80059d4:	469a      	mov	sl, r3
 80059d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059da:	b10a      	cbz	r2, 80059e0 <_svfiprintf_r+0x60>
 80059dc:	2a25      	cmp	r2, #37	@ 0x25
 80059de:	d1f9      	bne.n	80059d4 <_svfiprintf_r+0x54>
 80059e0:	ebba 0b04 	subs.w	fp, sl, r4
 80059e4:	d00b      	beq.n	80059fe <_svfiprintf_r+0x7e>
 80059e6:	465b      	mov	r3, fp
 80059e8:	4622      	mov	r2, r4
 80059ea:	4629      	mov	r1, r5
 80059ec:	4638      	mov	r0, r7
 80059ee:	f7ff ff6b 	bl	80058c8 <__ssputs_r>
 80059f2:	3001      	adds	r0, #1
 80059f4:	f000 80a7 	beq.w	8005b46 <_svfiprintf_r+0x1c6>
 80059f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059fa:	445a      	add	r2, fp
 80059fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80059fe:	f89a 3000 	ldrb.w	r3, [sl]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	f000 809f 	beq.w	8005b46 <_svfiprintf_r+0x1c6>
 8005a08:	2300      	movs	r3, #0
 8005a0a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005a0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a12:	f10a 0a01 	add.w	sl, sl, #1
 8005a16:	9304      	str	r3, [sp, #16]
 8005a18:	9307      	str	r3, [sp, #28]
 8005a1a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005a1e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005a20:	4654      	mov	r4, sl
 8005a22:	2205      	movs	r2, #5
 8005a24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a28:	484e      	ldr	r0, [pc, #312]	@ (8005b64 <_svfiprintf_r+0x1e4>)
 8005a2a:	f7fa fbe9 	bl	8000200 <memchr>
 8005a2e:	9a04      	ldr	r2, [sp, #16]
 8005a30:	b9d8      	cbnz	r0, 8005a6a <_svfiprintf_r+0xea>
 8005a32:	06d0      	lsls	r0, r2, #27
 8005a34:	bf44      	itt	mi
 8005a36:	2320      	movmi	r3, #32
 8005a38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005a3c:	0711      	lsls	r1, r2, #28
 8005a3e:	bf44      	itt	mi
 8005a40:	232b      	movmi	r3, #43	@ 0x2b
 8005a42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005a46:	f89a 3000 	ldrb.w	r3, [sl]
 8005a4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a4c:	d015      	beq.n	8005a7a <_svfiprintf_r+0xfa>
 8005a4e:	9a07      	ldr	r2, [sp, #28]
 8005a50:	4654      	mov	r4, sl
 8005a52:	2000      	movs	r0, #0
 8005a54:	f04f 0c0a 	mov.w	ip, #10
 8005a58:	4621      	mov	r1, r4
 8005a5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a5e:	3b30      	subs	r3, #48	@ 0x30
 8005a60:	2b09      	cmp	r3, #9
 8005a62:	d94b      	bls.n	8005afc <_svfiprintf_r+0x17c>
 8005a64:	b1b0      	cbz	r0, 8005a94 <_svfiprintf_r+0x114>
 8005a66:	9207      	str	r2, [sp, #28]
 8005a68:	e014      	b.n	8005a94 <_svfiprintf_r+0x114>
 8005a6a:	eba0 0308 	sub.w	r3, r0, r8
 8005a6e:	fa09 f303 	lsl.w	r3, r9, r3
 8005a72:	4313      	orrs	r3, r2
 8005a74:	9304      	str	r3, [sp, #16]
 8005a76:	46a2      	mov	sl, r4
 8005a78:	e7d2      	b.n	8005a20 <_svfiprintf_r+0xa0>
 8005a7a:	9b03      	ldr	r3, [sp, #12]
 8005a7c:	1d19      	adds	r1, r3, #4
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	9103      	str	r1, [sp, #12]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	bfbb      	ittet	lt
 8005a86:	425b      	neglt	r3, r3
 8005a88:	f042 0202 	orrlt.w	r2, r2, #2
 8005a8c:	9307      	strge	r3, [sp, #28]
 8005a8e:	9307      	strlt	r3, [sp, #28]
 8005a90:	bfb8      	it	lt
 8005a92:	9204      	strlt	r2, [sp, #16]
 8005a94:	7823      	ldrb	r3, [r4, #0]
 8005a96:	2b2e      	cmp	r3, #46	@ 0x2e
 8005a98:	d10a      	bne.n	8005ab0 <_svfiprintf_r+0x130>
 8005a9a:	7863      	ldrb	r3, [r4, #1]
 8005a9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a9e:	d132      	bne.n	8005b06 <_svfiprintf_r+0x186>
 8005aa0:	9b03      	ldr	r3, [sp, #12]
 8005aa2:	1d1a      	adds	r2, r3, #4
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	9203      	str	r2, [sp, #12]
 8005aa8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005aac:	3402      	adds	r4, #2
 8005aae:	9305      	str	r3, [sp, #20]
 8005ab0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005b74 <_svfiprintf_r+0x1f4>
 8005ab4:	7821      	ldrb	r1, [r4, #0]
 8005ab6:	2203      	movs	r2, #3
 8005ab8:	4650      	mov	r0, sl
 8005aba:	f7fa fba1 	bl	8000200 <memchr>
 8005abe:	b138      	cbz	r0, 8005ad0 <_svfiprintf_r+0x150>
 8005ac0:	9b04      	ldr	r3, [sp, #16]
 8005ac2:	eba0 000a 	sub.w	r0, r0, sl
 8005ac6:	2240      	movs	r2, #64	@ 0x40
 8005ac8:	4082      	lsls	r2, r0
 8005aca:	4313      	orrs	r3, r2
 8005acc:	3401      	adds	r4, #1
 8005ace:	9304      	str	r3, [sp, #16]
 8005ad0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ad4:	4824      	ldr	r0, [pc, #144]	@ (8005b68 <_svfiprintf_r+0x1e8>)
 8005ad6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005ada:	2206      	movs	r2, #6
 8005adc:	f7fa fb90 	bl	8000200 <memchr>
 8005ae0:	2800      	cmp	r0, #0
 8005ae2:	d036      	beq.n	8005b52 <_svfiprintf_r+0x1d2>
 8005ae4:	4b21      	ldr	r3, [pc, #132]	@ (8005b6c <_svfiprintf_r+0x1ec>)
 8005ae6:	bb1b      	cbnz	r3, 8005b30 <_svfiprintf_r+0x1b0>
 8005ae8:	9b03      	ldr	r3, [sp, #12]
 8005aea:	3307      	adds	r3, #7
 8005aec:	f023 0307 	bic.w	r3, r3, #7
 8005af0:	3308      	adds	r3, #8
 8005af2:	9303      	str	r3, [sp, #12]
 8005af4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005af6:	4433      	add	r3, r6
 8005af8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005afa:	e76a      	b.n	80059d2 <_svfiprintf_r+0x52>
 8005afc:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b00:	460c      	mov	r4, r1
 8005b02:	2001      	movs	r0, #1
 8005b04:	e7a8      	b.n	8005a58 <_svfiprintf_r+0xd8>
 8005b06:	2300      	movs	r3, #0
 8005b08:	3401      	adds	r4, #1
 8005b0a:	9305      	str	r3, [sp, #20]
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	f04f 0c0a 	mov.w	ip, #10
 8005b12:	4620      	mov	r0, r4
 8005b14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b18:	3a30      	subs	r2, #48	@ 0x30
 8005b1a:	2a09      	cmp	r2, #9
 8005b1c:	d903      	bls.n	8005b26 <_svfiprintf_r+0x1a6>
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d0c6      	beq.n	8005ab0 <_svfiprintf_r+0x130>
 8005b22:	9105      	str	r1, [sp, #20]
 8005b24:	e7c4      	b.n	8005ab0 <_svfiprintf_r+0x130>
 8005b26:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b2a:	4604      	mov	r4, r0
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e7f0      	b.n	8005b12 <_svfiprintf_r+0x192>
 8005b30:	ab03      	add	r3, sp, #12
 8005b32:	9300      	str	r3, [sp, #0]
 8005b34:	462a      	mov	r2, r5
 8005b36:	4b0e      	ldr	r3, [pc, #56]	@ (8005b70 <_svfiprintf_r+0x1f0>)
 8005b38:	a904      	add	r1, sp, #16
 8005b3a:	4638      	mov	r0, r7
 8005b3c:	f3af 8000 	nop.w
 8005b40:	1c42      	adds	r2, r0, #1
 8005b42:	4606      	mov	r6, r0
 8005b44:	d1d6      	bne.n	8005af4 <_svfiprintf_r+0x174>
 8005b46:	89ab      	ldrh	r3, [r5, #12]
 8005b48:	065b      	lsls	r3, r3, #25
 8005b4a:	f53f af2d 	bmi.w	80059a8 <_svfiprintf_r+0x28>
 8005b4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b50:	e72c      	b.n	80059ac <_svfiprintf_r+0x2c>
 8005b52:	ab03      	add	r3, sp, #12
 8005b54:	9300      	str	r3, [sp, #0]
 8005b56:	462a      	mov	r2, r5
 8005b58:	4b05      	ldr	r3, [pc, #20]	@ (8005b70 <_svfiprintf_r+0x1f0>)
 8005b5a:	a904      	add	r1, sp, #16
 8005b5c:	4638      	mov	r0, r7
 8005b5e:	f000 f879 	bl	8005c54 <_printf_i>
 8005b62:	e7ed      	b.n	8005b40 <_svfiprintf_r+0x1c0>
 8005b64:	08006a39 	.word	0x08006a39
 8005b68:	08006a43 	.word	0x08006a43
 8005b6c:	00000000 	.word	0x00000000
 8005b70:	080058c9 	.word	0x080058c9
 8005b74:	08006a3f 	.word	0x08006a3f

08005b78 <_printf_common>:
 8005b78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b7c:	4616      	mov	r6, r2
 8005b7e:	4698      	mov	r8, r3
 8005b80:	688a      	ldr	r2, [r1, #8]
 8005b82:	690b      	ldr	r3, [r1, #16]
 8005b84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	bfb8      	it	lt
 8005b8c:	4613      	movlt	r3, r2
 8005b8e:	6033      	str	r3, [r6, #0]
 8005b90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005b94:	4607      	mov	r7, r0
 8005b96:	460c      	mov	r4, r1
 8005b98:	b10a      	cbz	r2, 8005b9e <_printf_common+0x26>
 8005b9a:	3301      	adds	r3, #1
 8005b9c:	6033      	str	r3, [r6, #0]
 8005b9e:	6823      	ldr	r3, [r4, #0]
 8005ba0:	0699      	lsls	r1, r3, #26
 8005ba2:	bf42      	ittt	mi
 8005ba4:	6833      	ldrmi	r3, [r6, #0]
 8005ba6:	3302      	addmi	r3, #2
 8005ba8:	6033      	strmi	r3, [r6, #0]
 8005baa:	6825      	ldr	r5, [r4, #0]
 8005bac:	f015 0506 	ands.w	r5, r5, #6
 8005bb0:	d106      	bne.n	8005bc0 <_printf_common+0x48>
 8005bb2:	f104 0a19 	add.w	sl, r4, #25
 8005bb6:	68e3      	ldr	r3, [r4, #12]
 8005bb8:	6832      	ldr	r2, [r6, #0]
 8005bba:	1a9b      	subs	r3, r3, r2
 8005bbc:	42ab      	cmp	r3, r5
 8005bbe:	dc26      	bgt.n	8005c0e <_printf_common+0x96>
 8005bc0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005bc4:	6822      	ldr	r2, [r4, #0]
 8005bc6:	3b00      	subs	r3, #0
 8005bc8:	bf18      	it	ne
 8005bca:	2301      	movne	r3, #1
 8005bcc:	0692      	lsls	r2, r2, #26
 8005bce:	d42b      	bmi.n	8005c28 <_printf_common+0xb0>
 8005bd0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005bd4:	4641      	mov	r1, r8
 8005bd6:	4638      	mov	r0, r7
 8005bd8:	47c8      	blx	r9
 8005bda:	3001      	adds	r0, #1
 8005bdc:	d01e      	beq.n	8005c1c <_printf_common+0xa4>
 8005bde:	6823      	ldr	r3, [r4, #0]
 8005be0:	6922      	ldr	r2, [r4, #16]
 8005be2:	f003 0306 	and.w	r3, r3, #6
 8005be6:	2b04      	cmp	r3, #4
 8005be8:	bf02      	ittt	eq
 8005bea:	68e5      	ldreq	r5, [r4, #12]
 8005bec:	6833      	ldreq	r3, [r6, #0]
 8005bee:	1aed      	subeq	r5, r5, r3
 8005bf0:	68a3      	ldr	r3, [r4, #8]
 8005bf2:	bf0c      	ite	eq
 8005bf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005bf8:	2500      	movne	r5, #0
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	bfc4      	itt	gt
 8005bfe:	1a9b      	subgt	r3, r3, r2
 8005c00:	18ed      	addgt	r5, r5, r3
 8005c02:	2600      	movs	r6, #0
 8005c04:	341a      	adds	r4, #26
 8005c06:	42b5      	cmp	r5, r6
 8005c08:	d11a      	bne.n	8005c40 <_printf_common+0xc8>
 8005c0a:	2000      	movs	r0, #0
 8005c0c:	e008      	b.n	8005c20 <_printf_common+0xa8>
 8005c0e:	2301      	movs	r3, #1
 8005c10:	4652      	mov	r2, sl
 8005c12:	4641      	mov	r1, r8
 8005c14:	4638      	mov	r0, r7
 8005c16:	47c8      	blx	r9
 8005c18:	3001      	adds	r0, #1
 8005c1a:	d103      	bne.n	8005c24 <_printf_common+0xac>
 8005c1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005c20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c24:	3501      	adds	r5, #1
 8005c26:	e7c6      	b.n	8005bb6 <_printf_common+0x3e>
 8005c28:	18e1      	adds	r1, r4, r3
 8005c2a:	1c5a      	adds	r2, r3, #1
 8005c2c:	2030      	movs	r0, #48	@ 0x30
 8005c2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005c32:	4422      	add	r2, r4
 8005c34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005c38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005c3c:	3302      	adds	r3, #2
 8005c3e:	e7c7      	b.n	8005bd0 <_printf_common+0x58>
 8005c40:	2301      	movs	r3, #1
 8005c42:	4622      	mov	r2, r4
 8005c44:	4641      	mov	r1, r8
 8005c46:	4638      	mov	r0, r7
 8005c48:	47c8      	blx	r9
 8005c4a:	3001      	adds	r0, #1
 8005c4c:	d0e6      	beq.n	8005c1c <_printf_common+0xa4>
 8005c4e:	3601      	adds	r6, #1
 8005c50:	e7d9      	b.n	8005c06 <_printf_common+0x8e>
	...

08005c54 <_printf_i>:
 8005c54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c58:	7e0f      	ldrb	r7, [r1, #24]
 8005c5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005c5c:	2f78      	cmp	r7, #120	@ 0x78
 8005c5e:	4691      	mov	r9, r2
 8005c60:	4680      	mov	r8, r0
 8005c62:	460c      	mov	r4, r1
 8005c64:	469a      	mov	sl, r3
 8005c66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005c6a:	d807      	bhi.n	8005c7c <_printf_i+0x28>
 8005c6c:	2f62      	cmp	r7, #98	@ 0x62
 8005c6e:	d80a      	bhi.n	8005c86 <_printf_i+0x32>
 8005c70:	2f00      	cmp	r7, #0
 8005c72:	f000 80d1 	beq.w	8005e18 <_printf_i+0x1c4>
 8005c76:	2f58      	cmp	r7, #88	@ 0x58
 8005c78:	f000 80b8 	beq.w	8005dec <_printf_i+0x198>
 8005c7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005c84:	e03a      	b.n	8005cfc <_printf_i+0xa8>
 8005c86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005c8a:	2b15      	cmp	r3, #21
 8005c8c:	d8f6      	bhi.n	8005c7c <_printf_i+0x28>
 8005c8e:	a101      	add	r1, pc, #4	@ (adr r1, 8005c94 <_printf_i+0x40>)
 8005c90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c94:	08005ced 	.word	0x08005ced
 8005c98:	08005d01 	.word	0x08005d01
 8005c9c:	08005c7d 	.word	0x08005c7d
 8005ca0:	08005c7d 	.word	0x08005c7d
 8005ca4:	08005c7d 	.word	0x08005c7d
 8005ca8:	08005c7d 	.word	0x08005c7d
 8005cac:	08005d01 	.word	0x08005d01
 8005cb0:	08005c7d 	.word	0x08005c7d
 8005cb4:	08005c7d 	.word	0x08005c7d
 8005cb8:	08005c7d 	.word	0x08005c7d
 8005cbc:	08005c7d 	.word	0x08005c7d
 8005cc0:	08005dff 	.word	0x08005dff
 8005cc4:	08005d2b 	.word	0x08005d2b
 8005cc8:	08005db9 	.word	0x08005db9
 8005ccc:	08005c7d 	.word	0x08005c7d
 8005cd0:	08005c7d 	.word	0x08005c7d
 8005cd4:	08005e21 	.word	0x08005e21
 8005cd8:	08005c7d 	.word	0x08005c7d
 8005cdc:	08005d2b 	.word	0x08005d2b
 8005ce0:	08005c7d 	.word	0x08005c7d
 8005ce4:	08005c7d 	.word	0x08005c7d
 8005ce8:	08005dc1 	.word	0x08005dc1
 8005cec:	6833      	ldr	r3, [r6, #0]
 8005cee:	1d1a      	adds	r2, r3, #4
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	6032      	str	r2, [r6, #0]
 8005cf4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005cf8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e09c      	b.n	8005e3a <_printf_i+0x1e6>
 8005d00:	6833      	ldr	r3, [r6, #0]
 8005d02:	6820      	ldr	r0, [r4, #0]
 8005d04:	1d19      	adds	r1, r3, #4
 8005d06:	6031      	str	r1, [r6, #0]
 8005d08:	0606      	lsls	r6, r0, #24
 8005d0a:	d501      	bpl.n	8005d10 <_printf_i+0xbc>
 8005d0c:	681d      	ldr	r5, [r3, #0]
 8005d0e:	e003      	b.n	8005d18 <_printf_i+0xc4>
 8005d10:	0645      	lsls	r5, r0, #25
 8005d12:	d5fb      	bpl.n	8005d0c <_printf_i+0xb8>
 8005d14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005d18:	2d00      	cmp	r5, #0
 8005d1a:	da03      	bge.n	8005d24 <_printf_i+0xd0>
 8005d1c:	232d      	movs	r3, #45	@ 0x2d
 8005d1e:	426d      	negs	r5, r5
 8005d20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d24:	4858      	ldr	r0, [pc, #352]	@ (8005e88 <_printf_i+0x234>)
 8005d26:	230a      	movs	r3, #10
 8005d28:	e011      	b.n	8005d4e <_printf_i+0xfa>
 8005d2a:	6821      	ldr	r1, [r4, #0]
 8005d2c:	6833      	ldr	r3, [r6, #0]
 8005d2e:	0608      	lsls	r0, r1, #24
 8005d30:	f853 5b04 	ldr.w	r5, [r3], #4
 8005d34:	d402      	bmi.n	8005d3c <_printf_i+0xe8>
 8005d36:	0649      	lsls	r1, r1, #25
 8005d38:	bf48      	it	mi
 8005d3a:	b2ad      	uxthmi	r5, r5
 8005d3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005d3e:	4852      	ldr	r0, [pc, #328]	@ (8005e88 <_printf_i+0x234>)
 8005d40:	6033      	str	r3, [r6, #0]
 8005d42:	bf14      	ite	ne
 8005d44:	230a      	movne	r3, #10
 8005d46:	2308      	moveq	r3, #8
 8005d48:	2100      	movs	r1, #0
 8005d4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005d4e:	6866      	ldr	r6, [r4, #4]
 8005d50:	60a6      	str	r6, [r4, #8]
 8005d52:	2e00      	cmp	r6, #0
 8005d54:	db05      	blt.n	8005d62 <_printf_i+0x10e>
 8005d56:	6821      	ldr	r1, [r4, #0]
 8005d58:	432e      	orrs	r6, r5
 8005d5a:	f021 0104 	bic.w	r1, r1, #4
 8005d5e:	6021      	str	r1, [r4, #0]
 8005d60:	d04b      	beq.n	8005dfa <_printf_i+0x1a6>
 8005d62:	4616      	mov	r6, r2
 8005d64:	fbb5 f1f3 	udiv	r1, r5, r3
 8005d68:	fb03 5711 	mls	r7, r3, r1, r5
 8005d6c:	5dc7      	ldrb	r7, [r0, r7]
 8005d6e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005d72:	462f      	mov	r7, r5
 8005d74:	42bb      	cmp	r3, r7
 8005d76:	460d      	mov	r5, r1
 8005d78:	d9f4      	bls.n	8005d64 <_printf_i+0x110>
 8005d7a:	2b08      	cmp	r3, #8
 8005d7c:	d10b      	bne.n	8005d96 <_printf_i+0x142>
 8005d7e:	6823      	ldr	r3, [r4, #0]
 8005d80:	07df      	lsls	r7, r3, #31
 8005d82:	d508      	bpl.n	8005d96 <_printf_i+0x142>
 8005d84:	6923      	ldr	r3, [r4, #16]
 8005d86:	6861      	ldr	r1, [r4, #4]
 8005d88:	4299      	cmp	r1, r3
 8005d8a:	bfde      	ittt	le
 8005d8c:	2330      	movle	r3, #48	@ 0x30
 8005d8e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005d92:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005d96:	1b92      	subs	r2, r2, r6
 8005d98:	6122      	str	r2, [r4, #16]
 8005d9a:	f8cd a000 	str.w	sl, [sp]
 8005d9e:	464b      	mov	r3, r9
 8005da0:	aa03      	add	r2, sp, #12
 8005da2:	4621      	mov	r1, r4
 8005da4:	4640      	mov	r0, r8
 8005da6:	f7ff fee7 	bl	8005b78 <_printf_common>
 8005daa:	3001      	adds	r0, #1
 8005dac:	d14a      	bne.n	8005e44 <_printf_i+0x1f0>
 8005dae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005db2:	b004      	add	sp, #16
 8005db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005db8:	6823      	ldr	r3, [r4, #0]
 8005dba:	f043 0320 	orr.w	r3, r3, #32
 8005dbe:	6023      	str	r3, [r4, #0]
 8005dc0:	4832      	ldr	r0, [pc, #200]	@ (8005e8c <_printf_i+0x238>)
 8005dc2:	2778      	movs	r7, #120	@ 0x78
 8005dc4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005dc8:	6823      	ldr	r3, [r4, #0]
 8005dca:	6831      	ldr	r1, [r6, #0]
 8005dcc:	061f      	lsls	r7, r3, #24
 8005dce:	f851 5b04 	ldr.w	r5, [r1], #4
 8005dd2:	d402      	bmi.n	8005dda <_printf_i+0x186>
 8005dd4:	065f      	lsls	r7, r3, #25
 8005dd6:	bf48      	it	mi
 8005dd8:	b2ad      	uxthmi	r5, r5
 8005dda:	6031      	str	r1, [r6, #0]
 8005ddc:	07d9      	lsls	r1, r3, #31
 8005dde:	bf44      	itt	mi
 8005de0:	f043 0320 	orrmi.w	r3, r3, #32
 8005de4:	6023      	strmi	r3, [r4, #0]
 8005de6:	b11d      	cbz	r5, 8005df0 <_printf_i+0x19c>
 8005de8:	2310      	movs	r3, #16
 8005dea:	e7ad      	b.n	8005d48 <_printf_i+0xf4>
 8005dec:	4826      	ldr	r0, [pc, #152]	@ (8005e88 <_printf_i+0x234>)
 8005dee:	e7e9      	b.n	8005dc4 <_printf_i+0x170>
 8005df0:	6823      	ldr	r3, [r4, #0]
 8005df2:	f023 0320 	bic.w	r3, r3, #32
 8005df6:	6023      	str	r3, [r4, #0]
 8005df8:	e7f6      	b.n	8005de8 <_printf_i+0x194>
 8005dfa:	4616      	mov	r6, r2
 8005dfc:	e7bd      	b.n	8005d7a <_printf_i+0x126>
 8005dfe:	6833      	ldr	r3, [r6, #0]
 8005e00:	6825      	ldr	r5, [r4, #0]
 8005e02:	6961      	ldr	r1, [r4, #20]
 8005e04:	1d18      	adds	r0, r3, #4
 8005e06:	6030      	str	r0, [r6, #0]
 8005e08:	062e      	lsls	r6, r5, #24
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	d501      	bpl.n	8005e12 <_printf_i+0x1be>
 8005e0e:	6019      	str	r1, [r3, #0]
 8005e10:	e002      	b.n	8005e18 <_printf_i+0x1c4>
 8005e12:	0668      	lsls	r0, r5, #25
 8005e14:	d5fb      	bpl.n	8005e0e <_printf_i+0x1ba>
 8005e16:	8019      	strh	r1, [r3, #0]
 8005e18:	2300      	movs	r3, #0
 8005e1a:	6123      	str	r3, [r4, #16]
 8005e1c:	4616      	mov	r6, r2
 8005e1e:	e7bc      	b.n	8005d9a <_printf_i+0x146>
 8005e20:	6833      	ldr	r3, [r6, #0]
 8005e22:	1d1a      	adds	r2, r3, #4
 8005e24:	6032      	str	r2, [r6, #0]
 8005e26:	681e      	ldr	r6, [r3, #0]
 8005e28:	6862      	ldr	r2, [r4, #4]
 8005e2a:	2100      	movs	r1, #0
 8005e2c:	4630      	mov	r0, r6
 8005e2e:	f7fa f9e7 	bl	8000200 <memchr>
 8005e32:	b108      	cbz	r0, 8005e38 <_printf_i+0x1e4>
 8005e34:	1b80      	subs	r0, r0, r6
 8005e36:	6060      	str	r0, [r4, #4]
 8005e38:	6863      	ldr	r3, [r4, #4]
 8005e3a:	6123      	str	r3, [r4, #16]
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e42:	e7aa      	b.n	8005d9a <_printf_i+0x146>
 8005e44:	6923      	ldr	r3, [r4, #16]
 8005e46:	4632      	mov	r2, r6
 8005e48:	4649      	mov	r1, r9
 8005e4a:	4640      	mov	r0, r8
 8005e4c:	47d0      	blx	sl
 8005e4e:	3001      	adds	r0, #1
 8005e50:	d0ad      	beq.n	8005dae <_printf_i+0x15a>
 8005e52:	6823      	ldr	r3, [r4, #0]
 8005e54:	079b      	lsls	r3, r3, #30
 8005e56:	d413      	bmi.n	8005e80 <_printf_i+0x22c>
 8005e58:	68e0      	ldr	r0, [r4, #12]
 8005e5a:	9b03      	ldr	r3, [sp, #12]
 8005e5c:	4298      	cmp	r0, r3
 8005e5e:	bfb8      	it	lt
 8005e60:	4618      	movlt	r0, r3
 8005e62:	e7a6      	b.n	8005db2 <_printf_i+0x15e>
 8005e64:	2301      	movs	r3, #1
 8005e66:	4632      	mov	r2, r6
 8005e68:	4649      	mov	r1, r9
 8005e6a:	4640      	mov	r0, r8
 8005e6c:	47d0      	blx	sl
 8005e6e:	3001      	adds	r0, #1
 8005e70:	d09d      	beq.n	8005dae <_printf_i+0x15a>
 8005e72:	3501      	adds	r5, #1
 8005e74:	68e3      	ldr	r3, [r4, #12]
 8005e76:	9903      	ldr	r1, [sp, #12]
 8005e78:	1a5b      	subs	r3, r3, r1
 8005e7a:	42ab      	cmp	r3, r5
 8005e7c:	dcf2      	bgt.n	8005e64 <_printf_i+0x210>
 8005e7e:	e7eb      	b.n	8005e58 <_printf_i+0x204>
 8005e80:	2500      	movs	r5, #0
 8005e82:	f104 0619 	add.w	r6, r4, #25
 8005e86:	e7f5      	b.n	8005e74 <_printf_i+0x220>
 8005e88:	08006a4a 	.word	0x08006a4a
 8005e8c:	08006a5b 	.word	0x08006a5b

08005e90 <__sflush_r>:
 8005e90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e98:	0716      	lsls	r6, r2, #28
 8005e9a:	4605      	mov	r5, r0
 8005e9c:	460c      	mov	r4, r1
 8005e9e:	d454      	bmi.n	8005f4a <__sflush_r+0xba>
 8005ea0:	684b      	ldr	r3, [r1, #4]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	dc02      	bgt.n	8005eac <__sflush_r+0x1c>
 8005ea6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	dd48      	ble.n	8005f3e <__sflush_r+0xae>
 8005eac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005eae:	2e00      	cmp	r6, #0
 8005eb0:	d045      	beq.n	8005f3e <__sflush_r+0xae>
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005eb8:	682f      	ldr	r7, [r5, #0]
 8005eba:	6a21      	ldr	r1, [r4, #32]
 8005ebc:	602b      	str	r3, [r5, #0]
 8005ebe:	d030      	beq.n	8005f22 <__sflush_r+0x92>
 8005ec0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005ec2:	89a3      	ldrh	r3, [r4, #12]
 8005ec4:	0759      	lsls	r1, r3, #29
 8005ec6:	d505      	bpl.n	8005ed4 <__sflush_r+0x44>
 8005ec8:	6863      	ldr	r3, [r4, #4]
 8005eca:	1ad2      	subs	r2, r2, r3
 8005ecc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005ece:	b10b      	cbz	r3, 8005ed4 <__sflush_r+0x44>
 8005ed0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005ed2:	1ad2      	subs	r2, r2, r3
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005ed8:	6a21      	ldr	r1, [r4, #32]
 8005eda:	4628      	mov	r0, r5
 8005edc:	47b0      	blx	r6
 8005ede:	1c43      	adds	r3, r0, #1
 8005ee0:	89a3      	ldrh	r3, [r4, #12]
 8005ee2:	d106      	bne.n	8005ef2 <__sflush_r+0x62>
 8005ee4:	6829      	ldr	r1, [r5, #0]
 8005ee6:	291d      	cmp	r1, #29
 8005ee8:	d82b      	bhi.n	8005f42 <__sflush_r+0xb2>
 8005eea:	4a2a      	ldr	r2, [pc, #168]	@ (8005f94 <__sflush_r+0x104>)
 8005eec:	40ca      	lsrs	r2, r1
 8005eee:	07d6      	lsls	r6, r2, #31
 8005ef0:	d527      	bpl.n	8005f42 <__sflush_r+0xb2>
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	6062      	str	r2, [r4, #4]
 8005ef6:	04d9      	lsls	r1, r3, #19
 8005ef8:	6922      	ldr	r2, [r4, #16]
 8005efa:	6022      	str	r2, [r4, #0]
 8005efc:	d504      	bpl.n	8005f08 <__sflush_r+0x78>
 8005efe:	1c42      	adds	r2, r0, #1
 8005f00:	d101      	bne.n	8005f06 <__sflush_r+0x76>
 8005f02:	682b      	ldr	r3, [r5, #0]
 8005f04:	b903      	cbnz	r3, 8005f08 <__sflush_r+0x78>
 8005f06:	6560      	str	r0, [r4, #84]	@ 0x54
 8005f08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f0a:	602f      	str	r7, [r5, #0]
 8005f0c:	b1b9      	cbz	r1, 8005f3e <__sflush_r+0xae>
 8005f0e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005f12:	4299      	cmp	r1, r3
 8005f14:	d002      	beq.n	8005f1c <__sflush_r+0x8c>
 8005f16:	4628      	mov	r0, r5
 8005f18:	f7ff fc8c 	bl	8005834 <_free_r>
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f20:	e00d      	b.n	8005f3e <__sflush_r+0xae>
 8005f22:	2301      	movs	r3, #1
 8005f24:	4628      	mov	r0, r5
 8005f26:	47b0      	blx	r6
 8005f28:	4602      	mov	r2, r0
 8005f2a:	1c50      	adds	r0, r2, #1
 8005f2c:	d1c9      	bne.n	8005ec2 <__sflush_r+0x32>
 8005f2e:	682b      	ldr	r3, [r5, #0]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d0c6      	beq.n	8005ec2 <__sflush_r+0x32>
 8005f34:	2b1d      	cmp	r3, #29
 8005f36:	d001      	beq.n	8005f3c <__sflush_r+0xac>
 8005f38:	2b16      	cmp	r3, #22
 8005f3a:	d11e      	bne.n	8005f7a <__sflush_r+0xea>
 8005f3c:	602f      	str	r7, [r5, #0]
 8005f3e:	2000      	movs	r0, #0
 8005f40:	e022      	b.n	8005f88 <__sflush_r+0xf8>
 8005f42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f46:	b21b      	sxth	r3, r3
 8005f48:	e01b      	b.n	8005f82 <__sflush_r+0xf2>
 8005f4a:	690f      	ldr	r7, [r1, #16]
 8005f4c:	2f00      	cmp	r7, #0
 8005f4e:	d0f6      	beq.n	8005f3e <__sflush_r+0xae>
 8005f50:	0793      	lsls	r3, r2, #30
 8005f52:	680e      	ldr	r6, [r1, #0]
 8005f54:	bf08      	it	eq
 8005f56:	694b      	ldreq	r3, [r1, #20]
 8005f58:	600f      	str	r7, [r1, #0]
 8005f5a:	bf18      	it	ne
 8005f5c:	2300      	movne	r3, #0
 8005f5e:	eba6 0807 	sub.w	r8, r6, r7
 8005f62:	608b      	str	r3, [r1, #8]
 8005f64:	f1b8 0f00 	cmp.w	r8, #0
 8005f68:	dde9      	ble.n	8005f3e <__sflush_r+0xae>
 8005f6a:	6a21      	ldr	r1, [r4, #32]
 8005f6c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005f6e:	4643      	mov	r3, r8
 8005f70:	463a      	mov	r2, r7
 8005f72:	4628      	mov	r0, r5
 8005f74:	47b0      	blx	r6
 8005f76:	2800      	cmp	r0, #0
 8005f78:	dc08      	bgt.n	8005f8c <__sflush_r+0xfc>
 8005f7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f82:	81a3      	strh	r3, [r4, #12]
 8005f84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f8c:	4407      	add	r7, r0
 8005f8e:	eba8 0800 	sub.w	r8, r8, r0
 8005f92:	e7e7      	b.n	8005f64 <__sflush_r+0xd4>
 8005f94:	20400001 	.word	0x20400001

08005f98 <_fflush_r>:
 8005f98:	b538      	push	{r3, r4, r5, lr}
 8005f9a:	690b      	ldr	r3, [r1, #16]
 8005f9c:	4605      	mov	r5, r0
 8005f9e:	460c      	mov	r4, r1
 8005fa0:	b913      	cbnz	r3, 8005fa8 <_fflush_r+0x10>
 8005fa2:	2500      	movs	r5, #0
 8005fa4:	4628      	mov	r0, r5
 8005fa6:	bd38      	pop	{r3, r4, r5, pc}
 8005fa8:	b118      	cbz	r0, 8005fb2 <_fflush_r+0x1a>
 8005faa:	6a03      	ldr	r3, [r0, #32]
 8005fac:	b90b      	cbnz	r3, 8005fb2 <_fflush_r+0x1a>
 8005fae:	f7ff fa43 	bl	8005438 <__sinit>
 8005fb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d0f3      	beq.n	8005fa2 <_fflush_r+0xa>
 8005fba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005fbc:	07d0      	lsls	r0, r2, #31
 8005fbe:	d404      	bmi.n	8005fca <_fflush_r+0x32>
 8005fc0:	0599      	lsls	r1, r3, #22
 8005fc2:	d402      	bmi.n	8005fca <_fflush_r+0x32>
 8005fc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005fc6:	f7ff fc06 	bl	80057d6 <__retarget_lock_acquire_recursive>
 8005fca:	4628      	mov	r0, r5
 8005fcc:	4621      	mov	r1, r4
 8005fce:	f7ff ff5f 	bl	8005e90 <__sflush_r>
 8005fd2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005fd4:	07da      	lsls	r2, r3, #31
 8005fd6:	4605      	mov	r5, r0
 8005fd8:	d4e4      	bmi.n	8005fa4 <_fflush_r+0xc>
 8005fda:	89a3      	ldrh	r3, [r4, #12]
 8005fdc:	059b      	lsls	r3, r3, #22
 8005fde:	d4e1      	bmi.n	8005fa4 <_fflush_r+0xc>
 8005fe0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005fe2:	f7ff fbf9 	bl	80057d8 <__retarget_lock_release_recursive>
 8005fe6:	e7dd      	b.n	8005fa4 <_fflush_r+0xc>

08005fe8 <fiprintf>:
 8005fe8:	b40e      	push	{r1, r2, r3}
 8005fea:	b503      	push	{r0, r1, lr}
 8005fec:	4601      	mov	r1, r0
 8005fee:	ab03      	add	r3, sp, #12
 8005ff0:	4805      	ldr	r0, [pc, #20]	@ (8006008 <fiprintf+0x20>)
 8005ff2:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ff6:	6800      	ldr	r0, [r0, #0]
 8005ff8:	9301      	str	r3, [sp, #4]
 8005ffa:	f000 f88d 	bl	8006118 <_vfiprintf_r>
 8005ffe:	b002      	add	sp, #8
 8006000:	f85d eb04 	ldr.w	lr, [sp], #4
 8006004:	b003      	add	sp, #12
 8006006:	4770      	bx	lr
 8006008:	2000004c 	.word	0x2000004c

0800600c <memmove>:
 800600c:	4288      	cmp	r0, r1
 800600e:	b510      	push	{r4, lr}
 8006010:	eb01 0402 	add.w	r4, r1, r2
 8006014:	d902      	bls.n	800601c <memmove+0x10>
 8006016:	4284      	cmp	r4, r0
 8006018:	4623      	mov	r3, r4
 800601a:	d807      	bhi.n	800602c <memmove+0x20>
 800601c:	1e43      	subs	r3, r0, #1
 800601e:	42a1      	cmp	r1, r4
 8006020:	d008      	beq.n	8006034 <memmove+0x28>
 8006022:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006026:	f803 2f01 	strb.w	r2, [r3, #1]!
 800602a:	e7f8      	b.n	800601e <memmove+0x12>
 800602c:	4402      	add	r2, r0
 800602e:	4601      	mov	r1, r0
 8006030:	428a      	cmp	r2, r1
 8006032:	d100      	bne.n	8006036 <memmove+0x2a>
 8006034:	bd10      	pop	{r4, pc}
 8006036:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800603a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800603e:	e7f7      	b.n	8006030 <memmove+0x24>

08006040 <strchr>:
 8006040:	b2c9      	uxtb	r1, r1
 8006042:	4603      	mov	r3, r0
 8006044:	4618      	mov	r0, r3
 8006046:	f813 2b01 	ldrb.w	r2, [r3], #1
 800604a:	b112      	cbz	r2, 8006052 <strchr+0x12>
 800604c:	428a      	cmp	r2, r1
 800604e:	d1f9      	bne.n	8006044 <strchr+0x4>
 8006050:	4770      	bx	lr
 8006052:	2900      	cmp	r1, #0
 8006054:	bf18      	it	ne
 8006056:	2000      	movne	r0, #0
 8006058:	4770      	bx	lr

0800605a <abort>:
 800605a:	b508      	push	{r3, lr}
 800605c:	2006      	movs	r0, #6
 800605e:	f000 fa2f 	bl	80064c0 <raise>
 8006062:	2001      	movs	r0, #1
 8006064:	f7fb fe50 	bl	8001d08 <_exit>

08006068 <_realloc_r>:
 8006068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800606c:	4607      	mov	r7, r0
 800606e:	4614      	mov	r4, r2
 8006070:	460d      	mov	r5, r1
 8006072:	b921      	cbnz	r1, 800607e <_realloc_r+0x16>
 8006074:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006078:	4611      	mov	r1, r2
 800607a:	f7ff b8c5 	b.w	8005208 <_malloc_r>
 800607e:	b92a      	cbnz	r2, 800608c <_realloc_r+0x24>
 8006080:	f7ff fbd8 	bl	8005834 <_free_r>
 8006084:	4625      	mov	r5, r4
 8006086:	4628      	mov	r0, r5
 8006088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800608c:	f000 fa34 	bl	80064f8 <_malloc_usable_size_r>
 8006090:	4284      	cmp	r4, r0
 8006092:	4606      	mov	r6, r0
 8006094:	d802      	bhi.n	800609c <_realloc_r+0x34>
 8006096:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800609a:	d8f4      	bhi.n	8006086 <_realloc_r+0x1e>
 800609c:	4621      	mov	r1, r4
 800609e:	4638      	mov	r0, r7
 80060a0:	f7ff f8b2 	bl	8005208 <_malloc_r>
 80060a4:	4680      	mov	r8, r0
 80060a6:	b908      	cbnz	r0, 80060ac <_realloc_r+0x44>
 80060a8:	4645      	mov	r5, r8
 80060aa:	e7ec      	b.n	8006086 <_realloc_r+0x1e>
 80060ac:	42b4      	cmp	r4, r6
 80060ae:	4622      	mov	r2, r4
 80060b0:	4629      	mov	r1, r5
 80060b2:	bf28      	it	cs
 80060b4:	4632      	movcs	r2, r6
 80060b6:	f7ff fb90 	bl	80057da <memcpy>
 80060ba:	4629      	mov	r1, r5
 80060bc:	4638      	mov	r0, r7
 80060be:	f7ff fbb9 	bl	8005834 <_free_r>
 80060c2:	e7f1      	b.n	80060a8 <_realloc_r+0x40>

080060c4 <__sfputc_r>:
 80060c4:	6893      	ldr	r3, [r2, #8]
 80060c6:	3b01      	subs	r3, #1
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	b410      	push	{r4}
 80060cc:	6093      	str	r3, [r2, #8]
 80060ce:	da08      	bge.n	80060e2 <__sfputc_r+0x1e>
 80060d0:	6994      	ldr	r4, [r2, #24]
 80060d2:	42a3      	cmp	r3, r4
 80060d4:	db01      	blt.n	80060da <__sfputc_r+0x16>
 80060d6:	290a      	cmp	r1, #10
 80060d8:	d103      	bne.n	80060e2 <__sfputc_r+0x1e>
 80060da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80060de:	f000 b933 	b.w	8006348 <__swbuf_r>
 80060e2:	6813      	ldr	r3, [r2, #0]
 80060e4:	1c58      	adds	r0, r3, #1
 80060e6:	6010      	str	r0, [r2, #0]
 80060e8:	7019      	strb	r1, [r3, #0]
 80060ea:	4608      	mov	r0, r1
 80060ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80060f0:	4770      	bx	lr

080060f2 <__sfputs_r>:
 80060f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060f4:	4606      	mov	r6, r0
 80060f6:	460f      	mov	r7, r1
 80060f8:	4614      	mov	r4, r2
 80060fa:	18d5      	adds	r5, r2, r3
 80060fc:	42ac      	cmp	r4, r5
 80060fe:	d101      	bne.n	8006104 <__sfputs_r+0x12>
 8006100:	2000      	movs	r0, #0
 8006102:	e007      	b.n	8006114 <__sfputs_r+0x22>
 8006104:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006108:	463a      	mov	r2, r7
 800610a:	4630      	mov	r0, r6
 800610c:	f7ff ffda 	bl	80060c4 <__sfputc_r>
 8006110:	1c43      	adds	r3, r0, #1
 8006112:	d1f3      	bne.n	80060fc <__sfputs_r+0xa>
 8006114:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006118 <_vfiprintf_r>:
 8006118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800611c:	460d      	mov	r5, r1
 800611e:	b09d      	sub	sp, #116	@ 0x74
 8006120:	4614      	mov	r4, r2
 8006122:	4698      	mov	r8, r3
 8006124:	4606      	mov	r6, r0
 8006126:	b118      	cbz	r0, 8006130 <_vfiprintf_r+0x18>
 8006128:	6a03      	ldr	r3, [r0, #32]
 800612a:	b90b      	cbnz	r3, 8006130 <_vfiprintf_r+0x18>
 800612c:	f7ff f984 	bl	8005438 <__sinit>
 8006130:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006132:	07d9      	lsls	r1, r3, #31
 8006134:	d405      	bmi.n	8006142 <_vfiprintf_r+0x2a>
 8006136:	89ab      	ldrh	r3, [r5, #12]
 8006138:	059a      	lsls	r2, r3, #22
 800613a:	d402      	bmi.n	8006142 <_vfiprintf_r+0x2a>
 800613c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800613e:	f7ff fb4a 	bl	80057d6 <__retarget_lock_acquire_recursive>
 8006142:	89ab      	ldrh	r3, [r5, #12]
 8006144:	071b      	lsls	r3, r3, #28
 8006146:	d501      	bpl.n	800614c <_vfiprintf_r+0x34>
 8006148:	692b      	ldr	r3, [r5, #16]
 800614a:	b99b      	cbnz	r3, 8006174 <_vfiprintf_r+0x5c>
 800614c:	4629      	mov	r1, r5
 800614e:	4630      	mov	r0, r6
 8006150:	f000 f938 	bl	80063c4 <__swsetup_r>
 8006154:	b170      	cbz	r0, 8006174 <_vfiprintf_r+0x5c>
 8006156:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006158:	07dc      	lsls	r4, r3, #31
 800615a:	d504      	bpl.n	8006166 <_vfiprintf_r+0x4e>
 800615c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006160:	b01d      	add	sp, #116	@ 0x74
 8006162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006166:	89ab      	ldrh	r3, [r5, #12]
 8006168:	0598      	lsls	r0, r3, #22
 800616a:	d4f7      	bmi.n	800615c <_vfiprintf_r+0x44>
 800616c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800616e:	f7ff fb33 	bl	80057d8 <__retarget_lock_release_recursive>
 8006172:	e7f3      	b.n	800615c <_vfiprintf_r+0x44>
 8006174:	2300      	movs	r3, #0
 8006176:	9309      	str	r3, [sp, #36]	@ 0x24
 8006178:	2320      	movs	r3, #32
 800617a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800617e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006182:	2330      	movs	r3, #48	@ 0x30
 8006184:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006334 <_vfiprintf_r+0x21c>
 8006188:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800618c:	f04f 0901 	mov.w	r9, #1
 8006190:	4623      	mov	r3, r4
 8006192:	469a      	mov	sl, r3
 8006194:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006198:	b10a      	cbz	r2, 800619e <_vfiprintf_r+0x86>
 800619a:	2a25      	cmp	r2, #37	@ 0x25
 800619c:	d1f9      	bne.n	8006192 <_vfiprintf_r+0x7a>
 800619e:	ebba 0b04 	subs.w	fp, sl, r4
 80061a2:	d00b      	beq.n	80061bc <_vfiprintf_r+0xa4>
 80061a4:	465b      	mov	r3, fp
 80061a6:	4622      	mov	r2, r4
 80061a8:	4629      	mov	r1, r5
 80061aa:	4630      	mov	r0, r6
 80061ac:	f7ff ffa1 	bl	80060f2 <__sfputs_r>
 80061b0:	3001      	adds	r0, #1
 80061b2:	f000 80a7 	beq.w	8006304 <_vfiprintf_r+0x1ec>
 80061b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061b8:	445a      	add	r2, fp
 80061ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80061bc:	f89a 3000 	ldrb.w	r3, [sl]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	f000 809f 	beq.w	8006304 <_vfiprintf_r+0x1ec>
 80061c6:	2300      	movs	r3, #0
 80061c8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80061cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80061d0:	f10a 0a01 	add.w	sl, sl, #1
 80061d4:	9304      	str	r3, [sp, #16]
 80061d6:	9307      	str	r3, [sp, #28]
 80061d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80061dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80061de:	4654      	mov	r4, sl
 80061e0:	2205      	movs	r2, #5
 80061e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061e6:	4853      	ldr	r0, [pc, #332]	@ (8006334 <_vfiprintf_r+0x21c>)
 80061e8:	f7fa f80a 	bl	8000200 <memchr>
 80061ec:	9a04      	ldr	r2, [sp, #16]
 80061ee:	b9d8      	cbnz	r0, 8006228 <_vfiprintf_r+0x110>
 80061f0:	06d1      	lsls	r1, r2, #27
 80061f2:	bf44      	itt	mi
 80061f4:	2320      	movmi	r3, #32
 80061f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80061fa:	0713      	lsls	r3, r2, #28
 80061fc:	bf44      	itt	mi
 80061fe:	232b      	movmi	r3, #43	@ 0x2b
 8006200:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006204:	f89a 3000 	ldrb.w	r3, [sl]
 8006208:	2b2a      	cmp	r3, #42	@ 0x2a
 800620a:	d015      	beq.n	8006238 <_vfiprintf_r+0x120>
 800620c:	9a07      	ldr	r2, [sp, #28]
 800620e:	4654      	mov	r4, sl
 8006210:	2000      	movs	r0, #0
 8006212:	f04f 0c0a 	mov.w	ip, #10
 8006216:	4621      	mov	r1, r4
 8006218:	f811 3b01 	ldrb.w	r3, [r1], #1
 800621c:	3b30      	subs	r3, #48	@ 0x30
 800621e:	2b09      	cmp	r3, #9
 8006220:	d94b      	bls.n	80062ba <_vfiprintf_r+0x1a2>
 8006222:	b1b0      	cbz	r0, 8006252 <_vfiprintf_r+0x13a>
 8006224:	9207      	str	r2, [sp, #28]
 8006226:	e014      	b.n	8006252 <_vfiprintf_r+0x13a>
 8006228:	eba0 0308 	sub.w	r3, r0, r8
 800622c:	fa09 f303 	lsl.w	r3, r9, r3
 8006230:	4313      	orrs	r3, r2
 8006232:	9304      	str	r3, [sp, #16]
 8006234:	46a2      	mov	sl, r4
 8006236:	e7d2      	b.n	80061de <_vfiprintf_r+0xc6>
 8006238:	9b03      	ldr	r3, [sp, #12]
 800623a:	1d19      	adds	r1, r3, #4
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	9103      	str	r1, [sp, #12]
 8006240:	2b00      	cmp	r3, #0
 8006242:	bfbb      	ittet	lt
 8006244:	425b      	neglt	r3, r3
 8006246:	f042 0202 	orrlt.w	r2, r2, #2
 800624a:	9307      	strge	r3, [sp, #28]
 800624c:	9307      	strlt	r3, [sp, #28]
 800624e:	bfb8      	it	lt
 8006250:	9204      	strlt	r2, [sp, #16]
 8006252:	7823      	ldrb	r3, [r4, #0]
 8006254:	2b2e      	cmp	r3, #46	@ 0x2e
 8006256:	d10a      	bne.n	800626e <_vfiprintf_r+0x156>
 8006258:	7863      	ldrb	r3, [r4, #1]
 800625a:	2b2a      	cmp	r3, #42	@ 0x2a
 800625c:	d132      	bne.n	80062c4 <_vfiprintf_r+0x1ac>
 800625e:	9b03      	ldr	r3, [sp, #12]
 8006260:	1d1a      	adds	r2, r3, #4
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	9203      	str	r2, [sp, #12]
 8006266:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800626a:	3402      	adds	r4, #2
 800626c:	9305      	str	r3, [sp, #20]
 800626e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006344 <_vfiprintf_r+0x22c>
 8006272:	7821      	ldrb	r1, [r4, #0]
 8006274:	2203      	movs	r2, #3
 8006276:	4650      	mov	r0, sl
 8006278:	f7f9 ffc2 	bl	8000200 <memchr>
 800627c:	b138      	cbz	r0, 800628e <_vfiprintf_r+0x176>
 800627e:	9b04      	ldr	r3, [sp, #16]
 8006280:	eba0 000a 	sub.w	r0, r0, sl
 8006284:	2240      	movs	r2, #64	@ 0x40
 8006286:	4082      	lsls	r2, r0
 8006288:	4313      	orrs	r3, r2
 800628a:	3401      	adds	r4, #1
 800628c:	9304      	str	r3, [sp, #16]
 800628e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006292:	4829      	ldr	r0, [pc, #164]	@ (8006338 <_vfiprintf_r+0x220>)
 8006294:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006298:	2206      	movs	r2, #6
 800629a:	f7f9 ffb1 	bl	8000200 <memchr>
 800629e:	2800      	cmp	r0, #0
 80062a0:	d03f      	beq.n	8006322 <_vfiprintf_r+0x20a>
 80062a2:	4b26      	ldr	r3, [pc, #152]	@ (800633c <_vfiprintf_r+0x224>)
 80062a4:	bb1b      	cbnz	r3, 80062ee <_vfiprintf_r+0x1d6>
 80062a6:	9b03      	ldr	r3, [sp, #12]
 80062a8:	3307      	adds	r3, #7
 80062aa:	f023 0307 	bic.w	r3, r3, #7
 80062ae:	3308      	adds	r3, #8
 80062b0:	9303      	str	r3, [sp, #12]
 80062b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062b4:	443b      	add	r3, r7
 80062b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80062b8:	e76a      	b.n	8006190 <_vfiprintf_r+0x78>
 80062ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80062be:	460c      	mov	r4, r1
 80062c0:	2001      	movs	r0, #1
 80062c2:	e7a8      	b.n	8006216 <_vfiprintf_r+0xfe>
 80062c4:	2300      	movs	r3, #0
 80062c6:	3401      	adds	r4, #1
 80062c8:	9305      	str	r3, [sp, #20]
 80062ca:	4619      	mov	r1, r3
 80062cc:	f04f 0c0a 	mov.w	ip, #10
 80062d0:	4620      	mov	r0, r4
 80062d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80062d6:	3a30      	subs	r2, #48	@ 0x30
 80062d8:	2a09      	cmp	r2, #9
 80062da:	d903      	bls.n	80062e4 <_vfiprintf_r+0x1cc>
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d0c6      	beq.n	800626e <_vfiprintf_r+0x156>
 80062e0:	9105      	str	r1, [sp, #20]
 80062e2:	e7c4      	b.n	800626e <_vfiprintf_r+0x156>
 80062e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80062e8:	4604      	mov	r4, r0
 80062ea:	2301      	movs	r3, #1
 80062ec:	e7f0      	b.n	80062d0 <_vfiprintf_r+0x1b8>
 80062ee:	ab03      	add	r3, sp, #12
 80062f0:	9300      	str	r3, [sp, #0]
 80062f2:	462a      	mov	r2, r5
 80062f4:	4b12      	ldr	r3, [pc, #72]	@ (8006340 <_vfiprintf_r+0x228>)
 80062f6:	a904      	add	r1, sp, #16
 80062f8:	4630      	mov	r0, r6
 80062fa:	f3af 8000 	nop.w
 80062fe:	4607      	mov	r7, r0
 8006300:	1c78      	adds	r0, r7, #1
 8006302:	d1d6      	bne.n	80062b2 <_vfiprintf_r+0x19a>
 8006304:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006306:	07d9      	lsls	r1, r3, #31
 8006308:	d405      	bmi.n	8006316 <_vfiprintf_r+0x1fe>
 800630a:	89ab      	ldrh	r3, [r5, #12]
 800630c:	059a      	lsls	r2, r3, #22
 800630e:	d402      	bmi.n	8006316 <_vfiprintf_r+0x1fe>
 8006310:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006312:	f7ff fa61 	bl	80057d8 <__retarget_lock_release_recursive>
 8006316:	89ab      	ldrh	r3, [r5, #12]
 8006318:	065b      	lsls	r3, r3, #25
 800631a:	f53f af1f 	bmi.w	800615c <_vfiprintf_r+0x44>
 800631e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006320:	e71e      	b.n	8006160 <_vfiprintf_r+0x48>
 8006322:	ab03      	add	r3, sp, #12
 8006324:	9300      	str	r3, [sp, #0]
 8006326:	462a      	mov	r2, r5
 8006328:	4b05      	ldr	r3, [pc, #20]	@ (8006340 <_vfiprintf_r+0x228>)
 800632a:	a904      	add	r1, sp, #16
 800632c:	4630      	mov	r0, r6
 800632e:	f7ff fc91 	bl	8005c54 <_printf_i>
 8006332:	e7e4      	b.n	80062fe <_vfiprintf_r+0x1e6>
 8006334:	08006a39 	.word	0x08006a39
 8006338:	08006a43 	.word	0x08006a43
 800633c:	00000000 	.word	0x00000000
 8006340:	080060f3 	.word	0x080060f3
 8006344:	08006a3f 	.word	0x08006a3f

08006348 <__swbuf_r>:
 8006348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800634a:	460e      	mov	r6, r1
 800634c:	4614      	mov	r4, r2
 800634e:	4605      	mov	r5, r0
 8006350:	b118      	cbz	r0, 800635a <__swbuf_r+0x12>
 8006352:	6a03      	ldr	r3, [r0, #32]
 8006354:	b90b      	cbnz	r3, 800635a <__swbuf_r+0x12>
 8006356:	f7ff f86f 	bl	8005438 <__sinit>
 800635a:	69a3      	ldr	r3, [r4, #24]
 800635c:	60a3      	str	r3, [r4, #8]
 800635e:	89a3      	ldrh	r3, [r4, #12]
 8006360:	071a      	lsls	r2, r3, #28
 8006362:	d501      	bpl.n	8006368 <__swbuf_r+0x20>
 8006364:	6923      	ldr	r3, [r4, #16]
 8006366:	b943      	cbnz	r3, 800637a <__swbuf_r+0x32>
 8006368:	4621      	mov	r1, r4
 800636a:	4628      	mov	r0, r5
 800636c:	f000 f82a 	bl	80063c4 <__swsetup_r>
 8006370:	b118      	cbz	r0, 800637a <__swbuf_r+0x32>
 8006372:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006376:	4638      	mov	r0, r7
 8006378:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800637a:	6823      	ldr	r3, [r4, #0]
 800637c:	6922      	ldr	r2, [r4, #16]
 800637e:	1a98      	subs	r0, r3, r2
 8006380:	6963      	ldr	r3, [r4, #20]
 8006382:	b2f6      	uxtb	r6, r6
 8006384:	4283      	cmp	r3, r0
 8006386:	4637      	mov	r7, r6
 8006388:	dc05      	bgt.n	8006396 <__swbuf_r+0x4e>
 800638a:	4621      	mov	r1, r4
 800638c:	4628      	mov	r0, r5
 800638e:	f7ff fe03 	bl	8005f98 <_fflush_r>
 8006392:	2800      	cmp	r0, #0
 8006394:	d1ed      	bne.n	8006372 <__swbuf_r+0x2a>
 8006396:	68a3      	ldr	r3, [r4, #8]
 8006398:	3b01      	subs	r3, #1
 800639a:	60a3      	str	r3, [r4, #8]
 800639c:	6823      	ldr	r3, [r4, #0]
 800639e:	1c5a      	adds	r2, r3, #1
 80063a0:	6022      	str	r2, [r4, #0]
 80063a2:	701e      	strb	r6, [r3, #0]
 80063a4:	6962      	ldr	r2, [r4, #20]
 80063a6:	1c43      	adds	r3, r0, #1
 80063a8:	429a      	cmp	r2, r3
 80063aa:	d004      	beq.n	80063b6 <__swbuf_r+0x6e>
 80063ac:	89a3      	ldrh	r3, [r4, #12]
 80063ae:	07db      	lsls	r3, r3, #31
 80063b0:	d5e1      	bpl.n	8006376 <__swbuf_r+0x2e>
 80063b2:	2e0a      	cmp	r6, #10
 80063b4:	d1df      	bne.n	8006376 <__swbuf_r+0x2e>
 80063b6:	4621      	mov	r1, r4
 80063b8:	4628      	mov	r0, r5
 80063ba:	f7ff fded 	bl	8005f98 <_fflush_r>
 80063be:	2800      	cmp	r0, #0
 80063c0:	d0d9      	beq.n	8006376 <__swbuf_r+0x2e>
 80063c2:	e7d6      	b.n	8006372 <__swbuf_r+0x2a>

080063c4 <__swsetup_r>:
 80063c4:	b538      	push	{r3, r4, r5, lr}
 80063c6:	4b29      	ldr	r3, [pc, #164]	@ (800646c <__swsetup_r+0xa8>)
 80063c8:	4605      	mov	r5, r0
 80063ca:	6818      	ldr	r0, [r3, #0]
 80063cc:	460c      	mov	r4, r1
 80063ce:	b118      	cbz	r0, 80063d8 <__swsetup_r+0x14>
 80063d0:	6a03      	ldr	r3, [r0, #32]
 80063d2:	b90b      	cbnz	r3, 80063d8 <__swsetup_r+0x14>
 80063d4:	f7ff f830 	bl	8005438 <__sinit>
 80063d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063dc:	0719      	lsls	r1, r3, #28
 80063de:	d422      	bmi.n	8006426 <__swsetup_r+0x62>
 80063e0:	06da      	lsls	r2, r3, #27
 80063e2:	d407      	bmi.n	80063f4 <__swsetup_r+0x30>
 80063e4:	2209      	movs	r2, #9
 80063e6:	602a      	str	r2, [r5, #0]
 80063e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063ec:	81a3      	strh	r3, [r4, #12]
 80063ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80063f2:	e033      	b.n	800645c <__swsetup_r+0x98>
 80063f4:	0758      	lsls	r0, r3, #29
 80063f6:	d512      	bpl.n	800641e <__swsetup_r+0x5a>
 80063f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80063fa:	b141      	cbz	r1, 800640e <__swsetup_r+0x4a>
 80063fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006400:	4299      	cmp	r1, r3
 8006402:	d002      	beq.n	800640a <__swsetup_r+0x46>
 8006404:	4628      	mov	r0, r5
 8006406:	f7ff fa15 	bl	8005834 <_free_r>
 800640a:	2300      	movs	r3, #0
 800640c:	6363      	str	r3, [r4, #52]	@ 0x34
 800640e:	89a3      	ldrh	r3, [r4, #12]
 8006410:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006414:	81a3      	strh	r3, [r4, #12]
 8006416:	2300      	movs	r3, #0
 8006418:	6063      	str	r3, [r4, #4]
 800641a:	6923      	ldr	r3, [r4, #16]
 800641c:	6023      	str	r3, [r4, #0]
 800641e:	89a3      	ldrh	r3, [r4, #12]
 8006420:	f043 0308 	orr.w	r3, r3, #8
 8006424:	81a3      	strh	r3, [r4, #12]
 8006426:	6923      	ldr	r3, [r4, #16]
 8006428:	b94b      	cbnz	r3, 800643e <__swsetup_r+0x7a>
 800642a:	89a3      	ldrh	r3, [r4, #12]
 800642c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006430:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006434:	d003      	beq.n	800643e <__swsetup_r+0x7a>
 8006436:	4621      	mov	r1, r4
 8006438:	4628      	mov	r0, r5
 800643a:	f000 f88b 	bl	8006554 <__smakebuf_r>
 800643e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006442:	f013 0201 	ands.w	r2, r3, #1
 8006446:	d00a      	beq.n	800645e <__swsetup_r+0x9a>
 8006448:	2200      	movs	r2, #0
 800644a:	60a2      	str	r2, [r4, #8]
 800644c:	6962      	ldr	r2, [r4, #20]
 800644e:	4252      	negs	r2, r2
 8006450:	61a2      	str	r2, [r4, #24]
 8006452:	6922      	ldr	r2, [r4, #16]
 8006454:	b942      	cbnz	r2, 8006468 <__swsetup_r+0xa4>
 8006456:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800645a:	d1c5      	bne.n	80063e8 <__swsetup_r+0x24>
 800645c:	bd38      	pop	{r3, r4, r5, pc}
 800645e:	0799      	lsls	r1, r3, #30
 8006460:	bf58      	it	pl
 8006462:	6962      	ldrpl	r2, [r4, #20]
 8006464:	60a2      	str	r2, [r4, #8]
 8006466:	e7f4      	b.n	8006452 <__swsetup_r+0x8e>
 8006468:	2000      	movs	r0, #0
 800646a:	e7f7      	b.n	800645c <__swsetup_r+0x98>
 800646c:	2000004c 	.word	0x2000004c

08006470 <_raise_r>:
 8006470:	291f      	cmp	r1, #31
 8006472:	b538      	push	{r3, r4, r5, lr}
 8006474:	4605      	mov	r5, r0
 8006476:	460c      	mov	r4, r1
 8006478:	d904      	bls.n	8006484 <_raise_r+0x14>
 800647a:	2316      	movs	r3, #22
 800647c:	6003      	str	r3, [r0, #0]
 800647e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006482:	bd38      	pop	{r3, r4, r5, pc}
 8006484:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006486:	b112      	cbz	r2, 800648e <_raise_r+0x1e>
 8006488:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800648c:	b94b      	cbnz	r3, 80064a2 <_raise_r+0x32>
 800648e:	4628      	mov	r0, r5
 8006490:	f000 f830 	bl	80064f4 <_getpid_r>
 8006494:	4622      	mov	r2, r4
 8006496:	4601      	mov	r1, r0
 8006498:	4628      	mov	r0, r5
 800649a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800649e:	f000 b817 	b.w	80064d0 <_kill_r>
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d00a      	beq.n	80064bc <_raise_r+0x4c>
 80064a6:	1c59      	adds	r1, r3, #1
 80064a8:	d103      	bne.n	80064b2 <_raise_r+0x42>
 80064aa:	2316      	movs	r3, #22
 80064ac:	6003      	str	r3, [r0, #0]
 80064ae:	2001      	movs	r0, #1
 80064b0:	e7e7      	b.n	8006482 <_raise_r+0x12>
 80064b2:	2100      	movs	r1, #0
 80064b4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80064b8:	4620      	mov	r0, r4
 80064ba:	4798      	blx	r3
 80064bc:	2000      	movs	r0, #0
 80064be:	e7e0      	b.n	8006482 <_raise_r+0x12>

080064c0 <raise>:
 80064c0:	4b02      	ldr	r3, [pc, #8]	@ (80064cc <raise+0xc>)
 80064c2:	4601      	mov	r1, r0
 80064c4:	6818      	ldr	r0, [r3, #0]
 80064c6:	f7ff bfd3 	b.w	8006470 <_raise_r>
 80064ca:	bf00      	nop
 80064cc:	2000004c 	.word	0x2000004c

080064d0 <_kill_r>:
 80064d0:	b538      	push	{r3, r4, r5, lr}
 80064d2:	4d07      	ldr	r5, [pc, #28]	@ (80064f0 <_kill_r+0x20>)
 80064d4:	2300      	movs	r3, #0
 80064d6:	4604      	mov	r4, r0
 80064d8:	4608      	mov	r0, r1
 80064da:	4611      	mov	r1, r2
 80064dc:	602b      	str	r3, [r5, #0]
 80064de:	f7fb fc03 	bl	8001ce8 <_kill>
 80064e2:	1c43      	adds	r3, r0, #1
 80064e4:	d102      	bne.n	80064ec <_kill_r+0x1c>
 80064e6:	682b      	ldr	r3, [r5, #0]
 80064e8:	b103      	cbz	r3, 80064ec <_kill_r+0x1c>
 80064ea:	6023      	str	r3, [r4, #0]
 80064ec:	bd38      	pop	{r3, r4, r5, pc}
 80064ee:	bf00      	nop
 80064f0:	20005bc8 	.word	0x20005bc8

080064f4 <_getpid_r>:
 80064f4:	f7fb bbf0 	b.w	8001cd8 <_getpid>

080064f8 <_malloc_usable_size_r>:
 80064f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064fc:	1f18      	subs	r0, r3, #4
 80064fe:	2b00      	cmp	r3, #0
 8006500:	bfbc      	itt	lt
 8006502:	580b      	ldrlt	r3, [r1, r0]
 8006504:	18c0      	addlt	r0, r0, r3
 8006506:	4770      	bx	lr

08006508 <__swhatbuf_r>:
 8006508:	b570      	push	{r4, r5, r6, lr}
 800650a:	460c      	mov	r4, r1
 800650c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006510:	2900      	cmp	r1, #0
 8006512:	b096      	sub	sp, #88	@ 0x58
 8006514:	4615      	mov	r5, r2
 8006516:	461e      	mov	r6, r3
 8006518:	da0d      	bge.n	8006536 <__swhatbuf_r+0x2e>
 800651a:	89a3      	ldrh	r3, [r4, #12]
 800651c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006520:	f04f 0100 	mov.w	r1, #0
 8006524:	bf14      	ite	ne
 8006526:	2340      	movne	r3, #64	@ 0x40
 8006528:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800652c:	2000      	movs	r0, #0
 800652e:	6031      	str	r1, [r6, #0]
 8006530:	602b      	str	r3, [r5, #0]
 8006532:	b016      	add	sp, #88	@ 0x58
 8006534:	bd70      	pop	{r4, r5, r6, pc}
 8006536:	466a      	mov	r2, sp
 8006538:	f000 f848 	bl	80065cc <_fstat_r>
 800653c:	2800      	cmp	r0, #0
 800653e:	dbec      	blt.n	800651a <__swhatbuf_r+0x12>
 8006540:	9901      	ldr	r1, [sp, #4]
 8006542:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006546:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800654a:	4259      	negs	r1, r3
 800654c:	4159      	adcs	r1, r3
 800654e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006552:	e7eb      	b.n	800652c <__swhatbuf_r+0x24>

08006554 <__smakebuf_r>:
 8006554:	898b      	ldrh	r3, [r1, #12]
 8006556:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006558:	079d      	lsls	r5, r3, #30
 800655a:	4606      	mov	r6, r0
 800655c:	460c      	mov	r4, r1
 800655e:	d507      	bpl.n	8006570 <__smakebuf_r+0x1c>
 8006560:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006564:	6023      	str	r3, [r4, #0]
 8006566:	6123      	str	r3, [r4, #16]
 8006568:	2301      	movs	r3, #1
 800656a:	6163      	str	r3, [r4, #20]
 800656c:	b003      	add	sp, #12
 800656e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006570:	ab01      	add	r3, sp, #4
 8006572:	466a      	mov	r2, sp
 8006574:	f7ff ffc8 	bl	8006508 <__swhatbuf_r>
 8006578:	9f00      	ldr	r7, [sp, #0]
 800657a:	4605      	mov	r5, r0
 800657c:	4639      	mov	r1, r7
 800657e:	4630      	mov	r0, r6
 8006580:	f7fe fe42 	bl	8005208 <_malloc_r>
 8006584:	b948      	cbnz	r0, 800659a <__smakebuf_r+0x46>
 8006586:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800658a:	059a      	lsls	r2, r3, #22
 800658c:	d4ee      	bmi.n	800656c <__smakebuf_r+0x18>
 800658e:	f023 0303 	bic.w	r3, r3, #3
 8006592:	f043 0302 	orr.w	r3, r3, #2
 8006596:	81a3      	strh	r3, [r4, #12]
 8006598:	e7e2      	b.n	8006560 <__smakebuf_r+0xc>
 800659a:	89a3      	ldrh	r3, [r4, #12]
 800659c:	6020      	str	r0, [r4, #0]
 800659e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065a2:	81a3      	strh	r3, [r4, #12]
 80065a4:	9b01      	ldr	r3, [sp, #4]
 80065a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80065aa:	b15b      	cbz	r3, 80065c4 <__smakebuf_r+0x70>
 80065ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065b0:	4630      	mov	r0, r6
 80065b2:	f000 f81d 	bl	80065f0 <_isatty_r>
 80065b6:	b128      	cbz	r0, 80065c4 <__smakebuf_r+0x70>
 80065b8:	89a3      	ldrh	r3, [r4, #12]
 80065ba:	f023 0303 	bic.w	r3, r3, #3
 80065be:	f043 0301 	orr.w	r3, r3, #1
 80065c2:	81a3      	strh	r3, [r4, #12]
 80065c4:	89a3      	ldrh	r3, [r4, #12]
 80065c6:	431d      	orrs	r5, r3
 80065c8:	81a5      	strh	r5, [r4, #12]
 80065ca:	e7cf      	b.n	800656c <__smakebuf_r+0x18>

080065cc <_fstat_r>:
 80065cc:	b538      	push	{r3, r4, r5, lr}
 80065ce:	4d07      	ldr	r5, [pc, #28]	@ (80065ec <_fstat_r+0x20>)
 80065d0:	2300      	movs	r3, #0
 80065d2:	4604      	mov	r4, r0
 80065d4:	4608      	mov	r0, r1
 80065d6:	4611      	mov	r1, r2
 80065d8:	602b      	str	r3, [r5, #0]
 80065da:	f7fb fbe5 	bl	8001da8 <_fstat>
 80065de:	1c43      	adds	r3, r0, #1
 80065e0:	d102      	bne.n	80065e8 <_fstat_r+0x1c>
 80065e2:	682b      	ldr	r3, [r5, #0]
 80065e4:	b103      	cbz	r3, 80065e8 <_fstat_r+0x1c>
 80065e6:	6023      	str	r3, [r4, #0]
 80065e8:	bd38      	pop	{r3, r4, r5, pc}
 80065ea:	bf00      	nop
 80065ec:	20005bc8 	.word	0x20005bc8

080065f0 <_isatty_r>:
 80065f0:	b538      	push	{r3, r4, r5, lr}
 80065f2:	4d06      	ldr	r5, [pc, #24]	@ (800660c <_isatty_r+0x1c>)
 80065f4:	2300      	movs	r3, #0
 80065f6:	4604      	mov	r4, r0
 80065f8:	4608      	mov	r0, r1
 80065fa:	602b      	str	r3, [r5, #0]
 80065fc:	f7fb fbe4 	bl	8001dc8 <_isatty>
 8006600:	1c43      	adds	r3, r0, #1
 8006602:	d102      	bne.n	800660a <_isatty_r+0x1a>
 8006604:	682b      	ldr	r3, [r5, #0]
 8006606:	b103      	cbz	r3, 800660a <_isatty_r+0x1a>
 8006608:	6023      	str	r3, [r4, #0]
 800660a:	bd38      	pop	{r3, r4, r5, pc}
 800660c:	20005bc8 	.word	0x20005bc8

08006610 <_init>:
 8006610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006612:	bf00      	nop
 8006614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006616:	bc08      	pop	{r3}
 8006618:	469e      	mov	lr, r3
 800661a:	4770      	bx	lr

0800661c <_fini>:
 800661c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800661e:	bf00      	nop
 8006620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006622:	bc08      	pop	{r3}
 8006624:	469e      	mov	lr, r3
 8006626:	4770      	bx	lr
