

================================================================
== Vivado HLS Report for 'correlator'
================================================================
* Date:           Mon Feb 11 01:45:33 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.77|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

 <State 1> : 3.77ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pnseq_len_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %pnseq_len_V)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%currentwrState_load = load i1* @currentwrState, align 1" [correlator.cpp:126]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Val2_s = load i24* @data_valid_reg_V, align 4" [correlator.cpp:246]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pnseq_len_reg_V_load = load i10* @pnseq_len_reg_V, align 2" [correlator.cpp:250]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %currentwrState_load, label %._crit_edge1009, label %0" [correlator.cpp:244]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_s, i32 7)" [correlator.cpp:246]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %1, label %._crit_edge1008" [correlator.cpp:246]
ST_1 : Operation 14 [1/1] (1.06ns)   --->   "store i1 true, i1* @currentwrState, align 1" [correlator.cpp:247]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i10 %pnseq_len_reg_V_load to i11" [correlator.cpp:250]
ST_1 : Operation 16 [1/1] (1.41ns)   --->   "%r_V = add i11 %lhs_V_cast, -1" [correlator.cpp:250]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%out_sample_cnt_V_loa = load i10* @out_sample_cnt_V, align 2" [correlator.cpp:250]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i10 %out_sample_cnt_V_loa to i11" [correlator.cpp:250]
ST_1 : Operation 19 [1/1] (1.32ns)   --->   "%tmp_last_V = icmp eq i11 %tmp_8_cast, %r_V" [correlator.cpp:250]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.41ns)   --->   "%tmp_s = add i10 %out_sample_cnt_V_loa, 1" [correlator.cpp:255]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.84ns)   --->   "%storemerge = select i1 %tmp_last_V, i10 0, i10 %tmp_s" [correlator.cpp:250]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "store i10 %storemerge, i10* @out_sample_cnt_V, align 2" [correlator.cpp:252]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_s, i32 7)" [correlator.cpp:257]
ST_1 : Operation 24 [1/1] (1.06ns)   --->   "store i1 %tmp_6, i1* @currentwrState, align 1" [correlator.cpp:260]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sum_reg_i_V_load = load i20* @sum_reg_i_V, align 4"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lhs_V_10_cast = sext i20 %sum_reg_i_V_load to i40" [correlator.cpp:271]
ST_1 : Operation 27 [4/4] (3.37ns)   --->   "%r_V_2 = mul i40 %lhs_V_10_cast, %lhs_V_10_cast" [correlator.cpp:271]   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sum_reg_q_V_load = load i20* @sum_reg_q_V, align 4"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lhs_V_11_cast = sext i20 %sum_reg_q_V_load to i40" [correlator.cpp:272]
ST_1 : Operation 30 [4/4] (3.37ns)   --->   "%r_V_3 = mul i40 %lhs_V_11_cast, %lhs_V_11_cast" [correlator.cpp:272]   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sum3_reg_i_V_0_load = load i19* @sum3_reg_i_V_0, align 4" [correlator.cpp:275]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%lhs_V = sext i19 %sum3_reg_i_V_0_load to i20" [correlator.cpp:275]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sum3_reg_i_V_1_load = load i19* @sum3_reg_i_V_1, align 4" [correlator.cpp:275]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rhs_V = sext i19 %sum3_reg_i_V_1_load to i20" [correlator.cpp:275]
ST_1 : Operation 35 [1/1] (1.54ns)   --->   "%r_V_4 = add nsw i20 %lhs_V, %rhs_V" [correlator.cpp:275]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "store i20 %r_V_4, i20* @sum_reg_i_V, align 4" [correlator.cpp:275]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sum3_reg_q_V_0_load = load i19* @sum3_reg_q_V_0, align 4" [correlator.cpp:276]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i19 %sum3_reg_q_V_0_load to i20" [correlator.cpp:276]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sum3_reg_q_V_1_load = load i19* @sum3_reg_q_V_1, align 4" [correlator.cpp:276]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i19 %sum3_reg_q_V_1_load to i20" [correlator.cpp:276]
ST_1 : Operation 41 [1/1] (1.54ns)   --->   "%r_V_5 = add nsw i20 %lhs_V_1, %rhs_V_1" [correlator.cpp:276]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "store i20 %r_V_5, i20* @sum_reg_q_V, align 4" [correlator.cpp:276]
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sum2_reg_i_V_0_load = load i18* @sum2_reg_i_V_0, align 8" [correlator.cpp:310]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%lhs_V_6 = sext i18 %sum2_reg_i_V_0_load to i19" [correlator.cpp:310]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sum2_reg_i_V_1_load = load i18* @sum2_reg_i_V_1, align 4" [correlator.cpp:310]
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%rhs_V_5 = sext i18 %sum2_reg_i_V_1_load to i19" [correlator.cpp:310]
ST_1 : Operation 47 [1/1] (1.52ns)   --->   "%r_V_6 = add nsw i19 %rhs_V_5, %lhs_V_6" [correlator.cpp:310]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "store i19 %r_V_6, i19* @sum3_reg_i_V_0, align 4" [correlator.cpp:310]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sum2_reg_q_V_0_load = load i18* @sum2_reg_q_V_0, align 8" [correlator.cpp:311]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%lhs_V_7 = sext i18 %sum2_reg_q_V_0_load to i19" [correlator.cpp:311]
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sum2_reg_q_V_1_load = load i18* @sum2_reg_q_V_1, align 4" [correlator.cpp:311]
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i18 %sum2_reg_q_V_1_load to i19" [correlator.cpp:311]
ST_1 : Operation 53 [1/1] (1.52ns)   --->   "%r_V_7 = add nsw i19 %rhs_V_6, %lhs_V_7" [correlator.cpp:311]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "store i19 %r_V_7, i19* @sum3_reg_q_V_0, align 4" [correlator.cpp:311]
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sum2_reg_i_V_2_load = load i18* @sum2_reg_i_V_2, align 8" [correlator.cpp:310]
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%lhs_V_6_1 = sext i18 %sum2_reg_i_V_2_load to i19" [correlator.cpp:310]
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sum2_reg_i_V_3_load = load i18* @sum2_reg_i_V_3, align 4" [correlator.cpp:310]
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%rhs_V_5_1 = sext i18 %sum2_reg_i_V_3_load to i19" [correlator.cpp:310]
ST_1 : Operation 59 [1/1] (1.52ns)   --->   "%r_V_6_1 = add nsw i19 %rhs_V_5_1, %lhs_V_6_1" [correlator.cpp:310]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "store i19 %r_V_6_1, i19* @sum3_reg_i_V_1, align 4" [correlator.cpp:310]
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sum2_reg_q_V_2_load = load i18* @sum2_reg_q_V_2, align 8" [correlator.cpp:311]
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%lhs_V_7_1 = sext i18 %sum2_reg_q_V_2_load to i19" [correlator.cpp:311]
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sum2_reg_q_V_3_load = load i18* @sum2_reg_q_V_3, align 4" [correlator.cpp:311]
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%rhs_V_6_1 = sext i18 %sum2_reg_q_V_3_load to i19" [correlator.cpp:311]
ST_1 : Operation 65 [1/1] (1.52ns)   --->   "%r_V_7_1 = add nsw i19 %rhs_V_6_1, %lhs_V_7_1" [correlator.cpp:311]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "store i19 %r_V_7_1, i19* @sum3_reg_q_V_1, align 4" [correlator.cpp:311]
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sum1_reg_i_V_0_load = load i17* @sum1_reg_i_V_0, align 16" [correlator.cpp:317]
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i17 %sum1_reg_i_V_0_load to i18" [correlator.cpp:317]
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sum1_reg_i_V_1_load = load i17* @sum1_reg_i_V_1, align 4" [correlator.cpp:317]
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%rhs_V_7 = sext i17 %sum1_reg_i_V_1_load to i18" [correlator.cpp:317]
ST_1 : Operation 71 [1/1] (1.50ns)   --->   "%r_V_8 = add nsw i18 %rhs_V_7, %lhs_V_8" [correlator.cpp:317]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "store i18 %r_V_8, i18* @sum2_reg_i_V_0, align 4" [correlator.cpp:317]
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sum1_reg_q_V_0_load = load i17* @sum1_reg_q_V_0, align 16" [correlator.cpp:318]
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%lhs_V_9 = sext i17 %sum1_reg_q_V_0_load to i18" [correlator.cpp:318]
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sum1_reg_q_V_1_load = load i17* @sum1_reg_q_V_1, align 4" [correlator.cpp:318]
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%rhs_V_8 = sext i17 %sum1_reg_q_V_1_load to i18" [correlator.cpp:318]
ST_1 : Operation 77 [1/1] (1.50ns)   --->   "%r_V_9 = add nsw i18 %rhs_V_8, %lhs_V_9" [correlator.cpp:318]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "store i18 %r_V_9, i18* @sum2_reg_q_V_0, align 4" [correlator.cpp:318]
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sum1_reg_i_V_2_load = load i17* @sum1_reg_i_V_2, align 8" [correlator.cpp:317]
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%lhs_V_8_1 = sext i17 %sum1_reg_i_V_2_load to i18" [correlator.cpp:317]
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sum1_reg_i_V_3_load = load i17* @sum1_reg_i_V_3, align 4" [correlator.cpp:317]
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%rhs_V_7_1 = sext i17 %sum1_reg_i_V_3_load to i18" [correlator.cpp:317]
ST_1 : Operation 83 [1/1] (1.50ns)   --->   "%r_V_8_1 = add nsw i18 %rhs_V_7_1, %lhs_V_8_1" [correlator.cpp:317]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "store i18 %r_V_8_1, i18* @sum2_reg_i_V_1, align 4" [correlator.cpp:317]
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sum1_reg_q_V_2_load = load i17* @sum1_reg_q_V_2, align 8" [correlator.cpp:318]
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%lhs_V_9_1 = sext i17 %sum1_reg_q_V_2_load to i18" [correlator.cpp:318]
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sum1_reg_q_V_3_load = load i17* @sum1_reg_q_V_3, align 4" [correlator.cpp:318]
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%rhs_V_8_1 = sext i17 %sum1_reg_q_V_3_load to i18" [correlator.cpp:318]
ST_1 : Operation 89 [1/1] (1.50ns)   --->   "%r_V_9_1 = add nsw i18 %rhs_V_8_1, %lhs_V_9_1" [correlator.cpp:318]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "store i18 %r_V_9_1, i18* @sum2_reg_q_V_1, align 4" [correlator.cpp:318]
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sum1_reg_i_V_4_load = load i17* @sum1_reg_i_V_4, align 16" [correlator.cpp:317]
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%lhs_V_8_2 = sext i17 %sum1_reg_i_V_4_load to i18" [correlator.cpp:317]
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sum1_reg_i_V_5_load = load i17* @sum1_reg_i_V_5, align 4" [correlator.cpp:317]
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%rhs_V_7_2 = sext i17 %sum1_reg_i_V_5_load to i18" [correlator.cpp:317]
ST_1 : Operation 95 [1/1] (1.50ns)   --->   "%r_V_8_2 = add nsw i18 %rhs_V_7_2, %lhs_V_8_2" [correlator.cpp:317]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "store i18 %r_V_8_2, i18* @sum2_reg_i_V_2, align 4" [correlator.cpp:317]
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sum1_reg_q_V_4_load = load i17* @sum1_reg_q_V_4, align 16" [correlator.cpp:318]
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%lhs_V_9_2 = sext i17 %sum1_reg_q_V_4_load to i18" [correlator.cpp:318]
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sum1_reg_q_V_5_load = load i17* @sum1_reg_q_V_5, align 4" [correlator.cpp:318]
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%rhs_V_8_2 = sext i17 %sum1_reg_q_V_5_load to i18" [correlator.cpp:318]
ST_1 : Operation 101 [1/1] (1.50ns)   --->   "%r_V_9_2 = add nsw i18 %rhs_V_8_2, %lhs_V_9_2" [correlator.cpp:318]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "store i18 %r_V_9_2, i18* @sum2_reg_q_V_2, align 4" [correlator.cpp:318]
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sum1_reg_i_V_6_load = load i17* @sum1_reg_i_V_6, align 8" [correlator.cpp:317]
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%lhs_V_8_3 = sext i17 %sum1_reg_i_V_6_load to i18" [correlator.cpp:317]
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sum1_reg_i_V_7_load = load i17* @sum1_reg_i_V_7, align 4" [correlator.cpp:317]
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%rhs_V_7_3 = sext i17 %sum1_reg_i_V_7_load to i18" [correlator.cpp:317]
ST_1 : Operation 107 [1/1] (1.50ns)   --->   "%r_V_8_3 = add nsw i18 %rhs_V_7_3, %lhs_V_8_3" [correlator.cpp:317]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "store i18 %r_V_8_3, i18* @sum2_reg_i_V_3, align 4" [correlator.cpp:317]
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sum1_reg_q_V_6_load = load i17* @sum1_reg_q_V_6, align 8" [correlator.cpp:318]
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%lhs_V_9_3 = sext i17 %sum1_reg_q_V_6_load to i18" [correlator.cpp:318]
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sum1_reg_q_V_7_load = load i17* @sum1_reg_q_V_7, align 4" [correlator.cpp:318]
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%rhs_V_8_3 = sext i17 %sum1_reg_q_V_7_load to i18" [correlator.cpp:318]
ST_1 : Operation 113 [1/1] (1.50ns)   --->   "%r_V_9_3 = add nsw i18 %rhs_V_8_3, %lhs_V_9_3" [correlator.cpp:318]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "store i18 %r_V_9_3, i18* @sum2_reg_q_V_3, align 4" [correlator.cpp:318]
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%adder_in_reg_i_V_0_l = load i16* @adder_in_reg_i_V_0, align 16" [correlator.cpp:323]
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%lhs_V_s = sext i16 %adder_in_reg_i_V_0_l to i17" [correlator.cpp:323]
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%adder_in_reg_i_V_1_l = load i16* @adder_in_reg_i_V_1, align 2" [correlator.cpp:323]
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i16 %adder_in_reg_i_V_1_l to i17" [correlator.cpp:323]
ST_1 : Operation 119 [1/1] (1.48ns)   --->   "%r_V_s = add nsw i17 %rhs_V_9, %lhs_V_s" [correlator.cpp:323]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "store i17 %r_V_s, i17* @sum1_reg_i_V_0, align 16" [correlator.cpp:323]
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%adder_in_reg_q_V_0_l = load i16* @adder_in_reg_q_V_0, align 16" [correlator.cpp:324]
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i16 %adder_in_reg_q_V_0_l to i17" [correlator.cpp:324]
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%adder_in_reg_q_V_1_l = load i16* @adder_in_reg_q_V_1, align 2" [correlator.cpp:324]
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%rhs_V_s = sext i16 %adder_in_reg_q_V_1_l to i17" [correlator.cpp:324]
ST_1 : Operation 125 [1/1] (1.48ns)   --->   "%r_V_10 = add nsw i17 %rhs_V_s, %lhs_V_2" [correlator.cpp:324]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "store i17 %r_V_10, i17* @sum1_reg_q_V_0, align 16" [correlator.cpp:324]
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%adder_in_reg_i_V_2_l = load i16* @adder_in_reg_i_V_2, align 4" [correlator.cpp:323]
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%lhs_V_10_1 = sext i16 %adder_in_reg_i_V_2_l to i17" [correlator.cpp:323]
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%adder_in_reg_i_V_3_l = load i16* @adder_in_reg_i_V_3, align 2" [correlator.cpp:323]
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%rhs_V_9_1 = sext i16 %adder_in_reg_i_V_3_l to i17" [correlator.cpp:323]
ST_1 : Operation 131 [1/1] (1.48ns)   --->   "%r_V_10_1 = add nsw i17 %rhs_V_9_1, %lhs_V_10_1" [correlator.cpp:323]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "store i17 %r_V_10_1, i17* @sum1_reg_i_V_1, align 4" [correlator.cpp:323]
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%adder_in_reg_q_V_2_l = load i16* @adder_in_reg_q_V_2, align 4" [correlator.cpp:324]
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%lhs_V_11_1 = sext i16 %adder_in_reg_q_V_2_l to i17" [correlator.cpp:324]
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%adder_in_reg_q_V_3_l = load i16* @adder_in_reg_q_V_3, align 2" [correlator.cpp:324]
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%rhs_V_10_1 = sext i16 %adder_in_reg_q_V_3_l to i17" [correlator.cpp:324]
ST_1 : Operation 137 [1/1] (1.48ns)   --->   "%r_V_11_1 = add nsw i17 %rhs_V_10_1, %lhs_V_11_1" [correlator.cpp:324]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "store i17 %r_V_11_1, i17* @sum1_reg_q_V_1, align 4" [correlator.cpp:324]
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%adder_in_reg_i_V_4_l = load i16* @adder_in_reg_i_V_4, align 8" [correlator.cpp:323]
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%lhs_V_10_2 = sext i16 %adder_in_reg_i_V_4_l to i17" [correlator.cpp:323]
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%adder_in_reg_i_V_5_l = load i16* @adder_in_reg_i_V_5, align 2" [correlator.cpp:323]
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%rhs_V_9_2 = sext i16 %adder_in_reg_i_V_5_l to i17" [correlator.cpp:323]
ST_1 : Operation 143 [1/1] (1.48ns)   --->   "%r_V_10_2 = add nsw i17 %rhs_V_9_2, %lhs_V_10_2" [correlator.cpp:323]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "store i17 %r_V_10_2, i17* @sum1_reg_i_V_2, align 8" [correlator.cpp:323]
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%adder_in_reg_q_V_4_l = load i16* @adder_in_reg_q_V_4, align 8" [correlator.cpp:324]
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%lhs_V_11_2 = sext i16 %adder_in_reg_q_V_4_l to i17" [correlator.cpp:324]
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%adder_in_reg_q_V_5_l = load i16* @adder_in_reg_q_V_5, align 2" [correlator.cpp:324]
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%rhs_V_10_2 = sext i16 %adder_in_reg_q_V_5_l to i17" [correlator.cpp:324]
ST_1 : Operation 149 [1/1] (1.48ns)   --->   "%r_V_11_2 = add nsw i17 %rhs_V_10_2, %lhs_V_11_2" [correlator.cpp:324]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "store i17 %r_V_11_2, i17* @sum1_reg_q_V_2, align 8" [correlator.cpp:324]
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%adder_in_reg_i_V_6_l = load i16* @adder_in_reg_i_V_6, align 4" [correlator.cpp:323]
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%lhs_V_10_3 = sext i16 %adder_in_reg_i_V_6_l to i17" [correlator.cpp:323]
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%adder_in_reg_i_V_7_l = load i16* @adder_in_reg_i_V_7, align 2" [correlator.cpp:323]
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%rhs_V_9_3 = sext i16 %adder_in_reg_i_V_7_l to i17" [correlator.cpp:323]
ST_1 : Operation 155 [1/1] (1.48ns)   --->   "%r_V_10_3 = add nsw i17 %rhs_V_9_3, %lhs_V_10_3" [correlator.cpp:323]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "store i17 %r_V_10_3, i17* @sum1_reg_i_V_3, align 4" [correlator.cpp:323]
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%adder_in_reg_q_V_6_l = load i16* @adder_in_reg_q_V_6, align 4" [correlator.cpp:324]
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%lhs_V_11_3 = sext i16 %adder_in_reg_q_V_6_l to i17" [correlator.cpp:324]
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%adder_in_reg_q_V_7_l = load i16* @adder_in_reg_q_V_7, align 2" [correlator.cpp:324]
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%rhs_V_10_3 = sext i16 %adder_in_reg_q_V_7_l to i17" [correlator.cpp:324]
ST_1 : Operation 161 [1/1] (1.48ns)   --->   "%r_V_11_3 = add nsw i17 %rhs_V_10_3, %lhs_V_11_3" [correlator.cpp:324]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "store i17 %r_V_11_3, i17* @sum1_reg_q_V_3, align 4" [correlator.cpp:324]
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%adder_in_reg_i_V_8_l = load i16* @adder_in_reg_i_V_8, align 16" [correlator.cpp:323]
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%lhs_V_10_4 = sext i16 %adder_in_reg_i_V_8_l to i17" [correlator.cpp:323]
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%adder_in_reg_i_V_9_l = load i16* @adder_in_reg_i_V_9, align 2" [correlator.cpp:323]
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%rhs_V_9_4 = sext i16 %adder_in_reg_i_V_9_l to i17" [correlator.cpp:323]
ST_1 : Operation 167 [1/1] (1.48ns)   --->   "%r_V_10_4 = add nsw i17 %rhs_V_9_4, %lhs_V_10_4" [correlator.cpp:323]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "store i17 %r_V_10_4, i17* @sum1_reg_i_V_4, align 16" [correlator.cpp:323]
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%adder_in_reg_q_V_8_l = load i16* @adder_in_reg_q_V_8, align 16" [correlator.cpp:324]
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%lhs_V_11_4 = sext i16 %adder_in_reg_q_V_8_l to i17" [correlator.cpp:324]
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%adder_in_reg_q_V_9_l = load i16* @adder_in_reg_q_V_9, align 2" [correlator.cpp:324]
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%rhs_V_10_4 = sext i16 %adder_in_reg_q_V_9_l to i17" [correlator.cpp:324]
ST_1 : Operation 173 [1/1] (1.48ns)   --->   "%r_V_11_4 = add nsw i17 %rhs_V_10_4, %lhs_V_11_4" [correlator.cpp:324]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "store i17 %r_V_11_4, i17* @sum1_reg_q_V_4, align 16" [correlator.cpp:324]
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%adder_in_reg_i_V_10_s = load i16* @adder_in_reg_i_V_10, align 4" [correlator.cpp:323]
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%lhs_V_10_5 = sext i16 %adder_in_reg_i_V_10_s to i17" [correlator.cpp:323]
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%adder_in_reg_i_V_11_s = load i16* @adder_in_reg_i_V_11, align 2" [correlator.cpp:323]
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%rhs_V_9_5 = sext i16 %adder_in_reg_i_V_11_s to i17" [correlator.cpp:323]
ST_1 : Operation 179 [1/1] (1.48ns)   --->   "%r_V_10_5 = add nsw i17 %rhs_V_9_5, %lhs_V_10_5" [correlator.cpp:323]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "store i17 %r_V_10_5, i17* @sum1_reg_i_V_5, align 4" [correlator.cpp:323]
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%adder_in_reg_q_V_10_s = load i16* @adder_in_reg_q_V_10, align 4" [correlator.cpp:324]
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%lhs_V_11_5 = sext i16 %adder_in_reg_q_V_10_s to i17" [correlator.cpp:324]
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%adder_in_reg_q_V_11_s = load i16* @adder_in_reg_q_V_11, align 2" [correlator.cpp:324]
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%rhs_V_10_5 = sext i16 %adder_in_reg_q_V_11_s to i17" [correlator.cpp:324]
ST_1 : Operation 185 [1/1] (1.48ns)   --->   "%r_V_11_5 = add nsw i17 %rhs_V_10_5, %lhs_V_11_5" [correlator.cpp:324]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "store i17 %r_V_11_5, i17* @sum1_reg_q_V_5, align 4" [correlator.cpp:324]
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%adder_in_reg_i_V_12_s = load i16* @adder_in_reg_i_V_12, align 8" [correlator.cpp:323]
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%lhs_V_10_6 = sext i16 %adder_in_reg_i_V_12_s to i17" [correlator.cpp:323]
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%adder_in_reg_i_V_13_s = load i16* @adder_in_reg_i_V_13, align 2" [correlator.cpp:323]
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%rhs_V_9_6 = sext i16 %adder_in_reg_i_V_13_s to i17" [correlator.cpp:323]
ST_1 : Operation 191 [1/1] (1.48ns)   --->   "%r_V_10_6 = add nsw i17 %rhs_V_9_6, %lhs_V_10_6" [correlator.cpp:323]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "store i17 %r_V_10_6, i17* @sum1_reg_i_V_6, align 8" [correlator.cpp:323]
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%adder_in_reg_q_V_12_s = load i16* @adder_in_reg_q_V_12, align 8" [correlator.cpp:324]
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%lhs_V_11_6 = sext i16 %adder_in_reg_q_V_12_s to i17" [correlator.cpp:324]
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%adder_in_reg_q_V_13_s = load i16* @adder_in_reg_q_V_13, align 2" [correlator.cpp:324]
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%rhs_V_10_6 = sext i16 %adder_in_reg_q_V_13_s to i17" [correlator.cpp:324]
ST_1 : Operation 197 [1/1] (1.48ns)   --->   "%r_V_11_6 = add nsw i17 %rhs_V_10_6, %lhs_V_11_6" [correlator.cpp:324]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "store i17 %r_V_11_6, i17* @sum1_reg_q_V_6, align 8" [correlator.cpp:324]
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%adder_in_reg_i_V_14_s = load i16* @adder_in_reg_i_V_14, align 4" [correlator.cpp:323]
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%lhs_V_10_7 = sext i16 %adder_in_reg_i_V_14_s to i17" [correlator.cpp:323]
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%adder_in_reg_i_V_15_s = load i16* @adder_in_reg_i_V_15, align 2" [correlator.cpp:323]
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%rhs_V_9_7 = sext i16 %adder_in_reg_i_V_15_s to i17" [correlator.cpp:323]
ST_1 : Operation 203 [1/1] (1.48ns)   --->   "%r_V_10_7 = add nsw i17 %rhs_V_9_7, %lhs_V_10_7" [correlator.cpp:323]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "store i17 %r_V_10_7, i17* @sum1_reg_i_V_7, align 4" [correlator.cpp:323]
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%adder_in_reg_q_V_14_s = load i16* @adder_in_reg_q_V_14, align 4" [correlator.cpp:324]
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%lhs_V_11_7 = sext i16 %adder_in_reg_q_V_14_s to i17" [correlator.cpp:324]
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%adder_in_reg_q_V_15_s = load i16* @adder_in_reg_q_V_15, align 2" [correlator.cpp:324]
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%rhs_V_10_7 = sext i16 %adder_in_reg_q_V_15_s to i17" [correlator.cpp:324]
ST_1 : Operation 209 [1/1] (1.48ns)   --->   "%r_V_11_7 = add nsw i17 %rhs_V_10_7, %lhs_V_11_7" [correlator.cpp:324]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "store i17 %r_V_11_7, i17* @sum1_reg_q_V_7, align 4" [correlator.cpp:324]
ST_1 : Operation 211 [1/1] (1.29ns)   --->   "%tmp_2 = icmp eq i10 %pnseq_len_reg_V_load, 0" [correlator.cpp:329]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%product_reg_i_V_0_lo = load i16* @product_reg_i_V_0, align 2" [correlator.cpp:330]
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %3, label %2" [correlator.cpp:329]
ST_1 : Operation 214 [1/1] (1.06ns)   --->   "store i16 %product_reg_i_V_0_lo, i16* @adder_in_reg_i_V_0, align 16" [correlator.cpp:330]
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%product_reg_q_V_0_lo = load i16* @product_reg_q_V_0, align 16" [correlator.cpp:331]
ST_1 : Operation 216 [1/1] (1.06ns)   --->   "br label %.preheader896.1" [correlator.cpp:332]
ST_1 : Operation 217 [1/1] (1.06ns)   --->   "store i16 0, i16* @adder_in_reg_i_V_0, align 16" [correlator.cpp:335]
ST_1 : Operation 218 [1/1] (1.06ns)   --->   "br label %.preheader896.1"
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%storemerge3 = phi i16 [ %product_reg_q_V_0_lo, %2 ], [ 0, %3 ]" [correlator.cpp:331]
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "store i16 %storemerge3, i16* @adder_in_reg_q_V_0, align 16" [correlator.cpp:336]
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_9 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %pnseq_len_reg_V_load, i32 1, i32 9)" [correlator.cpp:329]
ST_1 : Operation 222 [1/1] (1.25ns)   --->   "%icmp = icmp eq i9 %tmp_9, 0" [correlator.cpp:329]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%product_reg_i_V_1_lo = load i16* @product_reg_i_V_1, align 2" [correlator.cpp:330]
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %icmp, label %5, label %4" [correlator.cpp:329]
ST_1 : Operation 225 [1/1] (1.06ns)   --->   "store i16 %product_reg_i_V_1_lo, i16* @adder_in_reg_i_V_1, align 2" [correlator.cpp:330]
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%product_reg_q_V_1_lo = load i16* @product_reg_q_V_1, align 2" [correlator.cpp:331]
ST_1 : Operation 227 [1/1] (1.06ns)   --->   "br label %.preheader896.2" [correlator.cpp:332]
ST_1 : Operation 228 [1/1] (1.06ns)   --->   "store i16 0, i16* @adder_in_reg_i_V_1, align 2" [correlator.cpp:335]
ST_1 : Operation 229 [1/1] (1.06ns)   --->   "br label %.preheader896.2"
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%storemerge4 = phi i16 [ 0, %5 ], [ %product_reg_q_V_1_lo, %4 ]" [correlator.cpp:331]
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "store i16 %storemerge4, i16* @adder_in_reg_q_V_1, align 2" [correlator.cpp:331]
ST_1 : Operation 232 [1/1] (1.29ns)   --->   "%tmp_26_2 = icmp ugt i10 %pnseq_len_reg_V_load, 2" [correlator.cpp:329]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%product_reg_i_V_2_lo = load i16* @product_reg_i_V_2, align 2" [correlator.cpp:330]
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "br i1 %tmp_26_2, label %6, label %7" [correlator.cpp:329]
ST_1 : Operation 235 [1/1] (1.06ns)   --->   "store i16 0, i16* @adder_in_reg_i_V_2, align 4" [correlator.cpp:335]
ST_1 : Operation 236 [1/1] (1.06ns)   --->   "br label %.preheader896.3"
ST_1 : Operation 237 [1/1] (1.06ns)   --->   "store i16 %product_reg_i_V_2_lo, i16* @adder_in_reg_i_V_2, align 4" [correlator.cpp:330]
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%product_reg_q_V_2_lo = load i16* @product_reg_q_V_2, align 4" [correlator.cpp:331]
ST_1 : Operation 239 [1/1] (1.06ns)   --->   "br label %.preheader896.3" [correlator.cpp:332]
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%storemerge5 = phi i16 [ %product_reg_q_V_2_lo, %6 ], [ 0, %7 ]" [correlator.cpp:331]
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "store i16 %storemerge5, i16* @adder_in_reg_q_V_2, align 4" [correlator.cpp:336]
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %pnseq_len_reg_V_load, i32 2, i32 9)" [correlator.cpp:329]
ST_1 : Operation 243 [1/1] (1.22ns)   --->   "%icmp6 = icmp eq i8 %tmp_10, 0" [correlator.cpp:329]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%product_reg_i_V_3_lo = load i16* @product_reg_i_V_3, align 2" [correlator.cpp:330]
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "br i1 %icmp6, label %9, label %8" [correlator.cpp:329]
ST_1 : Operation 246 [1/1] (1.06ns)   --->   "store i16 %product_reg_i_V_3_lo, i16* @adder_in_reg_i_V_3, align 2" [correlator.cpp:330]
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%product_reg_q_V_3_lo = load i16* @product_reg_q_V_3, align 2" [correlator.cpp:331]
ST_1 : Operation 248 [1/1] (1.06ns)   --->   "br label %.preheader896.4" [correlator.cpp:332]
ST_1 : Operation 249 [1/1] (1.06ns)   --->   "store i16 0, i16* @adder_in_reg_i_V_3, align 2" [correlator.cpp:335]
ST_1 : Operation 250 [1/1] (1.06ns)   --->   "br label %.preheader896.4"
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%storemerge6 = phi i16 [ 0, %9 ], [ %product_reg_q_V_3_lo, %8 ]" [correlator.cpp:331]
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "store i16 %storemerge6, i16* @adder_in_reg_q_V_3, align 2" [correlator.cpp:331]
ST_1 : Operation 253 [1/1] (1.29ns)   --->   "%tmp_26_4 = icmp ugt i10 %pnseq_len_reg_V_load, 4" [correlator.cpp:329]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%product_reg_i_V_4_lo = load i16* @product_reg_i_V_4, align 2" [correlator.cpp:330]
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "br i1 %tmp_26_4, label %10, label %11" [correlator.cpp:329]
ST_1 : Operation 256 [1/1] (1.06ns)   --->   "store i16 0, i16* @adder_in_reg_i_V_4, align 8" [correlator.cpp:335]
ST_1 : Operation 257 [1/1] (1.06ns)   --->   "br label %.preheader896.5"
ST_1 : Operation 258 [1/1] (1.06ns)   --->   "store i16 %product_reg_i_V_4_lo, i16* @adder_in_reg_i_V_4, align 8" [correlator.cpp:330]
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%product_reg_q_V_4_lo = load i16* @product_reg_q_V_4, align 8" [correlator.cpp:331]
ST_1 : Operation 260 [1/1] (1.06ns)   --->   "br label %.preheader896.5" [correlator.cpp:332]
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%storemerge7 = phi i16 [ %product_reg_q_V_4_lo, %10 ], [ 0, %11 ]" [correlator.cpp:331]
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "store i16 %storemerge7, i16* @adder_in_reg_q_V_4, align 8" [correlator.cpp:336]
ST_1 : Operation 263 [1/1] (1.29ns)   --->   "%tmp_26_5 = icmp ugt i10 %pnseq_len_reg_V_load, 5" [correlator.cpp:329]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%product_reg_i_V_5_lo = load i16* @product_reg_i_V_5, align 2" [correlator.cpp:330]
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "br i1 %tmp_26_5, label %12, label %13" [correlator.cpp:329]
ST_1 : Operation 266 [1/1] (1.06ns)   --->   "store i16 0, i16* @adder_in_reg_i_V_5, align 2" [correlator.cpp:335]
ST_1 : Operation 267 [1/1] (1.06ns)   --->   "br label %.preheader896.6"
ST_1 : Operation 268 [1/1] (1.06ns)   --->   "store i16 %product_reg_i_V_5_lo, i16* @adder_in_reg_i_V_5, align 2" [correlator.cpp:330]
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%product_reg_q_V_5_lo = load i16* @product_reg_q_V_5, align 2" [correlator.cpp:331]
ST_1 : Operation 270 [1/1] (1.06ns)   --->   "br label %.preheader896.6" [correlator.cpp:332]
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%storemerge8 = phi i16 [ 0, %13 ], [ %product_reg_q_V_5_lo, %12 ]" [correlator.cpp:331]
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "store i16 %storemerge8, i16* @adder_in_reg_q_V_5, align 2" [correlator.cpp:331]
ST_1 : Operation 273 [1/1] (1.29ns)   --->   "%tmp_26_6 = icmp ugt i10 %pnseq_len_reg_V_load, 6" [correlator.cpp:329]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%product_reg_i_V_6_lo = load i16* @product_reg_i_V_6, align 2" [correlator.cpp:330]
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "br i1 %tmp_26_6, label %14, label %15" [correlator.cpp:329]
ST_1 : Operation 276 [1/1] (1.06ns)   --->   "store i16 0, i16* @adder_in_reg_i_V_6, align 4" [correlator.cpp:335]
ST_1 : Operation 277 [1/1] (1.06ns)   --->   "br label %.preheader896.7"
ST_1 : Operation 278 [1/1] (1.06ns)   --->   "store i16 %product_reg_i_V_6_lo, i16* @adder_in_reg_i_V_6, align 4" [correlator.cpp:330]
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%product_reg_q_V_6_lo = load i16* @product_reg_q_V_6, align 4" [correlator.cpp:331]
ST_1 : Operation 280 [1/1] (1.06ns)   --->   "br label %.preheader896.7" [correlator.cpp:332]
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%storemerge9 = phi i16 [ %product_reg_q_V_6_lo, %14 ], [ 0, %15 ]" [correlator.cpp:331]
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "store i16 %storemerge9, i16* @adder_in_reg_q_V_6, align 4" [correlator.cpp:336]
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %pnseq_len_reg_V_load, i32 3, i32 9)" [correlator.cpp:329]
ST_1 : Operation 284 [1/1] (1.18ns)   --->   "%icmp9 = icmp eq i7 %tmp_11, 0" [correlator.cpp:329]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%product_reg_i_V_7_lo = load i16* @product_reg_i_V_7, align 2" [correlator.cpp:330]
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "br i1 %icmp9, label %17, label %16" [correlator.cpp:329]
ST_1 : Operation 287 [1/1] (1.06ns)   --->   "store i16 %product_reg_i_V_7_lo, i16* @adder_in_reg_i_V_7, align 2" [correlator.cpp:330]
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%product_reg_q_V_7_lo = load i16* @product_reg_q_V_7, align 2" [correlator.cpp:331]
ST_1 : Operation 289 [1/1] (1.06ns)   --->   "br label %.preheader896.8" [correlator.cpp:332]
ST_1 : Operation 290 [1/1] (1.06ns)   --->   "store i16 0, i16* @adder_in_reg_i_V_7, align 2" [correlator.cpp:335]
ST_1 : Operation 291 [1/1] (1.06ns)   --->   "br label %.preheader896.8"
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%storemerge2 = phi i16 [ 0, %17 ], [ %product_reg_q_V_7_lo, %16 ]" [correlator.cpp:331]
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "store i16 %storemerge2, i16* @adder_in_reg_q_V_7, align 2" [correlator.cpp:331]
ST_1 : Operation 294 [1/1] (1.29ns)   --->   "%tmp_26_8 = icmp ugt i10 %pnseq_len_reg_V_load, 8" [correlator.cpp:329]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%product_reg_i_V_8_lo = load i16* @product_reg_i_V_8, align 2" [correlator.cpp:330]
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "br i1 %tmp_26_8, label %18, label %19" [correlator.cpp:329]
ST_1 : Operation 297 [1/1] (1.06ns)   --->   "store i16 0, i16* @adder_in_reg_i_V_8, align 16" [correlator.cpp:335]
ST_1 : Operation 298 [1/1] (1.06ns)   --->   "br label %.preheader896.9"
ST_1 : Operation 299 [1/1] (1.06ns)   --->   "store i16 %product_reg_i_V_8_lo, i16* @adder_in_reg_i_V_8, align 16" [correlator.cpp:330]
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%product_reg_q_V_8_lo = load i16* @product_reg_q_V_8, align 16" [correlator.cpp:331]
ST_1 : Operation 301 [1/1] (1.06ns)   --->   "br label %.preheader896.9" [correlator.cpp:332]
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%storemerge10 = phi i16 [ %product_reg_q_V_8_lo, %18 ], [ 0, %19 ]" [correlator.cpp:331]
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "store i16 %storemerge10, i16* @adder_in_reg_q_V_8, align 16" [correlator.cpp:336]
ST_1 : Operation 304 [1/1] (1.29ns)   --->   "%tmp_26_9 = icmp ugt i10 %pnseq_len_reg_V_load, 9" [correlator.cpp:329]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%product_reg_i_V_9_lo = load i16* @product_reg_i_V_9, align 2" [correlator.cpp:330]
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "br i1 %tmp_26_9, label %20, label %21" [correlator.cpp:329]
ST_1 : Operation 307 [1/1] (1.06ns)   --->   "store i16 0, i16* @adder_in_reg_i_V_9, align 2" [correlator.cpp:335]
ST_1 : Operation 308 [1/1] (1.06ns)   --->   "br label %.preheader896.10"
ST_1 : Operation 309 [1/1] (1.06ns)   --->   "store i16 %product_reg_i_V_9_lo, i16* @adder_in_reg_i_V_9, align 2" [correlator.cpp:330]
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%product_reg_q_V_9_lo = load i16* @product_reg_q_V_9, align 2" [correlator.cpp:331]
ST_1 : Operation 311 [1/1] (1.06ns)   --->   "br label %.preheader896.10" [correlator.cpp:332]
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%storemerge11 = phi i16 [ 0, %21 ], [ %product_reg_q_V_9_lo, %20 ]" [correlator.cpp:331]
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "store i16 %storemerge11, i16* @adder_in_reg_q_V_9, align 2" [correlator.cpp:331]
ST_1 : Operation 314 [1/1] (1.29ns)   --->   "%tmp_26_s = icmp ugt i10 %pnseq_len_reg_V_load, 10" [correlator.cpp:329]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%product_reg_i_V_10_l = load i16* @product_reg_i_V_10, align 2" [correlator.cpp:330]
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "br i1 %tmp_26_s, label %22, label %23" [correlator.cpp:329]
ST_1 : Operation 317 [1/1] (1.06ns)   --->   "store i16 0, i16* @adder_in_reg_i_V_10, align 4" [correlator.cpp:335]
ST_1 : Operation 318 [1/1] (1.06ns)   --->   "br label %.preheader896.11"
ST_1 : Operation 319 [1/1] (1.06ns)   --->   "store i16 %product_reg_i_V_10_l, i16* @adder_in_reg_i_V_10, align 4" [correlator.cpp:330]
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%product_reg_q_V_10_l = load i16* @product_reg_q_V_10, align 4" [correlator.cpp:331]
ST_1 : Operation 321 [1/1] (1.06ns)   --->   "br label %.preheader896.11" [correlator.cpp:332]
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%storemerge12 = phi i16 [ %product_reg_q_V_10_l, %22 ], [ 0, %23 ]" [correlator.cpp:331]
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "store i16 %storemerge12, i16* @adder_in_reg_q_V_10, align 4" [correlator.cpp:336]
ST_1 : Operation 324 [1/1] (1.29ns)   --->   "%tmp_26_1 = icmp ugt i10 %pnseq_len_reg_V_load, 11" [correlator.cpp:329]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%product_reg_i_V_11_l = load i16* @product_reg_i_V_11, align 2" [correlator.cpp:330]
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "br i1 %tmp_26_1, label %24, label %25" [correlator.cpp:329]
ST_1 : Operation 327 [1/1] (1.06ns)   --->   "store i16 0, i16* @adder_in_reg_i_V_11, align 2" [correlator.cpp:335]
ST_1 : Operation 328 [1/1] (1.06ns)   --->   "br label %.preheader896.12"
ST_1 : Operation 329 [1/1] (1.06ns)   --->   "store i16 %product_reg_i_V_11_l, i16* @adder_in_reg_i_V_11, align 2" [correlator.cpp:330]
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%product_reg_q_V_11_l = load i16* @product_reg_q_V_11, align 2" [correlator.cpp:331]
ST_1 : Operation 331 [1/1] (1.06ns)   --->   "br label %.preheader896.12" [correlator.cpp:332]
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%storemerge13 = phi i16 [ 0, %25 ], [ %product_reg_q_V_11_l, %24 ]" [correlator.cpp:331]
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "store i16 %storemerge13, i16* @adder_in_reg_q_V_11, align 2" [correlator.cpp:331]
ST_1 : Operation 334 [1/1] (1.29ns)   --->   "%tmp_26_3 = icmp ugt i10 %pnseq_len_reg_V_load, 12" [correlator.cpp:329]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%product_reg_i_V_12_l = load i16* @product_reg_i_V_12, align 2" [correlator.cpp:330]
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "br i1 %tmp_26_3, label %26, label %27" [correlator.cpp:329]
ST_1 : Operation 337 [1/1] (1.06ns)   --->   "store i16 0, i16* @adder_in_reg_i_V_12, align 8" [correlator.cpp:335]
ST_1 : Operation 338 [1/1] (1.06ns)   --->   "br label %.preheader896.13"
ST_1 : Operation 339 [1/1] (1.06ns)   --->   "store i16 %product_reg_i_V_12_l, i16* @adder_in_reg_i_V_12, align 8" [correlator.cpp:330]
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%product_reg_q_V_12_l = load i16* @product_reg_q_V_12, align 8" [correlator.cpp:331]
ST_1 : Operation 341 [1/1] (1.06ns)   --->   "br label %.preheader896.13" [correlator.cpp:332]
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%storemerge14 = phi i16 [ %product_reg_q_V_12_l, %26 ], [ 0, %27 ]" [correlator.cpp:331]
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "store i16 %storemerge14, i16* @adder_in_reg_q_V_12, align 8" [correlator.cpp:336]
ST_1 : Operation 344 [1/1] (1.29ns)   --->   "%tmp_26_7 = icmp ugt i10 %pnseq_len_reg_V_load, 13" [correlator.cpp:329]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%product_reg_i_V_13_l = load i16* @product_reg_i_V_13, align 2" [correlator.cpp:330]
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "br i1 %tmp_26_7, label %28, label %29" [correlator.cpp:329]
ST_1 : Operation 347 [1/1] (1.06ns)   --->   "store i16 0, i16* @adder_in_reg_i_V_13, align 2" [correlator.cpp:335]
ST_1 : Operation 348 [1/1] (1.06ns)   --->   "br label %.preheader896.14"
ST_1 : Operation 349 [1/1] (1.06ns)   --->   "store i16 %product_reg_i_V_13_l, i16* @adder_in_reg_i_V_13, align 2" [correlator.cpp:330]
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%product_reg_q_V_13_l = load i16* @product_reg_q_V_13, align 2" [correlator.cpp:331]
ST_1 : Operation 351 [1/1] (1.06ns)   --->   "br label %.preheader896.14" [correlator.cpp:332]
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%storemerge15 = phi i16 [ 0, %29 ], [ %product_reg_q_V_13_l, %28 ]" [correlator.cpp:331]
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "store i16 %storemerge15, i16* @adder_in_reg_q_V_13, align 2" [correlator.cpp:331]
ST_1 : Operation 354 [1/1] (1.29ns)   --->   "%tmp_26_10 = icmp ugt i10 %pnseq_len_reg_V_load, 14" [correlator.cpp:329]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%product_reg_i_V_14_l = load i16* @product_reg_i_V_14, align 2" [correlator.cpp:330]
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "br i1 %tmp_26_10, label %30, label %31" [correlator.cpp:329]
ST_1 : Operation 357 [1/1] (1.06ns)   --->   "store i16 0, i16* @adder_in_reg_i_V_14, align 4" [correlator.cpp:335]
ST_1 : Operation 358 [1/1] (1.06ns)   --->   "br label %.preheader896.15"
ST_1 : Operation 359 [1/1] (1.06ns)   --->   "store i16 %product_reg_i_V_14_l, i16* @adder_in_reg_i_V_14, align 4" [correlator.cpp:330]
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%product_reg_q_V_14_l = load i16* @product_reg_q_V_14, align 4" [correlator.cpp:331]
ST_1 : Operation 361 [1/1] (1.06ns)   --->   "br label %.preheader896.15" [correlator.cpp:332]
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%storemerge16 = phi i16 [ %product_reg_q_V_14_l, %30 ], [ 0, %31 ]" [correlator.cpp:331]
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "store i16 %storemerge16, i16* @adder_in_reg_q_V_14, align 4" [correlator.cpp:336]
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_12 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %pnseq_len_reg_V_load, i32 4, i32 9)" [correlator.cpp:329]
ST_1 : Operation 365 [1/1] (1.15ns)   --->   "%icmp1 = icmp eq i6 %tmp_12, 0" [correlator.cpp:329]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%product_reg_i_V_15_l = load i16* @product_reg_i_V_15, align 2" [correlator.cpp:330]
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "br i1 %icmp1, label %33, label %32" [correlator.cpp:329]
ST_1 : Operation 368 [1/1] (1.06ns)   --->   "store i16 %product_reg_i_V_15_l, i16* @adder_in_reg_i_V_15, align 2" [correlator.cpp:330]
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%product_reg_q_V_15_l = load i16* @product_reg_q_V_15, align 2" [correlator.cpp:331]
ST_1 : Operation 370 [1/1] (1.06ns)   --->   "br label %.preheader896.16" [correlator.cpp:332]
ST_1 : Operation 371 [1/1] (1.06ns)   --->   "store i16 0, i16* @adder_in_reg_i_V_15, align 2" [correlator.cpp:335]
ST_1 : Operation 372 [1/1] (1.06ns)   --->   "br label %.preheader896.16"
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%storemerge17 = phi i16 [ 0, %33 ], [ %product_reg_q_V_15_l, %32 ]" [correlator.cpp:331]
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "store i16 %storemerge17, i16* @adder_in_reg_q_V_15, align 2" [correlator.cpp:331]
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%pn_seq_V_0_load = load i1* @pn_seq_V_0, align 16" [correlator.cpp:344]
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%data_reg_i_V_0_load = load i16* @data_reg_i_V_0, align 2" [correlator.cpp:345]
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%data_reg_q_V_0_load = load i16* @data_reg_q_V_0, align 2" [correlator.cpp:346]
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "br i1 %pn_seq_V_0_load, label %34, label %35" [correlator.cpp:344]
ST_1 : Operation 379 [1/1] (1.48ns)   --->   "%tmp_5 = sub i16 0, %data_reg_i_V_0_load" [correlator.cpp:349]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (1.06ns)   --->   "store i16 %tmp_5, i16* @product_reg_i_V_0, align 16" [correlator.cpp:349]
ST_1 : Operation 381 [1/1] (1.06ns)   --->   "br label %.preheader895.1"
ST_1 : Operation 382 [1/1] (1.06ns)   --->   "store i16 %data_reg_i_V_0_load, i16* @product_reg_i_V_0, align 16" [correlator.cpp:345]
ST_1 : Operation 383 [1/1] (1.48ns)   --->   "%tmp_4 = sub i16 0, %data_reg_q_V_0_load" [correlator.cpp:346]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (1.06ns)   --->   "br label %.preheader895.1" [correlator.cpp:347]
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%storemerge18 = phi i16 [ %tmp_4, %34 ], [ %data_reg_q_V_0_load, %35 ]" [correlator.cpp:346]
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "store i16 %storemerge18, i16* @product_reg_q_V_0, align 16" [correlator.cpp:350]
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%pn_seq_V_1_load = load i1* @pn_seq_V_1, align 1" [correlator.cpp:344]
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%data_reg_i_V_1_load = load i16* @data_reg_i_V_1, align 2" [correlator.cpp:345]
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%data_reg_q_V_1_load = load i16* @data_reg_q_V_1, align 2" [correlator.cpp:346]
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "br i1 %pn_seq_V_1_load, label %36, label %37" [correlator.cpp:344]
ST_1 : Operation 391 [1/1] (1.48ns)   --->   "%tmp_36_1 = sub i16 0, %data_reg_i_V_1_load" [correlator.cpp:349]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (1.06ns)   --->   "store i16 %tmp_36_1, i16* @product_reg_i_V_1, align 2" [correlator.cpp:349]
ST_1 : Operation 393 [1/1] (1.06ns)   --->   "br label %.preheader895.2"
ST_1 : Operation 394 [1/1] (1.06ns)   --->   "store i16 %data_reg_i_V_1_load, i16* @product_reg_i_V_1, align 2" [correlator.cpp:345]
ST_1 : Operation 395 [1/1] (1.48ns)   --->   "%tmp_35_1 = sub i16 0, %data_reg_q_V_1_load" [correlator.cpp:346]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (1.06ns)   --->   "br label %.preheader895.2" [correlator.cpp:347]
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%storemerge19 = phi i16 [ %data_reg_q_V_1_load, %37 ], [ %tmp_35_1, %36 ]" [correlator.cpp:346]
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "store i16 %storemerge19, i16* @product_reg_q_V_1, align 2" [correlator.cpp:346]
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%pn_seq_V_2_load = load i1* @pn_seq_V_2, align 2" [correlator.cpp:344]
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%data_reg_i_V_2_load = load i16* @data_reg_i_V_2, align 2" [correlator.cpp:345]
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%data_reg_q_V_2_load = load i16* @data_reg_q_V_2, align 2" [correlator.cpp:346]
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "br i1 %pn_seq_V_2_load, label %38, label %39" [correlator.cpp:344]
ST_1 : Operation 403 [1/1] (1.48ns)   --->   "%tmp_36_2 = sub i16 0, %data_reg_i_V_2_load" [correlator.cpp:349]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (1.06ns)   --->   "store i16 %tmp_36_2, i16* @product_reg_i_V_2, align 4" [correlator.cpp:349]
ST_1 : Operation 405 [1/1] (1.06ns)   --->   "br label %.preheader895.3"
ST_1 : Operation 406 [1/1] (1.06ns)   --->   "store i16 %data_reg_i_V_2_load, i16* @product_reg_i_V_2, align 4" [correlator.cpp:345]
ST_1 : Operation 407 [1/1] (1.48ns)   --->   "%tmp_35_2 = sub i16 0, %data_reg_q_V_2_load" [correlator.cpp:346]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (1.06ns)   --->   "br label %.preheader895.3" [correlator.cpp:347]
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%storemerge20 = phi i16 [ %tmp_35_2, %38 ], [ %data_reg_q_V_2_load, %39 ]" [correlator.cpp:346]
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "store i16 %storemerge20, i16* @product_reg_q_V_2, align 4" [correlator.cpp:350]
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%pn_seq_V_3_load = load i1* @pn_seq_V_3, align 1" [correlator.cpp:344]
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%data_reg_i_V_3_load = load i16* @data_reg_i_V_3, align 2" [correlator.cpp:345]
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%data_reg_q_V_3_load = load i16* @data_reg_q_V_3, align 2" [correlator.cpp:346]
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "br i1 %pn_seq_V_3_load, label %40, label %41" [correlator.cpp:344]
ST_1 : Operation 415 [1/1] (1.48ns)   --->   "%tmp_36_3 = sub i16 0, %data_reg_i_V_3_load" [correlator.cpp:349]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (1.06ns)   --->   "store i16 %tmp_36_3, i16* @product_reg_i_V_3, align 2" [correlator.cpp:349]
ST_1 : Operation 417 [1/1] (1.06ns)   --->   "br label %.preheader895.4"
ST_1 : Operation 418 [1/1] (1.06ns)   --->   "store i16 %data_reg_i_V_3_load, i16* @product_reg_i_V_3, align 2" [correlator.cpp:345]
ST_1 : Operation 419 [1/1] (1.48ns)   --->   "%tmp_35_3 = sub i16 0, %data_reg_q_V_3_load" [correlator.cpp:346]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (1.06ns)   --->   "br label %.preheader895.4" [correlator.cpp:347]
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%storemerge21 = phi i16 [ %data_reg_q_V_3_load, %41 ], [ %tmp_35_3, %40 ]" [correlator.cpp:346]
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "store i16 %storemerge21, i16* @product_reg_q_V_3, align 2" [correlator.cpp:346]
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%pn_seq_V_4_load = load i1* @pn_seq_V_4, align 4" [correlator.cpp:344]
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%data_reg_i_V_4_load = load i16* @data_reg_i_V_4, align 2" [correlator.cpp:345]
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%data_reg_q_V_4_load = load i16* @data_reg_q_V_4, align 2" [correlator.cpp:346]
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "br i1 %pn_seq_V_4_load, label %42, label %43" [correlator.cpp:344]
ST_1 : Operation 427 [1/1] (1.48ns)   --->   "%tmp_36_4 = sub i16 0, %data_reg_i_V_4_load" [correlator.cpp:349]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (1.06ns)   --->   "store i16 %tmp_36_4, i16* @product_reg_i_V_4, align 8" [correlator.cpp:349]
ST_1 : Operation 429 [1/1] (1.06ns)   --->   "br label %.preheader895.5"
ST_1 : Operation 430 [1/1] (1.06ns)   --->   "store i16 %data_reg_i_V_4_load, i16* @product_reg_i_V_4, align 8" [correlator.cpp:345]
ST_1 : Operation 431 [1/1] (1.48ns)   --->   "%tmp_35_4 = sub i16 0, %data_reg_q_V_4_load" [correlator.cpp:346]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (1.06ns)   --->   "br label %.preheader895.5" [correlator.cpp:347]
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%storemerge22 = phi i16 [ %tmp_35_4, %42 ], [ %data_reg_q_V_4_load, %43 ]" [correlator.cpp:346]
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "store i16 %storemerge22, i16* @product_reg_q_V_4, align 8" [correlator.cpp:350]
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%pn_seq_V_5_load = load i1* @pn_seq_V_5, align 1" [correlator.cpp:344]
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%data_reg_i_V_5_load = load i16* @data_reg_i_V_5, align 2" [correlator.cpp:345]
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%data_reg_q_V_5_load = load i16* @data_reg_q_V_5, align 2" [correlator.cpp:346]
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "br i1 %pn_seq_V_5_load, label %44, label %45" [correlator.cpp:344]
ST_1 : Operation 439 [1/1] (1.48ns)   --->   "%tmp_36_5 = sub i16 0, %data_reg_i_V_5_load" [correlator.cpp:349]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (1.06ns)   --->   "store i16 %tmp_36_5, i16* @product_reg_i_V_5, align 2" [correlator.cpp:349]
ST_1 : Operation 441 [1/1] (1.06ns)   --->   "br label %.preheader895.6"
ST_1 : Operation 442 [1/1] (1.06ns)   --->   "store i16 %data_reg_i_V_5_load, i16* @product_reg_i_V_5, align 2" [correlator.cpp:345]
ST_1 : Operation 443 [1/1] (1.48ns)   --->   "%tmp_35_5 = sub i16 0, %data_reg_q_V_5_load" [correlator.cpp:346]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (1.06ns)   --->   "br label %.preheader895.6" [correlator.cpp:347]
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%storemerge23 = phi i16 [ %data_reg_q_V_5_load, %45 ], [ %tmp_35_5, %44 ]" [correlator.cpp:346]
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "store i16 %storemerge23, i16* @product_reg_q_V_5, align 2" [correlator.cpp:346]
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%pn_seq_V_6_load = load i1* @pn_seq_V_6, align 2" [correlator.cpp:344]
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%data_reg_i_V_6_load = load i16* @data_reg_i_V_6, align 2" [correlator.cpp:345]
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%data_reg_q_V_6_load = load i16* @data_reg_q_V_6, align 2" [correlator.cpp:346]
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "br i1 %pn_seq_V_6_load, label %46, label %47" [correlator.cpp:344]
ST_1 : Operation 451 [1/1] (1.48ns)   --->   "%tmp_36_6 = sub i16 0, %data_reg_i_V_6_load" [correlator.cpp:349]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (1.06ns)   --->   "store i16 %tmp_36_6, i16* @product_reg_i_V_6, align 4" [correlator.cpp:349]
ST_1 : Operation 453 [1/1] (1.06ns)   --->   "br label %.preheader895.7"
ST_1 : Operation 454 [1/1] (1.06ns)   --->   "store i16 %data_reg_i_V_6_load, i16* @product_reg_i_V_6, align 4" [correlator.cpp:345]
ST_1 : Operation 455 [1/1] (1.48ns)   --->   "%tmp_35_6 = sub i16 0, %data_reg_q_V_6_load" [correlator.cpp:346]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (1.06ns)   --->   "br label %.preheader895.7" [correlator.cpp:347]
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%storemerge24 = phi i16 [ %tmp_35_6, %46 ], [ %data_reg_q_V_6_load, %47 ]" [correlator.cpp:346]
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "store i16 %storemerge24, i16* @product_reg_q_V_6, align 4" [correlator.cpp:350]
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%pn_seq_V_7_load = load i1* @pn_seq_V_7, align 1" [correlator.cpp:344]
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%data_reg_i_V_7_load = load i16* @data_reg_i_V_7, align 2" [correlator.cpp:345]
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%data_reg_q_V_7_load = load i16* @data_reg_q_V_7, align 2" [correlator.cpp:346]
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "br i1 %pn_seq_V_7_load, label %48, label %49" [correlator.cpp:344]
ST_1 : Operation 463 [1/1] (1.48ns)   --->   "%tmp_36_7 = sub i16 0, %data_reg_i_V_7_load" [correlator.cpp:349]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (1.06ns)   --->   "store i16 %tmp_36_7, i16* @product_reg_i_V_7, align 2" [correlator.cpp:349]
ST_1 : Operation 465 [1/1] (1.06ns)   --->   "br label %.preheader895.8"
ST_1 : Operation 466 [1/1] (1.06ns)   --->   "store i16 %data_reg_i_V_7_load, i16* @product_reg_i_V_7, align 2" [correlator.cpp:345]
ST_1 : Operation 467 [1/1] (1.48ns)   --->   "%tmp_35_7 = sub i16 0, %data_reg_q_V_7_load" [correlator.cpp:346]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (1.06ns)   --->   "br label %.preheader895.8" [correlator.cpp:347]
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%storemerge25 = phi i16 [ %data_reg_q_V_7_load, %49 ], [ %tmp_35_7, %48 ]" [correlator.cpp:346]
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "store i16 %storemerge25, i16* @product_reg_q_V_7, align 2" [correlator.cpp:346]
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%pn_seq_V_8_load = load i1* @pn_seq_V_8, align 8" [correlator.cpp:344]
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%data_reg_i_V_8_load = load i16* @data_reg_i_V_8, align 2" [correlator.cpp:345]
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%data_reg_q_V_8_load = load i16* @data_reg_q_V_8, align 2" [correlator.cpp:346]
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "br i1 %pn_seq_V_8_load, label %50, label %51" [correlator.cpp:344]
ST_1 : Operation 475 [1/1] (1.48ns)   --->   "%tmp_36_8 = sub i16 0, %data_reg_i_V_8_load" [correlator.cpp:349]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (1.06ns)   --->   "store i16 %tmp_36_8, i16* @product_reg_i_V_8, align 16" [correlator.cpp:349]
ST_1 : Operation 477 [1/1] (1.06ns)   --->   "br label %.preheader895.9"
ST_1 : Operation 478 [1/1] (1.06ns)   --->   "store i16 %data_reg_i_V_8_load, i16* @product_reg_i_V_8, align 16" [correlator.cpp:345]
ST_1 : Operation 479 [1/1] (1.48ns)   --->   "%tmp_35_8 = sub i16 0, %data_reg_q_V_8_load" [correlator.cpp:346]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (1.06ns)   --->   "br label %.preheader895.9" [correlator.cpp:347]
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%storemerge26 = phi i16 [ %tmp_35_8, %50 ], [ %data_reg_q_V_8_load, %51 ]" [correlator.cpp:346]
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "store i16 %storemerge26, i16* @product_reg_q_V_8, align 16" [correlator.cpp:350]
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%pn_seq_V_9_load = load i1* @pn_seq_V_9, align 1" [correlator.cpp:344]
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%data_reg_i_V_9_load = load i16* @data_reg_i_V_9, align 2" [correlator.cpp:345]
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%data_reg_q_V_9_load = load i16* @data_reg_q_V_9, align 2" [correlator.cpp:346]
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "br i1 %pn_seq_V_9_load, label %52, label %53" [correlator.cpp:344]
ST_1 : Operation 487 [1/1] (1.48ns)   --->   "%tmp_36_9 = sub i16 0, %data_reg_i_V_9_load" [correlator.cpp:349]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 488 [1/1] (1.06ns)   --->   "store i16 %tmp_36_9, i16* @product_reg_i_V_9, align 2" [correlator.cpp:349]
ST_1 : Operation 489 [1/1] (1.06ns)   --->   "br label %.preheader895.10"
ST_1 : Operation 490 [1/1] (1.06ns)   --->   "store i16 %data_reg_i_V_9_load, i16* @product_reg_i_V_9, align 2" [correlator.cpp:345]
ST_1 : Operation 491 [1/1] (1.48ns)   --->   "%tmp_35_9 = sub i16 0, %data_reg_q_V_9_load" [correlator.cpp:346]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 492 [1/1] (1.06ns)   --->   "br label %.preheader895.10" [correlator.cpp:347]
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%storemerge27 = phi i16 [ %data_reg_q_V_9_load, %53 ], [ %tmp_35_9, %52 ]" [correlator.cpp:346]
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "store i16 %storemerge27, i16* @product_reg_q_V_9, align 2" [correlator.cpp:346]
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%pn_seq_V_10_load = load i1* @pn_seq_V_10, align 2" [correlator.cpp:344]
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%data_reg_i_V_10_load = load i16* @data_reg_i_V_10, align 2" [correlator.cpp:345]
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%data_reg_q_V_10_load = load i16* @data_reg_q_V_10, align 2" [correlator.cpp:346]
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "br i1 %pn_seq_V_10_load, label %54, label %55" [correlator.cpp:344]
ST_1 : Operation 499 [1/1] (1.48ns)   --->   "%tmp_36_s = sub i16 0, %data_reg_i_V_10_load" [correlator.cpp:349]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (1.06ns)   --->   "store i16 %tmp_36_s, i16* @product_reg_i_V_10, align 4" [correlator.cpp:349]
ST_1 : Operation 501 [1/1] (1.06ns)   --->   "br label %.preheader895.11"
ST_1 : Operation 502 [1/1] (1.06ns)   --->   "store i16 %data_reg_i_V_10_load, i16* @product_reg_i_V_10, align 4" [correlator.cpp:345]
ST_1 : Operation 503 [1/1] (1.48ns)   --->   "%tmp_35_s = sub i16 0, %data_reg_q_V_10_load" [correlator.cpp:346]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (1.06ns)   --->   "br label %.preheader895.11" [correlator.cpp:347]
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%storemerge28 = phi i16 [ %tmp_35_s, %54 ], [ %data_reg_q_V_10_load, %55 ]" [correlator.cpp:346]
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "store i16 %storemerge28, i16* @product_reg_q_V_10, align 4" [correlator.cpp:350]
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%pn_seq_V_11_load = load i1* @pn_seq_V_11, align 1" [correlator.cpp:344]
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%data_reg_i_V_11_load = load i16* @data_reg_i_V_11, align 2" [correlator.cpp:345]
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%data_reg_q_V_11_load = load i16* @data_reg_q_V_11, align 2" [correlator.cpp:346]
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "br i1 %pn_seq_V_11_load, label %56, label %57" [correlator.cpp:344]
ST_1 : Operation 511 [1/1] (1.48ns)   --->   "%tmp_36_10 = sub i16 0, %data_reg_i_V_11_load" [correlator.cpp:349]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (1.06ns)   --->   "store i16 %tmp_36_10, i16* @product_reg_i_V_11, align 2" [correlator.cpp:349]
ST_1 : Operation 513 [1/1] (1.06ns)   --->   "br label %.preheader895.12"
ST_1 : Operation 514 [1/1] (1.06ns)   --->   "store i16 %data_reg_i_V_11_load, i16* @product_reg_i_V_11, align 2" [correlator.cpp:345]
ST_1 : Operation 515 [1/1] (1.48ns)   --->   "%tmp_35_10 = sub i16 0, %data_reg_q_V_11_load" [correlator.cpp:346]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (1.06ns)   --->   "br label %.preheader895.12" [correlator.cpp:347]
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%storemerge29 = phi i16 [ %data_reg_q_V_11_load, %57 ], [ %tmp_35_10, %56 ]" [correlator.cpp:346]
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "store i16 %storemerge29, i16* @product_reg_q_V_11, align 2" [correlator.cpp:346]
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%pn_seq_V_12_load = load i1* @pn_seq_V_12, align 4" [correlator.cpp:344]
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%data_reg_i_V_12_load = load i16* @data_reg_i_V_12, align 2" [correlator.cpp:345]
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%data_reg_q_V_12_load = load i16* @data_reg_q_V_12, align 2" [correlator.cpp:346]
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "br i1 %pn_seq_V_12_load, label %58, label %59" [correlator.cpp:344]
ST_1 : Operation 523 [1/1] (1.48ns)   --->   "%tmp_36_11 = sub i16 0, %data_reg_i_V_12_load" [correlator.cpp:349]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (1.06ns)   --->   "store i16 %tmp_36_11, i16* @product_reg_i_V_12, align 8" [correlator.cpp:349]
ST_1 : Operation 525 [1/1] (1.06ns)   --->   "br label %.preheader895.13"
ST_1 : Operation 526 [1/1] (1.06ns)   --->   "store i16 %data_reg_i_V_12_load, i16* @product_reg_i_V_12, align 8" [correlator.cpp:345]
ST_1 : Operation 527 [1/1] (1.48ns)   --->   "%tmp_35_11 = sub i16 0, %data_reg_q_V_12_load" [correlator.cpp:346]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 528 [1/1] (1.06ns)   --->   "br label %.preheader895.13" [correlator.cpp:347]
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%storemerge30 = phi i16 [ %tmp_35_11, %58 ], [ %data_reg_q_V_12_load, %59 ]" [correlator.cpp:346]
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "store i16 %storemerge30, i16* @product_reg_q_V_12, align 8" [correlator.cpp:350]
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%pn_seq_V_13_load = load i1* @pn_seq_V_13, align 1" [correlator.cpp:344]
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%data_reg_i_V_13_load = load i16* @data_reg_i_V_13, align 2" [correlator.cpp:345]
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%data_reg_q_V_13_load = load i16* @data_reg_q_V_13, align 2" [correlator.cpp:346]
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "br i1 %pn_seq_V_13_load, label %60, label %61" [correlator.cpp:344]
ST_1 : Operation 535 [1/1] (1.48ns)   --->   "%tmp_36_12 = sub i16 0, %data_reg_i_V_13_load" [correlator.cpp:349]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (1.06ns)   --->   "store i16 %tmp_36_12, i16* @product_reg_i_V_13, align 2" [correlator.cpp:349]
ST_1 : Operation 537 [1/1] (1.06ns)   --->   "br label %.preheader895.14"
ST_1 : Operation 538 [1/1] (1.06ns)   --->   "store i16 %data_reg_i_V_13_load, i16* @product_reg_i_V_13, align 2" [correlator.cpp:345]
ST_1 : Operation 539 [1/1] (1.48ns)   --->   "%tmp_35_12 = sub i16 0, %data_reg_q_V_13_load" [correlator.cpp:346]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (1.06ns)   --->   "br label %.preheader895.14" [correlator.cpp:347]
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%storemerge31 = phi i16 [ %data_reg_q_V_13_load, %61 ], [ %tmp_35_12, %60 ]" [correlator.cpp:346]
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "store i16 %storemerge31, i16* @product_reg_q_V_13, align 2" [correlator.cpp:346]
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%pn_seq_V_14_load = load i1* @pn_seq_V_14, align 2" [correlator.cpp:344]
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%data_reg_i_V_14_load = load i16* @data_reg_i_V_14, align 2" [correlator.cpp:345]
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%data_reg_q_V_14_load = load i16* @data_reg_q_V_14, align 2" [correlator.cpp:346]
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "br i1 %pn_seq_V_14_load, label %62, label %63" [correlator.cpp:344]
ST_1 : Operation 547 [1/1] (1.48ns)   --->   "%tmp_36_13 = sub i16 0, %data_reg_i_V_14_load" [correlator.cpp:349]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 548 [1/1] (1.06ns)   --->   "store i16 %tmp_36_13, i16* @product_reg_i_V_14, align 4" [correlator.cpp:349]
ST_1 : Operation 549 [1/1] (1.06ns)   --->   "br label %.preheader895.15"
ST_1 : Operation 550 [1/1] (1.06ns)   --->   "store i16 %data_reg_i_V_14_load, i16* @product_reg_i_V_14, align 4" [correlator.cpp:345]
ST_1 : Operation 551 [1/1] (1.48ns)   --->   "%tmp_35_13 = sub i16 0, %data_reg_q_V_14_load" [correlator.cpp:346]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 552 [1/1] (1.06ns)   --->   "br label %.preheader895.15" [correlator.cpp:347]
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%storemerge32 = phi i16 [ %tmp_35_13, %62 ], [ %data_reg_q_V_14_load, %63 ]" [correlator.cpp:346]
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "store i16 %storemerge32, i16* @product_reg_q_V_14, align 4" [correlator.cpp:350]
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%pn_seq_V_15_load = load i1* @pn_seq_V_15, align 1" [correlator.cpp:344]
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%data_reg_i_V_15_load = load i16* @data_reg_i_V_15, align 2" [correlator.cpp:345]
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%data_reg_q_V_15_load = load i16* @data_reg_q_V_15, align 2" [correlator.cpp:346]
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "br i1 %pn_seq_V_15_load, label %64, label %65" [correlator.cpp:344]
ST_1 : Operation 559 [1/1] (1.48ns)   --->   "%tmp_36_14 = sub i16 0, %data_reg_i_V_15_load" [correlator.cpp:349]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (1.06ns)   --->   "store i16 %tmp_36_14, i16* @product_reg_i_V_15, align 2" [correlator.cpp:349]
ST_1 : Operation 561 [1/1] (1.06ns)   --->   "br label %.preheader895.16"
ST_1 : Operation 562 [1/1] (1.06ns)   --->   "store i16 %data_reg_i_V_15_load, i16* @product_reg_i_V_15, align 2" [correlator.cpp:345]
ST_1 : Operation 563 [1/1] (1.48ns)   --->   "%tmp_35_14 = sub i16 0, %data_reg_q_V_15_load" [correlator.cpp:346]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 564 [1/1] (1.06ns)   --->   "br label %.preheader895.16" [correlator.cpp:347]
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%storemerge33 = phi i16 [ %data_reg_q_V_15_load, %65 ], [ %tmp_35_14, %64 ]" [correlator.cpp:346]
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "store i16 %storemerge33, i16* @product_reg_q_V_15, align 2" [correlator.cpp:346]
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i24 %p_Val2_s to i23" [correlator.cpp:354]
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%p_Result_2 = call i24 @llvm.part.set.i24.i23(i24 %p_Val2_s, i23 %tmp_13, i32 1, i32 23)" [correlator.cpp:354]
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%currentState_load = load i2* @currentState, align 1" [correlator.cpp:357]
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%load_cnt_V_load = load i10* @load_cnt_V, align 2" [correlator.cpp:368]
ST_1 : Operation 571 [1/1] (1.12ns)   --->   "switch i2 %currentState_load, label %mergeST [
    i2 0, label %66
    i2 1, label %68
    i2 -2, label %69
    i2 -1, label %70
  ]" [correlator.cpp:357]
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32 1)" [correlator.cpp:377]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.0, label %71" [correlator.cpp:377]
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%p_Result_1 = shl i24 %p_Val2_s, 1" [correlator.cpp:390]
ST_1 : Operation 575 [1/1] (1.12ns)   --->   "br label %mergeST"
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "store i16 %data_reg_i_V_14_load, i16* @data_reg_i_V_15, align 2" [correlator.cpp:381]
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "store i16 %data_reg_q_V_14_load, i16* @data_reg_q_V_15, align 2" [correlator.cpp:382]
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "store i16 %data_reg_i_V_13_load, i16* @data_reg_i_V_14, align 4" [correlator.cpp:381]
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "store i16 %data_reg_q_V_13_load, i16* @data_reg_q_V_14, align 4" [correlator.cpp:382]
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "store i16 %data_reg_i_V_12_load, i16* @data_reg_i_V_13, align 2" [correlator.cpp:381]
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "store i16 %data_reg_q_V_12_load, i16* @data_reg_q_V_13, align 2" [correlator.cpp:382]
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "store i16 %data_reg_i_V_11_load, i16* @data_reg_i_V_12, align 8" [correlator.cpp:381]
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "store i16 %data_reg_q_V_11_load, i16* @data_reg_q_V_12, align 8" [correlator.cpp:382]
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "store i16 %data_reg_i_V_10_load, i16* @data_reg_i_V_11, align 2" [correlator.cpp:381]
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "store i16 %data_reg_q_V_10_load, i16* @data_reg_q_V_11, align 2" [correlator.cpp:382]
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "store i16 %data_reg_i_V_9_load, i16* @data_reg_i_V_10, align 4" [correlator.cpp:381]
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "store i16 %data_reg_q_V_9_load, i16* @data_reg_q_V_10, align 4" [correlator.cpp:382]
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "store i16 %data_reg_i_V_8_load, i16* @data_reg_i_V_9, align 2" [correlator.cpp:381]
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "store i16 %data_reg_q_V_8_load, i16* @data_reg_q_V_9, align 2" [correlator.cpp:382]
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "store i16 %data_reg_i_V_7_load, i16* @data_reg_i_V_8, align 16" [correlator.cpp:381]
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "store i16 %data_reg_q_V_7_load, i16* @data_reg_q_V_8, align 16" [correlator.cpp:382]
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "store i16 %data_reg_i_V_6_load, i16* @data_reg_i_V_7, align 2" [correlator.cpp:381]
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "store i16 %data_reg_q_V_6_load, i16* @data_reg_q_V_7, align 2" [correlator.cpp:382]
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "store i16 %data_reg_i_V_5_load, i16* @data_reg_i_V_6, align 4" [correlator.cpp:381]
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "store i16 %data_reg_q_V_5_load, i16* @data_reg_q_V_6, align 4" [correlator.cpp:382]
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "store i16 %data_reg_i_V_4_load, i16* @data_reg_i_V_5, align 2" [correlator.cpp:381]
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "store i16 %data_reg_q_V_4_load, i16* @data_reg_q_V_5, align 2" [correlator.cpp:382]
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "store i16 %data_reg_i_V_3_load, i16* @data_reg_i_V_4, align 8" [correlator.cpp:381]
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "store i16 %data_reg_q_V_3_load, i16* @data_reg_q_V_4, align 8" [correlator.cpp:382]
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "store i16 %data_reg_i_V_2_load, i16* @data_reg_i_V_3, align 2" [correlator.cpp:381]
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "store i16 %data_reg_q_V_2_load, i16* @data_reg_q_V_3, align 2" [correlator.cpp:382]
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "store i16 %data_reg_i_V_1_load, i16* @data_reg_i_V_2, align 4" [correlator.cpp:381]
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "store i16 %data_reg_q_V_1_load, i16* @data_reg_q_V_2, align 4" [correlator.cpp:382]
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "store i16 %data_reg_i_V_0_load, i16* @data_reg_i_V_1, align 2" [correlator.cpp:381]
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "store i16 %data_reg_q_V_0_load, i16* @data_reg_q_V_1, align 2" [correlator.cpp:382]
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)" [correlator.cpp:384]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i1 } %empty, 0" [correlator.cpp:384]
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %tmp_data_V to i16" [correlator.cpp:385]
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* @data_reg_q_V_0, align 16" [correlator.cpp:385]
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%p_Result_4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_data_V, i32 16, i32 31)" [correlator.cpp:386]
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "store i16 %p_Result_4, i16* @data_reg_i_V_0, align 16" [correlator.cpp:386]
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i23.i1(i23 %tmp_13, i1 true)" [correlator.cpp:387]
ST_1 : Operation 613 [1/1] (1.12ns)   --->   "br label %mergeST" [correlator.cpp:388]
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_V = call i1 @_ssdm_op_Read.ap_hs.volatile.i1P(i1* %pnseq_in_V_V)" [correlator.cpp:368]
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i10 %load_cnt_V_load to i9" [correlator.cpp:368]
ST_1 : Operation 616 [1/1] (1.15ns)   --->   "switch i9 %tmp_14, label %branch16 [
    i9 0, label %branch0
    i9 1, label %branch1
    i9 2, label %branch2
    i9 3, label %branch3
    i9 4, label %branch4
    i9 5, label %branch5
    i9 6, label %branch6
    i9 7, label %branch7
    i9 8, label %branch8
    i9 9, label %branch9
    i9 10, label %branch10
    i9 11, label %branch11
    i9 12, label %branch12
    i9 13, label %branch13
    i9 14, label %branch14
    i9 15, label %branch15
  ]" [correlator.cpp:368]
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "store i1 %tmp_V, i1* @pn_seq_V_15, align 1" [correlator.cpp:368]
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "store i1 %tmp_V, i1* @pn_seq_V_14, align 1" [correlator.cpp:368]
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "store i1 %tmp_V, i1* @pn_seq_V_13, align 1" [correlator.cpp:368]
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "store i1 %tmp_V, i1* @pn_seq_V_12, align 1" [correlator.cpp:368]
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "store i1 %tmp_V, i1* @pn_seq_V_11, align 1" [correlator.cpp:368]
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "store i1 %tmp_V, i1* @pn_seq_V_10, align 1" [correlator.cpp:368]
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "store i1 %tmp_V, i1* @pn_seq_V_9, align 1" [correlator.cpp:368]
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "store i1 %tmp_V, i1* @pn_seq_V_8, align 1" [correlator.cpp:368]
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "store i1 %tmp_V, i1* @pn_seq_V_7, align 1" [correlator.cpp:368]
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "store i1 %tmp_V, i1* @pn_seq_V_6, align 1" [correlator.cpp:368]
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "store i1 %tmp_V, i1* @pn_seq_V_5, align 1" [correlator.cpp:368]
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "store i1 %tmp_V, i1* @pn_seq_V_4, align 1" [correlator.cpp:368]
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "store i1 %tmp_V, i1* @pn_seq_V_3, align 1" [correlator.cpp:368]
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "store i1 %tmp_V, i1* @pn_seq_V_2, align 1" [correlator.cpp:368]
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "store i1 %tmp_V, i1* @pn_seq_V_1, align 1" [correlator.cpp:368]
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "store i1 %tmp_V, i1* @pn_seq_V_0, align 1" [correlator.cpp:368]
ST_1 : Operation 633 [1/1] (1.29ns)   --->   "%tmp_3 = icmp eq i10 %load_cnt_V_load, 0" [correlator.cpp:369]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 634 [1/1] (0.84ns)   --->   "%storemerge34 = select i1 %tmp_3, i2 -1, i2 -2" [correlator.cpp:369]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node storemerge1)   --->   "%storemerge849_in = select i1 %tmp_3, i10 %pnseq_len_reg_V_load, i10 %load_cnt_V_load" [correlator.cpp:369]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (1.12ns)   --->   "store i2 %storemerge34, i2* @currentState, align 1" [correlator.cpp:370]
ST_1 : Operation 637 [1/1] (1.41ns) (out node of the LUT)   --->   "%storemerge1 = add i10 %storemerge849_in, -1" [correlator.cpp:371]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (1.06ns)   --->   "store i10 %storemerge1, i10* @load_cnt_V, align 2" [correlator.cpp:371]
ST_1 : Operation 639 [1/1] (1.12ns)   --->   "br label %mergeST" [correlator.cpp:375]
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "store i10 %pnseq_len_V_read, i10* @pnseq_len_reg_V, align 2" [correlator.cpp:363]
ST_1 : Operation 641 [1/1] (1.41ns)   --->   "%tmp_1 = add i10 %pnseq_len_V_read, -1" [correlator.cpp:364]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (1.06ns)   --->   "store i10 %tmp_1, i10* @load_cnt_V, align 2" [correlator.cpp:364]
ST_1 : Operation 643 [1/1] (1.12ns)   --->   "store i2 -2, i2* @currentState, align 1" [correlator.cpp:365]
ST_1 : Operation 644 [1/1] (1.12ns)   --->   "br label %mergeST" [correlator.cpp:366]
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "br i1 %start_V_read, label %67, label %._crit_edge1011" [correlator.cpp:359]
ST_1 : Operation 646 [1/1] (1.12ns)   --->   "store i2 1, i2* @currentState, align 1" [correlator.cpp:360]
ST_1 : Operation 647 [1/1] (1.12ns)   --->   "br label %mergeST" [correlator.cpp:361]
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%data_valid_reg_V_new = phi i24 [ %p_Result_2, %.preheader895.16 ], [ %p_Result_2, %branch16 ], [ %p_Result_2, %68 ], [ %p_Result_2, %._crit_edge1011 ], [ %p_Result_s, %.preheader.0 ], [ %p_Result_1, %71 ]"
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "store i24 %data_valid_reg_V_new, i24* @data_valid_reg_V, align 4" [correlator.cpp:354]

 <State 2> : 3.37ns
ST_2 : Operation 650 [3/4] (3.37ns)   --->   "%r_V_2 = mul i40 %lhs_V_10_cast, %lhs_V_10_cast" [correlator.cpp:271]   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [3/4] (3.37ns)   --->   "%r_V_3 = mul i40 %lhs_V_11_cast, %lhs_V_11_cast" [correlator.cpp:272]   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 3.37ns
ST_3 : Operation 652 [2/4] (3.37ns)   --->   "%r_V_2 = mul i40 %lhs_V_10_cast, %lhs_V_10_cast" [correlator.cpp:271]   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 653 [2/4] (3.37ns)   --->   "%r_V_3 = mul i40 %lhs_V_11_cast, %lhs_V_11_cast" [correlator.cpp:272]   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 3.37ns
ST_4 : Operation 654 [1/1] (0.00ns)   --->   "%sq_sum_V_load = load i41* @sq_sum_V, align 8"
ST_4 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_7 = call i24 @_ssdm_op_PartSelect.i24.i41.i32.i32(i41 %sq_sum_V_load, i32 17, i32 40)" [correlator.cpp:262]
ST_4 : Operation 656 [1/1] (0.00ns)   --->   "%out_sample_data_V = sext i24 %tmp_7 to i32" [correlator.cpp:262]
ST_4 : Operation 657 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %out_sample_data_V, i1 %tmp_last_V)" [correlator.cpp:263]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 658 [1/1] (0.00ns)   --->   "%sq_reg_i_V_load = load i40* @sq_reg_i_V, align 8"
ST_4 : Operation 659 [1/1] (0.00ns)   --->   "%lhs_V_1_cast = sext i40 %sq_reg_i_V_load to i41" [correlator.cpp:269]
ST_4 : Operation 660 [1/1] (0.00ns)   --->   "%sq_reg_q_V_load = load i40* @sq_reg_q_V, align 8"
ST_4 : Operation 661 [1/1] (0.00ns)   --->   "%rhs_V_cast = sext i40 %sq_reg_q_V_load to i41" [correlator.cpp:269]
ST_4 : Operation 662 [1/1] (1.69ns)   --->   "%r_V_1 = add i41 %lhs_V_1_cast, %rhs_V_cast" [correlator.cpp:269]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 663 [1/1] (0.00ns)   --->   "store i41 %r_V_1, i41* @sq_sum_V, align 8" [correlator.cpp:269]
ST_4 : Operation 664 [1/4] (3.37ns)   --->   "%r_V_2 = mul i40 %lhs_V_10_cast, %lhs_V_10_cast" [correlator.cpp:271]   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 665 [1/1] (0.00ns)   --->   "store i40 %r_V_2, i40* @sq_reg_i_V, align 8" [correlator.cpp:271]
ST_4 : Operation 666 [1/4] (3.37ns)   --->   "%r_V_3 = mul i40 %lhs_V_11_cast, %lhs_V_11_cast" [correlator.cpp:272]   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 667 [1/1] (0.00ns)   --->   "store i40 %r_V_3, i40* @sq_reg_q_V, align 8" [correlator.cpp:272]

 <State 5> : 0.00ns
ST_5 : Operation 668 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !141"
ST_5 : Operation 669 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !145"
ST_5 : Operation 670 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !149"
ST_5 : Operation 671 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !153"
ST_5 : Operation 672 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !157"
ST_5 : Operation 673 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %pnseq_in_V_V), !map !163"
ST_5 : Operation 674 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %pnseq_len_V), !map !167"
ST_5 : Operation 675 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @correlator_str) nounwind"
ST_5 : Operation 676 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [correlator.cpp:45]
ST_5 : Operation 677 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %pnseq_in_V_V, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [correlator.cpp:46]
ST_5 : Operation 678 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [correlator.cpp:47]
ST_5 : Operation 679 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [correlator.cpp:48]
ST_5 : Operation 680 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [correlator.cpp:49]
ST_5 : Operation 681 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [correlator.cpp:50]
ST_5 : Operation 682 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @data_reg_i_V_0, i16* @data_reg_i_V_1, i16* @data_reg_i_V_2, i16* @data_reg_i_V_3, i16* @data_reg_i_V_4, i16* @data_reg_i_V_5, i16* @data_reg_i_V_6, i16* @data_reg_i_V_7, i16* @data_reg_i_V_8, i16* @data_reg_i_V_9, i16* @data_reg_i_V_10, i16* @data_reg_i_V_11, i16* @data_reg_i_V_12, i16* @data_reg_i_V_13, i16* @data_reg_i_V_14, i16* @data_reg_i_V_15, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:52]
ST_5 : Operation 683 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @data_reg_q_V_0, i16* @data_reg_q_V_1, i16* @data_reg_q_V_2, i16* @data_reg_q_V_3, i16* @data_reg_q_V_4, i16* @data_reg_q_V_5, i16* @data_reg_q_V_6, i16* @data_reg_q_V_7, i16* @data_reg_q_V_8, i16* @data_reg_q_V_9, i16* @data_reg_q_V_10, i16* @data_reg_q_V_11, i16* @data_reg_q_V_12, i16* @data_reg_q_V_13, i16* @data_reg_q_V_14, i16* @data_reg_q_V_15, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:55]
ST_5 : Operation 684 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i10* @out_sample_cnt_V, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:108]
ST_5 : Operation 685 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i10* @load_cnt_V, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:116]
ST_5 : Operation 686 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i2* @currentState, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:122]
ST_5 : Operation 687 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @currentwrState, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:126]
ST_5 : Operation 688 [1/1] (0.00ns)   --->   "br label %._crit_edge1008" [correlator.cpp:247]
ST_5 : Operation 689 [1/1] (0.00ns)   --->   "br label %._crit_edge1007" [correlator.cpp:248]
ST_5 : Operation 690 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %out_sample_data_V, i1 %tmp_last_V)" [correlator.cpp:263]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 691 [1/1] (0.00ns)   --->   "br label %._crit_edge1007" [correlator.cpp:265]
ST_5 : Operation 692 [1/1] (0.00ns)   --->   "br label %branch16" [correlator.cpp:368]
ST_5 : Operation 693 [1/1] (0.00ns)   --->   "br label %branch16" [correlator.cpp:368]
ST_5 : Operation 694 [1/1] (0.00ns)   --->   "br label %branch16" [correlator.cpp:368]
ST_5 : Operation 695 [1/1] (0.00ns)   --->   "br label %branch16" [correlator.cpp:368]
ST_5 : Operation 696 [1/1] (0.00ns)   --->   "br label %branch16" [correlator.cpp:368]
ST_5 : Operation 697 [1/1] (0.00ns)   --->   "br label %branch16" [correlator.cpp:368]
ST_5 : Operation 698 [1/1] (0.00ns)   --->   "br label %branch16" [correlator.cpp:368]
ST_5 : Operation 699 [1/1] (0.00ns)   --->   "br label %branch16" [correlator.cpp:368]
ST_5 : Operation 700 [1/1] (0.00ns)   --->   "br label %branch16" [correlator.cpp:368]
ST_5 : Operation 701 [1/1] (0.00ns)   --->   "br label %branch16" [correlator.cpp:368]
ST_5 : Operation 702 [1/1] (0.00ns)   --->   "br label %branch16" [correlator.cpp:368]
ST_5 : Operation 703 [1/1] (0.00ns)   --->   "br label %branch16" [correlator.cpp:368]
ST_5 : Operation 704 [1/1] (0.00ns)   --->   "br label %branch16" [correlator.cpp:368]
ST_5 : Operation 705 [1/1] (0.00ns)   --->   "br label %branch16" [correlator.cpp:368]
ST_5 : Operation 706 [1/1] (0.00ns)   --->   "br label %branch16" [correlator.cpp:368]
ST_5 : Operation 707 [1/1] (0.00ns)   --->   "br label %branch16" [correlator.cpp:368]
ST_5 : Operation 708 [1/1] (0.00ns)   --->   "br label %._crit_edge1011" [correlator.cpp:360]
ST_5 : Operation 709 [1/1] (0.00ns)   --->   "ret void" [correlator.cpp:394]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.77ns
The critical path consists of the following:
	'load' operation ('load_cnt_V_load', correlator.cpp:368) on static variable 'load_cnt_V' [859]  (0 ns)
	'icmp' operation ('tmp_3', correlator.cpp:369) [959]  (1.29 ns)
	'select' operation ('storemerge849_in', correlator.cpp:369) [961]  (0 ns)
	'add' operation ('storemerge1', correlator.cpp:371) [963]  (1.42 ns)
	'store' operation (correlator.cpp:371) of variable 'storemerge1', correlator.cpp:371 on static variable 'load_cnt_V' [964]  (1.06 ns)

 <State 2>: 3.37ns
The critical path consists of the following:
	'mul' operation ('r.V', correlator.cpp:271) [218]  (3.37 ns)

 <State 3>: 3.37ns
The critical path consists of the following:
	'mul' operation ('r.V', correlator.cpp:271) [218]  (3.37 ns)

 <State 4>: 3.37ns
The critical path consists of the following:
	'mul' operation ('r.V', correlator.cpp:271) [218]  (3.37 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
