Selecting top level module filter
@N: CG364 :"f:\DAHENG\hw_mer\branches\u3v_temp\fpga_module\3_io_channel\common\filter\src\filter.v":28:7:28:12|Synthesizing module filter

@N: CG179 :"f:\DAHENG\hw_mer\branches\u3v_temp\fpga_module\3_io_channel\common\filter\src\filter.v":80:23:80:37|Removing redundant assignment
@N: CG179 :"f:\DAHENG\hw_mer\branches\u3v_temp\fpga_module\3_io_channel\common\filter\src\filter.v":99:23:99:37|Removing redundant assignment
