{
  "module_name": "ingenic,x1830-cgu.h",
  "hash_id": "2bc40662b65cbba9007b9036013d1b9bf213e7e12a5a0e843061f06924a1096e",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/ingenic,x1830-cgu.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_X1830_CGU_H__\n#define __DT_BINDINGS_CLOCK_X1830_CGU_H__\n\n#define X1830_CLK_EXCLK\t\t\t0\n#define X1830_CLK_RTCLK\t\t\t1\n#define X1830_CLK_APLL\t\t\t2\n#define X1830_CLK_MPLL\t\t\t3\n#define X1830_CLK_EPLL\t\t\t4\n#define X1830_CLK_VPLL\t\t\t5\n#define X1830_CLK_OTGPHY\t\t6\n#define X1830_CLK_SCLKA\t\t\t7\n#define X1830_CLK_CPUMUX\t\t8\n#define X1830_CLK_CPU\t\t\t9\n#define X1830_CLK_L2CACHE\t\t10\n#define X1830_CLK_AHB0\t\t\t11\n#define X1830_CLK_AHB2PMUX\t\t12\n#define X1830_CLK_AHB2\t\t\t13\n#define X1830_CLK_PCLK\t\t\t14\n#define X1830_CLK_DDR\t\t\t15\n#define X1830_CLK_MAC\t\t\t16\n#define X1830_CLK_LCD\t\t\t17\n#define X1830_CLK_MSCMUX\t\t18\n#define X1830_CLK_MSC0\t\t\t19\n#define X1830_CLK_MSC1\t\t\t20\n#define X1830_CLK_SSIPLL\t\t21\n#define X1830_CLK_SSIPLL_DIV2\t22\n#define X1830_CLK_SSIMUX\t\t23\n#define X1830_CLK_EMC\t\t\t24\n#define X1830_CLK_EFUSE\t\t\t25\n#define X1830_CLK_OTG\t\t\t26\n#define X1830_CLK_SSI0\t\t\t27\n#define X1830_CLK_SMB0\t\t\t28\n#define X1830_CLK_SMB1\t\t\t29\n#define X1830_CLK_SMB2\t\t\t30\n#define X1830_CLK_UART0\t\t\t31\n#define X1830_CLK_UART1\t\t\t32\n#define X1830_CLK_SSI1\t\t\t33\n#define X1830_CLK_SFC\t\t\t34\n#define X1830_CLK_PDMA\t\t\t35\n#define X1830_CLK_TCU\t\t\t36\n#define X1830_CLK_DTRNG\t\t\t37\n#define X1830_CLK_OST\t\t\t38\n#define X1830_CLK_EXCLK_DIV512\t39\n#define X1830_CLK_RTC\t\t\t40\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}