

================================================================
== Vitis HLS Report for 'node5'
================================================================
* Date:           Wed Oct  2 14:55:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.781 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      516|      516|  1.718 us|  1.718 us|  516|  516|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop22_loop23_loop24  |      514|      514|         4|          1|          1|   512|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      698|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      108|    -|
|Register             |        -|     -|      586|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      586|      806|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln176_1_fu_784_p2      |         +|   0|  0|  17|          10|           1|
    |add_ln176_fu_924_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln177_1_fu_887_p2      |         +|   0|  0|  16|           9|           1|
    |add_ln177_fu_831_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln178_fu_881_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln185_1_fu_969_p2      |         +|   0|  0|  16|           9|           9|
    |add_ln185_fu_952_p2        |         +|   0|  0|  14|           7|           7|
    |and_ln176_fu_825_p2        |       and|   0|  0|   2|           1|           1|
    |ap_condition_474           |       and|   0|  0|   2|           1|           1|
    |ap_condition_499           |       and|   0|  0|   2|           1|           1|
    |icmp_ln176_fu_778_p2       |      icmp|   0|  0|  18|          10|          11|
    |icmp_ln177_fu_799_p2       |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln178_fu_819_p2       |      icmp|   0|  0|  12|           3|           4|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln177_fu_837_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln184_fu_1010_p2        |        or|   0|  0|   3|           3|           1|
    |select_ln176_1_fu_930_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln176_fu_805_p3     |    select|   0|  0|   6|           1|           1|
    |select_ln177_1_fu_851_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln177_2_fu_893_p3   |    select|   0|  0|   9|           1|           1|
    |select_ln177_fu_843_p3     |    select|   0|  0|   3|           1|           1|
    |v60_15_fu_1155_p3          |    select|   0|  0|  32|           1|          32|
    |v60_16_fu_1057_p3          |    select|   0|  0|  32|           1|          32|
    |v60_17_fu_1064_p3          |    select|   0|  0|  32|           1|          32|
    |v60_18_fu_1071_p3          |    select|   0|  0|  32|           1|          32|
    |v60_19_fu_1078_p3          |    select|   0|  0|  32|           1|          32|
    |v60_20_fu_1085_p3          |    select|   0|  0|  32|           1|          32|
    |v60_21_fu_1092_p3          |    select|   0|  0|  32|           1|          32|
    |v60_22_fu_1099_p3          |    select|   0|  0|  32|           1|          32|
    |v60_23_fu_1106_p3          |    select|   0|  0|  32|           1|          32|
    |v60_24_fu_1113_p3          |    select|   0|  0|  32|           1|          32|
    |v60_25_fu_1120_p3          |    select|   0|  0|  32|           1|          32|
    |v60_26_fu_1127_p3          |    select|   0|  0|  32|           1|          32|
    |v60_27_fu_1134_p3          |    select|   0|  0|  32|           1|          32|
    |v60_28_fu_1141_p3          |    select|   0|  0|  32|           1|          32|
    |v60_29_fu_1148_p3          |    select|   0|  0|  32|           1|          32|
    |v60_fu_1050_p3             |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln176_fu_813_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 698|         100|         578|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    9|         18|
    |ap_sig_allocacmp_v54_load               |   9|          2|    3|          6|
    |ap_sig_allocacmp_v55_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_v56_load               |   9|          2|    3|          6|
    |indvar_flatten12_fu_138                 |   9|          2|   10|         20|
    |indvar_flatten_fu_130                   |   9|          2|    9|         18|
    |v54_fu_134                              |   9|          2|    3|          6|
    |v55_fu_126                              |   9|          2|    6|         12|
    |v56_fu_122                              |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 108|         24|   64|        128|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln185_1_reg_1267                  |   9|   0|    9|          0|
    |add_ln185_1_reg_1267_pp0_iter2_reg    |   9|   0|    9|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg            |   1|   0|    1|          0|
    |icmp_ln177_reg_1220                   |   1|   0|    1|          0|
    |indvar_flatten12_fu_138               |  10|   0|   10|          0|
    |indvar_flatten_fu_130                 |   9|   0|    9|          0|
    |select_ln177_reg_1225                 |   3|   0|    3|          0|
    |tmp_s_reg_1256                        |   4|   0|    4|          0|
    |trunc_ln176_reg_1231                  |   5|   0|    5|          0|
    |trunc_ln177_1_reg_1236                |   1|   0|    1|          0|
    |trunc_ln177_1_reg_1236_pp0_iter1_reg  |   1|   0|    1|          0|
    |trunc_ln184_reg_1262                  |   2|   0|    2|          0|
    |v54_fu_134                            |   3|   0|    3|          0|
    |v55_fu_126                            |   6|   0|    6|          0|
    |v56_fu_122                            |   3|   0|    3|          0|
    |v60_15_reg_1507                       |  32|   0|   32|          0|
    |v60_16_reg_1437                       |  32|   0|   32|          0|
    |v60_17_reg_1442                       |  32|   0|   32|          0|
    |v60_18_reg_1447                       |  32|   0|   32|          0|
    |v60_19_reg_1452                       |  32|   0|   32|          0|
    |v60_20_reg_1457                       |  32|   0|   32|          0|
    |v60_21_reg_1462                       |  32|   0|   32|          0|
    |v60_22_reg_1467                       |  32|   0|   32|          0|
    |v60_23_reg_1472                       |  32|   0|   32|          0|
    |v60_24_reg_1477                       |  32|   0|   32|          0|
    |v60_25_reg_1482                       |  32|   0|   32|          0|
    |v60_26_reg_1487                       |  32|   0|   32|          0|
    |v60_27_reg_1492                       |  32|   0|   32|          0|
    |v60_28_reg_1497                       |  32|   0|   32|          0|
    |v60_29_reg_1502                       |  32|   0|   32|          0|
    |v60_reg_1432                          |  32|   0|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 586|   0|  586|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node5|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node5|  return value|
|v52_0_0_0_address0  |  out|    9|   ap_memory|     v52_0_0_0|         array|
|v52_0_0_0_ce0       |  out|    1|   ap_memory|     v52_0_0_0|         array|
|v52_0_0_0_q0        |   in|   32|   ap_memory|     v52_0_0_0|         array|
|v52_0_0_0_address1  |  out|    9|   ap_memory|     v52_0_0_0|         array|
|v52_0_0_0_ce1       |  out|    1|   ap_memory|     v52_0_0_0|         array|
|v52_0_0_0_q1        |   in|   32|   ap_memory|     v52_0_0_0|         array|
|v52_0_0_1_address0  |  out|    9|   ap_memory|     v52_0_0_1|         array|
|v52_0_0_1_ce0       |  out|    1|   ap_memory|     v52_0_0_1|         array|
|v52_0_0_1_q0        |   in|   32|   ap_memory|     v52_0_0_1|         array|
|v52_0_0_1_address1  |  out|    9|   ap_memory|     v52_0_0_1|         array|
|v52_0_0_1_ce1       |  out|    1|   ap_memory|     v52_0_0_1|         array|
|v52_0_0_1_q1        |   in|   32|   ap_memory|     v52_0_0_1|         array|
|v52_0_1_0_address0  |  out|    9|   ap_memory|     v52_0_1_0|         array|
|v52_0_1_0_ce0       |  out|    1|   ap_memory|     v52_0_1_0|         array|
|v52_0_1_0_q0        |   in|   32|   ap_memory|     v52_0_1_0|         array|
|v52_0_1_0_address1  |  out|    9|   ap_memory|     v52_0_1_0|         array|
|v52_0_1_0_ce1       |  out|    1|   ap_memory|     v52_0_1_0|         array|
|v52_0_1_0_q1        |   in|   32|   ap_memory|     v52_0_1_0|         array|
|v52_0_1_1_address0  |  out|    9|   ap_memory|     v52_0_1_1|         array|
|v52_0_1_1_ce0       |  out|    1|   ap_memory|     v52_0_1_1|         array|
|v52_0_1_1_q0        |   in|   32|   ap_memory|     v52_0_1_1|         array|
|v52_0_1_1_address1  |  out|    9|   ap_memory|     v52_0_1_1|         array|
|v52_0_1_1_ce1       |  out|    1|   ap_memory|     v52_0_1_1|         array|
|v52_0_1_1_q1        |   in|   32|   ap_memory|     v52_0_1_1|         array|
|v52_0_2_0_address0  |  out|    9|   ap_memory|     v52_0_2_0|         array|
|v52_0_2_0_ce0       |  out|    1|   ap_memory|     v52_0_2_0|         array|
|v52_0_2_0_q0        |   in|   32|   ap_memory|     v52_0_2_0|         array|
|v52_0_2_0_address1  |  out|    9|   ap_memory|     v52_0_2_0|         array|
|v52_0_2_0_ce1       |  out|    1|   ap_memory|     v52_0_2_0|         array|
|v52_0_2_0_q1        |   in|   32|   ap_memory|     v52_0_2_0|         array|
|v52_0_2_1_address0  |  out|    9|   ap_memory|     v52_0_2_1|         array|
|v52_0_2_1_ce0       |  out|    1|   ap_memory|     v52_0_2_1|         array|
|v52_0_2_1_q0        |   in|   32|   ap_memory|     v52_0_2_1|         array|
|v52_0_2_1_address1  |  out|    9|   ap_memory|     v52_0_2_1|         array|
|v52_0_2_1_ce1       |  out|    1|   ap_memory|     v52_0_2_1|         array|
|v52_0_2_1_q1        |   in|   32|   ap_memory|     v52_0_2_1|         array|
|v52_0_3_0_address0  |  out|    9|   ap_memory|     v52_0_3_0|         array|
|v52_0_3_0_ce0       |  out|    1|   ap_memory|     v52_0_3_0|         array|
|v52_0_3_0_q0        |   in|   32|   ap_memory|     v52_0_3_0|         array|
|v52_0_3_0_address1  |  out|    9|   ap_memory|     v52_0_3_0|         array|
|v52_0_3_0_ce1       |  out|    1|   ap_memory|     v52_0_3_0|         array|
|v52_0_3_0_q1        |   in|   32|   ap_memory|     v52_0_3_0|         array|
|v52_0_3_1_address0  |  out|    9|   ap_memory|     v52_0_3_1|         array|
|v52_0_3_1_ce0       |  out|    1|   ap_memory|     v52_0_3_1|         array|
|v52_0_3_1_q0        |   in|   32|   ap_memory|     v52_0_3_1|         array|
|v52_0_3_1_address1  |  out|    9|   ap_memory|     v52_0_3_1|         array|
|v52_0_3_1_ce1       |  out|    1|   ap_memory|     v52_0_3_1|         array|
|v52_0_3_1_q1        |   in|   32|   ap_memory|     v52_0_3_1|         array|
|v52_1_0_0_address0  |  out|    9|   ap_memory|     v52_1_0_0|         array|
|v52_1_0_0_ce0       |  out|    1|   ap_memory|     v52_1_0_0|         array|
|v52_1_0_0_q0        |   in|   32|   ap_memory|     v52_1_0_0|         array|
|v52_1_0_0_address1  |  out|    9|   ap_memory|     v52_1_0_0|         array|
|v52_1_0_0_ce1       |  out|    1|   ap_memory|     v52_1_0_0|         array|
|v52_1_0_0_q1        |   in|   32|   ap_memory|     v52_1_0_0|         array|
|v52_1_0_1_address0  |  out|    9|   ap_memory|     v52_1_0_1|         array|
|v52_1_0_1_ce0       |  out|    1|   ap_memory|     v52_1_0_1|         array|
|v52_1_0_1_q0        |   in|   32|   ap_memory|     v52_1_0_1|         array|
|v52_1_0_1_address1  |  out|    9|   ap_memory|     v52_1_0_1|         array|
|v52_1_0_1_ce1       |  out|    1|   ap_memory|     v52_1_0_1|         array|
|v52_1_0_1_q1        |   in|   32|   ap_memory|     v52_1_0_1|         array|
|v52_1_1_0_address0  |  out|    9|   ap_memory|     v52_1_1_0|         array|
|v52_1_1_0_ce0       |  out|    1|   ap_memory|     v52_1_1_0|         array|
|v52_1_1_0_q0        |   in|   32|   ap_memory|     v52_1_1_0|         array|
|v52_1_1_0_address1  |  out|    9|   ap_memory|     v52_1_1_0|         array|
|v52_1_1_0_ce1       |  out|    1|   ap_memory|     v52_1_1_0|         array|
|v52_1_1_0_q1        |   in|   32|   ap_memory|     v52_1_1_0|         array|
|v52_1_1_1_address0  |  out|    9|   ap_memory|     v52_1_1_1|         array|
|v52_1_1_1_ce0       |  out|    1|   ap_memory|     v52_1_1_1|         array|
|v52_1_1_1_q0        |   in|   32|   ap_memory|     v52_1_1_1|         array|
|v52_1_1_1_address1  |  out|    9|   ap_memory|     v52_1_1_1|         array|
|v52_1_1_1_ce1       |  out|    1|   ap_memory|     v52_1_1_1|         array|
|v52_1_1_1_q1        |   in|   32|   ap_memory|     v52_1_1_1|         array|
|v52_1_2_0_address0  |  out|    9|   ap_memory|     v52_1_2_0|         array|
|v52_1_2_0_ce0       |  out|    1|   ap_memory|     v52_1_2_0|         array|
|v52_1_2_0_q0        |   in|   32|   ap_memory|     v52_1_2_0|         array|
|v52_1_2_0_address1  |  out|    9|   ap_memory|     v52_1_2_0|         array|
|v52_1_2_0_ce1       |  out|    1|   ap_memory|     v52_1_2_0|         array|
|v52_1_2_0_q1        |   in|   32|   ap_memory|     v52_1_2_0|         array|
|v52_1_2_1_address0  |  out|    9|   ap_memory|     v52_1_2_1|         array|
|v52_1_2_1_ce0       |  out|    1|   ap_memory|     v52_1_2_1|         array|
|v52_1_2_1_q0        |   in|   32|   ap_memory|     v52_1_2_1|         array|
|v52_1_2_1_address1  |  out|    9|   ap_memory|     v52_1_2_1|         array|
|v52_1_2_1_ce1       |  out|    1|   ap_memory|     v52_1_2_1|         array|
|v52_1_2_1_q1        |   in|   32|   ap_memory|     v52_1_2_1|         array|
|v52_1_3_0_address0  |  out|    9|   ap_memory|     v52_1_3_0|         array|
|v52_1_3_0_ce0       |  out|    1|   ap_memory|     v52_1_3_0|         array|
|v52_1_3_0_q0        |   in|   32|   ap_memory|     v52_1_3_0|         array|
|v52_1_3_0_address1  |  out|    9|   ap_memory|     v52_1_3_0|         array|
|v52_1_3_0_ce1       |  out|    1|   ap_memory|     v52_1_3_0|         array|
|v52_1_3_0_q1        |   in|   32|   ap_memory|     v52_1_3_0|         array|
|v52_1_3_1_address0  |  out|    9|   ap_memory|     v52_1_3_1|         array|
|v52_1_3_1_ce0       |  out|    1|   ap_memory|     v52_1_3_1|         array|
|v52_1_3_1_q0        |   in|   32|   ap_memory|     v52_1_3_1|         array|
|v52_1_3_1_address1  |  out|    9|   ap_memory|     v52_1_3_1|         array|
|v52_1_3_1_ce1       |  out|    1|   ap_memory|     v52_1_3_1|         array|
|v52_1_3_1_q1        |   in|   32|   ap_memory|     v52_1_3_1|         array|
|v53_0_0_0_address0  |  out|    9|   ap_memory|     v53_0_0_0|         array|
|v53_0_0_0_ce0       |  out|    1|   ap_memory|     v53_0_0_0|         array|
|v53_0_0_0_we0       |  out|    1|   ap_memory|     v53_0_0_0|         array|
|v53_0_0_0_d0        |  out|   32|   ap_memory|     v53_0_0_0|         array|
|v53_0_0_1_address0  |  out|    9|   ap_memory|     v53_0_0_1|         array|
|v53_0_0_1_ce0       |  out|    1|   ap_memory|     v53_0_0_1|         array|
|v53_0_0_1_we0       |  out|    1|   ap_memory|     v53_0_0_1|         array|
|v53_0_0_1_d0        |  out|   32|   ap_memory|     v53_0_0_1|         array|
|v53_0_0_2_address0  |  out|    9|   ap_memory|     v53_0_0_2|         array|
|v53_0_0_2_ce0       |  out|    1|   ap_memory|     v53_0_0_2|         array|
|v53_0_0_2_we0       |  out|    1|   ap_memory|     v53_0_0_2|         array|
|v53_0_0_2_d0        |  out|   32|   ap_memory|     v53_0_0_2|         array|
|v53_0_0_3_address0  |  out|    9|   ap_memory|     v53_0_0_3|         array|
|v53_0_0_3_ce0       |  out|    1|   ap_memory|     v53_0_0_3|         array|
|v53_0_0_3_we0       |  out|    1|   ap_memory|     v53_0_0_3|         array|
|v53_0_0_3_d0        |  out|   32|   ap_memory|     v53_0_0_3|         array|
|v53_0_1_0_address0  |  out|    9|   ap_memory|     v53_0_1_0|         array|
|v53_0_1_0_ce0       |  out|    1|   ap_memory|     v53_0_1_0|         array|
|v53_0_1_0_we0       |  out|    1|   ap_memory|     v53_0_1_0|         array|
|v53_0_1_0_d0        |  out|   32|   ap_memory|     v53_0_1_0|         array|
|v53_0_1_1_address0  |  out|    9|   ap_memory|     v53_0_1_1|         array|
|v53_0_1_1_ce0       |  out|    1|   ap_memory|     v53_0_1_1|         array|
|v53_0_1_1_we0       |  out|    1|   ap_memory|     v53_0_1_1|         array|
|v53_0_1_1_d0        |  out|   32|   ap_memory|     v53_0_1_1|         array|
|v53_0_1_2_address0  |  out|    9|   ap_memory|     v53_0_1_2|         array|
|v53_0_1_2_ce0       |  out|    1|   ap_memory|     v53_0_1_2|         array|
|v53_0_1_2_we0       |  out|    1|   ap_memory|     v53_0_1_2|         array|
|v53_0_1_2_d0        |  out|   32|   ap_memory|     v53_0_1_2|         array|
|v53_0_1_3_address0  |  out|    9|   ap_memory|     v53_0_1_3|         array|
|v53_0_1_3_ce0       |  out|    1|   ap_memory|     v53_0_1_3|         array|
|v53_0_1_3_we0       |  out|    1|   ap_memory|     v53_0_1_3|         array|
|v53_0_1_3_d0        |  out|   32|   ap_memory|     v53_0_1_3|         array|
|v53_1_0_0_address0  |  out|    9|   ap_memory|     v53_1_0_0|         array|
|v53_1_0_0_ce0       |  out|    1|   ap_memory|     v53_1_0_0|         array|
|v53_1_0_0_we0       |  out|    1|   ap_memory|     v53_1_0_0|         array|
|v53_1_0_0_d0        |  out|   32|   ap_memory|     v53_1_0_0|         array|
|v53_1_0_1_address0  |  out|    9|   ap_memory|     v53_1_0_1|         array|
|v53_1_0_1_ce0       |  out|    1|   ap_memory|     v53_1_0_1|         array|
|v53_1_0_1_we0       |  out|    1|   ap_memory|     v53_1_0_1|         array|
|v53_1_0_1_d0        |  out|   32|   ap_memory|     v53_1_0_1|         array|
|v53_1_0_2_address0  |  out|    9|   ap_memory|     v53_1_0_2|         array|
|v53_1_0_2_ce0       |  out|    1|   ap_memory|     v53_1_0_2|         array|
|v53_1_0_2_we0       |  out|    1|   ap_memory|     v53_1_0_2|         array|
|v53_1_0_2_d0        |  out|   32|   ap_memory|     v53_1_0_2|         array|
|v53_1_0_3_address0  |  out|    9|   ap_memory|     v53_1_0_3|         array|
|v53_1_0_3_ce0       |  out|    1|   ap_memory|     v53_1_0_3|         array|
|v53_1_0_3_we0       |  out|    1|   ap_memory|     v53_1_0_3|         array|
|v53_1_0_3_d0        |  out|   32|   ap_memory|     v53_1_0_3|         array|
|v53_1_1_0_address0  |  out|    9|   ap_memory|     v53_1_1_0|         array|
|v53_1_1_0_ce0       |  out|    1|   ap_memory|     v53_1_1_0|         array|
|v53_1_1_0_we0       |  out|    1|   ap_memory|     v53_1_1_0|         array|
|v53_1_1_0_d0        |  out|   32|   ap_memory|     v53_1_1_0|         array|
|v53_1_1_1_address0  |  out|    9|   ap_memory|     v53_1_1_1|         array|
|v53_1_1_1_ce0       |  out|    1|   ap_memory|     v53_1_1_1|         array|
|v53_1_1_1_we0       |  out|    1|   ap_memory|     v53_1_1_1|         array|
|v53_1_1_1_d0        |  out|   32|   ap_memory|     v53_1_1_1|         array|
|v53_1_1_2_address0  |  out|    9|   ap_memory|     v53_1_1_2|         array|
|v53_1_1_2_ce0       |  out|    1|   ap_memory|     v53_1_1_2|         array|
|v53_1_1_2_we0       |  out|    1|   ap_memory|     v53_1_1_2|         array|
|v53_1_1_2_d0        |  out|   32|   ap_memory|     v53_1_1_2|         array|
|v53_1_1_3_address0  |  out|    9|   ap_memory|     v53_1_1_3|         array|
|v53_1_1_3_ce0       |  out|    1|   ap_memory|     v53_1_1_3|         array|
|v53_1_1_3_we0       |  out|    1|   ap_memory|     v53_1_1_3|         array|
|v53_1_1_3_d0        |  out|   32|   ap_memory|     v53_1_1_3|         array|
+--------------------+-----+-----+------------+--------------+--------------+

