<annotationInfo>
<annotationInfo>
<item  id="22" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="46" name="tmp" contextFuncName="transfer&lt;1105199104&gt;" moduleName="transfer.1" rtlName="tmp_fu_140_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="7" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="52" name="p_shl" contextFuncName="transfer_chunk&lt;1105199104&gt;" moduleName="transfer_chunk.1" rtlName="p_shl_fu_82_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="8" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="52" name="p_shl_cast" contextFuncName="transfer_chunk&lt;1105199104&gt;" moduleName="transfer_chunk.1" rtlName="p_shl_cast_fu_90_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="9" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="52" name="col_cast" contextFuncName="transfer_chunk&lt;1105199104&gt;" moduleName="transfer_chunk.1" rtlName="col_cast_fu_94_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="10" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="52" name="tmp_6" contextFuncName="transfer_chunk&lt;1105199104&gt;" moduleName="transfer_chunk.1" rtlName="tmp_6_fu_98_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="11" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="52" name="tmp_6_cast" contextFuncName="transfer_chunk&lt;1105199104&gt;" moduleName="transfer_chunk.1" rtlName="tmp_6_cast_fu_104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="15" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="i_cast4" contextFuncName="transfer_chunk&lt;1105199104&gt;" moduleName="transfer_chunk.1" rtlName="i_cast4_fu_108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="16" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="exitcond" contextFuncName="transfer_chunk&lt;1105199104&gt;" moduleName="transfer_chunk.1" rtlName="exitcond_fu_112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="18" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="i_1" contextFuncName="transfer_chunk&lt;1105199104&gt;" moduleName="transfer_chunk.1" rtlName="i_1_fu_118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="21" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="tmp" contextFuncName="transfer_chunk&lt;1105199104&gt;" moduleName="transfer_chunk.1" rtlName="tmp_fu_124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="22" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="p_shl1" contextFuncName="transfer_chunk&lt;1105199104&gt;" moduleName="transfer_chunk.1" rtlName="p_shl1_fu_129_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="23" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="p_shl1_cast" contextFuncName="transfer_chunk&lt;1105199104&gt;" moduleName="transfer_chunk.1" rtlName="p_shl1_cast_fu_136_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="24" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="p_shl2" contextFuncName="transfer_chunk&lt;1105199104&gt;" moduleName="transfer_chunk.1" rtlName="p_shl2_fu_140_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="25" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="p_shl2_cast" contextFuncName="transfer_chunk&lt;1105199104&gt;" moduleName="transfer_chunk.1" rtlName="p_shl2_cast_fu_147_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="26" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="tmp1" contextFuncName="transfer_chunk&lt;1105199104&gt;" moduleName="transfer_chunk.1" rtlName="tmp1_fu_151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="27" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="tmp1_cast" contextFuncName="transfer_chunk&lt;1105199104&gt;" moduleName="transfer_chunk.1" rtlName="tmp1_cast_fu_157_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="28" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="54" name="tmp2" contextFuncName="transfer_chunk&lt;1105199104&gt;" moduleName="transfer_chunk.1" rtlName="tmp2_fu_161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="29" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="54" name="tmp_7" contextFuncName="transfer_chunk&lt;1105199104&gt;" moduleName="transfer_chunk.1" rtlName="tmp_7_fu_167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="30" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="54" name="" contextFuncName="transfer_chunk&lt;1105199104&gt;" moduleName="transfer_chunk.1" rtlName="grp_transfer_1_fu_75" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="22" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="46" name="tmp" contextFuncName="transfer&lt;1105199152&gt;" moduleName="transfer" rtlName="tmp_fu_140_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="7" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="52" name="p_shl" contextFuncName="transfer_chunk&lt;1105199152&gt;" moduleName="transfer_chunk" rtlName="p_shl_fu_82_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="8" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="52" name="p_shl_cast" contextFuncName="transfer_chunk&lt;1105199152&gt;" moduleName="transfer_chunk" rtlName="p_shl_cast_fu_90_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="9" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="52" name="col_cast" contextFuncName="transfer_chunk&lt;1105199152&gt;" moduleName="transfer_chunk" rtlName="col_cast_fu_94_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="10" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="52" name="tmp_1" contextFuncName="transfer_chunk&lt;1105199152&gt;" moduleName="transfer_chunk" rtlName="tmp_1_fu_98_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="11" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="52" name="tmp_1_cast" contextFuncName="transfer_chunk&lt;1105199152&gt;" moduleName="transfer_chunk" rtlName="tmp_1_cast_fu_104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="15" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="i_cast4" contextFuncName="transfer_chunk&lt;1105199152&gt;" moduleName="transfer_chunk" rtlName="i_cast4_fu_108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="16" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="exitcond" contextFuncName="transfer_chunk&lt;1105199152&gt;" moduleName="transfer_chunk" rtlName="exitcond_fu_112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="18" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="i_1" contextFuncName="transfer_chunk&lt;1105199152&gt;" moduleName="transfer_chunk" rtlName="i_1_fu_118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="21" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="tmp" contextFuncName="transfer_chunk&lt;1105199152&gt;" moduleName="transfer_chunk" rtlName="tmp_fu_124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="22" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="p_shl1" contextFuncName="transfer_chunk&lt;1105199152&gt;" moduleName="transfer_chunk" rtlName="p_shl1_fu_129_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="23" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="p_shl1_cast" contextFuncName="transfer_chunk&lt;1105199152&gt;" moduleName="transfer_chunk" rtlName="p_shl1_cast_fu_136_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="24" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="p_shl2" contextFuncName="transfer_chunk&lt;1105199152&gt;" moduleName="transfer_chunk" rtlName="p_shl2_fu_140_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="25" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="p_shl2_cast" contextFuncName="transfer_chunk&lt;1105199152&gt;" moduleName="transfer_chunk" rtlName="p_shl2_cast_fu_147_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="26" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="tmp1" contextFuncName="transfer_chunk&lt;1105199152&gt;" moduleName="transfer_chunk" rtlName="tmp1_fu_151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="27" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="53" name="tmp1_cast" contextFuncName="transfer_chunk&lt;1105199152&gt;" moduleName="transfer_chunk" rtlName="tmp1_cast_fu_157_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="28" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="54" name="tmp2" contextFuncName="transfer_chunk&lt;1105199152&gt;" moduleName="transfer_chunk" rtlName="tmp2_fu_161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="29" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="54" name="tmp_2" contextFuncName="transfer_chunk&lt;1105199152&gt;" moduleName="transfer_chunk" rtlName="tmp_2_fu_167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
<item  id="30" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="54" name="" contextFuncName="transfer_chunk&lt;1105199152&gt;" moduleName="transfer_chunk" rtlName="grp_transfer_fu_75" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="21" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="70" name="exitcond" contextFuncName="dma_master_driver" moduleName="dma_master_driver" rtlName="exitcond_fu_108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"><\/item>
<item  id="23" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="70" name="chunk_ctr_1" contextFuncName="dma_master_driver" moduleName="dma_master_driver" rtlName="chunk_ctr_1_fu_114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"><\/item>
<item  id="26" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="71" name="tmp" contextFuncName="dma_master_driver" moduleName="dma_master_driver" rtlName="tmp_fu_120_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"><\/item>
<item  id="27" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="71" name="zext_cast" contextFuncName="dma_master_driver" moduleName="dma_master_driver" rtlName="mul_fu_160_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"><\/item>
<item  id="28" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="71" name="mul" contextFuncName="dma_master_driver" moduleName="dma_master_driver" rtlName="dma_master_drivercud_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"><\/item>
<item  id="29" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="71" name="tmp_1" contextFuncName="dma_master_driver" moduleName="dma_master_driver" rtlName="tmp_1_reg_185" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"><\/item>
<item  id="30" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="71" name="input_row" contextFuncName="dma_master_driver" moduleName="dma_master_driver" rtlName="input_row_fu_147_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"><\/item>
<item  id="31" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="72" name="input_col" contextFuncName="dma_master_driver" moduleName="dma_master_driver" rtlName="dma_master_driverbkb_U11" latency="21" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"><\/item>
<item  id="32" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="80" name="tmp_2" contextFuncName="dma_master_driver" moduleName="dma_master_driver" rtlName="tmp_2_fu_155_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"><\/item>
<item  id="33" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="80" name="" contextFuncName="dma_master_driver" moduleName="dma_master_driver" rtlName="grp_transfer_chunk_1_fu_87" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"><\/item>
<item  id="34" filename="../dma_driver_hls/dma_master_driver_hls.cpp" linenumber="93" name="" contextFuncName="dma_master_driver" moduleName="dma_master_driver" rtlName="grp_transfer_chunk_fu_95" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\Xilinx\repo\project532\FPGA-Upscaler\hdmi_inout"><\/item>
<\/annotationInfo>
</annotationInfo>
