

================================================================
== Vitis HLS Report for 'conv_Pipeline_VITIS_LOOP_330_1'
================================================================
* Date:           Thu Apr 18 02:58:06 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mixed_conv_w4a8
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.443 ns|        0 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_330_1  |        5|        5|         1|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%inputMapLineAddr = alloca i32 1"   --->   Operation 5 'alloca' 'inputMapLineAddr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%inputMapLineAddr_1 = alloca i32 1"   --->   Operation 6 'alloca' 'inputMapLineAddr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%inputMapLineAddr_2 = alloca i32 1"   --->   Operation 7 'alloca' 'inputMapLineAddr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%inputMapLineAddr_5 = alloca i32 1"   --->   Operation 8 'alloca' 'inputMapLineAddr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%inputMapLineAddr_3 = alloca i32 1"   --->   Operation 9 'alloca' 'inputMapLineAddr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%inputMapLineAddr_4 = alloca i32 1"   --->   Operation 10 'alloca' 'inputMapLineAddr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%streamsPerInputLine_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %streamsPerInputLine"   --->   Operation 11 'read' 'streamsPerInputLine_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %inputMapLineAddr_5"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.44>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [sources/mixed_conv_w4/mixed_conv.cpp:330]   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%inputMapLineAddr_6 = load i32 %inputMapLineAddr_5" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 16 'load' 'inputMapLineAddr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.58ns)   --->   "%icmp_ln330 = icmp_eq  i3 %i_1, i3 5" [sources/mixed_conv_w4/mixed_conv.cpp:330]   --->   Operation 17 'icmp' 'icmp_ln330' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.67ns)   --->   "%add_ln330 = add i3 %i_1, i3 1" [sources/mixed_conv_w4/mixed_conv.cpp:330]   --->   Operation 19 'add' 'add_ln330' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln330 = br i1 %icmp_ln330, void %for.inc.split, void %while.end.exitStub" [sources/mixed_conv_w4/mixed_conv.cpp:330]   --->   Operation 20 'br' 'br_ln330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln331 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [sources/mixed_conv_w4/mixed_conv.cpp:331]   --->   Operation 21 'specpipeline' 'specpipeline_ln331' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln286 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [sources/mixed_conv_w4/mixed_conv.cpp:286]   --->   Operation 22 'specloopname' 'specloopname_ln286' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.01ns)   --->   "%add_ln332 = add i32 %inputMapLineAddr_6, i32 %streamsPerInputLine_read" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 23 'add' 'add_ln332' <Predicate = (!icmp_ln330)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.44ns)   --->   "%switch_ln332 = switch i3 %i_1, void %arrayidx.case.4, i3 0, void %for.inc.split.arrayidx.exit_crit_edge2, i3 1, void %arrayidx.case.1, i3 2, void %arrayidx.case.2, i3 3, void %for.inc.split.arrayidx.exit_crit_edge" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 24 'switch' 'switch_ln332' <Predicate = (!icmp_ln330)> <Delay = 0.44>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln332 = store i32 %inputMapLineAddr_6, i32 %inputMapLineAddr_3" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 25 'store' 'store_ln332' <Predicate = (!icmp_ln330 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln332 = br void %arrayidx.exit" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 26 'br' 'br_ln332' <Predicate = (!icmp_ln330 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln332 = store i32 %inputMapLineAddr_6, i32 %inputMapLineAddr_2" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 27 'store' 'store_ln332' <Predicate = (!icmp_ln330 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln332 = br void %arrayidx.exit" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 28 'br' 'br_ln332' <Predicate = (!icmp_ln330 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln332 = store i32 %inputMapLineAddr_6, i32 %inputMapLineAddr_1" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 29 'store' 'store_ln332' <Predicate = (!icmp_ln330 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln332 = br void %arrayidx.exit" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 30 'br' 'br_ln332' <Predicate = (!icmp_ln330 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln332 = store i32 %inputMapLineAddr_6, i32 %inputMapLineAddr" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 31 'store' 'store_ln332' <Predicate = (!icmp_ln330 & i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln332 = br void %arrayidx.exit" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 32 'br' 'br_ln332' <Predicate = (!icmp_ln330 & i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln332 = store i32 %inputMapLineAddr_6, i32 %inputMapLineAddr_4" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 33 'store' 'store_ln332' <Predicate = (!icmp_ln330 & i_1 != 0 & i_1 != 1 & i_1 != 2 & i_1 != 3)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln332 = br void %arrayidx.exit" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 34 'br' 'br_ln332' <Predicate = (!icmp_ln330 & i_1 != 0 & i_1 != 1 & i_1 != 2 & i_1 != 3)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln330 = store i32 %add_ln332, i32 %inputMapLineAddr_5" [sources/mixed_conv_w4/mixed_conv.cpp:330]   --->   Operation 35 'store' 'store_ln330' <Predicate = (!icmp_ln330)> <Delay = 0.42>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln330 = store i3 %add_ln330, i3 %i" [sources/mixed_conv_w4/mixed_conv.cpp:330]   --->   Operation 36 'store' 'store_ln330' <Predicate = (!icmp_ln330)> <Delay = 0.42>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln330 = br void %for.inc" [sources/mixed_conv_w4/mixed_conv.cpp:330]   --->   Operation 37 'br' 'br_ln330' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%inputMapLineAddr_load = load i32 %inputMapLineAddr"   --->   Operation 38 'load' 'inputMapLineAddr_load' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%inputMapLineAddr_1_load = load i32 %inputMapLineAddr_1"   --->   Operation 39 'load' 'inputMapLineAddr_1_load' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%inputMapLineAddr_2_load = load i32 %inputMapLineAddr_2"   --->   Operation 40 'load' 'inputMapLineAddr_2_load' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%inputMapLineAddr_3_load = load i32 %inputMapLineAddr_3"   --->   Operation 41 'load' 'inputMapLineAddr_3_load' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%inputMapLineAddr_4_load = load i32 %inputMapLineAddr_4"   --->   Operation 42 'load' 'inputMapLineAddr_4_load' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %inputMapLineAddr_4_out, i32 %inputMapLineAddr_4_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %inputMapLineAddr_3_out, i32 %inputMapLineAddr_3_load"   --->   Operation 44 'write' 'write_ln0' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %inputMapLineAddr_2_out, i32 %inputMapLineAddr_2_load"   --->   Operation 45 'write' 'write_ln0' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %inputMapLineAddr_1_out, i32 %inputMapLineAddr_1_load"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %inputMapLineAddr_out, i32 %inputMapLineAddr_load"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln330)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ streamsPerInputLine]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputMapLineAddr_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ inputMapLineAddr_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ inputMapLineAddr_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ inputMapLineAddr_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ inputMapLineAddr_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                        (alloca           ) [ 011]
inputMapLineAddr         (alloca           ) [ 011]
inputMapLineAddr_1       (alloca           ) [ 011]
inputMapLineAddr_2       (alloca           ) [ 011]
inputMapLineAddr_5       (alloca           ) [ 011]
inputMapLineAddr_3       (alloca           ) [ 011]
inputMapLineAddr_4       (alloca           ) [ 011]
streamsPerInputLine_read (read             ) [ 011]
store_ln0                (store            ) [ 000]
store_ln0                (store            ) [ 000]
br_ln0                   (br               ) [ 000]
i_1                      (load             ) [ 011]
inputMapLineAddr_6       (load             ) [ 000]
icmp_ln330               (icmp             ) [ 011]
speclooptripcount_ln0    (speclooptripcount) [ 000]
add_ln330                (add              ) [ 000]
br_ln330                 (br               ) [ 000]
specpipeline_ln331       (specpipeline     ) [ 000]
specloopname_ln286       (specloopname     ) [ 000]
add_ln332                (add              ) [ 000]
switch_ln332             (switch           ) [ 000]
store_ln332              (store            ) [ 000]
br_ln332                 (br               ) [ 000]
store_ln332              (store            ) [ 000]
br_ln332                 (br               ) [ 000]
store_ln332              (store            ) [ 000]
br_ln332                 (br               ) [ 000]
store_ln332              (store            ) [ 000]
br_ln332                 (br               ) [ 000]
store_ln332              (store            ) [ 000]
br_ln332                 (br               ) [ 000]
store_ln330              (store            ) [ 000]
store_ln330              (store            ) [ 000]
br_ln330                 (br               ) [ 000]
inputMapLineAddr_load    (load             ) [ 000]
inputMapLineAddr_1_load  (load             ) [ 000]
inputMapLineAddr_2_load  (load             ) [ 000]
inputMapLineAddr_3_load  (load             ) [ 000]
inputMapLineAddr_4_load  (load             ) [ 000]
write_ln0                (write            ) [ 000]
write_ln0                (write            ) [ 000]
write_ln0                (write            ) [ 000]
write_ln0                (write            ) [ 000]
write_ln0                (write            ) [ 000]
ret_ln0                  (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="streamsPerInputLine">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamsPerInputLine"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputMapLineAddr_4_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputMapLineAddr_4_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputMapLineAddr_3_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputMapLineAddr_3_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inputMapLineAddr_2_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputMapLineAddr_2_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inputMapLineAddr_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputMapLineAddr_1_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inputMapLineAddr_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputMapLineAddr_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="inputMapLineAddr_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputMapLineAddr/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="inputMapLineAddr_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputMapLineAddr_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="inputMapLineAddr_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputMapLineAddr_2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="inputMapLineAddr_5_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputMapLineAddr_5/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="inputMapLineAddr_3_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputMapLineAddr_3/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="inputMapLineAddr_4_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputMapLineAddr_4/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="streamsPerInputLine_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="streamsPerInputLine_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="write_ln0_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="32" slack="0"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln0_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="write_ln0_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="32" slack="0"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln0_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_1_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="1"/>
<pin id="123" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="inputMapLineAddr_6_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputMapLineAddr_6/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln330_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="3" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln330/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln330_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln330/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln332_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="1"/>
<pin id="142" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln332/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln332_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln332/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln332_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="1"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln332/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln332_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln332/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln332_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="1"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln332/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln332_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln332/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln330_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="1"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln330_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="3" slack="1"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="inputMapLineAddr_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputMapLineAddr_load/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="inputMapLineAddr_1_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputMapLineAddr_1_load/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="inputMapLineAddr_2_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputMapLineAddr_2_load/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="inputMapLineAddr_3_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputMapLineAddr_3_load/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="inputMapLineAddr_4_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputMapLineAddr_4_load/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="i_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="0"/>
<pin id="201" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="206" class="1005" name="inputMapLineAddr_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputMapLineAddr "/>
</bind>
</comp>

<comp id="212" class="1005" name="inputMapLineAddr_1_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputMapLineAddr_1 "/>
</bind>
</comp>

<comp id="218" class="1005" name="inputMapLineAddr_2_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputMapLineAddr_2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="inputMapLineAddr_5_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="inputMapLineAddr_5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="inputMapLineAddr_3_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputMapLineAddr_3 "/>
</bind>
</comp>

<comp id="237" class="1005" name="inputMapLineAddr_4_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputMapLineAddr_4 "/>
</bind>
</comp>

<comp id="243" class="1005" name="streamsPerInputLine_read_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="streamsPerInputLine_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="40" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="121" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="124" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="124" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="124" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="124" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="124" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="124" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="139" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="133" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="179" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="186"><net_src comp="183" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="190"><net_src comp="187" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="194"><net_src comp="191" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="202"><net_src comp="42" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="209"><net_src comp="46" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="215"><net_src comp="50" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="221"><net_src comp="54" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="227"><net_src comp="58" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="234"><net_src comp="62" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="240"><net_src comp="66" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="246"><net_src comp="70" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="139" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inputMapLineAddr_4_out | {2 }
	Port: inputMapLineAddr_3_out | {2 }
	Port: inputMapLineAddr_2_out | {2 }
	Port: inputMapLineAddr_1_out | {2 }
	Port: inputMapLineAddr_out | {2 }
 - Input state : 
	Port: conv_Pipeline_VITIS_LOOP_330_1 : streamsPerInputLine | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln330 : 1
		add_ln330 : 1
		br_ln330 : 2
		add_ln332 : 1
		switch_ln332 : 1
		store_ln332 : 1
		store_ln332 : 1
		store_ln332 : 1
		store_ln332 : 1
		store_ln332 : 1
		store_ln330 : 2
		store_ln330 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|    add   |           add_ln330_fu_133          |    0    |    10   |
|          |           add_ln332_fu_139          |    0    |    39   |
|----------|-------------------------------------|---------|---------|
|   icmp   |          icmp_ln330_fu_127          |    0    |    8    |
|----------|-------------------------------------|---------|---------|
|   read   | streamsPerInputLine_read_read_fu_70 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |        write_ln0_write_fu_76        |    0    |    0    |
|          |        write_ln0_write_fu_83        |    0    |    0    |
|   write  |        write_ln0_write_fu_90        |    0    |    0    |
|          |        write_ln0_write_fu_97        |    0    |    0    |
|          |        write_ln0_write_fu_104       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    57   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|            i_reg_199           |    3   |
|   inputMapLineAddr_1_reg_212   |   32   |
|   inputMapLineAddr_2_reg_218   |   32   |
|   inputMapLineAddr_3_reg_231   |   32   |
|   inputMapLineAddr_4_reg_237   |   32   |
|   inputMapLineAddr_5_reg_224   |   32   |
|    inputMapLineAddr_reg_206    |   32   |
|streamsPerInputLine_read_reg_243|   32   |
+--------------------------------+--------+
|              Total             |   227  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   57   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   227  |    -   |
+-----------+--------+--------+
|   Total   |   227  |   57   |
+-----------+--------+--------+
