// Seed: 2880634552
module module_0;
  logic [1 : 1] id_1;
  always @(-1 or negedge id_1) begin : LABEL_0
    if (1) id_1 = -1;
    else id_1 <= "" == id_1;
  end
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    input wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input tri id_6,
    input uwire id_7,
    input tri id_8,
    input wire id_9,
    input tri0 id_10,
    input wor id_11,
    output tri1 id_12
);
  wire id_14;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
