<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\impl\gwsynthesis\TangcartMSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\TangcartMSX.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano_cartridge_t9\src\TangcartMSX.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov 16 07:55:50 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>17466</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5141</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>176</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>tclock</td>
<td>Base</td>
<td>279.408</td>
<td>3.579
<td>0.000</td>
<td>139.704</td>
<td></td>
<td></td>
<td>tclock_ibuf/I </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>46.568</td>
<td>21.474
<td>0.000</td>
<td>23.284</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>46.568</td>
<td>21.474
<td>0.000</td>
<td>23.284</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>93.136</td>
<td>10.737
<td>0.000</td>
<td>46.568</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>139.704</td>
<td>7.158
<td>0.000</td>
<td>69.852</td>
<td>tclock_ibuf/I</td>
<td>tclock</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>21.474(MHz)</td>
<td>35.753(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of tclock!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>tclock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tclock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.299</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.603</td>
</tr>
<tr>
<td>2</td>
<td>9.395</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.507</td>
</tr>
<tr>
<td>3</td>
<td>9.408</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.495</td>
</tr>
<tr>
<td>4</td>
<td>9.408</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.495</td>
</tr>
<tr>
<td>5</td>
<td>9.557</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.345</td>
</tr>
<tr>
<td>6</td>
<td>9.616</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.286</td>
</tr>
<tr>
<td>7</td>
<td>9.624</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.278</td>
</tr>
<tr>
<td>8</td>
<td>9.683</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.220</td>
</tr>
<tr>
<td>9</td>
<td>9.686</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.217</td>
</tr>
<tr>
<td>10</td>
<td>9.715</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.188</td>
</tr>
<tr>
<td>11</td>
<td>9.740</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.163</td>
</tr>
<tr>
<td>12</td>
<td>9.774</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.129</td>
</tr>
<tr>
<td>13</td>
<td>9.818</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.084</td>
</tr>
<tr>
<td>14</td>
<td>9.845</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.058</td>
</tr>
<tr>
<td>15</td>
<td>9.893</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.009</td>
</tr>
<tr>
<td>16</td>
<td>9.937</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.965</td>
</tr>
<tr>
<td>17</td>
<td>9.945</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.958</td>
</tr>
<tr>
<td>18</td>
<td>9.984</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.919</td>
</tr>
<tr>
<td>19</td>
<td>9.990</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.913</td>
</tr>
<tr>
<td>20</td>
<td>10.003</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.899</td>
</tr>
<tr>
<td>21</td>
<td>10.004</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.899</td>
</tr>
<tr>
<td>22</td>
<td>10.067</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.835</td>
</tr>
<tr>
<td>23</td>
<td>10.095</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.807</td>
</tr>
<tr>
<td>24</td>
<td>10.095</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>12.807</td>
</tr>
<tr>
<td>25</td>
<td>10.103</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>23.284</td>
<td>-0.019</td>
<td>13.157</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.479</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_18_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[19]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.479</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_17_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[18]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>3</td>
<td>0.479</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_7_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[8]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>4</td>
<td>0.479</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_4_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>5</td>
<td>0.555</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_3_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>6</td>
<td>0.555</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_2_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>7</td>
<td>0.555</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_0_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>8</td>
<td>0.555</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_3_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>9</td>
<td>0.555</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_2_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>10</td>
<td>0.555</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_5_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>11</td>
<td>0.559</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_1_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>12</td>
<td>0.559</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_7_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>13</td>
<td>0.559</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_6_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>14</td>
<td>0.559</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_1_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>15</td>
<td>0.559</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_0_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>16</td>
<td>0.559</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_4_s0/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>17</td>
<td>0.561</td>
<td>u_dcsg/u_sn76489_audio/noise_rst_r_s0/Q</td>
<td>u_dcsg/u_sn76489_audio/noise_ff_r_s0/SET</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>18</td>
<td>0.561</td>
<td>u_ssg/u_ssg_0/ff_rdata_en_s0/Q</td>
<td>u_ssg/ff_rdata_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>19</td>
<td>0.561</td>
<td>u_ssg/u_ssg_0/ff_rdata_en_s0/Q</td>
<td>u_ssg/ff_rdata_7_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>20</td>
<td>0.597</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/envcntr_sr_16_s7/Q</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/envcntr_sr_16_s11/AD[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.609</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>u_dcsg/u_sn76489_audio/noise_cnt_r_0_s0/Q</td>
<td>u_dcsg/u_sn76489_audio/noise_cnt_r_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>u_dcsg/u_sn76489_audio/ch_b_cnt_r_7_s0/Q</td>
<td>u_dcsg/u_sn76489_audio/ch_b_cnt_r_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_5_s0/Q</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_7_s0/Q</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_8_s0/Q</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_8_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_4mhz_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_sound_11_s0</td>
</tr>
<tr>
<td>5</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_wait_1_s2</td>
</tr>
<tr>
<td>6</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/mute_s0</td>
</tr>
<tr>
<td>8</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/vol_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/dr_reg[1]_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>21.956</td>
<td>23.206</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_1_s3</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.716</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ch45_ram_q_2_s0/I2</td>
</tr>
<tr>
<td>9.342</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ch45_ram_q_2_s0/F</td>
</tr>
<tr>
<td>9.853</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.479</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.304</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>11.930</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>11.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I0</td>
</tr>
<tr>
<td>12.967</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>14.957</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C43</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/AD[1]</td>
</tr>
<tr>
<td>15.216</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C43</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/DO[3]</td>
</tr>
<tr>
<td>16.505</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_3_G[0]_s0/I1</td>
</tr>
<tr>
<td>17.327</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_3_G[0]_s0/F</td>
</tr>
<tr>
<td>17.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.617, 33.941%; route: 8.528, 62.690%; tC2Q: 0.458, 3.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>9.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C32[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>10.994</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>11.620</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C35[2][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>11.648</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>12.680</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>15.119</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C35</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_0_s/AD[0]</td>
</tr>
<tr>
<td>15.378</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C35</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_0_s/DO[0]</td>
</tr>
<tr>
<td>16.199</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>17.231</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[2][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>17.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[2][B]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_0_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C35[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.201, 31.103%; route: 8.848, 65.504%; tC2Q: 0.458, 3.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>9.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C32[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>10.994</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>11.620</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C35[2][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>11.648</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>12.680</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>15.119</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C35</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_0_s/AD[0]</td>
</tr>
<tr>
<td>15.400</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C35</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_0_s/DO[2]</td>
</tr>
<tr>
<td>16.186</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_2_G[0]_s0/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_2_G[0]_s0/F</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[1][B]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_2_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.223, 31.293%; route: 8.814, 65.311%; tC2Q: 0.458, 3.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>9.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C32[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>10.994</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>11.620</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C35[2][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>11.648</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>12.680</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>15.119</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C35</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_0_s/AD[0]</td>
</tr>
<tr>
<td>15.400</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C35</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_0_s/DO[3]</td>
</tr>
<tr>
<td>16.186</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_3_G[0]_s0/I1</td>
</tr>
<tr>
<td>17.218</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_3_G[0]_s0/F</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_3_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.223, 31.293%; route: 8.814, 65.311%; tC2Q: 0.458, 3.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.716</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ch45_ram_q_2_s0/I2</td>
</tr>
<tr>
<td>9.342</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ch45_ram_q_2_s0/F</td>
</tr>
<tr>
<td>9.853</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.479</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.304</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>11.930</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>11.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I0</td>
</tr>
<tr>
<td>12.967</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>14.957</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C43</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/AD[1]</td>
</tr>
<tr>
<td>15.216</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C43</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/DO[2]</td>
</tr>
<tr>
<td>16.037</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_2_G[0]_s0/I1</td>
</tr>
<tr>
<td>17.069</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_2_G[0]_s0/F</td>
</tr>
<tr>
<td>17.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.827, 36.171%; route: 8.060, 60.395%; tC2Q: 0.458, 3.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>9.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C32[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>10.994</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>11.620</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C35[2][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>11.648</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>12.680</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>14.844</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C35</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_1_s/AD[0]</td>
</tr>
<tr>
<td>15.124</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C35</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_1_s/DO[1]</td>
</tr>
<tr>
<td>15.911</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_5_G[0]_s0/I0</td>
</tr>
<tr>
<td>17.010</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_5_G[0]_s0/F</td>
</tr>
<tr>
<td>17.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_5_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.290, 32.287%; route: 8.538, 64.263%; tC2Q: 0.458, 3.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>9.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C32[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>10.994</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>11.620</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C35[2][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>11.648</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>12.680</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>14.174</td>
<td>1.494</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R5C35</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_0_s/AD[0]</td>
</tr>
<tr>
<td>14.433</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C35</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_0_s/DO[1]</td>
</tr>
<tr>
<td>15.903</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_1_G[0]_s0/I0</td>
</tr>
<tr>
<td>17.002</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C35[2][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_1_G[0]_s0/F</td>
</tr>
<tr>
<td>17.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_1_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C35[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.268, 32.144%; route: 8.552, 64.404%; tC2Q: 0.458, 3.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.716</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ch45_ram_q_2_s0/I2</td>
</tr>
<tr>
<td>9.342</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ch45_ram_q_2_s0/F</td>
</tr>
<tr>
<td>9.853</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.479</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.304</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s7/I2</td>
</tr>
<tr>
<td>11.930</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s7/F</td>
</tr>
<tr>
<td>11.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s6/I0</td>
</tr>
<tr>
<td>12.757</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s6/F</td>
</tr>
<tr>
<td>14.753</td>
<td>1.996</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C42</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/AD[2]</td>
</tr>
<tr>
<td>15.012</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C42</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/DO[1]</td>
</tr>
<tr>
<td>16.317</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_5_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.943</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_5_G[0]_s0/F</td>
</tr>
<tr>
<td>16.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.211, 31.855%; route: 8.550, 64.678%; tC2Q: 0.458, 3.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>9.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C32[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>10.709</td>
<td>1.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>11.511</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>11.937</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_1_s1/I2</td>
</tr>
<tr>
<td>12.969</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_1_s1/F</td>
</tr>
<tr>
<td>14.774</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C37</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_1_0_s/AD[1]</td>
</tr>
<tr>
<td>15.055</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C37</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_1_0_s/DO[2]</td>
</tr>
<tr>
<td>15.841</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_2_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.940</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_2_G[0]_s0/F</td>
</tr>
<tr>
<td>16.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_2_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.466, 33.789%; route: 8.293, 62.743%; tC2Q: 0.458, 3.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.716</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ch45_ram_q_2_s0/I2</td>
</tr>
<tr>
<td>9.342</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ch45_ram_q_2_s0/F</td>
</tr>
<tr>
<td>9.853</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.479</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.304</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>11.930</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>11.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I0</td>
</tr>
<tr>
<td>12.967</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>14.799</td>
<td>1.832</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C42</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/AD[1]</td>
</tr>
<tr>
<td>15.059</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C42</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_1_s/DO[3]</td>
</tr>
<tr>
<td>15.879</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_7_G[0]_s0/I0</td>
</tr>
<tr>
<td>16.911</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_7_G[0]_s0/F</td>
</tr>
<tr>
<td>16.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.827, 36.603%; route: 7.902, 59.922%; tC2Q: 0.458, 3.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>9.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C32[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>10.709</td>
<td>1.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>11.511</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>11.937</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_1_s1/I2</td>
</tr>
<tr>
<td>12.969</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_1_s1/F</td>
</tr>
<tr>
<td>14.774</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C37</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_1_0_s/AD[1]</td>
</tr>
<tr>
<td>15.033</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_1_0_s/DO[0]</td>
</tr>
<tr>
<td>15.854</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.886</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>16.886</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_0_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.377, 33.255%; route: 8.327, 63.263%; tC2Q: 0.458, 3.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.716</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ch45_ram_q_2_s0/I2</td>
</tr>
<tr>
<td>9.342</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ch45_ram_q_2_s0/F</td>
</tr>
<tr>
<td>9.853</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.479</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.304</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s7/I2</td>
</tr>
<tr>
<td>11.930</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s7/F</td>
</tr>
<tr>
<td>11.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s6/I0</td>
</tr>
<tr>
<td>12.757</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s6/F</td>
</tr>
<tr>
<td>14.753</td>
<td>1.996</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C42</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/AD[2]</td>
</tr>
<tr>
<td>15.034</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C42</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/DO[2]</td>
</tr>
<tr>
<td>15.820</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_6_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.852</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_6_G[0]_s0/F</td>
</tr>
<tr>
<td>16.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.639, 35.334%; route: 8.031, 61.175%; tC2Q: 0.458, 3.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>9.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C32[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>10.037</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>11.136</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C33[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>12.125</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/I2</td>
</tr>
<tr>
<td>12.947</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C33[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/F</td>
</tr>
<tr>
<td>14.629</td>
<td>1.681</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C36</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_0_s/AD[3]</td>
</tr>
<tr>
<td>14.888</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_0_s/DO[0]</td>
</tr>
<tr>
<td>15.709</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.808</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C36[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>16.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[1][B]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_0_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C36[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.531, 34.631%; route: 8.095, 61.866%; tC2Q: 0.458, 3.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>9.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C32[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>10.994</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>11.620</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C35[2][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>11.648</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>12.680</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>14.669</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C34</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_1_s/AD[0]</td>
</tr>
<tr>
<td>14.928</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C34</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_1_s/DO[3]</td>
</tr>
<tr>
<td>15.749</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_7_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.781</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_7_G[0]_s0/F</td>
</tr>
<tr>
<td>16.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_7_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.201, 32.174%; route: 8.398, 64.316%; tC2Q: 0.458, 3.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>9.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C32[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>10.994</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>11.620</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C35[2][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>11.648</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>12.680</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>14.844</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C35</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_1_s/AD[0]</td>
</tr>
<tr>
<td>15.124</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C35</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_0_1_s/DO[0]</td>
</tr>
<tr>
<td>15.911</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_4_G[0]_s0/I0</td>
</tr>
<tr>
<td>16.733</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_4_G[0]_s0/F</td>
</tr>
<tr>
<td>16.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_4_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.013, 30.845%; route: 8.538, 65.631%; tC2Q: 0.458, 3.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.716</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ch45_ram_q_2_s0/I2</td>
</tr>
<tr>
<td>9.342</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ch45_ram_q_2_s0/F</td>
</tr>
<tr>
<td>9.853</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.479</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.304</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/I2</td>
</tr>
<tr>
<td>11.930</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s7/F</td>
</tr>
<tr>
<td>11.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/I0</td>
</tr>
<tr>
<td>12.967</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_1_s6/F</td>
</tr>
<tr>
<td>14.957</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C43</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/AD[1]</td>
</tr>
<tr>
<td>15.238</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C43</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/DO[0]</td>
</tr>
<tr>
<td>15.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.689</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_0_G[0]_s0/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C43[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.849, 37.399%; route: 7.658, 59.066%; tC2Q: 0.458, 3.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>9.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C32[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>10.709</td>
<td>1.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>11.511</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>11.937</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_1_s1/I2</td>
</tr>
<tr>
<td>12.969</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_1_s1/F</td>
</tr>
<tr>
<td>14.311</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C38</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_1_1_s/AD[1]</td>
</tr>
<tr>
<td>14.570</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_1_1_s/DO[1]</td>
</tr>
<tr>
<td>15.859</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_5_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.681</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_5_G[0]_s0/F</td>
</tr>
<tr>
<td>16.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_5_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.167, 32.160%; route: 8.332, 64.303%; tC2Q: 0.458, 3.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.716</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ch45_ram_q_2_s0/I2</td>
</tr>
<tr>
<td>9.342</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ch45_ram_q_2_s0/F</td>
</tr>
<tr>
<td>9.853</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.479</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.304</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s7/I2</td>
</tr>
<tr>
<td>11.930</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s7/F</td>
</tr>
<tr>
<td>11.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s6/I0</td>
</tr>
<tr>
<td>12.757</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C41[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_2_s6/F</td>
</tr>
<tr>
<td>14.753</td>
<td>1.996</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C42</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/AD[2]</td>
</tr>
<tr>
<td>15.034</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C42</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_1_s/DO[0]</td>
</tr>
<tr>
<td>15.820</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_4_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.642</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_4_G[0]_s0/F</td>
</tr>
<tr>
<td>16.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[1][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.429, 34.283%; route: 8.031, 62.169%; tC2Q: 0.458, 3.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>9.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C32[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>10.037</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>11.136</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C33[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>12.125</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/I2</td>
</tr>
<tr>
<td>12.947</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C33[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/F</td>
</tr>
<tr>
<td>14.266</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C35</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_0_1_s/AD[3]</td>
</tr>
<tr>
<td>14.525</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_0_1_s/DO[1]</td>
</tr>
<tr>
<td>15.814</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_5_G[0]_s0/I0</td>
</tr>
<tr>
<td>16.636</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_5_G[0]_s0/F</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_5_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.254, 32.946%; route: 8.200, 63.505%; tC2Q: 0.458, 3.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.716</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ch45_ram_q_2_s0/I2</td>
</tr>
<tr>
<td>9.342</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ch45_ram_q_2_s0/F</td>
</tr>
<tr>
<td>9.853</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/I1</td>
</tr>
<tr>
<td>10.479</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C42[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s16/F</td>
</tr>
<tr>
<td>11.304</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/I2</td>
</tr>
<tr>
<td>11.930</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s7/F</td>
</tr>
<tr>
<td>11.935</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/I0</td>
</tr>
<tr>
<td>12.967</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_3_s6/F</td>
</tr>
<tr>
<td>14.456</td>
<td>1.489</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C41</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/AD[3]</td>
</tr>
<tr>
<td>14.737</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C41</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_0_0_s/DO[1]</td>
</tr>
<tr>
<td>15.524</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_1_G[0]_s0/I0</td>
</tr>
<tr>
<td>16.623</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_DOL_1_G[0]_s0/F</td>
</tr>
<tr>
<td>16.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C43[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 38.109%; route: 7.525, 58.337%; tC2Q: 0.458, 3.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>9.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C32[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>10.709</td>
<td>1.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>11.511</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>11.937</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_1_s1/I2</td>
</tr>
<tr>
<td>12.969</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch3_ram_addr_1_s1/F</td>
</tr>
<tr>
<td>14.774</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C37</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_1_0_s/AD[1]</td>
</tr>
<tr>
<td>15.033</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C37</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_wavetable_ram_1_0_s/DO[1]</td>
</tr>
<tr>
<td>15.523</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_1_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.622</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/wavetable_ram_DOL_1_G[0]_s0/F</td>
</tr>
<tr>
<td>16.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch3/ramstyle_block.wavedata_ram_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.444, 34.454%; route: 7.996, 61.993%; tC2Q: 0.458, 3.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>9.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C32[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>10.994</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[2][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>11.620</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C35[2][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>11.648</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/I2</td>
</tr>
<tr>
<td>12.680</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch1_ram_addr_0_s2/F</td>
</tr>
<tr>
<td>14.669</td>
<td>1.990</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R6C34</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_1_s/AD[0]</td>
</tr>
<tr>
<td>14.950</td>
<td>0.281</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C34</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_wavetable_ram_1_1_s/DO[2]</td>
</tr>
<tr>
<td>15.737</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_6_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.559</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/wavetable_ram_DOL_6_G[0]_s0/F</td>
</tr>
<tr>
<td>16.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_6_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch1/ramstyle_block.wavedata_ram_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.013, 31.264%; route: 8.364, 65.165%; tC2Q: 0.458, 3.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>9.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C32[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>10.037</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>11.136</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C33[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>12.125</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/I2</td>
</tr>
<tr>
<td>12.947</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C33[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/F</td>
</tr>
<tr>
<td>14.629</td>
<td>1.681</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C36</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_0_s/AD[3]</td>
</tr>
<tr>
<td>14.888</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_0_s/DO[2]</td>
</tr>
<tr>
<td>15.709</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_2_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.531</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_2_G[0]_s0/F</td>
</tr>
<tr>
<td>16.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_2_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C36[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.254, 33.217%; route: 8.095, 63.204%; tC2Q: 0.458, 3.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.626</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>9.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C32[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>10.037</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s10/I3</td>
</tr>
<tr>
<td>11.136</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C33[1][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_4_s10/F</td>
</tr>
<tr>
<td>12.125</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/I2</td>
</tr>
<tr>
<td>12.947</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C33[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch2_ram_addr_3_s1/F</td>
</tr>
<tr>
<td>14.629</td>
<td>1.681</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C36</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_0_s/AD[3]</td>
</tr>
<tr>
<td>14.888</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_wavetable_ram_1_0_s/DO[3]</td>
</tr>
<tr>
<td>15.709</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_3_G[0]_s0/I1</td>
</tr>
<tr>
<td>16.531</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/wavetable_ram_DOL_3_G[0]_s0/F</td>
</tr>
<tr>
<td>16.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0/CLK</td>
</tr>
<tr>
<td>26.626</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch2/ramstyle_block.wavedata_ram_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.254, 33.217%; route: 8.095, 63.204%; tC2Q: 0.458, 3.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
<tr>
<td>4.182</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/Q</td>
</tr>
<tr>
<td>6.124</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/I0</td>
</tr>
<tr>
<td>6.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n544_s2/F</td>
</tr>
<tr>
<td>8.546</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[3][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/I1</td>
</tr>
<tr>
<td>9.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C32[3][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n163_s4/F</td>
</tr>
<tr>
<td>10.349</td>
<td>1.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s5/I1</td>
</tr>
<tr>
<td>11.171</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C36[0][B]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s5/F</td>
</tr>
<tr>
<td>12.157</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C40[2][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s7/I3</td>
</tr>
<tr>
<td>13.256</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R9C40[2][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/n396_s7/F</td>
</tr>
<tr>
<td>15.066</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[3][A]</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s13/I1</td>
</tr>
<tr>
<td>16.092</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C42[3][A]</td>
<td style=" background: #97FFFF;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/ch45_ram_addr_4_s13/F</td>
</tr>
<tr>
<td>16.880</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43</td>
<td style=" font-weight:bold;">u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s/CLK</td>
</tr>
<tr>
<td>26.983</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C43</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_mem_ch45/wavetable_ram_wavetable_ram_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.199, 31.916%; route: 8.499, 64.601%; tC2Q: 0.458, 3.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_18_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_18_s0/Q</td>
</tr>
<tr>
<td>4.229</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.750</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_17_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C6[1][B]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_17_s0/Q</td>
</tr>
<tr>
<td>4.229</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.750</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_7_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C5[1][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_7_s0/Q</td>
</tr>
<tr>
<td>4.229</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.750</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_4_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_4_s0/Q</td>
</tr>
<tr>
<td>4.229</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.750</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_3_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C14[1][B]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_3_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C13</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_2_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C14[1][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_2_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C13</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_0_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C14[0][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_0_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C13</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_3_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C14[1][B]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_3_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C13</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_2_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C14[1][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_2_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C13</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C9[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_5_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C9[0][B]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_5_s0/Q</td>
</tr>
<tr>
<td>4.232</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C8</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_1_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C14[0][B]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[4]_1_s0/Q</td>
</tr>
<tr>
<td>4.235</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C13</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_inst/u_d9reg/sr[5]_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.627%; tC2Q: 0.333, 58.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C9[1][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_7_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C9[1][B]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_7_s0/Q</td>
</tr>
<tr>
<td>4.235</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C8</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.627%; tC2Q: 0.333, 58.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C9[1][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_6_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C9[1][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_6_s0/Q</td>
</tr>
<tr>
<td>4.235</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C8</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.627%; tC2Q: 0.333, 58.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[0][B]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_1_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C14[0][B]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_1_s0/Q</td>
</tr>
<tr>
<td>4.236</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C13</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_0_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C14[0][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[4]_0_s0/Q</td>
</tr>
<tr>
<td>4.236</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C13</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_vol/u_d9reg/sr[5]_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C9[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_4_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C9[0][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[4]_4_s0/Q</td>
</tr>
<tr>
<td>4.236</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C8</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C8</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C8</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/u_fnum_lsbs/u_d9reg/sr[5]_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dcsg/u_sn76489_audio/noise_rst_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dcsg/u_sn76489_audio/noise_ff_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>u_dcsg/u_sn76489_audio/noise_rst_r_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R8C26[0][B]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_audio/noise_rst_r_s0/Q</td>
</tr>
<tr>
<td>4.237</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_audio/noise_ff_r_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td>u_dcsg/u_sn76489_audio/noise_ff_r_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C26[1][B]</td>
<td>u_dcsg/u_sn76489_audio/noise_ff_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ssg/u_ssg_0/ff_rdata_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ssg/ff_rdata_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>u_ssg/u_ssg_0/ff_rdata_en_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">u_ssg/u_ssg_0/ff_rdata_en_s0/Q</td>
</tr>
<tr>
<td>4.237</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][B]</td>
<td style=" font-weight:bold;">u_ssg/ff_rdata_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][B]</td>
<td>u_ssg/ff_rdata_4_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C34[1][B]</td>
<td>u_ssg/ff_rdata_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ssg/u_ssg_0/ff_rdata_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ssg/ff_rdata_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>u_ssg/u_ssg_0/ff_rdata_en_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">u_ssg/u_ssg_0/ff_rdata_en_s0/Q</td>
</tr>
<tr>
<td>4.237</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td style=" font-weight:bold;">u_ssg/ff_rdata_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>u_ssg/ff_rdata_7_s0/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>u_ssg/ff_rdata_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/envcntr_sr_16_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/envcntr_sr_16_s11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/envcntr_sr_16_s7/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R14C8[0][A]</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_EG/envcntr_sr_16_s7/Q</td>
</tr>
<tr>
<td>4.274</td>
<td>0.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9</td>
<td style=" font-weight:bold;">u_ikaopll_wrapper/u_ikaopll/u_EG/envcntr_sr_16_s11/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/envcntr_sr_16_s11/CLK</td>
</tr>
<tr>
<td>3.677</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/envcntr_sr_16_s11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.276, 45.301%; tC2Q: 0.333, 54.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dcsg/u_sn76489_audio/noise_cnt_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dcsg/u_sn76489_audio/noise_cnt_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>u_dcsg/u_sn76489_audio/noise_cnt_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C29[0][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_audio/noise_cnt_r_0_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>u_dcsg/u_sn76489_audio/n684_s2/I0</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td style=" background: #97FFFF;">u_dcsg/u_sn76489_audio/n684_s2/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_audio/noise_cnt_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>u_dcsg/u_sn76489_audio/noise_cnt_r_0_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>u_dcsg/u_sn76489_audio/noise_cnt_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dcsg/u_sn76489_audio/ch_b_cnt_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dcsg/u_sn76489_audio/ch_b_cnt_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>u_dcsg/u_sn76489_audio/ch_b_cnt_r_7_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_audio/ch_b_cnt_r_7_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>u_dcsg/u_sn76489_audio/n537_s0/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">u_dcsg/u_sn76489_audio/n537_s0/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_audio/ch_b_cnt_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>u_dcsg/u_sn76489_audio/ch_b_cnt_r_7_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>u_dcsg/u_sn76489_audio/ch_b_cnt_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_5_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_audio/ch_a_cnt_r_5_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>u_dcsg/u_sn76489_audio/n495_s0/I1</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">u_dcsg/u_sn76489_audio/n495_s0/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_audio/ch_a_cnt_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_5_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_7_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C26[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_audio/ch_a_cnt_r_7_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>u_dcsg/u_sn76489_audio/n493_s0/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" background: #97FFFF;">u_dcsg/u_sn76489_audio/n493_s0/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_audio/ch_a_cnt_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_7_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_8_s0/CLK</td>
</tr>
<tr>
<td>3.997</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C24[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_audio/ch_a_cnt_r_8_s0/Q</td>
</tr>
<tr>
<td>4.000</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td>u_dcsg/u_sn76489_audio/n492_s0/I2</td>
</tr>
<tr>
<td>4.372</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td style=" background: #97FFFF;">u_dcsg/u_sn76489_audio/n492_s0/F</td>
</tr>
<tr>
<td>4.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td style=" font-weight:bold;">u_dcsg/u_sn76489_audio/ch_a_cnt_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.480</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>1892</td>
<td>PLL_R</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_8_s0/CLK</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C24[1][A]</td>
<td>u_dcsg/u_sn76489_audio/ch_a_cnt_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_4mhz_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_4mhz_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_4mhz_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_sound_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_sound_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_sound_11_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_wait_1_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ff_wait_1_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ff_wait_1_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_vrc_s_main/bankreg2_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/mute_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/mute_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch1/mute_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/vol_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/vol_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_ikascc_wrapper/u_ikascc/IKASCC_SYNC_MODE.u_player_main/u_ctrl_ch3/vol_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/dr_reg[1]_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/dr_reg[1]_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_REG/dr_reg[1]_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>21.956</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>23.206</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_1_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>26.764</td>
<td>3.480</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>27.026</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_1_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>50.047</td>
<td>3.480</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>50.232</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>u_ikaopll_wrapper/u_ikaopll/u_EG/hh_tt_start_attack_dly_1_s3/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1892</td>
<td>clk</td>
<td>9.299</td>
<td>0.262</td>
</tr>
<tr>
<td>562</td>
<td>n86_4</td>
<td>31.755</td>
<td>4.241</td>
</tr>
<tr>
<td>334</td>
<td>ff_reset[6]</td>
<td>38.191</td>
<td>3.754</td>
</tr>
<tr>
<td>224</td>
<td>n88_11</td>
<td>31.755</td>
<td>3.598</td>
</tr>
<tr>
<td>171</td>
<td>m_nc_sel_z_6</td>
<td>34.108</td>
<td>3.937</td>
</tr>
<tr>
<td>114</td>
<td>n672_5</td>
<td>40.186</td>
<td>3.887</td>
</tr>
<tr>
<td>72</td>
<td>cyc19c_phase_modded[8]</td>
<td>26.005</td>
<td>2.033</td>
</tr>
<tr>
<td>67</td>
<td>hh_tt_start_attack_dly_1_6</td>
<td>33.885</td>
<td>4.466</td>
</tr>
<tr>
<td>60</td>
<td>n25_7</td>
<td>39.156</td>
<td>3.781</td>
</tr>
<tr>
<td>59</td>
<td>m_nc_sel_z</td>
<td>31.938</td>
<td>3.305</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R6C16</td>
<td>88.89%</td>
</tr>
<tr>
<td>R7C39</td>
<td>87.50%</td>
</tr>
<tr>
<td>R13C26</td>
<td>87.50%</td>
</tr>
<tr>
<td>R20C6</td>
<td>86.11%</td>
</tr>
<tr>
<td>R9C5</td>
<td>86.11%</td>
</tr>
<tr>
<td>R21C42</td>
<td>84.72%</td>
</tr>
<tr>
<td>R21C6</td>
<td>84.72%</td>
</tr>
<tr>
<td>R17C12</td>
<td>84.72%</td>
</tr>
<tr>
<td>R16C28</td>
<td>84.72%</td>
</tr>
<tr>
<td>R16C29</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
