
UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005364  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08005504  08005504  00006504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005614  08005614  000070bc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005614  08005614  00006614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800561c  0800561c  000070bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800561c  0800561c  0000661c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005620  08005620  00006620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000bc  20000000  08005624  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a4  200000bc  080056e0  000070bc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000360  080056e0  00007360  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000070bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ca96  00000000  00000000  000070ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002aae  00000000  00000000  00013b82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b40  00000000  00000000  00016630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000086d  00000000  00000000  00017170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018c4d  00000000  00000000  000179dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f103  00000000  00000000  0003062a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009409b  00000000  00000000  0003f72d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d37c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003254  00000000  00000000  000d380c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000d6a60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000bc 	.word	0x200000bc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080054ec 	.word	0x080054ec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000c0 	.word	0x200000c0
 80001dc:	080054ec 	.word	0x080054ec

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005b2:	463b      	mov	r3, r7
 80005b4:	2200      	movs	r2, #0
 80005b6:	601a      	str	r2, [r3, #0]
 80005b8:	605a      	str	r2, [r3, #4]
 80005ba:	609a      	str	r2, [r3, #8]
 80005bc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005be:	4b21      	ldr	r3, [pc, #132]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005c0:	4a21      	ldr	r2, [pc, #132]	@ (8000648 <MX_ADC1_Init+0x9c>)
 80005c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005c4:	4b1f      	ldr	r3, [pc, #124]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005c6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80005ca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005cc:	4b1d      	ldr	r3, [pc, #116]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005d2:	4b1c      	ldr	r3, [pc, #112]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005d8:	4b1a      	ldr	r3, [pc, #104]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005da:	2200      	movs	r2, #0
 80005dc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005de:	4b19      	ldr	r3, [pc, #100]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005e6:	4b17      	ldr	r3, [pc, #92]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005ec:	4b15      	ldr	r3, [pc, #84]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005ee:	4a17      	ldr	r2, [pc, #92]	@ (800064c <MX_ADC1_Init+0xa0>)
 80005f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005f2:	4b14      	ldr	r3, [pc, #80]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005f8:	4b12      	ldr	r3, [pc, #72]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005fa:	2201      	movs	r2, #1
 80005fc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005fe:	4b11      	ldr	r3, [pc, #68]	@ (8000644 <MX_ADC1_Init+0x98>)
 8000600:	2200      	movs	r2, #0
 8000602:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000606:	4b0f      	ldr	r3, [pc, #60]	@ (8000644 <MX_ADC1_Init+0x98>)
 8000608:	2201      	movs	r2, #1
 800060a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800060c:	480d      	ldr	r0, [pc, #52]	@ (8000644 <MX_ADC1_Init+0x98>)
 800060e:	f001 fb53 	bl	8001cb8 <HAL_ADC_Init>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d001      	beq.n	800061c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000618:	f000 fcd8 	bl	8000fcc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800061c:	2308      	movs	r3, #8
 800061e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000620:	2301      	movs	r3, #1
 8000622:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000624:	2300      	movs	r3, #0
 8000626:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000628:	463b      	mov	r3, r7
 800062a:	4619      	mov	r1, r3
 800062c:	4805      	ldr	r0, [pc, #20]	@ (8000644 <MX_ADC1_Init+0x98>)
 800062e:	f001 fd77 	bl	8002120 <HAL_ADC_ConfigChannel>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d001      	beq.n	800063c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000638:	f000 fcc8 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800063c:	bf00      	nop
 800063e:	3710      	adds	r7, #16
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	200000dc 	.word	0x200000dc
 8000648:	40012000 	.word	0x40012000
 800064c:	0f000001 	.word	0x0f000001

08000650 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b08a      	sub	sp, #40	@ 0x28
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000658:	f107 0314 	add.w	r3, r7, #20
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
 8000666:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a1b      	ldr	r2, [pc, #108]	@ (80006dc <HAL_ADC_MspInit+0x8c>)
 800066e:	4293      	cmp	r3, r2
 8000670:	d12f      	bne.n	80006d2 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000672:	2300      	movs	r3, #0
 8000674:	613b      	str	r3, [r7, #16]
 8000676:	4b1a      	ldr	r3, [pc, #104]	@ (80006e0 <HAL_ADC_MspInit+0x90>)
 8000678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800067a:	4a19      	ldr	r2, [pc, #100]	@ (80006e0 <HAL_ADC_MspInit+0x90>)
 800067c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000680:	6453      	str	r3, [r2, #68]	@ 0x44
 8000682:	4b17      	ldr	r3, [pc, #92]	@ (80006e0 <HAL_ADC_MspInit+0x90>)
 8000684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800068a:	613b      	str	r3, [r7, #16]
 800068c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800068e:	2300      	movs	r3, #0
 8000690:	60fb      	str	r3, [r7, #12]
 8000692:	4b13      	ldr	r3, [pc, #76]	@ (80006e0 <HAL_ADC_MspInit+0x90>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000696:	4a12      	ldr	r2, [pc, #72]	@ (80006e0 <HAL_ADC_MspInit+0x90>)
 8000698:	f043 0302 	orr.w	r3, r3, #2
 800069c:	6313      	str	r3, [r2, #48]	@ 0x30
 800069e:	4b10      	ldr	r3, [pc, #64]	@ (80006e0 <HAL_ADC_MspInit+0x90>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	f003 0302 	and.w	r3, r3, #2
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006aa:	2301      	movs	r3, #1
 80006ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006ae:	2303      	movs	r3, #3
 80006b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b2:	2300      	movs	r3, #0
 80006b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006b6:	f107 0314 	add.w	r3, r7, #20
 80006ba:	4619      	mov	r1, r3
 80006bc:	4809      	ldr	r0, [pc, #36]	@ (80006e4 <HAL_ADC_MspInit+0x94>)
 80006be:	f002 f90b 	bl	80028d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 80006c2:	2200      	movs	r2, #0
 80006c4:	2105      	movs	r1, #5
 80006c6:	2012      	movs	r0, #18
 80006c8:	f002 f83d 	bl	8002746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80006cc:	2012      	movs	r0, #18
 80006ce:	f002 f856 	bl	800277e <HAL_NVIC_EnableIRQ>
  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006d2:	bf00      	nop
 80006d4:	3728      	adds	r7, #40	@ 0x28
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	40012000 	.word	0x40012000
 80006e0:	40023800 	.word	0x40023800
 80006e4:	40020400 	.word	0x40020400

080006e8 <ADC1_StartIT>:

/* USER CODE BEGIN 1 */

/* 연속 변환 + 인터럽트 시작 */
void ADC1_StartIT(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
    // NVIC은 MspInit에서 한 번만 켜주는 게 정석이지만,
    // 안전하게 여기서도 보장하고 싶다면 아래 두 줄 넣어도 됩니다(중복 호출 무해).
    // HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
    // HAL_NVIC_EnableIRQ(ADC_IRQn);

    HAL_ADC_Start_IT(&hadc1);
 80006ec:	4802      	ldr	r0, [pc, #8]	@ (80006f8 <ADC1_StartIT+0x10>)
 80006ee:	f001 fb27 	bl	8001d40 <HAL_ADC_Start_IT>
}
 80006f2:	bf00      	nop
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	200000dc 	.word	0x200000dc

080006fc <HAL_ADC_ConvCpltCallback>:

// 변환 완료 시 자동 호출되는 콜백 (HAL 내부에서 호출됨)
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a06      	ldr	r2, [pc, #24]	@ (8000724 <HAL_ADC_ConvCpltCallback+0x28>)
 800070a:	4293      	cmp	r3, r2
 800070c:	d106      	bne.n	800071c <HAL_ADC_ConvCpltCallback+0x20>
    {
        adc_value = HAL_ADC_GetValue(hadc);  // 변환 결과 저장
 800070e:	6878      	ldr	r0, [r7, #4]
 8000710:	f001 fce4 	bl	80020dc <HAL_ADC_GetValue>
 8000714:	4603      	mov	r3, r0
 8000716:	b29a      	uxth	r2, r3
 8000718:	4b03      	ldr	r3, [pc, #12]	@ (8000728 <HAL_ADC_ConvCpltCallback+0x2c>)
 800071a:	801a      	strh	r2, [r3, #0]
    }
}
 800071c:	bf00      	nop
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	40012000 	.word	0x40012000
 8000728:	200000d8 	.word	0x200000d8

0800072c <buttonGetPressed>:
				{GPIOB, GPIO_PIN_14, 0},
				{GPIOB, GPIO_PIN_13, 0}
		};

bool buttonGetPressed(uint8_t num)
{
 800072c:	b590      	push	{r4, r7, lr}
 800072e:	b085      	sub	sp, #20
 8000730:	af00      	add	r7, sp, #0
 8000732:	4603      	mov	r3, r0
 8000734:	71fb      	strb	r3, [r7, #7]
	static uint32_t prevTime[4] = {0xFFFFFFFF};

	if(prevTime[num] == 0xFFFFFFFF)
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	4a28      	ldr	r2, [pc, #160]	@ (80007dc <buttonGetPressed+0xb0>)
 800073a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800073e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000742:	d106      	bne.n	8000752 <buttonGetPressed+0x26>
	{
		prevTime[num] = HAL_GetTick();
 8000744:	79fc      	ldrb	r4, [r7, #7]
 8000746:	f001 faab 	bl	8001ca0 <HAL_GetTick>
 800074a:	4603      	mov	r3, r0
 800074c:	4a23      	ldr	r2, [pc, #140]	@ (80007dc <buttonGetPressed+0xb0>)
 800074e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	}

	bool ret = false;
 8000752:	2300      	movs	r3, #0
 8000754:	73fb      	strb	r3, [r7, #15]

	if(HAL_GPIO_ReadPin(button[num].port, button[num].pinNumber) == button[num].onState)
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	4a21      	ldr	r2, [pc, #132]	@ (80007e0 <buttonGetPressed+0xb4>)
 800075a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800075e:	79fb      	ldrb	r3, [r7, #7]
 8000760:	491f      	ldr	r1, [pc, #124]	@ (80007e0 <buttonGetPressed+0xb4>)
 8000762:	00db      	lsls	r3, r3, #3
 8000764:	440b      	add	r3, r1
 8000766:	889b      	ldrh	r3, [r3, #4]
 8000768:	4619      	mov	r1, r3
 800076a:	4610      	mov	r0, r2
 800076c:	f002 fa38 	bl	8002be0 <HAL_GPIO_ReadPin>
 8000770:	4603      	mov	r3, r0
 8000772:	4619      	mov	r1, r3
 8000774:	79fb      	ldrb	r3, [r7, #7]
 8000776:	4a1a      	ldr	r2, [pc, #104]	@ (80007e0 <buttonGetPressed+0xb4>)
 8000778:	00db      	lsls	r3, r3, #3
 800077a:	4413      	add	r3, r2
 800077c:	799b      	ldrb	r3, [r3, #6]
 800077e:	4299      	cmp	r1, r3
 8000780:	d127      	bne.n	80007d2 <buttonGetPressed+0xa6>
	{
		uint32_t currTime = HAL_GetTick();
 8000782:	f001 fa8d 	bl	8001ca0 <HAL_GetTick>
 8000786:	60b8      	str	r0, [r7, #8]

		if(currTime - prevTime[num] > 200)
 8000788:	79fb      	ldrb	r3, [r7, #7]
 800078a:	4a14      	ldr	r2, [pc, #80]	@ (80007dc <buttonGetPressed+0xb0>)
 800078c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000790:	68ba      	ldr	r2, [r7, #8]
 8000792:	1ad3      	subs	r3, r2, r3
 8000794:	2bc8      	cmp	r3, #200	@ 0xc8
 8000796:	d91c      	bls.n	80007d2 <buttonGetPressed+0xa6>
		{
			if(HAL_GPIO_ReadPin(button[num].port, button[num].pinNumber) == button[num].onState)
 8000798:	79fb      	ldrb	r3, [r7, #7]
 800079a:	4a11      	ldr	r2, [pc, #68]	@ (80007e0 <buttonGetPressed+0xb4>)
 800079c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80007a0:	79fb      	ldrb	r3, [r7, #7]
 80007a2:	490f      	ldr	r1, [pc, #60]	@ (80007e0 <buttonGetPressed+0xb4>)
 80007a4:	00db      	lsls	r3, r3, #3
 80007a6:	440b      	add	r3, r1
 80007a8:	889b      	ldrh	r3, [r3, #4]
 80007aa:	4619      	mov	r1, r3
 80007ac:	4610      	mov	r0, r2
 80007ae:	f002 fa17 	bl	8002be0 <HAL_GPIO_ReadPin>
 80007b2:	4603      	mov	r3, r0
 80007b4:	4619      	mov	r1, r3
 80007b6:	79fb      	ldrb	r3, [r7, #7]
 80007b8:	4a09      	ldr	r2, [pc, #36]	@ (80007e0 <buttonGetPressed+0xb4>)
 80007ba:	00db      	lsls	r3, r3, #3
 80007bc:	4413      	add	r3, r2
 80007be:	799b      	ldrb	r3, [r3, #6]
 80007c0:	4299      	cmp	r1, r3
 80007c2:	d101      	bne.n	80007c8 <buttonGetPressed+0x9c>
			{
				ret = true;
 80007c4:	2301      	movs	r3, #1
 80007c6:	73fb      	strb	r3, [r7, #15]
			}
			prevTime[num] = currTime;
 80007c8:	79fb      	ldrb	r3, [r7, #7]
 80007ca:	4904      	ldr	r1, [pc, #16]	@ (80007dc <buttonGetPressed+0xb0>)
 80007cc:	68ba      	ldr	r2, [r7, #8]
 80007ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		}
	}
	return ret;
 80007d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80007d4:	4618      	mov	r0, r3
 80007d6:	3714      	adds	r7, #20
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd90      	pop	{r4, r7, pc}
 80007dc:	20000020 	.word	0x20000020
 80007e0:	20000000 	.word	0x20000000

080007e4 <is_moving_up>:
static int8_t pending = -1;     // 경유 후 재개 목적지(없으면 -1). 1칸만 사용
static bool   moving  = false;  // 모터 실제 회전 중?
static bool   pause_active = false; // 경유 도착 후 잠시 정지 중?

/* ===== 진행 방향 헬퍼 ===== */
static inline bool is_moving_up(void)   { return (target > current); }
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
 80007e8:	4b07      	ldr	r3, [pc, #28]	@ (8000808 <is_moving_up+0x24>)
 80007ea:	f993 2000 	ldrsb.w	r2, [r3]
 80007ee:	4b07      	ldr	r3, [pc, #28]	@ (800080c <is_moving_up+0x28>)
 80007f0:	f993 3000 	ldrsb.w	r3, [r3]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	bfcc      	ite	gt
 80007f8:	2301      	movgt	r3, #1
 80007fa:	2300      	movle	r3, #0
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	4618      	mov	r0, r3
 8000800:	46bd      	mov	sp, r7
 8000802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000806:	4770      	bx	lr
 8000808:	20000031 	.word	0x20000031
 800080c:	20000030 	.word	0x20000030

08000810 <is_moving_down>:
static inline bool is_moving_down(void) { return (target < current); }
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
 8000814:	4b07      	ldr	r3, [pc, #28]	@ (8000834 <is_moving_down+0x24>)
 8000816:	f993 2000 	ldrsb.w	r2, [r3]
 800081a:	4b07      	ldr	r3, [pc, #28]	@ (8000838 <is_moving_down+0x28>)
 800081c:	f993 3000 	ldrsb.w	r3, [r3]
 8000820:	429a      	cmp	r2, r3
 8000822:	bfb4      	ite	lt
 8000824:	2301      	movlt	r3, #1
 8000826:	2300      	movge	r3, #0
 8000828:	b2db      	uxtb	r3, r3
 800082a:	4618      	mov	r0, r3
 800082c:	46bd      	mov	sp, r7
 800082e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000832:	4770      	bx	lr
 8000834:	20000031 	.word	0x20000031
 8000838:	20000030 	.word	0x20000030

0800083c <elevator_init>:

/* =========================================================================
 * 초기화
 * ========================================================================= */
void elevator_init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b084      	sub	sp, #16
 8000840:	af02      	add	r7, sp, #8
    ADC1_StartIT();        // ADC IT 시작(완료 ISR이 adc_value 갱신)
 8000842:	f7ff ff51 	bl	80006e8 <ADC1_StartIT>
    stepper_init();        // 스텝 상태/핀 초기화
 8000846:	f000 fe13 	bl	8001470 <stepper_init>
    ps_init();             // 포토센서 초기화
 800084a:	f000 fce9 	bl	8001220 <ps_init>

    // 500ms 일시정지 타이머 준비(이후 재가동은 Reset 사용)
    softTimer_Init(swTimerID1, 500);
 800084e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000852:	2000      	movs	r0, #0
 8000854:	f000 ff98 	bl	8001788 <softTimer_Init>

    // 속도 모듈(ADC→주기(ms)) 셋업
    motor_speed_init(/*adc_min*/   100,
 8000858:	2301      	movs	r3, #1
 800085a:	9301      	str	r3, [sp, #4]
 800085c:	2301      	movs	r3, #1
 800085e:	9300      	str	r3, [sp, #0]
 8000860:	230a      	movs	r3, #10
 8000862:	2201      	movs	r2, #1
 8000864:	f640 41e4 	movw	r1, #3300	@ 0xce4
 8000868:	2064      	movs	r0, #100	@ 0x64
 800086a:	f000 fbf7 	bl	800105c <motor_speed_init>
                     /*max_ms*/    10,
                     /*ramp_ms*/   1,
                     /*invert*/    true);

    // 부팅 시 ‘막혀있는’ 층을 찾아 현재층 추정
    for (uint8_t floor = 0; floor < 3; floor++)
 800086e:	2300      	movs	r3, #0
 8000870:	71fb      	strb	r3, [r7, #7]
 8000872:	e015      	b.n	80008a0 <elevator_init+0x64>
    {
        if (ps_is_blocked(floor)) {
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	4618      	mov	r0, r3
 8000878:	f000 fd72 	bl	8001360 <ps_is_blocked>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d00b      	beq.n	800089a <elevator_init+0x5e>
            current = floor;
 8000882:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000886:	4b11      	ldr	r3, [pc, #68]	@ (80008cc <elevator_init+0x90>)
 8000888:	701a      	strb	r2, [r3, #0]
            printf("[SET current by ps_is_blocked] %d\n", (int)current);
 800088a:	4b10      	ldr	r3, [pc, #64]	@ (80008cc <elevator_init+0x90>)
 800088c:	f993 3000 	ldrsb.w	r3, [r3]
 8000890:	4619      	mov	r1, r3
 8000892:	480f      	ldr	r0, [pc, #60]	@ (80008d0 <elevator_init+0x94>)
 8000894:	f003 ff60 	bl	8004758 <iprintf>
            break;
 8000898:	e005      	b.n	80008a6 <elevator_init+0x6a>
    for (uint8_t floor = 0; floor < 3; floor++)
 800089a:	79fb      	ldrb	r3, [r7, #7]
 800089c:	3301      	adds	r3, #1
 800089e:	71fb      	strb	r3, [r7, #7]
 80008a0:	79fb      	ldrb	r3, [r7, #7]
 80008a2:	2b02      	cmp	r3, #2
 80008a4:	d9e6      	bls.n	8000874 <elevator_init+0x38>
        }
    }

    target  = -1;
 80008a6:	4b0b      	ldr	r3, [pc, #44]	@ (80008d4 <elevator_init+0x98>)
 80008a8:	22ff      	movs	r2, #255	@ 0xff
 80008aa:	701a      	strb	r2, [r3, #0]
    pending = -1;
 80008ac:	4b0a      	ldr	r3, [pc, #40]	@ (80008d8 <elevator_init+0x9c>)
 80008ae:	22ff      	movs	r2, #255	@ 0xff
 80008b0:	701a      	strb	r2, [r3, #0]
    moving  = false;
 80008b2:	4b0a      	ldr	r3, [pc, #40]	@ (80008dc <elevator_init+0xa0>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	701a      	strb	r2, [r3, #0]
    pause_active = false;
 80008b8:	4b09      	ldr	r3, [pc, #36]	@ (80008e0 <elevator_init+0xa4>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	701a      	strb	r2, [r3, #0]
    stepper_stop();
 80008be:	f000 fe15 	bl	80014ec <stepper_stop>
}
 80008c2:	bf00      	nop
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	20000030 	.word	0x20000030
 80008d0:	08005504 	.word	0x08005504
 80008d4:	20000031 	.word	0x20000031
 80008d8:	20000032 	.word	0x20000032
 80008dc:	20000124 	.word	0x20000124
 80008e0:	20000125 	.word	0x20000125

080008e4 <start_move_if_needed>:

/* =========================================================================
 * 필요 시 이동 개시 (pause_active이면 출발 금지)
 * ========================================================================= */
static void start_move_if_needed(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
    if (pause_active) return;                     // 잠시 정지 중엔 어떤 출발도 금지
 80008e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000958 <start_move_if_needed+0x74>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d12f      	bne.n	8000950 <start_move_if_needed+0x6c>
    if (target == -1 || target == current) return;
 80008f0:	4b1a      	ldr	r3, [pc, #104]	@ (800095c <start_move_if_needed+0x78>)
 80008f2:	f993 3000 	ldrsb.w	r3, [r3]
 80008f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80008fa:	d02b      	beq.n	8000954 <start_move_if_needed+0x70>
 80008fc:	4b17      	ldr	r3, [pc, #92]	@ (800095c <start_move_if_needed+0x78>)
 80008fe:	f993 2000 	ldrsb.w	r2, [r3]
 8000902:	4b17      	ldr	r3, [pc, #92]	@ (8000960 <start_move_if_needed+0x7c>)
 8000904:	f993 3000 	ldrsb.w	r3, [r3]
 8000908:	429a      	cmp	r2, r3
 800090a:	d023      	beq.n	8000954 <start_move_if_needed+0x70>

    if (target > current) stepper_set_dir(DIR_CW);    // 위로
 800090c:	4b13      	ldr	r3, [pc, #76]	@ (800095c <start_move_if_needed+0x78>)
 800090e:	f993 2000 	ldrsb.w	r2, [r3]
 8000912:	4b13      	ldr	r3, [pc, #76]	@ (8000960 <start_move_if_needed+0x7c>)
 8000914:	f993 3000 	ldrsb.w	r3, [r3]
 8000918:	429a      	cmp	r2, r3
 800091a:	dd03      	ble.n	8000924 <start_move_if_needed+0x40>
 800091c:	2000      	movs	r0, #0
 800091e:	f000 fdb5 	bl	800148c <stepper_set_dir>
 8000922:	e002      	b.n	800092a <start_move_if_needed+0x46>
    else                  stepper_set_dir(DIR_CCW);   // 아래로
 8000924:	2001      	movs	r0, #1
 8000926:	f000 fdb1 	bl	800148c <stepper_set_dir>

    stepper_resume();
 800092a:	f000 fdeb 	bl	8001504 <stepper_resume>
    moving = true;
 800092e:	4b0d      	ldr	r3, [pc, #52]	@ (8000964 <start_move_if_needed+0x80>)
 8000930:	2201      	movs	r2, #1
 8000932:	701a      	strb	r2, [r3, #0]
    printf("[MOVE] %d → %d\n", current, target);
 8000934:	4b0a      	ldr	r3, [pc, #40]	@ (8000960 <start_move_if_needed+0x7c>)
 8000936:	f993 3000 	ldrsb.w	r3, [r3]
 800093a:	4619      	mov	r1, r3
 800093c:	4b07      	ldr	r3, [pc, #28]	@ (800095c <start_move_if_needed+0x78>)
 800093e:	f993 3000 	ldrsb.w	r3, [r3]
 8000942:	461a      	mov	r2, r3
 8000944:	4808      	ldr	r0, [pc, #32]	@ (8000968 <start_move_if_needed+0x84>)
 8000946:	f003 ff07 	bl	8004758 <iprintf>

    stepper_task();     // 즉시 1틱 진행으로 반응성↑
 800094a:	f000 fded 	bl	8001528 <stepper_task>
 800094e:	e002      	b.n	8000956 <start_move_if_needed+0x72>
    if (pause_active) return;                     // 잠시 정지 중엔 어떤 출발도 금지
 8000950:	bf00      	nop
 8000952:	e000      	b.n	8000956 <start_move_if_needed+0x72>
    if (target == -1 || target == current) return;
 8000954:	bf00      	nop
}
 8000956:	bd80      	pop	{r7, pc}
 8000958:	20000125 	.word	0x20000125
 800095c:	20000031 	.word	0x20000031
 8000960:	20000030 	.word	0x20000030
 8000964:	20000124 	.word	0x20000124
 8000968:	08005528 	.word	0x08005528

0800096c <check_arrival>:
 * 도착 판정/처리: floor==target이면 도착
 *   - 경유가 있으면: 500ms 일시정지 시작 + 다음 목적지(target=pending)
 *   - 없으면: 완전 정지(target=-1)
 * ========================================================================= */
static void check_arrival(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
    uint8_t floor = ps_any_broken();     // 방금 끊긴 층(없으면 0xFF 가정)
 8000972:	f000 fd11 	bl	8001398 <ps_any_broken>
 8000976:	4603      	mov	r3, r0
 8000978:	71fb      	strb	r3, [r7, #7]

    if (moving && target != -1)
 800097a:	4b23      	ldr	r3, [pc, #140]	@ (8000a08 <check_arrival+0x9c>)
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d03f      	beq.n	8000a02 <check_arrival+0x96>
 8000982:	4b22      	ldr	r3, [pc, #136]	@ (8000a0c <check_arrival+0xa0>)
 8000984:	f993 3000 	ldrsb.w	r3, [r3]
 8000988:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800098c:	d039      	beq.n	8000a02 <check_arrival+0x96>
    {
        if (floor != 0xFF && floor == (uint8_t)target)
 800098e:	79fb      	ldrb	r3, [r7, #7]
 8000990:	2bff      	cmp	r3, #255	@ 0xff
 8000992:	d036      	beq.n	8000a02 <check_arrival+0x96>
 8000994:	4b1d      	ldr	r3, [pc, #116]	@ (8000a0c <check_arrival+0xa0>)
 8000996:	f993 3000 	ldrsb.w	r3, [r3]
 800099a:	b2db      	uxtb	r3, r3
 800099c:	79fa      	ldrb	r2, [r7, #7]
 800099e:	429a      	cmp	r2, r3
 80009a0:	d12f      	bne.n	8000a02 <check_arrival+0x96>
        {
            stepper_stop();
 80009a2:	f000 fda3 	bl	80014ec <stepper_stop>
            moving = false;
 80009a6:	4b18      	ldr	r3, [pc, #96]	@ (8000a08 <check_arrival+0x9c>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	701a      	strb	r2, [r3, #0]
            current = target;
 80009ac:	4b17      	ldr	r3, [pc, #92]	@ (8000a0c <check_arrival+0xa0>)
 80009ae:	f993 2000 	ldrsb.w	r2, [r3]
 80009b2:	4b17      	ldr	r3, [pc, #92]	@ (8000a10 <check_arrival+0xa4>)
 80009b4:	701a      	strb	r2, [r3, #0]
            printf("[ARRIVED] %d\n", current);
 80009b6:	4b16      	ldr	r3, [pc, #88]	@ (8000a10 <check_arrival+0xa4>)
 80009b8:	f993 3000 	ldrsb.w	r3, [r3]
 80009bc:	4619      	mov	r1, r3
 80009be:	4815      	ldr	r0, [pc, #84]	@ (8000a14 <check_arrival+0xa8>)
 80009c0:	f003 feca 	bl	8004758 <iprintf>

            if (pending != -1)
 80009c4:	4b14      	ldr	r3, [pc, #80]	@ (8000a18 <check_arrival+0xac>)
 80009c6:	f993 3000 	ldrsb.w	r3, [r3]
 80009ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80009ce:	d015      	beq.n	80009fc <check_arrival+0x90>
            {
                // 500ms 잠시 정지
                softTimer_Reset(swTimerID1);
 80009d0:	2000      	movs	r0, #0
 80009d2:	f000 ff2d 	bl	8001830 <softTimer_Reset>
                pause_active = true;
 80009d6:	4b11      	ldr	r3, [pc, #68]	@ (8000a1c <check_arrival+0xb0>)
 80009d8:	2201      	movs	r2, #1
 80009da:	701a      	strb	r2, [r3, #0]

                // 다음 목적지를 미리 걸어놓고(출발은 타이머 만료 시점)
                target  = pending;
 80009dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <check_arrival+0xac>)
 80009de:	f993 2000 	ldrsb.w	r2, [r3]
 80009e2:	4b0a      	ldr	r3, [pc, #40]	@ (8000a0c <check_arrival+0xa0>)
 80009e4:	701a      	strb	r2, [r3, #0]
                pending = -1;
 80009e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000a18 <check_arrival+0xac>)
 80009e8:	22ff      	movs	r2, #255	@ 0xff
 80009ea:	701a      	strb	r2, [r3, #0]
                printf("[after-pause target] %d\n", target);
 80009ec:	4b07      	ldr	r3, [pc, #28]	@ (8000a0c <check_arrival+0xa0>)
 80009ee:	f993 3000 	ldrsb.w	r3, [r3]
 80009f2:	4619      	mov	r1, r3
 80009f4:	480a      	ldr	r0, [pc, #40]	@ (8000a20 <check_arrival+0xb4>)
 80009f6:	f003 feaf 	bl	8004758 <iprintf>
                return; // 일시정지 중이므로 즉시 출발 금지
 80009fa:	e002      	b.n	8000a02 <check_arrival+0x96>
            }
            else
            {
                // 최종 정지
                target = -1;
 80009fc:	4b03      	ldr	r3, [pc, #12]	@ (8000a0c <check_arrival+0xa0>)
 80009fe:	22ff      	movs	r2, #255	@ 0xff
 8000a00:	701a      	strb	r2, [r3, #0]
            }
        }
    }
}
 8000a02:	3708      	adds	r7, #8
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	20000124 	.word	0x20000124
 8000a0c:	20000031 	.word	0x20000031
 8000a10:	20000030 	.word	0x20000030
 8000a14:	0800553c 	.word	0x0800553c
 8000a18:	20000032 	.word	0x20000032
 8000a1c:	20000125 	.word	0x20000125
 8000a20:	0800554c 	.word	0x0800554c

08000a24 <handleExternalButtonCall>:
 *         · 하행: buttonCall < target  && pending==-1 → pending=target; target=buttonCall;
 *     [B] 경로 사이 + 방향 일치 → 기존 규칙 그대로
 *     [C] 그 외 → pending 비어있고 중복 아니면 1건 적재
 * ========================================================================= */
static void handleExternalButtonCall(uint8_t buttonCall, buttonUpDownCall call_dir)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	460a      	mov	r2, r1
 8000a2e:	71fb      	strb	r3, [r7, #7]
 8000a30:	4613      	mov	r3, r2
 8000a32:	71bb      	strb	r3, [r7, #6]
    if (buttonCall > 2) return;                     // 층 범위 보호(0..2)
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	2b02      	cmp	r3, #2
 8000a38:	f200 80b2 	bhi.w	8000ba0 <handleExternalButtonCall+0x17c>

    // 이미 그 층에 '정지' 중이면 무시
    if (!moving && buttonCall == (uint8_t)current) return;
 8000a3c:	4b5b      	ldr	r3, [pc, #364]	@ (8000bac <handleExternalButtonCall+0x188>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	f083 0301 	eor.w	r3, r3, #1
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d007      	beq.n	8000a5a <handleExternalButtonCall+0x36>
 8000a4a:	4b59      	ldr	r3, [pc, #356]	@ (8000bb0 <handleExternalButtonCall+0x18c>)
 8000a4c:	f993 3000 	ldrsb.w	r3, [r3]
 8000a50:	b2db      	uxtb	r3, r3
 8000a52:	79fa      	ldrb	r2, [r7, #7]
 8000a54:	429a      	cmp	r2, r3
 8000a56:	f000 80a5 	beq.w	8000ba4 <handleExternalButtonCall+0x180>

    // 정지 상태면 바로 출발
    if (!moving || target == -1)
 8000a5a:	4b54      	ldr	r3, [pc, #336]	@ (8000bac <handleExternalButtonCall+0x188>)
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	f083 0301 	eor.w	r3, r3, #1
 8000a62:	b2db      	uxtb	r3, r3
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d105      	bne.n	8000a74 <handleExternalButtonCall+0x50>
 8000a68:	4b52      	ldr	r3, [pc, #328]	@ (8000bb4 <handleExternalButtonCall+0x190>)
 8000a6a:	f993 3000 	ldrsb.w	r3, [r3]
 8000a6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000a72:	d106      	bne.n	8000a82 <handleExternalButtonCall+0x5e>
    {
        target = (int8_t)buttonCall;
 8000a74:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000a78:	4b4e      	ldr	r3, [pc, #312]	@ (8000bb4 <handleExternalButtonCall+0x190>)
 8000a7a:	701a      	strb	r2, [r3, #0]
        start_move_if_needed();
 8000a7c:	f7ff ff32 	bl	80008e4 <start_move_if_needed>
        return;
 8000a80:	e091      	b.n	8000ba6 <handleExternalButtonCall+0x182>
    }

    // ===== 이동 중 로직 =====
    if (is_moving_up())
 8000a82:	f7ff feaf 	bl	80007e4 <is_moving_up>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d035      	beq.n	8000af8 <handleExternalButtonCall+0xd4>
    {
        // [A] 타깃 확장(상행): 더 위 호출이 오면 3F 먼저 → 기존 2F는 pending
        if (buttonCall > (uint8_t)target && pending == -1)
 8000a8c:	4b49      	ldr	r3, [pc, #292]	@ (8000bb4 <handleExternalButtonCall+0x190>)
 8000a8e:	f993 3000 	ldrsb.w	r3, [r3]
 8000a92:	b2db      	uxtb	r3, r3
 8000a94:	79fa      	ldrb	r2, [r7, #7]
 8000a96:	429a      	cmp	r2, r3
 8000a98:	d911      	bls.n	8000abe <handleExternalButtonCall+0x9a>
 8000a9a:	4b47      	ldr	r3, [pc, #284]	@ (8000bb8 <handleExternalButtonCall+0x194>)
 8000a9c:	f993 3000 	ldrsb.w	r3, [r3]
 8000aa0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000aa4:	d10b      	bne.n	8000abe <handleExternalButtonCall+0x9a>
        {
            pending = target;                 // 기존 타깃을 대기칸으로
 8000aa6:	4b43      	ldr	r3, [pc, #268]	@ (8000bb4 <handleExternalButtonCall+0x190>)
 8000aa8:	f993 2000 	ldrsb.w	r2, [r3]
 8000aac:	4b42      	ldr	r3, [pc, #264]	@ (8000bb8 <handleExternalButtonCall+0x194>)
 8000aae:	701a      	strb	r2, [r3, #0]
            target  = (int8_t)buttonCall;     // 더 먼 쪽(위)을 새 타깃으로 확장
 8000ab0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000ab4:	4b3f      	ldr	r3, [pc, #252]	@ (8000bb4 <handleExternalButtonCall+0x190>)
 8000ab6:	701a      	strb	r2, [r3, #0]
            start_move_if_needed();           // (pause_active면 자동 무시)
 8000ab8:	f7ff ff14 	bl	80008e4 <start_move_if_needed>
            return;
 8000abc:	e073      	b.n	8000ba6 <handleExternalButtonCall+0x182>
        }

        // [B] 경로 사이 + UP 호출 → 경유
        if ((current < (int8_t)buttonCall) &&
 8000abe:	4b3c      	ldr	r3, [pc, #240]	@ (8000bb0 <handleExternalButtonCall+0x18c>)
 8000ac0:	f993 2000 	ldrsb.w	r2, [r3]
 8000ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac8:	429a      	cmp	r2, r3
 8000aca:	da50      	bge.n	8000b6e <handleExternalButtonCall+0x14a>
            ((int8_t)buttonCall < target) &&
 8000acc:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000ad0:	4b38      	ldr	r3, [pc, #224]	@ (8000bb4 <handleExternalButtonCall+0x190>)
 8000ad2:	f993 3000 	ldrsb.w	r3, [r3]
        if ((current < (int8_t)buttonCall) &&
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	da49      	bge.n	8000b6e <handleExternalButtonCall+0x14a>
            ((int8_t)buttonCall < target) &&
 8000ada:	79bb      	ldrb	r3, [r7, #6]
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d146      	bne.n	8000b6e <handleExternalButtonCall+0x14a>
            (call_dir == BUTTON_CALL_UP))
        {
            pending = target;
 8000ae0:	4b34      	ldr	r3, [pc, #208]	@ (8000bb4 <handleExternalButtonCall+0x190>)
 8000ae2:	f993 2000 	ldrsb.w	r2, [r3]
 8000ae6:	4b34      	ldr	r3, [pc, #208]	@ (8000bb8 <handleExternalButtonCall+0x194>)
 8000ae8:	701a      	strb	r2, [r3, #0]
            target  = (int8_t)buttonCall;
 8000aea:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000aee:	4b31      	ldr	r3, [pc, #196]	@ (8000bb4 <handleExternalButtonCall+0x190>)
 8000af0:	701a      	strb	r2, [r3, #0]
            start_move_if_needed();
 8000af2:	f7ff fef7 	bl	80008e4 <start_move_if_needed>
            return;
 8000af6:	e056      	b.n	8000ba6 <handleExternalButtonCall+0x182>
        }
    }
    else if (is_moving_down())
 8000af8:	f7ff fe8a 	bl	8000810 <is_moving_down>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d035      	beq.n	8000b6e <handleExternalButtonCall+0x14a>
    {
        // [A] 타깃 확장(하행): 더 아래 호출이 오면 1F 먼저 → 기존 2F는 pending
        if (buttonCall < (uint8_t)target && pending == -1)
 8000b02:	4b2c      	ldr	r3, [pc, #176]	@ (8000bb4 <handleExternalButtonCall+0x190>)
 8000b04:	f993 3000 	ldrsb.w	r3, [r3]
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	79fa      	ldrb	r2, [r7, #7]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	d211      	bcs.n	8000b34 <handleExternalButtonCall+0x110>
 8000b10:	4b29      	ldr	r3, [pc, #164]	@ (8000bb8 <handleExternalButtonCall+0x194>)
 8000b12:	f993 3000 	ldrsb.w	r3, [r3]
 8000b16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000b1a:	d10b      	bne.n	8000b34 <handleExternalButtonCall+0x110>
        {
            pending = target;
 8000b1c:	4b25      	ldr	r3, [pc, #148]	@ (8000bb4 <handleExternalButtonCall+0x190>)
 8000b1e:	f993 2000 	ldrsb.w	r2, [r3]
 8000b22:	4b25      	ldr	r3, [pc, #148]	@ (8000bb8 <handleExternalButtonCall+0x194>)
 8000b24:	701a      	strb	r2, [r3, #0]
            target  = (int8_t)buttonCall;
 8000b26:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000b2a:	4b22      	ldr	r3, [pc, #136]	@ (8000bb4 <handleExternalButtonCall+0x190>)
 8000b2c:	701a      	strb	r2, [r3, #0]
            start_move_if_needed();
 8000b2e:	f7ff fed9 	bl	80008e4 <start_move_if_needed>
            return;
 8000b32:	e038      	b.n	8000ba6 <handleExternalButtonCall+0x182>
        }

        // [B] 경로 사이 + DOWN 호출 → 경유
        if ((target < (int8_t)buttonCall) &&
 8000b34:	4b1f      	ldr	r3, [pc, #124]	@ (8000bb4 <handleExternalButtonCall+0x190>)
 8000b36:	f993 2000 	ldrsb.w	r2, [r3]
 8000b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b3e:	429a      	cmp	r2, r3
 8000b40:	da15      	bge.n	8000b6e <handleExternalButtonCall+0x14a>
            ((int8_t)buttonCall < current) &&
 8000b42:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000b46:	4b1a      	ldr	r3, [pc, #104]	@ (8000bb0 <handleExternalButtonCall+0x18c>)
 8000b48:	f993 3000 	ldrsb.w	r3, [r3]
        if ((target < (int8_t)buttonCall) &&
 8000b4c:	429a      	cmp	r2, r3
 8000b4e:	da0e      	bge.n	8000b6e <handleExternalButtonCall+0x14a>
            ((int8_t)buttonCall < current) &&
 8000b50:	79bb      	ldrb	r3, [r7, #6]
 8000b52:	2b02      	cmp	r3, #2
 8000b54:	d10b      	bne.n	8000b6e <handleExternalButtonCall+0x14a>
            (call_dir == BUTTON_CALL_DOWN))
        {
            pending = target;
 8000b56:	4b17      	ldr	r3, [pc, #92]	@ (8000bb4 <handleExternalButtonCall+0x190>)
 8000b58:	f993 2000 	ldrsb.w	r2, [r3]
 8000b5c:	4b16      	ldr	r3, [pc, #88]	@ (8000bb8 <handleExternalButtonCall+0x194>)
 8000b5e:	701a      	strb	r2, [r3, #0]
            target  = (int8_t)buttonCall;
 8000b60:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000b64:	4b13      	ldr	r3, [pc, #76]	@ (8000bb4 <handleExternalButtonCall+0x190>)
 8000b66:	701a      	strb	r2, [r3, #0]
            start_move_if_needed();
 8000b68:	f7ff febc 	bl	80008e4 <start_move_if_needed>
            return;
 8000b6c:	e01b      	b.n	8000ba6 <handleExternalButtonCall+0x182>
        }
    }

    // [C] 그 외: 도착 후 처리용 pending 1칸에 적재(중복/현재/타깃 동일은 무시)
    if (pending == -1 &&
 8000b6e:	4b12      	ldr	r3, [pc, #72]	@ (8000bb8 <handleExternalButtonCall+0x194>)
 8000b70:	f993 3000 	ldrsb.w	r3, [r3]
 8000b74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000b78:	d115      	bne.n	8000ba6 <handleExternalButtonCall+0x182>
        buttonCall != (uint8_t)target &&
 8000b7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000bb4 <handleExternalButtonCall+0x190>)
 8000b7c:	f993 3000 	ldrsb.w	r3, [r3]
 8000b80:	b2db      	uxtb	r3, r3
    if (pending == -1 &&
 8000b82:	79fa      	ldrb	r2, [r7, #7]
 8000b84:	429a      	cmp	r2, r3
 8000b86:	d00e      	beq.n	8000ba6 <handleExternalButtonCall+0x182>
        buttonCall != (uint8_t)current)
 8000b88:	4b09      	ldr	r3, [pc, #36]	@ (8000bb0 <handleExternalButtonCall+0x18c>)
 8000b8a:	f993 3000 	ldrsb.w	r3, [r3]
 8000b8e:	b2db      	uxtb	r3, r3
        buttonCall != (uint8_t)target &&
 8000b90:	79fa      	ldrb	r2, [r7, #7]
 8000b92:	429a      	cmp	r2, r3
 8000b94:	d007      	beq.n	8000ba6 <handleExternalButtonCall+0x182>
    {
        pending = (int8_t)buttonCall;
 8000b96:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000b9a:	4b07      	ldr	r3, [pc, #28]	@ (8000bb8 <handleExternalButtonCall+0x194>)
 8000b9c:	701a      	strb	r2, [r3, #0]
 8000b9e:	e002      	b.n	8000ba6 <handleExternalButtonCall+0x182>
    if (buttonCall > 2) return;                     // 층 범위 보호(0..2)
 8000ba0:	bf00      	nop
 8000ba2:	e000      	b.n	8000ba6 <handleExternalButtonCall+0x182>
    if (!moving && buttonCall == (uint8_t)current) return;
 8000ba4:	bf00      	nop
    }
}
 8000ba6:	3708      	adds	r7, #8
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	20000124 	.word	0x20000124
 8000bb0:	20000030 	.word	0x20000030
 8000bb4:	20000031 	.word	0x20000031
 8000bb8:	20000032 	.word	0x20000032

08000bbc <read_external_buttons>:

/* =========================================================================
 * 버튼 폴링: (예) btn0:0F UP, btn1:1F DOWN, btn2:1F UP, btn3:2F DOWN
 * ========================================================================= */
static void read_external_buttons(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
    btn0 = buttonGetPressed(0);
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	f7ff fdb3 	bl	800072c <buttonGetPressed>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	461a      	mov	r2, r3
 8000bca:	4b20      	ldr	r3, [pc, #128]	@ (8000c4c <read_external_buttons+0x90>)
 8000bcc:	701a      	strb	r2, [r3, #0]
    btn1 = buttonGetPressed(1);
 8000bce:	2001      	movs	r0, #1
 8000bd0:	f7ff fdac 	bl	800072c <buttonGetPressed>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	461a      	mov	r2, r3
 8000bd8:	4b1d      	ldr	r3, [pc, #116]	@ (8000c50 <read_external_buttons+0x94>)
 8000bda:	701a      	strb	r2, [r3, #0]
    btn2 = buttonGetPressed(2);
 8000bdc:	2002      	movs	r0, #2
 8000bde:	f7ff fda5 	bl	800072c <buttonGetPressed>
 8000be2:	4603      	mov	r3, r0
 8000be4:	461a      	mov	r2, r3
 8000be6:	4b1b      	ldr	r3, [pc, #108]	@ (8000c54 <read_external_buttons+0x98>)
 8000be8:	701a      	strb	r2, [r3, #0]
    btn3 = buttonGetPressed(3);
 8000bea:	2003      	movs	r0, #3
 8000bec:	f7ff fd9e 	bl	800072c <buttonGetPressed>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	461a      	mov	r2, r3
 8000bf4:	4b18      	ldr	r3, [pc, #96]	@ (8000c58 <read_external_buttons+0x9c>)
 8000bf6:	701a      	strb	r2, [r3, #0]

    if (btn0) handleExternalButtonCall(0, BUTTON_CALL_UP);
 8000bf8:	4b14      	ldr	r3, [pc, #80]	@ (8000c4c <read_external_buttons+0x90>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d003      	beq.n	8000c0a <read_external_buttons+0x4e>
 8000c02:	2101      	movs	r1, #1
 8000c04:	2000      	movs	r0, #0
 8000c06:	f7ff ff0d 	bl	8000a24 <handleExternalButtonCall>
    if (btn1) handleExternalButtonCall(1, BUTTON_CALL_DOWN);
 8000c0a:	4b11      	ldr	r3, [pc, #68]	@ (8000c50 <read_external_buttons+0x94>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d003      	beq.n	8000c1c <read_external_buttons+0x60>
 8000c14:	2102      	movs	r1, #2
 8000c16:	2001      	movs	r0, #1
 8000c18:	f7ff ff04 	bl	8000a24 <handleExternalButtonCall>
    if (btn2) handleExternalButtonCall(1, BUTTON_CALL_UP);
 8000c1c:	4b0d      	ldr	r3, [pc, #52]	@ (8000c54 <read_external_buttons+0x98>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d003      	beq.n	8000c2e <read_external_buttons+0x72>
 8000c26:	2101      	movs	r1, #1
 8000c28:	2001      	movs	r0, #1
 8000c2a:	f7ff fefb 	bl	8000a24 <handleExternalButtonCall>
    if (btn3)
 8000c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c58 <read_external_buttons+0x9c>)
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	b2db      	uxtb	r3, r3
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d006      	beq.n	8000c46 <read_external_buttons+0x8a>
    	{handleExternalButtonCall(2, BUTTON_CALL_DOWN);
 8000c38:	2102      	movs	r1, #2
 8000c3a:	2002      	movs	r0, #2
 8000c3c:	f7ff fef2 	bl	8000a24 <handleExternalButtonCall>
    	  printf("[after-pause target] 3\n");    	}
 8000c40:	4806      	ldr	r0, [pc, #24]	@ (8000c5c <read_external_buttons+0xa0>)
 8000c42:	f003 fdf1 	bl	8004828 <puts>
}
 8000c46:	bf00      	nop
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	20000126 	.word	0x20000126
 8000c50:	20000127 	.word	0x20000127
 8000c54:	20000128 	.word	0x20000128
 8000c58:	20000129 	.word	0x20000129
 8000c5c:	08005568 	.word	0x08005568

08000c60 <elevator_loop>:

/* =========================================================================
 * 주 루프: 버튼→도착 판정→스텝 진행→일시정지 해제→(옵션)로그/속도
 * ========================================================================= */
void elevator_loop(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
    read_external_buttons();
 8000c66:	f7ff ffa9 	bl	8000bbc <read_external_buttons>
    check_arrival();
 8000c6a:	f7ff fe7f 	bl	800096c <check_arrival>
    stepper_task();
 8000c6e:	f000 fc5b 	bl	8001528 <stepper_task>

    // 일시정지 해제(500ms 타이머 만료 시 ‘한 번’만 출발 시도)
    if (pause_active && softTimer_IsTimeOut(swTimerID1))
 8000c72:	4b22      	ldr	r3, [pc, #136]	@ (8000cfc <elevator_loop+0x9c>)
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d019      	beq.n	8000cae <elevator_loop+0x4e>
 8000c7a:	2000      	movs	r0, #0
 8000c7c:	f000 fdbc 	bl	80017f8 <softTimer_IsTimeOut>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d013      	beq.n	8000cae <elevator_loop+0x4e>
    {
        pause_active = false;
 8000c86:	4b1d      	ldr	r3, [pc, #116]	@ (8000cfc <elevator_loop+0x9c>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	701a      	strb	r2, [r3, #0]

        if (target != current) {
 8000c8c:	4b1c      	ldr	r3, [pc, #112]	@ (8000d00 <elevator_loop+0xa0>)
 8000c8e:	f993 2000 	ldrsb.w	r2, [r3]
 8000c92:	4b1c      	ldr	r3, [pc, #112]	@ (8000d04 <elevator_loop+0xa4>)
 8000c94:	f993 3000 	ldrsb.w	r3, [r3]
 8000c98:	429a      	cmp	r2, r3
 8000c9a:	d002      	beq.n	8000ca2 <elevator_loop+0x42>
            start_move_if_needed();  // 경유 재출발
 8000c9c:	f7ff fe22 	bl	80008e4 <start_move_if_needed>
 8000ca0:	e005      	b.n	8000cae <elevator_loop+0x4e>
        } else {
            target = -1;             // 최종 정지
 8000ca2:	4b17      	ldr	r3, [pc, #92]	@ (8000d00 <elevator_loop+0xa0>)
 8000ca4:	22ff      	movs	r2, #255	@ 0xff
 8000ca6:	701a      	strb	r2, [r3, #0]
            moving = false;
 8000ca8:	4b17      	ldr	r3, [pc, #92]	@ (8000d08 <elevator_loop+0xa8>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	701a      	strb	r2, [r3, #0]
        }
    }

    // (옵션) 1초마다 상태 로그
    static uint32_t prev = 0;
    if (HAL_GetTick() - prev >= 1000) {
 8000cae:	f000 fff7 	bl	8001ca0 <HAL_GetTick>
 8000cb2:	4602      	mov	r2, r0
 8000cb4:	4b15      	ldr	r3, [pc, #84]	@ (8000d0c <elevator_loop+0xac>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	1ad3      	subs	r3, r2, r3
 8000cba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000cbe:	d304      	bcc.n	8000cca <elevator_loop+0x6a>
        prev = HAL_GetTick();
 8000cc0:	f000 ffee 	bl	8001ca0 <HAL_GetTick>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	4a11      	ldr	r2, [pc, #68]	@ (8000d0c <elevator_loop+0xac>)
 8000cc8:	6013      	str	r3, [r2, #0]
        // printf("[STAT] cur=%d tgt=%d pend=%d mov=%d pause=%d adc=%u\n",
        //        current, target, pending, moving, pause_active, (unsigned)adc_value);
    }

    // 정지 중 속도 갱신(다음 출발 속도)
    uint32_t period_ms = motor_speed_update(adc_value);
 8000cca:	4b11      	ldr	r3, [pc, #68]	@ (8000d10 <elevator_loop+0xb0>)
 8000ccc:	881b      	ldrh	r3, [r3, #0]
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f000 fa1f 	bl	8001114 <motor_speed_update>
 8000cd6:	6078      	str	r0, [r7, #4]
    if (!moving) {
 8000cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8000d08 <elevator_loop+0xa8>)
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	f083 0301 	eor.w	r3, r3, #1
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d005      	beq.n	8000cf2 <elevator_loop+0x92>
        stepper_set_period_ms(period_ms);
 8000ce6:	6878      	ldr	r0, [r7, #4]
 8000ce8:	f000 fbe6 	bl	80014b8 <stepper_set_period_ms>
        stepper_set_dir(DIR_CW); // 의미 없는 기본값(원하면 삭제 가능)
 8000cec:	2000      	movs	r0, #0
 8000cee:	f000 fbcd 	bl	800148c <stepper_set_dir>
    }
}
 8000cf2:	bf00      	nop
 8000cf4:	3708      	adds	r7, #8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	20000125 	.word	0x20000125
 8000d00:	20000031 	.word	0x20000031
 8000d04:	20000030 	.word	0x20000030
 8000d08:	20000124 	.word	0x20000124
 8000d0c:	2000012c 	.word	0x2000012c
 8000d10:	200000d8 	.word	0x200000d8

08000d14 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b08a      	sub	sp, #40	@ 0x28
 8000d18:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d1a:	f107 0314 	add.w	r3, r7, #20
 8000d1e:	2200      	movs	r2, #0
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	605a      	str	r2, [r3, #4]
 8000d24:	609a      	str	r2, [r3, #8]
 8000d26:	60da      	str	r2, [r3, #12]
 8000d28:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	613b      	str	r3, [r7, #16]
 8000d2e:	4b51      	ldr	r3, [pc, #324]	@ (8000e74 <MX_GPIO_Init+0x160>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d32:	4a50      	ldr	r2, [pc, #320]	@ (8000e74 <MX_GPIO_Init+0x160>)
 8000d34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d3a:	4b4e      	ldr	r3, [pc, #312]	@ (8000e74 <MX_GPIO_Init+0x160>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d42:	613b      	str	r3, [r7, #16]
 8000d44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	60fb      	str	r3, [r7, #12]
 8000d4a:	4b4a      	ldr	r3, [pc, #296]	@ (8000e74 <MX_GPIO_Init+0x160>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d4e:	4a49      	ldr	r2, [pc, #292]	@ (8000e74 <MX_GPIO_Init+0x160>)
 8000d50:	f043 0304 	orr.w	r3, r3, #4
 8000d54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d56:	4b47      	ldr	r3, [pc, #284]	@ (8000e74 <MX_GPIO_Init+0x160>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5a:	f003 0304 	and.w	r3, r3, #4
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d62:	2300      	movs	r3, #0
 8000d64:	60bb      	str	r3, [r7, #8]
 8000d66:	4b43      	ldr	r3, [pc, #268]	@ (8000e74 <MX_GPIO_Init+0x160>)
 8000d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d6a:	4a42      	ldr	r2, [pc, #264]	@ (8000e74 <MX_GPIO_Init+0x160>)
 8000d6c:	f043 0301 	orr.w	r3, r3, #1
 8000d70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d72:	4b40      	ldr	r3, [pc, #256]	@ (8000e74 <MX_GPIO_Init+0x160>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d76:	f003 0301 	and.w	r3, r3, #1
 8000d7a:	60bb      	str	r3, [r7, #8]
 8000d7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d7e:	2300      	movs	r3, #0
 8000d80:	607b      	str	r3, [r7, #4]
 8000d82:	4b3c      	ldr	r3, [pc, #240]	@ (8000e74 <MX_GPIO_Init+0x160>)
 8000d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d86:	4a3b      	ldr	r2, [pc, #236]	@ (8000e74 <MX_GPIO_Init+0x160>)
 8000d88:	f043 0302 	orr.w	r3, r3, #2
 8000d8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d8e:	4b39      	ldr	r3, [pc, #228]	@ (8000e74 <MX_GPIO_Init+0x160>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d92:	f003 0302 	and.w	r3, r3, #2
 8000d96:	607b      	str	r3, [r7, #4]
 8000d98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8000da0:	4835      	ldr	r0, [pc, #212]	@ (8000e78 <MX_GPIO_Init+0x164>)
 8000da2:	f001 ff35 	bl	8002c10 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4
 8000da6:	2200      	movs	r2, #0
 8000da8:	f240 417c 	movw	r1, #1148	@ 0x47c
 8000dac:	4833      	ldr	r0, [pc, #204]	@ (8000e7c <MX_GPIO_Init+0x168>)
 8000dae:	f001 ff2f 	bl	8002c10 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC0 PC1 PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000db2:	2307      	movs	r3, #7
 8000db4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000db6:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000dba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dc0:	f107 0314 	add.w	r3, r7, #20
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	482e      	ldr	r0, [pc, #184]	@ (8000e80 <MX_GPIO_Init+0x16c>)
 8000dc8:	f001 fd86 	bl	80028d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8000dcc:	2313      	movs	r3, #19
 8000dce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd8:	f107 0314 	add.w	r3, r7, #20
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4826      	ldr	r0, [pc, #152]	@ (8000e78 <MX_GPIO_Init+0x164>)
 8000de0:	f001 fd7a 	bl	80028d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 PA8
                           PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8000de4:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000de8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dea:	2301      	movs	r3, #1
 8000dec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dee:	2300      	movs	r3, #0
 8000df0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df2:	2300      	movs	r3, #0
 8000df4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df6:	f107 0314 	add.w	r3, r7, #20
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	481e      	ldr	r0, [pc, #120]	@ (8000e78 <MX_GPIO_Init+0x164>)
 8000dfe:	f001 fd6b 	bl	80028d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000e02:	f24e 0302 	movw	r3, #57346	@ 0xe002
 8000e06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e10:	f107 0314 	add.w	r3, r7, #20
 8000e14:	4619      	mov	r1, r3
 8000e16:	4819      	ldr	r0, [pc, #100]	@ (8000e7c <MX_GPIO_Init+0x168>)
 8000e18:	f001 fd5e 	bl	80028d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 PB3 PB4
                           PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4
 8000e1c:	f240 437c 	movw	r3, #1148	@ 0x47c
 8000e20:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e22:	2301      	movs	r3, #1
 8000e24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e26:	2300      	movs	r3, #0
 8000e28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e2e:	f107 0314 	add.w	r3, r7, #20
 8000e32:	4619      	mov	r1, r3
 8000e34:	4811      	ldr	r0, [pc, #68]	@ (8000e7c <MX_GPIO_Init+0x168>)
 8000e36:	f001 fd4f 	bl	80028d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	2006      	movs	r0, #6
 8000e40:	f001 fc81 	bl	8002746 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000e44:	2006      	movs	r0, #6
 8000e46:	f001 fc9a 	bl	800277e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	2007      	movs	r0, #7
 8000e50:	f001 fc79 	bl	8002746 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000e54:	2007      	movs	r0, #7
 8000e56:	f001 fc92 	bl	800277e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	2008      	movs	r0, #8
 8000e60:	f001 fc71 	bl	8002746 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000e64:	2008      	movs	r0, #8
 8000e66:	f001 fc8a 	bl	800277e <HAL_NVIC_EnableIRQ>

}
 8000e6a:	bf00      	nop
 8000e6c:	3728      	adds	r7, #40	@ 0x28
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	40023800 	.word	0x40023800
 8000e78:	40020000 	.word	0x40020000
 8000e7c:	40020400 	.word	0x40020400
 8000e80:	40020800 	.word	0x40020800

08000e84 <HAL_GPIO_EXTI_Callback>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	80fb      	strh	r3, [r7, #6]
  ps_on_exti(GPIO_Pin);  // ← 모듈로 전달 (논블로킹)
 8000e8e:	88fb      	ldrh	r3, [r7, #6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	f000 fa0f 	bl	80012b4 <ps_on_exti>
}
 8000e96:	bf00      	nop
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
	...

08000ea0 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *p, int len)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)p, len, HAL_MAX_DELAY);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	b29a      	uxth	r2, r3
 8000eb0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000eb4:	68b9      	ldr	r1, [r7, #8]
 8000eb6:	4804      	ldr	r0, [pc, #16]	@ (8000ec8 <_write+0x28>)
 8000eb8:	f002 fbc4 	bl	8003644 <HAL_UART_Transmit>
    return len;
 8000ebc:	687b      	ldr	r3, [r7, #4]
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	3710      	adds	r7, #16
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	20000180 	.word	0x20000180

08000ecc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ed0:	f000 fe80 	bl	8001bd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ed4:	f000 f812 	bl	8000efc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ed8:	f7ff ff1c 	bl	8000d14 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000edc:	f000 fd70 	bl	80019c0 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8000ee0:	f000 fd98 	bl	8001a14 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8000ee4:	f7ff fb62 	bl	80005ac <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  printf("UART TEST OK\r\n");
 8000ee8:	4803      	ldr	r0, [pc, #12]	@ (8000ef8 <main+0x2c>)
 8000eea:	f003 fc9d 	bl	8004828 <puts>

  elevator_init();
 8000eee:	f7ff fca5 	bl	800083c <elevator_init>



  while (1)
  {
  	elevator_loop();
 8000ef2:	f7ff feb5 	bl	8000c60 <elevator_loop>
 8000ef6:	e7fc      	b.n	8000ef2 <main+0x26>
 8000ef8:	08005580 	.word	0x08005580

08000efc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b094      	sub	sp, #80	@ 0x50
 8000f00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f02:	f107 0320 	add.w	r3, r7, #32
 8000f06:	2230      	movs	r2, #48	@ 0x30
 8000f08:	2100      	movs	r1, #0
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f003 fd6c 	bl	80049e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f10:	f107 030c 	add.w	r3, r7, #12
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	605a      	str	r2, [r3, #4]
 8000f1a:	609a      	str	r2, [r3, #8]
 8000f1c:	60da      	str	r2, [r3, #12]
 8000f1e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f20:	2300      	movs	r3, #0
 8000f22:	60bb      	str	r3, [r7, #8]
 8000f24:	4b27      	ldr	r3, [pc, #156]	@ (8000fc4 <SystemClock_Config+0xc8>)
 8000f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f28:	4a26      	ldr	r2, [pc, #152]	@ (8000fc4 <SystemClock_Config+0xc8>)
 8000f2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f2e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f30:	4b24      	ldr	r3, [pc, #144]	@ (8000fc4 <SystemClock_Config+0xc8>)
 8000f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f38:	60bb      	str	r3, [r7, #8]
 8000f3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	607b      	str	r3, [r7, #4]
 8000f40:	4b21      	ldr	r3, [pc, #132]	@ (8000fc8 <SystemClock_Config+0xcc>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a20      	ldr	r2, [pc, #128]	@ (8000fc8 <SystemClock_Config+0xcc>)
 8000f46:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000f4a:	6013      	str	r3, [r2, #0]
 8000f4c:	4b1e      	ldr	r3, [pc, #120]	@ (8000fc8 <SystemClock_Config+0xcc>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f54:	607b      	str	r3, [r7, #4]
 8000f56:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f5c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f60:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f62:	2302      	movs	r3, #2
 8000f64:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f66:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f6c:	2304      	movs	r3, #4
 8000f6e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000f70:	2364      	movs	r3, #100	@ 0x64
 8000f72:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f74:	2302      	movs	r3, #2
 8000f76:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f78:	2304      	movs	r3, #4
 8000f7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f7c:	f107 0320 	add.w	r3, r7, #32
 8000f80:	4618      	mov	r0, r3
 8000f82:	f001 fe77 	bl	8002c74 <HAL_RCC_OscConfig>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000f8c:	f000 f81e 	bl	8000fcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f90:	230f      	movs	r3, #15
 8000f92:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f94:	2302      	movs	r3, #2
 8000f96:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f9c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fa0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000fa6:	f107 030c 	add.w	r3, r7, #12
 8000faa:	2103      	movs	r1, #3
 8000fac:	4618      	mov	r0, r3
 8000fae:	f002 f8d9 	bl	8003164 <HAL_RCC_ClockConfig>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000fb8:	f000 f808 	bl	8000fcc <Error_Handler>
  }
}
 8000fbc:	bf00      	nop
 8000fbe:	3750      	adds	r7, #80	@ 0x50
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	40023800 	.word	0x40023800
 8000fc8:	40007000 	.word	0x40007000

08000fcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fd0:	b672      	cpsid	i
}
 8000fd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fd4:	bf00      	nop
 8000fd6:	e7fd      	b.n	8000fd4 <Error_Handler+0x8>

08000fd8 <adc_map_u32>:

static inline uint32_t adc_map_u32(uint16_t v,
                                   uint16_t in_min, uint16_t in_max,
                                   uint32_t out_min, uint32_t out_max,
                                   bool invert)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b089      	sub	sp, #36	@ 0x24
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	607b      	str	r3, [r7, #4]
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	81fb      	strh	r3, [r7, #14]
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	81bb      	strh	r3, [r7, #12]
 8000fe8:	4613      	mov	r3, r2
 8000fea:	817b      	strh	r3, [r7, #10]
    if (v < in_min) v = in_min;
 8000fec:	89fa      	ldrh	r2, [r7, #14]
 8000fee:	89bb      	ldrh	r3, [r7, #12]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d201      	bcs.n	8000ff8 <adc_map_u32+0x20>
 8000ff4:	89bb      	ldrh	r3, [r7, #12]
 8000ff6:	81fb      	strh	r3, [r7, #14]
    if (v > in_max) v = in_max;
 8000ff8:	89fa      	ldrh	r2, [r7, #14]
 8000ffa:	897b      	ldrh	r3, [r7, #10]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	d901      	bls.n	8001004 <adc_map_u32+0x2c>
 8001000:	897b      	ldrh	r3, [r7, #10]
 8001002:	81fb      	strh	r3, [r7, #14]
    uint32_t num = (uint32_t)(v - in_min) * (out_max - out_min);
 8001004:	89fa      	ldrh	r2, [r7, #14]
 8001006:	89bb      	ldrh	r3, [r7, #12]
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	4619      	mov	r1, r3
 800100c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	fb01 f303 	mul.w	r3, r1, r3
 8001016:	61fb      	str	r3, [r7, #28]
    uint32_t den = (uint32_t)(in_max - in_min);
 8001018:	897a      	ldrh	r2, [r7, #10]
 800101a:	89bb      	ldrh	r3, [r7, #12]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	61bb      	str	r3, [r7, #24]
    uint32_t out = out_min + (den ? (num / den) : 0);
 8001020:	69bb      	ldr	r3, [r7, #24]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d004      	beq.n	8001030 <adc_map_u32+0x58>
 8001026:	69fa      	ldr	r2, [r7, #28]
 8001028:	69bb      	ldr	r3, [r7, #24]
 800102a:	fbb2 f3f3 	udiv	r3, r2, r3
 800102e:	e000      	b.n	8001032 <adc_map_u32+0x5a>
 8001030:	2300      	movs	r3, #0
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	4413      	add	r3, r2
 8001036:	617b      	str	r3, [r7, #20]
    return invert ? (out_max - (out - out_min)) : out;
 8001038:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800103c:	2b00      	cmp	r3, #0
 800103e:	d005      	beq.n	800104c <adc_map_u32+0x74>
 8001040:	687a      	ldr	r2, [r7, #4]
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	1ad2      	subs	r2, r2, r3
 8001046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001048:	4413      	add	r3, r2
 800104a:	e000      	b.n	800104e <adc_map_u32+0x76>
 800104c:	697b      	ldr	r3, [r7, #20]
}
 800104e:	4618      	mov	r0, r3
 8001050:	3724      	adds	r7, #36	@ 0x24
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
	...

0800105c <motor_speed_init>:
static uint32_t s_curr_ms  = 6;    // 현재 적용 주기(ms), 시작값

void motor_speed_init(uint16_t adc_min, uint16_t adc_max,
                      uint32_t period_min_ms, uint32_t period_max_ms,
                      uint32_t ramp_step_ms, bool invert)
{
 800105c:	b480      	push	{r7}
 800105e:	b085      	sub	sp, #20
 8001060:	af00      	add	r7, sp, #0
 8001062:	60ba      	str	r2, [r7, #8]
 8001064:	607b      	str	r3, [r7, #4]
 8001066:	4603      	mov	r3, r0
 8001068:	81fb      	strh	r3, [r7, #14]
 800106a:	460b      	mov	r3, r1
 800106c:	81bb      	strh	r3, [r7, #12]
    s_adc_min = adc_min;
 800106e:	4a21      	ldr	r2, [pc, #132]	@ (80010f4 <motor_speed_init+0x98>)
 8001070:	89fb      	ldrh	r3, [r7, #14]
 8001072:	8013      	strh	r3, [r2, #0]
    s_adc_max = adc_max;
 8001074:	4a20      	ldr	r2, [pc, #128]	@ (80010f8 <motor_speed_init+0x9c>)
 8001076:	89bb      	ldrh	r3, [r7, #12]
 8001078:	8013      	strh	r3, [r2, #0]
    if (s_adc_min >= s_adc_max) { s_adc_min = 0; s_adc_max = 4095; }
 800107a:	4b1e      	ldr	r3, [pc, #120]	@ (80010f4 <motor_speed_init+0x98>)
 800107c:	881a      	ldrh	r2, [r3, #0]
 800107e:	4b1e      	ldr	r3, [pc, #120]	@ (80010f8 <motor_speed_init+0x9c>)
 8001080:	881b      	ldrh	r3, [r3, #0]
 8001082:	429a      	cmp	r2, r3
 8001084:	d306      	bcc.n	8001094 <motor_speed_init+0x38>
 8001086:	4b1b      	ldr	r3, [pc, #108]	@ (80010f4 <motor_speed_init+0x98>)
 8001088:	2200      	movs	r2, #0
 800108a:	801a      	strh	r2, [r3, #0]
 800108c:	4b1a      	ldr	r3, [pc, #104]	@ (80010f8 <motor_speed_init+0x9c>)
 800108e:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8001092:	801a      	strh	r2, [r3, #0]

    s_min_ms  = (period_min_ms == 0) ? 1 : period_min_ms;
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <motor_speed_init+0x42>
 800109a:	68bb      	ldr	r3, [r7, #8]
 800109c:	e000      	b.n	80010a0 <motor_speed_init+0x44>
 800109e:	2301      	movs	r3, #1
 80010a0:	4a16      	ldr	r2, [pc, #88]	@ (80010fc <motor_speed_init+0xa0>)
 80010a2:	6013      	str	r3, [r2, #0]
    s_max_ms  = (period_max_ms < s_min_ms) ? (s_min_ms + 1) : period_max_ms;
 80010a4:	4b15      	ldr	r3, [pc, #84]	@ (80010fc <motor_speed_init+0xa0>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	687a      	ldr	r2, [r7, #4]
 80010aa:	429a      	cmp	r2, r3
 80010ac:	d203      	bcs.n	80010b6 <motor_speed_init+0x5a>
 80010ae:	4b13      	ldr	r3, [pc, #76]	@ (80010fc <motor_speed_init+0xa0>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	3301      	adds	r3, #1
 80010b4:	e000      	b.n	80010b8 <motor_speed_init+0x5c>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4a11      	ldr	r2, [pc, #68]	@ (8001100 <motor_speed_init+0xa4>)
 80010ba:	6013      	str	r3, [r2, #0]

    s_ramp_ms = (ramp_step_ms == 0) ? 1 : ramp_step_ms;
 80010bc:	69bb      	ldr	r3, [r7, #24]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <motor_speed_init+0x6a>
 80010c2:	69bb      	ldr	r3, [r7, #24]
 80010c4:	e000      	b.n	80010c8 <motor_speed_init+0x6c>
 80010c6:	2301      	movs	r3, #1
 80010c8:	4a0e      	ldr	r2, [pc, #56]	@ (8001104 <motor_speed_init+0xa8>)
 80010ca:	6013      	str	r3, [r2, #0]
    s_invert  = invert;
 80010cc:	4a0e      	ldr	r2, [pc, #56]	@ (8001108 <motor_speed_init+0xac>)
 80010ce:	7f3b      	ldrb	r3, [r7, #28]
 80010d0:	7013      	strb	r3, [r2, #0]

    s_filt_adc = 0;
 80010d2:	4b0e      	ldr	r3, [pc, #56]	@ (800110c <motor_speed_init+0xb0>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
    s_curr_ms  = (s_min_ms + s_max_ms) / 2;
 80010d8:	4b08      	ldr	r3, [pc, #32]	@ (80010fc <motor_speed_init+0xa0>)
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	4b08      	ldr	r3, [pc, #32]	@ (8001100 <motor_speed_init+0xa4>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4413      	add	r3, r2
 80010e2:	085b      	lsrs	r3, r3, #1
 80010e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001110 <motor_speed_init+0xb4>)
 80010e6:	6013      	str	r3, [r2, #0]
}
 80010e8:	bf00      	nop
 80010ea:	3714      	adds	r7, #20
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr
 80010f4:	20000034 	.word	0x20000034
 80010f8:	20000036 	.word	0x20000036
 80010fc:	20000038 	.word	0x20000038
 8001100:	2000003c 	.word	0x2000003c
 8001104:	20000040 	.word	0x20000040
 8001108:	20000044 	.word	0x20000044
 800110c:	20000130 	.word	0x20000130
 8001110:	20000048 	.word	0x20000048

08001114 <motor_speed_update>:

uint32_t motor_speed_update(uint16_t adc_raw)
{
 8001114:	b5b0      	push	{r4, r5, r7, lr}
 8001116:	b088      	sub	sp, #32
 8001118:	af02      	add	r7, sp, #8
 800111a:	4603      	mov	r3, r0
 800111c:	80fb      	strh	r3, [r7, #6]
    // IIR 필터 (÷8)
    s_filt_adc += (((int32_t)adc_raw - s_filt_adc) >> 3);
 800111e:	88fa      	ldrh	r2, [r7, #6]
 8001120:	4b37      	ldr	r3, [pc, #220]	@ (8001200 <motor_speed_update+0xec>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	10da      	asrs	r2, r3, #3
 8001128:	4b35      	ldr	r3, [pc, #212]	@ (8001200 <motor_speed_update+0xec>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4413      	add	r3, r2
 800112e:	4a34      	ldr	r2, [pc, #208]	@ (8001200 <motor_speed_update+0xec>)
 8001130:	6013      	str	r3, [r2, #0]
    if (s_filt_adc < 0)     s_filt_adc = 0;
 8001132:	4b33      	ldr	r3, [pc, #204]	@ (8001200 <motor_speed_update+0xec>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	2b00      	cmp	r3, #0
 8001138:	da02      	bge.n	8001140 <motor_speed_update+0x2c>
 800113a:	4b31      	ldr	r3, [pc, #196]	@ (8001200 <motor_speed_update+0xec>)
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
    if (s_filt_adc > 4095)  s_filt_adc = 4095;
 8001140:	4b2f      	ldr	r3, [pc, #188]	@ (8001200 <motor_speed_update+0xec>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001148:	db03      	blt.n	8001152 <motor_speed_update+0x3e>
 800114a:	4b2d      	ldr	r3, [pc, #180]	@ (8001200 <motor_speed_update+0xec>)
 800114c:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8001150:	601a      	str	r2, [r3, #0]

    // 관측 구간으로 클램프
    uint16_t fa = (uint16_t)s_filt_adc;
 8001152:	4b2b      	ldr	r3, [pc, #172]	@ (8001200 <motor_speed_update+0xec>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	82fb      	strh	r3, [r7, #22]
    if (fa < s_adc_min) fa = s_adc_min;
 8001158:	4b2a      	ldr	r3, [pc, #168]	@ (8001204 <motor_speed_update+0xf0>)
 800115a:	881b      	ldrh	r3, [r3, #0]
 800115c:	8afa      	ldrh	r2, [r7, #22]
 800115e:	429a      	cmp	r2, r3
 8001160:	d202      	bcs.n	8001168 <motor_speed_update+0x54>
 8001162:	4b28      	ldr	r3, [pc, #160]	@ (8001204 <motor_speed_update+0xf0>)
 8001164:	881b      	ldrh	r3, [r3, #0]
 8001166:	82fb      	strh	r3, [r7, #22]
    if (fa > s_adc_max) fa = s_adc_max;
 8001168:	4b27      	ldr	r3, [pc, #156]	@ (8001208 <motor_speed_update+0xf4>)
 800116a:	881b      	ldrh	r3, [r3, #0]
 800116c:	8afa      	ldrh	r2, [r7, #22]
 800116e:	429a      	cmp	r2, r3
 8001170:	d902      	bls.n	8001178 <motor_speed_update+0x64>
 8001172:	4b25      	ldr	r3, [pc, #148]	@ (8001208 <motor_speed_update+0xf4>)
 8001174:	881b      	ldrh	r3, [r3, #0]
 8001176:	82fb      	strh	r3, [r7, #22]

    // 매핑: adc_min~adc_max -> s_min_ms~s_max_ms
    uint32_t target_ms = adc_map_u32(fa, s_adc_min, s_adc_max,
 8001178:	4b22      	ldr	r3, [pc, #136]	@ (8001204 <motor_speed_update+0xf0>)
 800117a:	8819      	ldrh	r1, [r3, #0]
 800117c:	4b22      	ldr	r3, [pc, #136]	@ (8001208 <motor_speed_update+0xf4>)
 800117e:	881c      	ldrh	r4, [r3, #0]
 8001180:	4b22      	ldr	r3, [pc, #136]	@ (800120c <motor_speed_update+0xf8>)
 8001182:	681d      	ldr	r5, [r3, #0]
 8001184:	4b22      	ldr	r3, [pc, #136]	@ (8001210 <motor_speed_update+0xfc>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a22      	ldr	r2, [pc, #136]	@ (8001214 <motor_speed_update+0x100>)
 800118a:	7812      	ldrb	r2, [r2, #0]
 800118c:	8af8      	ldrh	r0, [r7, #22]
 800118e:	9201      	str	r2, [sp, #4]
 8001190:	9300      	str	r3, [sp, #0]
 8001192:	462b      	mov	r3, r5
 8001194:	4622      	mov	r2, r4
 8001196:	f7ff ff1f 	bl	8000fd8 <adc_map_u32>
 800119a:	6138      	str	r0, [r7, #16]
                                     s_min_ms, s_max_ms, s_invert);

    // 램프: s_curr_ms를 한 번에 s_ramp_ms만 변경
    if (s_curr_ms < target_ms) {
 800119c:	4b1e      	ldr	r3, [pc, #120]	@ (8001218 <motor_speed_update+0x104>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	693a      	ldr	r2, [r7, #16]
 80011a2:	429a      	cmp	r2, r3
 80011a4:	d910      	bls.n	80011c8 <motor_speed_update+0xb4>
        uint32_t d = target_ms - s_curr_ms;
 80011a6:	4b1c      	ldr	r3, [pc, #112]	@ (8001218 <motor_speed_update+0x104>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	693a      	ldr	r2, [r7, #16]
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	60bb      	str	r3, [r7, #8]
        s_curr_ms += (d > s_ramp_ms) ? s_ramp_ms : d;
 80011b0:	4b1a      	ldr	r3, [pc, #104]	@ (800121c <motor_speed_update+0x108>)
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	bf28      	it	cs
 80011ba:	461a      	movcs	r2, r3
 80011bc:	4b16      	ldr	r3, [pc, #88]	@ (8001218 <motor_speed_update+0x104>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4413      	add	r3, r2
 80011c2:	4a15      	ldr	r2, [pc, #84]	@ (8001218 <motor_speed_update+0x104>)
 80011c4:	6013      	str	r3, [r2, #0]
 80011c6:	e014      	b.n	80011f2 <motor_speed_update+0xde>
    } else if (s_curr_ms > target_ms) {
 80011c8:	4b13      	ldr	r3, [pc, #76]	@ (8001218 <motor_speed_update+0x104>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	429a      	cmp	r2, r3
 80011d0:	d20f      	bcs.n	80011f2 <motor_speed_update+0xde>
        uint32_t d = s_curr_ms - target_ms;
 80011d2:	4b11      	ldr	r3, [pc, #68]	@ (8001218 <motor_speed_update+0x104>)
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	1ad3      	subs	r3, r2, r3
 80011da:	60fb      	str	r3, [r7, #12]
        s_curr_ms -= (d > s_ramp_ms) ? s_ramp_ms : d;
 80011dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001218 <motor_speed_update+0x104>)
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	4b0e      	ldr	r3, [pc, #56]	@ (800121c <motor_speed_update+0x108>)
 80011e2:	6819      	ldr	r1, [r3, #0]
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	428b      	cmp	r3, r1
 80011e8:	bf28      	it	cs
 80011ea:	460b      	movcs	r3, r1
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001218 <motor_speed_update+0x104>)
 80011f0:	6013      	str	r3, [r2, #0]
    }
    return s_curr_ms;
 80011f2:	4b09      	ldr	r3, [pc, #36]	@ (8001218 <motor_speed_update+0x104>)
 80011f4:	681b      	ldr	r3, [r3, #0]
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3718      	adds	r7, #24
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bdb0      	pop	{r4, r5, r7, pc}
 80011fe:	bf00      	nop
 8001200:	20000130 	.word	0x20000130
 8001204:	20000034 	.word	0x20000034
 8001208:	20000036 	.word	0x20000036
 800120c:	20000038 	.word	0x20000038
 8001210:	2000003c 	.word	0x2000003c
 8001214:	20000044 	.word	0x20000044
 8001218:	20000048 	.word	0x20000048
 800121c:	20000040 	.word	0x20000040

08001220 <ps_init>:
static volatile uint8_t  s_level_blocked[PS_FLOOR_COUNT];   // 현재 센서 레벨: 1=차단, 0=통과 (실시간 상태)
static volatile uint32_t s_last_tick[PS_FLOOR_COUNT];       // 디바운스용 마지막 이벤트 시각(ms, HAL_GetTick 기준)

// 모듈 초기화: 내부 상태 배열을 모두 초기 상태로 리셋
void ps_init(void)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < PS_FLOOR_COUNT; ++i) {
 8001226:	2300      	movs	r3, #0
 8001228:	71fb      	strb	r3, [r7, #7]
 800122a:	e00f      	b.n	800124c <ps_init+0x2c>
    s_latched_broken[i] = 0;   // 아직 "끊김" 이벤트 없음
 800122c:	79fb      	ldrb	r3, [r7, #7]
 800122e:	4a0c      	ldr	r2, [pc, #48]	@ (8001260 <ps_init+0x40>)
 8001230:	2100      	movs	r1, #0
 8001232:	54d1      	strb	r1, [r2, r3]
    s_level_blocked[i]  = 0;   // 초기 상태는 통과(차단 아님)로 가정
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	4a0b      	ldr	r2, [pc, #44]	@ (8001264 <ps_init+0x44>)
 8001238:	2100      	movs	r1, #0
 800123a:	54d1      	strb	r1, [r2, r3]
    s_last_tick[i]      = 0;   // 마지막 이벤트 시각 초기화
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	4a0a      	ldr	r2, [pc, #40]	@ (8001268 <ps_init+0x48>)
 8001240:	2100      	movs	r1, #0
 8001242:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (uint8_t i = 0; i < PS_FLOOR_COUNT; ++i) {
 8001246:	79fb      	ldrb	r3, [r7, #7]
 8001248:	3301      	adds	r3, #1
 800124a:	71fb      	strb	r3, [r7, #7]
 800124c:	79fb      	ldrb	r3, [r7, #7]
 800124e:	2b02      	cmp	r3, #2
 8001250:	d9ec      	bls.n	800122c <ps_init+0xc>
  }
}
 8001252:	bf00      	nop
 8001254:	bf00      	nop
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr
 8001260:	20000134 	.word	0x20000134
 8001264:	20000138 	.word	0x20000138
 8001268:	2000013c 	.word	0x2000013c

0800126c <ps_find_by_pin>:
// (센서마다 포트가 같지 않아도 '핀 번호'만 매칭하면 된다. 포트가 다르면 동일 핀번호가
//  겹칠 수 있으니 실제 하드웨어에서는 '포트+핀' 쌍 매칭이 더 안전하지만,
//  여기서는 핀번호만으로 충분하다는 전제. 필요시 포트도 함께 비교하도록 확장 가능.)
// ─────────────────────────────────────────────────────────────────────────────
static int8_t ps_find_by_pin(uint16_t gpio_pin)
{
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	80fb      	strh	r3, [r7, #6]
  for (uint8_t i = 0; i < PS_FLOOR_COUNT; ++i) {
 8001276:	2300      	movs	r3, #0
 8001278:	73fb      	strb	r3, [r7, #15]
 800127a:	e00d      	b.n	8001298 <ps_find_by_pin+0x2c>
    if (s_cfg[i].pin == gpio_pin)        // 매핑 테이블의 핀과 동일하면
 800127c:	7bfb      	ldrb	r3, [r7, #15]
 800127e:	4a0c      	ldr	r2, [pc, #48]	@ (80012b0 <ps_find_by_pin+0x44>)
 8001280:	00db      	lsls	r3, r3, #3
 8001282:	4413      	add	r3, r2
 8001284:	889b      	ldrh	r3, [r3, #4]
 8001286:	88fa      	ldrh	r2, [r7, #6]
 8001288:	429a      	cmp	r2, r3
 800128a:	d102      	bne.n	8001292 <ps_find_by_pin+0x26>
      return (int8_t)i;                  // 해당 floor 인덱스를 반환
 800128c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001290:	e007      	b.n	80012a2 <ps_find_by_pin+0x36>
  for (uint8_t i = 0; i < PS_FLOOR_COUNT; ++i) {
 8001292:	7bfb      	ldrb	r3, [r7, #15]
 8001294:	3301      	adds	r3, #1
 8001296:	73fb      	strb	r3, [r7, #15]
 8001298:	7bfb      	ldrb	r3, [r7, #15]
 800129a:	2b02      	cmp	r3, #2
 800129c:	d9ee      	bls.n	800127c <ps_find_by_pin+0x10>
  }
  return -1;                             // 찾지 못하면 -1 (에러)
 800129e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3714      	adds	r7, #20
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	08005590 	.word	0x08005590

080012b4 <ps_on_exti>:
// EXTI 인터럽트 처리 진입점(콜백)
// 외부에서 HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) 안에서
// 이 함수(ps_on_exti(GPIO_Pin))를 호출해주는 패턴을 가정.
// ─────────────────────────────────────────────────────────────────────────────
void ps_on_exti(uint16_t gpio_pin)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	4603      	mov	r3, r0
 80012bc:	80fb      	strh	r3, [r7, #6]
  int8_t idx = ps_find_by_pin(gpio_pin); // 핀 번호로 floor 인덱스 찾기
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff ffd3 	bl	800126c <ps_find_by_pin>
 80012c6:	4603      	mov	r3, r0
 80012c8:	75fb      	strb	r3, [r7, #23]
  if (idx < 0) return;                   // 해당 없음(우리가 관리하는 핀이 아님) → 무시하고 복귀
 80012ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	db37      	blt.n	8001342 <ps_on_exti+0x8e>

  uint32_t now = HAL_GetTick();          // 현재 시스템 틱(ms) 확보(32비트, 약 49.7일마다 오버플로)
 80012d2:	f000 fce5 	bl	8001ca0 <HAL_GetTick>
 80012d6:	6138      	str	r0, [r7, #16]
  if (now - s_last_tick[idx] < PS_DEBOUNCE_MS) {
 80012d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012dc:	4a1c      	ldr	r2, [pc, #112]	@ (8001350 <ps_on_exti+0x9c>)
 80012de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012e2:	693a      	ldr	r2, [r7, #16]
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d92d      	bls.n	8001346 <ps_on_exti+0x92>
    // 마지막 이벤트로부터 PS_DEBOUNCE_MS 미만이면 너무 촘촘한 인터럽트 → 노이즈로 보고 무시
    // (uint32_t 뺄셈은 오버플로 시에도 modulo 2^32로 동작하므로 일반적으로 안전.
    //  단, 오버플로 경계 근처에서의 짧은 간격 비교는 그대로 의도대로 작동한다.)
    return;
  }
  s_last_tick[idx] = now;                // 디바운싱 통과 → 이번 이벤트를 "마지막"으로 기록
 80012ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012ee:	4918      	ldr	r1, [pc, #96]	@ (8001350 <ps_on_exti+0x9c>)
 80012f0:	693a      	ldr	r2, [r7, #16]
 80012f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  // 해당 센서의 현재 입력 레벨을 읽음 (포트/핀은 매핑 테이블에서 가져옴)
  GPIO_PinState lvl = HAL_GPIO_ReadPin(s_cfg[idx].port, s_cfg[idx].pin);
 80012f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012fa:	4a16      	ldr	r2, [pc, #88]	@ (8001354 <ps_on_exti+0xa0>)
 80012fc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001300:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001304:	4913      	ldr	r1, [pc, #76]	@ (8001354 <ps_on_exti+0xa0>)
 8001306:	00db      	lsls	r3, r3, #3
 8001308:	440b      	add	r3, r1
 800130a:	889b      	ldrh	r3, [r3, #4]
 800130c:	4619      	mov	r1, r3
 800130e:	4610      	mov	r0, r2
 8001310:	f001 fc66 	bl	8002be0 <HAL_GPIO_ReadPin>
 8001314:	4603      	mov	r3, r0
 8001316:	73fb      	strb	r3, [r7, #15]

  // 지금 상태가 "차단인지" 판정(우리 모듈의 기준 레벨과 비교)
  // PS_BLOCKED_LEVEL==GPIO_PIN_SET면, 입력이 HIGH일 때 차단으로 본다.
  uint8_t is_blocked = (lvl == PS_BLOCKED_LEVEL) ? 1 : 0;
 8001318:	7bfb      	ldrb	r3, [r7, #15]
 800131a:	2b01      	cmp	r3, #1
 800131c:	bf0c      	ite	eq
 800131e:	2301      	moveq	r3, #1
 8001320:	2300      	movne	r3, #0
 8001322:	b2db      	uxtb	r3, r3
 8001324:	73bb      	strb	r3, [r7, #14]

  // 현재 센서 레벨(차단/통과)을 내부 상태에 반영 (폴링 API ps_is_blocked가 즉시 이 값을 반환)
  s_level_blocked[idx] = is_blocked;
 8001326:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800132a:	490b      	ldr	r1, [pc, #44]	@ (8001358 <ps_on_exti+0xa4>)
 800132c:	7bba      	ldrb	r2, [r7, #14]
 800132e:	54ca      	strb	r2, [r1, r3]

  // "방금 끊김" 1회성 이벤트 래치:
  // 차단 레벨로 '변경되는 순간'만 1을 기록하여, 상위 로직에서 에지 방식으로 감지하게 함.
  // ※ 여기 구현은 "차단이면 1"로 간단히 처리하므로, 연속 차단 동안 인터럽트가 여러 번 들어오면
  //    여러 번 래치될 수 있음. '변화(엣지)만'을 원하면 이전 레벨과 비교하여 상승엣지에서만 세트하도록 확장 가능.
  if (is_blocked) {
 8001330:	7bbb      	ldrb	r3, [r7, #14]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d008      	beq.n	8001348 <ps_on_exti+0x94>
    s_latched_broken[idx] = 1;           // 읽는 순간(ps_was_broken/ps_any_broken) 0으로 클리어됨
 8001336:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800133a:	4a08      	ldr	r2, [pc, #32]	@ (800135c <ps_on_exti+0xa8>)
 800133c:	2101      	movs	r1, #1
 800133e:	54d1      	strb	r1, [r2, r3]
 8001340:	e002      	b.n	8001348 <ps_on_exti+0x94>
  if (idx < 0) return;                   // 해당 없음(우리가 관리하는 핀이 아님) → 무시하고 복귀
 8001342:	bf00      	nop
 8001344:	e000      	b.n	8001348 <ps_on_exti+0x94>
    return;
 8001346:	bf00      	nop
#if 0
  if (gpio_pin == GPIO_PIN_6)  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
  if (gpio_pin == GPIO_PIN_8)  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
  if (gpio_pin == GPIO_PIN_9)  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
#endif
}
 8001348:	3718      	adds	r7, #24
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	2000013c 	.word	0x2000013c
 8001354:	08005590 	.word	0x08005590
 8001358:	20000138 	.word	0x20000138
 800135c:	20000134 	.word	0x20000134

08001360 <ps_is_blocked>:
// ─────────────────────────────────────────────────────────────────────────────
// 현재 '차단(빔이 막힘)' 상태인지 즉시 상태를 반환하는 폴링 API
// floor: 0..PS_FLOOR_COUNT-1 유효 범위인지 확인 후 반환
// ─────────────────────────────────────────────────────────────────────────────
bool ps_is_blocked(uint8_t floor)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	71fb      	strb	r3, [r7, #7]
  if (floor >= PS_FLOOR_COUNT) return false;   // 범위 밖 요청은 안전하게 false 처리
 800136a:	79fb      	ldrb	r3, [r7, #7]
 800136c:	2b02      	cmp	r3, #2
 800136e:	d901      	bls.n	8001374 <ps_is_blocked+0x14>
 8001370:	2300      	movs	r3, #0
 8001372:	e008      	b.n	8001386 <ps_is_blocked+0x26>
  return s_level_blocked[floor] ? true : false;// 1이면 true, 0이면 false
 8001374:	79fb      	ldrb	r3, [r7, #7]
 8001376:	4a07      	ldr	r2, [pc, #28]	@ (8001394 <ps_is_blocked+0x34>)
 8001378:	5cd3      	ldrb	r3, [r2, r3]
 800137a:	b2db      	uxtb	r3, r3
 800137c:	2b00      	cmp	r3, #0
 800137e:	bf14      	ite	ne
 8001380:	2301      	movne	r3, #1
 8001382:	2300      	moveq	r3, #0
 8001384:	b2db      	uxtb	r3, r3
}
 8001386:	4618      	mov	r0, r3
 8001388:	370c      	adds	r7, #12
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	20000138 	.word	0x20000138

08001398 <ps_any_broken>:
// - 있으면 해당 층 인덱스(0..), 없으면 0xFF
// - 읽는 순간 해당 래치들은 클리어하므로, 이벤트는 1회성으로 소비됨
// ─────────────────────────────────────────────────────────────────────────────

uint8_t ps_any_broken(void)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < PS_FLOOR_COUNT; ++i) {
 800139e:	2300      	movs	r3, #0
 80013a0:	71fb      	strb	r3, [r7, #7]
 80013a2:	e00e      	b.n	80013c2 <ps_any_broken+0x2a>
    if (s_latched_broken[i]) {                 // 어떤 층이라도 래치가 세트되어 있으면
 80013a4:	79fb      	ldrb	r3, [r7, #7]
 80013a6:	4a0c      	ldr	r2, [pc, #48]	@ (80013d8 <ps_any_broken+0x40>)
 80013a8:	5cd3      	ldrb	r3, [r2, r3]
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d005      	beq.n	80013bc <ps_any_broken+0x24>
      s_latched_broken[i] = 0;                 // 읽는 즉시 클리어(중복 처리 방지)
 80013b0:	79fb      	ldrb	r3, [r7, #7]
 80013b2:	4a09      	ldr	r2, [pc, #36]	@ (80013d8 <ps_any_broken+0x40>)
 80013b4:	2100      	movs	r1, #0
 80013b6:	54d1      	strb	r1, [r2, r3]
      return i;                                // 그 층 인덱스 반환
 80013b8:	79fb      	ldrb	r3, [r7, #7]
 80013ba:	e006      	b.n	80013ca <ps_any_broken+0x32>
  for (uint8_t i = 0; i < PS_FLOOR_COUNT; ++i) {
 80013bc:	79fb      	ldrb	r3, [r7, #7]
 80013be:	3301      	adds	r3, #1
 80013c0:	71fb      	strb	r3, [r7, #7]
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d9ed      	bls.n	80013a4 <ps_any_broken+0xc>
    }
  }
  return 0xFF;                                 // 아무 이벤트도 없으면 0xFF
 80013c8:	23ff      	movs	r3, #255	@ 0xff
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	370c      	adds	r7, #12
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	20000134 	.word	0x20000134

080013dc <stepMotor>:
static uint8_t  s_step_idx  = 0;
static uint32_t s_period_ms = 3;                 // 기본 3ms/half-step
static const swTimerID_tbl s_timer = swTimerID3; // 타이머 ID 충돌 시 바꿔주세요

static inline void stepMotor(uint8_t step)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(IN1_GPIO_PORT, IN1_PIN, HALF_STEP_SEQ[step][0] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	4a1e      	ldr	r2, [pc, #120]	@ (8001464 <stepMotor+0x88>)
 80013ea:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	bf14      	ite	ne
 80013f2:	2301      	movne	r3, #1
 80013f4:	2300      	moveq	r3, #0
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	461a      	mov	r2, r3
 80013fa:	2120      	movs	r1, #32
 80013fc:	481a      	ldr	r0, [pc, #104]	@ (8001468 <stepMotor+0x8c>)
 80013fe:	f001 fc07 	bl	8002c10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_PORT, IN2_PIN, HALF_STEP_SEQ[step][1] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	4a17      	ldr	r2, [pc, #92]	@ (8001464 <stepMotor+0x88>)
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	4413      	add	r3, r2
 800140a:	785b      	ldrb	r3, [r3, #1]
 800140c:	2b00      	cmp	r3, #0
 800140e:	bf14      	ite	ne
 8001410:	2301      	movne	r3, #1
 8001412:	2300      	moveq	r3, #0
 8001414:	b2db      	uxtb	r3, r3
 8001416:	461a      	mov	r2, r3
 8001418:	2140      	movs	r1, #64	@ 0x40
 800141a:	4813      	ldr	r0, [pc, #76]	@ (8001468 <stepMotor+0x8c>)
 800141c:	f001 fbf8 	bl	8002c10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN3_GPIO_PORT, IN3_PIN, HALF_STEP_SEQ[step][2] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	4a10      	ldr	r2, [pc, #64]	@ (8001464 <stepMotor+0x88>)
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	4413      	add	r3, r2
 8001428:	789b      	ldrb	r3, [r3, #2]
 800142a:	2b00      	cmp	r3, #0
 800142c:	bf14      	ite	ne
 800142e:	2301      	movne	r3, #1
 8001430:	2300      	moveq	r3, #0
 8001432:	b2db      	uxtb	r3, r3
 8001434:	461a      	mov	r2, r3
 8001436:	2180      	movs	r1, #128	@ 0x80
 8001438:	480b      	ldr	r0, [pc, #44]	@ (8001468 <stepMotor+0x8c>)
 800143a:	f001 fbe9 	bl	8002c10 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_GPIO_PORT, IN4_PIN, HALF_STEP_SEQ[step][3] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	4a08      	ldr	r2, [pc, #32]	@ (8001464 <stepMotor+0x88>)
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	4413      	add	r3, r2
 8001446:	78db      	ldrb	r3, [r3, #3]
 8001448:	2b00      	cmp	r3, #0
 800144a:	bf14      	ite	ne
 800144c:	2301      	movne	r3, #1
 800144e:	2300      	moveq	r3, #0
 8001450:	b2db      	uxtb	r3, r3
 8001452:	461a      	mov	r2, r3
 8001454:	2140      	movs	r1, #64	@ 0x40
 8001456:	4805      	ldr	r0, [pc, #20]	@ (800146c <stepMotor+0x90>)
 8001458:	f001 fbda 	bl	8002c10 <HAL_GPIO_WritePin>
}
 800145c:	bf00      	nop
 800145e:	3708      	adds	r7, #8
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	080055a8 	.word	0x080055a8
 8001468:	40020000 	.word	0x40020000
 800146c:	40020400 	.word	0x40020400

08001470 <stepper_init>:

void stepper_init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
    // GPIO는 Cube에서 설정했다고 가정
    softTimer_Init(s_timer, s_period_ms);  // ms 단위
 8001474:	2202      	movs	r2, #2
 8001476:	4b04      	ldr	r3, [pc, #16]	@ (8001488 <stepper_init+0x18>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4619      	mov	r1, r3
 800147c:	4610      	mov	r0, r2
 800147e:	f000 f983 	bl	8001788 <softTimer_Init>
}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000050 	.word	0x20000050

0800148c <stepper_set_dir>:

void stepper_set_dir(uint8_t dir)
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	71fb      	strb	r3, [r7, #7]
    s_dir = (dir == DIR_CCW) ? DIR_CCW : DIR_CW;	// 방향 세팅
 8001496:	79fb      	ldrb	r3, [r7, #7]
 8001498:	2b01      	cmp	r3, #1
 800149a:	bf0c      	ite	eq
 800149c:	2301      	moveq	r3, #1
 800149e:	2300      	movne	r3, #0
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	461a      	mov	r2, r3
 80014a4:	4b03      	ldr	r3, [pc, #12]	@ (80014b4 <stepper_set_dir+0x28>)
 80014a6:	701a      	strb	r2, [r3, #0]
}
 80014a8:	bf00      	nop
 80014aa:	370c      	adds	r7, #12
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr
 80014b4:	20000148 	.word	0x20000148

080014b8 <stepper_set_period_ms>:

void stepper_set_period_ms(uint32_t ms)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
    if (ms < 1)  ms = 1;    // 너무 빠르면 토크 부족
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d101      	bne.n	80014ca <stepper_set_period_ms+0x12>
 80014c6:	2301      	movs	r3, #1
 80014c8:	607b      	str	r3, [r7, #4]
    if (ms > 20) ms = 20;   // 과도한 지연 제한(필요시 조정)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2b14      	cmp	r3, #20
 80014ce:	d901      	bls.n	80014d4 <stepper_set_period_ms+0x1c>
 80014d0:	2314      	movs	r3, #20
 80014d2:	607b      	str	r3, [r7, #4]
    s_period_ms = ms;
 80014d4:	4a04      	ldr	r2, [pc, #16]	@ (80014e8 <stepper_set_period_ms+0x30>)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6013      	str	r3, [r2, #0]
    // 바로 반영하고 싶으면 다음 줄 주석 해제:
    // softTimer_Init(s_timer, s_period_ms);
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	20000050 	.word	0x20000050

080014ec <stepper_stop>:

void stepper_stop(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
    s_enabled = false;
 80014f0:	4b03      	ldr	r3, [pc, #12]	@ (8001500 <stepper_stop+0x14>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	701a      	strb	r2, [r3, #0]
    // 필요시 코일 전류를 끄고 싶다면:
    // HAL_GPIO_WritePin(IN1_GPIO_PORT, IN1_PIN, GPIO_PIN_RESET);
    // HAL_GPIO_WritePin(IN2_GPIO_PORT, IN2_PIN, GPIO_PIN_RESET);
    // HAL_GPIO_WritePin(IN3_GPIO_PORT, IN3_PIN, GPIO_PIN_RESET);
    // HAL_GPIO_WritePin(IN4_GPIO_PORT, IN4_PIN, GPIO_PIN_RESET);
}
 80014f6:	bf00      	nop
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr
 8001500:	2000004c 	.word	0x2000004c

08001504 <stepper_resume>:

void stepper_resume(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
    s_enabled = true;
 8001508:	4b05      	ldr	r3, [pc, #20]	@ (8001520 <stepper_resume+0x1c>)
 800150a:	2201      	movs	r2, #1
 800150c:	701a      	strb	r2, [r3, #0]
    softTimer_Init(s_timer, s_period_ms);
 800150e:	2202      	movs	r2, #2
 8001510:	4b04      	ldr	r3, [pc, #16]	@ (8001524 <stepper_resume+0x20>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4619      	mov	r1, r3
 8001516:	4610      	mov	r0, r2
 8001518:	f000 f936 	bl	8001788 <softTimer_Init>
}
 800151c:	bf00      	nop
 800151e:	bd80      	pop	{r7, pc}
 8001520:	2000004c 	.word	0x2000004c
 8001524:	20000050 	.word	0x20000050

08001528 <stepper_task>:

void stepper_task(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
    if (!s_enabled) return;
 800152c:	4b19      	ldr	r3, [pc, #100]	@ (8001594 <stepper_task+0x6c>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	f083 0301 	eor.w	r3, r3, #1
 8001534:	b2db      	uxtb	r3, r3
 8001536:	2b00      	cmp	r3, #0
 8001538:	d12a      	bne.n	8001590 <stepper_task+0x68>

    if (softTimer_IsTimeOut(s_timer))
 800153a:	2302      	movs	r3, #2
 800153c:	4618      	mov	r0, r3
 800153e:	f000 f95b 	bl	80017f8 <softTimer_IsTimeOut>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d024      	beq.n	8001592 <stepper_task+0x6a>
    {
        // 한 스텝 수행
        stepMotor(s_step_idx);
 8001548:	4b13      	ldr	r3, [pc, #76]	@ (8001598 <stepper_task+0x70>)
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff ff45 	bl	80013dc <stepMotor>

        // 다음 인덱스
        if (s_dir == DIR_CW)
 8001552:	4b12      	ldr	r3, [pc, #72]	@ (800159c <stepper_task+0x74>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d109      	bne.n	800156e <stepper_task+0x46>
        {
            s_step_idx = (uint8_t)((s_step_idx + 1) & 0x7);
 800155a:	4b0f      	ldr	r3, [pc, #60]	@ (8001598 <stepper_task+0x70>)
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	3301      	adds	r3, #1
 8001560:	b2db      	uxtb	r3, r3
 8001562:	f003 0307 	and.w	r3, r3, #7
 8001566:	b2da      	uxtb	r2, r3
 8001568:	4b0b      	ldr	r3, [pc, #44]	@ (8001598 <stepper_task+0x70>)
 800156a:	701a      	strb	r2, [r3, #0]
 800156c:	e008      	b.n	8001580 <stepper_task+0x58>
        } else
        {
            s_step_idx = (uint8_t)((s_step_idx + 7) & 0x7);
 800156e:	4b0a      	ldr	r3, [pc, #40]	@ (8001598 <stepper_task+0x70>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	3307      	adds	r3, #7
 8001574:	b2db      	uxtb	r3, r3
 8001576:	f003 0307 	and.w	r3, r3, #7
 800157a:	b2da      	uxtb	r2, r3
 800157c:	4b06      	ldr	r3, [pc, #24]	@ (8001598 <stepper_task+0x70>)
 800157e:	701a      	strb	r2, [r3, #0]
        }

        // 다음 주기 예약
        softTimer_Init(s_timer, s_period_ms);
 8001580:	2202      	movs	r2, #2
 8001582:	4b07      	ldr	r3, [pc, #28]	@ (80015a0 <stepper_task+0x78>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4619      	mov	r1, r3
 8001588:	4610      	mov	r0, r2
 800158a:	f000 f8fd 	bl	8001788 <softTimer_Init>
 800158e:	e000      	b.n	8001592 <stepper_task+0x6a>
    if (!s_enabled) return;
 8001590:	bf00      	nop
    }
}
 8001592:	bd80      	pop	{r7, pc}
 8001594:	2000004c 	.word	0x2000004c
 8001598:	20000149 	.word	0x20000149
 800159c:	20000148 	.word	0x20000148
 80015a0:	20000050 	.word	0x20000050

080015a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015aa:	2300      	movs	r3, #0
 80015ac:	607b      	str	r3, [r7, #4]
 80015ae:	4b10      	ldr	r3, [pc, #64]	@ (80015f0 <HAL_MspInit+0x4c>)
 80015b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015b2:	4a0f      	ldr	r2, [pc, #60]	@ (80015f0 <HAL_MspInit+0x4c>)
 80015b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80015ba:	4b0d      	ldr	r3, [pc, #52]	@ (80015f0 <HAL_MspInit+0x4c>)
 80015bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015c2:	607b      	str	r3, [r7, #4]
 80015c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015c6:	2300      	movs	r3, #0
 80015c8:	603b      	str	r3, [r7, #0]
 80015ca:	4b09      	ldr	r3, [pc, #36]	@ (80015f0 <HAL_MspInit+0x4c>)
 80015cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ce:	4a08      	ldr	r2, [pc, #32]	@ (80015f0 <HAL_MspInit+0x4c>)
 80015d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80015d6:	4b06      	ldr	r3, [pc, #24]	@ (80015f0 <HAL_MspInit+0x4c>)
 80015d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015de:	603b      	str	r3, [r7, #0]
 80015e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015e2:	bf00      	nop
 80015e4:	370c      	adds	r7, #12
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	40023800 	.word	0x40023800

080015f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015f8:	bf00      	nop
 80015fa:	e7fd      	b.n	80015f8 <NMI_Handler+0x4>

080015fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001600:	bf00      	nop
 8001602:	e7fd      	b.n	8001600 <HardFault_Handler+0x4>

08001604 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001608:	bf00      	nop
 800160a:	e7fd      	b.n	8001608 <MemManage_Handler+0x4>

0800160c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001610:	bf00      	nop
 8001612:	e7fd      	b.n	8001610 <BusFault_Handler+0x4>

08001614 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001618:	bf00      	nop
 800161a:	e7fd      	b.n	8001618 <UsageFault_Handler+0x4>

0800161c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr

0800162a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800162e:	bf00      	nop
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr

08001638 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800163c:	bf00      	nop
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr

08001646 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001646:	b580      	push	{r7, lr}
 8001648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800164a:	f000 fb15 	bl	8001c78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  softTimer_ISR();
 800164e:	f000 f835 	bl	80016bc <softTimer_ISR>

  /* USER CODE END SysTick_IRQn 1 */
}
 8001652:	bf00      	nop
 8001654:	bd80      	pop	{r7, pc}

08001656 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800165a:	2001      	movs	r0, #1
 800165c:	f001 faf2 	bl	8002c44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}

08001664 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001668:	2002      	movs	r0, #2
 800166a:	f001 faeb 	bl	8002c44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800166e:	bf00      	nop
 8001670:	bd80      	pop	{r7, pc}

08001672 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001676:	2004      	movs	r0, #4
 8001678:	f001 fae4 	bl	8002c44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800167c:	bf00      	nop
 800167e:	bd80      	pop	{r7, pc}

08001680 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001684:	4802      	ldr	r0, [pc, #8]	@ (8001690 <USART2_IRQHandler+0x10>)
 8001686:	f002 f869 	bl	800375c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000180 	.word	0x20000180

08001694 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001698:	4802      	ldr	r0, [pc, #8]	@ (80016a4 <USART6_IRQHandler+0x10>)
 800169a:	f002 f85f 	bl	800375c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	200001c8 	.word	0x200001c8

080016a8 <ADC_IRQHandler>:

/* USER CODE BEGIN 1 */
void ADC_IRQHandler(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
    HAL_ADC_IRQHandler(&hadc1);
 80016ac:	4802      	ldr	r0, [pc, #8]	@ (80016b8 <ADC_IRQHandler+0x10>)
 80016ae:	f000 fc05 	bl	8001ebc <HAL_ADC_IRQHandler>
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	200000dc 	.word	0x200000dc

080016bc <softTimer_ISR>:
 * 주기적으로 호출할 인터럽트 서비스 루틴
 * systick 핸들러나 타이머 인터럽트 에서 호출하면 됨.
 */

void softTimer_ISR()
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
	for(uint8_t i = 0 ; i < TIMER_COUNT ; i ++)
 80016c2:	2300      	movs	r3, #0
 80016c4:	71fb      	strb	r3, [r7, #7]
 80016c6:	e052      	b.n	800176e <softTimer_ISR+0xb2>
	{
		if(softTimer[i].isRunning == true)
 80016c8:	79fa      	ldrb	r2, [r7, #7]
 80016ca:	492e      	ldr	r1, [pc, #184]	@ (8001784 <softTimer_ISR+0xc8>)
 80016cc:	4613      	mov	r3, r2
 80016ce:	005b      	lsls	r3, r3, #1
 80016d0:	4413      	add	r3, r2
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	440b      	add	r3, r1
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d031      	beq.n	8001740 <softTimer_ISR+0x84>
		{
			if(softTimer[i].time >= softTimer[i].setTime)
 80016dc:	79fa      	ldrb	r2, [r7, #7]
 80016de:	4929      	ldr	r1, [pc, #164]	@ (8001784 <softTimer_ISR+0xc8>)
 80016e0:	4613      	mov	r3, r2
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	4413      	add	r3, r2
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	440b      	add	r3, r1
 80016ea:	3308      	adds	r3, #8
 80016ec:	6819      	ldr	r1, [r3, #0]
 80016ee:	79fa      	ldrb	r2, [r7, #7]
 80016f0:	4824      	ldr	r0, [pc, #144]	@ (8001784 <softTimer_ISR+0xc8>)
 80016f2:	4613      	mov	r3, r2
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	4413      	add	r3, r2
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	4403      	add	r3, r0
 80016fc:	3304      	adds	r3, #4
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4299      	cmp	r1, r3
 8001702:	d30a      	bcc.n	800171a <softTimer_ISR+0x5e>
			{
				softTimer[i].timeOut = true;		// 타이머 완료
 8001704:	79fa      	ldrb	r2, [r7, #7]
 8001706:	491f      	ldr	r1, [pc, #124]	@ (8001784 <softTimer_ISR+0xc8>)
 8001708:	4613      	mov	r3, r2
 800170a:	005b      	lsls	r3, r3, #1
 800170c:	4413      	add	r3, r2
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	440b      	add	r3, r1
 8001712:	3301      	adds	r3, #1
 8001714:	2201      	movs	r2, #1
 8001716:	701a      	strb	r2, [r3, #0]
 8001718:	e026      	b.n	8001768 <softTimer_ISR+0xac>
			}
			else
			{
				softTimer[i].time ++;						// 시간 카운트 증가
 800171a:	79fa      	ldrb	r2, [r7, #7]
 800171c:	4919      	ldr	r1, [pc, #100]	@ (8001784 <softTimer_ISR+0xc8>)
 800171e:	4613      	mov	r3, r2
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	4413      	add	r3, r2
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	440b      	add	r3, r1
 8001728:	3308      	adds	r3, #8
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	1c59      	adds	r1, r3, #1
 800172e:	4815      	ldr	r0, [pc, #84]	@ (8001784 <softTimer_ISR+0xc8>)
 8001730:	4613      	mov	r3, r2
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	4413      	add	r3, r2
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	4403      	add	r3, r0
 800173a:	3308      	adds	r3, #8
 800173c:	6019      	str	r1, [r3, #0]
 800173e:	e013      	b.n	8001768 <softTimer_ISR+0xac>
			}
		}
		else
		{
			// 타이머가 동작중이 아니면 초기화
			softTimer[i].timeOut = false;
 8001740:	79fa      	ldrb	r2, [r7, #7]
 8001742:	4910      	ldr	r1, [pc, #64]	@ (8001784 <softTimer_ISR+0xc8>)
 8001744:	4613      	mov	r3, r2
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	4413      	add	r3, r2
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	440b      	add	r3, r1
 800174e:	3301      	adds	r3, #1
 8001750:	2200      	movs	r2, #0
 8001752:	701a      	strb	r2, [r3, #0]
			softTimer[i].time = 0;
 8001754:	79fa      	ldrb	r2, [r7, #7]
 8001756:	490b      	ldr	r1, [pc, #44]	@ (8001784 <softTimer_ISR+0xc8>)
 8001758:	4613      	mov	r3, r2
 800175a:	005b      	lsls	r3, r3, #1
 800175c:	4413      	add	r3, r2
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	440b      	add	r3, r1
 8001762:	3308      	adds	r3, #8
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
	for(uint8_t i = 0 ; i < TIMER_COUNT ; i ++)
 8001768:	79fb      	ldrb	r3, [r7, #7]
 800176a:	3301      	adds	r3, #1
 800176c:	71fb      	strb	r3, [r7, #7]
 800176e:	79fb      	ldrb	r3, [r7, #7]
 8001770:	2b03      	cmp	r3, #3
 8001772:	d9a9      	bls.n	80016c8 <softTimer_ISR+0xc>
		}
	}
}
 8001774:	bf00      	nop
 8001776:	bf00      	nop
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	2000014c 	.word	0x2000014c

08001788 <softTimer_Init>:
 * Timer ID : 사용할 타이머 ID
 * time 		: 설정할 시간 (단위 : Tick, ms)
 */

void softTimer_Init(swTimerID_tbl timerID, uint32_t time)	// 소프트타이머 초기화
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	6039      	str	r1, [r7, #0]
 8001792:	71fb      	strb	r3, [r7, #7]
	if(timerID < TIMER_COUNT)
 8001794:	79fb      	ldrb	r3, [r7, #7]
 8001796:	2b03      	cmp	r3, #3
 8001798:	d826      	bhi.n	80017e8 <softTimer_Init+0x60>
	{
		softTimer[timerID].time = 0;
 800179a:	79fa      	ldrb	r2, [r7, #7]
 800179c:	4915      	ldr	r1, [pc, #84]	@ (80017f4 <softTimer_Init+0x6c>)
 800179e:	4613      	mov	r3, r2
 80017a0:	005b      	lsls	r3, r3, #1
 80017a2:	4413      	add	r3, r2
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	440b      	add	r3, r1
 80017a8:	3308      	adds	r3, #8
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
		softTimer[timerID].isRunning = true;
 80017ae:	79fa      	ldrb	r2, [r7, #7]
 80017b0:	4910      	ldr	r1, [pc, #64]	@ (80017f4 <softTimer_Init+0x6c>)
 80017b2:	4613      	mov	r3, r2
 80017b4:	005b      	lsls	r3, r3, #1
 80017b6:	4413      	add	r3, r2
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	440b      	add	r3, r1
 80017bc:	2201      	movs	r2, #1
 80017be:	701a      	strb	r2, [r3, #0]
		softTimer[timerID].setTime = time;
 80017c0:	79fa      	ldrb	r2, [r7, #7]
 80017c2:	490c      	ldr	r1, [pc, #48]	@ (80017f4 <softTimer_Init+0x6c>)
 80017c4:	4613      	mov	r3, r2
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	4413      	add	r3, r2
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	440b      	add	r3, r1
 80017ce:	3304      	adds	r3, #4
 80017d0:	683a      	ldr	r2, [r7, #0]
 80017d2:	601a      	str	r2, [r3, #0]
		softTimer[timerID].timeOut = false;
 80017d4:	79fa      	ldrb	r2, [r7, #7]
 80017d6:	4907      	ldr	r1, [pc, #28]	@ (80017f4 <softTimer_Init+0x6c>)
 80017d8:	4613      	mov	r3, r2
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	4413      	add	r3, r2
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	440b      	add	r3, r1
 80017e2:	3301      	adds	r3, #1
 80017e4:	2200      	movs	r2, #0
 80017e6:	701a      	strb	r2, [r3, #0]
	}
}
 80017e8:	bf00      	nop
 80017ea:	370c      	adds	r7, #12
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr
 80017f4:	2000014c 	.word	0x2000014c

080017f8 <softTimer_IsTimeOut>:
 *  소프트타이머 만료여부 반환
 *  반환값 : true 면 만료, false 면 만료아님
 */

bool softTimer_IsTimeOut(swTimerID_tbl timerID)						// 타이머 완료 여부 확인
{
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	4603      	mov	r3, r0
 8001800:	71fb      	strb	r3, [r7, #7]
	if(timerID < TIMER_COUNT)
 8001802:	79fb      	ldrb	r3, [r7, #7]
 8001804:	2b03      	cmp	r3, #3
 8001806:	d80a      	bhi.n	800181e <softTimer_IsTimeOut+0x26>
	{
		return softTimer[timerID].timeOut;
 8001808:	79fa      	ldrb	r2, [r7, #7]
 800180a:	4908      	ldr	r1, [pc, #32]	@ (800182c <softTimer_IsTimeOut+0x34>)
 800180c:	4613      	mov	r3, r2
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	4413      	add	r3, r2
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	440b      	add	r3, r1
 8001816:	3301      	adds	r3, #1
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	b2db      	uxtb	r3, r3
 800181c:	e000      	b.n	8001820 <softTimer_IsTimeOut+0x28>
	}
	return false;
 800181e:	2300      	movs	r3, #0
}
 8001820:	4618      	mov	r0, r3
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr
 800182c:	2000014c 	.word	0x2000014c

08001830 <softTimer_Reset>:
 *  소프트타이머 재시작
 *  현재카운트 초기화
 */

void softTimer_Reset(swTimerID_tbl timerID)								// 타이머 리셋
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	71fb      	strb	r3, [r7, #7]
	if(timerID < TIMER_COUNT)
 800183a:	79fb      	ldrb	r3, [r7, #7]
 800183c:	2b03      	cmp	r3, #3
 800183e:	d81c      	bhi.n	800187a <softTimer_Reset+0x4a>
	{
		softTimer[timerID].time = 0;
 8001840:	79fa      	ldrb	r2, [r7, #7]
 8001842:	4911      	ldr	r1, [pc, #68]	@ (8001888 <softTimer_Reset+0x58>)
 8001844:	4613      	mov	r3, r2
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	4413      	add	r3, r2
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	440b      	add	r3, r1
 800184e:	3308      	adds	r3, #8
 8001850:	2200      	movs	r2, #0
 8001852:	601a      	str	r2, [r3, #0]
		softTimer[timerID].isRunning = true;
 8001854:	79fa      	ldrb	r2, [r7, #7]
 8001856:	490c      	ldr	r1, [pc, #48]	@ (8001888 <softTimer_Reset+0x58>)
 8001858:	4613      	mov	r3, r2
 800185a:	005b      	lsls	r3, r3, #1
 800185c:	4413      	add	r3, r2
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	440b      	add	r3, r1
 8001862:	2201      	movs	r2, #1
 8001864:	701a      	strb	r2, [r3, #0]
		softTimer[timerID].timeOut = false;
 8001866:	79fa      	ldrb	r2, [r7, #7]
 8001868:	4907      	ldr	r1, [pc, #28]	@ (8001888 <softTimer_Reset+0x58>)
 800186a:	4613      	mov	r3, r2
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	4413      	add	r3, r2
 8001870:	009b      	lsls	r3, r3, #2
 8001872:	440b      	add	r3, r1
 8001874:	3301      	adds	r3, #1
 8001876:	2200      	movs	r2, #0
 8001878:	701a      	strb	r2, [r3, #0]
	}
}
 800187a:	bf00      	nop
 800187c:	370c      	adds	r7, #12
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	2000014c 	.word	0x2000014c

0800188c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b086      	sub	sp, #24
 8001890:	af00      	add	r7, sp, #0
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	60b9      	str	r1, [r7, #8]
 8001896:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001898:	2300      	movs	r3, #0
 800189a:	617b      	str	r3, [r7, #20]
 800189c:	e00a      	b.n	80018b4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800189e:	f3af 8000 	nop.w
 80018a2:	4601      	mov	r1, r0
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	1c5a      	adds	r2, r3, #1
 80018a8:	60ba      	str	r2, [r7, #8]
 80018aa:	b2ca      	uxtb	r2, r1
 80018ac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	3301      	adds	r3, #1
 80018b2:	617b      	str	r3, [r7, #20]
 80018b4:	697a      	ldr	r2, [r7, #20]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	dbf0      	blt.n	800189e <_read+0x12>
  }

  return len;
 80018bc:	687b      	ldr	r3, [r7, #4]
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3718      	adds	r7, #24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80018c6:	b480      	push	{r7}
 80018c8:	b083      	sub	sp, #12
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr

080018de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018de:	b480      	push	{r7}
 80018e0:	b083      	sub	sp, #12
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
 80018e6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018ee:	605a      	str	r2, [r3, #4]
  return 0;
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr

080018fe <_isatty>:

int _isatty(int file)
{
 80018fe:	b480      	push	{r7}
 8001900:	b083      	sub	sp, #12
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001906:	2301      	movs	r3, #1
}
 8001908:	4618      	mov	r0, r3
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001914:	b480      	push	{r7}
 8001916:	b085      	sub	sp, #20
 8001918:	af00      	add	r7, sp, #0
 800191a:	60f8      	str	r0, [r7, #12]
 800191c:	60b9      	str	r1, [r7, #8]
 800191e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3714      	adds	r7, #20
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
	...

08001930 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b086      	sub	sp, #24
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001938:	4a14      	ldr	r2, [pc, #80]	@ (800198c <_sbrk+0x5c>)
 800193a:	4b15      	ldr	r3, [pc, #84]	@ (8001990 <_sbrk+0x60>)
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001944:	4b13      	ldr	r3, [pc, #76]	@ (8001994 <_sbrk+0x64>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d102      	bne.n	8001952 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800194c:	4b11      	ldr	r3, [pc, #68]	@ (8001994 <_sbrk+0x64>)
 800194e:	4a12      	ldr	r2, [pc, #72]	@ (8001998 <_sbrk+0x68>)
 8001950:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001952:	4b10      	ldr	r3, [pc, #64]	@ (8001994 <_sbrk+0x64>)
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4413      	add	r3, r2
 800195a:	693a      	ldr	r2, [r7, #16]
 800195c:	429a      	cmp	r2, r3
 800195e:	d207      	bcs.n	8001970 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001960:	f003 f890 	bl	8004a84 <__errno>
 8001964:	4603      	mov	r3, r0
 8001966:	220c      	movs	r2, #12
 8001968:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800196a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800196e:	e009      	b.n	8001984 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001970:	4b08      	ldr	r3, [pc, #32]	@ (8001994 <_sbrk+0x64>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001976:	4b07      	ldr	r3, [pc, #28]	@ (8001994 <_sbrk+0x64>)
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4413      	add	r3, r2
 800197e:	4a05      	ldr	r2, [pc, #20]	@ (8001994 <_sbrk+0x64>)
 8001980:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001982:	68fb      	ldr	r3, [r7, #12]
}
 8001984:	4618      	mov	r0, r3
 8001986:	3718      	adds	r7, #24
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	20020000 	.word	0x20020000
 8001990:	00000400 	.word	0x00000400
 8001994:	2000017c 	.word	0x2000017c
 8001998:	20000360 	.word	0x20000360

0800199c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019a0:	4b06      	ldr	r3, [pc, #24]	@ (80019bc <SystemInit+0x20>)
 80019a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019a6:	4a05      	ldr	r2, [pc, #20]	@ (80019bc <SystemInit+0x20>)
 80019a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019b0:	bf00      	nop
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	e000ed00 	.word	0xe000ed00

080019c0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart6;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019c4:	4b11      	ldr	r3, [pc, #68]	@ (8001a0c <MX_USART2_UART_Init+0x4c>)
 80019c6:	4a12      	ldr	r2, [pc, #72]	@ (8001a10 <MX_USART2_UART_Init+0x50>)
 80019c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80019ca:	4b10      	ldr	r3, [pc, #64]	@ (8001a0c <MX_USART2_UART_Init+0x4c>)
 80019cc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80019d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019d2:	4b0e      	ldr	r3, [pc, #56]	@ (8001a0c <MX_USART2_UART_Init+0x4c>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019d8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a0c <MX_USART2_UART_Init+0x4c>)
 80019da:	2200      	movs	r2, #0
 80019dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019de:	4b0b      	ldr	r3, [pc, #44]	@ (8001a0c <MX_USART2_UART_Init+0x4c>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019e4:	4b09      	ldr	r3, [pc, #36]	@ (8001a0c <MX_USART2_UART_Init+0x4c>)
 80019e6:	220c      	movs	r2, #12
 80019e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019ea:	4b08      	ldr	r3, [pc, #32]	@ (8001a0c <MX_USART2_UART_Init+0x4c>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019f0:	4b06      	ldr	r3, [pc, #24]	@ (8001a0c <MX_USART2_UART_Init+0x4c>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019f6:	4805      	ldr	r0, [pc, #20]	@ (8001a0c <MX_USART2_UART_Init+0x4c>)
 80019f8:	f001 fdd4 	bl	80035a4 <HAL_UART_Init>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a02:	f7ff fae3 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	20000180 	.word	0x20000180
 8001a10:	40004400 	.word	0x40004400

08001a14 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001a18:	4b11      	ldr	r3, [pc, #68]	@ (8001a60 <MX_USART6_UART_Init+0x4c>)
 8001a1a:	4a12      	ldr	r2, [pc, #72]	@ (8001a64 <MX_USART6_UART_Init+0x50>)
 8001a1c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001a1e:	4b10      	ldr	r3, [pc, #64]	@ (8001a60 <MX_USART6_UART_Init+0x4c>)
 8001a20:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001a24:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001a26:	4b0e      	ldr	r3, [pc, #56]	@ (8001a60 <MX_USART6_UART_Init+0x4c>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a60 <MX_USART6_UART_Init+0x4c>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001a32:	4b0b      	ldr	r3, [pc, #44]	@ (8001a60 <MX_USART6_UART_Init+0x4c>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001a38:	4b09      	ldr	r3, [pc, #36]	@ (8001a60 <MX_USART6_UART_Init+0x4c>)
 8001a3a:	220c      	movs	r2, #12
 8001a3c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a3e:	4b08      	ldr	r3, [pc, #32]	@ (8001a60 <MX_USART6_UART_Init+0x4c>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a44:	4b06      	ldr	r3, [pc, #24]	@ (8001a60 <MX_USART6_UART_Init+0x4c>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001a4a:	4805      	ldr	r0, [pc, #20]	@ (8001a60 <MX_USART6_UART_Init+0x4c>)
 8001a4c:	f001 fdaa 	bl	80035a4 <HAL_UART_Init>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001a56:	f7ff fab9 	bl	8000fcc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001a5a:	bf00      	nop
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	200001c8 	.word	0x200001c8
 8001a64:	40011400 	.word	0x40011400

08001a68 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08c      	sub	sp, #48	@ 0x30
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a70:	f107 031c 	add.w	r3, r7, #28
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	605a      	str	r2, [r3, #4]
 8001a7a:	609a      	str	r2, [r3, #8]
 8001a7c:	60da      	str	r2, [r3, #12]
 8001a7e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a3a      	ldr	r2, [pc, #232]	@ (8001b70 <HAL_UART_MspInit+0x108>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d134      	bne.n	8001af4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61bb      	str	r3, [r7, #24]
 8001a8e:	4b39      	ldr	r3, [pc, #228]	@ (8001b74 <HAL_UART_MspInit+0x10c>)
 8001a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a92:	4a38      	ldr	r2, [pc, #224]	@ (8001b74 <HAL_UART_MspInit+0x10c>)
 8001a94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a98:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a9a:	4b36      	ldr	r3, [pc, #216]	@ (8001b74 <HAL_UART_MspInit+0x10c>)
 8001a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aa2:	61bb      	str	r3, [r7, #24]
 8001aa4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	617b      	str	r3, [r7, #20]
 8001aaa:	4b32      	ldr	r3, [pc, #200]	@ (8001b74 <HAL_UART_MspInit+0x10c>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aae:	4a31      	ldr	r2, [pc, #196]	@ (8001b74 <HAL_UART_MspInit+0x10c>)
 8001ab0:	f043 0301 	orr.w	r3, r3, #1
 8001ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ab6:	4b2f      	ldr	r3, [pc, #188]	@ (8001b74 <HAL_UART_MspInit+0x10c>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	617b      	str	r3, [r7, #20]
 8001ac0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001ac2:	230c      	movs	r3, #12
 8001ac4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aca:	2300      	movs	r3, #0
 8001acc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ad2:	2307      	movs	r3, #7
 8001ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad6:	f107 031c 	add.w	r3, r7, #28
 8001ada:	4619      	mov	r1, r3
 8001adc:	4826      	ldr	r0, [pc, #152]	@ (8001b78 <HAL_UART_MspInit+0x110>)
 8001ade:	f000 fefb 	bl	80028d8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	2026      	movs	r0, #38	@ 0x26
 8001ae8:	f000 fe2d 	bl	8002746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001aec:	2026      	movs	r0, #38	@ 0x26
 8001aee:	f000 fe46 	bl	800277e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001af2:	e039      	b.n	8001b68 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART6)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a20      	ldr	r2, [pc, #128]	@ (8001b7c <HAL_UART_MspInit+0x114>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d134      	bne.n	8001b68 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	613b      	str	r3, [r7, #16]
 8001b02:	4b1c      	ldr	r3, [pc, #112]	@ (8001b74 <HAL_UART_MspInit+0x10c>)
 8001b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b06:	4a1b      	ldr	r2, [pc, #108]	@ (8001b74 <HAL_UART_MspInit+0x10c>)
 8001b08:	f043 0320 	orr.w	r3, r3, #32
 8001b0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b0e:	4b19      	ldr	r3, [pc, #100]	@ (8001b74 <HAL_UART_MspInit+0x10c>)
 8001b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b12:	f003 0320 	and.w	r3, r3, #32
 8001b16:	613b      	str	r3, [r7, #16]
 8001b18:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	60fb      	str	r3, [r7, #12]
 8001b1e:	4b15      	ldr	r3, [pc, #84]	@ (8001b74 <HAL_UART_MspInit+0x10c>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b22:	4a14      	ldr	r2, [pc, #80]	@ (8001b74 <HAL_UART_MspInit+0x10c>)
 8001b24:	f043 0301 	orr.w	r3, r3, #1
 8001b28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b2a:	4b12      	ldr	r3, [pc, #72]	@ (8001b74 <HAL_UART_MspInit+0x10c>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	60fb      	str	r3, [r7, #12]
 8001b34:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001b36:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3c:	2302      	movs	r3, #2
 8001b3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b44:	2303      	movs	r3, #3
 8001b46:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001b48:	2308      	movs	r3, #8
 8001b4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b4c:	f107 031c 	add.w	r3, r7, #28
 8001b50:	4619      	mov	r1, r3
 8001b52:	4809      	ldr	r0, [pc, #36]	@ (8001b78 <HAL_UART_MspInit+0x110>)
 8001b54:	f000 fec0 	bl	80028d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001b58:	2200      	movs	r2, #0
 8001b5a:	2100      	movs	r1, #0
 8001b5c:	2047      	movs	r0, #71	@ 0x47
 8001b5e:	f000 fdf2 	bl	8002746 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001b62:	2047      	movs	r0, #71	@ 0x47
 8001b64:	f000 fe0b 	bl	800277e <HAL_NVIC_EnableIRQ>
}
 8001b68:	bf00      	nop
 8001b6a:	3730      	adds	r7, #48	@ 0x30
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	40004400 	.word	0x40004400
 8001b74:	40023800 	.word	0x40023800
 8001b78:	40020000 	.word	0x40020000
 8001b7c:	40011400 	.word	0x40011400

08001b80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b80:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001bb8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b84:	f7ff ff0a 	bl	800199c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b88:	480c      	ldr	r0, [pc, #48]	@ (8001bbc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b8a:	490d      	ldr	r1, [pc, #52]	@ (8001bc0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b8c:	4a0d      	ldr	r2, [pc, #52]	@ (8001bc4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b90:	e002      	b.n	8001b98 <LoopCopyDataInit>

08001b92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b96:	3304      	adds	r3, #4

08001b98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b9c:	d3f9      	bcc.n	8001b92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001bc8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ba0:	4c0a      	ldr	r4, [pc, #40]	@ (8001bcc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ba2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ba4:	e001      	b.n	8001baa <LoopFillZerobss>

08001ba6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ba6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ba8:	3204      	adds	r2, #4

08001baa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001baa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bac:	d3fb      	bcc.n	8001ba6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bae:	f002 ff6f 	bl	8004a90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bb2:	f7ff f98b 	bl	8000ecc <main>
  bx  lr    
 8001bb6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001bb8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001bbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bc0:	200000bc 	.word	0x200000bc
  ldr r2, =_sidata
 8001bc4:	08005624 	.word	0x08005624
  ldr r2, =_sbss
 8001bc8:	200000bc 	.word	0x200000bc
  ldr r4, =_ebss
 8001bcc:	20000360 	.word	0x20000360

08001bd0 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bd0:	e7fe      	b.n	8001bd0 <DMA1_Stream0_IRQHandler>
	...

08001bd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bd8:	4b0e      	ldr	r3, [pc, #56]	@ (8001c14 <HAL_Init+0x40>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a0d      	ldr	r2, [pc, #52]	@ (8001c14 <HAL_Init+0x40>)
 8001bde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001be2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001be4:	4b0b      	ldr	r3, [pc, #44]	@ (8001c14 <HAL_Init+0x40>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a0a      	ldr	r2, [pc, #40]	@ (8001c14 <HAL_Init+0x40>)
 8001bea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bf0:	4b08      	ldr	r3, [pc, #32]	@ (8001c14 <HAL_Init+0x40>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a07      	ldr	r2, [pc, #28]	@ (8001c14 <HAL_Init+0x40>)
 8001bf6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bfa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bfc:	2003      	movs	r0, #3
 8001bfe:	f000 fd97 	bl	8002730 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c02:	200f      	movs	r0, #15
 8001c04:	f000 f808 	bl	8001c18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c08:	f7ff fccc 	bl	80015a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c0c:	2300      	movs	r3, #0
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	40023c00 	.word	0x40023c00

08001c18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c20:	4b12      	ldr	r3, [pc, #72]	@ (8001c6c <HAL_InitTick+0x54>)
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	4b12      	ldr	r3, [pc, #72]	@ (8001c70 <HAL_InitTick+0x58>)
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	4619      	mov	r1, r3
 8001c2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c36:	4618      	mov	r0, r3
 8001c38:	f000 fdaf 	bl	800279a <HAL_SYSTICK_Config>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e00e      	b.n	8001c64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2b0f      	cmp	r3, #15
 8001c4a:	d80a      	bhi.n	8001c62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	6879      	ldr	r1, [r7, #4]
 8001c50:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c54:	f000 fd77 	bl	8002746 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c58:	4a06      	ldr	r2, [pc, #24]	@ (8001c74 <HAL_InitTick+0x5c>)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	e000      	b.n	8001c64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20000054 	.word	0x20000054
 8001c70:	2000005c 	.word	0x2000005c
 8001c74:	20000058 	.word	0x20000058

08001c78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c7c:	4b06      	ldr	r3, [pc, #24]	@ (8001c98 <HAL_IncTick+0x20>)
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	461a      	mov	r2, r3
 8001c82:	4b06      	ldr	r3, [pc, #24]	@ (8001c9c <HAL_IncTick+0x24>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4413      	add	r3, r2
 8001c88:	4a04      	ldr	r2, [pc, #16]	@ (8001c9c <HAL_IncTick+0x24>)
 8001c8a:	6013      	str	r3, [r2, #0]
}
 8001c8c:	bf00      	nop
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	2000005c 	.word	0x2000005c
 8001c9c:	20000210 	.word	0x20000210

08001ca0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ca4:	4b03      	ldr	r3, [pc, #12]	@ (8001cb4 <HAL_GetTick+0x14>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	20000210 	.word	0x20000210

08001cb8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d101      	bne.n	8001cce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e033      	b.n	8001d36 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d109      	bne.n	8001cea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cd6:	6878      	ldr	r0, [r7, #4]
 8001cd8:	f7fe fcba 	bl	8000650 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cee:	f003 0310 	and.w	r3, r3, #16
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d118      	bne.n	8001d28 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cfa:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001cfe:	f023 0302 	bic.w	r3, r3, #2
 8001d02:	f043 0202 	orr.w	r2, r3, #2
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f000 fb3a 	bl	8002384 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2200      	movs	r2, #0
 8001d14:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1a:	f023 0303 	bic.w	r3, r3, #3
 8001d1e:	f043 0201 	orr.w	r2, r3, #1
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d26:	e001      	b.n	8001d2c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3710      	adds	r7, #16
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
	...

08001d40 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b085      	sub	sp, #20
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d101      	bne.n	8001d5a <HAL_ADC_Start_IT+0x1a>
 8001d56:	2302      	movs	r3, #2
 8001d58:	e0a1      	b.n	8001e9e <HAL_ADC_Start_IT+0x15e>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	f003 0301 	and.w	r3, r3, #1
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d018      	beq.n	8001da2 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	689a      	ldr	r2, [r3, #8]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f042 0201 	orr.w	r2, r2, #1
 8001d7e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d80:	4b4a      	ldr	r3, [pc, #296]	@ (8001eac <HAL_ADC_Start_IT+0x16c>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a4a      	ldr	r2, [pc, #296]	@ (8001eb0 <HAL_ADC_Start_IT+0x170>)
 8001d86:	fba2 2303 	umull	r2, r3, r2, r3
 8001d8a:	0c9a      	lsrs	r2, r3, #18
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	4413      	add	r3, r2
 8001d92:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001d94:	e002      	b.n	8001d9c <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	3b01      	subs	r3, #1
 8001d9a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d1f9      	bne.n	8001d96 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	f003 0301 	and.w	r3, r3, #1
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d169      	bne.n	8001e84 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001db8:	f023 0301 	bic.w	r3, r3, #1
 8001dbc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d007      	beq.n	8001de2 <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001dda:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001dea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001dee:	d106      	bne.n	8001dfe <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001df4:	f023 0206 	bic.w	r2, r3, #6
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	645a      	str	r2, [r3, #68]	@ 0x44
 8001dfc:	e002      	b.n	8001e04 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2200      	movs	r2, #0
 8001e02:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2200      	movs	r2, #0
 8001e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e0c:	4b29      	ldr	r3, [pc, #164]	@ (8001eb4 <HAL_ADC_Start_IT+0x174>)
 8001e0e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001e18:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	6812      	ldr	r2, [r2, #0]
 8001e24:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001e28:	f043 0320 	orr.w	r3, r3, #32
 8001e2c:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f003 031f 	and.w	r3, r3, #31
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d10f      	bne.n	8001e5a <HAL_ADC_Start_IT+0x11a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d129      	bne.n	8001e9c <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	689a      	ldr	r2, [r3, #8]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001e56:	609a      	str	r2, [r3, #8]
 8001e58:	e020      	b.n	8001e9c <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a16      	ldr	r2, [pc, #88]	@ (8001eb8 <HAL_ADC_Start_IT+0x178>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d11b      	bne.n	8001e9c <HAL_ADC_Start_IT+0x15c>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d114      	bne.n	8001e9c <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	689a      	ldr	r2, [r3, #8]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001e80:	609a      	str	r2, [r3, #8]
 8001e82:	e00b      	b.n	8001e9c <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e88:	f043 0210 	orr.w	r2, r3, #16
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e94:	f043 0201 	orr.w	r2, r3, #1
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001e9c:	2300      	movs	r3, #0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3714      	adds	r7, #20
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop
 8001eac:	20000054 	.word	0x20000054
 8001eb0:	431bde83 	.word	0x431bde83
 8001eb4:	40012300 	.word	0x40012300
 8001eb8:	40012000 	.word	0x40012000

08001ebc <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b086      	sub	sp, #24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	617b      	str	r3, [r7, #20]
 8001ec8:	2300      	movs	r3, #0
 8001eca:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	f003 0320 	and.w	r3, r3, #32
 8001eea:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d049      	beq.n	8001f86 <HAL_ADC_IRQHandler+0xca>
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d046      	beq.n	8001f86 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efc:	f003 0310 	and.w	r3, r3, #16
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d105      	bne.n	8001f10 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f08:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d12b      	bne.n	8001f76 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d127      	bne.n	8001f76 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f2c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d006      	beq.n	8001f42 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d119      	bne.n	8001f76 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	685a      	ldr	r2, [r3, #4]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f022 0220 	bic.w	r2, r2, #32
 8001f50:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f56:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d105      	bne.n	8001f76 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f6e:	f043 0201 	orr.w	r2, r3, #1
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f7fe fbc0 	bl	80006fc <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f06f 0212 	mvn.w	r2, #18
 8001f84:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	f003 0304 	and.w	r3, r3, #4
 8001f8c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f94:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d057      	beq.n	800204c <HAL_ADC_IRQHandler+0x190>
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d054      	beq.n	800204c <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa6:	f003 0310 	and.w	r3, r3, #16
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d105      	bne.n	8001fba <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb2:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d139      	bne.n	800203c <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001fce:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d006      	beq.n	8001fe4 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d12b      	bne.n	800203c <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d124      	bne.n	800203c <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d11d      	bne.n	800203c <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002004:	2b00      	cmp	r3, #0
 8002006:	d119      	bne.n	800203c <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	685a      	ldr	r2, [r3, #4]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002016:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002028:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800202c:	2b00      	cmp	r3, #0
 800202e:	d105      	bne.n	800203c <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002034:	f043 0201 	orr.w	r2, r3, #1
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800203c:	6878      	ldr	r0, [r7, #4]
 800203e:	f000 fa9d 	bl	800257c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f06f 020c 	mvn.w	r2, #12
 800204a:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	f003 0301 	and.w	r3, r3, #1
 8002052:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800205a:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d017      	beq.n	8002092 <HAL_ADC_IRQHandler+0x1d6>
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d014      	beq.n	8002092 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 0301 	and.w	r3, r3, #1
 8002072:	2b01      	cmp	r3, #1
 8002074:	d10d      	bne.n	8002092 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f000 f837 	bl	80020f6 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f06f 0201 	mvn.w	r2, #1
 8002090:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	f003 0320 	and.w	r3, r3, #32
 8002098:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80020a0:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d015      	beq.n	80020d4 <HAL_ADC_IRQHandler+0x218>
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d012      	beq.n	80020d4 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b2:	f043 0202 	orr.w	r2, r3, #2
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f06f 0220 	mvn.w	r2, #32
 80020c2:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f000 f820 	bl	800210a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f06f 0220 	mvn.w	r2, #32
 80020d2:	601a      	str	r2, [r3, #0]
  }
}
 80020d4:	bf00      	nop
 80020d6:	3718      	adds	r7, #24
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}

080020dc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80020f6:	b480      	push	{r7}
 80020f8:	b083      	sub	sp, #12
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80020fe:	bf00      	nop
 8002100:	370c      	adds	r7, #12
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr

0800210a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800210a:	b480      	push	{r7}
 800210c:	b083      	sub	sp, #12
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002112:	bf00      	nop
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
	...

08002120 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002120:	b480      	push	{r7}
 8002122:	b085      	sub	sp, #20
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800212a:	2300      	movs	r3, #0
 800212c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002134:	2b01      	cmp	r3, #1
 8002136:	d101      	bne.n	800213c <HAL_ADC_ConfigChannel+0x1c>
 8002138:	2302      	movs	r3, #2
 800213a:	e113      	b.n	8002364 <HAL_ADC_ConfigChannel+0x244>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2201      	movs	r2, #1
 8002140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2b09      	cmp	r3, #9
 800214a:	d925      	bls.n	8002198 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	68d9      	ldr	r1, [r3, #12]
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	b29b      	uxth	r3, r3
 8002158:	461a      	mov	r2, r3
 800215a:	4613      	mov	r3, r2
 800215c:	005b      	lsls	r3, r3, #1
 800215e:	4413      	add	r3, r2
 8002160:	3b1e      	subs	r3, #30
 8002162:	2207      	movs	r2, #7
 8002164:	fa02 f303 	lsl.w	r3, r2, r3
 8002168:	43da      	mvns	r2, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	400a      	ands	r2, r1
 8002170:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	68d9      	ldr	r1, [r3, #12]
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	689a      	ldr	r2, [r3, #8]
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	b29b      	uxth	r3, r3
 8002182:	4618      	mov	r0, r3
 8002184:	4603      	mov	r3, r0
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	4403      	add	r3, r0
 800218a:	3b1e      	subs	r3, #30
 800218c:	409a      	lsls	r2, r3
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	430a      	orrs	r2, r1
 8002194:	60da      	str	r2, [r3, #12]
 8002196:	e022      	b.n	80021de <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	6919      	ldr	r1, [r3, #16]
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	b29b      	uxth	r3, r3
 80021a4:	461a      	mov	r2, r3
 80021a6:	4613      	mov	r3, r2
 80021a8:	005b      	lsls	r3, r3, #1
 80021aa:	4413      	add	r3, r2
 80021ac:	2207      	movs	r2, #7
 80021ae:	fa02 f303 	lsl.w	r3, r2, r3
 80021b2:	43da      	mvns	r2, r3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	400a      	ands	r2, r1
 80021ba:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	6919      	ldr	r1, [r3, #16]
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	689a      	ldr	r2, [r3, #8]
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	b29b      	uxth	r3, r3
 80021cc:	4618      	mov	r0, r3
 80021ce:	4603      	mov	r3, r0
 80021d0:	005b      	lsls	r3, r3, #1
 80021d2:	4403      	add	r3, r0
 80021d4:	409a      	lsls	r2, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	430a      	orrs	r2, r1
 80021dc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	2b06      	cmp	r3, #6
 80021e4:	d824      	bhi.n	8002230 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685a      	ldr	r2, [r3, #4]
 80021f0:	4613      	mov	r3, r2
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	4413      	add	r3, r2
 80021f6:	3b05      	subs	r3, #5
 80021f8:	221f      	movs	r2, #31
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	43da      	mvns	r2, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	400a      	ands	r2, r1
 8002206:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	b29b      	uxth	r3, r3
 8002214:	4618      	mov	r0, r3
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	685a      	ldr	r2, [r3, #4]
 800221a:	4613      	mov	r3, r2
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	4413      	add	r3, r2
 8002220:	3b05      	subs	r3, #5
 8002222:	fa00 f203 	lsl.w	r2, r0, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	430a      	orrs	r2, r1
 800222c:	635a      	str	r2, [r3, #52]	@ 0x34
 800222e:	e04c      	b.n	80022ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	2b0c      	cmp	r3, #12
 8002236:	d824      	bhi.n	8002282 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685a      	ldr	r2, [r3, #4]
 8002242:	4613      	mov	r3, r2
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	4413      	add	r3, r2
 8002248:	3b23      	subs	r3, #35	@ 0x23
 800224a:	221f      	movs	r2, #31
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	43da      	mvns	r2, r3
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	400a      	ands	r2, r1
 8002258:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	b29b      	uxth	r3, r3
 8002266:	4618      	mov	r0, r3
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685a      	ldr	r2, [r3, #4]
 800226c:	4613      	mov	r3, r2
 800226e:	009b      	lsls	r3, r3, #2
 8002270:	4413      	add	r3, r2
 8002272:	3b23      	subs	r3, #35	@ 0x23
 8002274:	fa00 f203 	lsl.w	r2, r0, r3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	430a      	orrs	r2, r1
 800227e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002280:	e023      	b.n	80022ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685a      	ldr	r2, [r3, #4]
 800228c:	4613      	mov	r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	4413      	add	r3, r2
 8002292:	3b41      	subs	r3, #65	@ 0x41
 8002294:	221f      	movs	r2, #31
 8002296:	fa02 f303 	lsl.w	r3, r2, r3
 800229a:	43da      	mvns	r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	400a      	ands	r2, r1
 80022a2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	b29b      	uxth	r3, r3
 80022b0:	4618      	mov	r0, r3
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685a      	ldr	r2, [r3, #4]
 80022b6:	4613      	mov	r3, r2
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	4413      	add	r3, r2
 80022bc:	3b41      	subs	r3, #65	@ 0x41
 80022be:	fa00 f203 	lsl.w	r2, r0, r3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	430a      	orrs	r2, r1
 80022c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022ca:	4b29      	ldr	r3, [pc, #164]	@ (8002370 <HAL_ADC_ConfigChannel+0x250>)
 80022cc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a28      	ldr	r2, [pc, #160]	@ (8002374 <HAL_ADC_ConfigChannel+0x254>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d10f      	bne.n	80022f8 <HAL_ADC_ConfigChannel+0x1d8>
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2b12      	cmp	r3, #18
 80022de:	d10b      	bne.n	80022f8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a1d      	ldr	r2, [pc, #116]	@ (8002374 <HAL_ADC_ConfigChannel+0x254>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d12b      	bne.n	800235a <HAL_ADC_ConfigChannel+0x23a>
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a1c      	ldr	r2, [pc, #112]	@ (8002378 <HAL_ADC_ConfigChannel+0x258>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d003      	beq.n	8002314 <HAL_ADC_ConfigChannel+0x1f4>
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2b11      	cmp	r3, #17
 8002312:	d122      	bne.n	800235a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a11      	ldr	r2, [pc, #68]	@ (8002378 <HAL_ADC_ConfigChannel+0x258>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d111      	bne.n	800235a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002336:	4b11      	ldr	r3, [pc, #68]	@ (800237c <HAL_ADC_ConfigChannel+0x25c>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a11      	ldr	r2, [pc, #68]	@ (8002380 <HAL_ADC_ConfigChannel+0x260>)
 800233c:	fba2 2303 	umull	r2, r3, r2, r3
 8002340:	0c9a      	lsrs	r2, r3, #18
 8002342:	4613      	mov	r3, r2
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	4413      	add	r3, r2
 8002348:	005b      	lsls	r3, r3, #1
 800234a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800234c:	e002      	b.n	8002354 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	3b01      	subs	r3, #1
 8002352:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d1f9      	bne.n	800234e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002362:	2300      	movs	r3, #0
}
 8002364:	4618      	mov	r0, r3
 8002366:	3714      	adds	r7, #20
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr
 8002370:	40012300 	.word	0x40012300
 8002374:	40012000 	.word	0x40012000
 8002378:	10000012 	.word	0x10000012
 800237c:	20000054 	.word	0x20000054
 8002380:	431bde83 	.word	0x431bde83

08002384 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002384:	b480      	push	{r7}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800238c:	4b79      	ldr	r3, [pc, #484]	@ (8002574 <ADC_Init+0x1f0>)
 800238e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	685a      	ldr	r2, [r3, #4]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	431a      	orrs	r2, r3
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	685a      	ldr	r2, [r3, #4]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	6859      	ldr	r1, [r3, #4]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	691b      	ldr	r3, [r3, #16]
 80023c4:	021a      	lsls	r2, r3, #8
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	430a      	orrs	r2, r1
 80023cc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	685a      	ldr	r2, [r3, #4]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80023dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	6859      	ldr	r1, [r3, #4]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	689a      	ldr	r2, [r3, #8]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	430a      	orrs	r2, r1
 80023ee:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	689a      	ldr	r2, [r3, #8]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	6899      	ldr	r1, [r3, #8]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	68da      	ldr	r2, [r3, #12]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	430a      	orrs	r2, r1
 8002410:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002416:	4a58      	ldr	r2, [pc, #352]	@ (8002578 <ADC_Init+0x1f4>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d022      	beq.n	8002462 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	689a      	ldr	r2, [r3, #8]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800242a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	6899      	ldr	r1, [r3, #8]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	430a      	orrs	r2, r1
 800243c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	689a      	ldr	r2, [r3, #8]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800244c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	6899      	ldr	r1, [r3, #8]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	430a      	orrs	r2, r1
 800245e:	609a      	str	r2, [r3, #8]
 8002460:	e00f      	b.n	8002482 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	689a      	ldr	r2, [r3, #8]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002470:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	689a      	ldr	r2, [r3, #8]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002480:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	689a      	ldr	r2, [r3, #8]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f022 0202 	bic.w	r2, r2, #2
 8002490:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	6899      	ldr	r1, [r3, #8]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	7e1b      	ldrb	r3, [r3, #24]
 800249c:	005a      	lsls	r2, r3, #1
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	430a      	orrs	r2, r1
 80024a4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d01b      	beq.n	80024e8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	685a      	ldr	r2, [r3, #4]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80024be:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	685a      	ldr	r2, [r3, #4]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80024ce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	6859      	ldr	r1, [r3, #4]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024da:	3b01      	subs	r3, #1
 80024dc:	035a      	lsls	r2, r3, #13
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	430a      	orrs	r2, r1
 80024e4:	605a      	str	r2, [r3, #4]
 80024e6:	e007      	b.n	80024f8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	685a      	ldr	r2, [r3, #4]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024f6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002506:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	69db      	ldr	r3, [r3, #28]
 8002512:	3b01      	subs	r3, #1
 8002514:	051a      	lsls	r2, r3, #20
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	430a      	orrs	r2, r1
 800251c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	689a      	ldr	r2, [r3, #8]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800252c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	6899      	ldr	r1, [r3, #8]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800253a:	025a      	lsls	r2, r3, #9
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	430a      	orrs	r2, r1
 8002542:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	689a      	ldr	r2, [r3, #8]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002552:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	6899      	ldr	r1, [r3, #8]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	695b      	ldr	r3, [r3, #20]
 800255e:	029a      	lsls	r2, r3, #10
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	430a      	orrs	r2, r1
 8002566:	609a      	str	r2, [r3, #8]
}
 8002568:	bf00      	nop
 800256a:	3714      	adds	r7, #20
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr
 8002574:	40012300 	.word	0x40012300
 8002578:	0f000001 	.word	0x0f000001

0800257c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002584:	bf00      	nop
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002590:	b480      	push	{r7}
 8002592:	b085      	sub	sp, #20
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f003 0307 	and.w	r3, r3, #7
 800259e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025a0:	4b0c      	ldr	r3, [pc, #48]	@ (80025d4 <__NVIC_SetPriorityGrouping+0x44>)
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025a6:	68ba      	ldr	r2, [r7, #8]
 80025a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025ac:	4013      	ands	r3, r2
 80025ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025c2:	4a04      	ldr	r2, [pc, #16]	@ (80025d4 <__NVIC_SetPriorityGrouping+0x44>)
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	60d3      	str	r3, [r2, #12]
}
 80025c8:	bf00      	nop
 80025ca:	3714      	adds	r7, #20
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	e000ed00 	.word	0xe000ed00

080025d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025dc:	4b04      	ldr	r3, [pc, #16]	@ (80025f0 <__NVIC_GetPriorityGrouping+0x18>)
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	0a1b      	lsrs	r3, r3, #8
 80025e2:	f003 0307 	and.w	r3, r3, #7
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr
 80025f0:	e000ed00 	.word	0xe000ed00

080025f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4603      	mov	r3, r0
 80025fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002602:	2b00      	cmp	r3, #0
 8002604:	db0b      	blt.n	800261e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002606:	79fb      	ldrb	r3, [r7, #7]
 8002608:	f003 021f 	and.w	r2, r3, #31
 800260c:	4907      	ldr	r1, [pc, #28]	@ (800262c <__NVIC_EnableIRQ+0x38>)
 800260e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002612:	095b      	lsrs	r3, r3, #5
 8002614:	2001      	movs	r0, #1
 8002616:	fa00 f202 	lsl.w	r2, r0, r2
 800261a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800261e:	bf00      	nop
 8002620:	370c      	adds	r7, #12
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	e000e100 	.word	0xe000e100

08002630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	4603      	mov	r3, r0
 8002638:	6039      	str	r1, [r7, #0]
 800263a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800263c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002640:	2b00      	cmp	r3, #0
 8002642:	db0a      	blt.n	800265a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	b2da      	uxtb	r2, r3
 8002648:	490c      	ldr	r1, [pc, #48]	@ (800267c <__NVIC_SetPriority+0x4c>)
 800264a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264e:	0112      	lsls	r2, r2, #4
 8002650:	b2d2      	uxtb	r2, r2
 8002652:	440b      	add	r3, r1
 8002654:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002658:	e00a      	b.n	8002670 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	b2da      	uxtb	r2, r3
 800265e:	4908      	ldr	r1, [pc, #32]	@ (8002680 <__NVIC_SetPriority+0x50>)
 8002660:	79fb      	ldrb	r3, [r7, #7]
 8002662:	f003 030f 	and.w	r3, r3, #15
 8002666:	3b04      	subs	r3, #4
 8002668:	0112      	lsls	r2, r2, #4
 800266a:	b2d2      	uxtb	r2, r2
 800266c:	440b      	add	r3, r1
 800266e:	761a      	strb	r2, [r3, #24]
}
 8002670:	bf00      	nop
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr
 800267c:	e000e100 	.word	0xe000e100
 8002680:	e000ed00 	.word	0xe000ed00

08002684 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002684:	b480      	push	{r7}
 8002686:	b089      	sub	sp, #36	@ 0x24
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f003 0307 	and.w	r3, r3, #7
 8002696:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	f1c3 0307 	rsb	r3, r3, #7
 800269e:	2b04      	cmp	r3, #4
 80026a0:	bf28      	it	cs
 80026a2:	2304      	movcs	r3, #4
 80026a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	3304      	adds	r3, #4
 80026aa:	2b06      	cmp	r3, #6
 80026ac:	d902      	bls.n	80026b4 <NVIC_EncodePriority+0x30>
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	3b03      	subs	r3, #3
 80026b2:	e000      	b.n	80026b6 <NVIC_EncodePriority+0x32>
 80026b4:	2300      	movs	r3, #0
 80026b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	fa02 f303 	lsl.w	r3, r2, r3
 80026c2:	43da      	mvns	r2, r3
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	401a      	ands	r2, r3
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026cc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	fa01 f303 	lsl.w	r3, r1, r3
 80026d6:	43d9      	mvns	r1, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026dc:	4313      	orrs	r3, r2
         );
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3724      	adds	r7, #36	@ 0x24
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
	...

080026ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	3b01      	subs	r3, #1
 80026f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026fc:	d301      	bcc.n	8002702 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026fe:	2301      	movs	r3, #1
 8002700:	e00f      	b.n	8002722 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002702:	4a0a      	ldr	r2, [pc, #40]	@ (800272c <SysTick_Config+0x40>)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	3b01      	subs	r3, #1
 8002708:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800270a:	210f      	movs	r1, #15
 800270c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002710:	f7ff ff8e 	bl	8002630 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002714:	4b05      	ldr	r3, [pc, #20]	@ (800272c <SysTick_Config+0x40>)
 8002716:	2200      	movs	r2, #0
 8002718:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800271a:	4b04      	ldr	r3, [pc, #16]	@ (800272c <SysTick_Config+0x40>)
 800271c:	2207      	movs	r2, #7
 800271e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002720:	2300      	movs	r3, #0
}
 8002722:	4618      	mov	r0, r3
 8002724:	3708      	adds	r7, #8
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	e000e010 	.word	0xe000e010

08002730 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f7ff ff29 	bl	8002590 <__NVIC_SetPriorityGrouping>
}
 800273e:	bf00      	nop
 8002740:	3708      	adds	r7, #8
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}

08002746 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002746:	b580      	push	{r7, lr}
 8002748:	b086      	sub	sp, #24
 800274a:	af00      	add	r7, sp, #0
 800274c:	4603      	mov	r3, r0
 800274e:	60b9      	str	r1, [r7, #8]
 8002750:	607a      	str	r2, [r7, #4]
 8002752:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002754:	2300      	movs	r3, #0
 8002756:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002758:	f7ff ff3e 	bl	80025d8 <__NVIC_GetPriorityGrouping>
 800275c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	68b9      	ldr	r1, [r7, #8]
 8002762:	6978      	ldr	r0, [r7, #20]
 8002764:	f7ff ff8e 	bl	8002684 <NVIC_EncodePriority>
 8002768:	4602      	mov	r2, r0
 800276a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800276e:	4611      	mov	r1, r2
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff ff5d 	bl	8002630 <__NVIC_SetPriority>
}
 8002776:	bf00      	nop
 8002778:	3718      	adds	r7, #24
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}

0800277e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800277e:	b580      	push	{r7, lr}
 8002780:	b082      	sub	sp, #8
 8002782:	af00      	add	r7, sp, #0
 8002784:	4603      	mov	r3, r0
 8002786:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002788:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278c:	4618      	mov	r0, r3
 800278e:	f7ff ff31 	bl	80025f4 <__NVIC_EnableIRQ>
}
 8002792:	bf00      	nop
 8002794:	3708      	adds	r7, #8
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}

0800279a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800279a:	b580      	push	{r7, lr}
 800279c:	b082      	sub	sp, #8
 800279e:	af00      	add	r7, sp, #0
 80027a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f7ff ffa2 	bl	80026ec <SysTick_Config>
 80027a8:	4603      	mov	r3, r0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3708      	adds	r7, #8
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}

080027b2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b084      	sub	sp, #16
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027be:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80027c0:	f7ff fa6e 	bl	8001ca0 <HAL_GetTick>
 80027c4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d008      	beq.n	80027e4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2280      	movs	r2, #128	@ 0x80
 80027d6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e052      	b.n	800288a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f022 0216 	bic.w	r2, r2, #22
 80027f2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	695a      	ldr	r2, [r3, #20]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002802:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002808:	2b00      	cmp	r3, #0
 800280a:	d103      	bne.n	8002814 <HAL_DMA_Abort+0x62>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002810:	2b00      	cmp	r3, #0
 8002812:	d007      	beq.n	8002824 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f022 0208 	bic.w	r2, r2, #8
 8002822:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f022 0201 	bic.w	r2, r2, #1
 8002832:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002834:	e013      	b.n	800285e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002836:	f7ff fa33 	bl	8001ca0 <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	2b05      	cmp	r3, #5
 8002842:	d90c      	bls.n	800285e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2220      	movs	r2, #32
 8002848:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2203      	movs	r2, #3
 800284e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e015      	b.n	800288a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0301 	and.w	r3, r3, #1
 8002868:	2b00      	cmp	r3, #0
 800286a:	d1e4      	bne.n	8002836 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002870:	223f      	movs	r2, #63	@ 0x3f
 8002872:	409a      	lsls	r2, r3
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2200      	movs	r2, #0
 8002884:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002888:	2300      	movs	r3, #0
}
 800288a:	4618      	mov	r0, r3
 800288c:	3710      	adds	r7, #16
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}

08002892 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002892:	b480      	push	{r7}
 8002894:	b083      	sub	sp, #12
 8002896:	af00      	add	r7, sp, #0
 8002898:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d004      	beq.n	80028b0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2280      	movs	r2, #128	@ 0x80
 80028aa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e00c      	b.n	80028ca <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2205      	movs	r2, #5
 80028b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f022 0201 	bic.w	r2, r2, #1
 80028c6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80028c8:	2300      	movs	r3, #0
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
	...

080028d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028d8:	b480      	push	{r7}
 80028da:	b089      	sub	sp, #36	@ 0x24
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028e2:	2300      	movs	r3, #0
 80028e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028e6:	2300      	movs	r3, #0
 80028e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028ea:	2300      	movs	r3, #0
 80028ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028ee:	2300      	movs	r3, #0
 80028f0:	61fb      	str	r3, [r7, #28]
 80028f2:	e159      	b.n	8002ba8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028f4:	2201      	movs	r2, #1
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	fa02 f303 	lsl.w	r3, r2, r3
 80028fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	697a      	ldr	r2, [r7, #20]
 8002904:	4013      	ands	r3, r2
 8002906:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002908:	693a      	ldr	r2, [r7, #16]
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	429a      	cmp	r2, r3
 800290e:	f040 8148 	bne.w	8002ba2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f003 0303 	and.w	r3, r3, #3
 800291a:	2b01      	cmp	r3, #1
 800291c:	d005      	beq.n	800292a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002926:	2b02      	cmp	r3, #2
 8002928:	d130      	bne.n	800298c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002930:	69fb      	ldr	r3, [r7, #28]
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	2203      	movs	r2, #3
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	43db      	mvns	r3, r3
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	4013      	ands	r3, r2
 8002940:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	68da      	ldr	r2, [r3, #12]
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	fa02 f303 	lsl.w	r3, r2, r3
 800294e:	69ba      	ldr	r2, [r7, #24]
 8002950:	4313      	orrs	r3, r2
 8002952:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002960:	2201      	movs	r2, #1
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	fa02 f303 	lsl.w	r3, r2, r3
 8002968:	43db      	mvns	r3, r3
 800296a:	69ba      	ldr	r2, [r7, #24]
 800296c:	4013      	ands	r3, r2
 800296e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	091b      	lsrs	r3, r3, #4
 8002976:	f003 0201 	and.w	r2, r3, #1
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	fa02 f303 	lsl.w	r3, r2, r3
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	4313      	orrs	r3, r2
 8002984:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f003 0303 	and.w	r3, r3, #3
 8002994:	2b03      	cmp	r3, #3
 8002996:	d017      	beq.n	80029c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	2203      	movs	r2, #3
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	43db      	mvns	r3, r3
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	4013      	ands	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	689a      	ldr	r2, [r3, #8]
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	005b      	lsls	r3, r3, #1
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	4313      	orrs	r3, r2
 80029c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f003 0303 	and.w	r3, r3, #3
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d123      	bne.n	8002a1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	08da      	lsrs	r2, r3, #3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3208      	adds	r2, #8
 80029dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	f003 0307 	and.w	r3, r3, #7
 80029e8:	009b      	lsls	r3, r3, #2
 80029ea:	220f      	movs	r2, #15
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	43db      	mvns	r3, r3
 80029f2:	69ba      	ldr	r2, [r7, #24]
 80029f4:	4013      	ands	r3, r2
 80029f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	691a      	ldr	r2, [r3, #16]
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	f003 0307 	and.w	r3, r3, #7
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	08da      	lsrs	r2, r3, #3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	3208      	adds	r2, #8
 8002a16:	69b9      	ldr	r1, [r7, #24]
 8002a18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	2203      	movs	r2, #3
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2c:	43db      	mvns	r3, r3
 8002a2e:	69ba      	ldr	r2, [r7, #24]
 8002a30:	4013      	ands	r3, r2
 8002a32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f003 0203 	and.w	r2, r3, #3
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	fa02 f303 	lsl.w	r3, r2, r3
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	f000 80a2 	beq.w	8002ba2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a5e:	2300      	movs	r3, #0
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	4b57      	ldr	r3, [pc, #348]	@ (8002bc0 <HAL_GPIO_Init+0x2e8>)
 8002a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a66:	4a56      	ldr	r2, [pc, #344]	@ (8002bc0 <HAL_GPIO_Init+0x2e8>)
 8002a68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a6e:	4b54      	ldr	r3, [pc, #336]	@ (8002bc0 <HAL_GPIO_Init+0x2e8>)
 8002a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a76:	60fb      	str	r3, [r7, #12]
 8002a78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a7a:	4a52      	ldr	r2, [pc, #328]	@ (8002bc4 <HAL_GPIO_Init+0x2ec>)
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	089b      	lsrs	r3, r3, #2
 8002a80:	3302      	adds	r3, #2
 8002a82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	f003 0303 	and.w	r3, r3, #3
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	220f      	movs	r2, #15
 8002a92:	fa02 f303 	lsl.w	r3, r2, r3
 8002a96:	43db      	mvns	r3, r3
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a49      	ldr	r2, [pc, #292]	@ (8002bc8 <HAL_GPIO_Init+0x2f0>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d019      	beq.n	8002ada <HAL_GPIO_Init+0x202>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a48      	ldr	r2, [pc, #288]	@ (8002bcc <HAL_GPIO_Init+0x2f4>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d013      	beq.n	8002ad6 <HAL_GPIO_Init+0x1fe>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a47      	ldr	r2, [pc, #284]	@ (8002bd0 <HAL_GPIO_Init+0x2f8>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d00d      	beq.n	8002ad2 <HAL_GPIO_Init+0x1fa>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a46      	ldr	r2, [pc, #280]	@ (8002bd4 <HAL_GPIO_Init+0x2fc>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d007      	beq.n	8002ace <HAL_GPIO_Init+0x1f6>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a45      	ldr	r2, [pc, #276]	@ (8002bd8 <HAL_GPIO_Init+0x300>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d101      	bne.n	8002aca <HAL_GPIO_Init+0x1f2>
 8002ac6:	2304      	movs	r3, #4
 8002ac8:	e008      	b.n	8002adc <HAL_GPIO_Init+0x204>
 8002aca:	2307      	movs	r3, #7
 8002acc:	e006      	b.n	8002adc <HAL_GPIO_Init+0x204>
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e004      	b.n	8002adc <HAL_GPIO_Init+0x204>
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	e002      	b.n	8002adc <HAL_GPIO_Init+0x204>
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e000      	b.n	8002adc <HAL_GPIO_Init+0x204>
 8002ada:	2300      	movs	r3, #0
 8002adc:	69fa      	ldr	r2, [r7, #28]
 8002ade:	f002 0203 	and.w	r2, r2, #3
 8002ae2:	0092      	lsls	r2, r2, #2
 8002ae4:	4093      	lsls	r3, r2
 8002ae6:	69ba      	ldr	r2, [r7, #24]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002aec:	4935      	ldr	r1, [pc, #212]	@ (8002bc4 <HAL_GPIO_Init+0x2ec>)
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	089b      	lsrs	r3, r3, #2
 8002af2:	3302      	adds	r3, #2
 8002af4:	69ba      	ldr	r2, [r7, #24]
 8002af6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002afa:	4b38      	ldr	r3, [pc, #224]	@ (8002bdc <HAL_GPIO_Init+0x304>)
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	43db      	mvns	r3, r3
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	4013      	ands	r3, r2
 8002b08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d003      	beq.n	8002b1e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b1e:	4a2f      	ldr	r2, [pc, #188]	@ (8002bdc <HAL_GPIO_Init+0x304>)
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b24:	4b2d      	ldr	r3, [pc, #180]	@ (8002bdc <HAL_GPIO_Init+0x304>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	43db      	mvns	r3, r3
 8002b2e:	69ba      	ldr	r2, [r7, #24]
 8002b30:	4013      	ands	r3, r2
 8002b32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d003      	beq.n	8002b48 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002b40:	69ba      	ldr	r2, [r7, #24]
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b48:	4a24      	ldr	r2, [pc, #144]	@ (8002bdc <HAL_GPIO_Init+0x304>)
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b4e:	4b23      	ldr	r3, [pc, #140]	@ (8002bdc <HAL_GPIO_Init+0x304>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	43db      	mvns	r3, r3
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d003      	beq.n	8002b72 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002b6a:	69ba      	ldr	r2, [r7, #24]
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b72:	4a1a      	ldr	r2, [pc, #104]	@ (8002bdc <HAL_GPIO_Init+0x304>)
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b78:	4b18      	ldr	r3, [pc, #96]	@ (8002bdc <HAL_GPIO_Init+0x304>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	43db      	mvns	r3, r3
 8002b82:	69ba      	ldr	r2, [r7, #24]
 8002b84:	4013      	ands	r3, r2
 8002b86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d003      	beq.n	8002b9c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002b94:	69ba      	ldr	r2, [r7, #24]
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b9c:	4a0f      	ldr	r2, [pc, #60]	@ (8002bdc <HAL_GPIO_Init+0x304>)
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	61fb      	str	r3, [r7, #28]
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	2b0f      	cmp	r3, #15
 8002bac:	f67f aea2 	bls.w	80028f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bb0:	bf00      	nop
 8002bb2:	bf00      	nop
 8002bb4:	3724      	adds	r7, #36	@ 0x24
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr
 8002bbe:	bf00      	nop
 8002bc0:	40023800 	.word	0x40023800
 8002bc4:	40013800 	.word	0x40013800
 8002bc8:	40020000 	.word	0x40020000
 8002bcc:	40020400 	.word	0x40020400
 8002bd0:	40020800 	.word	0x40020800
 8002bd4:	40020c00 	.word	0x40020c00
 8002bd8:	40021000 	.word	0x40021000
 8002bdc:	40013c00 	.word	0x40013c00

08002be0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b085      	sub	sp, #20
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	460b      	mov	r3, r1
 8002bea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	691a      	ldr	r2, [r3, #16]
 8002bf0:	887b      	ldrh	r3, [r7, #2]
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d002      	beq.n	8002bfe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	73fb      	strb	r3, [r7, #15]
 8002bfc:	e001      	b.n	8002c02 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c02:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3714      	adds	r7, #20
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr

08002c10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	460b      	mov	r3, r1
 8002c1a:	807b      	strh	r3, [r7, #2]
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c20:	787b      	ldrb	r3, [r7, #1]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d003      	beq.n	8002c2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c26:	887a      	ldrh	r2, [r7, #2]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c2c:	e003      	b.n	8002c36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c2e:	887b      	ldrh	r3, [r7, #2]
 8002c30:	041a      	lsls	r2, r3, #16
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	619a      	str	r2, [r3, #24]
}
 8002c36:	bf00      	nop
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
	...

08002c44 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002c4e:	4b08      	ldr	r3, [pc, #32]	@ (8002c70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c50:	695a      	ldr	r2, [r3, #20]
 8002c52:	88fb      	ldrh	r3, [r7, #6]
 8002c54:	4013      	ands	r3, r2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d006      	beq.n	8002c68 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c5a:	4a05      	ldr	r2, [pc, #20]	@ (8002c70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c5c:	88fb      	ldrh	r3, [r7, #6]
 8002c5e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c60:	88fb      	ldrh	r3, [r7, #6]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7fe f90e 	bl	8000e84 <HAL_GPIO_EXTI_Callback>
  }
}
 8002c68:	bf00      	nop
 8002c6a:	3708      	adds	r7, #8
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	40013c00 	.word	0x40013c00

08002c74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b086      	sub	sp, #24
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d101      	bne.n	8002c86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e267      	b.n	8003156 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0301 	and.w	r3, r3, #1
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d075      	beq.n	8002d7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002c92:	4b88      	ldr	r3, [pc, #544]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	f003 030c 	and.w	r3, r3, #12
 8002c9a:	2b04      	cmp	r3, #4
 8002c9c:	d00c      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c9e:	4b85      	ldr	r3, [pc, #532]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002ca6:	2b08      	cmp	r3, #8
 8002ca8:	d112      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002caa:	4b82      	ldr	r3, [pc, #520]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cb2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002cb6:	d10b      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cb8:	4b7e      	ldr	r3, [pc, #504]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d05b      	beq.n	8002d7c <HAL_RCC_OscConfig+0x108>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d157      	bne.n	8002d7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e242      	b.n	8003156 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cd8:	d106      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x74>
 8002cda:	4b76      	ldr	r3, [pc, #472]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a75      	ldr	r2, [pc, #468]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002ce0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ce4:	6013      	str	r3, [r2, #0]
 8002ce6:	e01d      	b.n	8002d24 <HAL_RCC_OscConfig+0xb0>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002cf0:	d10c      	bne.n	8002d0c <HAL_RCC_OscConfig+0x98>
 8002cf2:	4b70      	ldr	r3, [pc, #448]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a6f      	ldr	r2, [pc, #444]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002cf8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002cfc:	6013      	str	r3, [r2, #0]
 8002cfe:	4b6d      	ldr	r3, [pc, #436]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a6c      	ldr	r2, [pc, #432]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002d04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d08:	6013      	str	r3, [r2, #0]
 8002d0a:	e00b      	b.n	8002d24 <HAL_RCC_OscConfig+0xb0>
 8002d0c:	4b69      	ldr	r3, [pc, #420]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a68      	ldr	r2, [pc, #416]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002d12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d16:	6013      	str	r3, [r2, #0]
 8002d18:	4b66      	ldr	r3, [pc, #408]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a65      	ldr	r2, [pc, #404]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002d1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d013      	beq.n	8002d54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d2c:	f7fe ffb8 	bl	8001ca0 <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d32:	e008      	b.n	8002d46 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d34:	f7fe ffb4 	bl	8001ca0 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b64      	cmp	r3, #100	@ 0x64
 8002d40:	d901      	bls.n	8002d46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e207      	b.n	8003156 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d46:	4b5b      	ldr	r3, [pc, #364]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d0f0      	beq.n	8002d34 <HAL_RCC_OscConfig+0xc0>
 8002d52:	e014      	b.n	8002d7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d54:	f7fe ffa4 	bl	8001ca0 <HAL_GetTick>
 8002d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d5a:	e008      	b.n	8002d6e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d5c:	f7fe ffa0 	bl	8001ca0 <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	2b64      	cmp	r3, #100	@ 0x64
 8002d68:	d901      	bls.n	8002d6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e1f3      	b.n	8003156 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d6e:	4b51      	ldr	r3, [pc, #324]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d1f0      	bne.n	8002d5c <HAL_RCC_OscConfig+0xe8>
 8002d7a:	e000      	b.n	8002d7e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0302 	and.w	r3, r3, #2
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d063      	beq.n	8002e52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d8a:	4b4a      	ldr	r3, [pc, #296]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	f003 030c 	and.w	r3, r3, #12
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d00b      	beq.n	8002dae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d96:	4b47      	ldr	r3, [pc, #284]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d9e:	2b08      	cmp	r3, #8
 8002da0:	d11c      	bne.n	8002ddc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002da2:	4b44      	ldr	r3, [pc, #272]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d116      	bne.n	8002ddc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dae:	4b41      	ldr	r3, [pc, #260]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0302 	and.w	r3, r3, #2
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d005      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x152>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d001      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e1c7      	b.n	8003156 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dc6:	4b3b      	ldr	r3, [pc, #236]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	691b      	ldr	r3, [r3, #16]
 8002dd2:	00db      	lsls	r3, r3, #3
 8002dd4:	4937      	ldr	r1, [pc, #220]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dda:	e03a      	b.n	8002e52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d020      	beq.n	8002e26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002de4:	4b34      	ldr	r3, [pc, #208]	@ (8002eb8 <HAL_RCC_OscConfig+0x244>)
 8002de6:	2201      	movs	r2, #1
 8002de8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dea:	f7fe ff59 	bl	8001ca0 <HAL_GetTick>
 8002dee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002df0:	e008      	b.n	8002e04 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002df2:	f7fe ff55 	bl	8001ca0 <HAL_GetTick>
 8002df6:	4602      	mov	r2, r0
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	1ad3      	subs	r3, r2, r3
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d901      	bls.n	8002e04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e00:	2303      	movs	r3, #3
 8002e02:	e1a8      	b.n	8003156 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e04:	4b2b      	ldr	r3, [pc, #172]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0302 	and.w	r3, r3, #2
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d0f0      	beq.n	8002df2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e10:	4b28      	ldr	r3, [pc, #160]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	691b      	ldr	r3, [r3, #16]
 8002e1c:	00db      	lsls	r3, r3, #3
 8002e1e:	4925      	ldr	r1, [pc, #148]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002e20:	4313      	orrs	r3, r2
 8002e22:	600b      	str	r3, [r1, #0]
 8002e24:	e015      	b.n	8002e52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e26:	4b24      	ldr	r3, [pc, #144]	@ (8002eb8 <HAL_RCC_OscConfig+0x244>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e2c:	f7fe ff38 	bl	8001ca0 <HAL_GetTick>
 8002e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e32:	e008      	b.n	8002e46 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e34:	f7fe ff34 	bl	8001ca0 <HAL_GetTick>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d901      	bls.n	8002e46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e42:	2303      	movs	r3, #3
 8002e44:	e187      	b.n	8003156 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e46:	4b1b      	ldr	r3, [pc, #108]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0302 	and.w	r3, r3, #2
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d1f0      	bne.n	8002e34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0308 	and.w	r3, r3, #8
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d036      	beq.n	8002ecc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	695b      	ldr	r3, [r3, #20]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d016      	beq.n	8002e94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e66:	4b15      	ldr	r3, [pc, #84]	@ (8002ebc <HAL_RCC_OscConfig+0x248>)
 8002e68:	2201      	movs	r2, #1
 8002e6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e6c:	f7fe ff18 	bl	8001ca0 <HAL_GetTick>
 8002e70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e72:	e008      	b.n	8002e86 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e74:	f7fe ff14 	bl	8001ca0 <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e167      	b.n	8003156 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e86:	4b0b      	ldr	r3, [pc, #44]	@ (8002eb4 <HAL_RCC_OscConfig+0x240>)
 8002e88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e8a:	f003 0302 	and.w	r3, r3, #2
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d0f0      	beq.n	8002e74 <HAL_RCC_OscConfig+0x200>
 8002e92:	e01b      	b.n	8002ecc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e94:	4b09      	ldr	r3, [pc, #36]	@ (8002ebc <HAL_RCC_OscConfig+0x248>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e9a:	f7fe ff01 	bl	8001ca0 <HAL_GetTick>
 8002e9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ea0:	e00e      	b.n	8002ec0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ea2:	f7fe fefd 	bl	8001ca0 <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	2b02      	cmp	r3, #2
 8002eae:	d907      	bls.n	8002ec0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	e150      	b.n	8003156 <HAL_RCC_OscConfig+0x4e2>
 8002eb4:	40023800 	.word	0x40023800
 8002eb8:	42470000 	.word	0x42470000
 8002ebc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ec0:	4b88      	ldr	r3, [pc, #544]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8002ec2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ec4:	f003 0302 	and.w	r3, r3, #2
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d1ea      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0304 	and.w	r3, r3, #4
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	f000 8097 	beq.w	8003008 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eda:	2300      	movs	r3, #0
 8002edc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ede:	4b81      	ldr	r3, [pc, #516]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8002ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d10f      	bne.n	8002f0a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eea:	2300      	movs	r3, #0
 8002eec:	60bb      	str	r3, [r7, #8]
 8002eee:	4b7d      	ldr	r3, [pc, #500]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef2:	4a7c      	ldr	r2, [pc, #496]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8002ef4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ef8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002efa:	4b7a      	ldr	r3, [pc, #488]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8002efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f02:	60bb      	str	r3, [r7, #8]
 8002f04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f06:	2301      	movs	r3, #1
 8002f08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f0a:	4b77      	ldr	r3, [pc, #476]	@ (80030e8 <HAL_RCC_OscConfig+0x474>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d118      	bne.n	8002f48 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f16:	4b74      	ldr	r3, [pc, #464]	@ (80030e8 <HAL_RCC_OscConfig+0x474>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a73      	ldr	r2, [pc, #460]	@ (80030e8 <HAL_RCC_OscConfig+0x474>)
 8002f1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f22:	f7fe febd 	bl	8001ca0 <HAL_GetTick>
 8002f26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f28:	e008      	b.n	8002f3c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f2a:	f7fe feb9 	bl	8001ca0 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d901      	bls.n	8002f3c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	e10c      	b.n	8003156 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f3c:	4b6a      	ldr	r3, [pc, #424]	@ (80030e8 <HAL_RCC_OscConfig+0x474>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d0f0      	beq.n	8002f2a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d106      	bne.n	8002f5e <HAL_RCC_OscConfig+0x2ea>
 8002f50:	4b64      	ldr	r3, [pc, #400]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8002f52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f54:	4a63      	ldr	r2, [pc, #396]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8002f56:	f043 0301 	orr.w	r3, r3, #1
 8002f5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f5c:	e01c      	b.n	8002f98 <HAL_RCC_OscConfig+0x324>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	2b05      	cmp	r3, #5
 8002f64:	d10c      	bne.n	8002f80 <HAL_RCC_OscConfig+0x30c>
 8002f66:	4b5f      	ldr	r3, [pc, #380]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8002f68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f6a:	4a5e      	ldr	r2, [pc, #376]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8002f6c:	f043 0304 	orr.w	r3, r3, #4
 8002f70:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f72:	4b5c      	ldr	r3, [pc, #368]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8002f74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f76:	4a5b      	ldr	r2, [pc, #364]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8002f78:	f043 0301 	orr.w	r3, r3, #1
 8002f7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f7e:	e00b      	b.n	8002f98 <HAL_RCC_OscConfig+0x324>
 8002f80:	4b58      	ldr	r3, [pc, #352]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8002f82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f84:	4a57      	ldr	r2, [pc, #348]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8002f86:	f023 0301 	bic.w	r3, r3, #1
 8002f8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f8c:	4b55      	ldr	r3, [pc, #340]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8002f8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f90:	4a54      	ldr	r2, [pc, #336]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8002f92:	f023 0304 	bic.w	r3, r3, #4
 8002f96:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d015      	beq.n	8002fcc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fa0:	f7fe fe7e 	bl	8001ca0 <HAL_GetTick>
 8002fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fa6:	e00a      	b.n	8002fbe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fa8:	f7fe fe7a 	bl	8001ca0 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e0cb      	b.n	8003156 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fbe:	4b49      	ldr	r3, [pc, #292]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8002fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fc2:	f003 0302 	and.w	r3, r3, #2
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d0ee      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x334>
 8002fca:	e014      	b.n	8002ff6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fcc:	f7fe fe68 	bl	8001ca0 <HAL_GetTick>
 8002fd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fd2:	e00a      	b.n	8002fea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fd4:	f7fe fe64 	bl	8001ca0 <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d901      	bls.n	8002fea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	e0b5      	b.n	8003156 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fea:	4b3e      	ldr	r3, [pc, #248]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8002fec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fee:	f003 0302 	and.w	r3, r3, #2
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d1ee      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ff6:	7dfb      	ldrb	r3, [r7, #23]
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d105      	bne.n	8003008 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ffc:	4b39      	ldr	r3, [pc, #228]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8002ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003000:	4a38      	ldr	r2, [pc, #224]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8003002:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003006:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	699b      	ldr	r3, [r3, #24]
 800300c:	2b00      	cmp	r3, #0
 800300e:	f000 80a1 	beq.w	8003154 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003012:	4b34      	ldr	r3, [pc, #208]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f003 030c 	and.w	r3, r3, #12
 800301a:	2b08      	cmp	r3, #8
 800301c:	d05c      	beq.n	80030d8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	2b02      	cmp	r3, #2
 8003024:	d141      	bne.n	80030aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003026:	4b31      	ldr	r3, [pc, #196]	@ (80030ec <HAL_RCC_OscConfig+0x478>)
 8003028:	2200      	movs	r2, #0
 800302a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800302c:	f7fe fe38 	bl	8001ca0 <HAL_GetTick>
 8003030:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003032:	e008      	b.n	8003046 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003034:	f7fe fe34 	bl	8001ca0 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	2b02      	cmp	r3, #2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e087      	b.n	8003156 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003046:	4b27      	ldr	r3, [pc, #156]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d1f0      	bne.n	8003034 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	69da      	ldr	r2, [r3, #28]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6a1b      	ldr	r3, [r3, #32]
 800305a:	431a      	orrs	r2, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003060:	019b      	lsls	r3, r3, #6
 8003062:	431a      	orrs	r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003068:	085b      	lsrs	r3, r3, #1
 800306a:	3b01      	subs	r3, #1
 800306c:	041b      	lsls	r3, r3, #16
 800306e:	431a      	orrs	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003074:	061b      	lsls	r3, r3, #24
 8003076:	491b      	ldr	r1, [pc, #108]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 8003078:	4313      	orrs	r3, r2
 800307a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800307c:	4b1b      	ldr	r3, [pc, #108]	@ (80030ec <HAL_RCC_OscConfig+0x478>)
 800307e:	2201      	movs	r2, #1
 8003080:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003082:	f7fe fe0d 	bl	8001ca0 <HAL_GetTick>
 8003086:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003088:	e008      	b.n	800309c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800308a:	f7fe fe09 	bl	8001ca0 <HAL_GetTick>
 800308e:	4602      	mov	r2, r0
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	2b02      	cmp	r3, #2
 8003096:	d901      	bls.n	800309c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	e05c      	b.n	8003156 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800309c:	4b11      	ldr	r3, [pc, #68]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d0f0      	beq.n	800308a <HAL_RCC_OscConfig+0x416>
 80030a8:	e054      	b.n	8003154 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030aa:	4b10      	ldr	r3, [pc, #64]	@ (80030ec <HAL_RCC_OscConfig+0x478>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030b0:	f7fe fdf6 	bl	8001ca0 <HAL_GetTick>
 80030b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030b6:	e008      	b.n	80030ca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030b8:	f7fe fdf2 	bl	8001ca0 <HAL_GetTick>
 80030bc:	4602      	mov	r2, r0
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	1ad3      	subs	r3, r2, r3
 80030c2:	2b02      	cmp	r3, #2
 80030c4:	d901      	bls.n	80030ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80030c6:	2303      	movs	r3, #3
 80030c8:	e045      	b.n	8003156 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030ca:	4b06      	ldr	r3, [pc, #24]	@ (80030e4 <HAL_RCC_OscConfig+0x470>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d1f0      	bne.n	80030b8 <HAL_RCC_OscConfig+0x444>
 80030d6:	e03d      	b.n	8003154 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	699b      	ldr	r3, [r3, #24]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d107      	bne.n	80030f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e038      	b.n	8003156 <HAL_RCC_OscConfig+0x4e2>
 80030e4:	40023800 	.word	0x40023800
 80030e8:	40007000 	.word	0x40007000
 80030ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80030f0:	4b1b      	ldr	r3, [pc, #108]	@ (8003160 <HAL_RCC_OscConfig+0x4ec>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	699b      	ldr	r3, [r3, #24]
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d028      	beq.n	8003150 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003108:	429a      	cmp	r2, r3
 800310a:	d121      	bne.n	8003150 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003116:	429a      	cmp	r2, r3
 8003118:	d11a      	bne.n	8003150 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800311a:	68fa      	ldr	r2, [r7, #12]
 800311c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003120:	4013      	ands	r3, r2
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003126:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003128:	4293      	cmp	r3, r2
 800312a:	d111      	bne.n	8003150 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003136:	085b      	lsrs	r3, r3, #1
 8003138:	3b01      	subs	r3, #1
 800313a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800313c:	429a      	cmp	r2, r3
 800313e:	d107      	bne.n	8003150 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800314a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800314c:	429a      	cmp	r2, r3
 800314e:	d001      	beq.n	8003154 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	e000      	b.n	8003156 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003154:	2300      	movs	r3, #0
}
 8003156:	4618      	mov	r0, r3
 8003158:	3718      	adds	r7, #24
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	40023800 	.word	0x40023800

08003164 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d101      	bne.n	8003178 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e0cc      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003178:	4b68      	ldr	r3, [pc, #416]	@ (800331c <HAL_RCC_ClockConfig+0x1b8>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 0307 	and.w	r3, r3, #7
 8003180:	683a      	ldr	r2, [r7, #0]
 8003182:	429a      	cmp	r2, r3
 8003184:	d90c      	bls.n	80031a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003186:	4b65      	ldr	r3, [pc, #404]	@ (800331c <HAL_RCC_ClockConfig+0x1b8>)
 8003188:	683a      	ldr	r2, [r7, #0]
 800318a:	b2d2      	uxtb	r2, r2
 800318c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800318e:	4b63      	ldr	r3, [pc, #396]	@ (800331c <HAL_RCC_ClockConfig+0x1b8>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0307 	and.w	r3, r3, #7
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	429a      	cmp	r2, r3
 800319a:	d001      	beq.n	80031a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e0b8      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0302 	and.w	r3, r3, #2
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d020      	beq.n	80031ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0304 	and.w	r3, r3, #4
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d005      	beq.n	80031c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031b8:	4b59      	ldr	r3, [pc, #356]	@ (8003320 <HAL_RCC_ClockConfig+0x1bc>)
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	4a58      	ldr	r2, [pc, #352]	@ (8003320 <HAL_RCC_ClockConfig+0x1bc>)
 80031be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80031c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0308 	and.w	r3, r3, #8
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d005      	beq.n	80031dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031d0:	4b53      	ldr	r3, [pc, #332]	@ (8003320 <HAL_RCC_ClockConfig+0x1bc>)
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	4a52      	ldr	r2, [pc, #328]	@ (8003320 <HAL_RCC_ClockConfig+0x1bc>)
 80031d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80031da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031dc:	4b50      	ldr	r3, [pc, #320]	@ (8003320 <HAL_RCC_ClockConfig+0x1bc>)
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	494d      	ldr	r1, [pc, #308]	@ (8003320 <HAL_RCC_ClockConfig+0x1bc>)
 80031ea:	4313      	orrs	r3, r2
 80031ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0301 	and.w	r3, r3, #1
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d044      	beq.n	8003284 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d107      	bne.n	8003212 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003202:	4b47      	ldr	r3, [pc, #284]	@ (8003320 <HAL_RCC_ClockConfig+0x1bc>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d119      	bne.n	8003242 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e07f      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	2b02      	cmp	r3, #2
 8003218:	d003      	beq.n	8003222 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800321e:	2b03      	cmp	r3, #3
 8003220:	d107      	bne.n	8003232 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003222:	4b3f      	ldr	r3, [pc, #252]	@ (8003320 <HAL_RCC_ClockConfig+0x1bc>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d109      	bne.n	8003242 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e06f      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003232:	4b3b      	ldr	r3, [pc, #236]	@ (8003320 <HAL_RCC_ClockConfig+0x1bc>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0302 	and.w	r3, r3, #2
 800323a:	2b00      	cmp	r3, #0
 800323c:	d101      	bne.n	8003242 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e067      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003242:	4b37      	ldr	r3, [pc, #220]	@ (8003320 <HAL_RCC_ClockConfig+0x1bc>)
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	f023 0203 	bic.w	r2, r3, #3
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	4934      	ldr	r1, [pc, #208]	@ (8003320 <HAL_RCC_ClockConfig+0x1bc>)
 8003250:	4313      	orrs	r3, r2
 8003252:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003254:	f7fe fd24 	bl	8001ca0 <HAL_GetTick>
 8003258:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800325a:	e00a      	b.n	8003272 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800325c:	f7fe fd20 	bl	8001ca0 <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	f241 3288 	movw	r2, #5000	@ 0x1388
 800326a:	4293      	cmp	r3, r2
 800326c:	d901      	bls.n	8003272 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	e04f      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003272:	4b2b      	ldr	r3, [pc, #172]	@ (8003320 <HAL_RCC_ClockConfig+0x1bc>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f003 020c 	and.w	r2, r3, #12
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	429a      	cmp	r2, r3
 8003282:	d1eb      	bne.n	800325c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003284:	4b25      	ldr	r3, [pc, #148]	@ (800331c <HAL_RCC_ClockConfig+0x1b8>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0307 	and.w	r3, r3, #7
 800328c:	683a      	ldr	r2, [r7, #0]
 800328e:	429a      	cmp	r2, r3
 8003290:	d20c      	bcs.n	80032ac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003292:	4b22      	ldr	r3, [pc, #136]	@ (800331c <HAL_RCC_ClockConfig+0x1b8>)
 8003294:	683a      	ldr	r2, [r7, #0]
 8003296:	b2d2      	uxtb	r2, r2
 8003298:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800329a:	4b20      	ldr	r3, [pc, #128]	@ (800331c <HAL_RCC_ClockConfig+0x1b8>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0307 	and.w	r3, r3, #7
 80032a2:	683a      	ldr	r2, [r7, #0]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d001      	beq.n	80032ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	e032      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 0304 	and.w	r3, r3, #4
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d008      	beq.n	80032ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032b8:	4b19      	ldr	r3, [pc, #100]	@ (8003320 <HAL_RCC_ClockConfig+0x1bc>)
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	4916      	ldr	r1, [pc, #88]	@ (8003320 <HAL_RCC_ClockConfig+0x1bc>)
 80032c6:	4313      	orrs	r3, r2
 80032c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0308 	and.w	r3, r3, #8
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d009      	beq.n	80032ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032d6:	4b12      	ldr	r3, [pc, #72]	@ (8003320 <HAL_RCC_ClockConfig+0x1bc>)
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	691b      	ldr	r3, [r3, #16]
 80032e2:	00db      	lsls	r3, r3, #3
 80032e4:	490e      	ldr	r1, [pc, #56]	@ (8003320 <HAL_RCC_ClockConfig+0x1bc>)
 80032e6:	4313      	orrs	r3, r2
 80032e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032ea:	f000 f821 	bl	8003330 <HAL_RCC_GetSysClockFreq>
 80032ee:	4602      	mov	r2, r0
 80032f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003320 <HAL_RCC_ClockConfig+0x1bc>)
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	091b      	lsrs	r3, r3, #4
 80032f6:	f003 030f 	and.w	r3, r3, #15
 80032fa:	490a      	ldr	r1, [pc, #40]	@ (8003324 <HAL_RCC_ClockConfig+0x1c0>)
 80032fc:	5ccb      	ldrb	r3, [r1, r3]
 80032fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003302:	4a09      	ldr	r2, [pc, #36]	@ (8003328 <HAL_RCC_ClockConfig+0x1c4>)
 8003304:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003306:	4b09      	ldr	r3, [pc, #36]	@ (800332c <HAL_RCC_ClockConfig+0x1c8>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4618      	mov	r0, r3
 800330c:	f7fe fc84 	bl	8001c18 <HAL_InitTick>

  return HAL_OK;
 8003310:	2300      	movs	r3, #0
}
 8003312:	4618      	mov	r0, r3
 8003314:	3710      	adds	r7, #16
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	40023c00 	.word	0x40023c00
 8003320:	40023800 	.word	0x40023800
 8003324:	080055c8 	.word	0x080055c8
 8003328:	20000054 	.word	0x20000054
 800332c:	20000058 	.word	0x20000058

08003330 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003330:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003334:	b094      	sub	sp, #80	@ 0x50
 8003336:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003338:	2300      	movs	r3, #0
 800333a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800333c:	2300      	movs	r3, #0
 800333e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003340:	2300      	movs	r3, #0
 8003342:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003344:	2300      	movs	r3, #0
 8003346:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003348:	4b79      	ldr	r3, [pc, #484]	@ (8003530 <HAL_RCC_GetSysClockFreq+0x200>)
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	f003 030c 	and.w	r3, r3, #12
 8003350:	2b08      	cmp	r3, #8
 8003352:	d00d      	beq.n	8003370 <HAL_RCC_GetSysClockFreq+0x40>
 8003354:	2b08      	cmp	r3, #8
 8003356:	f200 80e1 	bhi.w	800351c <HAL_RCC_GetSysClockFreq+0x1ec>
 800335a:	2b00      	cmp	r3, #0
 800335c:	d002      	beq.n	8003364 <HAL_RCC_GetSysClockFreq+0x34>
 800335e:	2b04      	cmp	r3, #4
 8003360:	d003      	beq.n	800336a <HAL_RCC_GetSysClockFreq+0x3a>
 8003362:	e0db      	b.n	800351c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003364:	4b73      	ldr	r3, [pc, #460]	@ (8003534 <HAL_RCC_GetSysClockFreq+0x204>)
 8003366:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003368:	e0db      	b.n	8003522 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800336a:	4b73      	ldr	r3, [pc, #460]	@ (8003538 <HAL_RCC_GetSysClockFreq+0x208>)
 800336c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800336e:	e0d8      	b.n	8003522 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003370:	4b6f      	ldr	r3, [pc, #444]	@ (8003530 <HAL_RCC_GetSysClockFreq+0x200>)
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003378:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800337a:	4b6d      	ldr	r3, [pc, #436]	@ (8003530 <HAL_RCC_GetSysClockFreq+0x200>)
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d063      	beq.n	800344e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003386:	4b6a      	ldr	r3, [pc, #424]	@ (8003530 <HAL_RCC_GetSysClockFreq+0x200>)
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	099b      	lsrs	r3, r3, #6
 800338c:	2200      	movs	r2, #0
 800338e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003390:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003394:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003398:	633b      	str	r3, [r7, #48]	@ 0x30
 800339a:	2300      	movs	r3, #0
 800339c:	637b      	str	r3, [r7, #52]	@ 0x34
 800339e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80033a2:	4622      	mov	r2, r4
 80033a4:	462b      	mov	r3, r5
 80033a6:	f04f 0000 	mov.w	r0, #0
 80033aa:	f04f 0100 	mov.w	r1, #0
 80033ae:	0159      	lsls	r1, r3, #5
 80033b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033b4:	0150      	lsls	r0, r2, #5
 80033b6:	4602      	mov	r2, r0
 80033b8:	460b      	mov	r3, r1
 80033ba:	4621      	mov	r1, r4
 80033bc:	1a51      	subs	r1, r2, r1
 80033be:	6139      	str	r1, [r7, #16]
 80033c0:	4629      	mov	r1, r5
 80033c2:	eb63 0301 	sbc.w	r3, r3, r1
 80033c6:	617b      	str	r3, [r7, #20]
 80033c8:	f04f 0200 	mov.w	r2, #0
 80033cc:	f04f 0300 	mov.w	r3, #0
 80033d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033d4:	4659      	mov	r1, fp
 80033d6:	018b      	lsls	r3, r1, #6
 80033d8:	4651      	mov	r1, sl
 80033da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80033de:	4651      	mov	r1, sl
 80033e0:	018a      	lsls	r2, r1, #6
 80033e2:	4651      	mov	r1, sl
 80033e4:	ebb2 0801 	subs.w	r8, r2, r1
 80033e8:	4659      	mov	r1, fp
 80033ea:	eb63 0901 	sbc.w	r9, r3, r1
 80033ee:	f04f 0200 	mov.w	r2, #0
 80033f2:	f04f 0300 	mov.w	r3, #0
 80033f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003402:	4690      	mov	r8, r2
 8003404:	4699      	mov	r9, r3
 8003406:	4623      	mov	r3, r4
 8003408:	eb18 0303 	adds.w	r3, r8, r3
 800340c:	60bb      	str	r3, [r7, #8]
 800340e:	462b      	mov	r3, r5
 8003410:	eb49 0303 	adc.w	r3, r9, r3
 8003414:	60fb      	str	r3, [r7, #12]
 8003416:	f04f 0200 	mov.w	r2, #0
 800341a:	f04f 0300 	mov.w	r3, #0
 800341e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003422:	4629      	mov	r1, r5
 8003424:	024b      	lsls	r3, r1, #9
 8003426:	4621      	mov	r1, r4
 8003428:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800342c:	4621      	mov	r1, r4
 800342e:	024a      	lsls	r2, r1, #9
 8003430:	4610      	mov	r0, r2
 8003432:	4619      	mov	r1, r3
 8003434:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003436:	2200      	movs	r2, #0
 8003438:	62bb      	str	r3, [r7, #40]	@ 0x28
 800343a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800343c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003440:	f7fc ff1e 	bl	8000280 <__aeabi_uldivmod>
 8003444:	4602      	mov	r2, r0
 8003446:	460b      	mov	r3, r1
 8003448:	4613      	mov	r3, r2
 800344a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800344c:	e058      	b.n	8003500 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800344e:	4b38      	ldr	r3, [pc, #224]	@ (8003530 <HAL_RCC_GetSysClockFreq+0x200>)
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	099b      	lsrs	r3, r3, #6
 8003454:	2200      	movs	r2, #0
 8003456:	4618      	mov	r0, r3
 8003458:	4611      	mov	r1, r2
 800345a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800345e:	623b      	str	r3, [r7, #32]
 8003460:	2300      	movs	r3, #0
 8003462:	627b      	str	r3, [r7, #36]	@ 0x24
 8003464:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003468:	4642      	mov	r2, r8
 800346a:	464b      	mov	r3, r9
 800346c:	f04f 0000 	mov.w	r0, #0
 8003470:	f04f 0100 	mov.w	r1, #0
 8003474:	0159      	lsls	r1, r3, #5
 8003476:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800347a:	0150      	lsls	r0, r2, #5
 800347c:	4602      	mov	r2, r0
 800347e:	460b      	mov	r3, r1
 8003480:	4641      	mov	r1, r8
 8003482:	ebb2 0a01 	subs.w	sl, r2, r1
 8003486:	4649      	mov	r1, r9
 8003488:	eb63 0b01 	sbc.w	fp, r3, r1
 800348c:	f04f 0200 	mov.w	r2, #0
 8003490:	f04f 0300 	mov.w	r3, #0
 8003494:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003498:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800349c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80034a0:	ebb2 040a 	subs.w	r4, r2, sl
 80034a4:	eb63 050b 	sbc.w	r5, r3, fp
 80034a8:	f04f 0200 	mov.w	r2, #0
 80034ac:	f04f 0300 	mov.w	r3, #0
 80034b0:	00eb      	lsls	r3, r5, #3
 80034b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034b6:	00e2      	lsls	r2, r4, #3
 80034b8:	4614      	mov	r4, r2
 80034ba:	461d      	mov	r5, r3
 80034bc:	4643      	mov	r3, r8
 80034be:	18e3      	adds	r3, r4, r3
 80034c0:	603b      	str	r3, [r7, #0]
 80034c2:	464b      	mov	r3, r9
 80034c4:	eb45 0303 	adc.w	r3, r5, r3
 80034c8:	607b      	str	r3, [r7, #4]
 80034ca:	f04f 0200 	mov.w	r2, #0
 80034ce:	f04f 0300 	mov.w	r3, #0
 80034d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80034d6:	4629      	mov	r1, r5
 80034d8:	028b      	lsls	r3, r1, #10
 80034da:	4621      	mov	r1, r4
 80034dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034e0:	4621      	mov	r1, r4
 80034e2:	028a      	lsls	r2, r1, #10
 80034e4:	4610      	mov	r0, r2
 80034e6:	4619      	mov	r1, r3
 80034e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034ea:	2200      	movs	r2, #0
 80034ec:	61bb      	str	r3, [r7, #24]
 80034ee:	61fa      	str	r2, [r7, #28]
 80034f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034f4:	f7fc fec4 	bl	8000280 <__aeabi_uldivmod>
 80034f8:	4602      	mov	r2, r0
 80034fa:	460b      	mov	r3, r1
 80034fc:	4613      	mov	r3, r2
 80034fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003500:	4b0b      	ldr	r3, [pc, #44]	@ (8003530 <HAL_RCC_GetSysClockFreq+0x200>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	0c1b      	lsrs	r3, r3, #16
 8003506:	f003 0303 	and.w	r3, r3, #3
 800350a:	3301      	adds	r3, #1
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003510:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003512:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003514:	fbb2 f3f3 	udiv	r3, r2, r3
 8003518:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800351a:	e002      	b.n	8003522 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800351c:	4b05      	ldr	r3, [pc, #20]	@ (8003534 <HAL_RCC_GetSysClockFreq+0x204>)
 800351e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003520:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003522:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003524:	4618      	mov	r0, r3
 8003526:	3750      	adds	r7, #80	@ 0x50
 8003528:	46bd      	mov	sp, r7
 800352a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800352e:	bf00      	nop
 8003530:	40023800 	.word	0x40023800
 8003534:	00f42400 	.word	0x00f42400
 8003538:	007a1200 	.word	0x007a1200

0800353c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800353c:	b480      	push	{r7}
 800353e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003540:	4b03      	ldr	r3, [pc, #12]	@ (8003550 <HAL_RCC_GetHCLKFreq+0x14>)
 8003542:	681b      	ldr	r3, [r3, #0]
}
 8003544:	4618      	mov	r0, r3
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr
 800354e:	bf00      	nop
 8003550:	20000054 	.word	0x20000054

08003554 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003558:	f7ff fff0 	bl	800353c <HAL_RCC_GetHCLKFreq>
 800355c:	4602      	mov	r2, r0
 800355e:	4b05      	ldr	r3, [pc, #20]	@ (8003574 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	0a9b      	lsrs	r3, r3, #10
 8003564:	f003 0307 	and.w	r3, r3, #7
 8003568:	4903      	ldr	r1, [pc, #12]	@ (8003578 <HAL_RCC_GetPCLK1Freq+0x24>)
 800356a:	5ccb      	ldrb	r3, [r1, r3]
 800356c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003570:	4618      	mov	r0, r3
 8003572:	bd80      	pop	{r7, pc}
 8003574:	40023800 	.word	0x40023800
 8003578:	080055d8 	.word	0x080055d8

0800357c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003580:	f7ff ffdc 	bl	800353c <HAL_RCC_GetHCLKFreq>
 8003584:	4602      	mov	r2, r0
 8003586:	4b05      	ldr	r3, [pc, #20]	@ (800359c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	0b5b      	lsrs	r3, r3, #13
 800358c:	f003 0307 	and.w	r3, r3, #7
 8003590:	4903      	ldr	r1, [pc, #12]	@ (80035a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003592:	5ccb      	ldrb	r3, [r1, r3]
 8003594:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003598:	4618      	mov	r0, r3
 800359a:	bd80      	pop	{r7, pc}
 800359c:	40023800 	.word	0x40023800
 80035a0:	080055d8 	.word	0x080055d8

080035a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d101      	bne.n	80035b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e042      	b.n	800363c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d106      	bne.n	80035d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f7fe fa4c 	bl	8001a68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2224      	movs	r2, #36	@ 0x24
 80035d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	68da      	ldr	r2, [r3, #12]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80035e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f000 fd7f 	bl	80040ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	691a      	ldr	r2, [r3, #16]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80035fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	695a      	ldr	r2, [r3, #20]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800360c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	68da      	ldr	r2, [r3, #12]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800361c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2220      	movs	r2, #32
 8003628:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2220      	movs	r2, #32
 8003630:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	3708      	adds	r7, #8
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}

08003644 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b08a      	sub	sp, #40	@ 0x28
 8003648:	af02      	add	r7, sp, #8
 800364a:	60f8      	str	r0, [r7, #12]
 800364c:	60b9      	str	r1, [r7, #8]
 800364e:	603b      	str	r3, [r7, #0]
 8003650:	4613      	mov	r3, r2
 8003652:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003654:	2300      	movs	r3, #0
 8003656:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800365e:	b2db      	uxtb	r3, r3
 8003660:	2b20      	cmp	r3, #32
 8003662:	d175      	bne.n	8003750 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d002      	beq.n	8003670 <HAL_UART_Transmit+0x2c>
 800366a:	88fb      	ldrh	r3, [r7, #6]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d101      	bne.n	8003674 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e06e      	b.n	8003752 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2200      	movs	r2, #0
 8003678:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2221      	movs	r2, #33	@ 0x21
 800367e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003682:	f7fe fb0d 	bl	8001ca0 <HAL_GetTick>
 8003686:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	88fa      	ldrh	r2, [r7, #6]
 800368c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	88fa      	ldrh	r2, [r7, #6]
 8003692:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800369c:	d108      	bne.n	80036b0 <HAL_UART_Transmit+0x6c>
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	691b      	ldr	r3, [r3, #16]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d104      	bne.n	80036b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80036a6:	2300      	movs	r3, #0
 80036a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	61bb      	str	r3, [r7, #24]
 80036ae:	e003      	b.n	80036b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80036b4:	2300      	movs	r3, #0
 80036b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80036b8:	e02e      	b.n	8003718 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	9300      	str	r3, [sp, #0]
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	2200      	movs	r2, #0
 80036c2:	2180      	movs	r1, #128	@ 0x80
 80036c4:	68f8      	ldr	r0, [r7, #12]
 80036c6:	f000 fb1d 	bl	8003d04 <UART_WaitOnFlagUntilTimeout>
 80036ca:	4603      	mov	r3, r0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d005      	beq.n	80036dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2220      	movs	r2, #32
 80036d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80036d8:	2303      	movs	r3, #3
 80036da:	e03a      	b.n	8003752 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d10b      	bne.n	80036fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80036e2:	69bb      	ldr	r3, [r7, #24]
 80036e4:	881b      	ldrh	r3, [r3, #0]
 80036e6:	461a      	mov	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80036f2:	69bb      	ldr	r3, [r7, #24]
 80036f4:	3302      	adds	r3, #2
 80036f6:	61bb      	str	r3, [r7, #24]
 80036f8:	e007      	b.n	800370a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	781a      	ldrb	r2, [r3, #0]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003704:	69fb      	ldr	r3, [r7, #28]
 8003706:	3301      	adds	r3, #1
 8003708:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800370e:	b29b      	uxth	r3, r3
 8003710:	3b01      	subs	r3, #1
 8003712:	b29a      	uxth	r2, r3
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800371c:	b29b      	uxth	r3, r3
 800371e:	2b00      	cmp	r3, #0
 8003720:	d1cb      	bne.n	80036ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	9300      	str	r3, [sp, #0]
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	2200      	movs	r2, #0
 800372a:	2140      	movs	r1, #64	@ 0x40
 800372c:	68f8      	ldr	r0, [r7, #12]
 800372e:	f000 fae9 	bl	8003d04 <UART_WaitOnFlagUntilTimeout>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d005      	beq.n	8003744 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2220      	movs	r2, #32
 800373c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	e006      	b.n	8003752 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2220      	movs	r2, #32
 8003748:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800374c:	2300      	movs	r3, #0
 800374e:	e000      	b.n	8003752 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003750:	2302      	movs	r3, #2
  }
}
 8003752:	4618      	mov	r0, r3
 8003754:	3720      	adds	r7, #32
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
	...

0800375c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b0ba      	sub	sp, #232	@ 0xe8
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	695b      	ldr	r3, [r3, #20]
 800377e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003782:	2300      	movs	r3, #0
 8003784:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003788:	2300      	movs	r3, #0
 800378a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800378e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003792:	f003 030f 	and.w	r3, r3, #15
 8003796:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800379a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d10f      	bne.n	80037c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80037a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037a6:	f003 0320 	and.w	r3, r3, #32
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d009      	beq.n	80037c2 <HAL_UART_IRQHandler+0x66>
 80037ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037b2:	f003 0320 	and.w	r3, r3, #32
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d003      	beq.n	80037c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f000 fbd7 	bl	8003f6e <UART_Receive_IT>
      return;
 80037c0:	e273      	b.n	8003caa <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80037c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	f000 80de 	beq.w	8003988 <HAL_UART_IRQHandler+0x22c>
 80037cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037d0:	f003 0301 	and.w	r3, r3, #1
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d106      	bne.n	80037e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80037d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037dc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	f000 80d1 	beq.w	8003988 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80037e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d00b      	beq.n	800380a <HAL_UART_IRQHandler+0xae>
 80037f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d005      	beq.n	800380a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003802:	f043 0201 	orr.w	r2, r3, #1
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800380a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800380e:	f003 0304 	and.w	r3, r3, #4
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00b      	beq.n	800382e <HAL_UART_IRQHandler+0xd2>
 8003816:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800381a:	f003 0301 	and.w	r3, r3, #1
 800381e:	2b00      	cmp	r3, #0
 8003820:	d005      	beq.n	800382e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003826:	f043 0202 	orr.w	r2, r3, #2
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800382e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	2b00      	cmp	r3, #0
 8003838:	d00b      	beq.n	8003852 <HAL_UART_IRQHandler+0xf6>
 800383a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800383e:	f003 0301 	and.w	r3, r3, #1
 8003842:	2b00      	cmp	r3, #0
 8003844:	d005      	beq.n	8003852 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800384a:	f043 0204 	orr.w	r2, r3, #4
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003852:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003856:	f003 0308 	and.w	r3, r3, #8
 800385a:	2b00      	cmp	r3, #0
 800385c:	d011      	beq.n	8003882 <HAL_UART_IRQHandler+0x126>
 800385e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003862:	f003 0320 	and.w	r3, r3, #32
 8003866:	2b00      	cmp	r3, #0
 8003868:	d105      	bne.n	8003876 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800386a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800386e:	f003 0301 	and.w	r3, r3, #1
 8003872:	2b00      	cmp	r3, #0
 8003874:	d005      	beq.n	8003882 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800387a:	f043 0208 	orr.w	r2, r3, #8
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003886:	2b00      	cmp	r3, #0
 8003888:	f000 820a 	beq.w	8003ca0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800388c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003890:	f003 0320 	and.w	r3, r3, #32
 8003894:	2b00      	cmp	r3, #0
 8003896:	d008      	beq.n	80038aa <HAL_UART_IRQHandler+0x14e>
 8003898:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800389c:	f003 0320 	and.w	r3, r3, #32
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d002      	beq.n	80038aa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f000 fb62 	bl	8003f6e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	695b      	ldr	r3, [r3, #20]
 80038b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038b4:	2b40      	cmp	r3, #64	@ 0x40
 80038b6:	bf0c      	ite	eq
 80038b8:	2301      	moveq	r3, #1
 80038ba:	2300      	movne	r3, #0
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038c6:	f003 0308 	and.w	r3, r3, #8
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d103      	bne.n	80038d6 <HAL_UART_IRQHandler+0x17a>
 80038ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d04f      	beq.n	8003976 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f000 fa6d 	bl	8003db6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	695b      	ldr	r3, [r3, #20]
 80038e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038e6:	2b40      	cmp	r3, #64	@ 0x40
 80038e8:	d141      	bne.n	800396e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	3314      	adds	r3, #20
 80038f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80038f8:	e853 3f00 	ldrex	r3, [r3]
 80038fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003900:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003904:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003908:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	3314      	adds	r3, #20
 8003912:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003916:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800391a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800391e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003922:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003926:	e841 2300 	strex	r3, r2, [r1]
 800392a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800392e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1d9      	bne.n	80038ea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800393a:	2b00      	cmp	r3, #0
 800393c:	d013      	beq.n	8003966 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003942:	4a8a      	ldr	r2, [pc, #552]	@ (8003b6c <HAL_UART_IRQHandler+0x410>)
 8003944:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800394a:	4618      	mov	r0, r3
 800394c:	f7fe ffa1 	bl	8002892 <HAL_DMA_Abort_IT>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d016      	beq.n	8003984 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800395a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800395c:	687a      	ldr	r2, [r7, #4]
 800395e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003960:	4610      	mov	r0, r2
 8003962:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003964:	e00e      	b.n	8003984 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f000 f9b6 	bl	8003cd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800396c:	e00a      	b.n	8003984 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f000 f9b2 	bl	8003cd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003974:	e006      	b.n	8003984 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f000 f9ae 	bl	8003cd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003982:	e18d      	b.n	8003ca0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003984:	bf00      	nop
    return;
 8003986:	e18b      	b.n	8003ca0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800398c:	2b01      	cmp	r3, #1
 800398e:	f040 8167 	bne.w	8003c60 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003996:	f003 0310 	and.w	r3, r3, #16
 800399a:	2b00      	cmp	r3, #0
 800399c:	f000 8160 	beq.w	8003c60 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80039a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039a4:	f003 0310 	and.w	r3, r3, #16
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	f000 8159 	beq.w	8003c60 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80039ae:	2300      	movs	r3, #0
 80039b0:	60bb      	str	r3, [r7, #8]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	60bb      	str	r3, [r7, #8]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	60bb      	str	r3, [r7, #8]
 80039c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039ce:	2b40      	cmp	r3, #64	@ 0x40
 80039d0:	f040 80ce 	bne.w	8003b70 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80039e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	f000 80a9 	beq.w	8003b3c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80039ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80039f2:	429a      	cmp	r2, r3
 80039f4:	f080 80a2 	bcs.w	8003b3c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80039fe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a04:	69db      	ldr	r3, [r3, #28]
 8003a06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a0a:	f000 8088 	beq.w	8003b1e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	330c      	adds	r3, #12
 8003a14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a18:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003a1c:	e853 3f00 	ldrex	r3, [r3]
 8003a20:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003a24:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003a28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a2c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	330c      	adds	r3, #12
 8003a36:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003a3a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003a3e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a42:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003a46:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003a4a:	e841 2300 	strex	r3, r2, [r1]
 8003a4e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003a52:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d1d9      	bne.n	8003a0e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	3314      	adds	r3, #20
 8003a60:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a64:	e853 3f00 	ldrex	r3, [r3]
 8003a68:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003a6a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a6c:	f023 0301 	bic.w	r3, r3, #1
 8003a70:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	3314      	adds	r3, #20
 8003a7a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003a7e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003a82:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a84:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003a86:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003a8a:	e841 2300 	strex	r3, r2, [r1]
 8003a8e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003a90:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d1e1      	bne.n	8003a5a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	3314      	adds	r3, #20
 8003a9c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a9e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003aa0:	e853 3f00 	ldrex	r3, [r3]
 8003aa4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003aa6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003aa8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003aac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	3314      	adds	r3, #20
 8003ab6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003aba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003abc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003abe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003ac0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003ac2:	e841 2300 	strex	r3, r2, [r1]
 8003ac6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003ac8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d1e3      	bne.n	8003a96 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2220      	movs	r2, #32
 8003ad2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	330c      	adds	r3, #12
 8003ae2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ae4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ae6:	e853 3f00 	ldrex	r3, [r3]
 8003aea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003aec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003aee:	f023 0310 	bic.w	r3, r3, #16
 8003af2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	330c      	adds	r3, #12
 8003afc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003b00:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003b02:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b04:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003b06:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003b08:	e841 2300 	strex	r3, r2, [r1]
 8003b0c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003b0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d1e3      	bne.n	8003adc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f7fe fe4a 	bl	80027b2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2202      	movs	r2, #2
 8003b22:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	b29b      	uxth	r3, r3
 8003b32:	4619      	mov	r1, r3
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 f8d9 	bl	8003cec <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003b3a:	e0b3      	b.n	8003ca4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003b40:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003b44:	429a      	cmp	r2, r3
 8003b46:	f040 80ad 	bne.w	8003ca4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b4e:	69db      	ldr	r3, [r3, #28]
 8003b50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b54:	f040 80a6 	bne.w	8003ca4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2202      	movs	r2, #2
 8003b5c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003b62:	4619      	mov	r1, r3
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f000 f8c1 	bl	8003cec <HAL_UARTEx_RxEventCallback>
      return;
 8003b6a:	e09b      	b.n	8003ca4 <HAL_UART_IRQHandler+0x548>
 8003b6c:	08003e7d 	.word	0x08003e7d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003b84:	b29b      	uxth	r3, r3
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	f000 808e 	beq.w	8003ca8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003b8c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	f000 8089 	beq.w	8003ca8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	330c      	adds	r3, #12
 8003b9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ba0:	e853 3f00 	ldrex	r3, [r3]
 8003ba4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003ba6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ba8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003bac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	330c      	adds	r3, #12
 8003bb6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003bba:	647a      	str	r2, [r7, #68]	@ 0x44
 8003bbc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bbe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003bc0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003bc2:	e841 2300 	strex	r3, r2, [r1]
 8003bc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003bc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d1e3      	bne.n	8003b96 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	3314      	adds	r3, #20
 8003bd4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd8:	e853 3f00 	ldrex	r3, [r3]
 8003bdc:	623b      	str	r3, [r7, #32]
   return(result);
 8003bde:	6a3b      	ldr	r3, [r7, #32]
 8003be0:	f023 0301 	bic.w	r3, r3, #1
 8003be4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	3314      	adds	r3, #20
 8003bee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003bf2:	633a      	str	r2, [r7, #48]	@ 0x30
 8003bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bf6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003bf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bfa:	e841 2300 	strex	r3, r2, [r1]
 8003bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1e3      	bne.n	8003bce <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2220      	movs	r2, #32
 8003c0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	330c      	adds	r3, #12
 8003c1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	e853 3f00 	ldrex	r3, [r3]
 8003c22:	60fb      	str	r3, [r7, #12]
   return(result);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f023 0310 	bic.w	r3, r3, #16
 8003c2a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	330c      	adds	r3, #12
 8003c34:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003c38:	61fa      	str	r2, [r7, #28]
 8003c3a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c3c:	69b9      	ldr	r1, [r7, #24]
 8003c3e:	69fa      	ldr	r2, [r7, #28]
 8003c40:	e841 2300 	strex	r3, r2, [r1]
 8003c44:	617b      	str	r3, [r7, #20]
   return(result);
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d1e3      	bne.n	8003c14 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2202      	movs	r2, #2
 8003c50:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003c52:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003c56:	4619      	mov	r1, r3
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	f000 f847 	bl	8003cec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003c5e:	e023      	b.n	8003ca8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003c60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d009      	beq.n	8003c80 <HAL_UART_IRQHandler+0x524>
 8003c6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d003      	beq.n	8003c80 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f000 f910 	bl	8003e9e <UART_Transmit_IT>
    return;
 8003c7e:	e014      	b.n	8003caa <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003c80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d00e      	beq.n	8003caa <HAL_UART_IRQHandler+0x54e>
 8003c8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d008      	beq.n	8003caa <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f000 f950 	bl	8003f3e <UART_EndTransmit_IT>
    return;
 8003c9e:	e004      	b.n	8003caa <HAL_UART_IRQHandler+0x54e>
    return;
 8003ca0:	bf00      	nop
 8003ca2:	e002      	b.n	8003caa <HAL_UART_IRQHandler+0x54e>
      return;
 8003ca4:	bf00      	nop
 8003ca6:	e000      	b.n	8003caa <HAL_UART_IRQHandler+0x54e>
      return;
 8003ca8:	bf00      	nop
  }
}
 8003caa:	37e8      	adds	r7, #232	@ 0xe8
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003cb8:	bf00      	nop
 8003cba:	370c      	adds	r7, #12
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr

08003cc4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b083      	sub	sp, #12
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003ccc:	bf00      	nop
 8003cce:	370c      	adds	r7, #12
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr

08003cd8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003ce0:	bf00      	nop
 8003ce2:	370c      	adds	r7, #12
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr

08003cec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	460b      	mov	r3, r1
 8003cf6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003cf8:	bf00      	nop
 8003cfa:	370c      	adds	r7, #12
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr

08003d04 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b086      	sub	sp, #24
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	60f8      	str	r0, [r7, #12]
 8003d0c:	60b9      	str	r1, [r7, #8]
 8003d0e:	603b      	str	r3, [r7, #0]
 8003d10:	4613      	mov	r3, r2
 8003d12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d14:	e03b      	b.n	8003d8e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d16:	6a3b      	ldr	r3, [r7, #32]
 8003d18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d1c:	d037      	beq.n	8003d8e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d1e:	f7fd ffbf 	bl	8001ca0 <HAL_GetTick>
 8003d22:	4602      	mov	r2, r0
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	1ad3      	subs	r3, r2, r3
 8003d28:	6a3a      	ldr	r2, [r7, #32]
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d302      	bcc.n	8003d34 <UART_WaitOnFlagUntilTimeout+0x30>
 8003d2e:	6a3b      	ldr	r3, [r7, #32]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d101      	bne.n	8003d38 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003d34:	2303      	movs	r3, #3
 8003d36:	e03a      	b.n	8003dae <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	f003 0304 	and.w	r3, r3, #4
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d023      	beq.n	8003d8e <UART_WaitOnFlagUntilTimeout+0x8a>
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	2b80      	cmp	r3, #128	@ 0x80
 8003d4a:	d020      	beq.n	8003d8e <UART_WaitOnFlagUntilTimeout+0x8a>
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	2b40      	cmp	r3, #64	@ 0x40
 8003d50:	d01d      	beq.n	8003d8e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0308 	and.w	r3, r3, #8
 8003d5c:	2b08      	cmp	r3, #8
 8003d5e:	d116      	bne.n	8003d8e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003d60:	2300      	movs	r3, #0
 8003d62:	617b      	str	r3, [r7, #20]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	617b      	str	r3, [r7, #20]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	617b      	str	r3, [r7, #20]
 8003d74:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d76:	68f8      	ldr	r0, [r7, #12]
 8003d78:	f000 f81d 	bl	8003db6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2208      	movs	r2, #8
 8003d80:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2200      	movs	r2, #0
 8003d86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e00f      	b.n	8003dae <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	4013      	ands	r3, r2
 8003d98:	68ba      	ldr	r2, [r7, #8]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	bf0c      	ite	eq
 8003d9e:	2301      	moveq	r3, #1
 8003da0:	2300      	movne	r3, #0
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	461a      	mov	r2, r3
 8003da6:	79fb      	ldrb	r3, [r7, #7]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d0b4      	beq.n	8003d16 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003dac:	2300      	movs	r3, #0
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3718      	adds	r7, #24
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}

08003db6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003db6:	b480      	push	{r7}
 8003db8:	b095      	sub	sp, #84	@ 0x54
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	330c      	adds	r3, #12
 8003dc4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dc8:	e853 3f00 	ldrex	r3, [r3]
 8003dcc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003dd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	330c      	adds	r3, #12
 8003ddc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003dde:	643a      	str	r2, [r7, #64]	@ 0x40
 8003de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003de2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003de4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003de6:	e841 2300 	strex	r3, r2, [r1]
 8003dea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003dec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1e5      	bne.n	8003dbe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	3314      	adds	r3, #20
 8003df8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dfa:	6a3b      	ldr	r3, [r7, #32]
 8003dfc:	e853 3f00 	ldrex	r3, [r3]
 8003e00:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	f023 0301 	bic.w	r3, r3, #1
 8003e08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	3314      	adds	r3, #20
 8003e10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e14:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e1a:	e841 2300 	strex	r3, r2, [r1]
 8003e1e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d1e5      	bne.n	8003df2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d119      	bne.n	8003e62 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	330c      	adds	r3, #12
 8003e34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	e853 3f00 	ldrex	r3, [r3]
 8003e3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	f023 0310 	bic.w	r3, r3, #16
 8003e44:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	330c      	adds	r3, #12
 8003e4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e4e:	61ba      	str	r2, [r7, #24]
 8003e50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e52:	6979      	ldr	r1, [r7, #20]
 8003e54:	69ba      	ldr	r2, [r7, #24]
 8003e56:	e841 2300 	strex	r3, r2, [r1]
 8003e5a:	613b      	str	r3, [r7, #16]
   return(result);
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d1e5      	bne.n	8003e2e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2220      	movs	r2, #32
 8003e66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003e70:	bf00      	nop
 8003e72:	3754      	adds	r7, #84	@ 0x54
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr

08003e7c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e88:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003e90:	68f8      	ldr	r0, [r7, #12]
 8003e92:	f7ff ff21 	bl	8003cd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e96:	bf00      	nop
 8003e98:	3710      	adds	r7, #16
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}

08003e9e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003e9e:	b480      	push	{r7}
 8003ea0:	b085      	sub	sp, #20
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	2b21      	cmp	r3, #33	@ 0x21
 8003eb0:	d13e      	bne.n	8003f30 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003eba:	d114      	bne.n	8003ee6 <UART_Transmit_IT+0x48>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	691b      	ldr	r3, [r3, #16]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d110      	bne.n	8003ee6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6a1b      	ldr	r3, [r3, #32]
 8003ec8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	881b      	ldrh	r3, [r3, #0]
 8003ece:	461a      	mov	r2, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ed8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a1b      	ldr	r3, [r3, #32]
 8003ede:	1c9a      	adds	r2, r3, #2
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	621a      	str	r2, [r3, #32]
 8003ee4:	e008      	b.n	8003ef8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a1b      	ldr	r3, [r3, #32]
 8003eea:	1c59      	adds	r1, r3, #1
 8003eec:	687a      	ldr	r2, [r7, #4]
 8003eee:	6211      	str	r1, [r2, #32]
 8003ef0:	781a      	ldrb	r2, [r3, #0]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	3b01      	subs	r3, #1
 8003f00:	b29b      	uxth	r3, r3
 8003f02:	687a      	ldr	r2, [r7, #4]
 8003f04:	4619      	mov	r1, r3
 8003f06:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d10f      	bne.n	8003f2c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	68da      	ldr	r2, [r3, #12]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f1a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	68da      	ldr	r2, [r3, #12]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f2a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	e000      	b.n	8003f32 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003f30:	2302      	movs	r3, #2
  }
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3714      	adds	r7, #20
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr

08003f3e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003f3e:	b580      	push	{r7, lr}
 8003f40:	b082      	sub	sp, #8
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	68da      	ldr	r2, [r3, #12]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f54:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2220      	movs	r2, #32
 8003f5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f7ff fea6 	bl	8003cb0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003f64:	2300      	movs	r3, #0
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3708      	adds	r7, #8
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}

08003f6e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003f6e:	b580      	push	{r7, lr}
 8003f70:	b08c      	sub	sp, #48	@ 0x30
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003f76:	2300      	movs	r3, #0
 8003f78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	2b22      	cmp	r3, #34	@ 0x22
 8003f88:	f040 80aa 	bne.w	80040e0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f94:	d115      	bne.n	8003fc2 <UART_Receive_IT+0x54>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	691b      	ldr	r3, [r3, #16]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d111      	bne.n	8003fc2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fa2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fb0:	b29a      	uxth	r2, r3
 8003fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fba:	1c9a      	adds	r2, r3, #2
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	629a      	str	r2, [r3, #40]	@ 0x28
 8003fc0:	e024      	b.n	800400c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fd0:	d007      	beq.n	8003fe2 <UART_Receive_IT+0x74>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d10a      	bne.n	8003ff0 <UART_Receive_IT+0x82>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d106      	bne.n	8003ff0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	b2da      	uxtb	r2, r3
 8003fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fec:	701a      	strb	r2, [r3, #0]
 8003fee:	e008      	b.n	8004002 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ffc:	b2da      	uxtb	r2, r3
 8003ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004000:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004006:	1c5a      	adds	r2, r3, #1
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004010:	b29b      	uxth	r3, r3
 8004012:	3b01      	subs	r3, #1
 8004014:	b29b      	uxth	r3, r3
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	4619      	mov	r1, r3
 800401a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800401c:	2b00      	cmp	r3, #0
 800401e:	d15d      	bne.n	80040dc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	68da      	ldr	r2, [r3, #12]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f022 0220 	bic.w	r2, r2, #32
 800402e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	68da      	ldr	r2, [r3, #12]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800403e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	695a      	ldr	r2, [r3, #20]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f022 0201 	bic.w	r2, r2, #1
 800404e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2220      	movs	r2, #32
 8004054:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004062:	2b01      	cmp	r3, #1
 8004064:	d135      	bne.n	80040d2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	330c      	adds	r3, #12
 8004072:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	e853 3f00 	ldrex	r3, [r3]
 800407a:	613b      	str	r3, [r7, #16]
   return(result);
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	f023 0310 	bic.w	r3, r3, #16
 8004082:	627b      	str	r3, [r7, #36]	@ 0x24
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	330c      	adds	r3, #12
 800408a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800408c:	623a      	str	r2, [r7, #32]
 800408e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004090:	69f9      	ldr	r1, [r7, #28]
 8004092:	6a3a      	ldr	r2, [r7, #32]
 8004094:	e841 2300 	strex	r3, r2, [r1]
 8004098:	61bb      	str	r3, [r7, #24]
   return(result);
 800409a:	69bb      	ldr	r3, [r7, #24]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d1e5      	bne.n	800406c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0310 	and.w	r3, r3, #16
 80040aa:	2b10      	cmp	r3, #16
 80040ac:	d10a      	bne.n	80040c4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040ae:	2300      	movs	r3, #0
 80040b0:	60fb      	str	r3, [r7, #12]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	60fb      	str	r3, [r7, #12]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	60fb      	str	r3, [r7, #12]
 80040c2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80040c8:	4619      	mov	r1, r3
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f7ff fe0e 	bl	8003cec <HAL_UARTEx_RxEventCallback>
 80040d0:	e002      	b.n	80040d8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f7ff fdf6 	bl	8003cc4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80040d8:	2300      	movs	r3, #0
 80040da:	e002      	b.n	80040e2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80040dc:	2300      	movs	r3, #0
 80040de:	e000      	b.n	80040e2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80040e0:	2302      	movs	r3, #2
  }
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3730      	adds	r7, #48	@ 0x30
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
	...

080040ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040f0:	b0c0      	sub	sp, #256	@ 0x100
 80040f2:	af00      	add	r7, sp, #0
 80040f4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	691b      	ldr	r3, [r3, #16]
 8004100:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004108:	68d9      	ldr	r1, [r3, #12]
 800410a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	ea40 0301 	orr.w	r3, r0, r1
 8004114:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800411a:	689a      	ldr	r2, [r3, #8]
 800411c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	431a      	orrs	r2, r3
 8004124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004128:	695b      	ldr	r3, [r3, #20]
 800412a:	431a      	orrs	r2, r3
 800412c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004130:	69db      	ldr	r3, [r3, #28]
 8004132:	4313      	orrs	r3, r2
 8004134:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004144:	f021 010c 	bic.w	r1, r1, #12
 8004148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004152:	430b      	orrs	r3, r1
 8004154:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004156:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	695b      	ldr	r3, [r3, #20]
 800415e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004166:	6999      	ldr	r1, [r3, #24]
 8004168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	ea40 0301 	orr.w	r3, r0, r1
 8004172:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004178:	681a      	ldr	r2, [r3, #0]
 800417a:	4b8f      	ldr	r3, [pc, #572]	@ (80043b8 <UART_SetConfig+0x2cc>)
 800417c:	429a      	cmp	r2, r3
 800417e:	d005      	beq.n	800418c <UART_SetConfig+0xa0>
 8004180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	4b8d      	ldr	r3, [pc, #564]	@ (80043bc <UART_SetConfig+0x2d0>)
 8004188:	429a      	cmp	r2, r3
 800418a:	d104      	bne.n	8004196 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800418c:	f7ff f9f6 	bl	800357c <HAL_RCC_GetPCLK2Freq>
 8004190:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004194:	e003      	b.n	800419e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004196:	f7ff f9dd 	bl	8003554 <HAL_RCC_GetPCLK1Freq>
 800419a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800419e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041a2:	69db      	ldr	r3, [r3, #28]
 80041a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041a8:	f040 810c 	bne.w	80043c4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80041ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041b0:	2200      	movs	r2, #0
 80041b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80041b6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80041ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80041be:	4622      	mov	r2, r4
 80041c0:	462b      	mov	r3, r5
 80041c2:	1891      	adds	r1, r2, r2
 80041c4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80041c6:	415b      	adcs	r3, r3
 80041c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80041ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80041ce:	4621      	mov	r1, r4
 80041d0:	eb12 0801 	adds.w	r8, r2, r1
 80041d4:	4629      	mov	r1, r5
 80041d6:	eb43 0901 	adc.w	r9, r3, r1
 80041da:	f04f 0200 	mov.w	r2, #0
 80041de:	f04f 0300 	mov.w	r3, #0
 80041e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80041e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80041ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80041ee:	4690      	mov	r8, r2
 80041f0:	4699      	mov	r9, r3
 80041f2:	4623      	mov	r3, r4
 80041f4:	eb18 0303 	adds.w	r3, r8, r3
 80041f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80041fc:	462b      	mov	r3, r5
 80041fe:	eb49 0303 	adc.w	r3, r9, r3
 8004202:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004212:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004216:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800421a:	460b      	mov	r3, r1
 800421c:	18db      	adds	r3, r3, r3
 800421e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004220:	4613      	mov	r3, r2
 8004222:	eb42 0303 	adc.w	r3, r2, r3
 8004226:	657b      	str	r3, [r7, #84]	@ 0x54
 8004228:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800422c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004230:	f7fc f826 	bl	8000280 <__aeabi_uldivmod>
 8004234:	4602      	mov	r2, r0
 8004236:	460b      	mov	r3, r1
 8004238:	4b61      	ldr	r3, [pc, #388]	@ (80043c0 <UART_SetConfig+0x2d4>)
 800423a:	fba3 2302 	umull	r2, r3, r3, r2
 800423e:	095b      	lsrs	r3, r3, #5
 8004240:	011c      	lsls	r4, r3, #4
 8004242:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004246:	2200      	movs	r2, #0
 8004248:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800424c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004250:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004254:	4642      	mov	r2, r8
 8004256:	464b      	mov	r3, r9
 8004258:	1891      	adds	r1, r2, r2
 800425a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800425c:	415b      	adcs	r3, r3
 800425e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004260:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004264:	4641      	mov	r1, r8
 8004266:	eb12 0a01 	adds.w	sl, r2, r1
 800426a:	4649      	mov	r1, r9
 800426c:	eb43 0b01 	adc.w	fp, r3, r1
 8004270:	f04f 0200 	mov.w	r2, #0
 8004274:	f04f 0300 	mov.w	r3, #0
 8004278:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800427c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004280:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004284:	4692      	mov	sl, r2
 8004286:	469b      	mov	fp, r3
 8004288:	4643      	mov	r3, r8
 800428a:	eb1a 0303 	adds.w	r3, sl, r3
 800428e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004292:	464b      	mov	r3, r9
 8004294:	eb4b 0303 	adc.w	r3, fp, r3
 8004298:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800429c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80042a8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80042ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80042b0:	460b      	mov	r3, r1
 80042b2:	18db      	adds	r3, r3, r3
 80042b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80042b6:	4613      	mov	r3, r2
 80042b8:	eb42 0303 	adc.w	r3, r2, r3
 80042bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80042be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80042c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80042c6:	f7fb ffdb 	bl	8000280 <__aeabi_uldivmod>
 80042ca:	4602      	mov	r2, r0
 80042cc:	460b      	mov	r3, r1
 80042ce:	4611      	mov	r1, r2
 80042d0:	4b3b      	ldr	r3, [pc, #236]	@ (80043c0 <UART_SetConfig+0x2d4>)
 80042d2:	fba3 2301 	umull	r2, r3, r3, r1
 80042d6:	095b      	lsrs	r3, r3, #5
 80042d8:	2264      	movs	r2, #100	@ 0x64
 80042da:	fb02 f303 	mul.w	r3, r2, r3
 80042de:	1acb      	subs	r3, r1, r3
 80042e0:	00db      	lsls	r3, r3, #3
 80042e2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80042e6:	4b36      	ldr	r3, [pc, #216]	@ (80043c0 <UART_SetConfig+0x2d4>)
 80042e8:	fba3 2302 	umull	r2, r3, r3, r2
 80042ec:	095b      	lsrs	r3, r3, #5
 80042ee:	005b      	lsls	r3, r3, #1
 80042f0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80042f4:	441c      	add	r4, r3
 80042f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042fa:	2200      	movs	r2, #0
 80042fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004300:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004304:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004308:	4642      	mov	r2, r8
 800430a:	464b      	mov	r3, r9
 800430c:	1891      	adds	r1, r2, r2
 800430e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004310:	415b      	adcs	r3, r3
 8004312:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004314:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004318:	4641      	mov	r1, r8
 800431a:	1851      	adds	r1, r2, r1
 800431c:	6339      	str	r1, [r7, #48]	@ 0x30
 800431e:	4649      	mov	r1, r9
 8004320:	414b      	adcs	r3, r1
 8004322:	637b      	str	r3, [r7, #52]	@ 0x34
 8004324:	f04f 0200 	mov.w	r2, #0
 8004328:	f04f 0300 	mov.w	r3, #0
 800432c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004330:	4659      	mov	r1, fp
 8004332:	00cb      	lsls	r3, r1, #3
 8004334:	4651      	mov	r1, sl
 8004336:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800433a:	4651      	mov	r1, sl
 800433c:	00ca      	lsls	r2, r1, #3
 800433e:	4610      	mov	r0, r2
 8004340:	4619      	mov	r1, r3
 8004342:	4603      	mov	r3, r0
 8004344:	4642      	mov	r2, r8
 8004346:	189b      	adds	r3, r3, r2
 8004348:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800434c:	464b      	mov	r3, r9
 800434e:	460a      	mov	r2, r1
 8004350:	eb42 0303 	adc.w	r3, r2, r3
 8004354:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004364:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004368:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800436c:	460b      	mov	r3, r1
 800436e:	18db      	adds	r3, r3, r3
 8004370:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004372:	4613      	mov	r3, r2
 8004374:	eb42 0303 	adc.w	r3, r2, r3
 8004378:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800437a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800437e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004382:	f7fb ff7d 	bl	8000280 <__aeabi_uldivmod>
 8004386:	4602      	mov	r2, r0
 8004388:	460b      	mov	r3, r1
 800438a:	4b0d      	ldr	r3, [pc, #52]	@ (80043c0 <UART_SetConfig+0x2d4>)
 800438c:	fba3 1302 	umull	r1, r3, r3, r2
 8004390:	095b      	lsrs	r3, r3, #5
 8004392:	2164      	movs	r1, #100	@ 0x64
 8004394:	fb01 f303 	mul.w	r3, r1, r3
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	00db      	lsls	r3, r3, #3
 800439c:	3332      	adds	r3, #50	@ 0x32
 800439e:	4a08      	ldr	r2, [pc, #32]	@ (80043c0 <UART_SetConfig+0x2d4>)
 80043a0:	fba2 2303 	umull	r2, r3, r2, r3
 80043a4:	095b      	lsrs	r3, r3, #5
 80043a6:	f003 0207 	and.w	r2, r3, #7
 80043aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4422      	add	r2, r4
 80043b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80043b4:	e106      	b.n	80045c4 <UART_SetConfig+0x4d8>
 80043b6:	bf00      	nop
 80043b8:	40011000 	.word	0x40011000
 80043bc:	40011400 	.word	0x40011400
 80043c0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80043c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043c8:	2200      	movs	r2, #0
 80043ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80043ce:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80043d2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80043d6:	4642      	mov	r2, r8
 80043d8:	464b      	mov	r3, r9
 80043da:	1891      	adds	r1, r2, r2
 80043dc:	6239      	str	r1, [r7, #32]
 80043de:	415b      	adcs	r3, r3
 80043e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80043e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80043e6:	4641      	mov	r1, r8
 80043e8:	1854      	adds	r4, r2, r1
 80043ea:	4649      	mov	r1, r9
 80043ec:	eb43 0501 	adc.w	r5, r3, r1
 80043f0:	f04f 0200 	mov.w	r2, #0
 80043f4:	f04f 0300 	mov.w	r3, #0
 80043f8:	00eb      	lsls	r3, r5, #3
 80043fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80043fe:	00e2      	lsls	r2, r4, #3
 8004400:	4614      	mov	r4, r2
 8004402:	461d      	mov	r5, r3
 8004404:	4643      	mov	r3, r8
 8004406:	18e3      	adds	r3, r4, r3
 8004408:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800440c:	464b      	mov	r3, r9
 800440e:	eb45 0303 	adc.w	r3, r5, r3
 8004412:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	2200      	movs	r2, #0
 800441e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004422:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004426:	f04f 0200 	mov.w	r2, #0
 800442a:	f04f 0300 	mov.w	r3, #0
 800442e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004432:	4629      	mov	r1, r5
 8004434:	008b      	lsls	r3, r1, #2
 8004436:	4621      	mov	r1, r4
 8004438:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800443c:	4621      	mov	r1, r4
 800443e:	008a      	lsls	r2, r1, #2
 8004440:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004444:	f7fb ff1c 	bl	8000280 <__aeabi_uldivmod>
 8004448:	4602      	mov	r2, r0
 800444a:	460b      	mov	r3, r1
 800444c:	4b60      	ldr	r3, [pc, #384]	@ (80045d0 <UART_SetConfig+0x4e4>)
 800444e:	fba3 2302 	umull	r2, r3, r3, r2
 8004452:	095b      	lsrs	r3, r3, #5
 8004454:	011c      	lsls	r4, r3, #4
 8004456:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800445a:	2200      	movs	r2, #0
 800445c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004460:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004464:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004468:	4642      	mov	r2, r8
 800446a:	464b      	mov	r3, r9
 800446c:	1891      	adds	r1, r2, r2
 800446e:	61b9      	str	r1, [r7, #24]
 8004470:	415b      	adcs	r3, r3
 8004472:	61fb      	str	r3, [r7, #28]
 8004474:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004478:	4641      	mov	r1, r8
 800447a:	1851      	adds	r1, r2, r1
 800447c:	6139      	str	r1, [r7, #16]
 800447e:	4649      	mov	r1, r9
 8004480:	414b      	adcs	r3, r1
 8004482:	617b      	str	r3, [r7, #20]
 8004484:	f04f 0200 	mov.w	r2, #0
 8004488:	f04f 0300 	mov.w	r3, #0
 800448c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004490:	4659      	mov	r1, fp
 8004492:	00cb      	lsls	r3, r1, #3
 8004494:	4651      	mov	r1, sl
 8004496:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800449a:	4651      	mov	r1, sl
 800449c:	00ca      	lsls	r2, r1, #3
 800449e:	4610      	mov	r0, r2
 80044a0:	4619      	mov	r1, r3
 80044a2:	4603      	mov	r3, r0
 80044a4:	4642      	mov	r2, r8
 80044a6:	189b      	adds	r3, r3, r2
 80044a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80044ac:	464b      	mov	r3, r9
 80044ae:	460a      	mov	r2, r1
 80044b0:	eb42 0303 	adc.w	r3, r2, r3
 80044b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80044b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80044c2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80044c4:	f04f 0200 	mov.w	r2, #0
 80044c8:	f04f 0300 	mov.w	r3, #0
 80044cc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80044d0:	4649      	mov	r1, r9
 80044d2:	008b      	lsls	r3, r1, #2
 80044d4:	4641      	mov	r1, r8
 80044d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80044da:	4641      	mov	r1, r8
 80044dc:	008a      	lsls	r2, r1, #2
 80044de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80044e2:	f7fb fecd 	bl	8000280 <__aeabi_uldivmod>
 80044e6:	4602      	mov	r2, r0
 80044e8:	460b      	mov	r3, r1
 80044ea:	4611      	mov	r1, r2
 80044ec:	4b38      	ldr	r3, [pc, #224]	@ (80045d0 <UART_SetConfig+0x4e4>)
 80044ee:	fba3 2301 	umull	r2, r3, r3, r1
 80044f2:	095b      	lsrs	r3, r3, #5
 80044f4:	2264      	movs	r2, #100	@ 0x64
 80044f6:	fb02 f303 	mul.w	r3, r2, r3
 80044fa:	1acb      	subs	r3, r1, r3
 80044fc:	011b      	lsls	r3, r3, #4
 80044fe:	3332      	adds	r3, #50	@ 0x32
 8004500:	4a33      	ldr	r2, [pc, #204]	@ (80045d0 <UART_SetConfig+0x4e4>)
 8004502:	fba2 2303 	umull	r2, r3, r2, r3
 8004506:	095b      	lsrs	r3, r3, #5
 8004508:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800450c:	441c      	add	r4, r3
 800450e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004512:	2200      	movs	r2, #0
 8004514:	673b      	str	r3, [r7, #112]	@ 0x70
 8004516:	677a      	str	r2, [r7, #116]	@ 0x74
 8004518:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800451c:	4642      	mov	r2, r8
 800451e:	464b      	mov	r3, r9
 8004520:	1891      	adds	r1, r2, r2
 8004522:	60b9      	str	r1, [r7, #8]
 8004524:	415b      	adcs	r3, r3
 8004526:	60fb      	str	r3, [r7, #12]
 8004528:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800452c:	4641      	mov	r1, r8
 800452e:	1851      	adds	r1, r2, r1
 8004530:	6039      	str	r1, [r7, #0]
 8004532:	4649      	mov	r1, r9
 8004534:	414b      	adcs	r3, r1
 8004536:	607b      	str	r3, [r7, #4]
 8004538:	f04f 0200 	mov.w	r2, #0
 800453c:	f04f 0300 	mov.w	r3, #0
 8004540:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004544:	4659      	mov	r1, fp
 8004546:	00cb      	lsls	r3, r1, #3
 8004548:	4651      	mov	r1, sl
 800454a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800454e:	4651      	mov	r1, sl
 8004550:	00ca      	lsls	r2, r1, #3
 8004552:	4610      	mov	r0, r2
 8004554:	4619      	mov	r1, r3
 8004556:	4603      	mov	r3, r0
 8004558:	4642      	mov	r2, r8
 800455a:	189b      	adds	r3, r3, r2
 800455c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800455e:	464b      	mov	r3, r9
 8004560:	460a      	mov	r2, r1
 8004562:	eb42 0303 	adc.w	r3, r2, r3
 8004566:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	663b      	str	r3, [r7, #96]	@ 0x60
 8004572:	667a      	str	r2, [r7, #100]	@ 0x64
 8004574:	f04f 0200 	mov.w	r2, #0
 8004578:	f04f 0300 	mov.w	r3, #0
 800457c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004580:	4649      	mov	r1, r9
 8004582:	008b      	lsls	r3, r1, #2
 8004584:	4641      	mov	r1, r8
 8004586:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800458a:	4641      	mov	r1, r8
 800458c:	008a      	lsls	r2, r1, #2
 800458e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004592:	f7fb fe75 	bl	8000280 <__aeabi_uldivmod>
 8004596:	4602      	mov	r2, r0
 8004598:	460b      	mov	r3, r1
 800459a:	4b0d      	ldr	r3, [pc, #52]	@ (80045d0 <UART_SetConfig+0x4e4>)
 800459c:	fba3 1302 	umull	r1, r3, r3, r2
 80045a0:	095b      	lsrs	r3, r3, #5
 80045a2:	2164      	movs	r1, #100	@ 0x64
 80045a4:	fb01 f303 	mul.w	r3, r1, r3
 80045a8:	1ad3      	subs	r3, r2, r3
 80045aa:	011b      	lsls	r3, r3, #4
 80045ac:	3332      	adds	r3, #50	@ 0x32
 80045ae:	4a08      	ldr	r2, [pc, #32]	@ (80045d0 <UART_SetConfig+0x4e4>)
 80045b0:	fba2 2303 	umull	r2, r3, r2, r3
 80045b4:	095b      	lsrs	r3, r3, #5
 80045b6:	f003 020f 	and.w	r2, r3, #15
 80045ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4422      	add	r2, r4
 80045c2:	609a      	str	r2, [r3, #8]
}
 80045c4:	bf00      	nop
 80045c6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80045ca:	46bd      	mov	sp, r7
 80045cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045d0:	51eb851f 	.word	0x51eb851f

080045d4 <std>:
 80045d4:	2300      	movs	r3, #0
 80045d6:	b510      	push	{r4, lr}
 80045d8:	4604      	mov	r4, r0
 80045da:	e9c0 3300 	strd	r3, r3, [r0]
 80045de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80045e2:	6083      	str	r3, [r0, #8]
 80045e4:	8181      	strh	r1, [r0, #12]
 80045e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80045e8:	81c2      	strh	r2, [r0, #14]
 80045ea:	6183      	str	r3, [r0, #24]
 80045ec:	4619      	mov	r1, r3
 80045ee:	2208      	movs	r2, #8
 80045f0:	305c      	adds	r0, #92	@ 0x5c
 80045f2:	f000 f9f9 	bl	80049e8 <memset>
 80045f6:	4b0d      	ldr	r3, [pc, #52]	@ (800462c <std+0x58>)
 80045f8:	6263      	str	r3, [r4, #36]	@ 0x24
 80045fa:	4b0d      	ldr	r3, [pc, #52]	@ (8004630 <std+0x5c>)
 80045fc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80045fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004634 <std+0x60>)
 8004600:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004602:	4b0d      	ldr	r3, [pc, #52]	@ (8004638 <std+0x64>)
 8004604:	6323      	str	r3, [r4, #48]	@ 0x30
 8004606:	4b0d      	ldr	r3, [pc, #52]	@ (800463c <std+0x68>)
 8004608:	6224      	str	r4, [r4, #32]
 800460a:	429c      	cmp	r4, r3
 800460c:	d006      	beq.n	800461c <std+0x48>
 800460e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004612:	4294      	cmp	r4, r2
 8004614:	d002      	beq.n	800461c <std+0x48>
 8004616:	33d0      	adds	r3, #208	@ 0xd0
 8004618:	429c      	cmp	r4, r3
 800461a:	d105      	bne.n	8004628 <std+0x54>
 800461c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004620:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004624:	f000 ba58 	b.w	8004ad8 <__retarget_lock_init_recursive>
 8004628:	bd10      	pop	{r4, pc}
 800462a:	bf00      	nop
 800462c:	08004839 	.word	0x08004839
 8004630:	0800485b 	.word	0x0800485b
 8004634:	08004893 	.word	0x08004893
 8004638:	080048b7 	.word	0x080048b7
 800463c:	20000214 	.word	0x20000214

08004640 <stdio_exit_handler>:
 8004640:	4a02      	ldr	r2, [pc, #8]	@ (800464c <stdio_exit_handler+0xc>)
 8004642:	4903      	ldr	r1, [pc, #12]	@ (8004650 <stdio_exit_handler+0x10>)
 8004644:	4803      	ldr	r0, [pc, #12]	@ (8004654 <stdio_exit_handler+0x14>)
 8004646:	f000 b869 	b.w	800471c <_fwalk_sglue>
 800464a:	bf00      	nop
 800464c:	20000060 	.word	0x20000060
 8004650:	08005375 	.word	0x08005375
 8004654:	20000070 	.word	0x20000070

08004658 <cleanup_stdio>:
 8004658:	6841      	ldr	r1, [r0, #4]
 800465a:	4b0c      	ldr	r3, [pc, #48]	@ (800468c <cleanup_stdio+0x34>)
 800465c:	4299      	cmp	r1, r3
 800465e:	b510      	push	{r4, lr}
 8004660:	4604      	mov	r4, r0
 8004662:	d001      	beq.n	8004668 <cleanup_stdio+0x10>
 8004664:	f000 fe86 	bl	8005374 <_fflush_r>
 8004668:	68a1      	ldr	r1, [r4, #8]
 800466a:	4b09      	ldr	r3, [pc, #36]	@ (8004690 <cleanup_stdio+0x38>)
 800466c:	4299      	cmp	r1, r3
 800466e:	d002      	beq.n	8004676 <cleanup_stdio+0x1e>
 8004670:	4620      	mov	r0, r4
 8004672:	f000 fe7f 	bl	8005374 <_fflush_r>
 8004676:	68e1      	ldr	r1, [r4, #12]
 8004678:	4b06      	ldr	r3, [pc, #24]	@ (8004694 <cleanup_stdio+0x3c>)
 800467a:	4299      	cmp	r1, r3
 800467c:	d004      	beq.n	8004688 <cleanup_stdio+0x30>
 800467e:	4620      	mov	r0, r4
 8004680:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004684:	f000 be76 	b.w	8005374 <_fflush_r>
 8004688:	bd10      	pop	{r4, pc}
 800468a:	bf00      	nop
 800468c:	20000214 	.word	0x20000214
 8004690:	2000027c 	.word	0x2000027c
 8004694:	200002e4 	.word	0x200002e4

08004698 <global_stdio_init.part.0>:
 8004698:	b510      	push	{r4, lr}
 800469a:	4b0b      	ldr	r3, [pc, #44]	@ (80046c8 <global_stdio_init.part.0+0x30>)
 800469c:	4c0b      	ldr	r4, [pc, #44]	@ (80046cc <global_stdio_init.part.0+0x34>)
 800469e:	4a0c      	ldr	r2, [pc, #48]	@ (80046d0 <global_stdio_init.part.0+0x38>)
 80046a0:	601a      	str	r2, [r3, #0]
 80046a2:	4620      	mov	r0, r4
 80046a4:	2200      	movs	r2, #0
 80046a6:	2104      	movs	r1, #4
 80046a8:	f7ff ff94 	bl	80045d4 <std>
 80046ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80046b0:	2201      	movs	r2, #1
 80046b2:	2109      	movs	r1, #9
 80046b4:	f7ff ff8e 	bl	80045d4 <std>
 80046b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80046bc:	2202      	movs	r2, #2
 80046be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046c2:	2112      	movs	r1, #18
 80046c4:	f7ff bf86 	b.w	80045d4 <std>
 80046c8:	2000034c 	.word	0x2000034c
 80046cc:	20000214 	.word	0x20000214
 80046d0:	08004641 	.word	0x08004641

080046d4 <__sfp_lock_acquire>:
 80046d4:	4801      	ldr	r0, [pc, #4]	@ (80046dc <__sfp_lock_acquire+0x8>)
 80046d6:	f000 ba00 	b.w	8004ada <__retarget_lock_acquire_recursive>
 80046da:	bf00      	nop
 80046dc:	20000355 	.word	0x20000355

080046e0 <__sfp_lock_release>:
 80046e0:	4801      	ldr	r0, [pc, #4]	@ (80046e8 <__sfp_lock_release+0x8>)
 80046e2:	f000 b9fb 	b.w	8004adc <__retarget_lock_release_recursive>
 80046e6:	bf00      	nop
 80046e8:	20000355 	.word	0x20000355

080046ec <__sinit>:
 80046ec:	b510      	push	{r4, lr}
 80046ee:	4604      	mov	r4, r0
 80046f0:	f7ff fff0 	bl	80046d4 <__sfp_lock_acquire>
 80046f4:	6a23      	ldr	r3, [r4, #32]
 80046f6:	b11b      	cbz	r3, 8004700 <__sinit+0x14>
 80046f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046fc:	f7ff bff0 	b.w	80046e0 <__sfp_lock_release>
 8004700:	4b04      	ldr	r3, [pc, #16]	@ (8004714 <__sinit+0x28>)
 8004702:	6223      	str	r3, [r4, #32]
 8004704:	4b04      	ldr	r3, [pc, #16]	@ (8004718 <__sinit+0x2c>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d1f5      	bne.n	80046f8 <__sinit+0xc>
 800470c:	f7ff ffc4 	bl	8004698 <global_stdio_init.part.0>
 8004710:	e7f2      	b.n	80046f8 <__sinit+0xc>
 8004712:	bf00      	nop
 8004714:	08004659 	.word	0x08004659
 8004718:	2000034c 	.word	0x2000034c

0800471c <_fwalk_sglue>:
 800471c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004720:	4607      	mov	r7, r0
 8004722:	4688      	mov	r8, r1
 8004724:	4614      	mov	r4, r2
 8004726:	2600      	movs	r6, #0
 8004728:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800472c:	f1b9 0901 	subs.w	r9, r9, #1
 8004730:	d505      	bpl.n	800473e <_fwalk_sglue+0x22>
 8004732:	6824      	ldr	r4, [r4, #0]
 8004734:	2c00      	cmp	r4, #0
 8004736:	d1f7      	bne.n	8004728 <_fwalk_sglue+0xc>
 8004738:	4630      	mov	r0, r6
 800473a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800473e:	89ab      	ldrh	r3, [r5, #12]
 8004740:	2b01      	cmp	r3, #1
 8004742:	d907      	bls.n	8004754 <_fwalk_sglue+0x38>
 8004744:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004748:	3301      	adds	r3, #1
 800474a:	d003      	beq.n	8004754 <_fwalk_sglue+0x38>
 800474c:	4629      	mov	r1, r5
 800474e:	4638      	mov	r0, r7
 8004750:	47c0      	blx	r8
 8004752:	4306      	orrs	r6, r0
 8004754:	3568      	adds	r5, #104	@ 0x68
 8004756:	e7e9      	b.n	800472c <_fwalk_sglue+0x10>

08004758 <iprintf>:
 8004758:	b40f      	push	{r0, r1, r2, r3}
 800475a:	b507      	push	{r0, r1, r2, lr}
 800475c:	4906      	ldr	r1, [pc, #24]	@ (8004778 <iprintf+0x20>)
 800475e:	ab04      	add	r3, sp, #16
 8004760:	6808      	ldr	r0, [r1, #0]
 8004762:	f853 2b04 	ldr.w	r2, [r3], #4
 8004766:	6881      	ldr	r1, [r0, #8]
 8004768:	9301      	str	r3, [sp, #4]
 800476a:	f000 fadb 	bl	8004d24 <_vfiprintf_r>
 800476e:	b003      	add	sp, #12
 8004770:	f85d eb04 	ldr.w	lr, [sp], #4
 8004774:	b004      	add	sp, #16
 8004776:	4770      	bx	lr
 8004778:	2000006c 	.word	0x2000006c

0800477c <_puts_r>:
 800477c:	6a03      	ldr	r3, [r0, #32]
 800477e:	b570      	push	{r4, r5, r6, lr}
 8004780:	6884      	ldr	r4, [r0, #8]
 8004782:	4605      	mov	r5, r0
 8004784:	460e      	mov	r6, r1
 8004786:	b90b      	cbnz	r3, 800478c <_puts_r+0x10>
 8004788:	f7ff ffb0 	bl	80046ec <__sinit>
 800478c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800478e:	07db      	lsls	r3, r3, #31
 8004790:	d405      	bmi.n	800479e <_puts_r+0x22>
 8004792:	89a3      	ldrh	r3, [r4, #12]
 8004794:	0598      	lsls	r0, r3, #22
 8004796:	d402      	bmi.n	800479e <_puts_r+0x22>
 8004798:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800479a:	f000 f99e 	bl	8004ada <__retarget_lock_acquire_recursive>
 800479e:	89a3      	ldrh	r3, [r4, #12]
 80047a0:	0719      	lsls	r1, r3, #28
 80047a2:	d502      	bpl.n	80047aa <_puts_r+0x2e>
 80047a4:	6923      	ldr	r3, [r4, #16]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d135      	bne.n	8004816 <_puts_r+0x9a>
 80047aa:	4621      	mov	r1, r4
 80047ac:	4628      	mov	r0, r5
 80047ae:	f000 f8c5 	bl	800493c <__swsetup_r>
 80047b2:	b380      	cbz	r0, 8004816 <_puts_r+0x9a>
 80047b4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80047b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80047ba:	07da      	lsls	r2, r3, #31
 80047bc:	d405      	bmi.n	80047ca <_puts_r+0x4e>
 80047be:	89a3      	ldrh	r3, [r4, #12]
 80047c0:	059b      	lsls	r3, r3, #22
 80047c2:	d402      	bmi.n	80047ca <_puts_r+0x4e>
 80047c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80047c6:	f000 f989 	bl	8004adc <__retarget_lock_release_recursive>
 80047ca:	4628      	mov	r0, r5
 80047cc:	bd70      	pop	{r4, r5, r6, pc}
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	da04      	bge.n	80047dc <_puts_r+0x60>
 80047d2:	69a2      	ldr	r2, [r4, #24]
 80047d4:	429a      	cmp	r2, r3
 80047d6:	dc17      	bgt.n	8004808 <_puts_r+0x8c>
 80047d8:	290a      	cmp	r1, #10
 80047da:	d015      	beq.n	8004808 <_puts_r+0x8c>
 80047dc:	6823      	ldr	r3, [r4, #0]
 80047de:	1c5a      	adds	r2, r3, #1
 80047e0:	6022      	str	r2, [r4, #0]
 80047e2:	7019      	strb	r1, [r3, #0]
 80047e4:	68a3      	ldr	r3, [r4, #8]
 80047e6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80047ea:	3b01      	subs	r3, #1
 80047ec:	60a3      	str	r3, [r4, #8]
 80047ee:	2900      	cmp	r1, #0
 80047f0:	d1ed      	bne.n	80047ce <_puts_r+0x52>
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	da11      	bge.n	800481a <_puts_r+0x9e>
 80047f6:	4622      	mov	r2, r4
 80047f8:	210a      	movs	r1, #10
 80047fa:	4628      	mov	r0, r5
 80047fc:	f000 f85f 	bl	80048be <__swbuf_r>
 8004800:	3001      	adds	r0, #1
 8004802:	d0d7      	beq.n	80047b4 <_puts_r+0x38>
 8004804:	250a      	movs	r5, #10
 8004806:	e7d7      	b.n	80047b8 <_puts_r+0x3c>
 8004808:	4622      	mov	r2, r4
 800480a:	4628      	mov	r0, r5
 800480c:	f000 f857 	bl	80048be <__swbuf_r>
 8004810:	3001      	adds	r0, #1
 8004812:	d1e7      	bne.n	80047e4 <_puts_r+0x68>
 8004814:	e7ce      	b.n	80047b4 <_puts_r+0x38>
 8004816:	3e01      	subs	r6, #1
 8004818:	e7e4      	b.n	80047e4 <_puts_r+0x68>
 800481a:	6823      	ldr	r3, [r4, #0]
 800481c:	1c5a      	adds	r2, r3, #1
 800481e:	6022      	str	r2, [r4, #0]
 8004820:	220a      	movs	r2, #10
 8004822:	701a      	strb	r2, [r3, #0]
 8004824:	e7ee      	b.n	8004804 <_puts_r+0x88>
	...

08004828 <puts>:
 8004828:	4b02      	ldr	r3, [pc, #8]	@ (8004834 <puts+0xc>)
 800482a:	4601      	mov	r1, r0
 800482c:	6818      	ldr	r0, [r3, #0]
 800482e:	f7ff bfa5 	b.w	800477c <_puts_r>
 8004832:	bf00      	nop
 8004834:	2000006c 	.word	0x2000006c

08004838 <__sread>:
 8004838:	b510      	push	{r4, lr}
 800483a:	460c      	mov	r4, r1
 800483c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004840:	f000 f8fc 	bl	8004a3c <_read_r>
 8004844:	2800      	cmp	r0, #0
 8004846:	bfab      	itete	ge
 8004848:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800484a:	89a3      	ldrhlt	r3, [r4, #12]
 800484c:	181b      	addge	r3, r3, r0
 800484e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004852:	bfac      	ite	ge
 8004854:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004856:	81a3      	strhlt	r3, [r4, #12]
 8004858:	bd10      	pop	{r4, pc}

0800485a <__swrite>:
 800485a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800485e:	461f      	mov	r7, r3
 8004860:	898b      	ldrh	r3, [r1, #12]
 8004862:	05db      	lsls	r3, r3, #23
 8004864:	4605      	mov	r5, r0
 8004866:	460c      	mov	r4, r1
 8004868:	4616      	mov	r6, r2
 800486a:	d505      	bpl.n	8004878 <__swrite+0x1e>
 800486c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004870:	2302      	movs	r3, #2
 8004872:	2200      	movs	r2, #0
 8004874:	f000 f8d0 	bl	8004a18 <_lseek_r>
 8004878:	89a3      	ldrh	r3, [r4, #12]
 800487a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800487e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004882:	81a3      	strh	r3, [r4, #12]
 8004884:	4632      	mov	r2, r6
 8004886:	463b      	mov	r3, r7
 8004888:	4628      	mov	r0, r5
 800488a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800488e:	f000 b8e7 	b.w	8004a60 <_write_r>

08004892 <__sseek>:
 8004892:	b510      	push	{r4, lr}
 8004894:	460c      	mov	r4, r1
 8004896:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800489a:	f000 f8bd 	bl	8004a18 <_lseek_r>
 800489e:	1c43      	adds	r3, r0, #1
 80048a0:	89a3      	ldrh	r3, [r4, #12]
 80048a2:	bf15      	itete	ne
 80048a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80048a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80048aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80048ae:	81a3      	strheq	r3, [r4, #12]
 80048b0:	bf18      	it	ne
 80048b2:	81a3      	strhne	r3, [r4, #12]
 80048b4:	bd10      	pop	{r4, pc}

080048b6 <__sclose>:
 80048b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048ba:	f000 b89d 	b.w	80049f8 <_close_r>

080048be <__swbuf_r>:
 80048be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048c0:	460e      	mov	r6, r1
 80048c2:	4614      	mov	r4, r2
 80048c4:	4605      	mov	r5, r0
 80048c6:	b118      	cbz	r0, 80048d0 <__swbuf_r+0x12>
 80048c8:	6a03      	ldr	r3, [r0, #32]
 80048ca:	b90b      	cbnz	r3, 80048d0 <__swbuf_r+0x12>
 80048cc:	f7ff ff0e 	bl	80046ec <__sinit>
 80048d0:	69a3      	ldr	r3, [r4, #24]
 80048d2:	60a3      	str	r3, [r4, #8]
 80048d4:	89a3      	ldrh	r3, [r4, #12]
 80048d6:	071a      	lsls	r2, r3, #28
 80048d8:	d501      	bpl.n	80048de <__swbuf_r+0x20>
 80048da:	6923      	ldr	r3, [r4, #16]
 80048dc:	b943      	cbnz	r3, 80048f0 <__swbuf_r+0x32>
 80048de:	4621      	mov	r1, r4
 80048e0:	4628      	mov	r0, r5
 80048e2:	f000 f82b 	bl	800493c <__swsetup_r>
 80048e6:	b118      	cbz	r0, 80048f0 <__swbuf_r+0x32>
 80048e8:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80048ec:	4638      	mov	r0, r7
 80048ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048f0:	6823      	ldr	r3, [r4, #0]
 80048f2:	6922      	ldr	r2, [r4, #16]
 80048f4:	1a98      	subs	r0, r3, r2
 80048f6:	6963      	ldr	r3, [r4, #20]
 80048f8:	b2f6      	uxtb	r6, r6
 80048fa:	4283      	cmp	r3, r0
 80048fc:	4637      	mov	r7, r6
 80048fe:	dc05      	bgt.n	800490c <__swbuf_r+0x4e>
 8004900:	4621      	mov	r1, r4
 8004902:	4628      	mov	r0, r5
 8004904:	f000 fd36 	bl	8005374 <_fflush_r>
 8004908:	2800      	cmp	r0, #0
 800490a:	d1ed      	bne.n	80048e8 <__swbuf_r+0x2a>
 800490c:	68a3      	ldr	r3, [r4, #8]
 800490e:	3b01      	subs	r3, #1
 8004910:	60a3      	str	r3, [r4, #8]
 8004912:	6823      	ldr	r3, [r4, #0]
 8004914:	1c5a      	adds	r2, r3, #1
 8004916:	6022      	str	r2, [r4, #0]
 8004918:	701e      	strb	r6, [r3, #0]
 800491a:	6962      	ldr	r2, [r4, #20]
 800491c:	1c43      	adds	r3, r0, #1
 800491e:	429a      	cmp	r2, r3
 8004920:	d004      	beq.n	800492c <__swbuf_r+0x6e>
 8004922:	89a3      	ldrh	r3, [r4, #12]
 8004924:	07db      	lsls	r3, r3, #31
 8004926:	d5e1      	bpl.n	80048ec <__swbuf_r+0x2e>
 8004928:	2e0a      	cmp	r6, #10
 800492a:	d1df      	bne.n	80048ec <__swbuf_r+0x2e>
 800492c:	4621      	mov	r1, r4
 800492e:	4628      	mov	r0, r5
 8004930:	f000 fd20 	bl	8005374 <_fflush_r>
 8004934:	2800      	cmp	r0, #0
 8004936:	d0d9      	beq.n	80048ec <__swbuf_r+0x2e>
 8004938:	e7d6      	b.n	80048e8 <__swbuf_r+0x2a>
	...

0800493c <__swsetup_r>:
 800493c:	b538      	push	{r3, r4, r5, lr}
 800493e:	4b29      	ldr	r3, [pc, #164]	@ (80049e4 <__swsetup_r+0xa8>)
 8004940:	4605      	mov	r5, r0
 8004942:	6818      	ldr	r0, [r3, #0]
 8004944:	460c      	mov	r4, r1
 8004946:	b118      	cbz	r0, 8004950 <__swsetup_r+0x14>
 8004948:	6a03      	ldr	r3, [r0, #32]
 800494a:	b90b      	cbnz	r3, 8004950 <__swsetup_r+0x14>
 800494c:	f7ff fece 	bl	80046ec <__sinit>
 8004950:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004954:	0719      	lsls	r1, r3, #28
 8004956:	d422      	bmi.n	800499e <__swsetup_r+0x62>
 8004958:	06da      	lsls	r2, r3, #27
 800495a:	d407      	bmi.n	800496c <__swsetup_r+0x30>
 800495c:	2209      	movs	r2, #9
 800495e:	602a      	str	r2, [r5, #0]
 8004960:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004964:	81a3      	strh	r3, [r4, #12]
 8004966:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800496a:	e033      	b.n	80049d4 <__swsetup_r+0x98>
 800496c:	0758      	lsls	r0, r3, #29
 800496e:	d512      	bpl.n	8004996 <__swsetup_r+0x5a>
 8004970:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004972:	b141      	cbz	r1, 8004986 <__swsetup_r+0x4a>
 8004974:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004978:	4299      	cmp	r1, r3
 800497a:	d002      	beq.n	8004982 <__swsetup_r+0x46>
 800497c:	4628      	mov	r0, r5
 800497e:	f000 f8af 	bl	8004ae0 <_free_r>
 8004982:	2300      	movs	r3, #0
 8004984:	6363      	str	r3, [r4, #52]	@ 0x34
 8004986:	89a3      	ldrh	r3, [r4, #12]
 8004988:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800498c:	81a3      	strh	r3, [r4, #12]
 800498e:	2300      	movs	r3, #0
 8004990:	6063      	str	r3, [r4, #4]
 8004992:	6923      	ldr	r3, [r4, #16]
 8004994:	6023      	str	r3, [r4, #0]
 8004996:	89a3      	ldrh	r3, [r4, #12]
 8004998:	f043 0308 	orr.w	r3, r3, #8
 800499c:	81a3      	strh	r3, [r4, #12]
 800499e:	6923      	ldr	r3, [r4, #16]
 80049a0:	b94b      	cbnz	r3, 80049b6 <__swsetup_r+0x7a>
 80049a2:	89a3      	ldrh	r3, [r4, #12]
 80049a4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80049a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049ac:	d003      	beq.n	80049b6 <__swsetup_r+0x7a>
 80049ae:	4621      	mov	r1, r4
 80049b0:	4628      	mov	r0, r5
 80049b2:	f000 fd2d 	bl	8005410 <__smakebuf_r>
 80049b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049ba:	f013 0201 	ands.w	r2, r3, #1
 80049be:	d00a      	beq.n	80049d6 <__swsetup_r+0x9a>
 80049c0:	2200      	movs	r2, #0
 80049c2:	60a2      	str	r2, [r4, #8]
 80049c4:	6962      	ldr	r2, [r4, #20]
 80049c6:	4252      	negs	r2, r2
 80049c8:	61a2      	str	r2, [r4, #24]
 80049ca:	6922      	ldr	r2, [r4, #16]
 80049cc:	b942      	cbnz	r2, 80049e0 <__swsetup_r+0xa4>
 80049ce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80049d2:	d1c5      	bne.n	8004960 <__swsetup_r+0x24>
 80049d4:	bd38      	pop	{r3, r4, r5, pc}
 80049d6:	0799      	lsls	r1, r3, #30
 80049d8:	bf58      	it	pl
 80049da:	6962      	ldrpl	r2, [r4, #20]
 80049dc:	60a2      	str	r2, [r4, #8]
 80049de:	e7f4      	b.n	80049ca <__swsetup_r+0x8e>
 80049e0:	2000      	movs	r0, #0
 80049e2:	e7f7      	b.n	80049d4 <__swsetup_r+0x98>
 80049e4:	2000006c 	.word	0x2000006c

080049e8 <memset>:
 80049e8:	4402      	add	r2, r0
 80049ea:	4603      	mov	r3, r0
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d100      	bne.n	80049f2 <memset+0xa>
 80049f0:	4770      	bx	lr
 80049f2:	f803 1b01 	strb.w	r1, [r3], #1
 80049f6:	e7f9      	b.n	80049ec <memset+0x4>

080049f8 <_close_r>:
 80049f8:	b538      	push	{r3, r4, r5, lr}
 80049fa:	4d06      	ldr	r5, [pc, #24]	@ (8004a14 <_close_r+0x1c>)
 80049fc:	2300      	movs	r3, #0
 80049fe:	4604      	mov	r4, r0
 8004a00:	4608      	mov	r0, r1
 8004a02:	602b      	str	r3, [r5, #0]
 8004a04:	f7fc ff5f 	bl	80018c6 <_close>
 8004a08:	1c43      	adds	r3, r0, #1
 8004a0a:	d102      	bne.n	8004a12 <_close_r+0x1a>
 8004a0c:	682b      	ldr	r3, [r5, #0]
 8004a0e:	b103      	cbz	r3, 8004a12 <_close_r+0x1a>
 8004a10:	6023      	str	r3, [r4, #0]
 8004a12:	bd38      	pop	{r3, r4, r5, pc}
 8004a14:	20000350 	.word	0x20000350

08004a18 <_lseek_r>:
 8004a18:	b538      	push	{r3, r4, r5, lr}
 8004a1a:	4d07      	ldr	r5, [pc, #28]	@ (8004a38 <_lseek_r+0x20>)
 8004a1c:	4604      	mov	r4, r0
 8004a1e:	4608      	mov	r0, r1
 8004a20:	4611      	mov	r1, r2
 8004a22:	2200      	movs	r2, #0
 8004a24:	602a      	str	r2, [r5, #0]
 8004a26:	461a      	mov	r2, r3
 8004a28:	f7fc ff74 	bl	8001914 <_lseek>
 8004a2c:	1c43      	adds	r3, r0, #1
 8004a2e:	d102      	bne.n	8004a36 <_lseek_r+0x1e>
 8004a30:	682b      	ldr	r3, [r5, #0]
 8004a32:	b103      	cbz	r3, 8004a36 <_lseek_r+0x1e>
 8004a34:	6023      	str	r3, [r4, #0]
 8004a36:	bd38      	pop	{r3, r4, r5, pc}
 8004a38:	20000350 	.word	0x20000350

08004a3c <_read_r>:
 8004a3c:	b538      	push	{r3, r4, r5, lr}
 8004a3e:	4d07      	ldr	r5, [pc, #28]	@ (8004a5c <_read_r+0x20>)
 8004a40:	4604      	mov	r4, r0
 8004a42:	4608      	mov	r0, r1
 8004a44:	4611      	mov	r1, r2
 8004a46:	2200      	movs	r2, #0
 8004a48:	602a      	str	r2, [r5, #0]
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	f7fc ff1e 	bl	800188c <_read>
 8004a50:	1c43      	adds	r3, r0, #1
 8004a52:	d102      	bne.n	8004a5a <_read_r+0x1e>
 8004a54:	682b      	ldr	r3, [r5, #0]
 8004a56:	b103      	cbz	r3, 8004a5a <_read_r+0x1e>
 8004a58:	6023      	str	r3, [r4, #0]
 8004a5a:	bd38      	pop	{r3, r4, r5, pc}
 8004a5c:	20000350 	.word	0x20000350

08004a60 <_write_r>:
 8004a60:	b538      	push	{r3, r4, r5, lr}
 8004a62:	4d07      	ldr	r5, [pc, #28]	@ (8004a80 <_write_r+0x20>)
 8004a64:	4604      	mov	r4, r0
 8004a66:	4608      	mov	r0, r1
 8004a68:	4611      	mov	r1, r2
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	602a      	str	r2, [r5, #0]
 8004a6e:	461a      	mov	r2, r3
 8004a70:	f7fc fa16 	bl	8000ea0 <_write>
 8004a74:	1c43      	adds	r3, r0, #1
 8004a76:	d102      	bne.n	8004a7e <_write_r+0x1e>
 8004a78:	682b      	ldr	r3, [r5, #0]
 8004a7a:	b103      	cbz	r3, 8004a7e <_write_r+0x1e>
 8004a7c:	6023      	str	r3, [r4, #0]
 8004a7e:	bd38      	pop	{r3, r4, r5, pc}
 8004a80:	20000350 	.word	0x20000350

08004a84 <__errno>:
 8004a84:	4b01      	ldr	r3, [pc, #4]	@ (8004a8c <__errno+0x8>)
 8004a86:	6818      	ldr	r0, [r3, #0]
 8004a88:	4770      	bx	lr
 8004a8a:	bf00      	nop
 8004a8c:	2000006c 	.word	0x2000006c

08004a90 <__libc_init_array>:
 8004a90:	b570      	push	{r4, r5, r6, lr}
 8004a92:	4d0d      	ldr	r5, [pc, #52]	@ (8004ac8 <__libc_init_array+0x38>)
 8004a94:	4c0d      	ldr	r4, [pc, #52]	@ (8004acc <__libc_init_array+0x3c>)
 8004a96:	1b64      	subs	r4, r4, r5
 8004a98:	10a4      	asrs	r4, r4, #2
 8004a9a:	2600      	movs	r6, #0
 8004a9c:	42a6      	cmp	r6, r4
 8004a9e:	d109      	bne.n	8004ab4 <__libc_init_array+0x24>
 8004aa0:	4d0b      	ldr	r5, [pc, #44]	@ (8004ad0 <__libc_init_array+0x40>)
 8004aa2:	4c0c      	ldr	r4, [pc, #48]	@ (8004ad4 <__libc_init_array+0x44>)
 8004aa4:	f000 fd22 	bl	80054ec <_init>
 8004aa8:	1b64      	subs	r4, r4, r5
 8004aaa:	10a4      	asrs	r4, r4, #2
 8004aac:	2600      	movs	r6, #0
 8004aae:	42a6      	cmp	r6, r4
 8004ab0:	d105      	bne.n	8004abe <__libc_init_array+0x2e>
 8004ab2:	bd70      	pop	{r4, r5, r6, pc}
 8004ab4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ab8:	4798      	blx	r3
 8004aba:	3601      	adds	r6, #1
 8004abc:	e7ee      	b.n	8004a9c <__libc_init_array+0xc>
 8004abe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ac2:	4798      	blx	r3
 8004ac4:	3601      	adds	r6, #1
 8004ac6:	e7f2      	b.n	8004aae <__libc_init_array+0x1e>
 8004ac8:	0800561c 	.word	0x0800561c
 8004acc:	0800561c 	.word	0x0800561c
 8004ad0:	0800561c 	.word	0x0800561c
 8004ad4:	08005620 	.word	0x08005620

08004ad8 <__retarget_lock_init_recursive>:
 8004ad8:	4770      	bx	lr

08004ada <__retarget_lock_acquire_recursive>:
 8004ada:	4770      	bx	lr

08004adc <__retarget_lock_release_recursive>:
 8004adc:	4770      	bx	lr
	...

08004ae0 <_free_r>:
 8004ae0:	b538      	push	{r3, r4, r5, lr}
 8004ae2:	4605      	mov	r5, r0
 8004ae4:	2900      	cmp	r1, #0
 8004ae6:	d041      	beq.n	8004b6c <_free_r+0x8c>
 8004ae8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004aec:	1f0c      	subs	r4, r1, #4
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	bfb8      	it	lt
 8004af2:	18e4      	addlt	r4, r4, r3
 8004af4:	f000 f8e0 	bl	8004cb8 <__malloc_lock>
 8004af8:	4a1d      	ldr	r2, [pc, #116]	@ (8004b70 <_free_r+0x90>)
 8004afa:	6813      	ldr	r3, [r2, #0]
 8004afc:	b933      	cbnz	r3, 8004b0c <_free_r+0x2c>
 8004afe:	6063      	str	r3, [r4, #4]
 8004b00:	6014      	str	r4, [r2, #0]
 8004b02:	4628      	mov	r0, r5
 8004b04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b08:	f000 b8dc 	b.w	8004cc4 <__malloc_unlock>
 8004b0c:	42a3      	cmp	r3, r4
 8004b0e:	d908      	bls.n	8004b22 <_free_r+0x42>
 8004b10:	6820      	ldr	r0, [r4, #0]
 8004b12:	1821      	adds	r1, r4, r0
 8004b14:	428b      	cmp	r3, r1
 8004b16:	bf01      	itttt	eq
 8004b18:	6819      	ldreq	r1, [r3, #0]
 8004b1a:	685b      	ldreq	r3, [r3, #4]
 8004b1c:	1809      	addeq	r1, r1, r0
 8004b1e:	6021      	streq	r1, [r4, #0]
 8004b20:	e7ed      	b.n	8004afe <_free_r+0x1e>
 8004b22:	461a      	mov	r2, r3
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	b10b      	cbz	r3, 8004b2c <_free_r+0x4c>
 8004b28:	42a3      	cmp	r3, r4
 8004b2a:	d9fa      	bls.n	8004b22 <_free_r+0x42>
 8004b2c:	6811      	ldr	r1, [r2, #0]
 8004b2e:	1850      	adds	r0, r2, r1
 8004b30:	42a0      	cmp	r0, r4
 8004b32:	d10b      	bne.n	8004b4c <_free_r+0x6c>
 8004b34:	6820      	ldr	r0, [r4, #0]
 8004b36:	4401      	add	r1, r0
 8004b38:	1850      	adds	r0, r2, r1
 8004b3a:	4283      	cmp	r3, r0
 8004b3c:	6011      	str	r1, [r2, #0]
 8004b3e:	d1e0      	bne.n	8004b02 <_free_r+0x22>
 8004b40:	6818      	ldr	r0, [r3, #0]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	6053      	str	r3, [r2, #4]
 8004b46:	4408      	add	r0, r1
 8004b48:	6010      	str	r0, [r2, #0]
 8004b4a:	e7da      	b.n	8004b02 <_free_r+0x22>
 8004b4c:	d902      	bls.n	8004b54 <_free_r+0x74>
 8004b4e:	230c      	movs	r3, #12
 8004b50:	602b      	str	r3, [r5, #0]
 8004b52:	e7d6      	b.n	8004b02 <_free_r+0x22>
 8004b54:	6820      	ldr	r0, [r4, #0]
 8004b56:	1821      	adds	r1, r4, r0
 8004b58:	428b      	cmp	r3, r1
 8004b5a:	bf04      	itt	eq
 8004b5c:	6819      	ldreq	r1, [r3, #0]
 8004b5e:	685b      	ldreq	r3, [r3, #4]
 8004b60:	6063      	str	r3, [r4, #4]
 8004b62:	bf04      	itt	eq
 8004b64:	1809      	addeq	r1, r1, r0
 8004b66:	6021      	streq	r1, [r4, #0]
 8004b68:	6054      	str	r4, [r2, #4]
 8004b6a:	e7ca      	b.n	8004b02 <_free_r+0x22>
 8004b6c:	bd38      	pop	{r3, r4, r5, pc}
 8004b6e:	bf00      	nop
 8004b70:	2000035c 	.word	0x2000035c

08004b74 <sbrk_aligned>:
 8004b74:	b570      	push	{r4, r5, r6, lr}
 8004b76:	4e0f      	ldr	r6, [pc, #60]	@ (8004bb4 <sbrk_aligned+0x40>)
 8004b78:	460c      	mov	r4, r1
 8004b7a:	6831      	ldr	r1, [r6, #0]
 8004b7c:	4605      	mov	r5, r0
 8004b7e:	b911      	cbnz	r1, 8004b86 <sbrk_aligned+0x12>
 8004b80:	f000 fca4 	bl	80054cc <_sbrk_r>
 8004b84:	6030      	str	r0, [r6, #0]
 8004b86:	4621      	mov	r1, r4
 8004b88:	4628      	mov	r0, r5
 8004b8a:	f000 fc9f 	bl	80054cc <_sbrk_r>
 8004b8e:	1c43      	adds	r3, r0, #1
 8004b90:	d103      	bne.n	8004b9a <sbrk_aligned+0x26>
 8004b92:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004b96:	4620      	mov	r0, r4
 8004b98:	bd70      	pop	{r4, r5, r6, pc}
 8004b9a:	1cc4      	adds	r4, r0, #3
 8004b9c:	f024 0403 	bic.w	r4, r4, #3
 8004ba0:	42a0      	cmp	r0, r4
 8004ba2:	d0f8      	beq.n	8004b96 <sbrk_aligned+0x22>
 8004ba4:	1a21      	subs	r1, r4, r0
 8004ba6:	4628      	mov	r0, r5
 8004ba8:	f000 fc90 	bl	80054cc <_sbrk_r>
 8004bac:	3001      	adds	r0, #1
 8004bae:	d1f2      	bne.n	8004b96 <sbrk_aligned+0x22>
 8004bb0:	e7ef      	b.n	8004b92 <sbrk_aligned+0x1e>
 8004bb2:	bf00      	nop
 8004bb4:	20000358 	.word	0x20000358

08004bb8 <_malloc_r>:
 8004bb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004bbc:	1ccd      	adds	r5, r1, #3
 8004bbe:	f025 0503 	bic.w	r5, r5, #3
 8004bc2:	3508      	adds	r5, #8
 8004bc4:	2d0c      	cmp	r5, #12
 8004bc6:	bf38      	it	cc
 8004bc8:	250c      	movcc	r5, #12
 8004bca:	2d00      	cmp	r5, #0
 8004bcc:	4606      	mov	r6, r0
 8004bce:	db01      	blt.n	8004bd4 <_malloc_r+0x1c>
 8004bd0:	42a9      	cmp	r1, r5
 8004bd2:	d904      	bls.n	8004bde <_malloc_r+0x26>
 8004bd4:	230c      	movs	r3, #12
 8004bd6:	6033      	str	r3, [r6, #0]
 8004bd8:	2000      	movs	r0, #0
 8004bda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004bde:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004cb4 <_malloc_r+0xfc>
 8004be2:	f000 f869 	bl	8004cb8 <__malloc_lock>
 8004be6:	f8d8 3000 	ldr.w	r3, [r8]
 8004bea:	461c      	mov	r4, r3
 8004bec:	bb44      	cbnz	r4, 8004c40 <_malloc_r+0x88>
 8004bee:	4629      	mov	r1, r5
 8004bf0:	4630      	mov	r0, r6
 8004bf2:	f7ff ffbf 	bl	8004b74 <sbrk_aligned>
 8004bf6:	1c43      	adds	r3, r0, #1
 8004bf8:	4604      	mov	r4, r0
 8004bfa:	d158      	bne.n	8004cae <_malloc_r+0xf6>
 8004bfc:	f8d8 4000 	ldr.w	r4, [r8]
 8004c00:	4627      	mov	r7, r4
 8004c02:	2f00      	cmp	r7, #0
 8004c04:	d143      	bne.n	8004c8e <_malloc_r+0xd6>
 8004c06:	2c00      	cmp	r4, #0
 8004c08:	d04b      	beq.n	8004ca2 <_malloc_r+0xea>
 8004c0a:	6823      	ldr	r3, [r4, #0]
 8004c0c:	4639      	mov	r1, r7
 8004c0e:	4630      	mov	r0, r6
 8004c10:	eb04 0903 	add.w	r9, r4, r3
 8004c14:	f000 fc5a 	bl	80054cc <_sbrk_r>
 8004c18:	4581      	cmp	r9, r0
 8004c1a:	d142      	bne.n	8004ca2 <_malloc_r+0xea>
 8004c1c:	6821      	ldr	r1, [r4, #0]
 8004c1e:	1a6d      	subs	r5, r5, r1
 8004c20:	4629      	mov	r1, r5
 8004c22:	4630      	mov	r0, r6
 8004c24:	f7ff ffa6 	bl	8004b74 <sbrk_aligned>
 8004c28:	3001      	adds	r0, #1
 8004c2a:	d03a      	beq.n	8004ca2 <_malloc_r+0xea>
 8004c2c:	6823      	ldr	r3, [r4, #0]
 8004c2e:	442b      	add	r3, r5
 8004c30:	6023      	str	r3, [r4, #0]
 8004c32:	f8d8 3000 	ldr.w	r3, [r8]
 8004c36:	685a      	ldr	r2, [r3, #4]
 8004c38:	bb62      	cbnz	r2, 8004c94 <_malloc_r+0xdc>
 8004c3a:	f8c8 7000 	str.w	r7, [r8]
 8004c3e:	e00f      	b.n	8004c60 <_malloc_r+0xa8>
 8004c40:	6822      	ldr	r2, [r4, #0]
 8004c42:	1b52      	subs	r2, r2, r5
 8004c44:	d420      	bmi.n	8004c88 <_malloc_r+0xd0>
 8004c46:	2a0b      	cmp	r2, #11
 8004c48:	d917      	bls.n	8004c7a <_malloc_r+0xc2>
 8004c4a:	1961      	adds	r1, r4, r5
 8004c4c:	42a3      	cmp	r3, r4
 8004c4e:	6025      	str	r5, [r4, #0]
 8004c50:	bf18      	it	ne
 8004c52:	6059      	strne	r1, [r3, #4]
 8004c54:	6863      	ldr	r3, [r4, #4]
 8004c56:	bf08      	it	eq
 8004c58:	f8c8 1000 	streq.w	r1, [r8]
 8004c5c:	5162      	str	r2, [r4, r5]
 8004c5e:	604b      	str	r3, [r1, #4]
 8004c60:	4630      	mov	r0, r6
 8004c62:	f000 f82f 	bl	8004cc4 <__malloc_unlock>
 8004c66:	f104 000b 	add.w	r0, r4, #11
 8004c6a:	1d23      	adds	r3, r4, #4
 8004c6c:	f020 0007 	bic.w	r0, r0, #7
 8004c70:	1ac2      	subs	r2, r0, r3
 8004c72:	bf1c      	itt	ne
 8004c74:	1a1b      	subne	r3, r3, r0
 8004c76:	50a3      	strne	r3, [r4, r2]
 8004c78:	e7af      	b.n	8004bda <_malloc_r+0x22>
 8004c7a:	6862      	ldr	r2, [r4, #4]
 8004c7c:	42a3      	cmp	r3, r4
 8004c7e:	bf0c      	ite	eq
 8004c80:	f8c8 2000 	streq.w	r2, [r8]
 8004c84:	605a      	strne	r2, [r3, #4]
 8004c86:	e7eb      	b.n	8004c60 <_malloc_r+0xa8>
 8004c88:	4623      	mov	r3, r4
 8004c8a:	6864      	ldr	r4, [r4, #4]
 8004c8c:	e7ae      	b.n	8004bec <_malloc_r+0x34>
 8004c8e:	463c      	mov	r4, r7
 8004c90:	687f      	ldr	r7, [r7, #4]
 8004c92:	e7b6      	b.n	8004c02 <_malloc_r+0x4a>
 8004c94:	461a      	mov	r2, r3
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	42a3      	cmp	r3, r4
 8004c9a:	d1fb      	bne.n	8004c94 <_malloc_r+0xdc>
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	6053      	str	r3, [r2, #4]
 8004ca0:	e7de      	b.n	8004c60 <_malloc_r+0xa8>
 8004ca2:	230c      	movs	r3, #12
 8004ca4:	6033      	str	r3, [r6, #0]
 8004ca6:	4630      	mov	r0, r6
 8004ca8:	f000 f80c 	bl	8004cc4 <__malloc_unlock>
 8004cac:	e794      	b.n	8004bd8 <_malloc_r+0x20>
 8004cae:	6005      	str	r5, [r0, #0]
 8004cb0:	e7d6      	b.n	8004c60 <_malloc_r+0xa8>
 8004cb2:	bf00      	nop
 8004cb4:	2000035c 	.word	0x2000035c

08004cb8 <__malloc_lock>:
 8004cb8:	4801      	ldr	r0, [pc, #4]	@ (8004cc0 <__malloc_lock+0x8>)
 8004cba:	f7ff bf0e 	b.w	8004ada <__retarget_lock_acquire_recursive>
 8004cbe:	bf00      	nop
 8004cc0:	20000354 	.word	0x20000354

08004cc4 <__malloc_unlock>:
 8004cc4:	4801      	ldr	r0, [pc, #4]	@ (8004ccc <__malloc_unlock+0x8>)
 8004cc6:	f7ff bf09 	b.w	8004adc <__retarget_lock_release_recursive>
 8004cca:	bf00      	nop
 8004ccc:	20000354 	.word	0x20000354

08004cd0 <__sfputc_r>:
 8004cd0:	6893      	ldr	r3, [r2, #8]
 8004cd2:	3b01      	subs	r3, #1
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	b410      	push	{r4}
 8004cd8:	6093      	str	r3, [r2, #8]
 8004cda:	da08      	bge.n	8004cee <__sfputc_r+0x1e>
 8004cdc:	6994      	ldr	r4, [r2, #24]
 8004cde:	42a3      	cmp	r3, r4
 8004ce0:	db01      	blt.n	8004ce6 <__sfputc_r+0x16>
 8004ce2:	290a      	cmp	r1, #10
 8004ce4:	d103      	bne.n	8004cee <__sfputc_r+0x1e>
 8004ce6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004cea:	f7ff bde8 	b.w	80048be <__swbuf_r>
 8004cee:	6813      	ldr	r3, [r2, #0]
 8004cf0:	1c58      	adds	r0, r3, #1
 8004cf2:	6010      	str	r0, [r2, #0]
 8004cf4:	7019      	strb	r1, [r3, #0]
 8004cf6:	4608      	mov	r0, r1
 8004cf8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004cfc:	4770      	bx	lr

08004cfe <__sfputs_r>:
 8004cfe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d00:	4606      	mov	r6, r0
 8004d02:	460f      	mov	r7, r1
 8004d04:	4614      	mov	r4, r2
 8004d06:	18d5      	adds	r5, r2, r3
 8004d08:	42ac      	cmp	r4, r5
 8004d0a:	d101      	bne.n	8004d10 <__sfputs_r+0x12>
 8004d0c:	2000      	movs	r0, #0
 8004d0e:	e007      	b.n	8004d20 <__sfputs_r+0x22>
 8004d10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d14:	463a      	mov	r2, r7
 8004d16:	4630      	mov	r0, r6
 8004d18:	f7ff ffda 	bl	8004cd0 <__sfputc_r>
 8004d1c:	1c43      	adds	r3, r0, #1
 8004d1e:	d1f3      	bne.n	8004d08 <__sfputs_r+0xa>
 8004d20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004d24 <_vfiprintf_r>:
 8004d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d28:	460d      	mov	r5, r1
 8004d2a:	b09d      	sub	sp, #116	@ 0x74
 8004d2c:	4614      	mov	r4, r2
 8004d2e:	4698      	mov	r8, r3
 8004d30:	4606      	mov	r6, r0
 8004d32:	b118      	cbz	r0, 8004d3c <_vfiprintf_r+0x18>
 8004d34:	6a03      	ldr	r3, [r0, #32]
 8004d36:	b90b      	cbnz	r3, 8004d3c <_vfiprintf_r+0x18>
 8004d38:	f7ff fcd8 	bl	80046ec <__sinit>
 8004d3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004d3e:	07d9      	lsls	r1, r3, #31
 8004d40:	d405      	bmi.n	8004d4e <_vfiprintf_r+0x2a>
 8004d42:	89ab      	ldrh	r3, [r5, #12]
 8004d44:	059a      	lsls	r2, r3, #22
 8004d46:	d402      	bmi.n	8004d4e <_vfiprintf_r+0x2a>
 8004d48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004d4a:	f7ff fec6 	bl	8004ada <__retarget_lock_acquire_recursive>
 8004d4e:	89ab      	ldrh	r3, [r5, #12]
 8004d50:	071b      	lsls	r3, r3, #28
 8004d52:	d501      	bpl.n	8004d58 <_vfiprintf_r+0x34>
 8004d54:	692b      	ldr	r3, [r5, #16]
 8004d56:	b99b      	cbnz	r3, 8004d80 <_vfiprintf_r+0x5c>
 8004d58:	4629      	mov	r1, r5
 8004d5a:	4630      	mov	r0, r6
 8004d5c:	f7ff fdee 	bl	800493c <__swsetup_r>
 8004d60:	b170      	cbz	r0, 8004d80 <_vfiprintf_r+0x5c>
 8004d62:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004d64:	07dc      	lsls	r4, r3, #31
 8004d66:	d504      	bpl.n	8004d72 <_vfiprintf_r+0x4e>
 8004d68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004d6c:	b01d      	add	sp, #116	@ 0x74
 8004d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d72:	89ab      	ldrh	r3, [r5, #12]
 8004d74:	0598      	lsls	r0, r3, #22
 8004d76:	d4f7      	bmi.n	8004d68 <_vfiprintf_r+0x44>
 8004d78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004d7a:	f7ff feaf 	bl	8004adc <__retarget_lock_release_recursive>
 8004d7e:	e7f3      	b.n	8004d68 <_vfiprintf_r+0x44>
 8004d80:	2300      	movs	r3, #0
 8004d82:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d84:	2320      	movs	r3, #32
 8004d86:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004d8a:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d8e:	2330      	movs	r3, #48	@ 0x30
 8004d90:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004f40 <_vfiprintf_r+0x21c>
 8004d94:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004d98:	f04f 0901 	mov.w	r9, #1
 8004d9c:	4623      	mov	r3, r4
 8004d9e:	469a      	mov	sl, r3
 8004da0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004da4:	b10a      	cbz	r2, 8004daa <_vfiprintf_r+0x86>
 8004da6:	2a25      	cmp	r2, #37	@ 0x25
 8004da8:	d1f9      	bne.n	8004d9e <_vfiprintf_r+0x7a>
 8004daa:	ebba 0b04 	subs.w	fp, sl, r4
 8004dae:	d00b      	beq.n	8004dc8 <_vfiprintf_r+0xa4>
 8004db0:	465b      	mov	r3, fp
 8004db2:	4622      	mov	r2, r4
 8004db4:	4629      	mov	r1, r5
 8004db6:	4630      	mov	r0, r6
 8004db8:	f7ff ffa1 	bl	8004cfe <__sfputs_r>
 8004dbc:	3001      	adds	r0, #1
 8004dbe:	f000 80a7 	beq.w	8004f10 <_vfiprintf_r+0x1ec>
 8004dc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004dc4:	445a      	add	r2, fp
 8004dc6:	9209      	str	r2, [sp, #36]	@ 0x24
 8004dc8:	f89a 3000 	ldrb.w	r3, [sl]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	f000 809f 	beq.w	8004f10 <_vfiprintf_r+0x1ec>
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004dd8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004ddc:	f10a 0a01 	add.w	sl, sl, #1
 8004de0:	9304      	str	r3, [sp, #16]
 8004de2:	9307      	str	r3, [sp, #28]
 8004de4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004de8:	931a      	str	r3, [sp, #104]	@ 0x68
 8004dea:	4654      	mov	r4, sl
 8004dec:	2205      	movs	r2, #5
 8004dee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004df2:	4853      	ldr	r0, [pc, #332]	@ (8004f40 <_vfiprintf_r+0x21c>)
 8004df4:	f7fb f9f4 	bl	80001e0 <memchr>
 8004df8:	9a04      	ldr	r2, [sp, #16]
 8004dfa:	b9d8      	cbnz	r0, 8004e34 <_vfiprintf_r+0x110>
 8004dfc:	06d1      	lsls	r1, r2, #27
 8004dfe:	bf44      	itt	mi
 8004e00:	2320      	movmi	r3, #32
 8004e02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e06:	0713      	lsls	r3, r2, #28
 8004e08:	bf44      	itt	mi
 8004e0a:	232b      	movmi	r3, #43	@ 0x2b
 8004e0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e10:	f89a 3000 	ldrb.w	r3, [sl]
 8004e14:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e16:	d015      	beq.n	8004e44 <_vfiprintf_r+0x120>
 8004e18:	9a07      	ldr	r2, [sp, #28]
 8004e1a:	4654      	mov	r4, sl
 8004e1c:	2000      	movs	r0, #0
 8004e1e:	f04f 0c0a 	mov.w	ip, #10
 8004e22:	4621      	mov	r1, r4
 8004e24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e28:	3b30      	subs	r3, #48	@ 0x30
 8004e2a:	2b09      	cmp	r3, #9
 8004e2c:	d94b      	bls.n	8004ec6 <_vfiprintf_r+0x1a2>
 8004e2e:	b1b0      	cbz	r0, 8004e5e <_vfiprintf_r+0x13a>
 8004e30:	9207      	str	r2, [sp, #28]
 8004e32:	e014      	b.n	8004e5e <_vfiprintf_r+0x13a>
 8004e34:	eba0 0308 	sub.w	r3, r0, r8
 8004e38:	fa09 f303 	lsl.w	r3, r9, r3
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	9304      	str	r3, [sp, #16]
 8004e40:	46a2      	mov	sl, r4
 8004e42:	e7d2      	b.n	8004dea <_vfiprintf_r+0xc6>
 8004e44:	9b03      	ldr	r3, [sp, #12]
 8004e46:	1d19      	adds	r1, r3, #4
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	9103      	str	r1, [sp, #12]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	bfbb      	ittet	lt
 8004e50:	425b      	neglt	r3, r3
 8004e52:	f042 0202 	orrlt.w	r2, r2, #2
 8004e56:	9307      	strge	r3, [sp, #28]
 8004e58:	9307      	strlt	r3, [sp, #28]
 8004e5a:	bfb8      	it	lt
 8004e5c:	9204      	strlt	r2, [sp, #16]
 8004e5e:	7823      	ldrb	r3, [r4, #0]
 8004e60:	2b2e      	cmp	r3, #46	@ 0x2e
 8004e62:	d10a      	bne.n	8004e7a <_vfiprintf_r+0x156>
 8004e64:	7863      	ldrb	r3, [r4, #1]
 8004e66:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e68:	d132      	bne.n	8004ed0 <_vfiprintf_r+0x1ac>
 8004e6a:	9b03      	ldr	r3, [sp, #12]
 8004e6c:	1d1a      	adds	r2, r3, #4
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	9203      	str	r2, [sp, #12]
 8004e72:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004e76:	3402      	adds	r4, #2
 8004e78:	9305      	str	r3, [sp, #20]
 8004e7a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004f50 <_vfiprintf_r+0x22c>
 8004e7e:	7821      	ldrb	r1, [r4, #0]
 8004e80:	2203      	movs	r2, #3
 8004e82:	4650      	mov	r0, sl
 8004e84:	f7fb f9ac 	bl	80001e0 <memchr>
 8004e88:	b138      	cbz	r0, 8004e9a <_vfiprintf_r+0x176>
 8004e8a:	9b04      	ldr	r3, [sp, #16]
 8004e8c:	eba0 000a 	sub.w	r0, r0, sl
 8004e90:	2240      	movs	r2, #64	@ 0x40
 8004e92:	4082      	lsls	r2, r0
 8004e94:	4313      	orrs	r3, r2
 8004e96:	3401      	adds	r4, #1
 8004e98:	9304      	str	r3, [sp, #16]
 8004e9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e9e:	4829      	ldr	r0, [pc, #164]	@ (8004f44 <_vfiprintf_r+0x220>)
 8004ea0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004ea4:	2206      	movs	r2, #6
 8004ea6:	f7fb f99b 	bl	80001e0 <memchr>
 8004eaa:	2800      	cmp	r0, #0
 8004eac:	d03f      	beq.n	8004f2e <_vfiprintf_r+0x20a>
 8004eae:	4b26      	ldr	r3, [pc, #152]	@ (8004f48 <_vfiprintf_r+0x224>)
 8004eb0:	bb1b      	cbnz	r3, 8004efa <_vfiprintf_r+0x1d6>
 8004eb2:	9b03      	ldr	r3, [sp, #12]
 8004eb4:	3307      	adds	r3, #7
 8004eb6:	f023 0307 	bic.w	r3, r3, #7
 8004eba:	3308      	adds	r3, #8
 8004ebc:	9303      	str	r3, [sp, #12]
 8004ebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ec0:	443b      	add	r3, r7
 8004ec2:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ec4:	e76a      	b.n	8004d9c <_vfiprintf_r+0x78>
 8004ec6:	fb0c 3202 	mla	r2, ip, r2, r3
 8004eca:	460c      	mov	r4, r1
 8004ecc:	2001      	movs	r0, #1
 8004ece:	e7a8      	b.n	8004e22 <_vfiprintf_r+0xfe>
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	3401      	adds	r4, #1
 8004ed4:	9305      	str	r3, [sp, #20]
 8004ed6:	4619      	mov	r1, r3
 8004ed8:	f04f 0c0a 	mov.w	ip, #10
 8004edc:	4620      	mov	r0, r4
 8004ede:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ee2:	3a30      	subs	r2, #48	@ 0x30
 8004ee4:	2a09      	cmp	r2, #9
 8004ee6:	d903      	bls.n	8004ef0 <_vfiprintf_r+0x1cc>
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d0c6      	beq.n	8004e7a <_vfiprintf_r+0x156>
 8004eec:	9105      	str	r1, [sp, #20]
 8004eee:	e7c4      	b.n	8004e7a <_vfiprintf_r+0x156>
 8004ef0:	fb0c 2101 	mla	r1, ip, r1, r2
 8004ef4:	4604      	mov	r4, r0
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e7f0      	b.n	8004edc <_vfiprintf_r+0x1b8>
 8004efa:	ab03      	add	r3, sp, #12
 8004efc:	9300      	str	r3, [sp, #0]
 8004efe:	462a      	mov	r2, r5
 8004f00:	4b12      	ldr	r3, [pc, #72]	@ (8004f4c <_vfiprintf_r+0x228>)
 8004f02:	a904      	add	r1, sp, #16
 8004f04:	4630      	mov	r0, r6
 8004f06:	f3af 8000 	nop.w
 8004f0a:	4607      	mov	r7, r0
 8004f0c:	1c78      	adds	r0, r7, #1
 8004f0e:	d1d6      	bne.n	8004ebe <_vfiprintf_r+0x19a>
 8004f10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004f12:	07d9      	lsls	r1, r3, #31
 8004f14:	d405      	bmi.n	8004f22 <_vfiprintf_r+0x1fe>
 8004f16:	89ab      	ldrh	r3, [r5, #12]
 8004f18:	059a      	lsls	r2, r3, #22
 8004f1a:	d402      	bmi.n	8004f22 <_vfiprintf_r+0x1fe>
 8004f1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004f1e:	f7ff fddd 	bl	8004adc <__retarget_lock_release_recursive>
 8004f22:	89ab      	ldrh	r3, [r5, #12]
 8004f24:	065b      	lsls	r3, r3, #25
 8004f26:	f53f af1f 	bmi.w	8004d68 <_vfiprintf_r+0x44>
 8004f2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004f2c:	e71e      	b.n	8004d6c <_vfiprintf_r+0x48>
 8004f2e:	ab03      	add	r3, sp, #12
 8004f30:	9300      	str	r3, [sp, #0]
 8004f32:	462a      	mov	r2, r5
 8004f34:	4b05      	ldr	r3, [pc, #20]	@ (8004f4c <_vfiprintf_r+0x228>)
 8004f36:	a904      	add	r1, sp, #16
 8004f38:	4630      	mov	r0, r6
 8004f3a:	f000 f879 	bl	8005030 <_printf_i>
 8004f3e:	e7e4      	b.n	8004f0a <_vfiprintf_r+0x1e6>
 8004f40:	080055e0 	.word	0x080055e0
 8004f44:	080055ea 	.word	0x080055ea
 8004f48:	00000000 	.word	0x00000000
 8004f4c:	08004cff 	.word	0x08004cff
 8004f50:	080055e6 	.word	0x080055e6

08004f54 <_printf_common>:
 8004f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f58:	4616      	mov	r6, r2
 8004f5a:	4698      	mov	r8, r3
 8004f5c:	688a      	ldr	r2, [r1, #8]
 8004f5e:	690b      	ldr	r3, [r1, #16]
 8004f60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004f64:	4293      	cmp	r3, r2
 8004f66:	bfb8      	it	lt
 8004f68:	4613      	movlt	r3, r2
 8004f6a:	6033      	str	r3, [r6, #0]
 8004f6c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004f70:	4607      	mov	r7, r0
 8004f72:	460c      	mov	r4, r1
 8004f74:	b10a      	cbz	r2, 8004f7a <_printf_common+0x26>
 8004f76:	3301      	adds	r3, #1
 8004f78:	6033      	str	r3, [r6, #0]
 8004f7a:	6823      	ldr	r3, [r4, #0]
 8004f7c:	0699      	lsls	r1, r3, #26
 8004f7e:	bf42      	ittt	mi
 8004f80:	6833      	ldrmi	r3, [r6, #0]
 8004f82:	3302      	addmi	r3, #2
 8004f84:	6033      	strmi	r3, [r6, #0]
 8004f86:	6825      	ldr	r5, [r4, #0]
 8004f88:	f015 0506 	ands.w	r5, r5, #6
 8004f8c:	d106      	bne.n	8004f9c <_printf_common+0x48>
 8004f8e:	f104 0a19 	add.w	sl, r4, #25
 8004f92:	68e3      	ldr	r3, [r4, #12]
 8004f94:	6832      	ldr	r2, [r6, #0]
 8004f96:	1a9b      	subs	r3, r3, r2
 8004f98:	42ab      	cmp	r3, r5
 8004f9a:	dc26      	bgt.n	8004fea <_printf_common+0x96>
 8004f9c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004fa0:	6822      	ldr	r2, [r4, #0]
 8004fa2:	3b00      	subs	r3, #0
 8004fa4:	bf18      	it	ne
 8004fa6:	2301      	movne	r3, #1
 8004fa8:	0692      	lsls	r2, r2, #26
 8004faa:	d42b      	bmi.n	8005004 <_printf_common+0xb0>
 8004fac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004fb0:	4641      	mov	r1, r8
 8004fb2:	4638      	mov	r0, r7
 8004fb4:	47c8      	blx	r9
 8004fb6:	3001      	adds	r0, #1
 8004fb8:	d01e      	beq.n	8004ff8 <_printf_common+0xa4>
 8004fba:	6823      	ldr	r3, [r4, #0]
 8004fbc:	6922      	ldr	r2, [r4, #16]
 8004fbe:	f003 0306 	and.w	r3, r3, #6
 8004fc2:	2b04      	cmp	r3, #4
 8004fc4:	bf02      	ittt	eq
 8004fc6:	68e5      	ldreq	r5, [r4, #12]
 8004fc8:	6833      	ldreq	r3, [r6, #0]
 8004fca:	1aed      	subeq	r5, r5, r3
 8004fcc:	68a3      	ldr	r3, [r4, #8]
 8004fce:	bf0c      	ite	eq
 8004fd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004fd4:	2500      	movne	r5, #0
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	bfc4      	itt	gt
 8004fda:	1a9b      	subgt	r3, r3, r2
 8004fdc:	18ed      	addgt	r5, r5, r3
 8004fde:	2600      	movs	r6, #0
 8004fe0:	341a      	adds	r4, #26
 8004fe2:	42b5      	cmp	r5, r6
 8004fe4:	d11a      	bne.n	800501c <_printf_common+0xc8>
 8004fe6:	2000      	movs	r0, #0
 8004fe8:	e008      	b.n	8004ffc <_printf_common+0xa8>
 8004fea:	2301      	movs	r3, #1
 8004fec:	4652      	mov	r2, sl
 8004fee:	4641      	mov	r1, r8
 8004ff0:	4638      	mov	r0, r7
 8004ff2:	47c8      	blx	r9
 8004ff4:	3001      	adds	r0, #1
 8004ff6:	d103      	bne.n	8005000 <_printf_common+0xac>
 8004ff8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004ffc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005000:	3501      	adds	r5, #1
 8005002:	e7c6      	b.n	8004f92 <_printf_common+0x3e>
 8005004:	18e1      	adds	r1, r4, r3
 8005006:	1c5a      	adds	r2, r3, #1
 8005008:	2030      	movs	r0, #48	@ 0x30
 800500a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800500e:	4422      	add	r2, r4
 8005010:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005014:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005018:	3302      	adds	r3, #2
 800501a:	e7c7      	b.n	8004fac <_printf_common+0x58>
 800501c:	2301      	movs	r3, #1
 800501e:	4622      	mov	r2, r4
 8005020:	4641      	mov	r1, r8
 8005022:	4638      	mov	r0, r7
 8005024:	47c8      	blx	r9
 8005026:	3001      	adds	r0, #1
 8005028:	d0e6      	beq.n	8004ff8 <_printf_common+0xa4>
 800502a:	3601      	adds	r6, #1
 800502c:	e7d9      	b.n	8004fe2 <_printf_common+0x8e>
	...

08005030 <_printf_i>:
 8005030:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005034:	7e0f      	ldrb	r7, [r1, #24]
 8005036:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005038:	2f78      	cmp	r7, #120	@ 0x78
 800503a:	4691      	mov	r9, r2
 800503c:	4680      	mov	r8, r0
 800503e:	460c      	mov	r4, r1
 8005040:	469a      	mov	sl, r3
 8005042:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005046:	d807      	bhi.n	8005058 <_printf_i+0x28>
 8005048:	2f62      	cmp	r7, #98	@ 0x62
 800504a:	d80a      	bhi.n	8005062 <_printf_i+0x32>
 800504c:	2f00      	cmp	r7, #0
 800504e:	f000 80d1 	beq.w	80051f4 <_printf_i+0x1c4>
 8005052:	2f58      	cmp	r7, #88	@ 0x58
 8005054:	f000 80b8 	beq.w	80051c8 <_printf_i+0x198>
 8005058:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800505c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005060:	e03a      	b.n	80050d8 <_printf_i+0xa8>
 8005062:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005066:	2b15      	cmp	r3, #21
 8005068:	d8f6      	bhi.n	8005058 <_printf_i+0x28>
 800506a:	a101      	add	r1, pc, #4	@ (adr r1, 8005070 <_printf_i+0x40>)
 800506c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005070:	080050c9 	.word	0x080050c9
 8005074:	080050dd 	.word	0x080050dd
 8005078:	08005059 	.word	0x08005059
 800507c:	08005059 	.word	0x08005059
 8005080:	08005059 	.word	0x08005059
 8005084:	08005059 	.word	0x08005059
 8005088:	080050dd 	.word	0x080050dd
 800508c:	08005059 	.word	0x08005059
 8005090:	08005059 	.word	0x08005059
 8005094:	08005059 	.word	0x08005059
 8005098:	08005059 	.word	0x08005059
 800509c:	080051db 	.word	0x080051db
 80050a0:	08005107 	.word	0x08005107
 80050a4:	08005195 	.word	0x08005195
 80050a8:	08005059 	.word	0x08005059
 80050ac:	08005059 	.word	0x08005059
 80050b0:	080051fd 	.word	0x080051fd
 80050b4:	08005059 	.word	0x08005059
 80050b8:	08005107 	.word	0x08005107
 80050bc:	08005059 	.word	0x08005059
 80050c0:	08005059 	.word	0x08005059
 80050c4:	0800519d 	.word	0x0800519d
 80050c8:	6833      	ldr	r3, [r6, #0]
 80050ca:	1d1a      	adds	r2, r3, #4
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	6032      	str	r2, [r6, #0]
 80050d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80050d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80050d8:	2301      	movs	r3, #1
 80050da:	e09c      	b.n	8005216 <_printf_i+0x1e6>
 80050dc:	6833      	ldr	r3, [r6, #0]
 80050de:	6820      	ldr	r0, [r4, #0]
 80050e0:	1d19      	adds	r1, r3, #4
 80050e2:	6031      	str	r1, [r6, #0]
 80050e4:	0606      	lsls	r6, r0, #24
 80050e6:	d501      	bpl.n	80050ec <_printf_i+0xbc>
 80050e8:	681d      	ldr	r5, [r3, #0]
 80050ea:	e003      	b.n	80050f4 <_printf_i+0xc4>
 80050ec:	0645      	lsls	r5, r0, #25
 80050ee:	d5fb      	bpl.n	80050e8 <_printf_i+0xb8>
 80050f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80050f4:	2d00      	cmp	r5, #0
 80050f6:	da03      	bge.n	8005100 <_printf_i+0xd0>
 80050f8:	232d      	movs	r3, #45	@ 0x2d
 80050fa:	426d      	negs	r5, r5
 80050fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005100:	4858      	ldr	r0, [pc, #352]	@ (8005264 <_printf_i+0x234>)
 8005102:	230a      	movs	r3, #10
 8005104:	e011      	b.n	800512a <_printf_i+0xfa>
 8005106:	6821      	ldr	r1, [r4, #0]
 8005108:	6833      	ldr	r3, [r6, #0]
 800510a:	0608      	lsls	r0, r1, #24
 800510c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005110:	d402      	bmi.n	8005118 <_printf_i+0xe8>
 8005112:	0649      	lsls	r1, r1, #25
 8005114:	bf48      	it	mi
 8005116:	b2ad      	uxthmi	r5, r5
 8005118:	2f6f      	cmp	r7, #111	@ 0x6f
 800511a:	4852      	ldr	r0, [pc, #328]	@ (8005264 <_printf_i+0x234>)
 800511c:	6033      	str	r3, [r6, #0]
 800511e:	bf14      	ite	ne
 8005120:	230a      	movne	r3, #10
 8005122:	2308      	moveq	r3, #8
 8005124:	2100      	movs	r1, #0
 8005126:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800512a:	6866      	ldr	r6, [r4, #4]
 800512c:	60a6      	str	r6, [r4, #8]
 800512e:	2e00      	cmp	r6, #0
 8005130:	db05      	blt.n	800513e <_printf_i+0x10e>
 8005132:	6821      	ldr	r1, [r4, #0]
 8005134:	432e      	orrs	r6, r5
 8005136:	f021 0104 	bic.w	r1, r1, #4
 800513a:	6021      	str	r1, [r4, #0]
 800513c:	d04b      	beq.n	80051d6 <_printf_i+0x1a6>
 800513e:	4616      	mov	r6, r2
 8005140:	fbb5 f1f3 	udiv	r1, r5, r3
 8005144:	fb03 5711 	mls	r7, r3, r1, r5
 8005148:	5dc7      	ldrb	r7, [r0, r7]
 800514a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800514e:	462f      	mov	r7, r5
 8005150:	42bb      	cmp	r3, r7
 8005152:	460d      	mov	r5, r1
 8005154:	d9f4      	bls.n	8005140 <_printf_i+0x110>
 8005156:	2b08      	cmp	r3, #8
 8005158:	d10b      	bne.n	8005172 <_printf_i+0x142>
 800515a:	6823      	ldr	r3, [r4, #0]
 800515c:	07df      	lsls	r7, r3, #31
 800515e:	d508      	bpl.n	8005172 <_printf_i+0x142>
 8005160:	6923      	ldr	r3, [r4, #16]
 8005162:	6861      	ldr	r1, [r4, #4]
 8005164:	4299      	cmp	r1, r3
 8005166:	bfde      	ittt	le
 8005168:	2330      	movle	r3, #48	@ 0x30
 800516a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800516e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005172:	1b92      	subs	r2, r2, r6
 8005174:	6122      	str	r2, [r4, #16]
 8005176:	f8cd a000 	str.w	sl, [sp]
 800517a:	464b      	mov	r3, r9
 800517c:	aa03      	add	r2, sp, #12
 800517e:	4621      	mov	r1, r4
 8005180:	4640      	mov	r0, r8
 8005182:	f7ff fee7 	bl	8004f54 <_printf_common>
 8005186:	3001      	adds	r0, #1
 8005188:	d14a      	bne.n	8005220 <_printf_i+0x1f0>
 800518a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800518e:	b004      	add	sp, #16
 8005190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005194:	6823      	ldr	r3, [r4, #0]
 8005196:	f043 0320 	orr.w	r3, r3, #32
 800519a:	6023      	str	r3, [r4, #0]
 800519c:	4832      	ldr	r0, [pc, #200]	@ (8005268 <_printf_i+0x238>)
 800519e:	2778      	movs	r7, #120	@ 0x78
 80051a0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80051a4:	6823      	ldr	r3, [r4, #0]
 80051a6:	6831      	ldr	r1, [r6, #0]
 80051a8:	061f      	lsls	r7, r3, #24
 80051aa:	f851 5b04 	ldr.w	r5, [r1], #4
 80051ae:	d402      	bmi.n	80051b6 <_printf_i+0x186>
 80051b0:	065f      	lsls	r7, r3, #25
 80051b2:	bf48      	it	mi
 80051b4:	b2ad      	uxthmi	r5, r5
 80051b6:	6031      	str	r1, [r6, #0]
 80051b8:	07d9      	lsls	r1, r3, #31
 80051ba:	bf44      	itt	mi
 80051bc:	f043 0320 	orrmi.w	r3, r3, #32
 80051c0:	6023      	strmi	r3, [r4, #0]
 80051c2:	b11d      	cbz	r5, 80051cc <_printf_i+0x19c>
 80051c4:	2310      	movs	r3, #16
 80051c6:	e7ad      	b.n	8005124 <_printf_i+0xf4>
 80051c8:	4826      	ldr	r0, [pc, #152]	@ (8005264 <_printf_i+0x234>)
 80051ca:	e7e9      	b.n	80051a0 <_printf_i+0x170>
 80051cc:	6823      	ldr	r3, [r4, #0]
 80051ce:	f023 0320 	bic.w	r3, r3, #32
 80051d2:	6023      	str	r3, [r4, #0]
 80051d4:	e7f6      	b.n	80051c4 <_printf_i+0x194>
 80051d6:	4616      	mov	r6, r2
 80051d8:	e7bd      	b.n	8005156 <_printf_i+0x126>
 80051da:	6833      	ldr	r3, [r6, #0]
 80051dc:	6825      	ldr	r5, [r4, #0]
 80051de:	6961      	ldr	r1, [r4, #20]
 80051e0:	1d18      	adds	r0, r3, #4
 80051e2:	6030      	str	r0, [r6, #0]
 80051e4:	062e      	lsls	r6, r5, #24
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	d501      	bpl.n	80051ee <_printf_i+0x1be>
 80051ea:	6019      	str	r1, [r3, #0]
 80051ec:	e002      	b.n	80051f4 <_printf_i+0x1c4>
 80051ee:	0668      	lsls	r0, r5, #25
 80051f0:	d5fb      	bpl.n	80051ea <_printf_i+0x1ba>
 80051f2:	8019      	strh	r1, [r3, #0]
 80051f4:	2300      	movs	r3, #0
 80051f6:	6123      	str	r3, [r4, #16]
 80051f8:	4616      	mov	r6, r2
 80051fa:	e7bc      	b.n	8005176 <_printf_i+0x146>
 80051fc:	6833      	ldr	r3, [r6, #0]
 80051fe:	1d1a      	adds	r2, r3, #4
 8005200:	6032      	str	r2, [r6, #0]
 8005202:	681e      	ldr	r6, [r3, #0]
 8005204:	6862      	ldr	r2, [r4, #4]
 8005206:	2100      	movs	r1, #0
 8005208:	4630      	mov	r0, r6
 800520a:	f7fa ffe9 	bl	80001e0 <memchr>
 800520e:	b108      	cbz	r0, 8005214 <_printf_i+0x1e4>
 8005210:	1b80      	subs	r0, r0, r6
 8005212:	6060      	str	r0, [r4, #4]
 8005214:	6863      	ldr	r3, [r4, #4]
 8005216:	6123      	str	r3, [r4, #16]
 8005218:	2300      	movs	r3, #0
 800521a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800521e:	e7aa      	b.n	8005176 <_printf_i+0x146>
 8005220:	6923      	ldr	r3, [r4, #16]
 8005222:	4632      	mov	r2, r6
 8005224:	4649      	mov	r1, r9
 8005226:	4640      	mov	r0, r8
 8005228:	47d0      	blx	sl
 800522a:	3001      	adds	r0, #1
 800522c:	d0ad      	beq.n	800518a <_printf_i+0x15a>
 800522e:	6823      	ldr	r3, [r4, #0]
 8005230:	079b      	lsls	r3, r3, #30
 8005232:	d413      	bmi.n	800525c <_printf_i+0x22c>
 8005234:	68e0      	ldr	r0, [r4, #12]
 8005236:	9b03      	ldr	r3, [sp, #12]
 8005238:	4298      	cmp	r0, r3
 800523a:	bfb8      	it	lt
 800523c:	4618      	movlt	r0, r3
 800523e:	e7a6      	b.n	800518e <_printf_i+0x15e>
 8005240:	2301      	movs	r3, #1
 8005242:	4632      	mov	r2, r6
 8005244:	4649      	mov	r1, r9
 8005246:	4640      	mov	r0, r8
 8005248:	47d0      	blx	sl
 800524a:	3001      	adds	r0, #1
 800524c:	d09d      	beq.n	800518a <_printf_i+0x15a>
 800524e:	3501      	adds	r5, #1
 8005250:	68e3      	ldr	r3, [r4, #12]
 8005252:	9903      	ldr	r1, [sp, #12]
 8005254:	1a5b      	subs	r3, r3, r1
 8005256:	42ab      	cmp	r3, r5
 8005258:	dcf2      	bgt.n	8005240 <_printf_i+0x210>
 800525a:	e7eb      	b.n	8005234 <_printf_i+0x204>
 800525c:	2500      	movs	r5, #0
 800525e:	f104 0619 	add.w	r6, r4, #25
 8005262:	e7f5      	b.n	8005250 <_printf_i+0x220>
 8005264:	080055f1 	.word	0x080055f1
 8005268:	08005602 	.word	0x08005602

0800526c <__sflush_r>:
 800526c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005274:	0716      	lsls	r6, r2, #28
 8005276:	4605      	mov	r5, r0
 8005278:	460c      	mov	r4, r1
 800527a:	d454      	bmi.n	8005326 <__sflush_r+0xba>
 800527c:	684b      	ldr	r3, [r1, #4]
 800527e:	2b00      	cmp	r3, #0
 8005280:	dc02      	bgt.n	8005288 <__sflush_r+0x1c>
 8005282:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005284:	2b00      	cmp	r3, #0
 8005286:	dd48      	ble.n	800531a <__sflush_r+0xae>
 8005288:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800528a:	2e00      	cmp	r6, #0
 800528c:	d045      	beq.n	800531a <__sflush_r+0xae>
 800528e:	2300      	movs	r3, #0
 8005290:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005294:	682f      	ldr	r7, [r5, #0]
 8005296:	6a21      	ldr	r1, [r4, #32]
 8005298:	602b      	str	r3, [r5, #0]
 800529a:	d030      	beq.n	80052fe <__sflush_r+0x92>
 800529c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800529e:	89a3      	ldrh	r3, [r4, #12]
 80052a0:	0759      	lsls	r1, r3, #29
 80052a2:	d505      	bpl.n	80052b0 <__sflush_r+0x44>
 80052a4:	6863      	ldr	r3, [r4, #4]
 80052a6:	1ad2      	subs	r2, r2, r3
 80052a8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80052aa:	b10b      	cbz	r3, 80052b0 <__sflush_r+0x44>
 80052ac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80052ae:	1ad2      	subs	r2, r2, r3
 80052b0:	2300      	movs	r3, #0
 80052b2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80052b4:	6a21      	ldr	r1, [r4, #32]
 80052b6:	4628      	mov	r0, r5
 80052b8:	47b0      	blx	r6
 80052ba:	1c43      	adds	r3, r0, #1
 80052bc:	89a3      	ldrh	r3, [r4, #12]
 80052be:	d106      	bne.n	80052ce <__sflush_r+0x62>
 80052c0:	6829      	ldr	r1, [r5, #0]
 80052c2:	291d      	cmp	r1, #29
 80052c4:	d82b      	bhi.n	800531e <__sflush_r+0xb2>
 80052c6:	4a2a      	ldr	r2, [pc, #168]	@ (8005370 <__sflush_r+0x104>)
 80052c8:	40ca      	lsrs	r2, r1
 80052ca:	07d6      	lsls	r6, r2, #31
 80052cc:	d527      	bpl.n	800531e <__sflush_r+0xb2>
 80052ce:	2200      	movs	r2, #0
 80052d0:	6062      	str	r2, [r4, #4]
 80052d2:	04d9      	lsls	r1, r3, #19
 80052d4:	6922      	ldr	r2, [r4, #16]
 80052d6:	6022      	str	r2, [r4, #0]
 80052d8:	d504      	bpl.n	80052e4 <__sflush_r+0x78>
 80052da:	1c42      	adds	r2, r0, #1
 80052dc:	d101      	bne.n	80052e2 <__sflush_r+0x76>
 80052de:	682b      	ldr	r3, [r5, #0]
 80052e0:	b903      	cbnz	r3, 80052e4 <__sflush_r+0x78>
 80052e2:	6560      	str	r0, [r4, #84]	@ 0x54
 80052e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80052e6:	602f      	str	r7, [r5, #0]
 80052e8:	b1b9      	cbz	r1, 800531a <__sflush_r+0xae>
 80052ea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80052ee:	4299      	cmp	r1, r3
 80052f0:	d002      	beq.n	80052f8 <__sflush_r+0x8c>
 80052f2:	4628      	mov	r0, r5
 80052f4:	f7ff fbf4 	bl	8004ae0 <_free_r>
 80052f8:	2300      	movs	r3, #0
 80052fa:	6363      	str	r3, [r4, #52]	@ 0x34
 80052fc:	e00d      	b.n	800531a <__sflush_r+0xae>
 80052fe:	2301      	movs	r3, #1
 8005300:	4628      	mov	r0, r5
 8005302:	47b0      	blx	r6
 8005304:	4602      	mov	r2, r0
 8005306:	1c50      	adds	r0, r2, #1
 8005308:	d1c9      	bne.n	800529e <__sflush_r+0x32>
 800530a:	682b      	ldr	r3, [r5, #0]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d0c6      	beq.n	800529e <__sflush_r+0x32>
 8005310:	2b1d      	cmp	r3, #29
 8005312:	d001      	beq.n	8005318 <__sflush_r+0xac>
 8005314:	2b16      	cmp	r3, #22
 8005316:	d11e      	bne.n	8005356 <__sflush_r+0xea>
 8005318:	602f      	str	r7, [r5, #0]
 800531a:	2000      	movs	r0, #0
 800531c:	e022      	b.n	8005364 <__sflush_r+0xf8>
 800531e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005322:	b21b      	sxth	r3, r3
 8005324:	e01b      	b.n	800535e <__sflush_r+0xf2>
 8005326:	690f      	ldr	r7, [r1, #16]
 8005328:	2f00      	cmp	r7, #0
 800532a:	d0f6      	beq.n	800531a <__sflush_r+0xae>
 800532c:	0793      	lsls	r3, r2, #30
 800532e:	680e      	ldr	r6, [r1, #0]
 8005330:	bf08      	it	eq
 8005332:	694b      	ldreq	r3, [r1, #20]
 8005334:	600f      	str	r7, [r1, #0]
 8005336:	bf18      	it	ne
 8005338:	2300      	movne	r3, #0
 800533a:	eba6 0807 	sub.w	r8, r6, r7
 800533e:	608b      	str	r3, [r1, #8]
 8005340:	f1b8 0f00 	cmp.w	r8, #0
 8005344:	dde9      	ble.n	800531a <__sflush_r+0xae>
 8005346:	6a21      	ldr	r1, [r4, #32]
 8005348:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800534a:	4643      	mov	r3, r8
 800534c:	463a      	mov	r2, r7
 800534e:	4628      	mov	r0, r5
 8005350:	47b0      	blx	r6
 8005352:	2800      	cmp	r0, #0
 8005354:	dc08      	bgt.n	8005368 <__sflush_r+0xfc>
 8005356:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800535a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800535e:	81a3      	strh	r3, [r4, #12]
 8005360:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005364:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005368:	4407      	add	r7, r0
 800536a:	eba8 0800 	sub.w	r8, r8, r0
 800536e:	e7e7      	b.n	8005340 <__sflush_r+0xd4>
 8005370:	20400001 	.word	0x20400001

08005374 <_fflush_r>:
 8005374:	b538      	push	{r3, r4, r5, lr}
 8005376:	690b      	ldr	r3, [r1, #16]
 8005378:	4605      	mov	r5, r0
 800537a:	460c      	mov	r4, r1
 800537c:	b913      	cbnz	r3, 8005384 <_fflush_r+0x10>
 800537e:	2500      	movs	r5, #0
 8005380:	4628      	mov	r0, r5
 8005382:	bd38      	pop	{r3, r4, r5, pc}
 8005384:	b118      	cbz	r0, 800538e <_fflush_r+0x1a>
 8005386:	6a03      	ldr	r3, [r0, #32]
 8005388:	b90b      	cbnz	r3, 800538e <_fflush_r+0x1a>
 800538a:	f7ff f9af 	bl	80046ec <__sinit>
 800538e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d0f3      	beq.n	800537e <_fflush_r+0xa>
 8005396:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005398:	07d0      	lsls	r0, r2, #31
 800539a:	d404      	bmi.n	80053a6 <_fflush_r+0x32>
 800539c:	0599      	lsls	r1, r3, #22
 800539e:	d402      	bmi.n	80053a6 <_fflush_r+0x32>
 80053a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053a2:	f7ff fb9a 	bl	8004ada <__retarget_lock_acquire_recursive>
 80053a6:	4628      	mov	r0, r5
 80053a8:	4621      	mov	r1, r4
 80053aa:	f7ff ff5f 	bl	800526c <__sflush_r>
 80053ae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80053b0:	07da      	lsls	r2, r3, #31
 80053b2:	4605      	mov	r5, r0
 80053b4:	d4e4      	bmi.n	8005380 <_fflush_r+0xc>
 80053b6:	89a3      	ldrh	r3, [r4, #12]
 80053b8:	059b      	lsls	r3, r3, #22
 80053ba:	d4e1      	bmi.n	8005380 <_fflush_r+0xc>
 80053bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053be:	f7ff fb8d 	bl	8004adc <__retarget_lock_release_recursive>
 80053c2:	e7dd      	b.n	8005380 <_fflush_r+0xc>

080053c4 <__swhatbuf_r>:
 80053c4:	b570      	push	{r4, r5, r6, lr}
 80053c6:	460c      	mov	r4, r1
 80053c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053cc:	2900      	cmp	r1, #0
 80053ce:	b096      	sub	sp, #88	@ 0x58
 80053d0:	4615      	mov	r5, r2
 80053d2:	461e      	mov	r6, r3
 80053d4:	da0d      	bge.n	80053f2 <__swhatbuf_r+0x2e>
 80053d6:	89a3      	ldrh	r3, [r4, #12]
 80053d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80053dc:	f04f 0100 	mov.w	r1, #0
 80053e0:	bf14      	ite	ne
 80053e2:	2340      	movne	r3, #64	@ 0x40
 80053e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80053e8:	2000      	movs	r0, #0
 80053ea:	6031      	str	r1, [r6, #0]
 80053ec:	602b      	str	r3, [r5, #0]
 80053ee:	b016      	add	sp, #88	@ 0x58
 80053f0:	bd70      	pop	{r4, r5, r6, pc}
 80053f2:	466a      	mov	r2, sp
 80053f4:	f000 f848 	bl	8005488 <_fstat_r>
 80053f8:	2800      	cmp	r0, #0
 80053fa:	dbec      	blt.n	80053d6 <__swhatbuf_r+0x12>
 80053fc:	9901      	ldr	r1, [sp, #4]
 80053fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005402:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005406:	4259      	negs	r1, r3
 8005408:	4159      	adcs	r1, r3
 800540a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800540e:	e7eb      	b.n	80053e8 <__swhatbuf_r+0x24>

08005410 <__smakebuf_r>:
 8005410:	898b      	ldrh	r3, [r1, #12]
 8005412:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005414:	079d      	lsls	r5, r3, #30
 8005416:	4606      	mov	r6, r0
 8005418:	460c      	mov	r4, r1
 800541a:	d507      	bpl.n	800542c <__smakebuf_r+0x1c>
 800541c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005420:	6023      	str	r3, [r4, #0]
 8005422:	6123      	str	r3, [r4, #16]
 8005424:	2301      	movs	r3, #1
 8005426:	6163      	str	r3, [r4, #20]
 8005428:	b003      	add	sp, #12
 800542a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800542c:	ab01      	add	r3, sp, #4
 800542e:	466a      	mov	r2, sp
 8005430:	f7ff ffc8 	bl	80053c4 <__swhatbuf_r>
 8005434:	9f00      	ldr	r7, [sp, #0]
 8005436:	4605      	mov	r5, r0
 8005438:	4639      	mov	r1, r7
 800543a:	4630      	mov	r0, r6
 800543c:	f7ff fbbc 	bl	8004bb8 <_malloc_r>
 8005440:	b948      	cbnz	r0, 8005456 <__smakebuf_r+0x46>
 8005442:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005446:	059a      	lsls	r2, r3, #22
 8005448:	d4ee      	bmi.n	8005428 <__smakebuf_r+0x18>
 800544a:	f023 0303 	bic.w	r3, r3, #3
 800544e:	f043 0302 	orr.w	r3, r3, #2
 8005452:	81a3      	strh	r3, [r4, #12]
 8005454:	e7e2      	b.n	800541c <__smakebuf_r+0xc>
 8005456:	89a3      	ldrh	r3, [r4, #12]
 8005458:	6020      	str	r0, [r4, #0]
 800545a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800545e:	81a3      	strh	r3, [r4, #12]
 8005460:	9b01      	ldr	r3, [sp, #4]
 8005462:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005466:	b15b      	cbz	r3, 8005480 <__smakebuf_r+0x70>
 8005468:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800546c:	4630      	mov	r0, r6
 800546e:	f000 f81d 	bl	80054ac <_isatty_r>
 8005472:	b128      	cbz	r0, 8005480 <__smakebuf_r+0x70>
 8005474:	89a3      	ldrh	r3, [r4, #12]
 8005476:	f023 0303 	bic.w	r3, r3, #3
 800547a:	f043 0301 	orr.w	r3, r3, #1
 800547e:	81a3      	strh	r3, [r4, #12]
 8005480:	89a3      	ldrh	r3, [r4, #12]
 8005482:	431d      	orrs	r5, r3
 8005484:	81a5      	strh	r5, [r4, #12]
 8005486:	e7cf      	b.n	8005428 <__smakebuf_r+0x18>

08005488 <_fstat_r>:
 8005488:	b538      	push	{r3, r4, r5, lr}
 800548a:	4d07      	ldr	r5, [pc, #28]	@ (80054a8 <_fstat_r+0x20>)
 800548c:	2300      	movs	r3, #0
 800548e:	4604      	mov	r4, r0
 8005490:	4608      	mov	r0, r1
 8005492:	4611      	mov	r1, r2
 8005494:	602b      	str	r3, [r5, #0]
 8005496:	f7fc fa22 	bl	80018de <_fstat>
 800549a:	1c43      	adds	r3, r0, #1
 800549c:	d102      	bne.n	80054a4 <_fstat_r+0x1c>
 800549e:	682b      	ldr	r3, [r5, #0]
 80054a0:	b103      	cbz	r3, 80054a4 <_fstat_r+0x1c>
 80054a2:	6023      	str	r3, [r4, #0]
 80054a4:	bd38      	pop	{r3, r4, r5, pc}
 80054a6:	bf00      	nop
 80054a8:	20000350 	.word	0x20000350

080054ac <_isatty_r>:
 80054ac:	b538      	push	{r3, r4, r5, lr}
 80054ae:	4d06      	ldr	r5, [pc, #24]	@ (80054c8 <_isatty_r+0x1c>)
 80054b0:	2300      	movs	r3, #0
 80054b2:	4604      	mov	r4, r0
 80054b4:	4608      	mov	r0, r1
 80054b6:	602b      	str	r3, [r5, #0]
 80054b8:	f7fc fa21 	bl	80018fe <_isatty>
 80054bc:	1c43      	adds	r3, r0, #1
 80054be:	d102      	bne.n	80054c6 <_isatty_r+0x1a>
 80054c0:	682b      	ldr	r3, [r5, #0]
 80054c2:	b103      	cbz	r3, 80054c6 <_isatty_r+0x1a>
 80054c4:	6023      	str	r3, [r4, #0]
 80054c6:	bd38      	pop	{r3, r4, r5, pc}
 80054c8:	20000350 	.word	0x20000350

080054cc <_sbrk_r>:
 80054cc:	b538      	push	{r3, r4, r5, lr}
 80054ce:	4d06      	ldr	r5, [pc, #24]	@ (80054e8 <_sbrk_r+0x1c>)
 80054d0:	2300      	movs	r3, #0
 80054d2:	4604      	mov	r4, r0
 80054d4:	4608      	mov	r0, r1
 80054d6:	602b      	str	r3, [r5, #0]
 80054d8:	f7fc fa2a 	bl	8001930 <_sbrk>
 80054dc:	1c43      	adds	r3, r0, #1
 80054de:	d102      	bne.n	80054e6 <_sbrk_r+0x1a>
 80054e0:	682b      	ldr	r3, [r5, #0]
 80054e2:	b103      	cbz	r3, 80054e6 <_sbrk_r+0x1a>
 80054e4:	6023      	str	r3, [r4, #0]
 80054e6:	bd38      	pop	{r3, r4, r5, pc}
 80054e8:	20000350 	.word	0x20000350

080054ec <_init>:
 80054ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054ee:	bf00      	nop
 80054f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054f2:	bc08      	pop	{r3}
 80054f4:	469e      	mov	lr, r3
 80054f6:	4770      	bx	lr

080054f8 <_fini>:
 80054f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054fa:	bf00      	nop
 80054fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054fe:	bc08      	pop	{r3}
 8005500:	469e      	mov	lr, r3
 8005502:	4770      	bx	lr
