# axi_lite_reg_bridge
Simple AXI-Lite to Register File bridge in Verilog
