field_name,width,access,reg_address,description,lsb_bit_position,reset_value,volatile
NFFT_POWER,14,RW,0,Configures ADC to take 2^NFFT_POWER samples,0,0,0
DWA_EN,1,RW,0,1 - enable DWA. 0 - leave DWA off,15,0,0
OSR_POWER,8,RW,1,OSR power - configures ADC to have an oversampling ratio of 2^OSR_POWER,0,0,0
N_SH_TOTAL_CYCLES,16,RW,2,Total number of clock cycles for the sample-and-hold circuit,0,1,0
N_SH_ACTIVE_CYCLES,16,RW,3,"Number of clock cycles that the sample-and-hold circuit will actually be enabled, to allow non-overlapping clocks",0,1,0
N_BOTTOM_PLATE_ACTIVE_CYCLES,16,RW,4,Number of clock cycles that the bottom sampling capacitor plates will be connected to the sample net,0,1,0
N_SAR_CYCLES,16,RW,5,"Number of clock cycles that the SAR logic will take for each segment, both positive and negative phases (so the whole SAR logic will take 8 * N_SAR_CYCLES)",0,1,0
N_INT1_TOTAL_CYCLES,16,RW,6,Total number of clock cycles that the INT1 state will take,0,1,0
N_INT1_ACTIVE_CYCLES,16,RW,7,Total number of clock cycles in which the INT1 state will be active,0,1,0
N_INT2_TOTAL_CYCLES,16,RW,8,Total number of clock cycles that the INT2 state will take,0,1,0
N_INT2_ACTIVE_CYCLES,16,RW,9,Total number of clock cycles in which the INT2 state will be active,0,1,0
START_CONVERSION,1,W1C,10,"When a 1 is written, begins the ADC conversion",0,0,0
MAIN_STATE_RB,3,RO,10,Main state readback,1,0,1
CLKGEN_DRP_DADDR,7,RW,11,Read/Write address for CLKGEN xip,0,0,0
CLKGEN_DRP_DI,16,RW,12,Write data for CLKGEN xip,0,0,0
CLKGEN_DRP_DO,16,RO,13,Stored read data for CLKGEN xip,0,0,0
CLKGEN_DRP_RD_EN,1,W1C,14,"When a 1 is written, reads the data in the CLKGEN IP at the address specified by CLKGEN_DRP_DADDR and stores in the {CLKGEN_DRP_DO1, CLKGEN_DRP_DO0} registers",0,0,0
CLKGEN_DRP_WR_EN,1,W1C,14,"When a 1 is written, writes the data in {DRP_DI1, DRP_DI0} to the address of the CLKGEN xip specified by CLKGEN_DRP_DADDR",1,0,0
