{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port status_0 -pg 1 -y 410 -defaultsOSRD
preplace port DDR -pg 1 -y -310 -defaultsOSRD
preplace port status_1 -pg 1 -y 430 -defaultsOSRD
preplace port Lcl_M_AXIS_MM2S_TVALID_0 -pg 1 -y 140 -defaultsOSRD
preplace port BRAM_PORTA_1 -pg 1 -y 470 -defaultsOSRD
preplace port Lcl_M_AXIS_MM2S_TLAST_0 -pg 1 -y 120 -defaultsOSRD
preplace port useLcl_0 -pg 1 -y 160 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y -20 -defaultsOSRD
preplace port Lcl_M_AXIS_MM2S_TREADY_0 -pg 1 -y 120 -defaultsOSRD
preplace port EnIn -pg 1 -y -180 -defaultsOSRD
preplace port BRAM_PORTA -pg 1 -y 320 -defaultsOSRD
preplace portBus leds_0 -pg 1 -y -230 -defaultsOSRD
preplace portBus Lcl_M_AXIS_MM2S_TDATA_0 -pg 1 -y 100 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 5 -y 300 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -y 410 -defaultsOSRD
preplace inst axi_bram_ctrl_3 -pg 1 -lvl 5 -y 470 -defaultsOSRD
preplace inst partial_led_test_0 -pg 1 -lvl 5 -y -230 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 4 -y 390 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 4 -y 160 -defaultsOSRD
preplace inst aes_0 -pg 1 -lvl 1 -y 390 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -y -40 -defaultsOSRD
preplace inst rst_processing_system7_0_50M -pg 1 -lvl 3 -y 740 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -y 60 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 6 -y 180 -defaultsOSRD -resize 120 60
preplace inst zycap_0 -pg 1 -lvl 3 -y -30 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -y -160 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -y 40 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -y -250 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 5 -y 170 -defaultsOSRD -resize 200 100
preplace netloc processing_system7_0_DDR 1 3 4 1200J -450 NJ -450 NJ -450 2170J
preplace netloc axi_mem_intercon_M01_AXI 1 4 1 1620
preplace netloc Lcl_M_AXIS_MM2S_TVALID_0_1 1 0 3 -330J 100 NJ 100 630J
preplace netloc useLcl_0_1 1 0 3 -340J 40 NJ 40 620J
preplace netloc zycap_0_mm2s_introut 1 1 3 270J 80 NJ 80 1180
preplace netloc rst_processing_system7_0_50M_interconnect_aresetn 1 3 1 1280
preplace netloc axi_mem_intercon_M03_AXI 1 2 3 680 -480 NJ -480 1560
preplace netloc axi_mem_intercon_1_M00_AXI 1 4 1 1620
preplace netloc processing_system7_0_M_AXI_GP0 1 3 1 1240
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 1930
preplace netloc Lcl_M_AXIS_MM2S_TDATA_0_1 1 0 3 -360J -120 NJ -120 610J
preplace netloc axi_mem_intercon_1_M02_AXI 1 2 3 650 -520 NJ -520 1590
preplace netloc axi_smc_M00_AXI 1 2 3 670 -490 NJ -490 1570
preplace netloc zycap_0_M_AXI_MM2S 1 3 1 1230
preplace netloc processing_system7_0_M_AXI_GP1 1 3 1 1240
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 5 1 1920
preplace netloc partial_led_test_0_leds 1 5 2 NJ -230 NJ
preplace netloc Lcl_M_AXIS_MM2S_TLAST_0_1 1 0 3 -350J 70 NJ 70 610J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 2 660 -360 1180
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 5 2 NJ 300 2160J
preplace netloc axi_mem_intercon_1_M01_AXI 1 4 1 1600
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 1640
preplace netloc aes_0_aes_done 1 1 1 260
preplace netloc rst_processing_system7_0_50M_peripheral_aresetn 1 0 5 -290 270 N 270 640 -140 1270 -430 1610
preplace netloc axi_mem_intercon_M02_AXI 1 4 1 1600
preplace netloc axi_dma_0_M_AXI_MM2S 1 3 1 1250
preplace netloc xlconcat_0_dout 1 2 1 590
preplace netloc axi_bram_ctrl_3_BRAM_PORTA 1 5 2 NJ 470 NJ
preplace netloc processing_system7_0_FIXED_IO 1 3 4 1230J -440 NJ -440 NJ -440 2150J
preplace netloc aes_0_M00_AXIS 1 1 2 N 360 620J
preplace netloc axi_dma_0_mm2s_introut 1 1 3 280 90 NJ 90 1180
preplace netloc axi_dma_0_M_AXI_S2MM 1 3 1 1220
preplace netloc aes_0_status_0 1 1 6 N 400 590J 520 1250J 570 1640J 400 NJ 400 2160J
preplace netloc processing_system7_0_FCLK_CLK0 1 0 5 -300 260 N 260 600 -380 1260 -460 1630
preplace netloc axi_dma_0_M_AXIS_MM2S 1 0 4 -310J -470 NJ -470 NJ -470 1190
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 5 1 1930
preplace netloc aes_0_status_1 1 1 6 N 420 580J 530 1200J 580 NJ 580 NJ 580 2160J
preplace netloc zycap_0_Lcl_M_AXIS_MM2S_TREADY 1 3 4 1210J -530 NJ -530 NJ -530 2160J
preplace netloc axi_mem_intercon_1_M03_AXI 1 0 5 -320J -500 NJ -500 NJ -500 NJ -500 1580
preplace netloc axi_bram_ctrl_1_BRAM_PORTB 1 5 1 1920
preplace netloc EnIn_1 1 0 2 N -180 260
levelinfo -pg 1 -380 120 480 950 1420 1780 2040 2190 -top -750 -bot 1540
",
}
{
   da_axi4_cnt: "25",
   da_board_cnt: "1",
   da_bram_cntlr_cnt: "4",
   da_clkrst_cnt: "7",
   da_ps7_cnt: "3",
}
