<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="mem_ss_tg_axi_100/sim/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="mem_ss_tg_axi_100/sim/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_defs.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_sim_master_defs.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_top.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_rw_gen.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_addr_gen.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_lfsr.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_bringup_dcb.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_byteenable_test_stage.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_avl_interface.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_one_hot_addr_gen.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_per_pin_pattern_gen.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_rand_seq_addr_gen.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_seq_addr_gen.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_traffic_gen.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_rw_stage.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_compare_addr_gen.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_status_checker.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_config_error_module.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_lfsr_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_lfsr.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_amm_1x_bridge.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_sim_master.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_targetted_reads_test_stage.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_axi_interface.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_csr_driver.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="mem_ss_tg_axi_100/sim/altera_emif_avl_tg_2_tb.sv"
   type="SYSTEM_VERILOG"
   library="mem_ss_tg_axi_100" />
 <file
   path="sim/mem_ss_tg.v"
   type="VERILOG"
   library="mem_ss_tg"
   hasInlineConfiguration="true" />
 <topLevel name="mem_ss_tg.mem_ss_tg" />
 <deviceFamily name="agilex" />
 <device name="AGFB014R24A2E2V" />
</simPackage>
