 
****************************************
Report : qor
Design : csla_64bit
Version: I-2013.12-SP5-5
Date   : Sat Jun  5 20:18:01 2021
****************************************


  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:              26.00
  Critical Path Length:          3.00
  Critical Path Slack:           0.00
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        149
  Hierarchical Port Count:       1238
  Leaf Cell Count:                789
  Buf/Inv Cell Count:             223
  Buf Cell Count:                   8
  Inv Cell Count:                 215
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       789
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      874.607996
  Noncombinational Area:     0.000000
  Buf/Inv Area:            121.296001
  Total Buffer Area:             6.65
  Total Inverter Area:         114.65
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               874.607996
  Design Area:             874.607996


  Design Rules
  -----------------------------------
  Total Number of Nets:           920
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: EEX060

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                1.92
  Overall Compile Wall Clock Time:     5.84

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
