// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module main_process_main_process_Pipeline_process_loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_stream_TVALID,
        data_stream_TDATA,
        data_stream_TREADY,
        data_stream_TKEEP,
        data_stream_TSTRB,
        data_stream_TLAST,
        i_a11_cast,
        i_a12_cast,
        i_a13_cast,
        shl_i_i16_i609_i_cast,
        i_a21_cast,
        i_a22_cast,
        i_a23_cast,
        shl_i_i16_i326_i_cast,
        i_a31_cast,
        i_a32_cast,
        i_a33_cast,
        sext_ln45,
        zext_ln127,
        zext_ln130,
        i_a11,
        i_a12,
        i_a13,
        last_signal_i,
        last_signal_o,
        last_signal_o_ap_vld,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_q0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_d1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_q0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_d1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_q0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_d1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_q0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_d1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_q0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_d1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_q0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_d1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_q0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_d1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_q0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_d1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_q0,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1,
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_d1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_address1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1,
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   data_stream_TVALID;
input  [63:0] data_stream_TDATA;
output   data_stream_TREADY;
input  [7:0] data_stream_TKEEP;
input  [7:0] data_stream_TSTRB;
input  [0:0] data_stream_TLAST;
input  [15:0] i_a11_cast;
input  [15:0] i_a12_cast;
input  [15:0] i_a13_cast;
input  [32:0] shl_i_i16_i609_i_cast;
input  [15:0] i_a21_cast;
input  [15:0] i_a22_cast;
input  [15:0] i_a23_cast;
input  [32:0] shl_i_i16_i326_i_cast;
input  [15:0] i_a31_cast;
input  [15:0] i_a32_cast;
input  [15:0] i_a33_cast;
input  [32:0] sext_ln45;
input  [11:0] zext_ln127;
input  [11:0] zext_ln130;
input  [15:0] i_a11;
input  [15:0] i_a12;
input  [15:0] i_a13;
input  [0:0] last_signal_i;
output  [0:0] last_signal_o;
output   last_signal_o_ap_vld;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address0;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0;
input  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_q0;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1;
output  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_d1;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address0;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0;
input  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_q0;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1;
output  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_d1;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address0;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0;
input  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_q0;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1;
output  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_d1;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address0;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0;
input  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_q0;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1;
output  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_d1;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address0;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0;
input  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_q0;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1;
output  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_d1;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address0;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0;
input  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_q0;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1;
output  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_d1;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address0;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0;
input  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_q0;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1;
output  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_d1;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address0;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0;
input  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_q0;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1;
output  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_d1;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address0;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0;
input  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_q0;
output  [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1;
output   zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1;
output  [17:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_d1;
output  [13:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_address1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1;
output   main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1;
output  [7:0] main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_d1;

reg ap_idle;
reg data_stream_TREADY;
reg[0:0] last_signal_o;
reg last_signal_o_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
reg   [0:0] last_signal_load_reg_7085;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_subdone;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    data_stream_TDATA_blk_n;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire   [63:0] grp_fu_910_p2;
reg   [63:0] reg_1012;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_11001;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
wire   [8:0] grp_fu_990_p4;
reg   [0:0] last_signal_load_reg_7085_pp0_iter11_reg;
reg   [0:0] tmp_69_reg_8941;
reg   [0:0] icmp_ln37_19_reg_8989;
wire   [34:0] zext_ln130_cast_fu_1022_p1;
reg   [34:0] zext_ln130_cast_reg_6990;
wire   [34:0] zext_ln127_cast_fu_1026_p1;
reg   [34:0] zext_ln127_cast_reg_6997;
wire  signed [34:0] sext_ln45_cast_fu_1030_p1;
reg  signed [34:0] sext_ln45_cast_reg_7004;
wire  signed [33:0] i_a33_cast_cast_fu_1034_p1;
reg  signed [33:0] i_a33_cast_cast_reg_7011;
wire  signed [33:0] i_a32_cast_cast_fu_1038_p1;
reg  signed [33:0] i_a32_cast_cast_reg_7018;
wire  signed [33:0] i_a31_cast_cast_fu_1042_p1;
reg  signed [33:0] i_a31_cast_cast_reg_7024;
wire  signed [34:0] shl_i_i16_i326_i_cast_cast_fu_1046_p1;
reg  signed [34:0] shl_i_i16_i326_i_cast_cast_reg_7031;
wire  signed [33:0] i_a23_cast_cast_fu_1050_p1;
reg  signed [33:0] i_a23_cast_cast_reg_7038;
wire  signed [33:0] i_a22_cast_cast_fu_1054_p1;
reg  signed [33:0] i_a22_cast_cast_reg_7045;
wire  signed [33:0] i_a21_cast_cast_fu_1058_p1;
reg  signed [33:0] i_a21_cast_cast_reg_7051;
wire  signed [34:0] shl_i_i16_i609_i_cast_cast_fu_1062_p1;
reg  signed [34:0] shl_i_i16_i609_i_cast_cast_reg_7058;
wire  signed [33:0] i_a13_cast_cast_fu_1066_p1;
reg  signed [33:0] i_a13_cast_cast_reg_7065;
wire  signed [33:0] i_a12_cast_cast_fu_1070_p1;
reg  signed [33:0] i_a12_cast_cast_reg_7072;
wire  signed [33:0] i_a11_cast_cast_fu_1074_p1;
reg  signed [33:0] i_a11_cast_cast_reg_7078;
reg   [0:0] last_signal_load_reg_7085_pp0_iter1_reg;
reg   [0:0] last_signal_load_reg_7085_pp0_iter2_reg;
reg   [0:0] last_signal_load_reg_7085_pp0_iter3_reg;
reg   [0:0] last_signal_load_reg_7085_pp0_iter4_reg;
reg   [0:0] last_signal_load_reg_7085_pp0_iter5_reg;
reg   [0:0] last_signal_load_reg_7085_pp0_iter6_reg;
reg   [0:0] last_signal_load_reg_7085_pp0_iter7_reg;
reg   [0:0] last_signal_load_reg_7085_pp0_iter8_reg;
reg   [0:0] last_signal_load_reg_7085_pp0_iter9_reg;
reg   [0:0] last_signal_load_reg_7085_pp0_iter10_reg;
reg   [0:0] last_signal_load_reg_7085_pp0_iter12_reg;
wire   [9:0] n1_bits_fu_1082_p1;
reg   [9:0] n1_bits_reg_7089;
wire   [33:0] zext_ln14_fu_1086_p1;
reg   [33:0] zext_ln14_reg_7094;
reg   [33:0] zext_ln14_reg_7094_pp0_iter1_reg;
reg   [33:0] zext_ln14_reg_7094_pp0_iter2_reg;
reg   [33:0] zext_ln14_reg_7094_pp0_iter3_reg;
reg   [33:0] zext_ln14_reg_7094_pp0_iter4_reg;
reg   [33:0] zext_ln14_reg_7094_pp0_iter5_reg;
reg   [33:0] zext_ln14_reg_7094_pp0_iter6_reg;
reg   [33:0] zext_ln14_reg_7094_pp0_iter7_reg;
wire   [33:0] mul_ln14_1_fu_1094_p2;
reg  signed [33:0] mul_ln14_1_reg_7101;
wire   [33:0] zext_ln14_2_fu_1100_p1;
wire   [33:0] mul_ln15_1_fu_1104_p2;
reg  signed [33:0] mul_ln15_1_reg_7113;
wire   [33:0] mul_ln16_1_fu_1110_p2;
reg  signed [33:0] mul_ln16_1_reg_7118;
wire   [9:0] n2_bits_fu_1116_p1;
reg   [9:0] n2_bits_reg_7123;
wire   [33:0] zext_ln14_3_fu_1120_p1;
reg   [33:0] zext_ln14_3_reg_7128;
reg   [33:0] zext_ln14_3_reg_7128_pp0_iter1_reg;
reg   [33:0] zext_ln14_3_reg_7128_pp0_iter2_reg;
reg   [33:0] zext_ln14_3_reg_7128_pp0_iter3_reg;
reg   [33:0] zext_ln14_3_reg_7128_pp0_iter4_reg;
reg   [33:0] zext_ln14_3_reg_7128_pp0_iter5_reg;
reg   [33:0] zext_ln14_3_reg_7128_pp0_iter6_reg;
reg   [33:0] zext_ln14_3_reg_7128_pp0_iter7_reg;
wire   [33:0] mul_ln14_4_fu_1128_p2;
reg  signed [33:0] mul_ln14_4_reg_7135;
wire   [33:0] zext_ln14_5_fu_1133_p1;
wire   [33:0] mul_ln15_4_fu_1137_p2;
reg  signed [33:0] mul_ln15_4_reg_7147;
wire   [33:0] mul_ln16_4_fu_1142_p2;
reg  signed [33:0] mul_ln16_4_reg_7152;
reg    ap_block_pp0_stage2_11001;
wire   [33:0] zext_ln14_6_fu_1171_p1;
reg   [33:0] zext_ln14_6_reg_7177;
reg   [33:0] zext_ln14_6_reg_7177_pp0_iter1_reg;
reg   [33:0] zext_ln14_6_reg_7177_pp0_iter2_reg;
reg   [33:0] zext_ln14_6_reg_7177_pp0_iter3_reg;
reg   [33:0] zext_ln14_6_reg_7177_pp0_iter4_reg;
reg   [33:0] zext_ln14_6_reg_7177_pp0_iter5_reg;
reg   [33:0] zext_ln14_6_reg_7177_pp0_iter6_reg;
reg   [33:0] zext_ln14_6_reg_7177_pp0_iter7_reg;
wire   [33:0] mul_ln14_7_fu_1179_p2;
reg  signed [33:0] mul_ln14_7_reg_7184;
wire   [33:0] zext_ln14_8_fu_1184_p1;
wire   [33:0] mul_ln15_7_fu_1188_p2;
reg  signed [33:0] mul_ln15_7_reg_7196;
wire   [33:0] mul_ln16_7_fu_1193_p2;
reg  signed [33:0] mul_ln16_7_reg_7201;
wire  signed [34:0] grp_fu_6803_p3;
reg  signed [34:0] add_ln14_1_reg_7206;
reg  signed [34:0] add_ln14_1_reg_7206_pp0_iter2_reg;
reg  signed [34:0] add_ln14_1_reg_7206_pp0_iter3_reg;
reg  signed [34:0] add_ln14_1_reg_7206_pp0_iter4_reg;
reg  signed [34:0] add_ln14_1_reg_7206_pp0_iter5_reg;
reg  signed [34:0] add_ln14_1_reg_7206_pp0_iter6_reg;
reg  signed [34:0] add_ln14_1_reg_7206_pp0_iter7_reg;
reg  signed [34:0] add_ln14_1_reg_7206_pp0_iter8_reg;
reg  signed [24:0] trunc_ln1_reg_7211;
reg  signed [24:0] trunc_ln2_reg_7216;
wire  signed [34:0] grp_fu_6845_p3;
reg  signed [34:0] add_ln14_4_reg_7236;
reg  signed [34:0] add_ln14_4_reg_7236_pp0_iter2_reg;
reg  signed [34:0] add_ln14_4_reg_7236_pp0_iter3_reg;
reg  signed [34:0] add_ln14_4_reg_7236_pp0_iter4_reg;
reg  signed [34:0] add_ln14_4_reg_7236_pp0_iter5_reg;
reg  signed [34:0] add_ln14_4_reg_7236_pp0_iter6_reg;
reg  signed [34:0] add_ln14_4_reg_7236_pp0_iter7_reg;
reg  signed [34:0] add_ln14_4_reg_7236_pp0_iter8_reg;
reg  signed [24:0] trunc_ln19_1_reg_7241;
reg  signed [24:0] trunc_ln20_1_reg_7246;
reg   [25:0] rotated_y1_reg_7266;
reg   [25:0] rotated_z1_reg_7271;
reg   [15:0] trunc_ln14_7_reg_7276;
reg   [15:0] trunc_ln14_7_reg_7276_pp0_iter2_reg;
reg   [15:0] trunc_ln14_7_reg_7276_pp0_iter3_reg;
reg   [15:0] trunc_ln14_7_reg_7276_pp0_iter4_reg;
reg   [15:0] trunc_ln14_7_reg_7276_pp0_iter5_reg;
reg   [15:0] trunc_ln14_7_reg_7276_pp0_iter6_reg;
reg   [15:0] trunc_ln14_7_reg_7276_pp0_iter7_reg;
reg   [15:0] trunc_ln14_7_reg_7276_pp0_iter8_reg;
reg   [15:0] trunc_ln14_8_reg_7283;
reg   [15:0] trunc_ln14_8_reg_7283_pp0_iter2_reg;
reg   [15:0] trunc_ln14_8_reg_7283_pp0_iter3_reg;
reg   [15:0] trunc_ln14_8_reg_7283_pp0_iter4_reg;
reg   [15:0] trunc_ln14_8_reg_7283_pp0_iter5_reg;
reg   [15:0] trunc_ln14_8_reg_7283_pp0_iter6_reg;
reg   [15:0] trunc_ln14_8_reg_7283_pp0_iter7_reg;
reg   [15:0] trunc_ln14_8_reg_7283_pp0_iter8_reg;
wire  signed [34:0] grp_fu_6882_p3;
reg  signed [34:0] add_ln14_7_reg_7290;
reg  signed [34:0] add_ln14_7_reg_7290_pp0_iter2_reg;
reg  signed [34:0] add_ln14_7_reg_7290_pp0_iter3_reg;
reg  signed [34:0] add_ln14_7_reg_7290_pp0_iter4_reg;
reg  signed [34:0] add_ln14_7_reg_7290_pp0_iter5_reg;
reg  signed [34:0] add_ln14_7_reg_7290_pp0_iter6_reg;
reg  signed [34:0] add_ln14_7_reg_7290_pp0_iter7_reg;
reg  signed [34:0] add_ln14_7_reg_7290_pp0_iter8_reg;
reg  signed [24:0] trunc_ln19_2_reg_7295;
reg  signed [24:0] trunc_ln20_2_reg_7300;
reg   [25:0] rotated_y2_reg_7305;
reg   [25:0] rotated_z2_reg_7310;
reg   [15:0] trunc_ln14_6_reg_7315;
reg   [15:0] trunc_ln14_6_reg_7315_pp0_iter2_reg;
reg   [15:0] trunc_ln14_6_reg_7315_pp0_iter3_reg;
reg   [15:0] trunc_ln14_6_reg_7315_pp0_iter4_reg;
reg   [15:0] trunc_ln14_6_reg_7315_pp0_iter5_reg;
reg   [15:0] trunc_ln14_6_reg_7315_pp0_iter6_reg;
reg   [15:0] trunc_ln14_6_reg_7315_pp0_iter7_reg;
reg   [15:0] trunc_ln14_6_reg_7315_pp0_iter8_reg;
reg   [15:0] trunc_ln14_9_reg_7322;
reg   [15:0] trunc_ln14_9_reg_7322_pp0_iter2_reg;
reg   [15:0] trunc_ln14_9_reg_7322_pp0_iter3_reg;
reg   [15:0] trunc_ln14_9_reg_7322_pp0_iter4_reg;
reg   [15:0] trunc_ln14_9_reg_7322_pp0_iter5_reg;
reg   [15:0] trunc_ln14_9_reg_7322_pp0_iter6_reg;
reg   [15:0] trunc_ln14_9_reg_7322_pp0_iter7_reg;
reg   [15:0] trunc_ln14_9_reg_7322_pp0_iter8_reg;
reg   [25:0] rotated_y3_reg_7329;
reg   [25:0] rotated_z3_reg_7334;
reg   [0:0] tmp_2_reg_7344;
reg   [0:0] tmp_2_reg_7344_pp0_iter3_reg;
reg   [0:0] tmp_2_reg_7344_pp0_iter4_reg;
reg   [0:0] tmp_2_reg_7344_pp0_iter5_reg;
reg   [0:0] tmp_2_reg_7344_pp0_iter6_reg;
reg   [0:0] tmp_2_reg_7344_pp0_iter7_reg;
reg   [0:0] tmp_2_reg_7344_pp0_iter8_reg;
reg   [0:0] tmp_2_reg_7344_pp0_iter9_reg;
reg   [0:0] tmp_2_reg_7344_pp0_iter10_reg;
wire   [26:0] add_ln163_fu_1514_p2;
reg   [26:0] add_ln163_reg_7351;
wire   [26:0] add_ln164_fu_1526_p2;
reg   [26:0] add_ln164_reg_7356;
reg   [15:0] trunc_ln6_reg_7361;
reg   [15:0] trunc_ln6_reg_7361_pp0_iter3_reg;
reg   [15:0] trunc_ln6_reg_7361_pp0_iter4_reg;
reg   [15:0] trunc_ln6_reg_7361_pp0_iter5_reg;
reg   [15:0] trunc_ln6_reg_7361_pp0_iter6_reg;
reg   [15:0] trunc_ln6_reg_7361_pp0_iter7_reg;
reg   [15:0] trunc_ln6_reg_7361_pp0_iter8_reg;
reg   [15:0] trunc_ln6_reg_7361_pp0_iter9_reg;
reg   [15:0] trunc_ln15_1_reg_7368;
reg   [15:0] trunc_ln15_1_reg_7368_pp0_iter3_reg;
reg   [15:0] trunc_ln15_1_reg_7368_pp0_iter4_reg;
reg   [15:0] trunc_ln15_1_reg_7368_pp0_iter5_reg;
reg   [15:0] trunc_ln15_1_reg_7368_pp0_iter6_reg;
reg   [15:0] trunc_ln15_1_reg_7368_pp0_iter7_reg;
reg   [15:0] trunc_ln15_1_reg_7368_pp0_iter8_reg;
reg   [15:0] trunc_ln15_1_reg_7368_pp0_iter9_reg;
wire  signed [27:0] add_ln163_1_fu_1558_p2;
reg  signed [27:0] add_ln163_1_reg_7375;
reg   [0:0] tmp_5_reg_7380;
wire  signed [27:0] add_ln164_1_fu_1578_p2;
reg  signed [27:0] add_ln164_1_reg_7386;
reg   [0:0] tmp_7_reg_7391;
wire   [7:0] color_fu_1664_p3;
reg   [7:0] color_reg_7407;
reg   [7:0] color_reg_7407_pp0_iter4_reg;
reg   [7:0] color_reg_7407_pp0_iter5_reg;
reg   [7:0] color_reg_7407_pp0_iter6_reg;
reg   [7:0] color_reg_7407_pp0_iter7_reg;
reg   [7:0] color_reg_7407_pp0_iter8_reg;
reg   [7:0] color_reg_7407_pp0_iter9_reg;
reg   [7:0] color_reg_7407_pp0_iter10_reg;
reg   [7:0] color_reg_7407_pp0_iter11_reg;
reg   [7:0] color_reg_7407_pp0_iter12_reg;
wire   [56:0] grp_fu_923_p2;
reg   [56:0] mul_ln163_reg_7420;
reg   [25:0] tmp_22_cast_reg_7425;
wire   [56:0] grp_fu_928_p2;
reg   [56:0] mul_ln164_reg_7431;
reg   [25:0] tmp_57_cast_reg_7436;
wire   [25:0] select_ln163_1_fu_1719_p3;
reg   [25:0] select_ln163_1_reg_7442;
wire   [25:0] select_ln164_1_fu_1752_p3;
reg   [25:0] select_ln164_1_reg_7447;
reg   [13:0] tmp_3_reg_7452;
wire   [11:0] trunc_ln165_fu_1768_p1;
reg   [11:0] trunc_ln165_reg_7459;
reg   [13:0] tmp_6_reg_7464;
wire   [11:0] trunc_ln166_fu_1782_p1;
reg   [11:0] trunc_ln166_reg_7471;
wire  signed [13:0] ix_fu_1817_p3;
reg  signed [13:0] ix_reg_7476;
wire  signed [13:0] iy_fu_1849_p3;
reg  signed [13:0] iy_reg_7483;
wire   [0:0] x_ok_fu_1876_p2;
reg   [0:0] x_ok_reg_7490;
reg   [0:0] x_ok_reg_7490_pp0_iter4_reg;
reg   [0:0] x_ok_reg_7490_pp0_iter5_reg;
reg   [0:0] x_ok_reg_7490_pp0_iter6_reg;
reg   [0:0] x_ok_reg_7490_pp0_iter7_reg;
reg   [0:0] x_ok_reg_7490_pp0_iter8_reg;
reg   [0:0] x_ok_reg_7490_pp0_iter9_reg;
wire   [0:0] y_ok_fu_1902_p2;
reg   [0:0] y_ok_reg_7497;
reg   [0:0] y_ok_reg_7497_pp0_iter4_reg;
reg   [0:0] y_ok_reg_7497_pp0_iter5_reg;
reg   [0:0] y_ok_reg_7497_pp0_iter6_reg;
reg   [0:0] y_ok_reg_7497_pp0_iter7_reg;
reg   [0:0] y_ok_reg_7497_pp0_iter8_reg;
reg   [0:0] y_ok_reg_7497_pp0_iter9_reg;
wire   [8:0] low_center_x_fu_1908_p1;
reg   [8:0] low_center_x_reg_7504;
reg   [8:0] low_center_x_reg_7504_pp0_iter4_reg;
reg   [8:0] low_center_x_reg_7504_pp0_iter5_reg;
reg   [8:0] low_center_x_reg_7504_pp0_iter6_reg;
reg   [8:0] low_center_x_reg_7504_pp0_iter7_reg;
reg   [8:0] low_center_x_reg_7504_pp0_iter8_reg;
reg   [8:0] low_center_x_reg_7504_pp0_iter9_reg;
wire   [8:0] low_center_y_fu_1912_p1;
reg   [8:0] low_center_y_reg_7512;
reg   [8:0] low_center_y_reg_7512_pp0_iter4_reg;
reg   [8:0] low_center_y_reg_7512_pp0_iter5_reg;
reg   [8:0] low_center_y_reg_7512_pp0_iter6_reg;
reg   [8:0] low_center_y_reg_7512_pp0_iter7_reg;
reg   [8:0] low_center_y_reg_7512_pp0_iter8_reg;
reg   [8:0] low_center_y_reg_7512_pp0_iter9_reg;
wire  signed [31:0] sext_ln168_fu_1922_p1;
wire   [0:0] x_minus_ok_fu_1926_p2;
reg   [0:0] x_minus_ok_reg_7525;
reg   [0:0] x_minus_ok_reg_7525_pp0_iter5_reg;
reg   [0:0] x_minus_ok_reg_7525_pp0_iter6_reg;
reg   [0:0] x_minus_ok_reg_7525_pp0_iter7_reg;
reg   [0:0] x_minus_ok_reg_7525_pp0_iter8_reg;
reg   [0:0] x_minus_ok_reg_7525_pp0_iter9_reg;
reg   [0:0] x_minus_ok_reg_7525_pp0_iter10_reg;
wire   [0:0] x_plus_ok_fu_1931_p2;
reg   [0:0] x_plus_ok_reg_7532;
reg   [0:0] x_plus_ok_reg_7532_pp0_iter5_reg;
reg   [0:0] x_plus_ok_reg_7532_pp0_iter6_reg;
reg   [0:0] x_plus_ok_reg_7532_pp0_iter7_reg;
reg   [0:0] x_plus_ok_reg_7532_pp0_iter8_reg;
reg   [0:0] x_plus_ok_reg_7532_pp0_iter9_reg;
reg   [0:0] x_plus_ok_reg_7532_pp0_iter10_reg;
wire  signed [31:0] sext_ln169_fu_1941_p1;
wire   [0:0] y_minus_ok_fu_1945_p2;
reg   [0:0] y_minus_ok_reg_7544;
reg   [0:0] y_minus_ok_reg_7544_pp0_iter5_reg;
reg   [0:0] y_minus_ok_reg_7544_pp0_iter6_reg;
reg   [0:0] y_minus_ok_reg_7544_pp0_iter7_reg;
reg   [0:0] y_minus_ok_reg_7544_pp0_iter8_reg;
reg   [0:0] y_minus_ok_reg_7544_pp0_iter9_reg;
reg   [0:0] y_minus_ok_reg_7544_pp0_iter10_reg;
wire   [0:0] y_plus_ok_fu_1950_p2;
reg   [0:0] y_plus_ok_reg_7551;
reg   [0:0] y_plus_ok_reg_7551_pp0_iter5_reg;
reg   [0:0] y_plus_ok_reg_7551_pp0_iter6_reg;
reg   [0:0] y_plus_ok_reg_7551_pp0_iter7_reg;
reg   [0:0] y_plus_ok_reg_7551_pp0_iter8_reg;
reg   [0:0] y_plus_ok_reg_7551_pp0_iter9_reg;
reg   [0:0] y_plus_ok_reg_7551_pp0_iter10_reg;
wire   [63:0] grp_fu_915_p1;
reg   [63:0] conv_i1_reg_7558;
reg   [63:0] conv_i2_reg_7563;
wire   [1:0] grp_fu_1916_p2;
reg   [1:0] center_x_mod3_reg_7568;
reg   [1:0] center_x_mod3_reg_7568_pp0_iter8_reg;
wire   [1:0] grp_fu_1936_p2;
reg   [1:0] center_y_mod3_reg_7573;
reg   [1:0] center_y_mod3_reg_7573_pp0_iter9_reg;
wire   [0:0] tmp_10_fu_1963_p3;
reg   [0:0] tmp_10_reg_7578;
wire   [53:0] select_ln168_fu_2007_p3;
reg   [53:0] select_ln168_reg_7583;
wire   [0:0] icmp_ln168_fu_2015_p2;
reg   [0:0] icmp_ln168_reg_7588;
wire   [0:0] icmp_ln168_1_fu_2031_p2;
reg   [0:0] icmp_ln168_1_reg_7595;
wire   [10:0] select_ln168_1_fu_2049_p3;
reg   [10:0] select_ln168_1_reg_7600;
wire   [0:0] icmp_ln168_2_fu_2057_p2;
reg   [0:0] icmp_ln168_2_reg_7608;
wire   [15:0] test_x_fu_2063_p1;
reg   [15:0] test_x_reg_7614;
wire   [15:0] phi_ln_fu_2154_p11;
reg   [15:0] phi_ln_reg_7620;
wire   [0:0] tmp_11_fu_2185_p3;
reg   [0:0] tmp_11_reg_7627;
wire   [53:0] select_ln169_fu_2229_p3;
reg   [53:0] select_ln169_reg_7632;
wire   [0:0] icmp_ln169_fu_2237_p2;
reg   [0:0] icmp_ln169_reg_7637;
wire   [0:0] icmp_ln169_1_fu_2253_p2;
reg   [0:0] icmp_ln169_1_reg_7644;
wire   [10:0] select_ln169_1_fu_2271_p3;
reg   [10:0] select_ln169_1_reg_7649;
wire   [0:0] icmp_ln169_2_fu_2279_p2;
reg   [0:0] icmp_ln169_2_reg_7657;
wire   [15:0] test_y_fu_2285_p1;
reg   [15:0] test_y_reg_7663;
reg   [24:0] trunc_ln_reg_7669;
wire   [15:0] phi_ln14_1_fu_2398_p11;
reg   [15:0] phi_ln14_1_reg_7674;
reg   [24:0] trunc_ln18_1_reg_7681;
wire  signed [15:0] dx1_fu_2443_p2;
reg  signed [15:0] dx1_reg_7686;
reg  signed [15:0] dx1_reg_7686_pp0_iter10_reg;
wire   [15:0] dy1_fu_2447_p2;
reg  signed [15:0] dy1_reg_7693;
wire  signed [15:0] dy2_fu_2451_p2;
reg  signed [15:0] dy2_reg_7698;
reg  signed [15:0] dy2_reg_7698_pp0_iter10_reg;
wire  signed [15:0] dx3_fu_2459_p2;
reg  signed [15:0] dx3_reg_7708;
wire   [15:0] dy3_fu_2463_p2;
reg  signed [15:0] dy3_reg_7715;
wire  signed [15:0] dy4_fu_2467_p2;
reg  signed [15:0] dy4_reg_7720;
wire  signed [15:0] dx5_fu_2475_p2;
reg  signed [15:0] dx5_reg_7730;
reg  signed [15:0] dx5_reg_7730_pp0_iter10_reg;
wire   [15:0] dy5_fu_2479_p2;
reg  signed [15:0] dy5_reg_7737;
wire  signed [15:0] dy6_fu_2483_p2;
reg  signed [15:0] dy6_reg_7742;
reg  signed [15:0] dy6_reg_7742_pp0_iter10_reg;
wire   [15:0] dx6_fu_2487_p2;
reg  signed [15:0] dx6_reg_7753;
reg   [24:0] trunc_ln18_2_reg_7778;
wire   [25:0] add_ln162_fu_2535_p2;
reg   [25:0] add_ln162_reg_7783;
wire   [27:0] mul_ln31_fu_2547_p2;
reg  signed [27:0] mul_ln31_reg_7788;
wire   [27:0] mul_ln32_fu_2559_p2;
reg  signed [27:0] mul_ln32_reg_7793;
wire   [8:0] neighbor_x_fu_2574_p2;
reg   [8:0] neighbor_x_reg_7808;
wire   [1:0] x_mod3_fu_2579_p9;
reg   [1:0] x_mod3_reg_7813;
wire   [8:0] neighbor_x_2_fu_2599_p2;
reg   [8:0] neighbor_x_2_reg_7819;
wire   [1:0] conv3_i_i62_1_i_cast872_cast1004_cast_fu_2604_p9;
reg   [1:0] conv3_i_i62_1_i_cast872_cast1004_cast_reg_7824;
wire   [1:0] x_mod3_1_fu_2624_p9;
reg   [1:0] x_mod3_1_reg_7830;
wire  signed [26:0] add_ln162_1_fu_2650_p2;
reg  signed [26:0] add_ln162_1_reg_7836;
reg   [0:0] tmp_4_reg_7841;
wire   [27:0] mul_ln33_fu_2670_p2;
reg  signed [27:0] mul_ln33_reg_7847;
wire   [20:0] trunc_ln23_fu_2701_p1;
reg   [20:0] trunc_ln23_reg_7852;
reg   [0:0] tmp_44_reg_7857;
reg   [6:0] tmp_59_cast_reg_7863;
wire   [8:0] neighbor_y_fu_2723_p2;
reg   [8:0] neighbor_y_reg_7869;
wire   [1:0] y_mod3_fu_2728_p9;
reg   [1:0] y_mod3_reg_7874;
wire   [8:0] neighbor_y_2_fu_2748_p2;
reg   [8:0] neighbor_y_2_reg_7881;
wire   [1:0] y_mod3_1_fu_2756_p9;
reg   [1:0] y_mod3_1_reg_7886;
wire   [1:0] y_mod3_2_fu_2776_p9;
reg   [1:0] y_mod3_2_reg_7893;
wire   [20:0] trunc_ln23_1_fu_2815_p1;
reg   [20:0] trunc_ln23_1_reg_7900;
reg   [0:0] tmp_48_reg_7905;
reg   [6:0] tmp_75_cast_reg_7911;
wire   [20:0] trunc_ln23_2_fu_2859_p1;
reg   [20:0] trunc_ln23_2_reg_7917;
reg   [0:0] tmp_49_reg_7922;
reg   [6:0] tmp_79_cast_reg_7928;
wire  signed [27:0] grp_fu_6949_p3;
reg  signed [27:0] sub_ln31_reg_7939;
reg   [15:0] cross1_r5_reg_7944;
reg   [0:0] sign2_r5_reg_7952;
reg   [0:0] sign2_r1_reg_7958;
reg   [0:0] sign2_r2_reg_7964;
reg   [0:0] sign2_r3_reg_7970;
reg   [0:0] sign2_r4_reg_7976;
reg   [0:0] sign2_r6_reg_7982;
reg   [0:0] sign2_r7_reg_7988;
reg   [0:0] sign2_r8_reg_7994;
reg   [0:0] sign2_r9_reg_8000;
wire   [6:0] internal_x_fu_3041_p3;
reg   [6:0] internal_x_reg_8006;
wire   [20:0] trunc_ln35_fu_3069_p1;
reg   [20:0] trunc_ln35_reg_8019;
reg   [0:0] tmp_45_reg_8024;
reg   [6:0] tmp_63_cast_reg_8030;
wire   [20:0] trunc_ln35_1_fu_3116_p1;
reg   [20:0] trunc_ln35_1_reg_8036;
reg   [0:0] tmp_46_reg_8041;
reg   [6:0] tmp_67_cast_reg_8047;
wire   [20:0] trunc_ln35_2_fu_3157_p1;
reg   [20:0] trunc_ln35_2_reg_8053;
reg   [0:0] tmp_47_reg_8058;
reg   [6:0] tmp_71_cast_reg_8064;
wire   [6:0] x_index_29_fu_3206_p3;
reg   [6:0] x_index_29_reg_8070;
wire   [6:0] internal_x_2_fu_3239_p3;
reg   [6:0] internal_x_2_reg_8101;
wire   [54:0] grp_fu_918_p2;
reg   [54:0] mul_ln162_reg_8132;
reg   [22:0] tmp_20_cast_reg_8137;
wire   [15:0] cross1_r2_fu_3264_p2;
reg   [15:0] cross1_r2_reg_8142;
wire   [15:0] cross3_r2_fu_3268_p2;
reg   [15:0] cross3_r2_reg_8148;
wire   [15:0] cross1_r8_fu_3291_p2;
reg   [15:0] cross1_r8_reg_8154;
wire   [15:0] cross3_r8_fu_3295_p2;
reg   [15:0] cross3_r8_reg_8160;
wire   [0:0] and_ln156_fu_3493_p2;
reg   [0:0] and_ln156_reg_8166;
wire   [0:0] and_ln158_fu_3503_p2;
reg   [0:0] and_ln158_reg_8171;
wire   [0:0] and_ln159_fu_3513_p2;
reg   [0:0] and_ln159_reg_8176;
wire   [0:0] and_ln160_fu_3523_p2;
reg   [0:0] and_ln160_reg_8181;
wire   [0:0] and_ln162_fu_3533_p2;
reg   [0:0] and_ln162_reg_8186;
wire   [6:0] internal_y_fu_3584_p3;
reg   [6:0] internal_y_reg_8191;
wire   [6:0] internal_y_3_fu_3639_p3;
reg   [6:0] internal_y_3_reg_8222;
wire   [6:0] internal_y_4_fu_3694_p3;
reg   [6:0] internal_y_4_reg_8253;
wire   [3:0] bram_index_1_fu_3730_p2;
reg   [3:0] bram_index_1_reg_8284;
wire   [3:0] bram_index_2_fu_3736_p2;
reg   [3:0] bram_index_2_reg_8292;
wire   [0:0] icmp_ln37_fu_3742_p2;
reg   [0:0] icmp_ln37_reg_8300;
wire   [0:0] icmp_ln37_1_fu_3748_p2;
reg   [0:0] icmp_ln37_1_reg_8308;
wire   [0:0] icmp_ln37_2_fu_3754_p2;
reg   [0:0] icmp_ln37_2_reg_8316;
wire   [0:0] icmp_ln37_3_fu_3760_p2;
reg   [0:0] icmp_ln37_3_reg_8324;
wire   [0:0] icmp_ln37_4_fu_3766_p2;
reg   [0:0] icmp_ln37_4_reg_8332;
wire   [0:0] icmp_ln37_5_fu_3772_p2;
reg   [0:0] icmp_ln37_5_reg_8340;
wire   [0:0] icmp_ln37_6_fu_3778_p2;
reg   [0:0] icmp_ln37_6_reg_8348;
wire   [0:0] icmp_ln37_7_fu_3784_p2;
reg   [0:0] icmp_ln37_7_reg_8356;
wire   [0:0] or_ln37_6_fu_3826_p2;
reg   [0:0] or_ln37_6_reg_8364;
wire   [0:0] icmp_ln37_8_fu_3832_p2;
reg   [0:0] icmp_ln37_8_reg_8371;
wire   [0:0] icmp_ln37_9_fu_3838_p2;
reg   [0:0] icmp_ln37_9_reg_8378;
wire   [0:0] icmp_ln37_10_fu_3844_p2;
reg   [0:0] icmp_ln37_10_reg_8385;
wire   [0:0] icmp_ln37_11_fu_3850_p2;
reg   [0:0] icmp_ln37_11_reg_8392;
wire   [0:0] icmp_ln37_21_fu_3856_p2;
reg   [0:0] icmp_ln37_21_reg_8399;
wire   [0:0] icmp_ln37_22_fu_3862_p2;
reg   [0:0] icmp_ln37_22_reg_8406;
wire   [0:0] icmp_ln37_23_fu_3868_p2;
reg   [0:0] icmp_ln37_23_reg_8413;
wire   [0:0] icmp_ln37_24_fu_3874_p2;
reg   [0:0] icmp_ln37_24_reg_8420;
wire   [0:0] or_ln37_13_fu_3916_p2;
reg   [0:0] or_ln37_13_reg_8427;
wire   [0:0] icmp_ln37_25_fu_3922_p2;
reg   [0:0] icmp_ln37_25_reg_8434;
wire   [0:0] icmp_ln37_26_fu_3928_p2;
reg   [0:0] icmp_ln37_26_reg_8443;
wire   [0:0] icmp_ln37_27_fu_3934_p2;
reg   [0:0] icmp_ln37_27_reg_8452;
wire   [0:0] icmp_ln37_28_fu_3940_p2;
reg   [0:0] icmp_ln37_28_reg_8461;
wire   [0:0] icmp_ln37_29_fu_3946_p2;
reg   [0:0] icmp_ln37_29_reg_8470;
wire   [0:0] icmp_ln37_30_fu_3952_p2;
reg   [0:0] icmp_ln37_30_reg_8479;
wire   [0:0] icmp_ln37_31_fu_3958_p2;
reg   [0:0] icmp_ln37_31_reg_8488;
wire   [0:0] icmp_ln37_32_fu_3964_p2;
reg   [0:0] icmp_ln37_32_reg_8497;
wire   [0:0] icmp_ln37_33_fu_3970_p2;
reg   [0:0] icmp_ln37_33_reg_8506;
wire   [0:0] icmp_ln37_34_fu_3976_p2;
reg   [0:0] icmp_ln37_34_reg_8514;
wire   [0:0] icmp_ln37_35_fu_3982_p2;
reg   [0:0] icmp_ln37_35_reg_8522;
wire   [0:0] icmp_ln37_36_fu_3988_p2;
reg   [0:0] icmp_ln37_36_reg_8530;
wire   [0:0] icmp_ln37_37_fu_3994_p2;
reg   [0:0] icmp_ln37_37_reg_8538;
wire   [0:0] icmp_ln37_38_fu_4000_p2;
reg   [0:0] icmp_ln37_38_reg_8546;
wire   [0:0] icmp_ln37_39_fu_4006_p2;
reg   [0:0] icmp_ln37_39_reg_8554;
wire   [0:0] icmp_ln37_40_fu_4012_p2;
reg   [0:0] icmp_ln37_40_reg_8562;
wire   [0:0] icmp_ln37_44_fu_4018_p2;
reg   [0:0] icmp_ln37_44_reg_8570;
wire   [0:0] icmp_ln37_45_fu_4024_p2;
reg   [0:0] icmp_ln37_45_reg_8579;
wire   [0:0] icmp_ln37_46_fu_4030_p2;
reg   [0:0] icmp_ln37_46_reg_8588;
wire   [0:0] icmp_ln37_47_fu_4036_p2;
reg   [0:0] icmp_ln37_47_reg_8597;
wire   [0:0] icmp_ln37_52_fu_4042_p2;
reg   [0:0] icmp_ln37_52_reg_8606;
wire   [0:0] icmp_ln37_53_fu_4048_p2;
reg   [0:0] icmp_ln37_53_reg_8614;
wire   [0:0] icmp_ln37_54_fu_4054_p2;
reg   [0:0] icmp_ln37_54_reg_8622;
wire   [0:0] icmp_ln37_55_fu_4060_p2;
reg   [0:0] icmp_ln37_55_reg_8630;
wire   [0:0] icmp_ln38_fu_4066_p2;
reg   [0:0] icmp_ln38_reg_8638;
wire   [0:0] icmp_ln38_1_fu_4072_p2;
reg   [0:0] icmp_ln38_1_reg_8644;
wire   [0:0] icmp_ln38_2_fu_4078_p2;
reg   [0:0] icmp_ln38_2_reg_8650;
wire   [0:0] icmp_ln38_3_fu_4084_p2;
reg   [0:0] icmp_ln38_3_reg_8656;
wire   [0:0] icmp_ln38_4_fu_4090_p2;
reg   [0:0] icmp_ln38_4_reg_8662;
wire   [0:0] icmp_ln38_5_fu_4096_p2;
reg   [0:0] icmp_ln38_5_reg_8668;
wire   [0:0] icmp_ln38_6_fu_4102_p2;
reg   [0:0] icmp_ln38_6_reg_8674;
wire   [0:0] icmp_ln38_7_fu_4108_p2;
reg   [0:0] icmp_ln38_7_reg_8680;
wire   [0:0] or_ln38_6_fu_4150_p2;
reg   [0:0] or_ln38_6_reg_8686;
wire   [0:0] icmp_ln38_8_fu_4156_p2;
reg   [0:0] icmp_ln38_8_reg_8692;
wire   [0:0] icmp_ln38_9_fu_4162_p2;
reg   [0:0] icmp_ln38_9_reg_8698;
wire   [0:0] icmp_ln38_10_fu_4168_p2;
reg   [0:0] icmp_ln38_10_reg_8704;
wire   [0:0] icmp_ln38_11_fu_4174_p2;
reg   [0:0] icmp_ln38_11_reg_8710;
wire   [0:0] icmp_ln38_12_fu_4180_p2;
reg   [0:0] icmp_ln38_12_reg_8716;
wire   [0:0] icmp_ln38_13_fu_4186_p2;
reg   [0:0] icmp_ln38_13_reg_8722;
wire   [0:0] icmp_ln38_14_fu_4192_p2;
reg   [0:0] icmp_ln38_14_reg_8728;
wire   [0:0] icmp_ln38_15_fu_4198_p2;
reg   [0:0] icmp_ln38_15_reg_8734;
wire   [0:0] or_ln38_13_fu_4240_p2;
reg   [0:0] or_ln38_13_reg_8740;
wire   [0:0] face_fu_4246_p2;
reg   [0:0] face_reg_8746;
reg   [0:0] face_reg_8746_pp0_iter12_reg;
wire   [6:0] tx_8_fu_4971_p3;
reg   [6:0] tx_8_reg_8759;
reg   [6:0] tx_8_reg_8759_pp0_iter12_reg;
wire   [6:0] tx_7_fu_4978_p3;
reg   [6:0] tx_7_reg_8764;
reg   [6:0] tx_7_reg_8764_pp0_iter12_reg;
wire   [6:0] tx_6_fu_4985_p3;
reg   [6:0] tx_6_reg_8769;
reg   [6:0] tx_6_reg_8769_pp0_iter12_reg;
wire   [6:0] tx_5_fu_4991_p3;
reg   [6:0] tx_5_reg_8774;
reg   [6:0] tx_5_reg_8774_pp0_iter12_reg;
wire   [6:0] tx_4_fu_4997_p3;
reg   [6:0] tx_4_reg_8779;
reg   [6:0] tx_4_reg_8779_pp0_iter12_reg;
wire   [6:0] tx_3_fu_5003_p3;
reg   [6:0] tx_3_reg_8784;
reg   [6:0] tx_3_reg_8784_pp0_iter12_reg;
wire   [6:0] tx_2_fu_5009_p3;
reg   [6:0] tx_2_reg_8789;
reg   [6:0] tx_2_reg_8789_pp0_iter12_reg;
wire   [6:0] tx_1_fu_5016_p3;
reg   [6:0] tx_1_reg_8794;
reg   [6:0] tx_1_reg_8794_pp0_iter12_reg;
wire   [6:0] x_index_fu_5023_p3;
reg   [6:0] x_index_reg_8799;
reg   [6:0] x_index_reg_8799_pp0_iter12_reg;
wire   [6:0] ty_8_fu_5406_p3;
reg   [6:0] ty_8_reg_8804;
reg   [6:0] ty_8_reg_8804_pp0_iter12_reg;
wire   [6:0] ty_7_fu_5413_p3;
reg   [6:0] ty_7_reg_8809;
reg   [6:0] ty_7_reg_8809_pp0_iter12_reg;
wire   [6:0] ty_6_fu_5420_p3;
reg   [6:0] ty_6_reg_8814;
reg   [6:0] ty_6_reg_8814_pp0_iter12_reg;
wire   [6:0] ty_5_fu_5426_p3;
reg   [6:0] ty_5_reg_8819;
reg   [6:0] ty_5_reg_8819_pp0_iter12_reg;
wire   [6:0] ty_4_fu_5432_p3;
reg   [6:0] ty_4_reg_8824;
reg   [6:0] ty_4_reg_8824_pp0_iter12_reg;
wire   [6:0] ty_3_fu_5438_p3;
reg   [6:0] ty_3_reg_8829;
reg   [6:0] ty_3_reg_8829_pp0_iter12_reg;
wire   [6:0] ty_2_fu_5444_p3;
reg   [6:0] ty_2_reg_8834;
reg   [6:0] ty_2_reg_8834_pp0_iter12_reg;
wire   [6:0] ty_1_fu_5451_p3;
reg   [6:0] ty_1_reg_8839;
reg   [6:0] ty_1_reg_8839_pp0_iter12_reg;
wire   [6:0] y_index_fu_5458_p3;
reg   [6:0] y_index_reg_8844;
reg   [6:0] y_index_reg_8844_pp0_iter12_reg;
wire   [17:0] z_in_fu_6161_p3;
reg   [17:0] z_in_reg_8849;
wire   [0:0] tmp_50_fu_6172_p3;
reg   [0:0] tmp_50_reg_8871;
reg   [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_addr_reg_8875;
wire   [0:0] tmp_51_fu_6197_p3;
reg   [0:0] tmp_51_reg_8881;
reg   [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_addr_reg_8885;
wire   [0:0] tmp_52_fu_6222_p3;
reg   [0:0] tmp_52_reg_8891;
reg   [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_addr_reg_8895;
wire   [0:0] tmp_53_fu_6247_p3;
reg   [0:0] tmp_53_reg_8901;
reg   [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_addr_reg_8905;
wire   [0:0] tmp_57_fu_6272_p3;
reg   [0:0] tmp_57_reg_8911;
reg   [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_addr_reg_8915;
wire   [0:0] tmp_61_fu_6297_p3;
reg   [0:0] tmp_61_reg_8921;
reg   [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_addr_reg_8925;
wire   [0:0] tmp_65_fu_6322_p3;
reg   [0:0] tmp_65_reg_8931;
reg   [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_addr_reg_8935;
wire   [0:0] tmp_69_fu_6347_p3;
reg   [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_addr_reg_8945;
wire   [0:0] tmp_73_fu_6372_p3;
reg   [0:0] tmp_73_reg_8951;
reg   [0:0] tmp_73_reg_8951_pp0_iter12_reg;
reg   [13:0] zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_addr_reg_8955;
wire   [0:0] icmp_ln37_12_fu_6393_p2;
reg   [0:0] icmp_ln37_12_reg_8961;
wire   [0:0] icmp_ln37_13_fu_6398_p2;
reg   [0:0] icmp_ln37_13_reg_8965;
wire   [0:0] icmp_ln37_14_fu_6403_p2;
reg   [0:0] icmp_ln37_14_reg_8969;
wire   [0:0] icmp_ln37_15_fu_6408_p2;
reg   [0:0] icmp_ln37_15_reg_8973;
wire   [0:0] icmp_ln37_16_fu_6413_p2;
reg   [0:0] icmp_ln37_16_reg_8977;
wire   [0:0] icmp_ln37_17_fu_6418_p2;
reg   [0:0] icmp_ln37_17_reg_8981;
wire   [0:0] icmp_ln37_18_fu_6423_p2;
reg   [0:0] icmp_ln37_18_reg_8985;
wire   [0:0] icmp_ln37_19_fu_6428_p2;
wire   [0:0] icmp_ln37_20_fu_6433_p2;
reg   [0:0] icmp_ln37_20_reg_8993;
wire   [3:0] tmp_54_fu_6492_p3;
wire   [3:0] tmp_56_fu_6500_p3;
wire   [3:0] tmp_55_fu_6508_p3;
wire   [8:0] tmp_71_fu_6570_p4;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage1_subdone;
wire    grp_rotate_norm_fu_900_ap_start;
wire    grp_rotate_norm_fu_900_ap_done;
wire    grp_rotate_norm_fu_900_ap_idle;
wire    grp_rotate_norm_fu_900_ap_ready;
reg    grp_rotate_norm_fu_900_ap_ce;
wire   [9:0] grp_rotate_norm_fu_900_i_n_0_2_val;
wire  signed [9:0] grp_rotate_norm_fu_900_ap_return;
reg    ap_block_state3_pp0_stage2_iter0_ignore_call157;
reg    ap_block_pp0_stage2_11001_ignoreCallOp168;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call157;
reg    ap_block_pp0_stage0_11001_ignoreCallOp205;
reg    ap_block_state2_pp0_stage1_iter0_ignore_call157;
reg    ap_block_pp0_stage1_11001_ignoreCallOp243;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ph_i_reg_796;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ph_i_reg_796;
reg   [0:0] ap_phi_reg_pp0_iter2_p_ph_i_reg_796;
reg   [0:0] ap_phi_reg_pp0_iter3_p_ph_i_reg_796;
reg   [0:0] ap_phi_reg_pp0_iter4_p_ph_i_reg_796;
reg   [0:0] ap_phi_reg_pp0_iter5_p_ph_i_reg_796;
reg   [0:0] ap_phi_reg_pp0_iter6_p_ph_i_reg_796;
reg   [0:0] ap_phi_reg_pp0_iter7_p_ph_i_reg_796;
reg   [0:0] ap_phi_reg_pp0_iter8_p_ph_i_reg_796;
reg   [0:0] ap_phi_reg_pp0_iter9_p_ph_i_reg_796;
reg   [0:0] ap_phi_reg_pp0_iter10_p_ph_i_reg_796;
reg   [0:0] ap_phi_reg_pp0_iter11_p_ph_i_reg_796;
reg   [1:0] ap_phi_mux_p_ph76_i_in_phi_fu_815_p6;
wire   [1:0] tmp_17_fu_6447_p3;
wire   [1:0] ap_phi_reg_pp0_iter11_p_ph76_i_in_reg_812;
wire   [1:0] tmp_16_fu_6456_p3;
wire   [1:0] tmp_fu_6438_p3;
reg   [2:0] ap_phi_mux_p_ph70_i_in_phi_fu_826_p6;
wire   [2:0] tmp_24_fu_6474_p3;
wire   [2:0] ap_phi_reg_pp0_iter11_p_ph70_i_in_reg_823;
wire   [2:0] tmp_23_fu_6483_p3;
wire   [2:0] tmp_22_fu_6465_p3;
wire   [3:0] ap_phi_reg_pp0_iter0_p_ph71_i_in_reg_834;
reg   [3:0] ap_phi_reg_pp0_iter1_p_ph71_i_in_reg_834;
reg   [3:0] ap_phi_reg_pp0_iter2_p_ph71_i_in_reg_834;
reg   [3:0] ap_phi_reg_pp0_iter3_p_ph71_i_in_reg_834;
reg   [3:0] ap_phi_reg_pp0_iter4_p_ph71_i_in_reg_834;
reg   [3:0] ap_phi_reg_pp0_iter5_p_ph71_i_in_reg_834;
reg   [3:0] ap_phi_reg_pp0_iter6_p_ph71_i_in_reg_834;
reg   [3:0] ap_phi_reg_pp0_iter7_p_ph71_i_in_reg_834;
reg   [3:0] ap_phi_reg_pp0_iter8_p_ph71_i_in_reg_834;
reg   [3:0] ap_phi_reg_pp0_iter9_p_ph71_i_in_reg_834;
reg   [3:0] ap_phi_reg_pp0_iter10_p_ph71_i_in_reg_834;
reg   [3:0] ap_phi_reg_pp0_iter11_p_ph71_i_in_reg_834;
reg   [3:0] ap_phi_reg_pp0_iter12_p_ph71_i_in_reg_834;
reg   [4:0] ap_phi_mux_p_ph75_i_in_phi_fu_848_p6;
wire   [4:0] tmp_60_fu_6525_p3;
wire   [4:0] ap_phi_reg_pp0_iter12_p_ph75_i_in_reg_845;
wire   [4:0] tmp_59_fu_6534_p3;
wire   [4:0] tmp_58_fu_6516_p3;
reg   [8:0] ap_phi_mux_p_ph72_i_phi_fu_859_p6;
wire   [8:0] grp_fu_967_p4;
wire   [8:0] ap_phi_reg_pp0_iter12_p_ph72_i_reg_856;
wire   [8:0] tmp_63_fu_6548_p4;
reg   [8:0] ap_phi_mux_p_ph73_i_phi_fu_870_p6;
wire   [8:0] grp_fu_978_p4;
wire   [8:0] ap_phi_reg_pp0_iter12_p_ph73_i_reg_867;
wire   [8:0] tmp_67_fu_6559_p4;
wire   [8:0] ap_phi_reg_pp0_iter0_p_ph74_i_reg_878;
reg   [8:0] ap_phi_reg_pp0_iter1_p_ph74_i_reg_878;
reg   [8:0] ap_phi_reg_pp0_iter2_p_ph74_i_reg_878;
reg   [8:0] ap_phi_reg_pp0_iter3_p_ph74_i_reg_878;
reg   [8:0] ap_phi_reg_pp0_iter4_p_ph74_i_reg_878;
reg   [8:0] ap_phi_reg_pp0_iter5_p_ph74_i_reg_878;
reg   [8:0] ap_phi_reg_pp0_iter6_p_ph74_i_reg_878;
reg   [8:0] ap_phi_reg_pp0_iter7_p_ph74_i_reg_878;
reg   [8:0] ap_phi_reg_pp0_iter8_p_ph74_i_reg_878;
reg   [8:0] ap_phi_reg_pp0_iter9_p_ph74_i_reg_878;
reg   [8:0] ap_phi_reg_pp0_iter10_p_ph74_i_reg_878;
reg   [8:0] ap_phi_reg_pp0_iter11_p_ph74_i_reg_878;
reg   [8:0] ap_phi_reg_pp0_iter12_p_ph74_i_reg_878;
reg   [8:0] ap_phi_mux_ref_tmp207_1_phi_fu_892_p6;
wire   [8:0] grp_fu_1000_p4;
wire   [8:0] ap_phi_reg_pp0_iter12_ref_tmp207_1_reg_889;
wire   [8:0] tmp_75_fu_6580_p4;
reg    grp_rotate_norm_fu_900_ap_start_reg;
wire    ap_block_pp0_stage2_ignoreCallOp168;
wire   [63:0] zext_ln34_fu_6188_p1;
wire   [63:0] zext_ln34_1_fu_6213_p1;
wire   [63:0] zext_ln34_2_fu_6238_p1;
wire   [63:0] zext_ln34_3_fu_6263_p1;
wire   [63:0] zext_ln34_4_fu_6288_p1;
wire   [63:0] zext_ln34_5_fu_6313_p1;
wire   [63:0] zext_ln34_6_fu_6338_p1;
wire   [63:0] zext_ln34_7_fu_6363_p1;
wire   [63:0] zext_ln34_8_fu_6388_p1;
wire   [63:0] zext_ln203_fu_6710_p1;
wire   [0:0] and_ln194_fu_6595_p2;
wire   [63:0] zext_ln208_fu_6721_p1;
wire   [0:0] and_ln194_1_fu_6608_p2;
wire   [63:0] zext_ln213_fu_6732_p1;
wire   [0:0] and_ln194_2_fu_6621_p2;
wire   [63:0] zext_ln203_1_fu_6743_p1;
wire   [0:0] and_ln194_3_fu_6634_p2;
wire   [63:0] zext_ln208_1_fu_6754_p1;
wire   [0:0] and_ln194_4_fu_6647_p2;
wire   [63:0] zext_ln213_1_fu_6765_p1;
wire   [0:0] and_ln194_5_fu_6660_p2;
wire   [63:0] zext_ln203_2_fu_6776_p1;
wire   [0:0] and_ln194_6_fu_6673_p2;
wire   [63:0] zext_ln208_2_fu_6787_p1;
wire   [0:0] and_ln194_7_fu_6686_p2;
wire   [63:0] zext_ln213_2_fu_6798_p1;
wire   [0:0] and_ln194_8_fu_6699_p2;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1_local;
reg    zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1_local;
reg    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1_local;
reg   [63:0] grp_fu_910_p0;
reg  signed [31:0] grp_fu_915_p0;
wire   [28:0] grp_fu_918_p1;
wire   [29:0] grp_fu_923_p1;
wire   [29:0] grp_fu_928_p1;
wire   [8:0] zext_ln45_fu_6543_p1;
wire   [17:0] grp_fu_937_p4;
wire   [17:0] grp_fu_947_p4;
wire   [17:0] mul_ln14_1_fu_1094_p0;
wire   [33:0] zext_ln14_1_fu_1090_p1;
wire   [17:0] grp_fu_957_p4;
wire   [17:0] mul_ln15_1_fu_1104_p0;
wire   [17:0] mul_ln16_1_fu_1110_p0;
wire   [17:0] mul_ln14_4_fu_1128_p0;
wire   [33:0] zext_ln14_4_fu_1124_p1;
wire  signed [15:0] mul_ln14_4_fu_1128_p1;
wire   [17:0] mul_ln15_4_fu_1137_p0;
wire  signed [15:0] mul_ln15_4_fu_1137_p1;
wire   [17:0] mul_ln16_4_fu_1142_p0;
wire  signed [15:0] mul_ln16_4_fu_1142_p1;
wire   [17:0] mul_ln14_7_fu_1179_p0;
wire   [33:0] zext_ln14_7_fu_1175_p1;
wire  signed [15:0] mul_ln14_7_fu_1179_p1;
wire   [17:0] mul_ln15_7_fu_1188_p0;
wire  signed [15:0] mul_ln15_7_fu_1188_p1;
wire   [17:0] mul_ln16_7_fu_1193_p0;
wire  signed [15:0] mul_ln16_7_fu_1193_p1;
wire  signed [34:0] grp_fu_6811_p3;
wire  signed [34:0] grp_fu_6819_p3;
wire  signed [35:0] sext_ln15_4_fu_1201_p1;
wire  signed [35:0] sext_ln15_3_fu_1198_p1;
wire  signed [34:0] grp_fu_6828_p3;
wire  signed [34:0] grp_fu_6836_p3;
wire  signed [35:0] sext_ln16_4_fu_1213_p1;
wire  signed [35:0] sext_ln16_3_fu_1210_p1;
wire   [35:0] s2_fu_1204_p2;
wire   [35:0] s3_fu_1216_p2;
wire  signed [34:0] grp_fu_6852_p3;
wire  signed [34:0] grp_fu_6859_p3;
wire  signed [35:0] sext_ln15_9_fu_1254_p1;
wire  signed [35:0] sext_ln15_8_fu_1251_p1;
wire  signed [34:0] grp_fu_6867_p3;
wire  signed [34:0] grp_fu_6874_p3;
wire  signed [35:0] sext_ln16_9_fu_1266_p1;
wire  signed [35:0] sext_ln16_8_fu_1263_p1;
wire   [35:0] s2_1_fu_1257_p2;
wire   [35:0] s3_1_fu_1269_p2;
wire   [11:0] mul_ln127_fu_1307_p1;
wire   [34:0] mul_ln127_fu_1307_p2;
wire   [11:0] mul_ln130_fu_1325_p1;
wire   [34:0] mul_ln130_fu_1325_p2;
wire  signed [34:0] grp_fu_6889_p3;
wire  signed [34:0] grp_fu_6896_p3;
wire  signed [35:0] sext_ln15_14_fu_1363_p1;
wire  signed [35:0] sext_ln15_13_fu_1360_p1;
wire  signed [34:0] grp_fu_6904_p3;
wire  signed [34:0] grp_fu_6911_p3;
wire  signed [35:0] sext_ln16_14_fu_1375_p1;
wire  signed [35:0] sext_ln16_13_fu_1372_p1;
wire   [35:0] s2_2_fu_1366_p2;
wire   [35:0] s3_2_fu_1378_p2;
wire   [11:0] mul_ln128_fu_1407_p1;
wire   [34:0] mul_ln128_fu_1407_p2;
wire   [11:0] mul_ln131_fu_1425_p1;
wire   [34:0] mul_ln131_fu_1425_p2;
wire   [11:0] mul_ln129_fu_1463_p1;
wire   [34:0] mul_ln129_fu_1463_p2;
wire   [11:0] mul_ln132_fu_1481_p1;
wire   [34:0] mul_ln132_fu_1481_p2;
wire  signed [9:0] tmp_2_fu_1500_p1;
wire  signed [26:0] sext_ln163_1_fu_1511_p1;
wire  signed [26:0] sext_ln163_fu_1508_p1;
wire  signed [26:0] sext_ln164_1_fu_1523_p1;
wire  signed [26:0] sext_ln164_fu_1520_p1;
wire  signed [27:0] sext_ln163_2_fu_1552_p1;
wire  signed [27:0] sext_ln163_3_fu_1555_p1;
wire  signed [27:0] sext_ln164_2_fu_1572_p1;
wire  signed [27:0] sext_ln164_3_fu_1575_p1;
wire  signed [17:0] icmp_ln147_fu_1600_p0;
wire   [17:0] grp_fu_6919_p3;
wire  signed [17:0] tmp_cast_fu_1605_p1;
wire  signed [17:0] tmp_1_fu_1614_p1;
wire  signed [17:0] trunc_ln150_fu_1621_p0;
wire   [7:0] trunc_ln150_fu_1621_p1;
wire   [7:0] tmp_cast_fu_1605_p4;
wire   [0:0] icmp_ln150_fu_1624_p2;
wire   [7:0] add_ln150_fu_1630_p2;
wire   [0:0] tmp_1_fu_1614_p3;
wire   [7:0] select_ln150_fu_1636_p3;
wire   [0:0] icmp_ln147_fu_1600_p2;
wire   [0:0] or_ln153_fu_1659_p2;
wire   [7:0] select_ln153_fu_1652_p3;
wire   [7:0] select_ln150_1_fu_1644_p3;
wire   [56:0] sub_ln163_fu_1692_p2;
wire   [25:0] tmp_21_cast_fu_1697_p4;
wire   [25:0] select_ln163_fu_1707_p3;
wire   [25:0] sub_ln163_1_fu_1713_p2;
wire   [56:0] sub_ln164_fu_1725_p2;
wire   [25:0] tmp_56_cast_fu_1730_p4;
wire   [25:0] select_ln164_fu_1740_p3;
wire   [25:0] sub_ln164_1_fu_1746_p2;
wire   [27:0] zext_ln164_fu_1786_p1;
wire   [0:0] icmp_ln165_fu_1800_p2;
wire   [13:0] add_ln165_fu_1805_p2;
wire   [0:0] tmp_8_fu_1792_p3;
wire   [13:0] select_ln165_fu_1810_p3;
wire   [27:0] zext_ln165_fu_1789_p1;
wire   [0:0] icmp_ln166_fu_1832_p2;
wire   [13:0] add_ln166_fu_1837_p2;
wire   [0:0] tmp_9_fu_1824_p3;
wire   [13:0] select_ln166_fu_1842_p3;
wire   [0:0] tmp_13_fu_1856_p3;
wire   [0:0] icmp_ln22_fu_1870_p2;
wire   [0:0] xor_ln22_fu_1864_p2;
wire   [0:0] tmp_14_fu_1882_p3;
wire   [0:0] icmp_ln26_fu_1896_p2;
wire   [0:0] xor_ln26_fu_1890_p2;
wire   [8:0] grp_fu_1916_p0;
wire   [2:0] grp_fu_1916_p1;
wire   [2:0] grp_fu_1936_p1;
wire   [63:0] bitcast_ln716_fu_1955_p1;
wire   [10:0] tmp_s_fu_1971_p4;
wire   [51:0] trunc_ln168_1_fu_1985_p1;
wire   [52:0] zext_ln168_1_cast_fu_1989_p3;
wire   [53:0] zext_ln168_1_fu_1997_p1;
wire   [53:0] sub_ln168_fu_2001_p2;
wire   [62:0] trunc_ln168_fu_1959_p1;
wire   [11:0] zext_ln168_fu_1981_p1;
wire   [11:0] sub_ln168_1_fu_2021_p2;
wire   [10:0] trunc_ln168_2_fu_2027_p1;
wire   [10:0] add_ln168_fu_2037_p2;
wire   [10:0] sub_ln168_2_fu_2043_p2;
wire   [53:0] zext_ln168_2_fu_2072_p1;
wire   [53:0] ashr_ln168_fu_2075_p2;
wire   [0:0] icmp_ln168_3_fu_2067_p2;
wire   [15:0] trunc_ln14_1_fu_2080_p1;
wire   [15:0] select_ln14_4_fu_2084_p3;
wire   [15:0] select_ln168_1cast_fu_2104_p1;
wire   [0:0] icmp_ln168_4_fu_2099_p2;
wire   [15:0] shl_ln168_fu_2107_p2;
wire   [0:0] xor_ln168_fu_2120_p2;
wire   [0:0] or_ln168_fu_2130_p2;
wire   [0:0] xor_ln168_1_fu_2134_p2;
wire   [0:0] and_ln168_fu_2125_p2;
wire   [0:0] and_ln168_1_fu_2140_p2;
wire   [15:0] phi_ln_fu_2154_p6;
wire   [15:0] phi_ln_fu_2154_p8;
wire   [15:0] phi_ln_fu_2154_p9;
wire   [2:0] phi_ln_fu_2154_p10;
wire   [63:0] bitcast_ln716_1_fu_2177_p1;
wire   [10:0] tmp_12_fu_2193_p4;
wire   [51:0] trunc_ln169_1_fu_2207_p1;
wire   [52:0] zext_ln169_1_cast_fu_2211_p3;
wire   [53:0] zext_ln169_1_fu_2219_p1;
wire   [53:0] sub_ln169_fu_2223_p2;
wire   [62:0] trunc_ln169_fu_2181_p1;
wire   [11:0] zext_ln169_fu_2203_p1;
wire   [11:0] sub_ln169_1_fu_2243_p2;
wire   [10:0] trunc_ln169_2_fu_2249_p1;
wire   [10:0] add_ln169_fu_2259_p2;
wire   [10:0] sub_ln169_2_fu_2265_p2;
wire  signed [34:0] grp_fu_6931_p3;
wire  signed [35:0] sext_ln14_4_fu_2292_p1;
wire  signed [35:0] sext_ln14_3_fu_2289_p1;
wire   [35:0] s1_fu_2295_p2;
wire   [53:0] zext_ln169_2_fu_2316_p1;
wire   [53:0] ashr_ln169_fu_2319_p2;
wire   [0:0] icmp_ln169_3_fu_2311_p2;
wire   [15:0] trunc_ln14_3_fu_2324_p1;
wire   [15:0] select_ln14_5_fu_2328_p3;
wire   [15:0] select_ln169_1cast_fu_2348_p1;
wire   [0:0] icmp_ln169_4_fu_2343_p2;
wire   [15:0] shl_ln169_fu_2351_p2;
wire   [0:0] xor_ln169_fu_2364_p2;
wire   [0:0] or_ln169_fu_2374_p2;
wire   [0:0] xor_ln169_1_fu_2378_p2;
wire   [0:0] and_ln169_fu_2369_p2;
wire   [0:0] and_ln169_1_fu_2384_p2;
wire   [15:0] phi_ln14_1_fu_2398_p6;
wire   [15:0] phi_ln14_1_fu_2398_p8;
wire   [15:0] phi_ln14_1_fu_2398_p9;
wire   [2:0] phi_ln14_1_fu_2398_p10;
wire  signed [34:0] grp_fu_6937_p3;
wire  signed [35:0] sext_ln14_11_fu_2424_p1;
wire  signed [35:0] sext_ln14_8_fu_2421_p1;
wire   [35:0] s1_1_fu_2427_p2;
wire  signed [15:0] dx2_fu_2455_p2;
wire  signed [15:0] dx4_fu_2471_p2;
wire  signed [34:0] grp_fu_6943_p3;
wire  signed [35:0] sext_ln14_16_fu_2510_p1;
wire  signed [35:0] sext_ln14_15_fu_2507_p1;
wire   [35:0] s1_2_fu_2513_p2;
wire  signed [25:0] sext_ln162_1_fu_2532_p1;
wire  signed [25:0] sext_ln162_fu_2529_p1;
wire   [1:0] x_mod3_fu_2579_p7;
wire   [1:0] trunc_ln21_fu_2571_p1;
wire   [1:0] conv3_i_i62_1_i_cast872_cast1004_cast_fu_2604_p7;
wire   [1:0] x_mod3_1_fu_2624_p7;
wire  signed [26:0] sext_ln162_2_fu_2644_p1;
wire  signed [26:0] sext_ln162_3_fu_2647_p1;
wire   [9:0] zext_ln23_fu_2679_p1;
wire   [9:0] zext_ln23_1_fu_2682_p1;
wire  signed [9:0] sub_ln23_fu_2685_p2;
wire   [11:0] mul_ln23_fu_2695_p1;
wire   [21:0] mul_ln23_fu_2695_p2;
wire   [1:0] y_mod3_fu_2728_p7;
wire   [1:0] trunc_ln21_1_fu_2676_p1;
wire   [1:0] y_mod3_1_fu_2756_p7;
wire   [1:0] y_mod3_2_fu_2776_p7;
wire   [9:0] zext_ln23_2_fu_2753_p1;
wire   [9:0] zext_ln23_3_fu_2796_p1;
wire  signed [9:0] sub_ln23_1_fu_2799_p2;
wire   [11:0] mul_ln23_1_fu_2809_p1;
wire   [21:0] mul_ln23_1_fu_2809_p2;
wire   [9:0] zext_ln23_4_fu_2837_p1;
wire   [9:0] zext_ln23_5_fu_2840_p1;
wire  signed [9:0] sub_ln23_2_fu_2843_p2;
wire   [11:0] mul_ln23_2_fu_2853_p1;
wire   [21:0] mul_ln23_2_fu_2853_p2;
wire  signed [27:0] grp_fu_6957_p3;
wire   [15:0] cross2_r5_fu_2894_p4;
wire   [15:0] cross2_r2_fu_2903_p2;
wire   [15:0] cross2_r8_fu_2928_p2;
wire   [15:0] cross2_r1_fu_2908_p2;
wire   [15:0] cross2_r3_fu_2913_p2;
wire   [15:0] cross2_r4_fu_2918_p2;
wire   [15:0] cross2_r6_fu_2923_p2;
wire   [15:0] cross2_r7_fu_2933_p2;
wire   [15:0] cross2_r9_fu_2938_p2;
wire   [20:0] sub_ln23_3_fu_3014_p2;
wire   [6:0] tmp_58_cast_fu_3019_p4;
wire   [6:0] select_ln23_fu_3029_p3;
wire   [6:0] sub_ln23_4_fu_3035_p2;
wire   [9:0] zext_ln35_fu_3047_p1;
wire   [9:0] zext_ln35_1_fu_3050_p1;
wire  signed [9:0] sub_ln35_fu_3053_p2;
wire   [11:0] mul_ln35_fu_3063_p1;
wire   [21:0] mul_ln35_fu_3063_p2;
wire   [9:0] zext_ln35_2_fu_3091_p1;
wire   [9:0] zext_ln35_4_fu_3097_p1;
wire  signed [9:0] sub_ln35_1_fu_3100_p2;
wire   [11:0] mul_ln35_1_fu_3110_p1;
wire   [21:0] mul_ln35_1_fu_3110_p2;
wire   [9:0] zext_ln35_3_fu_3094_p1;
wire   [9:0] zext_ln35_5_fu_3138_p1;
wire  signed [9:0] sub_ln35_2_fu_3141_p2;
wire   [11:0] mul_ln35_2_fu_3151_p1;
wire   [21:0] mul_ln35_2_fu_3151_p2;
wire   [20:0] sub_ln23_5_fu_3179_p2;
wire   [6:0] tmp_74_cast_fu_3184_p4;
wire   [6:0] select_ln23_2_fu_3194_p3;
wire   [6:0] sub_ln23_6_fu_3200_p2;
wire   [20:0] sub_ln23_7_fu_3212_p2;
wire   [6:0] tmp_78_cast_fu_3217_p4;
wire   [6:0] select_ln23_4_fu_3227_p3;
wire   [6:0] sub_ln23_8_fu_3233_p2;
wire  signed [27:0] grp_fu_6966_p3;
wire   [15:0] cross3_r5_fu_3255_p4;
wire   [0:0] sign1_r5_fu_3300_p3;
wire   [0:0] sign3_r5_fu_3307_p3;
wire   [0:0] xor_ln84_fu_3314_p2;
wire   [0:0] xor_ln84_1_fu_3319_p2;
wire   [0:0] or_ln84_fu_3324_p2;
wire   [0:0] sign1_r2_fu_3336_p3;
wire   [0:0] sign3_r2_fu_3344_p3;
wire   [0:0] xor_ln96_fu_3352_p2;
wire   [0:0] xor_ln96_1_fu_3357_p2;
wire   [0:0] or_ln96_fu_3362_p2;
wire   [15:0] cross1_r4_fu_3273_p2;
wire   [15:0] cross3_r4_fu_3277_p2;
wire   [0:0] sign1_r4_fu_3374_p3;
wire   [0:0] sign3_r4_fu_3382_p3;
wire   [0:0] xor_ln110_fu_3390_p2;
wire   [0:0] xor_ln110_1_fu_3395_p2;
wire   [0:0] or_ln110_fu_3400_p2;
wire   [15:0] cross1_r6_fu_3282_p2;
wire   [15:0] cross3_r6_fu_3286_p2;
wire   [0:0] sign1_r6_fu_3412_p3;
wire   [0:0] sign3_r6_fu_3420_p3;
wire   [0:0] xor_ln117_fu_3428_p2;
wire   [0:0] xor_ln117_1_fu_3433_p2;
wire   [0:0] or_ln117_fu_3438_p2;
wire   [0:0] sign1_r8_fu_3450_p3;
wire   [0:0] sign3_r8_fu_3458_p3;
wire   [0:0] xor_ln131_fu_3466_p2;
wire   [0:0] xor_ln131_1_fu_3471_p2;
wire   [0:0] or_ln131_fu_3476_p2;
wire   [0:0] inside_r8_fu_3482_p2;
wire   [0:0] and_ln156_1_fu_3488_p2;
wire   [0:0] inside_r4_fu_3406_p2;
wire   [0:0] and_ln158_1_fu_3498_p2;
wire   [0:0] inside_r5_fu_3330_p2;
wire   [0:0] and_ln159_1_fu_3508_p2;
wire   [0:0] inside_r6_fu_3444_p2;
wire   [0:0] and_ln160_1_fu_3518_p2;
wire   [0:0] inside_r2_fu_3368_p2;
wire   [0:0] and_ln162_1_fu_3528_p2;
wire   [3:0] p_shl1_fu_3544_p3;
wire   [3:0] zext_ln32_fu_3541_p1;
wire   [20:0] sub_ln35_3_fu_3557_p2;
wire   [6:0] tmp_62_cast_fu_3562_p4;
wire   [6:0] select_ln35_fu_3572_p3;
wire   [6:0] sub_ln35_4_fu_3578_p2;
wire   [3:0] p_shl2_fu_3593_p3;
wire   [3:0] zext_ln32_1_fu_3590_p1;
wire   [3:0] sub_ln32_2_fu_3600_p2;
wire   [3:0] conv3_i_i62_i_cast868_cast1000_cast9_cast104_fu_3538_p1;
wire   [20:0] sub_ln35_5_fu_3612_p2;
wire   [6:0] tmp_66_cast_fu_3617_p4;
wire   [6:0] select_ln35_2_fu_3627_p3;
wire   [6:0] sub_ln35_6_fu_3633_p2;
wire   [3:0] p_shl_fu_3648_p3;
wire   [3:0] zext_ln32_2_fu_3645_p1;
wire   [3:0] sub_ln32_3_fu_3655_p2;
wire   [20:0] sub_ln35_7_fu_3667_p2;
wire   [6:0] tmp_70_cast_fu_3672_p4;
wire   [6:0] select_ln35_4_fu_3682_p3;
wire   [6:0] sub_ln35_8_fu_3688_p2;
wire   [3:0] sub_ln32_1_fu_3551_p2;
wire   [3:0] conv3_i_i62_1_i_cast872_cast1004_cast17_cast120_fu_3700_p1;
wire   [3:0] conv3_i_i62_2_i_cast873_cast1005_cast19_cast124_fu_3721_p1;
wire   [3:0] add_ln32_2_fu_3703_p2;
wire   [0:0] or_ln37_1_fu_3796_p2;
wire   [0:0] or_ln37_fu_3790_p2;
wire   [0:0] or_ln37_4_fu_3814_p2;
wire   [0:0] or_ln37_3_fu_3808_p2;
wire   [0:0] or_ln37_5_fu_3820_p2;
wire   [0:0] or_ln37_2_fu_3802_p2;
wire   [3:0] add_ln32_3_fu_3709_p2;
wire   [0:0] or_ln37_8_fu_3886_p2;
wire   [0:0] or_ln37_7_fu_3880_p2;
wire   [0:0] or_ln37_11_fu_3904_p2;
wire   [0:0] or_ln37_10_fu_3898_p2;
wire   [0:0] or_ln37_12_fu_3910_p2;
wire   [0:0] or_ln37_9_fu_3892_p2;
wire   [3:0] add_ln32_4_fu_3715_p2;
wire   [3:0] bram_index_fu_3724_p2;
wire   [3:0] add_ln32_fu_3606_p2;
wire   [0:0] or_ln38_1_fu_4120_p2;
wire   [0:0] or_ln38_fu_4114_p2;
wire   [0:0] or_ln38_4_fu_4138_p2;
wire   [0:0] or_ln38_3_fu_4132_p2;
wire   [0:0] or_ln38_5_fu_4144_p2;
wire   [0:0] or_ln38_2_fu_4126_p2;
wire   [3:0] add_ln32_1_fu_3661_p2;
wire   [0:0] or_ln38_8_fu_4210_p2;
wire   [0:0] or_ln38_7_fu_4204_p2;
wire   [0:0] or_ln38_11_fu_4228_p2;
wire   [0:0] or_ln38_10_fu_4222_p2;
wire   [0:0] or_ln38_12_fu_4234_p2;
wire   [0:0] or_ln38_9_fu_4216_p2;
wire   [54:0] sub_ln162_fu_4251_p2;
wire   [22:0] tmp_19_cast_fu_4256_p4;
wire   [22:0] select_ln162_fu_4266_p3;
wire   [15:0] cross1_r1_fu_4278_p2;
wire   [15:0] cross3_r1_fu_4282_p2;
wire   [0:0] sign1_r1_fu_4310_p3;
wire   [0:0] sign3_r1_fu_4318_p3;
wire   [0:0] xor_ln90_fu_4326_p2;
wire   [0:0] xor_ln90_1_fu_4331_p2;
wire   [0:0] or_ln90_fu_4336_p2;
wire   [15:0] cross1_r3_fu_4286_p2;
wire   [15:0] cross3_r3_fu_4290_p2;
wire   [0:0] sign1_r3_fu_4348_p3;
wire   [0:0] sign3_r3_fu_4356_p3;
wire   [0:0] xor_ln103_fu_4364_p2;
wire   [0:0] xor_ln103_1_fu_4369_p2;
wire   [0:0] or_ln103_fu_4374_p2;
wire   [15:0] cross1_r7_fu_4294_p2;
wire   [15:0] cross3_r7_fu_4298_p2;
wire   [0:0] sign1_r7_fu_4386_p3;
wire   [0:0] sign3_r7_fu_4394_p3;
wire   [0:0] xor_ln124_fu_4402_p2;
wire   [0:0] xor_ln124_1_fu_4407_p2;
wire   [0:0] or_ln124_fu_4412_p2;
wire   [15:0] cross1_r9_fu_4302_p2;
wire   [15:0] cross3_r9_fu_4306_p2;
wire   [0:0] sign1_r9_fu_4424_p3;
wire   [0:0] sign3_r9_fu_4432_p3;
wire   [0:0] xor_ln138_fu_4440_p2;
wire   [0:0] xor_ln138_1_fu_4445_p2;
wire   [0:0] or_ln138_fu_4450_p2;
wire   [0:0] and_ln155_1_fu_4462_p2;
wire   [0:0] inside_r7_fu_4418_p2;
wire   [0:0] and_ln157_1_fu_4472_p2;
wire   [0:0] inside_r9_fu_4456_p2;
wire   [0:0] and_ln161_1_fu_4482_p2;
wire   [0:0] inside_r1_fu_4342_p2;
wire   [0:0] and_ln163_1_fu_4492_p2;
wire   [0:0] inside_r3_fu_4380_p2;
wire   [0:0] and_ln163_fu_4496_p2;
wire   [0:0] and_ln161_fu_4486_p2;
wire   [0:0] and_ln157_fu_4476_p2;
wire   [0:0] and_ln155_fu_4466_p2;
wire   [6:0] x_index_10_fu_4519_p3;
wire   [6:0] x_index_9_fu_4524_p3;
wire   [6:0] x_index_8_fu_4529_p3;
wire   [6:0] x_index_7_fu_4534_p3;
wire   [6:0] x_index_6_fu_4539_p3;
wire   [6:0] x_index_5_fu_4544_p3;
wire   [6:0] x_index_4_fu_4549_p3;
wire   [6:0] x_index_3_fu_4554_p3;
wire   [6:0] x_index_2_fu_4559_p3;
wire   [0:0] or_ln37_15_fu_4622_p2;
wire   [0:0] or_ln37_14_fu_4618_p2;
wire   [0:0] or_ln37_18_fu_4636_p2;
wire   [0:0] or_ln37_17_fu_4632_p2;
wire   [0:0] or_ln37_19_fu_4640_p2;
wire   [0:0] or_ln37_16_fu_4626_p2;
wire   [0:0] or_ln37_20_fu_4646_p2;
wire   [6:0] x_index_19_fu_4564_p3;
wire   [6:0] x_index_18_fu_4570_p3;
wire   [6:0] x_index_17_fu_4576_p3;
wire   [6:0] x_index_16_fu_4582_p3;
wire   [6:0] x_index_15_fu_4588_p3;
wire   [6:0] x_index_14_fu_4594_p3;
wire   [6:0] x_index_13_fu_4600_p3;
wire   [6:0] x_index_12_fu_4606_p3;
wire   [6:0] x_index_11_fu_4612_p3;
wire   [0:0] or_ln37_22_fu_4711_p2;
wire   [0:0] or_ln37_21_fu_4707_p2;
wire   [0:0] or_ln37_25_fu_4725_p2;
wire   [0:0] or_ln37_24_fu_4721_p2;
wire   [0:0] or_ln37_26_fu_4729_p2;
wire   [0:0] or_ln37_23_fu_4715_p2;
wire   [0:0] or_ln37_27_fu_4735_p2;
wire   [6:0] x_index_28_fu_4652_p3;
wire   [6:0] x_index_27_fu_4659_p3;
wire   [6:0] x_index_26_fu_4665_p3;
wire   [6:0] x_index_25_fu_4671_p3;
wire   [6:0] x_index_24_fu_4677_p3;
wire   [6:0] x_index_23_fu_4683_p3;
wire   [6:0] x_index_22_fu_4689_p3;
wire   [6:0] x_index_21_fu_4695_p3;
wire   [6:0] x_index_20_fu_4701_p3;
wire   [0:0] or_ln37_29_fu_4820_p2;
wire   [0:0] or_ln37_28_fu_4816_p2;
wire   [0:0] icmp_ln37_41_fu_4796_p2;
wire   [0:0] icmp_ln37_43_fu_4806_p2;
wire   [0:0] icmp_ln37_42_fu_4801_p2;
wire   [0:0] icmp_ln37_48_fu_4811_p2;
wire   [0:0] or_ln37_32_fu_4836_p2;
wire   [0:0] or_ln37_31_fu_4830_p2;
wire   [0:0] or_ln37_33_fu_4842_p2;
wire   [0:0] or_ln37_30_fu_4824_p2;
wire   [0:0] or_ln37_34_fu_4848_p2;
wire   [6:0] x_index_38_fu_4741_p3;
wire   [6:0] x_index_37_fu_4748_p3;
wire   [6:0] x_index_36_fu_4754_p3;
wire   [6:0] x_index_35_fu_4760_p3;
wire   [6:0] x_index_34_fu_4766_p3;
wire   [6:0] x_index_33_fu_4772_p3;
wire   [6:0] x_index_32_fu_4778_p3;
wire   [6:0] x_index_31_fu_4784_p3;
wire   [6:0] x_index_30_fu_4790_p3;
wire   [0:0] or_ln37_36_fu_4937_p2;
wire   [0:0] or_ln37_35_fu_4933_p2;
wire   [0:0] icmp_ln37_49_fu_4913_p2;
wire   [0:0] icmp_ln37_51_fu_4923_p2;
wire   [0:0] icmp_ln37_50_fu_4918_p2;
wire   [0:0] icmp_ln37_56_fu_4928_p2;
wire   [0:0] or_ln37_39_fu_4953_p2;
wire   [0:0] or_ln37_38_fu_4947_p2;
wire   [0:0] or_ln37_40_fu_4959_p2;
wire   [0:0] or_ln37_37_fu_4941_p2;
wire   [0:0] or_ln37_41_fu_4965_p2;
wire   [6:0] x_index_47_fu_4854_p3;
wire   [6:0] x_index_46_fu_4861_p3;
wire   [6:0] x_index_45_fu_4868_p3;
wire   [6:0] x_index_44_fu_4874_p3;
wire   [6:0] x_index_43_fu_4880_p3;
wire   [6:0] x_index_42_fu_4886_p3;
wire   [6:0] x_index_41_fu_4892_p3;
wire   [6:0] x_index_40_fu_4899_p3;
wire   [6:0] x_index_39_fu_4906_p3;
wire   [6:0] y_index_10_fu_5030_p3;
wire   [6:0] y_index_9_fu_5035_p3;
wire   [6:0] y_index_8_fu_5040_p3;
wire   [6:0] y_index_7_fu_5045_p3;
wire   [6:0] y_index_6_fu_5050_p3;
wire   [6:0] y_index_5_fu_5055_p3;
wire   [6:0] y_index_4_fu_5060_p3;
wire   [6:0] y_index_3_fu_5065_p3;
wire   [6:0] y_index_2_fu_5070_p3;
wire   [6:0] y_index_20_fu_5075_p3;
wire   [6:0] y_index_19_fu_5081_p3;
wire   [6:0] y_index_18_fu_5087_p3;
wire   [6:0] y_index_17_fu_5093_p3;
wire   [6:0] y_index_16_fu_5099_p3;
wire   [6:0] y_index_15_fu_5105_p3;
wire   [6:0] y_index_14_fu_5111_p3;
wire   [6:0] y_index_13_fu_5117_p3;
wire   [6:0] y_index_12_fu_5123_p3;
wire   [6:0] y_index_29_fu_5129_p3;
wire   [6:0] y_index_28_fu_5135_p3;
wire   [6:0] y_index_27_fu_5141_p3;
wire   [6:0] y_index_26_fu_5147_p3;
wire   [6:0] y_index_25_fu_5153_p3;
wire   [6:0] y_index_24_fu_5159_p3;
wire   [6:0] y_index_23_fu_5165_p3;
wire   [6:0] y_index_22_fu_5171_p3;
wire   [6:0] y_index_21_fu_5177_p3;
wire   [6:0] y_index_38_fu_5183_p3;
wire   [6:0] y_index_37_fu_5189_p3;
wire   [6:0] y_index_36_fu_5195_p3;
wire   [6:0] y_index_35_fu_5201_p3;
wire   [6:0] y_index_34_fu_5207_p3;
wire   [6:0] y_index_33_fu_5213_p3;
wire   [6:0] y_index_32_fu_5219_p3;
wire   [6:0] y_index_31_fu_5225_p3;
wire   [6:0] y_index_30_fu_5231_p3;
wire   [6:0] y_index_47_fu_5237_p3;
wire   [6:0] y_index_46_fu_5244_p3;
wire   [6:0] y_index_45_fu_5250_p3;
wire   [6:0] y_index_44_fu_5256_p3;
wire   [6:0] y_index_43_fu_5262_p3;
wire   [6:0] y_index_42_fu_5268_p3;
wire   [6:0] y_index_41_fu_5274_p3;
wire   [6:0] y_index_40_fu_5280_p3;
wire   [6:0] y_index_39_fu_5286_p3;
wire   [6:0] y_index_56_fu_5292_p3;
wire   [6:0] y_index_55_fu_5299_p3;
wire   [6:0] y_index_54_fu_5305_p3;
wire   [6:0] y_index_53_fu_5311_p3;
wire   [6:0] y_index_52_fu_5317_p3;
wire   [6:0] y_index_51_fu_5323_p3;
wire   [6:0] y_index_50_fu_5329_p3;
wire   [6:0] y_index_49_fu_5335_p3;
wire   [6:0] y_index_48_fu_5341_p3;
wire   [6:0] y_index_65_fu_5347_p3;
wire   [6:0] y_index_64_fu_5354_p3;
wire   [6:0] y_index_63_fu_5361_p3;
wire   [6:0] y_index_62_fu_5367_p3;
wire   [6:0] y_index_61_fu_5373_p3;
wire   [6:0] y_index_60_fu_5379_p3;
wire   [6:0] y_index_59_fu_5385_p3;
wire   [6:0] y_index_58_fu_5392_p3;
wire   [6:0] y_index_57_fu_5399_p3;
wire   [2:0] valid_index_8_cast_cast_cast_cast_fu_5465_p3;
wire   [2:0] valid_index_fu_5528_p3;
wire   [0:0] empty_50_fu_5549_p2;
wire   [2:0] valid_index_15_cast_fu_5542_p3;
wire   [2:0] valid_index_7_cast_cast_cast_cast_fu_5472_p3;
wire   [0:0] empty_51_fu_5568_p2;
wire   [2:0] valid_index_14_cast_fu_5561_p3;
wire   [2:0] valid_index_6_cast_cast_cast_cast_fu_5479_p3;
wire   [0:0] empty_52_fu_5587_p2;
wire   [2:0] valid_index_13_cast_fu_5580_p3;
wire   [2:0] valid_index_5_cast_cast_cast_cast_fu_5486_p3;
wire   [0:0] empty_53_fu_5606_p2;
wire   [2:0] valid_index_12_cast_fu_5599_p3;
wire   [2:0] valid_index_4_cast_cast_cast_cast_fu_5493_p3;
wire   [0:0] empty_54_fu_5625_p2;
wire   [2:0] valid_index_11_cast_fu_5618_p3;
wire   [2:0] valid_index_3_cast_cast_cast_cast_fu_5500_p3;
wire   [0:0] empty_55_fu_5644_p2;
wire   [2:0] valid_index_10_cast_fu_5637_p3;
wire   [2:0] valid_index_2_cast_cast_cast_cast_fu_5507_p3;
wire   [0:0] empty_56_fu_5663_p2;
wire   [2:0] valid_index_9_cast_fu_5656_p3;
wire   [2:0] select_ln184_fu_5514_p3;
wire   [0:0] empty_57_fu_5682_p2;
wire   [2:0] valid_index_8_cast_fu_5675_p3;
wire   [2:0] select_ln184_cast_cast_fu_5521_p3;
wire   [2:0] valid_index_9_fu_5535_p3;
wire   [2:0] valid_index_10_fu_5694_p3;
wire   [0:0] empty_58_fu_5716_p2;
wire   [2:0] valid_index_33_fu_5709_p3;
wire   [2:0] valid_index_8_fu_5553_p3;
wire   [0:0] empty_59_fu_5735_p2;
wire   [2:0] valid_index_32_fu_5728_p3;
wire   [2:0] valid_index_7_fu_5572_p3;
wire   [0:0] empty_60_fu_5754_p2;
wire   [2:0] valid_index_31_fu_5747_p3;
wire   [2:0] valid_index_6_fu_5591_p3;
wire   [0:0] empty_61_fu_5773_p2;
wire   [2:0] valid_index_30_fu_5766_p3;
wire   [2:0] valid_index_5_fu_5610_p3;
wire   [0:0] empty_62_fu_5792_p2;
wire   [2:0] valid_index_29_fu_5785_p3;
wire   [2:0] valid_index_4_fu_5629_p3;
wire   [0:0] empty_63_fu_5811_p2;
wire   [2:0] valid_index_28_fu_5804_p3;
wire   [2:0] valid_index_3_fu_5648_p3;
wire   [0:0] empty_64_fu_5830_p2;
wire   [2:0] valid_index_27_fu_5823_p3;
wire   [2:0] valid_index_2_fu_5667_p3;
wire   [0:0] empty_65_fu_5849_p2;
wire   [2:0] valid_index_26_fu_5842_p3;
wire   [2:0] valid_index_1_fu_5686_p3;
wire   [2:0] valid_index_19_fu_5701_p3;
wire   [2:0] valid_index_20_fu_5861_p3;
wire   [2:0] valid_index_37_fu_5869_p3;
wire   [0:0] empty_66_fu_5889_p2;
wire   [2:0] valid_index_51_fu_5881_p3;
wire   [2:0] valid_index_18_fu_5720_p3;
wire   [2:0] valid_index_36_fu_5894_p3;
wire   [0:0] empty_67_fu_5913_p2;
wire   [2:0] valid_index_50_fu_5906_p3;
wire   [2:0] valid_index_17_fu_5739_p3;
wire   [2:0] valid_index_35_fu_5917_p3;
wire   [0:0] empty_68_fu_5936_p2;
wire   [2:0] valid_index_49_fu_5929_p3;
wire   [2:0] valid_index_16_fu_5758_p3;
wire   [2:0] valid_index_34_fu_5940_p3;
wire   [0:0] empty_69_fu_5959_p2;
wire   [2:0] valid_index_48_fu_5952_p3;
wire   [2:0] valid_index_15_fu_5777_p3;
wire   [2:0] valid_index_25_fu_5963_p3;
wire   [0:0] empty_70_fu_5982_p2;
wire   [2:0] valid_index_47_fu_5975_p3;
wire   [2:0] valid_index_14_fu_5796_p3;
wire   [2:0] valid_index_24_fu_5986_p3;
wire   [0:0] empty_71_fu_6006_p2;
wire   [2:0] valid_index_46_fu_5998_p3;
wire   [2:0] valid_index_13_fu_5815_p3;
wire   [2:0] valid_index_23_fu_6011_p3;
wire   [0:0] empty_72_fu_6031_p2;
wire   [2:0] valid_index_45_fu_6023_p3;
wire   [2:0] valid_index_12_fu_5834_p3;
wire   [2:0] valid_index_22_fu_6036_p3;
wire   [0:0] or_ln184_fu_6056_p2;
wire   [2:0] select_ln184_1_fu_6048_p3;
wire   [2:0] valid_index_11_fu_5853_p3;
wire   [2:0] valid_index_21_fu_6061_p3;
wire   [3:0] valid_index_62_cast_cast_fu_5877_p1;
wire   [3:0] valid_index_61_cast_cast_fu_5902_p1;
wire   [3:0] valid_index_60_cast_cast_fu_5925_p1;
wire   [3:0] valid_index_59_cast_cast_fu_5948_p1;
wire   [3:0] valid_index_58_cast_cast_fu_5971_p1;
wire   [3:0] valid_index_57_cast_cast_fu_5994_p1;
wire   [3:0] valid_index_56_cast_cast_fu_6019_p1;
wire   [3:0] valid_index_55_cast_cast_fu_6044_p1;
wire   [3:0] zext_ln184_fu_6069_p1;
wire   [22:0] sub_ln162_1_fu_4272_p2;
wire   [17:0] tmp_15_fu_6141_p4;
wire   [17:0] tmp_18_fu_6151_p4;
wire   [3:0] valid_index_38_fu_6133_p3;
wire   [8:0] results_fu_4502_p10;
wire   [31:0] zext_ln32_3_fu_6168_p1;
wire   [13:0] tmp_19_fu_6180_p3;
wire   [3:0] valid_index_39_fu_6125_p3;
wire   [31:0] zext_ln32_4_fu_6193_p1;
wire   [13:0] tmp_20_fu_6205_p3;
wire   [3:0] valid_index_40_fu_6117_p3;
wire   [31:0] zext_ln32_5_fu_6218_p1;
wire   [13:0] tmp_21_fu_6230_p3;
wire   [3:0] valid_index_41_fu_6110_p3;
wire   [31:0] zext_ln32_6_fu_6243_p1;
wire   [13:0] tmp_25_fu_6255_p3;
wire   [3:0] valid_index_42_fu_6103_p3;
wire   [31:0] zext_ln32_7_fu_6268_p1;
wire   [13:0] tmp_26_fu_6280_p3;
wire   [3:0] valid_index_43_fu_6096_p3;
wire   [31:0] zext_ln32_8_fu_6293_p1;
wire   [13:0] tmp_27_fu_6305_p3;
wire   [3:0] valid_index_44_fu_6089_p3;
wire   [31:0] zext_ln32_9_fu_6318_p1;
wire   [13:0] tmp_28_fu_6330_p3;
wire   [3:0] valid_index_52_fu_6081_p3;
wire   [31:0] zext_ln32_10_fu_6343_p1;
wire   [13:0] tmp_29_fu_6355_p3;
wire   [3:0] valid_index_53_fu_6073_p3;
wire   [31:0] zext_ln32_11_fu_6368_p1;
wire   [13:0] tmp_30_fu_6380_p3;
wire   [0:0] trunc_ln194_fu_6591_p1;
wire   [0:0] tmp_77_fu_6600_p3;
wire   [0:0] tmp_78_fu_6613_p3;
wire   [0:0] tmp_79_fu_6626_p3;
wire   [0:0] tmp_80_fu_6639_p3;
wire   [0:0] tmp_81_fu_6652_p3;
wire   [0:0] tmp_82_fu_6665_p3;
wire   [0:0] tmp_83_fu_6678_p3;
wire   [0:0] tmp_84_fu_6691_p3;
wire   [13:0] tmp_31_fu_6704_p3;
wire   [13:0] tmp_32_fu_6715_p3;
wire   [13:0] tmp_33_fu_6726_p3;
wire   [13:0] tmp_34_fu_6737_p3;
wire   [13:0] tmp_35_fu_6748_p3;
wire   [13:0] tmp_36_fu_6759_p3;
wire   [13:0] tmp_37_fu_6770_p3;
wire   [13:0] tmp_38_fu_6781_p3;
wire   [13:0] tmp_39_fu_6792_p3;
wire   [17:0] grp_fu_6803_p0;
wire   [17:0] grp_fu_6811_p0;
wire  signed [32:0] grp_fu_6811_p2;
wire   [17:0] grp_fu_6819_p0;
wire   [17:0] grp_fu_6828_p0;
wire  signed [32:0] grp_fu_6828_p2;
wire   [17:0] grp_fu_6836_p0;
wire   [17:0] grp_fu_6845_p0;
wire  signed [15:0] grp_fu_6845_p1;
wire   [17:0] grp_fu_6852_p0;
wire  signed [15:0] grp_fu_6852_p1;
wire  signed [32:0] grp_fu_6852_p2;
wire   [17:0] grp_fu_6859_p0;
wire  signed [15:0] grp_fu_6859_p1;
wire   [17:0] grp_fu_6867_p0;
wire  signed [15:0] grp_fu_6867_p1;
wire  signed [32:0] grp_fu_6867_p2;
wire   [17:0] grp_fu_6874_p0;
wire  signed [15:0] grp_fu_6874_p1;
wire   [17:0] grp_fu_6882_p0;
wire  signed [15:0] grp_fu_6882_p1;
wire   [17:0] grp_fu_6889_p0;
wire  signed [15:0] grp_fu_6889_p1;
wire  signed [32:0] grp_fu_6889_p2;
wire   [17:0] grp_fu_6896_p0;
wire  signed [15:0] grp_fu_6896_p1;
wire   [17:0] grp_fu_6904_p0;
wire  signed [15:0] grp_fu_6904_p1;
wire  signed [32:0] grp_fu_6904_p2;
wire   [17:0] grp_fu_6911_p0;
wire  signed [15:0] grp_fu_6911_p1;
wire   [7:0] grp_fu_6919_p1;
wire   [13:0] grp_fu_6919_p2;
wire   [17:0] grp_fu_6931_p0;
wire  signed [15:0] grp_fu_6931_p1;
wire  signed [32:0] grp_fu_6931_p2;
wire   [17:0] grp_fu_6937_p0;
wire  signed [15:0] grp_fu_6937_p1;
wire  signed [32:0] grp_fu_6937_p2;
wire   [17:0] grp_fu_6943_p0;
wire  signed [15:0] grp_fu_6943_p1;
wire  signed [32:0] grp_fu_6943_p2;
reg    grp_fu_910_ce;
reg    grp_fu_915_ce;
reg    grp_fu_918_ce;
reg    grp_fu_923_ce;
reg    grp_fu_928_ce;
reg    grp_fu_1916_ce;
reg    grp_fu_1936_ce;
reg    grp_fu_6803_ce;
reg    grp_fu_6811_ce;
reg    grp_fu_6819_ce;
reg    grp_fu_6828_ce;
reg    grp_fu_6836_ce;
reg    grp_fu_6845_ce;
reg    grp_fu_6852_ce;
reg    grp_fu_6859_ce;
reg    grp_fu_6867_ce;
reg    grp_fu_6874_ce;
reg    grp_fu_6882_ce;
reg    grp_fu_6889_ce;
reg    grp_fu_6896_ce;
reg    grp_fu_6904_ce;
reg    grp_fu_6911_ce;
reg    grp_fu_6919_ce;
reg    grp_fu_6931_ce;
reg    grp_fu_6937_ce;
reg    grp_fu_6943_ce;
reg    grp_fu_6949_ce;
reg    grp_fu_6957_ce;
reg    grp_fu_6966_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter11_stage1;
reg    ap_idle_pp0_0to10;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg   [2:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to12;
reg    ap_done_pending_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_loop_init;
reg    ap_condition_1442;
reg    ap_condition_1445;
reg    ap_condition_1379;
wire  signed [2:0] phi_ln_fu_2154_p1;
wire   [2:0] phi_ln_fu_2154_p3;
wire   [2:0] phi_ln_fu_2154_p5;
wire   [2:0] phi_ln_fu_2154_p7;
wire  signed [2:0] phi_ln14_1_fu_2398_p1;
wire   [2:0] phi_ln14_1_fu_2398_p3;
wire   [2:0] phi_ln14_1_fu_2398_p5;
wire   [2:0] phi_ln14_1_fu_2398_p7;
wire   [1:0] x_mod3_fu_2579_p1;
wire   [1:0] x_mod3_fu_2579_p3;
wire  signed [1:0] x_mod3_fu_2579_p5;
wire   [1:0] conv3_i_i62_1_i_cast872_cast1004_cast_fu_2604_p1;
wire   [1:0] conv3_i_i62_1_i_cast872_cast1004_cast_fu_2604_p3;
wire  signed [1:0] conv3_i_i62_1_i_cast872_cast1004_cast_fu_2604_p5;
wire   [1:0] x_mod3_1_fu_2624_p1;
wire   [1:0] x_mod3_1_fu_2624_p3;
wire  signed [1:0] x_mod3_1_fu_2624_p5;
wire   [1:0] y_mod3_fu_2728_p1;
wire   [1:0] y_mod3_fu_2728_p3;
wire  signed [1:0] y_mod3_fu_2728_p5;
wire   [1:0] y_mod3_1_fu_2756_p1;
wire   [1:0] y_mod3_1_fu_2756_p3;
wire  signed [1:0] y_mod3_1_fu_2756_p5;
wire   [1:0] y_mod3_2_fu_2776_p1;
wire   [1:0] y_mod3_2_fu_2776_p3;
wire  signed [1:0] y_mod3_2_fu_2776_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_rotate_norm_fu_900_ap_start_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

main_process_rotate_norm grp_rotate_norm_fu_900(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rotate_norm_fu_900_ap_start),
    .ap_done(grp_rotate_norm_fu_900_ap_done),
    .ap_idle(grp_rotate_norm_fu_900_ap_idle),
    .ap_ready(grp_rotate_norm_fu_900_ap_ready),
    .ap_ce(grp_rotate_norm_fu_900_ap_ce),
    .i_a11(i_a11),
    .i_a12(i_a12),
    .i_a13(i_a13),
    .i_n_0_0_val(n1_bits_reg_7089),
    .i_n_0_1_val(n2_bits_reg_7123),
    .i_n_0_2_val(grp_rotate_norm_fu_900_i_n_0_2_val),
    .ap_return(grp_rotate_norm_fu_900_ap_return)
);

main_process_dadd_64ns_64ns_64_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_7_full_dsp_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_910_p0),
    .din1(64'd4602678819172646912),
    .ce(grp_fu_910_ce),
    .dout(grp_fu_910_p2)
);

main_process_sitodp_32s_64_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_6_no_dsp_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_915_p0),
    .ce(grp_fu_915_ce),
    .dout(grp_fu_915_p1)
);

main_process_mul_27s_29ns_55_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 55 ))
mul_27s_29ns_55_2_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln162_1_reg_7836),
    .din1(grp_fu_918_p1),
    .ce(grp_fu_918_ce),
    .dout(grp_fu_918_p2)
);

main_process_mul_28s_30ns_57_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 57 ))
mul_28s_30ns_57_2_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln163_1_reg_7375),
    .din1(grp_fu_923_p1),
    .ce(grp_fu_923_ce),
    .dout(grp_fu_923_p2)
);

main_process_mul_28s_30ns_57_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 57 ))
mul_28s_30ns_57_2_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln164_1_reg_7386),
    .din1(grp_fu_928_p1),
    .ce(grp_fu_928_ce),
    .dout(grp_fu_928_p2)
);

main_process_mul_18ns_16s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_18ns_16s_34_1_1_U47(
    .din0(mul_ln14_1_fu_1094_p0),
    .din1(i_a12_cast),
    .dout(mul_ln14_1_fu_1094_p2)
);

main_process_mul_18ns_16s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_18ns_16s_34_1_1_U48(
    .din0(mul_ln15_1_fu_1104_p0),
    .din1(i_a22_cast),
    .dout(mul_ln15_1_fu_1104_p2)
);

main_process_mul_18ns_16s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_18ns_16s_34_1_1_U49(
    .din0(mul_ln16_1_fu_1110_p0),
    .din1(i_a32_cast),
    .dout(mul_ln16_1_fu_1110_p2)
);

main_process_mul_18ns_16s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_18ns_16s_34_1_1_U50(
    .din0(mul_ln14_4_fu_1128_p0),
    .din1(mul_ln14_4_fu_1128_p1),
    .dout(mul_ln14_4_fu_1128_p2)
);

main_process_mul_18ns_16s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_18ns_16s_34_1_1_U51(
    .din0(mul_ln15_4_fu_1137_p0),
    .din1(mul_ln15_4_fu_1137_p1),
    .dout(mul_ln15_4_fu_1137_p2)
);

main_process_mul_18ns_16s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_18ns_16s_34_1_1_U52(
    .din0(mul_ln16_4_fu_1142_p0),
    .din1(mul_ln16_4_fu_1142_p1),
    .dout(mul_ln16_4_fu_1142_p2)
);

main_process_mul_18ns_16s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_18ns_16s_34_1_1_U53(
    .din0(mul_ln14_7_fu_1179_p0),
    .din1(mul_ln14_7_fu_1179_p1),
    .dout(mul_ln14_7_fu_1179_p2)
);

main_process_mul_18ns_16s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_18ns_16s_34_1_1_U54(
    .din0(mul_ln15_7_fu_1188_p0),
    .din1(mul_ln15_7_fu_1188_p1),
    .dout(mul_ln15_7_fu_1188_p2)
);

main_process_mul_18ns_16s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 34 ))
mul_18ns_16s_34_1_1_U55(
    .din0(mul_ln16_7_fu_1193_p0),
    .din1(mul_ln16_7_fu_1193_p1),
    .dout(mul_ln16_7_fu_1193_p2)
);

main_process_mul_25s_12ns_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 35 ))
mul_25s_12ns_35_1_1_U56(
    .din0(trunc_ln1_reg_7211),
    .din1(mul_ln127_fu_1307_p1),
    .dout(mul_ln127_fu_1307_p2)
);

main_process_mul_25s_12ns_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 35 ))
mul_25s_12ns_35_1_1_U57(
    .din0(trunc_ln2_reg_7216),
    .din1(mul_ln130_fu_1325_p1),
    .dout(mul_ln130_fu_1325_p2)
);

main_process_mul_25s_12ns_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 35 ))
mul_25s_12ns_35_1_1_U58(
    .din0(trunc_ln19_1_reg_7241),
    .din1(mul_ln128_fu_1407_p1),
    .dout(mul_ln128_fu_1407_p2)
);

main_process_mul_25s_12ns_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 35 ))
mul_25s_12ns_35_1_1_U59(
    .din0(trunc_ln20_1_reg_7246),
    .din1(mul_ln131_fu_1425_p1),
    .dout(mul_ln131_fu_1425_p2)
);

main_process_mul_25s_12ns_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 35 ))
mul_25s_12ns_35_1_1_U60(
    .din0(trunc_ln19_2_reg_7295),
    .din1(mul_ln129_fu_1463_p1),
    .dout(mul_ln129_fu_1463_p2)
);

main_process_mul_25s_12ns_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 35 ))
mul_25s_12ns_35_1_1_U61(
    .din0(trunc_ln20_2_reg_7300),
    .din1(mul_ln132_fu_1481_p1),
    .dout(mul_ln132_fu_1481_p2)
);

main_process_urem_9ns_3ns_2_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_9ns_3ns_2_13_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1916_p0),
    .din1(grp_fu_1916_p1),
    .ce(grp_fu_1916_ce),
    .dout(grp_fu_1916_p2)
);

main_process_urem_9ns_3ns_2_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_9ns_3ns_2_13_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(low_center_y_reg_7512),
    .din1(grp_fu_1936_p1),
    .ce(grp_fu_1936_ce),
    .dout(grp_fu_1936_p2)
);

(* dissolve_hierarchy = "yes" *) main_process_sparsemux_9_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_9_3_16_1_1_U64(
    .din0(16'd0),
    .din1(test_x_reg_7614),
    .din2(phi_ln_fu_2154_p6),
    .din3(phi_ln_fu_2154_p8),
    .def(phi_ln_fu_2154_p9),
    .sel(phi_ln_fu_2154_p10),
    .dout(phi_ln_fu_2154_p11)
);

(* dissolve_hierarchy = "yes" *) main_process_sparsemux_9_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_9_3_16_1_1_U65(
    .din0(16'd0),
    .din1(test_y_reg_7663),
    .din2(phi_ln14_1_fu_2398_p6),
    .din3(phi_ln14_1_fu_2398_p8),
    .def(phi_ln14_1_fu_2398_p9),
    .sel(phi_ln14_1_fu_2398_p10),
    .dout(phi_ln14_1_fu_2398_p11)
);

main_process_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U66(
    .din0(dy1_reg_7693),
    .din1(dx1_reg_7686),
    .dout(mul_ln31_fu_2547_p2)
);

main_process_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U67(
    .din0(dy3_reg_7715),
    .din1(dx3_reg_7708),
    .dout(mul_ln32_fu_2559_p2)
);

(* dissolve_hierarchy = "yes" *) main_process_sparsemux_7_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_7_2_2_1_1_U68(
    .din0(2'd2),
    .din1(2'd0),
    .din2(2'd1),
    .def(x_mod3_fu_2579_p7),
    .sel(trunc_ln21_fu_2571_p1),
    .dout(x_mod3_fu_2579_p9)
);

(* dissolve_hierarchy = "yes" *) main_process_sparsemux_7_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_7_2_2_1_1_U69(
    .din0(2'd0),
    .din1(2'd1),
    .din2(2'd2),
    .def(conv3_i_i62_1_i_cast872_cast1004_cast_fu_2604_p7),
    .sel(trunc_ln21_fu_2571_p1),
    .dout(conv3_i_i62_1_i_cast872_cast1004_cast_fu_2604_p9)
);

(* dissolve_hierarchy = "yes" *) main_process_sparsemux_7_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_7_2_2_1_1_U70(
    .din0(2'd1),
    .din1(2'd2),
    .din2(2'd0),
    .def(x_mod3_1_fu_2624_p7),
    .sel(trunc_ln21_fu_2571_p1),
    .dout(x_mod3_1_fu_2624_p9)
);

main_process_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U71(
    .din0(dy5_reg_7737),
    .din1(dx5_reg_7730),
    .dout(mul_ln33_fu_2670_p2)
);

main_process_mul_10s_12ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
mul_10s_12ns_22_1_1_U72(
    .din0(sub_ln23_fu_2685_p2),
    .din1(mul_ln23_fu_2695_p1),
    .dout(mul_ln23_fu_2695_p2)
);

(* dissolve_hierarchy = "yes" *) main_process_sparsemux_7_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_7_2_2_1_1_U73(
    .din0(2'd2),
    .din1(2'd0),
    .din2(2'd1),
    .def(y_mod3_fu_2728_p7),
    .sel(trunc_ln21_1_fu_2676_p1),
    .dout(y_mod3_fu_2728_p9)
);

(* dissolve_hierarchy = "yes" *) main_process_sparsemux_7_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_7_2_2_1_1_U74(
    .din0(2'd0),
    .din1(2'd1),
    .din2(2'd2),
    .def(y_mod3_1_fu_2756_p7),
    .sel(trunc_ln21_1_fu_2676_p1),
    .dout(y_mod3_1_fu_2756_p9)
);

(* dissolve_hierarchy = "yes" *) main_process_sparsemux_7_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_7_2_2_1_1_U75(
    .din0(2'd1),
    .din1(2'd2),
    .din2(2'd0),
    .def(y_mod3_2_fu_2776_p7),
    .sel(trunc_ln21_1_fu_2676_p1),
    .dout(y_mod3_2_fu_2776_p9)
);

main_process_mul_10s_12ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
mul_10s_12ns_22_1_1_U76(
    .din0(sub_ln23_1_fu_2799_p2),
    .din1(mul_ln23_1_fu_2809_p1),
    .dout(mul_ln23_1_fu_2809_p2)
);

main_process_mul_10s_12ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
mul_10s_12ns_22_1_1_U77(
    .din0(sub_ln23_2_fu_2843_p2),
    .din1(mul_ln23_2_fu_2853_p1),
    .dout(mul_ln23_2_fu_2853_p2)
);

main_process_mul_10s_12ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
mul_10s_12ns_22_1_1_U78(
    .din0(sub_ln35_fu_3053_p2),
    .din1(mul_ln35_fu_3063_p1),
    .dout(mul_ln35_fu_3063_p2)
);

main_process_mul_10s_12ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
mul_10s_12ns_22_1_1_U79(
    .din0(sub_ln35_1_fu_3100_p2),
    .din1(mul_ln35_1_fu_3110_p1),
    .dout(mul_ln35_1_fu_3110_p2)
);

main_process_mul_10s_12ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
mul_10s_12ns_22_1_1_U80(
    .din0(sub_ln35_2_fu_3141_p2),
    .din1(mul_ln35_2_fu_3151_p1),
    .dout(mul_ln35_2_fu_3151_p2)
);

main_process_mac_muladd_18ns_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_34s_35_4_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6803_p0),
    .din1(i_a13_cast),
    .din2(mul_ln14_1_reg_7101),
    .ce(grp_fu_6803_ce),
    .dout(grp_fu_6803_p3)
);

main_process_mac_muladd_18ns_16s_33s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_33s_35_4_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6811_p0),
    .din1(i_a21_cast),
    .din2(grp_fu_6811_p2),
    .ce(grp_fu_6811_ce),
    .dout(grp_fu_6811_p3)
);

main_process_mac_muladd_18ns_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_34s_35_4_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6819_p0),
    .din1(i_a23_cast),
    .din2(mul_ln15_1_reg_7113),
    .ce(grp_fu_6819_ce),
    .dout(grp_fu_6819_p3)
);

main_process_mac_muladd_18ns_16s_33s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_33s_35_4_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6828_p0),
    .din1(i_a31_cast),
    .din2(grp_fu_6828_p2),
    .ce(grp_fu_6828_ce),
    .dout(grp_fu_6828_p3)
);

main_process_mac_muladd_18ns_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_34s_35_4_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6836_p0),
    .din1(i_a33_cast),
    .din2(mul_ln16_1_reg_7118),
    .ce(grp_fu_6836_ce),
    .dout(grp_fu_6836_p3)
);

main_process_mac_muladd_18ns_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_34s_35_4_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6845_p0),
    .din1(grp_fu_6845_p1),
    .din2(mul_ln14_4_reg_7135),
    .ce(grp_fu_6845_ce),
    .dout(grp_fu_6845_p3)
);

main_process_mac_muladd_18ns_16s_33s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_33s_35_4_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6852_p0),
    .din1(grp_fu_6852_p1),
    .din2(grp_fu_6852_p2),
    .ce(grp_fu_6852_ce),
    .dout(grp_fu_6852_p3)
);

main_process_mac_muladd_18ns_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_34s_35_4_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6859_p0),
    .din1(grp_fu_6859_p1),
    .din2(mul_ln15_4_reg_7147),
    .ce(grp_fu_6859_ce),
    .dout(grp_fu_6859_p3)
);

main_process_mac_muladd_18ns_16s_33s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_33s_35_4_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6867_p0),
    .din1(grp_fu_6867_p1),
    .din2(grp_fu_6867_p2),
    .ce(grp_fu_6867_ce),
    .dout(grp_fu_6867_p3)
);

main_process_mac_muladd_18ns_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_34s_35_4_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6874_p0),
    .din1(grp_fu_6874_p1),
    .din2(mul_ln16_4_reg_7152),
    .ce(grp_fu_6874_ce),
    .dout(grp_fu_6874_p3)
);

main_process_mac_muladd_18ns_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_34s_35_4_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6882_p0),
    .din1(grp_fu_6882_p1),
    .din2(mul_ln14_7_reg_7184),
    .ce(grp_fu_6882_ce),
    .dout(grp_fu_6882_p3)
);

main_process_mac_muladd_18ns_16s_33s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_33s_35_4_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6889_p0),
    .din1(grp_fu_6889_p1),
    .din2(grp_fu_6889_p2),
    .ce(grp_fu_6889_ce),
    .dout(grp_fu_6889_p3)
);

main_process_mac_muladd_18ns_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_34s_35_4_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6896_p0),
    .din1(grp_fu_6896_p1),
    .din2(mul_ln15_7_reg_7196),
    .ce(grp_fu_6896_ce),
    .dout(grp_fu_6896_p3)
);

main_process_mac_muladd_18ns_16s_33s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_33s_35_4_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6904_p0),
    .din1(grp_fu_6904_p1),
    .din2(grp_fu_6904_p2),
    .ce(grp_fu_6904_ce),
    .dout(grp_fu_6904_p3)
);

main_process_mac_muladd_18ns_16s_34s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 34 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_34s_35_4_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6911_p0),
    .din1(grp_fu_6911_p1),
    .din2(mul_ln16_7_reg_7201),
    .ce(grp_fu_6911_ce),
    .dout(grp_fu_6911_p3)
);

main_process_mac_muladd_10s_8ns_14ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 18 ))
mac_muladd_10s_8ns_14ns_18_4_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_rotate_norm_fu_900_ap_return),
    .din1(grp_fu_6919_p1),
    .din2(grp_fu_6919_p2),
    .ce(grp_fu_6919_ce),
    .dout(grp_fu_6919_p3)
);

main_process_mac_muladd_18ns_16s_33s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_33s_35_4_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6931_p0),
    .din1(grp_fu_6931_p1),
    .din2(grp_fu_6931_p2),
    .ce(grp_fu_6931_ce),
    .dout(grp_fu_6931_p3)
);

main_process_mac_muladd_18ns_16s_33s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_33s_35_4_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6937_p0),
    .din1(grp_fu_6937_p1),
    .din2(grp_fu_6937_p2),
    .ce(grp_fu_6937_ce),
    .dout(grp_fu_6937_p3)
);

main_process_mac_muladd_18ns_16s_33s_35_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 35 ))
mac_muladd_18ns_16s_33s_35_4_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6943_p0),
    .din1(grp_fu_6943_p1),
    .din2(grp_fu_6943_p2),
    .ce(grp_fu_6943_ce),
    .dout(grp_fu_6943_p3)
);

main_process_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dx2_fu_2455_p2),
    .din1(dy2_fu_2451_p2),
    .din2(mul_ln31_reg_7788),
    .ce(grp_fu_6949_ce),
    .dout(grp_fu_6949_p3)
);

main_process_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dx4_fu_2471_p2),
    .din1(dy4_fu_2467_p2),
    .din2(mul_ln32_reg_7793),
    .ce(grp_fu_6957_ce),
    .dout(grp_fu_6957_p3)
);

main_process_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dx6_reg_7753),
    .din1(dy6_reg_7742),
    .din2(mul_ln33_reg_7847),
    .ce(grp_fu_6966_ce),
    .dout(grp_fu_6966_p3)
);

main_process_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter12 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rotate_norm_fu_900_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_11001) & (last_signal_load_reg_7085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_rotate_norm_fu_900_ap_start_reg <= 1'b1;
        end else if ((grp_rotate_norm_fu_900_ap_ready == 1'b1)) begin
            grp_rotate_norm_fu_900_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln37_12_fu_6393_p2 == 1'd0) & (tmp_50_reg_8871 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (last_signal_load_reg_7085_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_50_fu_6172_p3 == 1'd0)))) begin
        ap_phi_reg_pp0_iter11_p_ph_i_reg_796 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln37_12_fu_6393_p2 == 1'd1) & (tmp_50_reg_8871 == 1'd1))) begin
        ap_phi_reg_pp0_iter11_p_ph_i_reg_796 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter11_p_ph_i_reg_796 <= ap_phi_reg_pp0_iter10_p_ph_i_reg_796;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1379)) begin
        if (((last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (tmp_53_reg_8901 == 1'd0))) begin
            ap_phi_reg_pp0_iter12_p_ph71_i_in_reg_834 <= tmp_54_fu_6492_p3;
        end else if ((1'b1 == ap_condition_1445)) begin
            ap_phi_reg_pp0_iter12_p_ph71_i_in_reg_834 <= tmp_55_fu_6508_p3;
        end else if ((1'b1 == ap_condition_1442)) begin
            ap_phi_reg_pp0_iter12_p_ph71_i_in_reg_834 <= tmp_56_fu_6500_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_p_ph71_i_in_reg_834 <= ap_phi_reg_pp0_iter11_p_ph71_i_in_reg_834;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln37_19_reg_8989 == 1'd1) & (tmp_69_reg_8941 == 1'd1) & (last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter12_p_ph74_i_reg_878 <= tmp_71_fu_6570_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln37_19_reg_8989 == 1'd0) & (tmp_69_reg_8941 == 1'd1) & (last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (tmp_69_reg_8941 == 1'd0) & (last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter12_p_ph74_i_reg_878 <= grp_fu_990_p4;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter12_p_ph74_i_reg_878 <= ap_phi_reg_pp0_iter11_p_ph74_i_reg_878;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln14_1_reg_7206 <= grp_fu_6803_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln14_1_reg_7206_pp0_iter2_reg <= add_ln14_1_reg_7206;
        add_ln14_1_reg_7206_pp0_iter3_reg <= add_ln14_1_reg_7206_pp0_iter2_reg;
        add_ln14_1_reg_7206_pp0_iter4_reg <= add_ln14_1_reg_7206_pp0_iter3_reg;
        add_ln14_1_reg_7206_pp0_iter5_reg <= add_ln14_1_reg_7206_pp0_iter4_reg;
        add_ln14_1_reg_7206_pp0_iter6_reg <= add_ln14_1_reg_7206_pp0_iter5_reg;
        add_ln14_1_reg_7206_pp0_iter7_reg <= add_ln14_1_reg_7206_pp0_iter6_reg;
        add_ln14_1_reg_7206_pp0_iter8_reg <= add_ln14_1_reg_7206_pp0_iter7_reg;
        add_ln162_1_reg_7836 <= add_ln162_1_fu_2650_p2;
        add_ln163_reg_7351 <= add_ln163_fu_1514_p2;
        add_ln164_reg_7356 <= add_ln164_fu_1526_p2;
        center_y_mod3_reg_7573 <= grp_fu_1936_p2;
        center_y_mod3_reg_7573_pp0_iter9_reg <= center_y_mod3_reg_7573;
        color_reg_7407 <= color_fu_1664_p3;
        color_reg_7407_pp0_iter10_reg <= color_reg_7407_pp0_iter9_reg;
        color_reg_7407_pp0_iter11_reg <= color_reg_7407_pp0_iter10_reg;
        color_reg_7407_pp0_iter12_reg <= color_reg_7407_pp0_iter11_reg;
        color_reg_7407_pp0_iter4_reg <= color_reg_7407;
        color_reg_7407_pp0_iter5_reg <= color_reg_7407_pp0_iter4_reg;
        color_reg_7407_pp0_iter6_reg <= color_reg_7407_pp0_iter5_reg;
        color_reg_7407_pp0_iter7_reg <= color_reg_7407_pp0_iter6_reg;
        color_reg_7407_pp0_iter8_reg <= color_reg_7407_pp0_iter7_reg;
        color_reg_7407_pp0_iter9_reg <= color_reg_7407_pp0_iter8_reg;
        face_reg_8746 <= face_fu_4246_p2;
        face_reg_8746_pp0_iter12_reg <= face_reg_8746;
        i_a11_cast_cast_reg_7078 <= i_a11_cast_cast_fu_1074_p1;
        i_a12_cast_cast_reg_7072 <= i_a12_cast_cast_fu_1070_p1;
        i_a13_cast_cast_reg_7065 <= i_a13_cast_cast_fu_1066_p1;
        i_a21_cast_cast_reg_7051 <= i_a21_cast_cast_fu_1058_p1;
        i_a22_cast_cast_reg_7045 <= i_a22_cast_cast_fu_1054_p1;
        i_a23_cast_cast_reg_7038 <= i_a23_cast_cast_fu_1050_p1;
        i_a31_cast_cast_reg_7024 <= i_a31_cast_cast_fu_1042_p1;
        i_a32_cast_cast_reg_7018 <= i_a32_cast_cast_fu_1038_p1;
        i_a33_cast_cast_reg_7011 <= i_a33_cast_cast_fu_1034_p1;
        last_signal_load_reg_7085 <= last_signal_i;
        last_signal_load_reg_7085_pp0_iter10_reg <= last_signal_load_reg_7085_pp0_iter9_reg;
        last_signal_load_reg_7085_pp0_iter11_reg <= last_signal_load_reg_7085_pp0_iter10_reg;
        last_signal_load_reg_7085_pp0_iter12_reg <= last_signal_load_reg_7085_pp0_iter11_reg;
        last_signal_load_reg_7085_pp0_iter1_reg <= last_signal_load_reg_7085;
        last_signal_load_reg_7085_pp0_iter2_reg <= last_signal_load_reg_7085_pp0_iter1_reg;
        last_signal_load_reg_7085_pp0_iter3_reg <= last_signal_load_reg_7085_pp0_iter2_reg;
        last_signal_load_reg_7085_pp0_iter4_reg <= last_signal_load_reg_7085_pp0_iter3_reg;
        last_signal_load_reg_7085_pp0_iter5_reg <= last_signal_load_reg_7085_pp0_iter4_reg;
        last_signal_load_reg_7085_pp0_iter6_reg <= last_signal_load_reg_7085_pp0_iter5_reg;
        last_signal_load_reg_7085_pp0_iter7_reg <= last_signal_load_reg_7085_pp0_iter6_reg;
        last_signal_load_reg_7085_pp0_iter8_reg <= last_signal_load_reg_7085_pp0_iter7_reg;
        last_signal_load_reg_7085_pp0_iter9_reg <= last_signal_load_reg_7085_pp0_iter8_reg;
        mul_ln14_1_reg_7101 <= mul_ln14_1_fu_1094_p2;
        mul_ln15_1_reg_7113 <= mul_ln15_1_fu_1104_p2;
        mul_ln163_reg_7420 <= grp_fu_923_p2;
        mul_ln164_reg_7431 <= grp_fu_928_p2;
        mul_ln16_1_reg_7118 <= mul_ln16_1_fu_1110_p2;
        mul_ln33_reg_7847 <= mul_ln33_fu_2670_p2;
        n1_bits_reg_7089 <= n1_bits_fu_1082_p1;
        neighbor_y_2_reg_7881 <= neighbor_y_2_fu_2748_p2;
        neighbor_y_reg_7869 <= neighbor_y_fu_2723_p2;
        phi_ln14_1_reg_7674 <= phi_ln14_1_fu_2398_p11;
        rotated_y3_reg_7329 <= {{mul_ln129_fu_1463_p2[34:9]}};
        rotated_z3_reg_7334 <= {{mul_ln132_fu_1481_p2[34:9]}};
        sext_ln45_cast_reg_7004 <= sext_ln45_cast_fu_1030_p1;
        shl_i_i16_i326_i_cast_cast_reg_7031 <= shl_i_i16_i326_i_cast_cast_fu_1046_p1;
        shl_i_i16_i609_i_cast_cast_reg_7058 <= shl_i_i16_i609_i_cast_cast_fu_1062_p1;
        tmp_22_cast_reg_7425 <= {{grp_fu_923_p2[55:30]}};
        tmp_2_reg_7344 <= tmp_2_fu_1500_p1[32'd9];
        tmp_2_reg_7344_pp0_iter10_reg <= tmp_2_reg_7344_pp0_iter9_reg;
        tmp_2_reg_7344_pp0_iter3_reg <= tmp_2_reg_7344;
        tmp_2_reg_7344_pp0_iter4_reg <= tmp_2_reg_7344_pp0_iter3_reg;
        tmp_2_reg_7344_pp0_iter5_reg <= tmp_2_reg_7344_pp0_iter4_reg;
        tmp_2_reg_7344_pp0_iter6_reg <= tmp_2_reg_7344_pp0_iter5_reg;
        tmp_2_reg_7344_pp0_iter7_reg <= tmp_2_reg_7344_pp0_iter6_reg;
        tmp_2_reg_7344_pp0_iter8_reg <= tmp_2_reg_7344_pp0_iter7_reg;
        tmp_2_reg_7344_pp0_iter9_reg <= tmp_2_reg_7344_pp0_iter8_reg;
        tmp_44_reg_7857 <= sub_ln23_fu_2685_p2[32'd9];
        tmp_48_reg_7905 <= sub_ln23_1_fu_2799_p2[32'd9];
        tmp_49_reg_7922 <= sub_ln23_2_fu_2843_p2[32'd9];
        tmp_4_reg_7841 <= add_ln162_1_fu_2650_p2[32'd26];
        tmp_50_reg_8871 <= tmp_50_fu_6172_p3;
        tmp_51_reg_8881 <= tmp_51_fu_6197_p3;
        tmp_52_reg_8891 <= tmp_52_fu_6222_p3;
        tmp_53_reg_8901 <= tmp_53_fu_6247_p3;
        tmp_57_cast_reg_7436 <= {{grp_fu_928_p2[55:30]}};
        tmp_57_reg_8911 <= tmp_57_fu_6272_p3;
        tmp_59_cast_reg_7863 <= {{mul_ln23_fu_2695_p2[18:12]}};
        tmp_61_reg_8921 <= tmp_61_fu_6297_p3;
        tmp_65_reg_8931 <= tmp_65_fu_6322_p3;
        tmp_69_reg_8941 <= tmp_69_fu_6347_p3;
        tmp_73_reg_8951 <= tmp_73_fu_6372_p3;
        tmp_73_reg_8951_pp0_iter12_reg <= tmp_73_reg_8951;
        tmp_75_cast_reg_7911 <= {{mul_ln23_1_fu_2809_p2[18:12]}};
        tmp_79_cast_reg_7928 <= {{mul_ln23_2_fu_2853_p2[18:12]}};
        trunc_ln15_1_reg_7368 <= {{mul_ln132_fu_1481_p2[24:9]}};
        trunc_ln15_1_reg_7368_pp0_iter3_reg <= trunc_ln15_1_reg_7368;
        trunc_ln15_1_reg_7368_pp0_iter4_reg <= trunc_ln15_1_reg_7368_pp0_iter3_reg;
        trunc_ln15_1_reg_7368_pp0_iter5_reg <= trunc_ln15_1_reg_7368_pp0_iter4_reg;
        trunc_ln15_1_reg_7368_pp0_iter6_reg <= trunc_ln15_1_reg_7368_pp0_iter5_reg;
        trunc_ln15_1_reg_7368_pp0_iter7_reg <= trunc_ln15_1_reg_7368_pp0_iter6_reg;
        trunc_ln15_1_reg_7368_pp0_iter8_reg <= trunc_ln15_1_reg_7368_pp0_iter7_reg;
        trunc_ln15_1_reg_7368_pp0_iter9_reg <= trunc_ln15_1_reg_7368_pp0_iter8_reg;
        trunc_ln1_reg_7211 <= {{s2_fu_1204_p2[35:11]}};
        trunc_ln23_1_reg_7900 <= trunc_ln23_1_fu_2815_p1;
        trunc_ln23_2_reg_7917 <= trunc_ln23_2_fu_2859_p1;
        trunc_ln23_reg_7852 <= trunc_ln23_fu_2701_p1;
        trunc_ln2_reg_7216 <= {{s3_fu_1216_p2[35:11]}};
        trunc_ln6_reg_7361 <= {{mul_ln129_fu_1463_p2[24:9]}};
        trunc_ln6_reg_7361_pp0_iter3_reg <= trunc_ln6_reg_7361;
        trunc_ln6_reg_7361_pp0_iter4_reg <= trunc_ln6_reg_7361_pp0_iter3_reg;
        trunc_ln6_reg_7361_pp0_iter5_reg <= trunc_ln6_reg_7361_pp0_iter4_reg;
        trunc_ln6_reg_7361_pp0_iter6_reg <= trunc_ln6_reg_7361_pp0_iter5_reg;
        trunc_ln6_reg_7361_pp0_iter7_reg <= trunc_ln6_reg_7361_pp0_iter6_reg;
        trunc_ln6_reg_7361_pp0_iter8_reg <= trunc_ln6_reg_7361_pp0_iter7_reg;
        trunc_ln6_reg_7361_pp0_iter9_reg <= trunc_ln6_reg_7361_pp0_iter8_reg;
        trunc_ln_reg_7669 <= {{s1_fu_2295_p2[35:11]}};
        tx_1_reg_8794 <= tx_1_fu_5016_p3;
        tx_1_reg_8794_pp0_iter12_reg <= tx_1_reg_8794;
        tx_2_reg_8789 <= tx_2_fu_5009_p3;
        tx_2_reg_8789_pp0_iter12_reg <= tx_2_reg_8789;
        tx_3_reg_8784 <= tx_3_fu_5003_p3;
        tx_3_reg_8784_pp0_iter12_reg <= tx_3_reg_8784;
        tx_4_reg_8779 <= tx_4_fu_4997_p3;
        tx_4_reg_8779_pp0_iter12_reg <= tx_4_reg_8779;
        tx_5_reg_8774 <= tx_5_fu_4991_p3;
        tx_5_reg_8774_pp0_iter12_reg <= tx_5_reg_8774;
        tx_6_reg_8769 <= tx_6_fu_4985_p3;
        tx_6_reg_8769_pp0_iter12_reg <= tx_6_reg_8769;
        tx_7_reg_8764 <= tx_7_fu_4978_p3;
        tx_7_reg_8764_pp0_iter12_reg <= tx_7_reg_8764;
        tx_8_reg_8759 <= tx_8_fu_4971_p3;
        tx_8_reg_8759_pp0_iter12_reg <= tx_8_reg_8759;
        ty_1_reg_8839 <= ty_1_fu_5451_p3;
        ty_1_reg_8839_pp0_iter12_reg <= ty_1_reg_8839;
        ty_2_reg_8834 <= ty_2_fu_5444_p3;
        ty_2_reg_8834_pp0_iter12_reg <= ty_2_reg_8834;
        ty_3_reg_8829 <= ty_3_fu_5438_p3;
        ty_3_reg_8829_pp0_iter12_reg <= ty_3_reg_8829;
        ty_4_reg_8824 <= ty_4_fu_5432_p3;
        ty_4_reg_8824_pp0_iter12_reg <= ty_4_reg_8824;
        ty_5_reg_8819 <= ty_5_fu_5426_p3;
        ty_5_reg_8819_pp0_iter12_reg <= ty_5_reg_8819;
        ty_6_reg_8814 <= ty_6_fu_5420_p3;
        ty_6_reg_8814_pp0_iter12_reg <= ty_6_reg_8814;
        ty_7_reg_8809 <= ty_7_fu_5413_p3;
        ty_7_reg_8809_pp0_iter12_reg <= ty_7_reg_8809;
        ty_8_reg_8804 <= ty_8_fu_5406_p3;
        ty_8_reg_8804_pp0_iter12_reg <= ty_8_reg_8804;
        x_index_reg_8799 <= x_index_fu_5023_p3;
        x_index_reg_8799_pp0_iter12_reg <= x_index_reg_8799;
        x_minus_ok_reg_7525 <= x_minus_ok_fu_1926_p2;
        x_minus_ok_reg_7525_pp0_iter10_reg <= x_minus_ok_reg_7525_pp0_iter9_reg;
        x_minus_ok_reg_7525_pp0_iter5_reg <= x_minus_ok_reg_7525;
        x_minus_ok_reg_7525_pp0_iter6_reg <= x_minus_ok_reg_7525_pp0_iter5_reg;
        x_minus_ok_reg_7525_pp0_iter7_reg <= x_minus_ok_reg_7525_pp0_iter6_reg;
        x_minus_ok_reg_7525_pp0_iter8_reg <= x_minus_ok_reg_7525_pp0_iter7_reg;
        x_minus_ok_reg_7525_pp0_iter9_reg <= x_minus_ok_reg_7525_pp0_iter8_reg;
        x_plus_ok_reg_7532 <= x_plus_ok_fu_1931_p2;
        x_plus_ok_reg_7532_pp0_iter10_reg <= x_plus_ok_reg_7532_pp0_iter9_reg;
        x_plus_ok_reg_7532_pp0_iter5_reg <= x_plus_ok_reg_7532;
        x_plus_ok_reg_7532_pp0_iter6_reg <= x_plus_ok_reg_7532_pp0_iter5_reg;
        x_plus_ok_reg_7532_pp0_iter7_reg <= x_plus_ok_reg_7532_pp0_iter6_reg;
        x_plus_ok_reg_7532_pp0_iter8_reg <= x_plus_ok_reg_7532_pp0_iter7_reg;
        x_plus_ok_reg_7532_pp0_iter9_reg <= x_plus_ok_reg_7532_pp0_iter8_reg;
        y_index_reg_8844 <= y_index_fu_5458_p3;
        y_index_reg_8844_pp0_iter12_reg <= y_index_reg_8844;
        y_mod3_1_reg_7886 <= y_mod3_1_fu_2756_p9;
        y_mod3_2_reg_7893 <= y_mod3_2_fu_2776_p9;
        y_mod3_reg_7874 <= y_mod3_fu_2728_p9;
        z_in_reg_8849 <= z_in_fu_6161_p3;
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_addr_reg_8945 <= zext_ln34_7_fu_6363_p1;
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_addr_reg_8935 <= zext_ln34_6_fu_6338_p1;
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_addr_reg_8925 <= zext_ln34_5_fu_6313_p1;
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_addr_reg_8915 <= zext_ln34_4_fu_6288_p1;
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_addr_reg_8905 <= zext_ln34_3_fu_6263_p1;
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_addr_reg_8895 <= zext_ln34_2_fu_6238_p1;
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_addr_reg_8885 <= zext_ln34_1_fu_6213_p1;
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_addr_reg_8875 <= zext_ln34_fu_6188_p1;
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_addr_reg_8955 <= zext_ln34_8_fu_6388_p1;
        zext_ln127_cast_reg_6997[11 : 0] <= zext_ln127_cast_fu_1026_p1[11 : 0];
        zext_ln130_cast_reg_6990[11 : 0] <= zext_ln130_cast_fu_1022_p1[11 : 0];
        zext_ln14_reg_7094[17 : 0] <= zext_ln14_fu_1086_p1[17 : 0];
        zext_ln14_reg_7094_pp0_iter1_reg[17 : 0] <= zext_ln14_reg_7094[17 : 0];
        zext_ln14_reg_7094_pp0_iter2_reg[17 : 0] <= zext_ln14_reg_7094_pp0_iter1_reg[17 : 0];
        zext_ln14_reg_7094_pp0_iter3_reg[17 : 0] <= zext_ln14_reg_7094_pp0_iter2_reg[17 : 0];
        zext_ln14_reg_7094_pp0_iter4_reg[17 : 0] <= zext_ln14_reg_7094_pp0_iter3_reg[17 : 0];
        zext_ln14_reg_7094_pp0_iter5_reg[17 : 0] <= zext_ln14_reg_7094_pp0_iter4_reg[17 : 0];
        zext_ln14_reg_7094_pp0_iter6_reg[17 : 0] <= zext_ln14_reg_7094_pp0_iter5_reg[17 : 0];
        zext_ln14_reg_7094_pp0_iter7_reg[17 : 0] <= zext_ln14_reg_7094_pp0_iter6_reg[17 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln14_4_reg_7236 <= grp_fu_6845_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln14_4_reg_7236_pp0_iter2_reg <= add_ln14_4_reg_7236;
        add_ln14_4_reg_7236_pp0_iter3_reg <= add_ln14_4_reg_7236_pp0_iter2_reg;
        add_ln14_4_reg_7236_pp0_iter4_reg <= add_ln14_4_reg_7236_pp0_iter3_reg;
        add_ln14_4_reg_7236_pp0_iter5_reg <= add_ln14_4_reg_7236_pp0_iter4_reg;
        add_ln14_4_reg_7236_pp0_iter6_reg <= add_ln14_4_reg_7236_pp0_iter5_reg;
        add_ln14_4_reg_7236_pp0_iter7_reg <= add_ln14_4_reg_7236_pp0_iter6_reg;
        add_ln14_4_reg_7236_pp0_iter8_reg <= add_ln14_4_reg_7236_pp0_iter7_reg;
        add_ln163_1_reg_7375 <= add_ln163_1_fu_1558_p2;
        add_ln164_1_reg_7386 <= add_ln164_1_fu_1578_p2;
        cross1_r5_reg_7944 <= {{grp_fu_6949_p3[27:12]}};
        dx1_reg_7686 <= dx1_fu_2443_p2;
        dx1_reg_7686_pp0_iter10_reg <= dx1_reg_7686;
        dx3_reg_7708 <= dx3_fu_2459_p2;
        dx5_reg_7730 <= dx5_fu_2475_p2;
        dx5_reg_7730_pp0_iter10_reg <= dx5_reg_7730;
        dx6_reg_7753 <= dx6_fu_2487_p2;
        dy1_reg_7693 <= dy1_fu_2447_p2;
        dy2_reg_7698 <= dy2_fu_2451_p2;
        dy2_reg_7698_pp0_iter10_reg <= dy2_reg_7698;
        dy3_reg_7715 <= dy3_fu_2463_p2;
        dy4_reg_7720 <= dy4_fu_2467_p2;
        dy5_reg_7737 <= dy5_fu_2479_p2;
        dy6_reg_7742 <= dy6_fu_2483_p2;
        dy6_reg_7742_pp0_iter10_reg <= dy6_reg_7742;
        icmp_ln168_1_reg_7595 <= icmp_ln168_1_fu_2031_p2;
        icmp_ln168_2_reg_7608 <= icmp_ln168_2_fu_2057_p2;
        icmp_ln168_reg_7588 <= icmp_ln168_fu_2015_p2;
        icmp_ln37_12_reg_8961 <= icmp_ln37_12_fu_6393_p2;
        icmp_ln37_13_reg_8965 <= icmp_ln37_13_fu_6398_p2;
        icmp_ln37_14_reg_8969 <= icmp_ln37_14_fu_6403_p2;
        icmp_ln37_15_reg_8973 <= icmp_ln37_15_fu_6408_p2;
        icmp_ln37_16_reg_8977 <= icmp_ln37_16_fu_6413_p2;
        icmp_ln37_17_reg_8981 <= icmp_ln37_17_fu_6418_p2;
        icmp_ln37_18_reg_8985 <= icmp_ln37_18_fu_6423_p2;
        icmp_ln37_19_reg_8989 <= icmp_ln37_19_fu_6428_p2;
        icmp_ln37_20_reg_8993 <= icmp_ln37_20_fu_6433_p2;
        internal_x_2_reg_8101 <= internal_x_2_fu_3239_p3;
        internal_x_reg_8006 <= internal_x_fu_3041_p3;
        mul_ln14_4_reg_7135 <= mul_ln14_4_fu_1128_p2;
        mul_ln15_4_reg_7147 <= mul_ln15_4_fu_1137_p2;
        mul_ln16_4_reg_7152 <= mul_ln16_4_fu_1142_p2;
        n2_bits_reg_7123 <= n2_bits_fu_1116_p1;
        rotated_y1_reg_7266 <= {{mul_ln127_fu_1307_p2[34:9]}};
        rotated_z1_reg_7271 <= {{mul_ln130_fu_1325_p2[34:9]}};
        select_ln163_1_reg_7442 <= select_ln163_1_fu_1719_p3;
        select_ln164_1_reg_7447 <= select_ln164_1_fu_1752_p3;
        select_ln168_1_reg_7600 <= select_ln168_1_fu_2049_p3;
        select_ln168_reg_7583 <= select_ln168_fu_2007_p3;
        sign2_r1_reg_7958 <= cross2_r1_fu_2908_p2[32'd15];
        sign2_r2_reg_7964 <= cross2_r2_fu_2903_p2[32'd15];
        sign2_r3_reg_7970 <= cross2_r3_fu_2913_p2[32'd15];
        sign2_r4_reg_7976 <= cross2_r4_fu_2918_p2[32'd15];
        sign2_r5_reg_7952 <= grp_fu_6957_p3[32'd27];
        sign2_r6_reg_7982 <= cross2_r6_fu_2923_p2[32'd15];
        sign2_r7_reg_7988 <= cross2_r7_fu_2933_p2[32'd15];
        sign2_r8_reg_7994 <= cross2_r8_fu_2928_p2[32'd15];
        sign2_r9_reg_8000 <= cross2_r9_fu_2938_p2[32'd15];
        test_x_reg_7614 <= test_x_fu_2063_p1;
        tmp_10_reg_7578 <= bitcast_ln716_fu_1955_p1[32'd63];
        tmp_3_reg_7452 <= {{select_ln163_1_fu_1719_p3[25:12]}};
        tmp_45_reg_8024 <= sub_ln35_fu_3053_p2[32'd9];
        tmp_46_reg_8041 <= sub_ln35_1_fu_3100_p2[32'd9];
        tmp_47_reg_8058 <= sub_ln35_2_fu_3141_p2[32'd9];
        tmp_5_reg_7380 <= add_ln163_1_fu_1558_p2[32'd27];
        tmp_63_cast_reg_8030 <= {{mul_ln35_fu_3063_p2[18:12]}};
        tmp_67_cast_reg_8047 <= {{mul_ln35_1_fu_3110_p2[18:12]}};
        tmp_6_reg_7464 <= {{select_ln164_1_fu_1752_p3[25:12]}};
        tmp_71_cast_reg_8064 <= {{mul_ln35_2_fu_3151_p2[18:12]}};
        tmp_7_reg_7391 <= add_ln164_1_fu_1578_p2[32'd27];
        trunc_ln14_7_reg_7276 <= {{mul_ln127_fu_1307_p2[24:9]}};
        trunc_ln14_7_reg_7276_pp0_iter2_reg <= trunc_ln14_7_reg_7276;
        trunc_ln14_7_reg_7276_pp0_iter3_reg <= trunc_ln14_7_reg_7276_pp0_iter2_reg;
        trunc_ln14_7_reg_7276_pp0_iter4_reg <= trunc_ln14_7_reg_7276_pp0_iter3_reg;
        trunc_ln14_7_reg_7276_pp0_iter5_reg <= trunc_ln14_7_reg_7276_pp0_iter4_reg;
        trunc_ln14_7_reg_7276_pp0_iter6_reg <= trunc_ln14_7_reg_7276_pp0_iter5_reg;
        trunc_ln14_7_reg_7276_pp0_iter7_reg <= trunc_ln14_7_reg_7276_pp0_iter6_reg;
        trunc_ln14_7_reg_7276_pp0_iter8_reg <= trunc_ln14_7_reg_7276_pp0_iter7_reg;
        trunc_ln14_8_reg_7283 <= {{mul_ln130_fu_1325_p2[24:9]}};
        trunc_ln14_8_reg_7283_pp0_iter2_reg <= trunc_ln14_8_reg_7283;
        trunc_ln14_8_reg_7283_pp0_iter3_reg <= trunc_ln14_8_reg_7283_pp0_iter2_reg;
        trunc_ln14_8_reg_7283_pp0_iter4_reg <= trunc_ln14_8_reg_7283_pp0_iter3_reg;
        trunc_ln14_8_reg_7283_pp0_iter5_reg <= trunc_ln14_8_reg_7283_pp0_iter4_reg;
        trunc_ln14_8_reg_7283_pp0_iter6_reg <= trunc_ln14_8_reg_7283_pp0_iter5_reg;
        trunc_ln14_8_reg_7283_pp0_iter7_reg <= trunc_ln14_8_reg_7283_pp0_iter6_reg;
        trunc_ln14_8_reg_7283_pp0_iter8_reg <= trunc_ln14_8_reg_7283_pp0_iter7_reg;
        trunc_ln165_reg_7459 <= trunc_ln165_fu_1768_p1;
        trunc_ln166_reg_7471 <= trunc_ln166_fu_1782_p1;
        trunc_ln18_1_reg_7681 <= {{s1_1_fu_2427_p2[35:11]}};
        trunc_ln19_1_reg_7241 <= {{s2_1_fu_1257_p2[35:11]}};
        trunc_ln20_1_reg_7246 <= {{s3_1_fu_1269_p2[35:11]}};
        trunc_ln35_1_reg_8036 <= trunc_ln35_1_fu_3116_p1;
        trunc_ln35_2_reg_8053 <= trunc_ln35_2_fu_3157_p1;
        trunc_ln35_reg_8019 <= trunc_ln35_fu_3069_p1;
        x_index_29_reg_8070 <= x_index_29_fu_3206_p3;
        y_minus_ok_reg_7544 <= y_minus_ok_fu_1945_p2;
        y_minus_ok_reg_7544_pp0_iter10_reg <= y_minus_ok_reg_7544_pp0_iter9_reg;
        y_minus_ok_reg_7544_pp0_iter5_reg <= y_minus_ok_reg_7544;
        y_minus_ok_reg_7544_pp0_iter6_reg <= y_minus_ok_reg_7544_pp0_iter5_reg;
        y_minus_ok_reg_7544_pp0_iter7_reg <= y_minus_ok_reg_7544_pp0_iter6_reg;
        y_minus_ok_reg_7544_pp0_iter8_reg <= y_minus_ok_reg_7544_pp0_iter7_reg;
        y_minus_ok_reg_7544_pp0_iter9_reg <= y_minus_ok_reg_7544_pp0_iter8_reg;
        y_plus_ok_reg_7551 <= y_plus_ok_fu_1950_p2;
        y_plus_ok_reg_7551_pp0_iter10_reg <= y_plus_ok_reg_7551_pp0_iter9_reg;
        y_plus_ok_reg_7551_pp0_iter5_reg <= y_plus_ok_reg_7551;
        y_plus_ok_reg_7551_pp0_iter6_reg <= y_plus_ok_reg_7551_pp0_iter5_reg;
        y_plus_ok_reg_7551_pp0_iter7_reg <= y_plus_ok_reg_7551_pp0_iter6_reg;
        y_plus_ok_reg_7551_pp0_iter8_reg <= y_plus_ok_reg_7551_pp0_iter7_reg;
        y_plus_ok_reg_7551_pp0_iter9_reg <= y_plus_ok_reg_7551_pp0_iter8_reg;
        zext_ln14_3_reg_7128[17 : 0] <= zext_ln14_3_fu_1120_p1[17 : 0];
        zext_ln14_3_reg_7128_pp0_iter1_reg[17 : 0] <= zext_ln14_3_reg_7128[17 : 0];
        zext_ln14_3_reg_7128_pp0_iter2_reg[17 : 0] <= zext_ln14_3_reg_7128_pp0_iter1_reg[17 : 0];
        zext_ln14_3_reg_7128_pp0_iter3_reg[17 : 0] <= zext_ln14_3_reg_7128_pp0_iter2_reg[17 : 0];
        zext_ln14_3_reg_7128_pp0_iter4_reg[17 : 0] <= zext_ln14_3_reg_7128_pp0_iter3_reg[17 : 0];
        zext_ln14_3_reg_7128_pp0_iter5_reg[17 : 0] <= zext_ln14_3_reg_7128_pp0_iter4_reg[17 : 0];
        zext_ln14_3_reg_7128_pp0_iter6_reg[17 : 0] <= zext_ln14_3_reg_7128_pp0_iter5_reg[17 : 0];
        zext_ln14_3_reg_7128_pp0_iter7_reg[17 : 0] <= zext_ln14_3_reg_7128_pp0_iter6_reg[17 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln14_7_reg_7290 <= grp_fu_6882_p3;
        ap_phi_reg_pp0_iter2_p_ph71_i_in_reg_834 <= ap_phi_reg_pp0_iter1_p_ph71_i_in_reg_834;
        ap_phi_reg_pp0_iter2_p_ph74_i_reg_878 <= ap_phi_reg_pp0_iter1_p_ph74_i_reg_878;
        ap_phi_reg_pp0_iter2_p_ph_i_reg_796 <= ap_phi_reg_pp0_iter1_p_ph_i_reg_796;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln14_7_reg_7290_pp0_iter2_reg <= add_ln14_7_reg_7290;
        add_ln14_7_reg_7290_pp0_iter3_reg <= add_ln14_7_reg_7290_pp0_iter2_reg;
        add_ln14_7_reg_7290_pp0_iter4_reg <= add_ln14_7_reg_7290_pp0_iter3_reg;
        add_ln14_7_reg_7290_pp0_iter5_reg <= add_ln14_7_reg_7290_pp0_iter4_reg;
        add_ln14_7_reg_7290_pp0_iter6_reg <= add_ln14_7_reg_7290_pp0_iter5_reg;
        add_ln14_7_reg_7290_pp0_iter7_reg <= add_ln14_7_reg_7290_pp0_iter6_reg;
        add_ln14_7_reg_7290_pp0_iter8_reg <= add_ln14_7_reg_7290_pp0_iter7_reg;
        add_ln162_reg_7783 <= add_ln162_fu_2535_p2;
        and_ln156_reg_8166 <= and_ln156_fu_3493_p2;
        and_ln158_reg_8171 <= and_ln158_fu_3503_p2;
        and_ln159_reg_8176 <= and_ln159_fu_3513_p2;
        and_ln160_reg_8181 <= and_ln160_fu_3523_p2;
        and_ln162_reg_8186 <= and_ln162_fu_3533_p2;
        bram_index_1_reg_8284 <= bram_index_1_fu_3730_p2;
        bram_index_2_reg_8292 <= bram_index_2_fu_3736_p2;
        center_x_mod3_reg_7568 <= grp_fu_1916_p2;
        center_x_mod3_reg_7568_pp0_iter8_reg <= center_x_mod3_reg_7568;
        conv3_i_i62_1_i_cast872_cast1004_cast_reg_7824 <= conv3_i_i62_1_i_cast872_cast1004_cast_fu_2604_p9;
        cross1_r2_reg_8142 <= cross1_r2_fu_3264_p2;
        cross1_r8_reg_8154 <= cross1_r8_fu_3291_p2;
        cross3_r2_reg_8148 <= cross3_r2_fu_3268_p2;
        cross3_r8_reg_8160 <= cross3_r8_fu_3295_p2;
        icmp_ln169_1_reg_7644 <= icmp_ln169_1_fu_2253_p2;
        icmp_ln169_2_reg_7657 <= icmp_ln169_2_fu_2279_p2;
        icmp_ln169_reg_7637 <= icmp_ln169_fu_2237_p2;
        icmp_ln37_10_reg_8385 <= icmp_ln37_10_fu_3844_p2;
        icmp_ln37_11_reg_8392 <= icmp_ln37_11_fu_3850_p2;
        icmp_ln37_1_reg_8308 <= icmp_ln37_1_fu_3748_p2;
        icmp_ln37_21_reg_8399 <= icmp_ln37_21_fu_3856_p2;
        icmp_ln37_22_reg_8406 <= icmp_ln37_22_fu_3862_p2;
        icmp_ln37_23_reg_8413 <= icmp_ln37_23_fu_3868_p2;
        icmp_ln37_24_reg_8420 <= icmp_ln37_24_fu_3874_p2;
        icmp_ln37_25_reg_8434 <= icmp_ln37_25_fu_3922_p2;
        icmp_ln37_26_reg_8443 <= icmp_ln37_26_fu_3928_p2;
        icmp_ln37_27_reg_8452 <= icmp_ln37_27_fu_3934_p2;
        icmp_ln37_28_reg_8461 <= icmp_ln37_28_fu_3940_p2;
        icmp_ln37_29_reg_8470 <= icmp_ln37_29_fu_3946_p2;
        icmp_ln37_2_reg_8316 <= icmp_ln37_2_fu_3754_p2;
        icmp_ln37_30_reg_8479 <= icmp_ln37_30_fu_3952_p2;
        icmp_ln37_31_reg_8488 <= icmp_ln37_31_fu_3958_p2;
        icmp_ln37_32_reg_8497 <= icmp_ln37_32_fu_3964_p2;
        icmp_ln37_33_reg_8506 <= icmp_ln37_33_fu_3970_p2;
        icmp_ln37_34_reg_8514 <= icmp_ln37_34_fu_3976_p2;
        icmp_ln37_35_reg_8522 <= icmp_ln37_35_fu_3982_p2;
        icmp_ln37_36_reg_8530 <= icmp_ln37_36_fu_3988_p2;
        icmp_ln37_37_reg_8538 <= icmp_ln37_37_fu_3994_p2;
        icmp_ln37_38_reg_8546 <= icmp_ln37_38_fu_4000_p2;
        icmp_ln37_39_reg_8554 <= icmp_ln37_39_fu_4006_p2;
        icmp_ln37_3_reg_8324 <= icmp_ln37_3_fu_3760_p2;
        icmp_ln37_40_reg_8562 <= icmp_ln37_40_fu_4012_p2;
        icmp_ln37_44_reg_8570 <= icmp_ln37_44_fu_4018_p2;
        icmp_ln37_45_reg_8579 <= icmp_ln37_45_fu_4024_p2;
        icmp_ln37_46_reg_8588 <= icmp_ln37_46_fu_4030_p2;
        icmp_ln37_47_reg_8597 <= icmp_ln37_47_fu_4036_p2;
        icmp_ln37_4_reg_8332 <= icmp_ln37_4_fu_3766_p2;
        icmp_ln37_52_reg_8606 <= icmp_ln37_52_fu_4042_p2;
        icmp_ln37_53_reg_8614 <= icmp_ln37_53_fu_4048_p2;
        icmp_ln37_54_reg_8622 <= icmp_ln37_54_fu_4054_p2;
        icmp_ln37_55_reg_8630 <= icmp_ln37_55_fu_4060_p2;
        icmp_ln37_5_reg_8340 <= icmp_ln37_5_fu_3772_p2;
        icmp_ln37_6_reg_8348 <= icmp_ln37_6_fu_3778_p2;
        icmp_ln37_7_reg_8356 <= icmp_ln37_7_fu_3784_p2;
        icmp_ln37_8_reg_8371 <= icmp_ln37_8_fu_3832_p2;
        icmp_ln37_9_reg_8378 <= icmp_ln37_9_fu_3838_p2;
        icmp_ln37_reg_8300 <= icmp_ln37_fu_3742_p2;
        icmp_ln38_10_reg_8704 <= icmp_ln38_10_fu_4168_p2;
        icmp_ln38_11_reg_8710 <= icmp_ln38_11_fu_4174_p2;
        icmp_ln38_12_reg_8716 <= icmp_ln38_12_fu_4180_p2;
        icmp_ln38_13_reg_8722 <= icmp_ln38_13_fu_4186_p2;
        icmp_ln38_14_reg_8728 <= icmp_ln38_14_fu_4192_p2;
        icmp_ln38_15_reg_8734 <= icmp_ln38_15_fu_4198_p2;
        icmp_ln38_1_reg_8644 <= icmp_ln38_1_fu_4072_p2;
        icmp_ln38_2_reg_8650 <= icmp_ln38_2_fu_4078_p2;
        icmp_ln38_3_reg_8656 <= icmp_ln38_3_fu_4084_p2;
        icmp_ln38_4_reg_8662 <= icmp_ln38_4_fu_4090_p2;
        icmp_ln38_5_reg_8668 <= icmp_ln38_5_fu_4096_p2;
        icmp_ln38_6_reg_8674 <= icmp_ln38_6_fu_4102_p2;
        icmp_ln38_7_reg_8680 <= icmp_ln38_7_fu_4108_p2;
        icmp_ln38_8_reg_8692 <= icmp_ln38_8_fu_4156_p2;
        icmp_ln38_9_reg_8698 <= icmp_ln38_9_fu_4162_p2;
        icmp_ln38_reg_8638 <= icmp_ln38_fu_4066_p2;
        internal_y_3_reg_8222 <= internal_y_3_fu_3639_p3;
        internal_y_4_reg_8253 <= internal_y_4_fu_3694_p3;
        internal_y_reg_8191 <= internal_y_fu_3584_p3;
        ix_reg_7476 <= ix_fu_1817_p3;
        iy_reg_7483 <= iy_fu_1849_p3;
        low_center_x_reg_7504 <= low_center_x_fu_1908_p1;
        low_center_x_reg_7504_pp0_iter4_reg <= low_center_x_reg_7504;
        low_center_x_reg_7504_pp0_iter5_reg <= low_center_x_reg_7504_pp0_iter4_reg;
        low_center_x_reg_7504_pp0_iter6_reg <= low_center_x_reg_7504_pp0_iter5_reg;
        low_center_x_reg_7504_pp0_iter7_reg <= low_center_x_reg_7504_pp0_iter6_reg;
        low_center_x_reg_7504_pp0_iter8_reg <= low_center_x_reg_7504_pp0_iter7_reg;
        low_center_x_reg_7504_pp0_iter9_reg <= low_center_x_reg_7504_pp0_iter8_reg;
        low_center_y_reg_7512 <= low_center_y_fu_1912_p1;
        low_center_y_reg_7512_pp0_iter4_reg <= low_center_y_reg_7512;
        low_center_y_reg_7512_pp0_iter5_reg <= low_center_y_reg_7512_pp0_iter4_reg;
        low_center_y_reg_7512_pp0_iter6_reg <= low_center_y_reg_7512_pp0_iter5_reg;
        low_center_y_reg_7512_pp0_iter7_reg <= low_center_y_reg_7512_pp0_iter6_reg;
        low_center_y_reg_7512_pp0_iter8_reg <= low_center_y_reg_7512_pp0_iter7_reg;
        low_center_y_reg_7512_pp0_iter9_reg <= low_center_y_reg_7512_pp0_iter8_reg;
        mul_ln14_7_reg_7184 <= mul_ln14_7_fu_1179_p2;
        mul_ln15_7_reg_7196 <= mul_ln15_7_fu_1188_p2;
        mul_ln162_reg_8132 <= grp_fu_918_p2;
        mul_ln16_7_reg_7201 <= mul_ln16_7_fu_1193_p2;
        mul_ln31_reg_7788 <= mul_ln31_fu_2547_p2;
        mul_ln32_reg_7793 <= mul_ln32_fu_2559_p2;
        neighbor_x_2_reg_7819 <= neighbor_x_2_fu_2599_p2;
        neighbor_x_reg_7808 <= neighbor_x_fu_2574_p2;
        or_ln37_13_reg_8427 <= or_ln37_13_fu_3916_p2;
        or_ln37_6_reg_8364 <= or_ln37_6_fu_3826_p2;
        or_ln38_13_reg_8740 <= or_ln38_13_fu_4240_p2;
        or_ln38_6_reg_8686 <= or_ln38_6_fu_4150_p2;
        phi_ln_reg_7620 <= phi_ln_fu_2154_p11;
        rotated_y2_reg_7305 <= {{mul_ln128_fu_1407_p2[34:9]}};
        rotated_z2_reg_7310 <= {{mul_ln131_fu_1425_p2[34:9]}};
        select_ln169_1_reg_7649 <= select_ln169_1_fu_2271_p3;
        select_ln169_reg_7632 <= select_ln169_fu_2229_p3;
        test_y_reg_7663 <= test_y_fu_2285_p1;
        tmp_11_reg_7627 <= bitcast_ln716_1_fu_2177_p1[32'd63];
        tmp_20_cast_reg_8137 <= {{grp_fu_918_p2[51:29]}};
        trunc_ln14_6_reg_7315 <= {{mul_ln128_fu_1407_p2[24:9]}};
        trunc_ln14_6_reg_7315_pp0_iter2_reg <= trunc_ln14_6_reg_7315;
        trunc_ln14_6_reg_7315_pp0_iter3_reg <= trunc_ln14_6_reg_7315_pp0_iter2_reg;
        trunc_ln14_6_reg_7315_pp0_iter4_reg <= trunc_ln14_6_reg_7315_pp0_iter3_reg;
        trunc_ln14_6_reg_7315_pp0_iter5_reg <= trunc_ln14_6_reg_7315_pp0_iter4_reg;
        trunc_ln14_6_reg_7315_pp0_iter6_reg <= trunc_ln14_6_reg_7315_pp0_iter5_reg;
        trunc_ln14_6_reg_7315_pp0_iter7_reg <= trunc_ln14_6_reg_7315_pp0_iter6_reg;
        trunc_ln14_6_reg_7315_pp0_iter8_reg <= trunc_ln14_6_reg_7315_pp0_iter7_reg;
        trunc_ln14_9_reg_7322 <= {{mul_ln131_fu_1425_p2[24:9]}};
        trunc_ln14_9_reg_7322_pp0_iter2_reg <= trunc_ln14_9_reg_7322;
        trunc_ln14_9_reg_7322_pp0_iter3_reg <= trunc_ln14_9_reg_7322_pp0_iter2_reg;
        trunc_ln14_9_reg_7322_pp0_iter4_reg <= trunc_ln14_9_reg_7322_pp0_iter3_reg;
        trunc_ln14_9_reg_7322_pp0_iter5_reg <= trunc_ln14_9_reg_7322_pp0_iter4_reg;
        trunc_ln14_9_reg_7322_pp0_iter6_reg <= trunc_ln14_9_reg_7322_pp0_iter5_reg;
        trunc_ln14_9_reg_7322_pp0_iter7_reg <= trunc_ln14_9_reg_7322_pp0_iter6_reg;
        trunc_ln14_9_reg_7322_pp0_iter8_reg <= trunc_ln14_9_reg_7322_pp0_iter7_reg;
        trunc_ln18_2_reg_7778 <= {{s1_2_fu_2513_p2[35:11]}};
        trunc_ln19_2_reg_7295 <= {{s2_2_fu_1366_p2[35:11]}};
        trunc_ln20_2_reg_7300 <= {{s3_2_fu_1378_p2[35:11]}};
        x_mod3_1_reg_7830 <= x_mod3_1_fu_2624_p9;
        x_mod3_reg_7813 <= x_mod3_fu_2579_p9;
        x_ok_reg_7490 <= x_ok_fu_1876_p2;
        x_ok_reg_7490_pp0_iter4_reg <= x_ok_reg_7490;
        x_ok_reg_7490_pp0_iter5_reg <= x_ok_reg_7490_pp0_iter4_reg;
        x_ok_reg_7490_pp0_iter6_reg <= x_ok_reg_7490_pp0_iter5_reg;
        x_ok_reg_7490_pp0_iter7_reg <= x_ok_reg_7490_pp0_iter6_reg;
        x_ok_reg_7490_pp0_iter8_reg <= x_ok_reg_7490_pp0_iter7_reg;
        x_ok_reg_7490_pp0_iter9_reg <= x_ok_reg_7490_pp0_iter8_reg;
        y_ok_reg_7497 <= y_ok_fu_1902_p2;
        y_ok_reg_7497_pp0_iter4_reg <= y_ok_reg_7497;
        y_ok_reg_7497_pp0_iter5_reg <= y_ok_reg_7497_pp0_iter4_reg;
        y_ok_reg_7497_pp0_iter6_reg <= y_ok_reg_7497_pp0_iter5_reg;
        y_ok_reg_7497_pp0_iter7_reg <= y_ok_reg_7497_pp0_iter6_reg;
        y_ok_reg_7497_pp0_iter8_reg <= y_ok_reg_7497_pp0_iter7_reg;
        y_ok_reg_7497_pp0_iter9_reg <= y_ok_reg_7497_pp0_iter8_reg;
        zext_ln14_6_reg_7177[17 : 0] <= zext_ln14_6_fu_1171_p1[17 : 0];
        zext_ln14_6_reg_7177_pp0_iter1_reg[17 : 0] <= zext_ln14_6_reg_7177[17 : 0];
        zext_ln14_6_reg_7177_pp0_iter2_reg[17 : 0] <= zext_ln14_6_reg_7177_pp0_iter1_reg[17 : 0];
        zext_ln14_6_reg_7177_pp0_iter3_reg[17 : 0] <= zext_ln14_6_reg_7177_pp0_iter2_reg[17 : 0];
        zext_ln14_6_reg_7177_pp0_iter4_reg[17 : 0] <= zext_ln14_6_reg_7177_pp0_iter3_reg[17 : 0];
        zext_ln14_6_reg_7177_pp0_iter5_reg[17 : 0] <= zext_ln14_6_reg_7177_pp0_iter4_reg[17 : 0];
        zext_ln14_6_reg_7177_pp0_iter6_reg[17 : 0] <= zext_ln14_6_reg_7177_pp0_iter5_reg[17 : 0];
        zext_ln14_6_reg_7177_pp0_iter7_reg[17 : 0] <= zext_ln14_6_reg_7177_pp0_iter6_reg[17 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter10_p_ph71_i_in_reg_834 <= ap_phi_reg_pp0_iter9_p_ph71_i_in_reg_834;
        ap_phi_reg_pp0_iter10_p_ph74_i_reg_878 <= ap_phi_reg_pp0_iter9_p_ph74_i_reg_878;
        ap_phi_reg_pp0_iter10_p_ph_i_reg_796 <= ap_phi_reg_pp0_iter9_p_ph_i_reg_796;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter11_p_ph71_i_in_reg_834 <= ap_phi_reg_pp0_iter10_p_ph71_i_in_reg_834;
        ap_phi_reg_pp0_iter11_p_ph74_i_reg_878 <= ap_phi_reg_pp0_iter10_p_ph74_i_reg_878;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter1_p_ph71_i_in_reg_834 <= ap_phi_reg_pp0_iter0_p_ph71_i_in_reg_834;
        ap_phi_reg_pp0_iter1_p_ph74_i_reg_878 <= ap_phi_reg_pp0_iter0_p_ph74_i_reg_878;
        ap_phi_reg_pp0_iter1_p_ph_i_reg_796 <= ap_phi_reg_pp0_iter0_p_ph_i_reg_796;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter3_p_ph71_i_in_reg_834 <= ap_phi_reg_pp0_iter2_p_ph71_i_in_reg_834;
        ap_phi_reg_pp0_iter3_p_ph74_i_reg_878 <= ap_phi_reg_pp0_iter2_p_ph74_i_reg_878;
        ap_phi_reg_pp0_iter3_p_ph_i_reg_796 <= ap_phi_reg_pp0_iter2_p_ph_i_reg_796;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter4_p_ph71_i_in_reg_834 <= ap_phi_reg_pp0_iter3_p_ph71_i_in_reg_834;
        ap_phi_reg_pp0_iter4_p_ph74_i_reg_878 <= ap_phi_reg_pp0_iter3_p_ph74_i_reg_878;
        ap_phi_reg_pp0_iter4_p_ph_i_reg_796 <= ap_phi_reg_pp0_iter3_p_ph_i_reg_796;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter5_p_ph71_i_in_reg_834 <= ap_phi_reg_pp0_iter4_p_ph71_i_in_reg_834;
        ap_phi_reg_pp0_iter5_p_ph74_i_reg_878 <= ap_phi_reg_pp0_iter4_p_ph74_i_reg_878;
        ap_phi_reg_pp0_iter5_p_ph_i_reg_796 <= ap_phi_reg_pp0_iter4_p_ph_i_reg_796;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter6_p_ph71_i_in_reg_834 <= ap_phi_reg_pp0_iter5_p_ph71_i_in_reg_834;
        ap_phi_reg_pp0_iter6_p_ph74_i_reg_878 <= ap_phi_reg_pp0_iter5_p_ph74_i_reg_878;
        ap_phi_reg_pp0_iter6_p_ph_i_reg_796 <= ap_phi_reg_pp0_iter5_p_ph_i_reg_796;
        conv_i1_reg_7558 <= grp_fu_915_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter7_p_ph71_i_in_reg_834 <= ap_phi_reg_pp0_iter6_p_ph71_i_in_reg_834;
        ap_phi_reg_pp0_iter7_p_ph74_i_reg_878 <= ap_phi_reg_pp0_iter6_p_ph74_i_reg_878;
        ap_phi_reg_pp0_iter7_p_ph_i_reg_796 <= ap_phi_reg_pp0_iter6_p_ph_i_reg_796;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter8_p_ph71_i_in_reg_834 <= ap_phi_reg_pp0_iter7_p_ph71_i_in_reg_834;
        ap_phi_reg_pp0_iter8_p_ph74_i_reg_878 <= ap_phi_reg_pp0_iter7_p_ph74_i_reg_878;
        ap_phi_reg_pp0_iter8_p_ph_i_reg_796 <= ap_phi_reg_pp0_iter7_p_ph_i_reg_796;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter9_p_ph71_i_in_reg_834 <= ap_phi_reg_pp0_iter8_p_ph71_i_in_reg_834;
        ap_phi_reg_pp0_iter9_p_ph74_i_reg_878 <= ap_phi_reg_pp0_iter8_p_ph74_i_reg_878;
        ap_phi_reg_pp0_iter9_p_ph_i_reg_796 <= ap_phi_reg_pp0_iter8_p_ph_i_reg_796;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_i2_reg_7563 <= grp_fu_915_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1012 <= grp_fu_910_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sub_ln31_reg_7939 <= grp_fu_6949_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (last_signal_load_reg_7085 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1) & (last_signal_load_reg_7085_pp0_iter11_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter11_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter11_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to10 = 1'b1;
    end else begin
        ap_idle_pp0_0to10 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to12 = 1'b1;
    end else begin
        ap_idle_pp0_1to12 = 1'b0;
    end
end

always @ (*) begin
    if ((last_signal_load_reg_7085_pp0_iter11_reg == 1'd0)) begin
        if ((tmp_52_reg_8891 == 1'd0)) begin
            ap_phi_mux_p_ph70_i_in_phi_fu_826_p6 = tmp_22_fu_6465_p3;
        end else if (((icmp_ln37_14_reg_8969 == 1'd1) & (tmp_52_reg_8891 == 1'd1))) begin
            ap_phi_mux_p_ph70_i_in_phi_fu_826_p6 = tmp_23_fu_6483_p3;
        end else if (((icmp_ln37_14_reg_8969 == 1'd0) & (tmp_52_reg_8891 == 1'd1))) begin
            ap_phi_mux_p_ph70_i_in_phi_fu_826_p6 = tmp_24_fu_6474_p3;
        end else begin
            ap_phi_mux_p_ph70_i_in_phi_fu_826_p6 = ap_phi_reg_pp0_iter11_p_ph70_i_in_reg_823;
        end
    end else begin
        ap_phi_mux_p_ph70_i_in_phi_fu_826_p6 = ap_phi_reg_pp0_iter11_p_ph70_i_in_reg_823;
    end
end

always @ (*) begin
    if (((last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (icmp_ln37_17_reg_8981 == 1'd1) & (tmp_61_reg_8921 == 1'd1))) begin
        ap_phi_mux_p_ph72_i_phi_fu_859_p6 = tmp_63_fu_6548_p4;
    end else if ((((last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (tmp_61_reg_8921 == 1'd0)) | ((last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (icmp_ln37_17_reg_8981 == 1'd0) & (tmp_61_reg_8921 == 1'd1)))) begin
        ap_phi_mux_p_ph72_i_phi_fu_859_p6 = grp_fu_967_p4;
    end else begin
        ap_phi_mux_p_ph72_i_phi_fu_859_p6 = ap_phi_reg_pp0_iter12_p_ph72_i_reg_856;
    end
end

always @ (*) begin
    if (((last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (icmp_ln37_18_reg_8985 == 1'd1) & (tmp_65_reg_8931 == 1'd1))) begin
        ap_phi_mux_p_ph73_i_phi_fu_870_p6 = tmp_67_fu_6559_p4;
    end else if ((((last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (tmp_65_reg_8931 == 1'd0)) | ((last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (icmp_ln37_18_reg_8985 == 1'd0) & (tmp_65_reg_8931 == 1'd1)))) begin
        ap_phi_mux_p_ph73_i_phi_fu_870_p6 = grp_fu_978_p4;
    end else begin
        ap_phi_mux_p_ph73_i_phi_fu_870_p6 = ap_phi_reg_pp0_iter12_p_ph73_i_reg_867;
    end
end

always @ (*) begin
    if ((last_signal_load_reg_7085_pp0_iter11_reg == 1'd0)) begin
        if ((tmp_57_reg_8911 == 1'd0)) begin
            ap_phi_mux_p_ph75_i_in_phi_fu_848_p6 = tmp_58_fu_6516_p3;
        end else if (((icmp_ln37_16_reg_8977 == 1'd1) & (tmp_57_reg_8911 == 1'd1))) begin
            ap_phi_mux_p_ph75_i_in_phi_fu_848_p6 = tmp_59_fu_6534_p3;
        end else if (((icmp_ln37_16_reg_8977 == 1'd0) & (tmp_57_reg_8911 == 1'd1))) begin
            ap_phi_mux_p_ph75_i_in_phi_fu_848_p6 = tmp_60_fu_6525_p3;
        end else begin
            ap_phi_mux_p_ph75_i_in_phi_fu_848_p6 = ap_phi_reg_pp0_iter12_p_ph75_i_in_reg_845;
        end
    end else begin
        ap_phi_mux_p_ph75_i_in_phi_fu_848_p6 = ap_phi_reg_pp0_iter12_p_ph75_i_in_reg_845;
    end
end

always @ (*) begin
    if ((last_signal_load_reg_7085_pp0_iter11_reg == 1'd0)) begin
        if ((tmp_51_reg_8881 == 1'd0)) begin
            ap_phi_mux_p_ph76_i_in_phi_fu_815_p6 = tmp_fu_6438_p3;
        end else if (((icmp_ln37_13_reg_8965 == 1'd1) & (tmp_51_reg_8881 == 1'd1))) begin
            ap_phi_mux_p_ph76_i_in_phi_fu_815_p6 = tmp_16_fu_6456_p3;
        end else if (((icmp_ln37_13_reg_8965 == 1'd0) & (tmp_51_reg_8881 == 1'd1))) begin
            ap_phi_mux_p_ph76_i_in_phi_fu_815_p6 = tmp_17_fu_6447_p3;
        end else begin
            ap_phi_mux_p_ph76_i_in_phi_fu_815_p6 = ap_phi_reg_pp0_iter11_p_ph76_i_in_reg_812;
        end
    end else begin
        ap_phi_mux_p_ph76_i_in_phi_fu_815_p6 = ap_phi_reg_pp0_iter11_p_ph76_i_in_reg_812;
    end
end

always @ (*) begin
    if (((last_signal_load_reg_7085_pp0_iter12_reg == 1'd0) & (icmp_ln37_20_reg_8993 == 1'd1) & (tmp_73_reg_8951_pp0_iter12_reg == 1'd1))) begin
        ap_phi_mux_ref_tmp207_1_phi_fu_892_p6 = tmp_75_fu_6580_p4;
    end else if ((((last_signal_load_reg_7085_pp0_iter12_reg == 1'd0) & (icmp_ln37_20_reg_8993 == 1'd0) & (tmp_73_reg_8951_pp0_iter12_reg == 1'd1)) | ((last_signal_load_reg_7085_pp0_iter12_reg == 1'd0) & (tmp_73_reg_8951_pp0_iter12_reg == 1'd0)))) begin
        ap_phi_mux_ref_tmp207_1_phi_fu_892_p6 = grp_fu_1000_p4;
    end else begin
        ap_phi_mux_ref_tmp207_1_phi_fu_892_p6 = ap_phi_reg_pp0_iter12_ref_tmp207_1_reg_889;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (last_signal_load_reg_7085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (last_signal_load_reg_7085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (last_signal_i == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        data_stream_TDATA_blk_n = data_stream_TVALID;
    end else begin
        data_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (last_signal_load_reg_7085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (last_signal_load_reg_7085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (last_signal_i == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        data_stream_TREADY = 1'b1;
    end else begin
        data_stream_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1916_ce = 1'b1;
    end else begin
        grp_fu_1916_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1936_ce = 1'b1;
    end else begin
        grp_fu_1936_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6803_ce = 1'b1;
    end else begin
        grp_fu_6803_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6811_ce = 1'b1;
    end else begin
        grp_fu_6811_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6819_ce = 1'b1;
    end else begin
        grp_fu_6819_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6828_ce = 1'b1;
    end else begin
        grp_fu_6828_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6836_ce = 1'b1;
    end else begin
        grp_fu_6836_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6845_ce = 1'b1;
    end else begin
        grp_fu_6845_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6852_ce = 1'b1;
    end else begin
        grp_fu_6852_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6859_ce = 1'b1;
    end else begin
        grp_fu_6859_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6867_ce = 1'b1;
    end else begin
        grp_fu_6867_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6874_ce = 1'b1;
    end else begin
        grp_fu_6874_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6882_ce = 1'b1;
    end else begin
        grp_fu_6882_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6889_ce = 1'b1;
    end else begin
        grp_fu_6889_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6896_ce = 1'b1;
    end else begin
        grp_fu_6896_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6904_ce = 1'b1;
    end else begin
        grp_fu_6904_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6911_ce = 1'b1;
    end else begin
        grp_fu_6911_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6919_ce = 1'b1;
    end else begin
        grp_fu_6919_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6931_ce = 1'b1;
    end else begin
        grp_fu_6931_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6937_ce = 1'b1;
    end else begin
        grp_fu_6937_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6943_ce = 1'b1;
    end else begin
        grp_fu_6943_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6949_ce = 1'b1;
    end else begin
        grp_fu_6949_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6957_ce = 1'b1;
    end else begin
        grp_fu_6957_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_6966_ce = 1'b1;
    end else begin
        grp_fu_6966_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_910_ce = 1'b1;
    end else begin
        grp_fu_910_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_910_p0 = conv_i2_reg_7563;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_910_p0 = conv_i1_reg_7558;
        end else begin
            grp_fu_910_p0 = 'bx;
        end
    end else begin
        grp_fu_910_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_915_ce = 1'b1;
    end else begin
        grp_fu_915_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_915_p0 = sext_ln169_fu_1941_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_915_p0 = sext_ln168_fu_1922_p1;
        end else begin
            grp_fu_915_p0 = 'bx;
        end
    end else begin
        grp_fu_915_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_918_ce = 1'b1;
    end else begin
        grp_fu_918_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_923_ce = 1'b1;
    end else begin
        grp_fu_923_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_928_ce = 1'b1;
    end else begin
        grp_fu_928_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp243) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp205) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp168) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_rotate_norm_fu_900_ap_ce = 1'b1;
    end else begin
        grp_rotate_norm_fu_900_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (last_signal_load_reg_7085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        last_signal_o = data_stream_TLAST;
    end else begin
        last_signal_o = last_signal_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (last_signal_load_reg_7085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        last_signal_o_ap_vld = 1'b1;
    end else begin
        last_signal_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln194_8_fu_6699_p2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln194_7_fu_6686_p2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln194_6_fu_6673_p2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln194_5_fu_6660_p2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln194_4_fu_6647_p2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln194_3_fu_6634_p2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln194_2_fu_6621_p2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln194_fu_6595_p2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'd1 == and_ln194_1_fu_6608_p2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1_local = 1'b1;
    end else begin
        main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln37_19_reg_8989 == 1'd1) & (tmp_69_reg_8941 == 1'd1) & (last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln37_18_reg_8985 == 1'd1) & (tmp_65_reg_8931 == 1'd1))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln37_17_reg_8981 == 1'd1) & (tmp_61_reg_8921 == 1'd1))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln37_16_reg_8977 == 1'd1) & (tmp_57_reg_8911 == 1'd1))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln37_15_reg_8973 == 1'd1) & (tmp_53_reg_8901 == 1'd1))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln37_14_reg_8969 == 1'd1) & (tmp_52_reg_8891 == 1'd1))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln37_13_reg_8965 == 1'd1) & (tmp_51_reg_8881 == 1'd1))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln37_12_reg_8961 == 1'd1) & (tmp_50_reg_8871 == 1'd1))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln37_20_reg_8993 == 1'd1) & (tmp_73_reg_8951 == 1'd1))) begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1_local = 1'b1;
    end else begin
        zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to12 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((ap_idle_pp0_0to10 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter11_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln150_fu_1630_p2 = (tmp_cast_fu_1605_p4 + 8'd1);

assign add_ln162_1_fu_2650_p2 = ($signed(sext_ln162_2_fu_2644_p1) + $signed(sext_ln162_3_fu_2647_p1));

assign add_ln162_fu_2535_p2 = ($signed(sext_ln162_1_fu_2532_p1) + $signed(sext_ln162_fu_2529_p1));

assign add_ln163_1_fu_1558_p2 = ($signed(sext_ln163_2_fu_1552_p1) + $signed(sext_ln163_3_fu_1555_p1));

assign add_ln163_fu_1514_p2 = ($signed(sext_ln163_1_fu_1511_p1) + $signed(sext_ln163_fu_1508_p1));

assign add_ln164_1_fu_1578_p2 = ($signed(sext_ln164_2_fu_1572_p1) + $signed(sext_ln164_3_fu_1575_p1));

assign add_ln164_fu_1526_p2 = ($signed(sext_ln164_1_fu_1523_p1) + $signed(sext_ln164_fu_1520_p1));

assign add_ln165_fu_1805_p2 = (tmp_3_reg_7452 + 14'd1);

assign add_ln166_fu_1837_p2 = (tmp_6_reg_7464 + 14'd1);

assign add_ln168_fu_2037_p2 = ($signed(trunc_ln168_2_fu_2027_p1) + $signed(11'd2036));

assign add_ln169_fu_2259_p2 = ($signed(trunc_ln169_2_fu_2249_p1) + $signed(11'd2036));

assign add_ln32_1_fu_3661_p2 = (sub_ln32_3_fu_3655_p2 + conv3_i_i62_i_cast868_cast1000_cast9_cast104_fu_3538_p1);

assign add_ln32_2_fu_3703_p2 = (sub_ln32_1_fu_3551_p2 + conv3_i_i62_1_i_cast872_cast1004_cast17_cast120_fu_3700_p1);

assign add_ln32_3_fu_3709_p2 = (sub_ln32_2_fu_3600_p2 + conv3_i_i62_1_i_cast872_cast1004_cast17_cast120_fu_3700_p1);

assign add_ln32_4_fu_3715_p2 = (sub_ln32_3_fu_3655_p2 + conv3_i_i62_1_i_cast872_cast1004_cast17_cast120_fu_3700_p1);

assign add_ln32_fu_3606_p2 = (sub_ln32_2_fu_3600_p2 + conv3_i_i62_i_cast868_cast1000_cast9_cast104_fu_3538_p1);

assign and_ln155_1_fu_4462_p2 = (y_minus_ok_reg_7544_pp0_iter10_reg & x_minus_ok_reg_7525_pp0_iter10_reg);

assign and_ln155_fu_4466_p2 = (inside_r7_fu_4418_p2 & and_ln155_1_fu_4462_p2);

assign and_ln156_1_fu_3488_p2 = (y_minus_ok_reg_7544_pp0_iter10_reg & inside_r8_fu_3482_p2);

assign and_ln156_fu_3493_p2 = (x_ok_reg_7490_pp0_iter9_reg & and_ln156_1_fu_3488_p2);

assign and_ln157_1_fu_4472_p2 = (y_minus_ok_reg_7544_pp0_iter10_reg & x_plus_ok_reg_7532_pp0_iter10_reg);

assign and_ln157_fu_4476_p2 = (inside_r9_fu_4456_p2 & and_ln157_1_fu_4472_p2);

assign and_ln158_1_fu_3498_p2 = (y_ok_reg_7497_pp0_iter9_reg & inside_r4_fu_3406_p2);

assign and_ln158_fu_3503_p2 = (x_minus_ok_reg_7525_pp0_iter10_reg & and_ln158_1_fu_3498_p2);

assign and_ln159_1_fu_3508_p2 = (y_ok_reg_7497_pp0_iter9_reg & inside_r5_fu_3330_p2);

assign and_ln159_fu_3513_p2 = (x_ok_reg_7490_pp0_iter9_reg & and_ln159_1_fu_3508_p2);

assign and_ln160_1_fu_3518_p2 = (y_ok_reg_7497_pp0_iter9_reg & inside_r6_fu_3444_p2);

assign and_ln160_fu_3523_p2 = (x_plus_ok_reg_7532_pp0_iter10_reg & and_ln160_1_fu_3518_p2);

assign and_ln161_1_fu_4482_p2 = (y_plus_ok_reg_7551_pp0_iter10_reg & x_minus_ok_reg_7525_pp0_iter10_reg);

assign and_ln161_fu_4486_p2 = (inside_r1_fu_4342_p2 & and_ln161_1_fu_4482_p2);

assign and_ln162_1_fu_3528_p2 = (y_plus_ok_reg_7551_pp0_iter10_reg & inside_r2_fu_3368_p2);

assign and_ln162_fu_3533_p2 = (x_ok_reg_7490_pp0_iter9_reg & and_ln162_1_fu_3528_p2);

assign and_ln163_1_fu_4492_p2 = (y_plus_ok_reg_7551_pp0_iter10_reg & x_plus_ok_reg_7532_pp0_iter10_reg);

assign and_ln163_fu_4496_p2 = (inside_r3_fu_4380_p2 & and_ln163_1_fu_4492_p2);

assign and_ln168_1_fu_2140_p2 = (xor_ln168_1_fu_2134_p2 & icmp_ln168_1_reg_7595);

assign and_ln168_fu_2125_p2 = (xor_ln168_fu_2120_p2 & icmp_ln168_2_reg_7608);

assign and_ln169_1_fu_2384_p2 = (xor_ln169_1_fu_2378_p2 & icmp_ln169_1_reg_7644);

assign and_ln169_fu_2369_p2 = (xor_ln169_fu_2364_p2 & icmp_ln169_2_reg_7657);

assign and_ln194_1_fu_6608_p2 = (tmp_77_fu_6600_p3 & face_reg_8746_pp0_iter12_reg);

assign and_ln194_2_fu_6621_p2 = (tmp_78_fu_6613_p3 & face_reg_8746_pp0_iter12_reg);

assign and_ln194_3_fu_6634_p2 = (tmp_79_fu_6626_p3 & face_reg_8746_pp0_iter12_reg);

assign and_ln194_4_fu_6647_p2 = (tmp_80_fu_6639_p3 & face_reg_8746_pp0_iter12_reg);

assign and_ln194_5_fu_6660_p2 = (tmp_81_fu_6652_p3 & face_reg_8746_pp0_iter12_reg);

assign and_ln194_6_fu_6673_p2 = (tmp_82_fu_6665_p3 & face_reg_8746_pp0_iter12_reg);

assign and_ln194_7_fu_6686_p2 = (tmp_83_fu_6678_p3 & face_reg_8746_pp0_iter12_reg);

assign and_ln194_8_fu_6699_p2 = (tmp_84_fu_6691_p3 & face_reg_8746_pp0_iter12_reg);

assign and_ln194_fu_6595_p2 = (trunc_ln194_fu_6591_p1 & face_reg_8746_pp0_iter12_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp205 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_ignore_call157));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp243 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_ignore_call157));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp168 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0_ignore_call157));
end

assign ap_block_pp0_stage2_ignoreCallOp168 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage2_iter0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((data_stream_TVALID == 1'b0) & (last_signal_i == 1'd0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call157 = ((data_stream_TVALID == 1'b0) & (last_signal_i == 1'd0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((last_signal_load_reg_7085 == 1'd0) & (data_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_ignore_call157 = ((last_signal_load_reg_7085 == 1'd0) & (data_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((last_signal_load_reg_7085 == 1'd0) & (data_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0_ignore_call157 = ((last_signal_load_reg_7085 == 1'd0) & (data_stream_TVALID == 1'b0));
end

always @ (*) begin
    ap_condition_1379 = ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1442 = ((last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (icmp_ln37_15_reg_8973 == 1'd0) & (tmp_53_reg_8901 == 1'd1));
end

always @ (*) begin
    ap_condition_1445 = ((last_signal_load_reg_7085_pp0_iter11_reg == 1'd0) & (icmp_ln37_15_reg_8973 == 1'd1) & (tmp_53_reg_8901 == 1'd1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_phi_reg_pp0_iter0_p_ph71_i_in_reg_834 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ph74_i_reg_878 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ph_i_reg_796 = 'bx;

assign ap_phi_reg_pp0_iter11_p_ph70_i_in_reg_823 = 'bx;

assign ap_phi_reg_pp0_iter11_p_ph76_i_in_reg_812 = 'bx;

assign ap_phi_reg_pp0_iter12_p_ph72_i_reg_856 = 'bx;

assign ap_phi_reg_pp0_iter12_p_ph73_i_reg_867 = 'bx;

assign ap_phi_reg_pp0_iter12_p_ph75_i_in_reg_845 = 'bx;

assign ap_phi_reg_pp0_iter12_ref_tmp207_1_reg_889 = 'bx;

assign ap_ready = ap_ready_sig;

assign ashr_ln168_fu_2075_p2 = $signed(select_ln168_reg_7583) >>> zext_ln168_2_fu_2072_p1;

assign ashr_ln169_fu_2319_p2 = $signed(select_ln169_reg_7632) >>> zext_ln169_2_fu_2316_p1;

assign bitcast_ln716_1_fu_2177_p1 = reg_1012;

assign bitcast_ln716_fu_1955_p1 = reg_1012;

assign bram_index_1_fu_3730_p2 = (sub_ln32_2_fu_3600_p2 + conv3_i_i62_2_i_cast873_cast1005_cast19_cast124_fu_3721_p1);

assign bram_index_2_fu_3736_p2 = (sub_ln32_3_fu_3655_p2 + conv3_i_i62_2_i_cast873_cast1005_cast19_cast124_fu_3721_p1);

assign bram_index_fu_3724_p2 = (sub_ln32_1_fu_3551_p2 + conv3_i_i62_2_i_cast873_cast1005_cast19_cast124_fu_3721_p1);

assign color_fu_1664_p3 = ((or_ln153_fu_1659_p2[0:0] == 1'b1) ? select_ln153_fu_1652_p3 : select_ln150_1_fu_1644_p3);

assign conv3_i_i62_1_i_cast872_cast1004_cast17_cast120_fu_3700_p1 = conv3_i_i62_1_i_cast872_cast1004_cast_reg_7824;

assign conv3_i_i62_1_i_cast872_cast1004_cast_fu_2604_p7 = 'bx;

assign conv3_i_i62_2_i_cast873_cast1005_cast19_cast124_fu_3721_p1 = x_mod3_1_reg_7830;

assign conv3_i_i62_i_cast868_cast1000_cast9_cast104_fu_3538_p1 = x_mod3_reg_7813;

assign cross1_r1_fu_4278_p2 = ($signed(cross1_r2_reg_8142) + $signed(dy2_reg_7698_pp0_iter10_reg));

assign cross1_r2_fu_3264_p2 = ($signed(cross1_r5_reg_7944) + $signed(dx1_reg_7686_pp0_iter10_reg));

assign cross1_r3_fu_4286_p2 = ($signed(cross1_r2_reg_8142) - $signed(dy2_reg_7698_pp0_iter10_reg));

assign cross1_r4_fu_3273_p2 = ($signed(cross1_r5_reg_7944) + $signed(dy2_reg_7698_pp0_iter10_reg));

assign cross1_r6_fu_3282_p2 = ($signed(cross1_r5_reg_7944) - $signed(dy2_reg_7698_pp0_iter10_reg));

assign cross1_r7_fu_4294_p2 = ($signed(cross1_r8_reg_8154) + $signed(dy2_reg_7698_pp0_iter10_reg));

assign cross1_r8_fu_3291_p2 = ($signed(cross1_r5_reg_7944) - $signed(dx1_reg_7686_pp0_iter10_reg));

assign cross1_r9_fu_4302_p2 = ($signed(cross1_r8_reg_8154) - $signed(dy2_reg_7698_pp0_iter10_reg));

assign cross2_r1_fu_2908_p2 = ($signed(cross2_r2_fu_2903_p2) + $signed(dy4_reg_7720));

assign cross2_r2_fu_2903_p2 = ($signed(cross2_r5_fu_2894_p4) + $signed(dx3_reg_7708));

assign cross2_r3_fu_2913_p2 = ($signed(cross2_r2_fu_2903_p2) - $signed(dy4_reg_7720));

assign cross2_r4_fu_2918_p2 = ($signed(cross2_r5_fu_2894_p4) + $signed(dy4_reg_7720));

assign cross2_r5_fu_2894_p4 = {{grp_fu_6957_p3[27:12]}};

assign cross2_r6_fu_2923_p2 = ($signed(cross2_r5_fu_2894_p4) - $signed(dy4_reg_7720));

assign cross2_r7_fu_2933_p2 = ($signed(cross2_r8_fu_2928_p2) + $signed(dy4_reg_7720));

assign cross2_r8_fu_2928_p2 = ($signed(cross2_r5_fu_2894_p4) - $signed(dx3_reg_7708));

assign cross2_r9_fu_2938_p2 = ($signed(cross2_r8_fu_2928_p2) - $signed(dy4_reg_7720));

assign cross3_r1_fu_4282_p2 = ($signed(cross3_r2_reg_8148) + $signed(dy6_reg_7742_pp0_iter10_reg));

assign cross3_r2_fu_3268_p2 = ($signed(cross3_r5_fu_3255_p4) + $signed(dx5_reg_7730_pp0_iter10_reg));

assign cross3_r3_fu_4290_p2 = ($signed(cross3_r2_reg_8148) - $signed(dy6_reg_7742_pp0_iter10_reg));

assign cross3_r4_fu_3277_p2 = ($signed(cross3_r5_fu_3255_p4) + $signed(dy6_reg_7742_pp0_iter10_reg));

assign cross3_r5_fu_3255_p4 = {{grp_fu_6966_p3[27:12]}};

assign cross3_r6_fu_3286_p2 = ($signed(cross3_r5_fu_3255_p4) - $signed(dy6_reg_7742_pp0_iter10_reg));

assign cross3_r7_fu_4298_p2 = ($signed(cross3_r8_reg_8160) + $signed(dy6_reg_7742_pp0_iter10_reg));

assign cross3_r8_fu_3295_p2 = ($signed(cross3_r5_fu_3255_p4) - $signed(dx5_reg_7730_pp0_iter10_reg));

assign cross3_r9_fu_4306_p2 = ($signed(cross3_r8_reg_8160) - $signed(dy6_reg_7742_pp0_iter10_reg));

assign dx1_fu_2443_p2 = (trunc_ln14_6_reg_7315_pp0_iter8_reg - trunc_ln14_7_reg_7276_pp0_iter8_reg);

assign dx2_fu_2455_p2 = (phi_ln_reg_7620 - trunc_ln14_7_reg_7276_pp0_iter8_reg);

assign dx3_fu_2459_p2 = (trunc_ln6_reg_7361_pp0_iter9_reg - trunc_ln14_6_reg_7315_pp0_iter8_reg);

assign dx4_fu_2471_p2 = (phi_ln_reg_7620 - trunc_ln14_6_reg_7315_pp0_iter8_reg);

assign dx5_fu_2475_p2 = (trunc_ln14_7_reg_7276_pp0_iter8_reg - trunc_ln6_reg_7361_pp0_iter9_reg);

assign dx6_fu_2487_p2 = (phi_ln_reg_7620 - trunc_ln6_reg_7361_pp0_iter9_reg);

assign dy1_fu_2447_p2 = (phi_ln14_1_reg_7674 - trunc_ln14_8_reg_7283_pp0_iter8_reg);

assign dy2_fu_2451_p2 = (trunc_ln14_9_reg_7322_pp0_iter8_reg - trunc_ln14_8_reg_7283_pp0_iter8_reg);

assign dy3_fu_2463_p2 = (phi_ln14_1_reg_7674 - trunc_ln14_9_reg_7322_pp0_iter8_reg);

assign dy4_fu_2467_p2 = (trunc_ln15_1_reg_7368_pp0_iter9_reg - trunc_ln14_9_reg_7322_pp0_iter8_reg);

assign dy5_fu_2479_p2 = (phi_ln14_1_reg_7674 - trunc_ln15_1_reg_7368_pp0_iter9_reg);

assign dy6_fu_2483_p2 = (trunc_ln14_8_reg_7283_pp0_iter8_reg - trunc_ln15_1_reg_7368_pp0_iter9_reg);

assign empty_50_fu_5549_p2 = (icmp_ln38_15_reg_8734 | icmp_ln37_7_reg_8356);

assign empty_51_fu_5568_p2 = (icmp_ln38_14_reg_8728 | icmp_ln37_6_reg_8348);

assign empty_52_fu_5587_p2 = (icmp_ln38_13_reg_8722 | icmp_ln37_5_reg_8340);

assign empty_53_fu_5606_p2 = (icmp_ln38_12_reg_8716 | icmp_ln37_4_reg_8332);

assign empty_54_fu_5625_p2 = (icmp_ln38_11_reg_8710 | icmp_ln37_3_reg_8324);

assign empty_55_fu_5644_p2 = (icmp_ln38_10_reg_8704 | icmp_ln37_2_reg_8316);

assign empty_56_fu_5663_p2 = (icmp_ln38_9_reg_8698 | icmp_ln37_1_reg_8308);

assign empty_57_fu_5682_p2 = (icmp_ln38_8_reg_8692 | icmp_ln37_reg_8300);

assign empty_58_fu_5716_p2 = (icmp_ln37_32_reg_8497 | icmp_ln37_24_reg_8420);

assign empty_59_fu_5735_p2 = (icmp_ln37_31_reg_8488 | icmp_ln37_23_reg_8413);

assign empty_60_fu_5754_p2 = (icmp_ln37_30_reg_8479 | icmp_ln37_22_reg_8406);

assign empty_61_fu_5773_p2 = (icmp_ln37_29_reg_8470 | icmp_ln37_21_reg_8399);

assign empty_62_fu_5792_p2 = (icmp_ln37_28_reg_8461 | icmp_ln37_11_reg_8392);

assign empty_63_fu_5811_p2 = (icmp_ln37_27_reg_8452 | icmp_ln37_10_reg_8385);

assign empty_64_fu_5830_p2 = (icmp_ln37_9_reg_8378 | icmp_ln37_26_reg_8443);

assign empty_65_fu_5849_p2 = (icmp_ln37_8_reg_8371 | icmp_ln37_25_reg_8434);

assign empty_66_fu_5889_p2 = (icmp_ln37_48_fu_4811_p2 | icmp_ln37_40_reg_8562);

assign empty_67_fu_5913_p2 = (icmp_ln37_47_reg_8597 | icmp_ln37_39_reg_8554);

assign empty_68_fu_5936_p2 = (icmp_ln37_46_reg_8588 | icmp_ln37_38_reg_8546);

assign empty_69_fu_5959_p2 = (icmp_ln37_45_reg_8579 | icmp_ln37_37_reg_8538);

assign empty_70_fu_5982_p2 = (icmp_ln37_44_reg_8570 | icmp_ln37_36_reg_8530);

assign empty_71_fu_6006_p2 = (icmp_ln37_43_fu_4806_p2 | icmp_ln37_35_reg_8522);

assign empty_72_fu_6031_p2 = (icmp_ln37_42_fu_4801_p2 | icmp_ln37_34_reg_8514);

assign face_fu_4246_p2 = (tmp_2_reg_7344_pp0_iter10_reg ^ 1'd1);

assign grp_fu_1000_p4 = {|(1'd0), ap_phi_reg_pp0_iter12_p_ph74_i_reg_878[8 - 1:0]};

assign grp_fu_1916_p0 = ix_fu_1817_p3[8:0];

assign grp_fu_1916_p1 = 9'd3;

assign grp_fu_1936_p1 = 9'd3;

assign grp_fu_6803_p0 = zext_ln14_2_fu_1100_p1;

assign grp_fu_6811_p0 = zext_ln14_fu_1086_p1;

assign grp_fu_6811_p2 = shl_i_i16_i326_i_cast_cast_reg_7031;

assign grp_fu_6819_p0 = zext_ln14_2_fu_1100_p1;

assign grp_fu_6828_p0 = zext_ln14_fu_1086_p1;

assign grp_fu_6828_p2 = sext_ln45_cast_reg_7004;

assign grp_fu_6836_p0 = zext_ln14_2_fu_1100_p1;

assign grp_fu_6845_p0 = zext_ln14_5_fu_1133_p1;

assign grp_fu_6845_p1 = i_a13_cast_cast_reg_7065;

assign grp_fu_6852_p0 = zext_ln14_3_fu_1120_p1;

assign grp_fu_6852_p1 = i_a21_cast_cast_reg_7051;

assign grp_fu_6852_p2 = shl_i_i16_i326_i_cast_cast_reg_7031;

assign grp_fu_6859_p0 = zext_ln14_5_fu_1133_p1;

assign grp_fu_6859_p1 = i_a23_cast_cast_reg_7038;

assign grp_fu_6867_p0 = zext_ln14_3_fu_1120_p1;

assign grp_fu_6867_p1 = i_a31_cast_cast_reg_7024;

assign grp_fu_6867_p2 = sext_ln45_cast_reg_7004;

assign grp_fu_6874_p0 = zext_ln14_5_fu_1133_p1;

assign grp_fu_6874_p1 = i_a33_cast_cast_reg_7011;

assign grp_fu_6882_p0 = zext_ln14_8_fu_1184_p1;

assign grp_fu_6882_p1 = i_a13_cast_cast_reg_7065;

assign grp_fu_6889_p0 = zext_ln14_6_fu_1171_p1;

assign grp_fu_6889_p1 = i_a21_cast_cast_reg_7051;

assign grp_fu_6889_p2 = shl_i_i16_i326_i_cast_cast_reg_7031;

assign grp_fu_6896_p0 = zext_ln14_8_fu_1184_p1;

assign grp_fu_6896_p1 = i_a23_cast_cast_reg_7038;

assign grp_fu_6904_p0 = zext_ln14_6_fu_1171_p1;

assign grp_fu_6904_p1 = i_a31_cast_cast_reg_7024;

assign grp_fu_6904_p2 = sext_ln45_cast_reg_7004;

assign grp_fu_6911_p0 = zext_ln14_8_fu_1184_p1;

assign grp_fu_6911_p1 = i_a33_cast_cast_reg_7011;

assign grp_fu_6919_p1 = 18'd215;

assign grp_fu_6919_p2 = 18'd10240;

assign grp_fu_6931_p0 = zext_ln14_reg_7094_pp0_iter7_reg;

assign grp_fu_6931_p1 = i_a11_cast_cast_reg_7078;

assign grp_fu_6931_p2 = shl_i_i16_i609_i_cast_cast_reg_7058;

assign grp_fu_6937_p0 = zext_ln14_3_reg_7128_pp0_iter7_reg;

assign grp_fu_6937_p1 = i_a11_cast_cast_reg_7078;

assign grp_fu_6937_p2 = shl_i_i16_i609_i_cast_cast_reg_7058;

assign grp_fu_6943_p0 = zext_ln14_6_reg_7177_pp0_iter7_reg;

assign grp_fu_6943_p1 = i_a11_cast_cast_reg_7078;

assign grp_fu_6943_p2 = shl_i_i16_i609_i_cast_cast_reg_7058;

assign grp_fu_918_p1 = 55'd178956971;

assign grp_fu_923_p1 = 57'd357913942;

assign grp_fu_928_p1 = 57'd357913942;

assign grp_fu_937_p4 = {{data_stream_TDATA[63:46]}};

assign grp_fu_947_p4 = {{data_stream_TDATA[45:28]}};

assign grp_fu_957_p4 = {{data_stream_TDATA[27:10]}};

assign grp_fu_967_p4 = {zext_ln45_fu_6543_p1[9 - 1:6], |(1'd0), zext_ln45_fu_6543_p1[4:0]};

assign grp_fu_978_p4 = {ap_phi_mux_p_ph72_i_phi_fu_859_p6[9 - 1:7], |(1'd0), ap_phi_mux_p_ph72_i_phi_fu_859_p6[5:0]};

assign grp_fu_990_p4 = {ap_phi_mux_p_ph73_i_phi_fu_870_p6[9 - 1:8], |(1'd0), ap_phi_mux_p_ph73_i_phi_fu_870_p6[6:0]};

assign grp_rotate_norm_fu_900_ap_start = grp_rotate_norm_fu_900_ap_start_reg;

assign grp_rotate_norm_fu_900_i_n_0_2_val = data_stream_TDATA[9:0];

assign i_a11_cast_cast_fu_1074_p1 = $signed(i_a11_cast);

assign i_a12_cast_cast_fu_1070_p1 = $signed(i_a12_cast);

assign i_a13_cast_cast_fu_1066_p1 = $signed(i_a13_cast);

assign i_a21_cast_cast_fu_1058_p1 = $signed(i_a21_cast);

assign i_a22_cast_cast_fu_1054_p1 = $signed(i_a22_cast);

assign i_a23_cast_cast_fu_1050_p1 = $signed(i_a23_cast);

assign i_a31_cast_cast_fu_1042_p1 = $signed(i_a31_cast);

assign i_a32_cast_cast_fu_1038_p1 = $signed(i_a32_cast);

assign i_a33_cast_cast_fu_1034_p1 = $signed(i_a33_cast);

assign icmp_ln147_fu_1600_p0 = grp_fu_6919_p3;

assign icmp_ln147_fu_1600_p2 = (($signed(icmp_ln147_fu_1600_p0) > $signed(18'd65280)) ? 1'b1 : 1'b0);

assign icmp_ln150_fu_1624_p2 = ((trunc_ln150_fu_1621_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln165_fu_1800_p2 = ((trunc_ln165_reg_7459 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln166_fu_1832_p2 = ((trunc_ln166_reg_7471 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln168_1_fu_2031_p2 = (($signed(sub_ln168_1_fu_2021_p2) > $signed(12'd12)) ? 1'b1 : 1'b0);

assign icmp_ln168_2_fu_2057_p2 = ((sub_ln168_1_fu_2021_p2 == 12'd12) ? 1'b1 : 1'b0);

assign icmp_ln168_3_fu_2067_p2 = ((select_ln168_1_reg_7600 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln168_4_fu_2099_p2 = ((select_ln168_1_reg_7600 < 11'd26) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_2015_p2 = ((trunc_ln168_fu_1959_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln169_1_fu_2253_p2 = (($signed(sub_ln169_1_fu_2243_p2) > $signed(12'd12)) ? 1'b1 : 1'b0);

assign icmp_ln169_2_fu_2279_p2 = ((sub_ln169_1_fu_2243_p2 == 12'd12) ? 1'b1 : 1'b0);

assign icmp_ln169_3_fu_2311_p2 = ((select_ln169_1_reg_7649 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln169_4_fu_2343_p2 = ((select_ln169_1_reg_7649 < 11'd26) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_2237_p2 = ((trunc_ln169_fu_2181_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_fu_1870_p2 = (($signed(ix_fu_1817_p3) < $signed(14'd385)) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_1896_p2 = (($signed(iy_fu_1849_p3) < $signed(14'd385)) ? 1'b1 : 1'b0);

assign icmp_ln37_10_fu_3844_p2 = ((add_ln32_3_fu_3709_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln37_11_fu_3850_p2 = ((add_ln32_3_fu_3709_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln37_12_fu_6393_p2 = (($signed(zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_q0) < $signed(z_in_reg_8849)) ? 1'b1 : 1'b0);

assign icmp_ln37_13_fu_6398_p2 = (($signed(zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_q0) < $signed(z_in_reg_8849)) ? 1'b1 : 1'b0);

assign icmp_ln37_14_fu_6403_p2 = (($signed(zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_q0) < $signed(z_in_reg_8849)) ? 1'b1 : 1'b0);

assign icmp_ln37_15_fu_6408_p2 = (($signed(zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_q0) < $signed(z_in_reg_8849)) ? 1'b1 : 1'b0);

assign icmp_ln37_16_fu_6413_p2 = (($signed(zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_q0) < $signed(z_in_reg_8849)) ? 1'b1 : 1'b0);

assign icmp_ln37_17_fu_6418_p2 = (($signed(zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_q0) < $signed(z_in_reg_8849)) ? 1'b1 : 1'b0);

assign icmp_ln37_18_fu_6423_p2 = (($signed(zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_q0) < $signed(z_in_reg_8849)) ? 1'b1 : 1'b0);

assign icmp_ln37_19_fu_6428_p2 = (($signed(zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_q0) < $signed(z_in_reg_8849)) ? 1'b1 : 1'b0);

assign icmp_ln37_1_fu_3748_p2 = ((add_ln32_2_fu_3703_p2 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln37_20_fu_6433_p2 = (($signed(zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_q0) < $signed(z_in_reg_8849)) ? 1'b1 : 1'b0);

assign icmp_ln37_21_fu_3856_p2 = ((add_ln32_3_fu_3709_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln37_22_fu_3862_p2 = ((add_ln32_3_fu_3709_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln37_23_fu_3868_p2 = ((add_ln32_3_fu_3709_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln37_24_fu_3874_p2 = ((add_ln32_3_fu_3709_p2 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln37_25_fu_3922_p2 = ((add_ln32_4_fu_3715_p2 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_26_fu_3928_p2 = ((add_ln32_4_fu_3715_p2 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln37_27_fu_3934_p2 = ((add_ln32_4_fu_3715_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln37_28_fu_3940_p2 = ((add_ln32_4_fu_3715_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln37_29_fu_3946_p2 = ((add_ln32_4_fu_3715_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln37_2_fu_3754_p2 = ((add_ln32_2_fu_3703_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln37_30_fu_3952_p2 = ((add_ln32_4_fu_3715_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln37_31_fu_3958_p2 = ((add_ln32_4_fu_3715_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln37_32_fu_3964_p2 = ((add_ln32_4_fu_3715_p2 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln37_33_fu_3970_p2 = ((bram_index_fu_3724_p2 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_34_fu_3976_p2 = ((bram_index_fu_3724_p2 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln37_35_fu_3982_p2 = ((bram_index_fu_3724_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln37_36_fu_3988_p2 = ((bram_index_fu_3724_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln37_37_fu_3994_p2 = ((bram_index_fu_3724_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln37_38_fu_4000_p2 = ((bram_index_fu_3724_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln37_39_fu_4006_p2 = ((bram_index_fu_3724_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln37_3_fu_3760_p2 = ((add_ln32_2_fu_3703_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln37_40_fu_4012_p2 = ((bram_index_fu_3724_p2 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln37_41_fu_4796_p2 = ((bram_index_1_reg_8284 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_42_fu_4801_p2 = ((bram_index_1_reg_8284 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln37_43_fu_4806_p2 = ((bram_index_1_reg_8284 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln37_44_fu_4018_p2 = ((bram_index_1_fu_3730_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln37_45_fu_4024_p2 = ((bram_index_1_fu_3730_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln37_46_fu_4030_p2 = ((bram_index_1_fu_3730_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln37_47_fu_4036_p2 = ((bram_index_1_fu_3730_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln37_48_fu_4811_p2 = ((bram_index_1_reg_8284 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln37_49_fu_4913_p2 = ((bram_index_2_reg_8292 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_4_fu_3766_p2 = ((add_ln32_2_fu_3703_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln37_50_fu_4918_p2 = ((bram_index_2_reg_8292 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln37_51_fu_4923_p2 = ((bram_index_2_reg_8292 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln37_52_fu_4042_p2 = ((bram_index_2_fu_3736_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln37_53_fu_4048_p2 = ((bram_index_2_fu_3736_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln37_54_fu_4054_p2 = ((bram_index_2_fu_3736_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln37_55_fu_4060_p2 = ((bram_index_2_fu_3736_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln37_56_fu_4928_p2 = ((bram_index_2_reg_8292 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln37_5_fu_3772_p2 = ((add_ln32_2_fu_3703_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln37_6_fu_3778_p2 = ((add_ln32_2_fu_3703_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln37_7_fu_3784_p2 = ((add_ln32_2_fu_3703_p2 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln37_8_fu_3832_p2 = ((add_ln32_3_fu_3709_p2 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_9_fu_3838_p2 = ((add_ln32_3_fu_3709_p2 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_3742_p2 = ((add_ln32_2_fu_3703_p2 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln38_10_fu_4168_p2 = ((add_ln32_1_fu_3661_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln38_11_fu_4174_p2 = ((add_ln32_1_fu_3661_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln38_12_fu_4180_p2 = ((add_ln32_1_fu_3661_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln38_13_fu_4186_p2 = ((add_ln32_1_fu_3661_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln38_14_fu_4192_p2 = ((add_ln32_1_fu_3661_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln38_15_fu_4198_p2 = ((add_ln32_1_fu_3661_p2 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln38_1_fu_4072_p2 = ((add_ln32_fu_3606_p2 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln38_2_fu_4078_p2 = ((add_ln32_fu_3606_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln38_3_fu_4084_p2 = ((add_ln32_fu_3606_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln38_4_fu_4090_p2 = ((add_ln32_fu_3606_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln38_5_fu_4096_p2 = ((add_ln32_fu_3606_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln38_6_fu_4102_p2 = ((add_ln32_fu_3606_p2 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln38_7_fu_4108_p2 = ((add_ln32_fu_3606_p2 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln38_8_fu_4156_p2 = ((add_ln32_1_fu_3661_p2 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln38_9_fu_4162_p2 = ((add_ln32_1_fu_3661_p2 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_4066_p2 = ((add_ln32_fu_3606_p2 == 4'd0) ? 1'b1 : 1'b0);

assign inside_r1_fu_4342_p2 = (or_ln90_fu_4336_p2 ^ 1'd1);

assign inside_r2_fu_3368_p2 = (or_ln96_fu_3362_p2 ^ 1'd1);

assign inside_r3_fu_4380_p2 = (or_ln103_fu_4374_p2 ^ 1'd1);

assign inside_r4_fu_3406_p2 = (or_ln110_fu_3400_p2 ^ 1'd1);

assign inside_r5_fu_3330_p2 = (or_ln84_fu_3324_p2 ^ 1'd1);

assign inside_r6_fu_3444_p2 = (or_ln117_fu_3438_p2 ^ 1'd1);

assign inside_r7_fu_4418_p2 = (or_ln124_fu_4412_p2 ^ 1'd1);

assign inside_r8_fu_3482_p2 = (or_ln131_fu_3476_p2 ^ 1'd1);

assign inside_r9_fu_4456_p2 = (or_ln138_fu_4450_p2 ^ 1'd1);

assign internal_x_2_fu_3239_p3 = ((tmp_49_reg_7922[0:0] == 1'b1) ? sub_ln23_8_fu_3233_p2 : tmp_79_cast_reg_7928);

assign internal_x_fu_3041_p3 = ((tmp_44_reg_7857[0:0] == 1'b1) ? sub_ln23_4_fu_3035_p2 : tmp_59_cast_reg_7863);

assign internal_y_3_fu_3639_p3 = ((tmp_46_reg_8041[0:0] == 1'b1) ? sub_ln35_6_fu_3633_p2 : tmp_67_cast_reg_8047);

assign internal_y_4_fu_3694_p3 = ((tmp_47_reg_8058[0:0] == 1'b1) ? sub_ln35_8_fu_3688_p2 : tmp_71_cast_reg_8064);

assign internal_y_fu_3584_p3 = ((tmp_45_reg_8024[0:0] == 1'b1) ? sub_ln35_4_fu_3578_p2 : tmp_63_cast_reg_8030);

assign ix_fu_1817_p3 = ((tmp_8_fu_1792_p3[0:0] == 1'b1) ? select_ln165_fu_1810_p3 : tmp_3_reg_7452);

assign iy_fu_1849_p3 = ((tmp_9_fu_1824_p3[0:0] == 1'b1) ? select_ln166_fu_1842_p3 : tmp_6_reg_7464);

assign low_center_x_fu_1908_p1 = ix_fu_1817_p3[8:0];

assign low_center_y_fu_1912_p1 = iy_fu_1849_p3[8:0];

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_address1 = zext_ln213_2_fu_6798_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_ce1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_d1 = color_reg_7407_pp0_iter12_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1_we1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_address1 = zext_ln208_2_fu_6787_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_ce1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_d1 = color_reg_7407_pp0_iter12_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2_we1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_address1 = zext_ln203_2_fu_6776_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_ce1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_d1 = color_reg_7407_pp0_iter12_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3_we1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_address1 = zext_ln213_1_fu_6765_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_ce1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_d1 = color_reg_7407_pp0_iter12_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4_we1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_address1 = zext_ln208_1_fu_6754_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_ce1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_d1 = color_reg_7407_pp0_iter12_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5_we1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_address1 = zext_ln203_1_fu_6743_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_ce1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_d1 = color_reg_7407_pp0_iter12_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6_we1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_address1 = zext_ln213_fu_6732_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_d1 = color_reg_7407_pp0_iter12_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_we1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_address1 = zext_ln203_fu_6710_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_d1 = color_reg_7407_pp0_iter12_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_we1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_address1 = zext_ln208_fu_6721_p1;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce1_local;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_d1 = color_reg_7407_pp0_iter12_reg;

assign main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1 = main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_we1_local;

assign mul_ln127_fu_1307_p1 = zext_ln127_cast_reg_6997;

assign mul_ln128_fu_1407_p1 = zext_ln127_cast_reg_6997;

assign mul_ln129_fu_1463_p1 = zext_ln127_cast_reg_6997;

assign mul_ln130_fu_1325_p1 = zext_ln130_cast_reg_6990;

assign mul_ln131_fu_1425_p1 = zext_ln130_cast_reg_6990;

assign mul_ln132_fu_1481_p1 = zext_ln130_cast_reg_6990;

assign mul_ln14_1_fu_1094_p0 = zext_ln14_1_fu_1090_p1;

assign mul_ln14_4_fu_1128_p0 = zext_ln14_4_fu_1124_p1;

assign mul_ln14_4_fu_1128_p1 = i_a12_cast_cast_reg_7072;

assign mul_ln14_7_fu_1179_p0 = zext_ln14_7_fu_1175_p1;

assign mul_ln14_7_fu_1179_p1 = i_a12_cast_cast_reg_7072;

assign mul_ln15_1_fu_1104_p0 = zext_ln14_1_fu_1090_p1;

assign mul_ln15_4_fu_1137_p0 = zext_ln14_4_fu_1124_p1;

assign mul_ln15_4_fu_1137_p1 = i_a22_cast_cast_reg_7045;

assign mul_ln15_7_fu_1188_p0 = zext_ln14_7_fu_1175_p1;

assign mul_ln15_7_fu_1188_p1 = i_a22_cast_cast_reg_7045;

assign mul_ln16_1_fu_1110_p0 = zext_ln14_1_fu_1090_p1;

assign mul_ln16_4_fu_1142_p0 = zext_ln14_4_fu_1124_p1;

assign mul_ln16_4_fu_1142_p1 = i_a32_cast_cast_reg_7018;

assign mul_ln16_7_fu_1193_p0 = zext_ln14_7_fu_1175_p1;

assign mul_ln16_7_fu_1193_p1 = i_a32_cast_cast_reg_7018;

assign mul_ln23_1_fu_2809_p1 = 22'd1366;

assign mul_ln23_2_fu_2853_p1 = 22'd1366;

assign mul_ln23_fu_2695_p1 = 22'd1366;

assign mul_ln35_1_fu_3110_p1 = 22'd1366;

assign mul_ln35_2_fu_3151_p1 = 22'd1366;

assign mul_ln35_fu_3063_p1 = 22'd1366;

assign n1_bits_fu_1082_p1 = data_stream_TDATA[9:0];

assign n2_bits_fu_1116_p1 = data_stream_TDATA[9:0];

assign neighbor_x_2_fu_2599_p2 = (low_center_x_reg_7504_pp0_iter8_reg + 9'd1);

assign neighbor_x_fu_2574_p2 = ($signed(low_center_x_reg_7504_pp0_iter8_reg) + $signed(9'd511));

assign neighbor_y_2_fu_2748_p2 = (low_center_y_reg_7512_pp0_iter9_reg + 9'd1);

assign neighbor_y_fu_2723_p2 = ($signed(low_center_y_reg_7512_pp0_iter9_reg) + $signed(9'd511));

assign or_ln103_fu_4374_p2 = (xor_ln103_fu_4364_p2 | xor_ln103_1_fu_4369_p2);

assign or_ln110_fu_3400_p2 = (xor_ln110_fu_3390_p2 | xor_ln110_1_fu_3395_p2);

assign or_ln117_fu_3438_p2 = (xor_ln117_fu_3428_p2 | xor_ln117_1_fu_3433_p2);

assign or_ln124_fu_4412_p2 = (xor_ln124_fu_4402_p2 | xor_ln124_1_fu_4407_p2);

assign or_ln131_fu_3476_p2 = (xor_ln131_fu_3466_p2 | xor_ln131_1_fu_3471_p2);

assign or_ln138_fu_4450_p2 = (xor_ln138_fu_4440_p2 | xor_ln138_1_fu_4445_p2);

assign or_ln153_fu_1659_p2 = (tmp_2_reg_7344 | icmp_ln147_fu_1600_p2);

assign or_ln168_fu_2130_p2 = (icmp_ln168_reg_7588 | icmp_ln168_2_reg_7608);

assign or_ln169_fu_2374_p2 = (icmp_ln169_reg_7637 | icmp_ln169_2_reg_7657);

assign or_ln184_fu_6056_p2 = (icmp_ln37_41_fu_4796_p2 | icmp_ln37_33_reg_8506);

assign or_ln37_10_fu_3898_p2 = (icmp_ln37_8_fu_3832_p2 | icmp_ln37_10_fu_3844_p2);

assign or_ln37_11_fu_3904_p2 = (icmp_ln37_9_fu_3838_p2 | icmp_ln37_24_fu_3874_p2);

assign or_ln37_12_fu_3910_p2 = (or_ln37_11_fu_3904_p2 | or_ln37_10_fu_3898_p2);

assign or_ln37_13_fu_3916_p2 = (or_ln37_9_fu_3892_p2 | or_ln37_12_fu_3910_p2);

assign or_ln37_14_fu_4618_p2 = (icmp_ln37_31_reg_8488 | icmp_ln37_30_reg_8479);

assign or_ln37_15_fu_4622_p2 = (icmp_ln37_29_reg_8470 | icmp_ln37_28_reg_8461);

assign or_ln37_16_fu_4626_p2 = (or_ln37_15_fu_4622_p2 | or_ln37_14_fu_4618_p2);

assign or_ln37_17_fu_4632_p2 = (icmp_ln37_27_reg_8452 | icmp_ln37_25_reg_8434);

assign or_ln37_18_fu_4636_p2 = (icmp_ln37_32_reg_8497 | icmp_ln37_26_reg_8443);

assign or_ln37_19_fu_4640_p2 = (or_ln37_18_fu_4636_p2 | or_ln37_17_fu_4632_p2);

assign or_ln37_1_fu_3796_p2 = (icmp_ln37_4_fu_3766_p2 | icmp_ln37_3_fu_3760_p2);

assign or_ln37_20_fu_4646_p2 = (or_ln37_19_fu_4640_p2 | or_ln37_16_fu_4626_p2);

assign or_ln37_21_fu_4707_p2 = (icmp_ln37_39_reg_8554 | icmp_ln37_38_reg_8546);

assign or_ln37_22_fu_4711_p2 = (icmp_ln37_37_reg_8538 | icmp_ln37_36_reg_8530);

assign or_ln37_23_fu_4715_p2 = (or_ln37_22_fu_4711_p2 | or_ln37_21_fu_4707_p2);

assign or_ln37_24_fu_4721_p2 = (icmp_ln37_35_reg_8522 | icmp_ln37_33_reg_8506);

assign or_ln37_25_fu_4725_p2 = (icmp_ln37_40_reg_8562 | icmp_ln37_34_reg_8514);

assign or_ln37_26_fu_4729_p2 = (or_ln37_25_fu_4725_p2 | or_ln37_24_fu_4721_p2);

assign or_ln37_27_fu_4735_p2 = (or_ln37_26_fu_4729_p2 | or_ln37_23_fu_4715_p2);

assign or_ln37_28_fu_4816_p2 = (icmp_ln37_47_reg_8597 | icmp_ln37_46_reg_8588);

assign or_ln37_29_fu_4820_p2 = (icmp_ln37_45_reg_8579 | icmp_ln37_44_reg_8570);

assign or_ln37_2_fu_3802_p2 = (or_ln37_fu_3790_p2 | or_ln37_1_fu_3796_p2);

assign or_ln37_30_fu_4824_p2 = (or_ln37_29_fu_4820_p2 | or_ln37_28_fu_4816_p2);

assign or_ln37_31_fu_4830_p2 = (icmp_ln37_43_fu_4806_p2 | icmp_ln37_41_fu_4796_p2);

assign or_ln37_32_fu_4836_p2 = (icmp_ln37_48_fu_4811_p2 | icmp_ln37_42_fu_4801_p2);

assign or_ln37_33_fu_4842_p2 = (or_ln37_32_fu_4836_p2 | or_ln37_31_fu_4830_p2);

assign or_ln37_34_fu_4848_p2 = (or_ln37_33_fu_4842_p2 | or_ln37_30_fu_4824_p2);

assign or_ln37_35_fu_4933_p2 = (icmp_ln37_55_reg_8630 | icmp_ln37_54_reg_8622);

assign or_ln37_36_fu_4937_p2 = (icmp_ln37_53_reg_8614 | icmp_ln37_52_reg_8606);

assign or_ln37_37_fu_4941_p2 = (or_ln37_36_fu_4937_p2 | or_ln37_35_fu_4933_p2);

assign or_ln37_38_fu_4947_p2 = (icmp_ln37_51_fu_4923_p2 | icmp_ln37_49_fu_4913_p2);

assign or_ln37_39_fu_4953_p2 = (icmp_ln37_56_fu_4928_p2 | icmp_ln37_50_fu_4918_p2);

assign or_ln37_3_fu_3808_p2 = (icmp_ln37_fu_3742_p2 | icmp_ln37_2_fu_3754_p2);

assign or_ln37_40_fu_4959_p2 = (or_ln37_39_fu_4953_p2 | or_ln37_38_fu_4947_p2);

assign or_ln37_41_fu_4965_p2 = (or_ln37_40_fu_4959_p2 | or_ln37_37_fu_4941_p2);

assign or_ln37_4_fu_3814_p2 = (icmp_ln37_7_fu_3784_p2 | icmp_ln37_1_fu_3748_p2);

assign or_ln37_5_fu_3820_p2 = (or_ln37_4_fu_3814_p2 | or_ln37_3_fu_3808_p2);

assign or_ln37_6_fu_3826_p2 = (or_ln37_5_fu_3820_p2 | or_ln37_2_fu_3802_p2);

assign or_ln37_7_fu_3880_p2 = (icmp_ln37_23_fu_3868_p2 | icmp_ln37_22_fu_3862_p2);

assign or_ln37_8_fu_3886_p2 = (icmp_ln37_21_fu_3856_p2 | icmp_ln37_11_fu_3850_p2);

assign or_ln37_9_fu_3892_p2 = (or_ln37_8_fu_3886_p2 | or_ln37_7_fu_3880_p2);

assign or_ln37_fu_3790_p2 = (icmp_ln37_6_fu_3778_p2 | icmp_ln37_5_fu_3772_p2);

assign or_ln38_10_fu_4222_p2 = (icmp_ln38_8_fu_4156_p2 | icmp_ln38_10_fu_4168_p2);

assign or_ln38_11_fu_4228_p2 = (icmp_ln38_9_fu_4162_p2 | icmp_ln38_15_fu_4198_p2);

assign or_ln38_12_fu_4234_p2 = (or_ln38_11_fu_4228_p2 | or_ln38_10_fu_4222_p2);

assign or_ln38_13_fu_4240_p2 = (or_ln38_9_fu_4216_p2 | or_ln38_12_fu_4234_p2);

assign or_ln38_1_fu_4120_p2 = (icmp_ln38_4_fu_4090_p2 | icmp_ln38_3_fu_4084_p2);

assign or_ln38_2_fu_4126_p2 = (or_ln38_fu_4114_p2 | or_ln38_1_fu_4120_p2);

assign or_ln38_3_fu_4132_p2 = (icmp_ln38_fu_4066_p2 | icmp_ln38_2_fu_4078_p2);

assign or_ln38_4_fu_4138_p2 = (icmp_ln38_7_fu_4108_p2 | icmp_ln38_1_fu_4072_p2);

assign or_ln38_5_fu_4144_p2 = (or_ln38_4_fu_4138_p2 | or_ln38_3_fu_4132_p2);

assign or_ln38_6_fu_4150_p2 = (or_ln38_5_fu_4144_p2 | or_ln38_2_fu_4126_p2);

assign or_ln38_7_fu_4204_p2 = (icmp_ln38_14_fu_4192_p2 | icmp_ln38_13_fu_4186_p2);

assign or_ln38_8_fu_4210_p2 = (icmp_ln38_12_fu_4180_p2 | icmp_ln38_11_fu_4174_p2);

assign or_ln38_9_fu_4216_p2 = (or_ln38_8_fu_4210_p2 | or_ln38_7_fu_4204_p2);

assign or_ln38_fu_4114_p2 = (icmp_ln38_6_fu_4102_p2 | icmp_ln38_5_fu_4096_p2);

assign or_ln84_fu_3324_p2 = (xor_ln84_fu_3314_p2 | xor_ln84_1_fu_3319_p2);

assign or_ln90_fu_4336_p2 = (xor_ln90_fu_4326_p2 | xor_ln90_1_fu_4331_p2);

assign or_ln96_fu_3362_p2 = (xor_ln96_fu_3352_p2 | xor_ln96_1_fu_3357_p2);

assign p_shl1_fu_3544_p3 = {{y_mod3_reg_7874}, {2'd0}};

assign p_shl2_fu_3593_p3 = {{y_mod3_1_reg_7886}, {2'd0}};

assign p_shl_fu_3648_p3 = {{y_mod3_2_reg_7893}, {2'd0}};

assign phi_ln14_1_fu_2398_p10 = {{{icmp_ln169_reg_7637}, {and_ln169_fu_2369_p2}}, {and_ln169_1_fu_2384_p2}};

assign phi_ln14_1_fu_2398_p6 = ((icmp_ln169_3_fu_2311_p2[0:0] == 1'b1) ? trunc_ln14_3_fu_2324_p1 : select_ln14_5_fu_2328_p3);

assign phi_ln14_1_fu_2398_p8 = ((icmp_ln169_4_fu_2343_p2[0:0] == 1'b1) ? shl_ln169_fu_2351_p2 : 16'd0);

assign phi_ln14_1_fu_2398_p9 = 'bx;

assign phi_ln_fu_2154_p10 = {{{icmp_ln168_reg_7588}, {and_ln168_fu_2125_p2}}, {and_ln168_1_fu_2140_p2}};

assign phi_ln_fu_2154_p6 = ((icmp_ln168_3_fu_2067_p2[0:0] == 1'b1) ? trunc_ln14_1_fu_2080_p1 : select_ln14_4_fu_2084_p3);

assign phi_ln_fu_2154_p8 = ((icmp_ln168_4_fu_2099_p2[0:0] == 1'b1) ? shl_ln168_fu_2107_p2 : 16'd0);

assign phi_ln_fu_2154_p9 = 'bx;

assign results_fu_4502_p10 = {{{{{{{{{and_ln163_fu_4496_p2}, {and_ln162_reg_8186}}, {and_ln161_fu_4486_p2}}, {and_ln160_reg_8181}}, {and_ln159_reg_8176}}, {and_ln158_reg_8171}}, {and_ln157_fu_4476_p2}}, {and_ln156_reg_8166}}, {and_ln155_fu_4466_p2}};

assign s1_1_fu_2427_p2 = ($signed(sext_ln14_11_fu_2424_p1) + $signed(sext_ln14_8_fu_2421_p1));

assign s1_2_fu_2513_p2 = ($signed(sext_ln14_16_fu_2510_p1) + $signed(sext_ln14_15_fu_2507_p1));

assign s1_fu_2295_p2 = ($signed(sext_ln14_4_fu_2292_p1) + $signed(sext_ln14_3_fu_2289_p1));

assign s2_1_fu_1257_p2 = ($signed(sext_ln15_9_fu_1254_p1) + $signed(sext_ln15_8_fu_1251_p1));

assign s2_2_fu_1366_p2 = ($signed(sext_ln15_14_fu_1363_p1) + $signed(sext_ln15_13_fu_1360_p1));

assign s2_fu_1204_p2 = ($signed(sext_ln15_4_fu_1201_p1) + $signed(sext_ln15_3_fu_1198_p1));

assign s3_1_fu_1269_p2 = ($signed(sext_ln16_9_fu_1266_p1) + $signed(sext_ln16_8_fu_1263_p1));

assign s3_2_fu_1378_p2 = ($signed(sext_ln16_14_fu_1375_p1) + $signed(sext_ln16_13_fu_1372_p1));

assign s3_fu_1216_p2 = ($signed(sext_ln16_4_fu_1213_p1) + $signed(sext_ln16_3_fu_1210_p1));

assign select_ln14_4_fu_2084_p3 = ((tmp_10_reg_7578[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln14_5_fu_2328_p3 = ((tmp_11_reg_7627[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln150_1_fu_1644_p3 = ((tmp_1_fu_1614_p3[0:0] == 1'b1) ? select_ln150_fu_1636_p3 : tmp_cast_fu_1605_p4);

assign select_ln150_fu_1636_p3 = ((icmp_ln150_fu_1624_p2[0:0] == 1'b1) ? add_ln150_fu_1630_p2 : tmp_cast_fu_1605_p4);

assign select_ln153_fu_1652_p3 = ((tmp_2_reg_7344[0:0] == 1'b1) ? 8'd40 : 8'd255);

assign select_ln162_fu_4266_p3 = ((tmp_4_reg_7841[0:0] == 1'b1) ? tmp_19_cast_fu_4256_p4 : tmp_20_cast_reg_8137);

assign select_ln163_1_fu_1719_p3 = ((tmp_5_reg_7380[0:0] == 1'b1) ? sub_ln163_1_fu_1713_p2 : tmp_22_cast_reg_7425);

assign select_ln163_fu_1707_p3 = ((tmp_5_reg_7380[0:0] == 1'b1) ? tmp_21_cast_fu_1697_p4 : tmp_22_cast_reg_7425);

assign select_ln164_1_fu_1752_p3 = ((tmp_7_reg_7391[0:0] == 1'b1) ? sub_ln164_1_fu_1746_p2 : tmp_57_cast_reg_7436);

assign select_ln164_fu_1740_p3 = ((tmp_7_reg_7391[0:0] == 1'b1) ? tmp_56_cast_fu_1730_p4 : tmp_57_cast_reg_7436);

assign select_ln165_fu_1810_p3 = ((icmp_ln165_fu_1800_p2[0:0] == 1'b1) ? add_ln165_fu_1805_p2 : tmp_3_reg_7452);

assign select_ln166_fu_1842_p3 = ((icmp_ln166_fu_1832_p2[0:0] == 1'b1) ? add_ln166_fu_1837_p2 : tmp_6_reg_7464);

assign select_ln168_1_fu_2049_p3 = ((icmp_ln168_1_fu_2031_p2[0:0] == 1'b1) ? add_ln168_fu_2037_p2 : sub_ln168_2_fu_2043_p2);

assign select_ln168_1cast_fu_2104_p1 = select_ln168_1_reg_7600;

assign select_ln168_fu_2007_p3 = ((tmp_10_fu_1963_p3[0:0] == 1'b1) ? sub_ln168_fu_2001_p2 : zext_ln168_1_fu_1997_p1);

assign select_ln169_1_fu_2271_p3 = ((icmp_ln169_1_fu_2253_p2[0:0] == 1'b1) ? add_ln169_fu_2259_p2 : sub_ln169_2_fu_2265_p2);

assign select_ln169_1cast_fu_2348_p1 = select_ln169_1_reg_7649;

assign select_ln169_fu_2229_p3 = ((tmp_11_fu_2185_p3[0:0] == 1'b1) ? sub_ln169_fu_2223_p2 : zext_ln169_1_fu_2219_p1);

assign select_ln184_1_fu_6048_p3 = ((icmp_ln37_41_fu_4796_p2[0:0] == 1'b1) ? 3'd5 : 3'd2);

assign select_ln184_cast_cast_fu_5521_p3 = ((icmp_ln38_reg_8638[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign select_ln184_fu_5514_p3 = ((icmp_ln38_1_reg_8644[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign select_ln23_2_fu_3194_p3 = ((tmp_48_reg_7905[0:0] == 1'b1) ? tmp_74_cast_fu_3184_p4 : tmp_75_cast_reg_7911);

assign select_ln23_4_fu_3227_p3 = ((tmp_49_reg_7922[0:0] == 1'b1) ? tmp_78_cast_fu_3217_p4 : tmp_79_cast_reg_7928);

assign select_ln23_fu_3029_p3 = ((tmp_44_reg_7857[0:0] == 1'b1) ? tmp_58_cast_fu_3019_p4 : tmp_59_cast_reg_7863);

assign select_ln35_2_fu_3627_p3 = ((tmp_46_reg_8041[0:0] == 1'b1) ? tmp_66_cast_fu_3617_p4 : tmp_67_cast_reg_8047);

assign select_ln35_4_fu_3682_p3 = ((tmp_47_reg_8058[0:0] == 1'b1) ? tmp_70_cast_fu_3672_p4 : tmp_71_cast_reg_8064);

assign select_ln35_fu_3572_p3 = ((tmp_45_reg_8024[0:0] == 1'b1) ? tmp_62_cast_fu_3562_p4 : tmp_63_cast_reg_8030);

assign sext_ln14_11_fu_2424_p1 = add_ln14_4_reg_7236_pp0_iter8_reg;

assign sext_ln14_15_fu_2507_p1 = grp_fu_6943_p3;

assign sext_ln14_16_fu_2510_p1 = add_ln14_7_reg_7290_pp0_iter8_reg;

assign sext_ln14_3_fu_2289_p1 = grp_fu_6931_p3;

assign sext_ln14_4_fu_2292_p1 = add_ln14_1_reg_7206_pp0_iter8_reg;

assign sext_ln14_8_fu_2421_p1 = grp_fu_6937_p3;

assign sext_ln15_13_fu_1360_p1 = grp_fu_6889_p3;

assign sext_ln15_14_fu_1363_p1 = grp_fu_6896_p3;

assign sext_ln15_3_fu_1198_p1 = grp_fu_6811_p3;

assign sext_ln15_4_fu_1201_p1 = grp_fu_6819_p3;

assign sext_ln15_8_fu_1251_p1 = grp_fu_6852_p3;

assign sext_ln15_9_fu_1254_p1 = grp_fu_6859_p3;

assign sext_ln162_1_fu_2532_p1 = $signed(trunc_ln18_1_reg_7681);

assign sext_ln162_2_fu_2644_p1 = $signed(add_ln162_reg_7783);

assign sext_ln162_3_fu_2647_p1 = $signed(trunc_ln18_2_reg_7778);

assign sext_ln162_fu_2529_p1 = $signed(trunc_ln_reg_7669);

assign sext_ln163_1_fu_1511_p1 = $signed(rotated_y2_reg_7305);

assign sext_ln163_2_fu_1552_p1 = $signed(add_ln163_reg_7351);

assign sext_ln163_3_fu_1555_p1 = $signed(rotated_y3_reg_7329);

assign sext_ln163_fu_1508_p1 = $signed(rotated_y1_reg_7266);

assign sext_ln164_1_fu_1523_p1 = $signed(rotated_z2_reg_7310);

assign sext_ln164_2_fu_1572_p1 = $signed(add_ln164_reg_7356);

assign sext_ln164_3_fu_1575_p1 = $signed(rotated_z3_reg_7334);

assign sext_ln164_fu_1520_p1 = $signed(rotated_z1_reg_7271);

assign sext_ln168_fu_1922_p1 = ix_reg_7476;

assign sext_ln169_fu_1941_p1 = iy_reg_7483;

assign sext_ln16_13_fu_1372_p1 = grp_fu_6904_p3;

assign sext_ln16_14_fu_1375_p1 = grp_fu_6911_p3;

assign sext_ln16_3_fu_1210_p1 = grp_fu_6828_p3;

assign sext_ln16_4_fu_1213_p1 = grp_fu_6836_p3;

assign sext_ln16_8_fu_1263_p1 = grp_fu_6867_p3;

assign sext_ln16_9_fu_1266_p1 = grp_fu_6874_p3;

assign sext_ln45_cast_fu_1030_p1 = $signed(sext_ln45);

assign shl_i_i16_i326_i_cast_cast_fu_1046_p1 = $signed(shl_i_i16_i326_i_cast);

assign shl_i_i16_i609_i_cast_cast_fu_1062_p1 = $signed(shl_i_i16_i609_i_cast);

assign shl_ln168_fu_2107_p2 = test_x_reg_7614 << select_ln168_1cast_fu_2104_p1;

assign shl_ln169_fu_2351_p2 = test_y_reg_7663 << select_ln169_1cast_fu_2348_p1;

assign sign1_r1_fu_4310_p3 = cross1_r1_fu_4278_p2[32'd15];

assign sign1_r2_fu_3336_p3 = cross1_r2_fu_3264_p2[32'd15];

assign sign1_r3_fu_4348_p3 = cross1_r3_fu_4286_p2[32'd15];

assign sign1_r4_fu_3374_p3 = cross1_r4_fu_3273_p2[32'd15];

assign sign1_r5_fu_3300_p3 = sub_ln31_reg_7939[32'd27];

assign sign1_r6_fu_3412_p3 = cross1_r6_fu_3282_p2[32'd15];

assign sign1_r7_fu_4386_p3 = cross1_r7_fu_4294_p2[32'd15];

assign sign1_r8_fu_3450_p3 = cross1_r8_fu_3291_p2[32'd15];

assign sign1_r9_fu_4424_p3 = cross1_r9_fu_4302_p2[32'd15];

assign sign3_r1_fu_4318_p3 = cross3_r1_fu_4282_p2[32'd15];

assign sign3_r2_fu_3344_p3 = cross3_r2_fu_3268_p2[32'd15];

assign sign3_r3_fu_4356_p3 = cross3_r3_fu_4290_p2[32'd15];

assign sign3_r4_fu_3382_p3 = cross3_r4_fu_3277_p2[32'd15];

assign sign3_r5_fu_3307_p3 = grp_fu_6966_p3[32'd27];

assign sign3_r6_fu_3420_p3 = cross3_r6_fu_3286_p2[32'd15];

assign sign3_r7_fu_4394_p3 = cross3_r7_fu_4298_p2[32'd15];

assign sign3_r8_fu_3458_p3 = cross3_r8_fu_3295_p2[32'd15];

assign sign3_r9_fu_4432_p3 = cross3_r9_fu_4306_p2[32'd15];

assign sub_ln162_1_fu_4272_p2 = (23'd0 - select_ln162_fu_4266_p3);

assign sub_ln162_fu_4251_p2 = (55'd0 - mul_ln162_reg_8132);

assign sub_ln163_1_fu_1713_p2 = (26'd0 - select_ln163_fu_1707_p3);

assign sub_ln163_fu_1692_p2 = (57'd0 - mul_ln163_reg_7420);

assign sub_ln164_1_fu_1746_p2 = (26'd0 - select_ln164_fu_1740_p3);

assign sub_ln164_fu_1725_p2 = (57'd0 - mul_ln164_reg_7431);

assign sub_ln168_1_fu_2021_p2 = (12'd1075 - zext_ln168_fu_1981_p1);

assign sub_ln168_2_fu_2043_p2 = (11'd12 - trunc_ln168_2_fu_2027_p1);

assign sub_ln168_fu_2001_p2 = (54'd0 - zext_ln168_1_fu_1997_p1);

assign sub_ln169_1_fu_2243_p2 = (12'd1075 - zext_ln169_fu_2203_p1);

assign sub_ln169_2_fu_2265_p2 = (11'd12 - trunc_ln169_2_fu_2249_p1);

assign sub_ln169_fu_2223_p2 = (54'd0 - zext_ln169_1_fu_2219_p1);

assign sub_ln23_1_fu_2799_p2 = (zext_ln23_2_fu_2753_p1 - zext_ln23_3_fu_2796_p1);

assign sub_ln23_2_fu_2843_p2 = (zext_ln23_4_fu_2837_p1 - zext_ln23_5_fu_2840_p1);

assign sub_ln23_3_fu_3014_p2 = (21'd0 - trunc_ln23_reg_7852);

assign sub_ln23_4_fu_3035_p2 = (7'd0 - select_ln23_fu_3029_p3);

assign sub_ln23_5_fu_3179_p2 = (21'd0 - trunc_ln23_1_reg_7900);

assign sub_ln23_6_fu_3200_p2 = (7'd0 - select_ln23_2_fu_3194_p3);

assign sub_ln23_7_fu_3212_p2 = (21'd0 - trunc_ln23_2_reg_7917);

assign sub_ln23_8_fu_3233_p2 = (7'd0 - select_ln23_4_fu_3227_p3);

assign sub_ln23_fu_2685_p2 = (zext_ln23_fu_2679_p1 - zext_ln23_1_fu_2682_p1);

assign sub_ln32_1_fu_3551_p2 = (p_shl1_fu_3544_p3 - zext_ln32_fu_3541_p1);

assign sub_ln32_2_fu_3600_p2 = (p_shl2_fu_3593_p3 - zext_ln32_1_fu_3590_p1);

assign sub_ln32_3_fu_3655_p2 = (p_shl_fu_3648_p3 - zext_ln32_2_fu_3645_p1);

assign sub_ln35_1_fu_3100_p2 = (zext_ln35_2_fu_3091_p1 - zext_ln35_4_fu_3097_p1);

assign sub_ln35_2_fu_3141_p2 = (zext_ln35_3_fu_3094_p1 - zext_ln35_5_fu_3138_p1);

assign sub_ln35_3_fu_3557_p2 = (21'd0 - trunc_ln35_reg_8019);

assign sub_ln35_4_fu_3578_p2 = (7'd0 - select_ln35_fu_3572_p3);

assign sub_ln35_5_fu_3612_p2 = (21'd0 - trunc_ln35_1_reg_8036);

assign sub_ln35_6_fu_3633_p2 = (7'd0 - select_ln35_2_fu_3627_p3);

assign sub_ln35_7_fu_3667_p2 = (21'd0 - trunc_ln35_2_reg_8053);

assign sub_ln35_8_fu_3688_p2 = (7'd0 - select_ln35_4_fu_3682_p3);

assign sub_ln35_fu_3053_p2 = (zext_ln35_fu_3047_p1 - zext_ln35_1_fu_3050_p1);

assign test_x_fu_2063_p1 = select_ln168_fu_2007_p3[15:0];

assign test_y_fu_2285_p1 = select_ln169_fu_2229_p3[15:0];

assign tmp_10_fu_1963_p3 = bitcast_ln716_fu_1955_p1[32'd63];

assign tmp_11_fu_2185_p3 = bitcast_ln716_1_fu_2177_p1[32'd63];

assign tmp_12_fu_2193_p4 = {{bitcast_ln716_1_fu_2177_p1[62:52]}};

assign tmp_13_fu_1856_p3 = ix_fu_1817_p3[32'd13];

assign tmp_14_fu_1882_p3 = iy_fu_1849_p3[32'd13];

assign tmp_15_fu_6141_p4 = {{sub_ln162_1_fu_4272_p2[22:5]}};

assign tmp_16_fu_6456_p3 = {{1'd1}, {ap_phi_reg_pp0_iter11_p_ph_i_reg_796}};

assign tmp_17_fu_6447_p3 = {{1'd0}, {ap_phi_reg_pp0_iter11_p_ph_i_reg_796}};

assign tmp_18_fu_6151_p4 = {{select_ln162_fu_4266_p3[22:5]}};

assign tmp_19_cast_fu_4256_p4 = {{sub_ln162_fu_4251_p2[51:29]}};

assign tmp_19_fu_6180_p3 = {{x_index_fu_5023_p3}, {y_index_fu_5458_p3}};

assign tmp_1_fu_1614_p1 = grp_fu_6919_p3;

assign tmp_1_fu_1614_p3 = tmp_1_fu_1614_p1[32'd17];

assign tmp_20_fu_6205_p3 = {{tx_1_fu_5016_p3}, {ty_1_fu_5451_p3}};

assign tmp_21_cast_fu_1697_p4 = {{sub_ln163_fu_1692_p2[55:30]}};

assign tmp_21_fu_6230_p3 = {{tx_2_fu_5009_p3}, {ty_2_fu_5444_p3}};

assign tmp_22_fu_6465_p3 = {{1'd0}, {ap_phi_mux_p_ph76_i_in_phi_fu_815_p6}};

assign tmp_23_fu_6483_p3 = {{1'd1}, {ap_phi_mux_p_ph76_i_in_phi_fu_815_p6}};

assign tmp_24_fu_6474_p3 = {{1'd0}, {ap_phi_mux_p_ph76_i_in_phi_fu_815_p6}};

assign tmp_25_fu_6255_p3 = {{tx_3_fu_5003_p3}, {ty_3_fu_5438_p3}};

assign tmp_26_fu_6280_p3 = {{tx_4_fu_4997_p3}, {ty_4_fu_5432_p3}};

assign tmp_27_fu_6305_p3 = {{tx_5_fu_4991_p3}, {ty_5_fu_5426_p3}};

assign tmp_28_fu_6330_p3 = {{tx_6_fu_4985_p3}, {ty_6_fu_5420_p3}};

assign tmp_29_fu_6355_p3 = {{tx_7_fu_4978_p3}, {ty_7_fu_5413_p3}};

assign tmp_2_fu_1500_p1 = grp_rotate_norm_fu_900_ap_return;

assign tmp_30_fu_6380_p3 = {{tx_8_fu_4971_p3}, {ty_8_fu_5406_p3}};

assign tmp_31_fu_6704_p3 = {{x_index_reg_8799_pp0_iter12_reg}, {y_index_reg_8844_pp0_iter12_reg}};

assign tmp_32_fu_6715_p3 = {{tx_1_reg_8794_pp0_iter12_reg}, {ty_1_reg_8839_pp0_iter12_reg}};

assign tmp_33_fu_6726_p3 = {{tx_2_reg_8789_pp0_iter12_reg}, {ty_2_reg_8834_pp0_iter12_reg}};

assign tmp_34_fu_6737_p3 = {{tx_3_reg_8784_pp0_iter12_reg}, {ty_3_reg_8829_pp0_iter12_reg}};

assign tmp_35_fu_6748_p3 = {{tx_4_reg_8779_pp0_iter12_reg}, {ty_4_reg_8824_pp0_iter12_reg}};

assign tmp_36_fu_6759_p3 = {{tx_5_reg_8774_pp0_iter12_reg}, {ty_5_reg_8819_pp0_iter12_reg}};

assign tmp_37_fu_6770_p3 = {{tx_6_reg_8769_pp0_iter12_reg}, {ty_6_reg_8814_pp0_iter12_reg}};

assign tmp_38_fu_6781_p3 = {{tx_7_reg_8764_pp0_iter12_reg}, {ty_7_reg_8809_pp0_iter12_reg}};

assign tmp_39_fu_6792_p3 = {{tx_8_reg_8759_pp0_iter12_reg}, {ty_8_reg_8804_pp0_iter12_reg}};

assign tmp_50_fu_6172_p3 = results_fu_4502_p10[zext_ln32_3_fu_6168_p1];

assign tmp_51_fu_6197_p3 = results_fu_4502_p10[zext_ln32_4_fu_6193_p1];

assign tmp_52_fu_6222_p3 = results_fu_4502_p10[zext_ln32_5_fu_6218_p1];

assign tmp_53_fu_6247_p3 = results_fu_4502_p10[zext_ln32_6_fu_6243_p1];

assign tmp_54_fu_6492_p3 = {{1'd0}, {ap_phi_mux_p_ph70_i_in_phi_fu_826_p6}};

assign tmp_55_fu_6508_p3 = {{1'd1}, {ap_phi_mux_p_ph70_i_in_phi_fu_826_p6}};

assign tmp_56_cast_fu_1730_p4 = {{sub_ln164_fu_1725_p2[55:30]}};

assign tmp_56_fu_6500_p3 = {{1'd0}, {ap_phi_mux_p_ph70_i_in_phi_fu_826_p6}};

assign tmp_57_fu_6272_p3 = results_fu_4502_p10[zext_ln32_7_fu_6268_p1];

assign tmp_58_cast_fu_3019_p4 = {{sub_ln23_3_fu_3014_p2[18:12]}};

assign tmp_58_fu_6516_p3 = {{1'd0}, {ap_phi_reg_pp0_iter12_p_ph71_i_in_reg_834}};

assign tmp_59_fu_6534_p3 = {{1'd1}, {ap_phi_reg_pp0_iter12_p_ph71_i_in_reg_834}};

assign tmp_60_fu_6525_p3 = {{1'd0}, {ap_phi_reg_pp0_iter12_p_ph71_i_in_reg_834}};

assign tmp_61_fu_6297_p3 = results_fu_4502_p10[zext_ln32_8_fu_6293_p1];

assign tmp_62_cast_fu_3562_p4 = {{sub_ln35_3_fu_3557_p2[18:12]}};

assign tmp_63_fu_6548_p4 = {zext_ln45_fu_6543_p1[9 - 1:6], |(1'd1), zext_ln45_fu_6543_p1[4:0]};

assign tmp_65_fu_6322_p3 = results_fu_4502_p10[zext_ln32_9_fu_6318_p1];

assign tmp_66_cast_fu_3617_p4 = {{sub_ln35_5_fu_3612_p2[18:12]}};

assign tmp_67_fu_6559_p4 = {ap_phi_mux_p_ph72_i_phi_fu_859_p6[9 - 1:7], |(1'd1), ap_phi_mux_p_ph72_i_phi_fu_859_p6[5:0]};

assign tmp_69_fu_6347_p3 = results_fu_4502_p10[zext_ln32_10_fu_6343_p1];

assign tmp_70_cast_fu_3672_p4 = {{sub_ln35_7_fu_3667_p2[18:12]}};

assign tmp_71_fu_6570_p4 = {ap_phi_mux_p_ph73_i_phi_fu_870_p6[9 - 1:8], |(1'd1), ap_phi_mux_p_ph73_i_phi_fu_870_p6[6:0]};

assign tmp_73_fu_6372_p3 = results_fu_4502_p10[zext_ln32_11_fu_6368_p1];

assign tmp_74_cast_fu_3184_p4 = {{sub_ln23_5_fu_3179_p2[18:12]}};

assign tmp_75_fu_6580_p4 = {|(1'd1), ap_phi_reg_pp0_iter12_p_ph74_i_reg_878[8 - 1:0]};

assign tmp_77_fu_6600_p3 = ap_phi_mux_ref_tmp207_1_phi_fu_892_p6[32'd1];

assign tmp_78_cast_fu_3217_p4 = {{sub_ln23_7_fu_3212_p2[18:12]}};

assign tmp_78_fu_6613_p3 = ap_phi_mux_ref_tmp207_1_phi_fu_892_p6[32'd2];

assign tmp_79_fu_6626_p3 = ap_phi_mux_ref_tmp207_1_phi_fu_892_p6[32'd3];

assign tmp_80_fu_6639_p3 = ap_phi_mux_ref_tmp207_1_phi_fu_892_p6[32'd4];

assign tmp_81_fu_6652_p3 = ap_phi_mux_ref_tmp207_1_phi_fu_892_p6[32'd5];

assign tmp_82_fu_6665_p3 = ap_phi_mux_ref_tmp207_1_phi_fu_892_p6[32'd6];

assign tmp_83_fu_6678_p3 = ap_phi_mux_ref_tmp207_1_phi_fu_892_p6[32'd7];

assign tmp_84_fu_6691_p3 = ap_phi_mux_ref_tmp207_1_phi_fu_892_p6[32'd8];

assign tmp_8_fu_1792_p3 = zext_ln164_fu_1786_p1[32'd25];

assign tmp_9_fu_1824_p3 = zext_ln165_fu_1789_p1[32'd25];

assign tmp_cast_fu_1605_p1 = grp_fu_6919_p3;

assign tmp_cast_fu_1605_p4 = {{tmp_cast_fu_1605_p1[15:8]}};

assign tmp_fu_6438_p3 = {{1'd0}, {ap_phi_reg_pp0_iter11_p_ph_i_reg_796}};

assign tmp_s_fu_1971_p4 = {{bitcast_ln716_fu_1955_p1[62:52]}};

assign trunc_ln14_1_fu_2080_p1 = ashr_ln168_fu_2075_p2[15:0];

assign trunc_ln14_3_fu_2324_p1 = ashr_ln169_fu_2319_p2[15:0];

assign trunc_ln150_fu_1621_p0 = grp_fu_6919_p3;

assign trunc_ln150_fu_1621_p1 = trunc_ln150_fu_1621_p0[7:0];

assign trunc_ln165_fu_1768_p1 = select_ln163_1_fu_1719_p3[11:0];

assign trunc_ln166_fu_1782_p1 = select_ln164_1_fu_1752_p3[11:0];

assign trunc_ln168_1_fu_1985_p1 = bitcast_ln716_fu_1955_p1[51:0];

assign trunc_ln168_2_fu_2027_p1 = sub_ln168_1_fu_2021_p2[10:0];

assign trunc_ln168_fu_1959_p1 = bitcast_ln716_fu_1955_p1[62:0];

assign trunc_ln169_1_fu_2207_p1 = bitcast_ln716_1_fu_2177_p1[51:0];

assign trunc_ln169_2_fu_2249_p1 = sub_ln169_1_fu_2243_p2[10:0];

assign trunc_ln169_fu_2181_p1 = bitcast_ln716_1_fu_2177_p1[62:0];

assign trunc_ln194_fu_6591_p1 = ap_phi_mux_ref_tmp207_1_phi_fu_892_p6[0:0];

assign trunc_ln21_1_fu_2676_p1 = center_y_mod3_reg_7573_pp0_iter9_reg[1:0];

assign trunc_ln21_fu_2571_p1 = center_x_mod3_reg_7568_pp0_iter8_reg[1:0];

assign trunc_ln23_1_fu_2815_p1 = mul_ln23_1_fu_2809_p2[20:0];

assign trunc_ln23_2_fu_2859_p1 = mul_ln23_2_fu_2853_p2[20:0];

assign trunc_ln23_fu_2701_p1 = mul_ln23_fu_2695_p2[20:0];

assign trunc_ln35_1_fu_3116_p1 = mul_ln35_1_fu_3110_p2[20:0];

assign trunc_ln35_2_fu_3157_p1 = mul_ln35_2_fu_3151_p2[20:0];

assign trunc_ln35_fu_3069_p1 = mul_ln35_fu_3063_p2[20:0];

assign tx_1_fu_5016_p3 = ((icmp_ln37_50_fu_4918_p2[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_40_fu_4899_p3);

assign tx_2_fu_5009_p3 = ((icmp_ln37_51_fu_4923_p2[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_41_fu_4892_p3);

assign tx_3_fu_5003_p3 = ((icmp_ln37_52_reg_8606[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_42_fu_4886_p3);

assign tx_4_fu_4997_p3 = ((icmp_ln37_53_reg_8614[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_43_fu_4880_p3);

assign tx_5_fu_4991_p3 = ((icmp_ln37_54_reg_8622[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_44_fu_4874_p3);

assign tx_6_fu_4985_p3 = ((icmp_ln37_55_reg_8630[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_45_fu_4868_p3);

assign tx_7_fu_4978_p3 = ((icmp_ln37_56_fu_4928_p2[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_46_fu_4861_p3);

assign tx_8_fu_4971_p3 = ((or_ln37_41_fu_4965_p2[0:0] == 1'b1) ? x_index_47_fu_4854_p3 : internal_x_2_reg_8101);

assign ty_1_fu_5451_p3 = ((icmp_ln37_50_fu_4918_p2[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_58_fu_5392_p3);

assign ty_2_fu_5444_p3 = ((icmp_ln37_51_fu_4923_p2[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_59_fu_5385_p3);

assign ty_3_fu_5438_p3 = ((icmp_ln37_52_reg_8606[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_60_fu_5379_p3);

assign ty_4_fu_5432_p3 = ((icmp_ln37_53_reg_8614[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_61_fu_5373_p3);

assign ty_5_fu_5426_p3 = ((icmp_ln37_54_reg_8622[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_62_fu_5367_p3);

assign ty_6_fu_5420_p3 = ((icmp_ln37_55_reg_8630[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_63_fu_5361_p3);

assign ty_7_fu_5413_p3 = ((icmp_ln37_56_fu_4928_p2[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_64_fu_5354_p3);

assign ty_8_fu_5406_p3 = ((or_ln37_41_fu_4965_p2[0:0] == 1'b1) ? y_index_65_fu_5347_p3 : internal_y_4_reg_8253);

assign valid_index_10_cast_fu_5637_p3 = ((icmp_ln37_2_reg_8316[0:0] == 1'b1) ? 3'd1 : 3'd6);

assign valid_index_10_fu_5694_p3 = ((or_ln37_13_reg_8427[0:0] == 1'b1) ? valid_index_9_fu_5535_p3 : 3'd4);

assign valid_index_11_cast_fu_5618_p3 = ((icmp_ln37_3_reg_8324[0:0] == 1'b1) ? 3'd1 : 3'd6);

assign valid_index_11_fu_5853_p3 = ((empty_65_fu_5849_p2[0:0] == 1'b1) ? valid_index_26_fu_5842_p3 : valid_index_1_fu_5686_p3);

assign valid_index_12_cast_fu_5599_p3 = ((icmp_ln37_4_reg_8332[0:0] == 1'b1) ? 3'd1 : 3'd6);

assign valid_index_12_fu_5834_p3 = ((empty_64_fu_5830_p2[0:0] == 1'b1) ? valid_index_27_fu_5823_p3 : valid_index_2_fu_5667_p3);

assign valid_index_13_cast_fu_5580_p3 = ((icmp_ln37_5_reg_8340[0:0] == 1'b1) ? 3'd1 : 3'd6);

assign valid_index_13_fu_5815_p3 = ((empty_63_fu_5811_p2[0:0] == 1'b1) ? valid_index_28_fu_5804_p3 : valid_index_3_fu_5648_p3);

assign valid_index_14_cast_fu_5561_p3 = ((icmp_ln37_6_reg_8348[0:0] == 1'b1) ? 3'd1 : 3'd6);

assign valid_index_14_fu_5796_p3 = ((empty_62_fu_5792_p2[0:0] == 1'b1) ? valid_index_29_fu_5785_p3 : valid_index_4_fu_5629_p3);

assign valid_index_15_cast_fu_5542_p3 = ((icmp_ln37_7_reg_8356[0:0] == 1'b1) ? 3'd1 : 3'd6);

assign valid_index_15_fu_5777_p3 = ((empty_61_fu_5773_p2[0:0] == 1'b1) ? valid_index_30_fu_5766_p3 : valid_index_5_fu_5610_p3);

assign valid_index_16_fu_5758_p3 = ((empty_60_fu_5754_p2[0:0] == 1'b1) ? valid_index_31_fu_5747_p3 : valid_index_6_fu_5591_p3);

assign valid_index_17_fu_5739_p3 = ((empty_59_fu_5735_p2[0:0] == 1'b1) ? valid_index_32_fu_5728_p3 : valid_index_7_fu_5572_p3);

assign valid_index_18_fu_5720_p3 = ((empty_58_fu_5716_p2[0:0] == 1'b1) ? valid_index_33_fu_5709_p3 : valid_index_8_fu_5553_p3);

assign valid_index_19_fu_5701_p3 = ((or_ln37_20_fu_4646_p2[0:0] == 1'b1) ? valid_index_10_fu_5694_p3 : 3'd7);

assign valid_index_1_fu_5686_p3 = ((empty_57_fu_5682_p2[0:0] == 1'b1) ? valid_index_8_cast_fu_5675_p3 : select_ln184_cast_cast_fu_5521_p3);

assign valid_index_20_fu_5861_p3 = ((or_ln37_27_fu_4735_p2[0:0] == 1'b1) ? valid_index_19_fu_5701_p3 : 3'd2);

assign valid_index_21_fu_6061_p3 = ((or_ln184_fu_6056_p2[0:0] == 1'b1) ? select_ln184_1_fu_6048_p3 : valid_index_11_fu_5853_p3);

assign valid_index_22_fu_6036_p3 = ((empty_72_fu_6031_p2[0:0] == 1'b1) ? valid_index_45_fu_6023_p3 : valid_index_12_fu_5834_p3);

assign valid_index_23_fu_6011_p3 = ((empty_71_fu_6006_p2[0:0] == 1'b1) ? valid_index_46_fu_5998_p3 : valid_index_13_fu_5815_p3);

assign valid_index_24_fu_5986_p3 = ((empty_70_fu_5982_p2[0:0] == 1'b1) ? valid_index_47_fu_5975_p3 : valid_index_14_fu_5796_p3);

assign valid_index_25_fu_5963_p3 = ((empty_69_fu_5959_p2[0:0] == 1'b1) ? valid_index_48_fu_5952_p3 : valid_index_15_fu_5777_p3);

assign valid_index_26_fu_5842_p3 = ((icmp_ln37_25_reg_8434[0:0] == 1'b1) ? 3'd7 : 3'd4);

assign valid_index_27_fu_5823_p3 = ((icmp_ln37_26_reg_8443[0:0] == 1'b1) ? 3'd7 : 3'd4);

assign valid_index_28_fu_5804_p3 = ((icmp_ln37_27_reg_8452[0:0] == 1'b1) ? 3'd7 : 3'd4);

assign valid_index_29_fu_5785_p3 = ((icmp_ln37_28_reg_8461[0:0] == 1'b1) ? 3'd7 : 3'd4);

assign valid_index_2_cast_cast_cast_cast_fu_5507_p3 = ((icmp_ln38_2_reg_8650[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign valid_index_2_fu_5667_p3 = ((empty_56_fu_5663_p2[0:0] == 1'b1) ? valid_index_9_cast_fu_5656_p3 : select_ln184_fu_5514_p3);

assign valid_index_30_fu_5766_p3 = ((icmp_ln37_29_reg_8470[0:0] == 1'b1) ? 3'd7 : 3'd4);

assign valid_index_31_fu_5747_p3 = ((icmp_ln37_30_reg_8479[0:0] == 1'b1) ? 3'd7 : 3'd4);

assign valid_index_32_fu_5728_p3 = ((icmp_ln37_31_reg_8488[0:0] == 1'b1) ? 3'd7 : 3'd4);

assign valid_index_33_fu_5709_p3 = ((icmp_ln37_32_reg_8497[0:0] == 1'b1) ? 3'd7 : 3'd4);

assign valid_index_34_fu_5940_p3 = ((empty_68_fu_5936_p2[0:0] == 1'b1) ? valid_index_49_fu_5929_p3 : valid_index_16_fu_5758_p3);

assign valid_index_35_fu_5917_p3 = ((empty_67_fu_5913_p2[0:0] == 1'b1) ? valid_index_50_fu_5906_p3 : valid_index_17_fu_5739_p3);

assign valid_index_36_fu_5894_p3 = ((empty_66_fu_5889_p2[0:0] == 1'b1) ? valid_index_51_fu_5881_p3 : valid_index_18_fu_5720_p3);

assign valid_index_37_fu_5869_p3 = ((or_ln37_34_fu_4848_p2[0:0] == 1'b1) ? valid_index_20_fu_5861_p3 : 3'd5);

assign valid_index_38_fu_6133_p3 = ((icmp_ln37_49_fu_4913_p2[0:0] == 1'b1) ? 4'd8 : zext_ln184_fu_6069_p1);

assign valid_index_39_fu_6125_p3 = ((icmp_ln37_50_fu_4918_p2[0:0] == 1'b1) ? 4'd8 : valid_index_55_cast_cast_fu_6044_p1);

assign valid_index_3_cast_cast_cast_cast_fu_5500_p3 = ((icmp_ln38_3_reg_8656[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign valid_index_3_fu_5648_p3 = ((empty_55_fu_5644_p2[0:0] == 1'b1) ? valid_index_10_cast_fu_5637_p3 : valid_index_2_cast_cast_cast_cast_fu_5507_p3);

assign valid_index_40_fu_6117_p3 = ((icmp_ln37_51_fu_4923_p2[0:0] == 1'b1) ? 4'd8 : valid_index_56_cast_cast_fu_6019_p1);

assign valid_index_41_fu_6110_p3 = ((icmp_ln37_52_reg_8606[0:0] == 1'b1) ? 4'd8 : valid_index_57_cast_cast_fu_5994_p1);

assign valid_index_42_fu_6103_p3 = ((icmp_ln37_53_reg_8614[0:0] == 1'b1) ? 4'd8 : valid_index_58_cast_cast_fu_5971_p1);

assign valid_index_43_fu_6096_p3 = ((icmp_ln37_54_reg_8622[0:0] == 1'b1) ? 4'd8 : valid_index_59_cast_cast_fu_5948_p1);

assign valid_index_44_fu_6089_p3 = ((icmp_ln37_55_reg_8630[0:0] == 1'b1) ? 4'd8 : valid_index_60_cast_cast_fu_5925_p1);

assign valid_index_45_fu_6023_p3 = ((icmp_ln37_42_fu_4801_p2[0:0] == 1'b1) ? 3'd5 : 3'd2);

assign valid_index_46_fu_5998_p3 = ((icmp_ln37_43_fu_4806_p2[0:0] == 1'b1) ? 3'd5 : 3'd2);

assign valid_index_47_fu_5975_p3 = ((icmp_ln37_44_reg_8570[0:0] == 1'b1) ? 3'd5 : 3'd2);

assign valid_index_48_fu_5952_p3 = ((icmp_ln37_45_reg_8579[0:0] == 1'b1) ? 3'd5 : 3'd2);

assign valid_index_49_fu_5929_p3 = ((icmp_ln37_46_reg_8588[0:0] == 1'b1) ? 3'd5 : 3'd2);

assign valid_index_4_cast_cast_cast_cast_fu_5493_p3 = ((icmp_ln38_4_reg_8662[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign valid_index_4_fu_5629_p3 = ((empty_54_fu_5625_p2[0:0] == 1'b1) ? valid_index_11_cast_fu_5618_p3 : valid_index_3_cast_cast_cast_cast_fu_5500_p3);

assign valid_index_50_fu_5906_p3 = ((icmp_ln37_47_reg_8597[0:0] == 1'b1) ? 3'd5 : 3'd2);

assign valid_index_51_fu_5881_p3 = ((icmp_ln37_48_fu_4811_p2[0:0] == 1'b1) ? 3'd5 : 3'd2);

assign valid_index_52_fu_6081_p3 = ((icmp_ln37_56_fu_4928_p2[0:0] == 1'b1) ? 4'd8 : valid_index_61_cast_cast_fu_5902_p1);

assign valid_index_53_fu_6073_p3 = ((or_ln37_41_fu_4965_p2[0:0] == 1'b1) ? valid_index_62_cast_cast_fu_5877_p1 : 4'd8);

assign valid_index_55_cast_cast_fu_6044_p1 = valid_index_22_fu_6036_p3;

assign valid_index_56_cast_cast_fu_6019_p1 = valid_index_23_fu_6011_p3;

assign valid_index_57_cast_cast_fu_5994_p1 = valid_index_24_fu_5986_p3;

assign valid_index_58_cast_cast_fu_5971_p1 = valid_index_25_fu_5963_p3;

assign valid_index_59_cast_cast_fu_5948_p1 = valid_index_34_fu_5940_p3;

assign valid_index_5_cast_cast_cast_cast_fu_5486_p3 = ((icmp_ln38_5_reg_8668[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign valid_index_5_fu_5610_p3 = ((empty_53_fu_5606_p2[0:0] == 1'b1) ? valid_index_12_cast_fu_5599_p3 : valid_index_4_cast_cast_cast_cast_fu_5493_p3);

assign valid_index_60_cast_cast_fu_5925_p1 = valid_index_35_fu_5917_p3;

assign valid_index_61_cast_cast_fu_5902_p1 = valid_index_36_fu_5894_p3;

assign valid_index_62_cast_cast_fu_5877_p1 = valid_index_37_fu_5869_p3;

assign valid_index_6_cast_cast_cast_cast_fu_5479_p3 = ((icmp_ln38_6_reg_8674[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign valid_index_6_fu_5591_p3 = ((empty_52_fu_5587_p2[0:0] == 1'b1) ? valid_index_13_cast_fu_5580_p3 : valid_index_5_cast_cast_cast_cast_fu_5486_p3);

assign valid_index_7_cast_cast_cast_cast_fu_5472_p3 = ((icmp_ln38_7_reg_8680[0:0] == 1'b1) ? 3'd3 : 3'd0);

assign valid_index_7_fu_5572_p3 = ((empty_51_fu_5568_p2[0:0] == 1'b1) ? valid_index_14_cast_fu_5561_p3 : valid_index_6_cast_cast_cast_cast_fu_5479_p3);

assign valid_index_8_cast_cast_cast_cast_fu_5465_p3 = ((or_ln38_6_reg_8686[0:0] == 1'b1) ? 3'd0 : 3'd3);

assign valid_index_8_cast_fu_5675_p3 = ((icmp_ln37_reg_8300[0:0] == 1'b1) ? 3'd1 : 3'd6);

assign valid_index_8_fu_5553_p3 = ((empty_50_fu_5549_p2[0:0] == 1'b1) ? valid_index_15_cast_fu_5542_p3 : valid_index_7_cast_cast_cast_cast_fu_5472_p3);

assign valid_index_9_cast_fu_5656_p3 = ((icmp_ln37_1_reg_8308[0:0] == 1'b1) ? 3'd1 : 3'd6);

assign valid_index_9_fu_5535_p3 = ((or_ln37_6_reg_8364[0:0] == 1'b1) ? valid_index_fu_5528_p3 : 3'd1);

assign valid_index_fu_5528_p3 = ((or_ln38_13_reg_8740[0:0] == 1'b1) ? valid_index_8_cast_cast_cast_cast_fu_5465_p3 : 3'd6);

assign x_index_10_fu_4519_p3 = ((or_ln37_6_reg_8364[0:0] == 1'b1) ? internal_x_reg_8006 : x_index_29_reg_8070);

assign x_index_11_fu_4612_p3 = ((icmp_ln37_8_reg_8371[0:0] == 1'b1) ? x_index_29_reg_8070 : x_index_2_fu_4559_p3);

assign x_index_12_fu_4606_p3 = ((icmp_ln37_9_reg_8378[0:0] == 1'b1) ? x_index_29_reg_8070 : x_index_3_fu_4554_p3);

assign x_index_13_fu_4600_p3 = ((icmp_ln37_10_reg_8385[0:0] == 1'b1) ? x_index_29_reg_8070 : x_index_4_fu_4549_p3);

assign x_index_14_fu_4594_p3 = ((icmp_ln37_11_reg_8392[0:0] == 1'b1) ? x_index_29_reg_8070 : x_index_5_fu_4544_p3);

assign x_index_15_fu_4588_p3 = ((icmp_ln37_21_reg_8399[0:0] == 1'b1) ? x_index_29_reg_8070 : x_index_6_fu_4539_p3);

assign x_index_16_fu_4582_p3 = ((icmp_ln37_22_reg_8406[0:0] == 1'b1) ? x_index_29_reg_8070 : x_index_7_fu_4534_p3);

assign x_index_17_fu_4576_p3 = ((icmp_ln37_23_reg_8413[0:0] == 1'b1) ? x_index_29_reg_8070 : x_index_8_fu_4529_p3);

assign x_index_18_fu_4570_p3 = ((icmp_ln37_24_reg_8420[0:0] == 1'b1) ? x_index_29_reg_8070 : x_index_9_fu_4524_p3);

assign x_index_19_fu_4564_p3 = ((or_ln37_13_reg_8427[0:0] == 1'b1) ? x_index_10_fu_4519_p3 : x_index_29_reg_8070);

assign x_index_20_fu_4701_p3 = ((icmp_ln37_25_reg_8434[0:0] == 1'b1) ? x_index_29_reg_8070 : x_index_11_fu_4612_p3);

assign x_index_21_fu_4695_p3 = ((icmp_ln37_26_reg_8443[0:0] == 1'b1) ? x_index_29_reg_8070 : x_index_12_fu_4606_p3);

assign x_index_22_fu_4689_p3 = ((icmp_ln37_27_reg_8452[0:0] == 1'b1) ? x_index_29_reg_8070 : x_index_13_fu_4600_p3);

assign x_index_23_fu_4683_p3 = ((icmp_ln37_28_reg_8461[0:0] == 1'b1) ? x_index_29_reg_8070 : x_index_14_fu_4594_p3);

assign x_index_24_fu_4677_p3 = ((icmp_ln37_29_reg_8470[0:0] == 1'b1) ? x_index_29_reg_8070 : x_index_15_fu_4588_p3);

assign x_index_25_fu_4671_p3 = ((icmp_ln37_30_reg_8479[0:0] == 1'b1) ? x_index_29_reg_8070 : x_index_16_fu_4582_p3);

assign x_index_26_fu_4665_p3 = ((icmp_ln37_31_reg_8488[0:0] == 1'b1) ? x_index_29_reg_8070 : x_index_17_fu_4576_p3);

assign x_index_27_fu_4659_p3 = ((icmp_ln37_32_reg_8497[0:0] == 1'b1) ? x_index_29_reg_8070 : x_index_18_fu_4570_p3);

assign x_index_28_fu_4652_p3 = ((or_ln37_20_fu_4646_p2[0:0] == 1'b1) ? x_index_19_fu_4564_p3 : x_index_29_reg_8070);

assign x_index_29_fu_3206_p3 = ((tmp_48_reg_7905[0:0] == 1'b1) ? sub_ln23_6_fu_3200_p2 : tmp_75_cast_reg_7911);

assign x_index_2_fu_4559_p3 = ((icmp_ln37_reg_8300[0:0] == 1'b1) ? x_index_29_reg_8070 : internal_x_reg_8006);

assign x_index_30_fu_4790_p3 = ((icmp_ln37_33_reg_8506[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_20_fu_4701_p3);

assign x_index_31_fu_4784_p3 = ((icmp_ln37_34_reg_8514[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_21_fu_4695_p3);

assign x_index_32_fu_4778_p3 = ((icmp_ln37_35_reg_8522[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_22_fu_4689_p3);

assign x_index_33_fu_4772_p3 = ((icmp_ln37_36_reg_8530[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_23_fu_4683_p3);

assign x_index_34_fu_4766_p3 = ((icmp_ln37_37_reg_8538[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_24_fu_4677_p3);

assign x_index_35_fu_4760_p3 = ((icmp_ln37_38_reg_8546[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_25_fu_4671_p3);

assign x_index_36_fu_4754_p3 = ((icmp_ln37_39_reg_8554[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_26_fu_4665_p3);

assign x_index_37_fu_4748_p3 = ((icmp_ln37_40_reg_8562[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_27_fu_4659_p3);

assign x_index_38_fu_4741_p3 = ((or_ln37_27_fu_4735_p2[0:0] == 1'b1) ? x_index_28_fu_4652_p3 : internal_x_2_reg_8101);

assign x_index_39_fu_4906_p3 = ((icmp_ln37_41_fu_4796_p2[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_30_fu_4790_p3);

assign x_index_3_fu_4554_p3 = ((icmp_ln37_1_reg_8308[0:0] == 1'b1) ? x_index_29_reg_8070 : internal_x_reg_8006);

assign x_index_40_fu_4899_p3 = ((icmp_ln37_42_fu_4801_p2[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_31_fu_4784_p3);

assign x_index_41_fu_4892_p3 = ((icmp_ln37_43_fu_4806_p2[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_32_fu_4778_p3);

assign x_index_42_fu_4886_p3 = ((icmp_ln37_44_reg_8570[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_33_fu_4772_p3);

assign x_index_43_fu_4880_p3 = ((icmp_ln37_45_reg_8579[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_34_fu_4766_p3);

assign x_index_44_fu_4874_p3 = ((icmp_ln37_46_reg_8588[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_35_fu_4760_p3);

assign x_index_45_fu_4868_p3 = ((icmp_ln37_47_reg_8597[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_36_fu_4754_p3);

assign x_index_46_fu_4861_p3 = ((icmp_ln37_48_fu_4811_p2[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_37_fu_4748_p3);

assign x_index_47_fu_4854_p3 = ((or_ln37_34_fu_4848_p2[0:0] == 1'b1) ? x_index_38_fu_4741_p3 : internal_x_2_reg_8101);

assign x_index_4_fu_4549_p3 = ((icmp_ln37_2_reg_8316[0:0] == 1'b1) ? x_index_29_reg_8070 : internal_x_reg_8006);

assign x_index_5_fu_4544_p3 = ((icmp_ln37_3_reg_8324[0:0] == 1'b1) ? x_index_29_reg_8070 : internal_x_reg_8006);

assign x_index_6_fu_4539_p3 = ((icmp_ln37_4_reg_8332[0:0] == 1'b1) ? x_index_29_reg_8070 : internal_x_reg_8006);

assign x_index_7_fu_4534_p3 = ((icmp_ln37_5_reg_8340[0:0] == 1'b1) ? x_index_29_reg_8070 : internal_x_reg_8006);

assign x_index_8_fu_4529_p3 = ((icmp_ln37_6_reg_8348[0:0] == 1'b1) ? x_index_29_reg_8070 : internal_x_reg_8006);

assign x_index_9_fu_4524_p3 = ((icmp_ln37_7_reg_8356[0:0] == 1'b1) ? x_index_29_reg_8070 : internal_x_reg_8006);

assign x_index_fu_5023_p3 = ((icmp_ln37_49_fu_4913_p2[0:0] == 1'b1) ? internal_x_2_reg_8101 : x_index_39_fu_4906_p3);

assign x_minus_ok_fu_1926_p2 = (($signed(ix_reg_7476) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign x_mod3_1_fu_2624_p7 = 'bx;

assign x_mod3_fu_2579_p7 = 'bx;

assign x_ok_fu_1876_p2 = (xor_ln22_fu_1864_p2 & icmp_ln22_fu_1870_p2);

assign x_plus_ok_fu_1931_p2 = (($signed(ix_reg_7476) < $signed(14'd384)) ? 1'b1 : 1'b0);

assign xor_ln103_1_fu_4369_p2 = (sign3_r3_fu_4356_p3 ^ sign2_r3_reg_7970);

assign xor_ln103_fu_4364_p2 = (sign2_r3_reg_7970 ^ sign1_r3_fu_4348_p3);

assign xor_ln110_1_fu_3395_p2 = (sign3_r4_fu_3382_p3 ^ sign2_r4_reg_7976);

assign xor_ln110_fu_3390_p2 = (sign2_r4_reg_7976 ^ sign1_r4_fu_3374_p3);

assign xor_ln117_1_fu_3433_p2 = (sign3_r6_fu_3420_p3 ^ sign2_r6_reg_7982);

assign xor_ln117_fu_3428_p2 = (sign2_r6_reg_7982 ^ sign1_r6_fu_3412_p3);

assign xor_ln124_1_fu_4407_p2 = (sign3_r7_fu_4394_p3 ^ sign2_r7_reg_7988);

assign xor_ln124_fu_4402_p2 = (sign2_r7_reg_7988 ^ sign1_r7_fu_4386_p3);

assign xor_ln131_1_fu_3471_p2 = (sign3_r8_fu_3458_p3 ^ sign2_r8_reg_7994);

assign xor_ln131_fu_3466_p2 = (sign2_r8_reg_7994 ^ sign1_r8_fu_3450_p3);

assign xor_ln138_1_fu_4445_p2 = (sign3_r9_fu_4432_p3 ^ sign2_r9_reg_8000);

assign xor_ln138_fu_4440_p2 = (sign2_r9_reg_8000 ^ sign1_r9_fu_4424_p3);

assign xor_ln168_1_fu_2134_p2 = (or_ln168_fu_2130_p2 ^ 1'd1);

assign xor_ln168_fu_2120_p2 = (icmp_ln168_reg_7588 ^ 1'd1);

assign xor_ln169_1_fu_2378_p2 = (or_ln169_fu_2374_p2 ^ 1'd1);

assign xor_ln169_fu_2364_p2 = (icmp_ln169_reg_7637 ^ 1'd1);

assign xor_ln22_fu_1864_p2 = (tmp_13_fu_1856_p3 ^ 1'd1);

assign xor_ln26_fu_1890_p2 = (tmp_14_fu_1882_p3 ^ 1'd1);

assign xor_ln84_1_fu_3319_p2 = (sign3_r5_fu_3307_p3 ^ sign2_r5_reg_7952);

assign xor_ln84_fu_3314_p2 = (sign2_r5_reg_7952 ^ sign1_r5_fu_3300_p3);

assign xor_ln90_1_fu_4331_p2 = (sign3_r1_fu_4318_p3 ^ sign2_r1_reg_7958);

assign xor_ln90_fu_4326_p2 = (sign2_r1_reg_7958 ^ sign1_r1_fu_4310_p3);

assign xor_ln96_1_fu_3357_p2 = (sign3_r2_fu_3344_p3 ^ sign2_r2_reg_7964);

assign xor_ln96_fu_3352_p2 = (sign2_r2_reg_7964 ^ sign1_r2_fu_3336_p3);

assign y_index_10_fu_5030_p3 = ((or_ln38_6_reg_8686[0:0] == 1'b1) ? internal_y_reg_8191 : internal_y_3_reg_8222);

assign y_index_12_fu_5123_p3 = ((icmp_ln38_8_reg_8692[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_2_fu_5070_p3);

assign y_index_13_fu_5117_p3 = ((icmp_ln38_9_reg_8698[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_3_fu_5065_p3);

assign y_index_14_fu_5111_p3 = ((icmp_ln38_10_reg_8704[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_4_fu_5060_p3);

assign y_index_15_fu_5105_p3 = ((icmp_ln38_11_reg_8710[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_5_fu_5055_p3);

assign y_index_16_fu_5099_p3 = ((icmp_ln38_12_reg_8716[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_6_fu_5050_p3);

assign y_index_17_fu_5093_p3 = ((icmp_ln38_13_reg_8722[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_7_fu_5045_p3);

assign y_index_18_fu_5087_p3 = ((icmp_ln38_14_reg_8728[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_8_fu_5040_p3);

assign y_index_19_fu_5081_p3 = ((icmp_ln38_15_reg_8734[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_9_fu_5035_p3);

assign y_index_20_fu_5075_p3 = ((or_ln38_13_reg_8740[0:0] == 1'b1) ? y_index_10_fu_5030_p3 : internal_y_4_reg_8253);

assign y_index_21_fu_5177_p3 = ((icmp_ln37_reg_8300[0:0] == 1'b1) ? internal_y_reg_8191 : y_index_12_fu_5123_p3);

assign y_index_22_fu_5171_p3 = ((icmp_ln37_1_reg_8308[0:0] == 1'b1) ? internal_y_reg_8191 : y_index_13_fu_5117_p3);

assign y_index_23_fu_5165_p3 = ((icmp_ln37_2_reg_8316[0:0] == 1'b1) ? internal_y_reg_8191 : y_index_14_fu_5111_p3);

assign y_index_24_fu_5159_p3 = ((icmp_ln37_3_reg_8324[0:0] == 1'b1) ? internal_y_reg_8191 : y_index_15_fu_5105_p3);

assign y_index_25_fu_5153_p3 = ((icmp_ln37_4_reg_8332[0:0] == 1'b1) ? internal_y_reg_8191 : y_index_16_fu_5099_p3);

assign y_index_26_fu_5147_p3 = ((icmp_ln37_5_reg_8340[0:0] == 1'b1) ? internal_y_reg_8191 : y_index_17_fu_5093_p3);

assign y_index_27_fu_5141_p3 = ((icmp_ln37_6_reg_8348[0:0] == 1'b1) ? internal_y_reg_8191 : y_index_18_fu_5087_p3);

assign y_index_28_fu_5135_p3 = ((icmp_ln37_7_reg_8356[0:0] == 1'b1) ? internal_y_reg_8191 : y_index_19_fu_5081_p3);

assign y_index_29_fu_5129_p3 = ((or_ln37_6_reg_8364[0:0] == 1'b1) ? y_index_20_fu_5075_p3 : internal_y_reg_8191);

assign y_index_2_fu_5070_p3 = ((icmp_ln38_reg_8638[0:0] == 1'b1) ? internal_y_3_reg_8222 : internal_y_reg_8191);

assign y_index_30_fu_5231_p3 = ((icmp_ln37_8_reg_8371[0:0] == 1'b1) ? internal_y_3_reg_8222 : y_index_21_fu_5177_p3);

assign y_index_31_fu_5225_p3 = ((icmp_ln37_9_reg_8378[0:0] == 1'b1) ? internal_y_3_reg_8222 : y_index_22_fu_5171_p3);

assign y_index_32_fu_5219_p3 = ((icmp_ln37_10_reg_8385[0:0] == 1'b1) ? internal_y_3_reg_8222 : y_index_23_fu_5165_p3);

assign y_index_33_fu_5213_p3 = ((icmp_ln37_11_reg_8392[0:0] == 1'b1) ? internal_y_3_reg_8222 : y_index_24_fu_5159_p3);

assign y_index_34_fu_5207_p3 = ((icmp_ln37_21_reg_8399[0:0] == 1'b1) ? internal_y_3_reg_8222 : y_index_25_fu_5153_p3);

assign y_index_35_fu_5201_p3 = ((icmp_ln37_22_reg_8406[0:0] == 1'b1) ? internal_y_3_reg_8222 : y_index_26_fu_5147_p3);

assign y_index_36_fu_5195_p3 = ((icmp_ln37_23_reg_8413[0:0] == 1'b1) ? internal_y_3_reg_8222 : y_index_27_fu_5141_p3);

assign y_index_37_fu_5189_p3 = ((icmp_ln37_24_reg_8420[0:0] == 1'b1) ? internal_y_3_reg_8222 : y_index_28_fu_5135_p3);

assign y_index_38_fu_5183_p3 = ((or_ln37_13_reg_8427[0:0] == 1'b1) ? y_index_29_fu_5129_p3 : internal_y_3_reg_8222);

assign y_index_39_fu_5286_p3 = ((icmp_ln37_25_reg_8434[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_30_fu_5231_p3);

assign y_index_3_fu_5065_p3 = ((icmp_ln38_1_reg_8644[0:0] == 1'b1) ? internal_y_3_reg_8222 : internal_y_reg_8191);

assign y_index_40_fu_5280_p3 = ((icmp_ln37_26_reg_8443[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_31_fu_5225_p3);

assign y_index_41_fu_5274_p3 = ((icmp_ln37_27_reg_8452[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_32_fu_5219_p3);

assign y_index_42_fu_5268_p3 = ((icmp_ln37_28_reg_8461[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_33_fu_5213_p3);

assign y_index_43_fu_5262_p3 = ((icmp_ln37_29_reg_8470[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_34_fu_5207_p3);

assign y_index_44_fu_5256_p3 = ((icmp_ln37_30_reg_8479[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_35_fu_5201_p3);

assign y_index_45_fu_5250_p3 = ((icmp_ln37_31_reg_8488[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_36_fu_5195_p3);

assign y_index_46_fu_5244_p3 = ((icmp_ln37_32_reg_8497[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_37_fu_5189_p3);

assign y_index_47_fu_5237_p3 = ((or_ln37_20_fu_4646_p2[0:0] == 1'b1) ? y_index_38_fu_5183_p3 : internal_y_4_reg_8253);

assign y_index_48_fu_5341_p3 = ((icmp_ln37_33_reg_8506[0:0] == 1'b1) ? internal_y_reg_8191 : y_index_39_fu_5286_p3);

assign y_index_49_fu_5335_p3 = ((icmp_ln37_34_reg_8514[0:0] == 1'b1) ? internal_y_reg_8191 : y_index_40_fu_5280_p3);

assign y_index_4_fu_5060_p3 = ((icmp_ln38_2_reg_8650[0:0] == 1'b1) ? internal_y_3_reg_8222 : internal_y_reg_8191);

assign y_index_50_fu_5329_p3 = ((icmp_ln37_35_reg_8522[0:0] == 1'b1) ? internal_y_reg_8191 : y_index_41_fu_5274_p3);

assign y_index_51_fu_5323_p3 = ((icmp_ln37_36_reg_8530[0:0] == 1'b1) ? internal_y_reg_8191 : y_index_42_fu_5268_p3);

assign y_index_52_fu_5317_p3 = ((icmp_ln37_37_reg_8538[0:0] == 1'b1) ? internal_y_reg_8191 : y_index_43_fu_5262_p3);

assign y_index_53_fu_5311_p3 = ((icmp_ln37_38_reg_8546[0:0] == 1'b1) ? internal_y_reg_8191 : y_index_44_fu_5256_p3);

assign y_index_54_fu_5305_p3 = ((icmp_ln37_39_reg_8554[0:0] == 1'b1) ? internal_y_reg_8191 : y_index_45_fu_5250_p3);

assign y_index_55_fu_5299_p3 = ((icmp_ln37_40_reg_8562[0:0] == 1'b1) ? internal_y_reg_8191 : y_index_46_fu_5244_p3);

assign y_index_56_fu_5292_p3 = ((or_ln37_27_fu_4735_p2[0:0] == 1'b1) ? y_index_47_fu_5237_p3 : internal_y_reg_8191);

assign y_index_57_fu_5399_p3 = ((icmp_ln37_41_fu_4796_p2[0:0] == 1'b1) ? internal_y_3_reg_8222 : y_index_48_fu_5341_p3);

assign y_index_58_fu_5392_p3 = ((icmp_ln37_42_fu_4801_p2[0:0] == 1'b1) ? internal_y_3_reg_8222 : y_index_49_fu_5335_p3);

assign y_index_59_fu_5385_p3 = ((icmp_ln37_43_fu_4806_p2[0:0] == 1'b1) ? internal_y_3_reg_8222 : y_index_50_fu_5329_p3);

assign y_index_5_fu_5055_p3 = ((icmp_ln38_3_reg_8656[0:0] == 1'b1) ? internal_y_3_reg_8222 : internal_y_reg_8191);

assign y_index_60_fu_5379_p3 = ((icmp_ln37_44_reg_8570[0:0] == 1'b1) ? internal_y_3_reg_8222 : y_index_51_fu_5323_p3);

assign y_index_61_fu_5373_p3 = ((icmp_ln37_45_reg_8579[0:0] == 1'b1) ? internal_y_3_reg_8222 : y_index_52_fu_5317_p3);

assign y_index_62_fu_5367_p3 = ((icmp_ln37_46_reg_8588[0:0] == 1'b1) ? internal_y_3_reg_8222 : y_index_53_fu_5311_p3);

assign y_index_63_fu_5361_p3 = ((icmp_ln37_47_reg_8597[0:0] == 1'b1) ? internal_y_3_reg_8222 : y_index_54_fu_5305_p3);

assign y_index_64_fu_5354_p3 = ((icmp_ln37_48_fu_4811_p2[0:0] == 1'b1) ? internal_y_3_reg_8222 : y_index_55_fu_5299_p3);

assign y_index_65_fu_5347_p3 = ((or_ln37_34_fu_4848_p2[0:0] == 1'b1) ? y_index_56_fu_5292_p3 : internal_y_3_reg_8222);

assign y_index_6_fu_5050_p3 = ((icmp_ln38_4_reg_8662[0:0] == 1'b1) ? internal_y_3_reg_8222 : internal_y_reg_8191);

assign y_index_7_fu_5045_p3 = ((icmp_ln38_5_reg_8668[0:0] == 1'b1) ? internal_y_3_reg_8222 : internal_y_reg_8191);

assign y_index_8_fu_5040_p3 = ((icmp_ln38_6_reg_8674[0:0] == 1'b1) ? internal_y_3_reg_8222 : internal_y_reg_8191);

assign y_index_9_fu_5035_p3 = ((icmp_ln38_7_reg_8680[0:0] == 1'b1) ? internal_y_3_reg_8222 : internal_y_reg_8191);

assign y_index_fu_5458_p3 = ((icmp_ln37_49_fu_4913_p2[0:0] == 1'b1) ? internal_y_4_reg_8253 : y_index_57_fu_5399_p3);

assign y_minus_ok_fu_1945_p2 = (($signed(iy_reg_7483) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign y_mod3_1_fu_2756_p7 = 'bx;

assign y_mod3_2_fu_2776_p7 = 'bx;

assign y_mod3_fu_2728_p7 = 'bx;

assign y_ok_fu_1902_p2 = (xor_ln26_fu_1890_p2 & icmp_ln26_fu_1896_p2);

assign y_plus_ok_fu_1950_p2 = (($signed(iy_reg_7483) < $signed(14'd384)) ? 1'b1 : 1'b0);

assign z_in_fu_6161_p3 = ((tmp_4_reg_7841[0:0] == 1'b1) ? tmp_15_fu_6141_p4 : tmp_18_fu_6151_p4);

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address0 = zext_ln34_7_fu_6363_p1;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_address1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_addr_reg_8945;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce0_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_ce1_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_d1 = z_in_reg_8849;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1_we1_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address0 = zext_ln34_6_fu_6338_p1;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_address1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_addr_reg_8935;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce0_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_ce1_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_d1 = z_in_reg_8849;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2_we1_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address0 = zext_ln34_5_fu_6313_p1;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_address1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_addr_reg_8925;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce0_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_ce1_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_d1 = z_in_reg_8849;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3_we1_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address0 = zext_ln34_4_fu_6288_p1;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_address1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_addr_reg_8915;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce0_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_ce1_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_d1 = z_in_reg_8849;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4_we1_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address0 = zext_ln34_3_fu_6263_p1;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_address1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_addr_reg_8905;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce0_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_ce1_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_d1 = z_in_reg_8849;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5_we1_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address0 = zext_ln34_2_fu_6238_p1;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_address1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_addr_reg_8895;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce0_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_ce1_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_d1 = z_in_reg_8849;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6_we1_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address0 = zext_ln34_1_fu_6213_p1;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_address1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_addr_reg_8885;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce0_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_ce1_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_d1 = z_in_reg_8849;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7_we1_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address0 = zext_ln34_fu_6188_p1;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_address1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_addr_reg_8875;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce0_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_ce1_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_d1 = z_in_reg_8849;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8_we1_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address0 = zext_ln34_8_fu_6388_p1;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_address1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_addr_reg_8955;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce0_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_ce1_local;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_d1 = z_in_reg_8849;

assign zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1 = zbuffer_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_we1_local;

assign zext_ln127_cast_fu_1026_p1 = zext_ln127;

assign zext_ln130_cast_fu_1022_p1 = zext_ln130;

assign zext_ln14_1_fu_1090_p1 = grp_fu_947_p4;

assign zext_ln14_2_fu_1100_p1 = grp_fu_957_p4;

assign zext_ln14_3_fu_1120_p1 = grp_fu_937_p4;

assign zext_ln14_4_fu_1124_p1 = grp_fu_947_p4;

assign zext_ln14_5_fu_1133_p1 = grp_fu_957_p4;

assign zext_ln14_6_fu_1171_p1 = grp_fu_937_p4;

assign zext_ln14_7_fu_1175_p1 = grp_fu_947_p4;

assign zext_ln14_8_fu_1184_p1 = grp_fu_957_p4;

assign zext_ln14_fu_1086_p1 = grp_fu_937_p4;

assign zext_ln164_fu_1786_p1 = select_ln163_1_reg_7442;

assign zext_ln165_fu_1789_p1 = select_ln164_1_reg_7447;

assign zext_ln168_1_cast_fu_1989_p3 = {{1'd1}, {trunc_ln168_1_fu_1985_p1}};

assign zext_ln168_1_fu_1997_p1 = zext_ln168_1_cast_fu_1989_p3;

assign zext_ln168_2_fu_2072_p1 = select_ln168_1_reg_7600;

assign zext_ln168_fu_1981_p1 = tmp_s_fu_1971_p4;

assign zext_ln169_1_cast_fu_2211_p3 = {{1'd1}, {trunc_ln169_1_fu_2207_p1}};

assign zext_ln169_1_fu_2219_p1 = zext_ln169_1_cast_fu_2211_p3;

assign zext_ln169_2_fu_2316_p1 = select_ln169_1_reg_7649;

assign zext_ln169_fu_2203_p1 = tmp_12_fu_2193_p4;

assign zext_ln184_fu_6069_p1 = valid_index_21_fu_6061_p3;

assign zext_ln203_1_fu_6743_p1 = tmp_34_fu_6737_p3;

assign zext_ln203_2_fu_6776_p1 = tmp_37_fu_6770_p3;

assign zext_ln203_fu_6710_p1 = tmp_31_fu_6704_p3;

assign zext_ln208_1_fu_6754_p1 = tmp_35_fu_6748_p3;

assign zext_ln208_2_fu_6787_p1 = tmp_38_fu_6781_p3;

assign zext_ln208_fu_6721_p1 = tmp_32_fu_6715_p3;

assign zext_ln213_1_fu_6765_p1 = tmp_36_fu_6759_p3;

assign zext_ln213_2_fu_6798_p1 = tmp_39_fu_6792_p3;

assign zext_ln213_fu_6732_p1 = tmp_33_fu_6726_p3;

assign zext_ln23_1_fu_2682_p1 = x_mod3_reg_7813;

assign zext_ln23_2_fu_2753_p1 = low_center_x_reg_7504_pp0_iter9_reg;

assign zext_ln23_3_fu_2796_p1 = conv3_i_i62_1_i_cast872_cast1004_cast_reg_7824;

assign zext_ln23_4_fu_2837_p1 = neighbor_x_2_reg_7819;

assign zext_ln23_5_fu_2840_p1 = x_mod3_1_reg_7830;

assign zext_ln23_fu_2679_p1 = neighbor_x_reg_7808;

assign zext_ln32_10_fu_6343_p1 = valid_index_52_fu_6081_p3;

assign zext_ln32_11_fu_6368_p1 = valid_index_53_fu_6073_p3;

assign zext_ln32_1_fu_3590_p1 = y_mod3_1_reg_7886;

assign zext_ln32_2_fu_3645_p1 = y_mod3_2_reg_7893;

assign zext_ln32_3_fu_6168_p1 = valid_index_38_fu_6133_p3;

assign zext_ln32_4_fu_6193_p1 = valid_index_39_fu_6125_p3;

assign zext_ln32_5_fu_6218_p1 = valid_index_40_fu_6117_p3;

assign zext_ln32_6_fu_6243_p1 = valid_index_41_fu_6110_p3;

assign zext_ln32_7_fu_6268_p1 = valid_index_42_fu_6103_p3;

assign zext_ln32_8_fu_6293_p1 = valid_index_43_fu_6096_p3;

assign zext_ln32_9_fu_6318_p1 = valid_index_44_fu_6089_p3;

assign zext_ln32_fu_3541_p1 = y_mod3_reg_7874;

assign zext_ln34_1_fu_6213_p1 = tmp_20_fu_6205_p3;

assign zext_ln34_2_fu_6238_p1 = tmp_21_fu_6230_p3;

assign zext_ln34_3_fu_6263_p1 = tmp_25_fu_6255_p3;

assign zext_ln34_4_fu_6288_p1 = tmp_26_fu_6280_p3;

assign zext_ln34_5_fu_6313_p1 = tmp_27_fu_6305_p3;

assign zext_ln34_6_fu_6338_p1 = tmp_28_fu_6330_p3;

assign zext_ln34_7_fu_6363_p1 = tmp_29_fu_6355_p3;

assign zext_ln34_8_fu_6388_p1 = tmp_30_fu_6380_p3;

assign zext_ln34_fu_6188_p1 = tmp_19_fu_6180_p3;

assign zext_ln35_1_fu_3050_p1 = y_mod3_reg_7874;

assign zext_ln35_2_fu_3091_p1 = low_center_y_reg_7512_pp0_iter9_reg;

assign zext_ln35_3_fu_3094_p1 = neighbor_y_2_reg_7881;

assign zext_ln35_4_fu_3097_p1 = y_mod3_1_reg_7886;

assign zext_ln35_5_fu_3138_p1 = y_mod3_2_reg_7893;

assign zext_ln35_fu_3047_p1 = neighbor_y_reg_7869;

assign zext_ln45_fu_6543_p1 = ap_phi_mux_p_ph75_i_in_phi_fu_848_p6;

always @ (posedge ap_clk) begin
    zext_ln130_cast_reg_6990[34:12] <= 23'b00000000000000000000000;
    zext_ln127_cast_reg_6997[34:12] <= 23'b00000000000000000000000;
    zext_ln14_reg_7094[33:18] <= 16'b0000000000000000;
    zext_ln14_reg_7094_pp0_iter1_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_reg_7094_pp0_iter2_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_reg_7094_pp0_iter3_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_reg_7094_pp0_iter4_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_reg_7094_pp0_iter5_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_reg_7094_pp0_iter6_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_reg_7094_pp0_iter7_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_3_reg_7128[33:18] <= 16'b0000000000000000;
    zext_ln14_3_reg_7128_pp0_iter1_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_3_reg_7128_pp0_iter2_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_3_reg_7128_pp0_iter3_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_3_reg_7128_pp0_iter4_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_3_reg_7128_pp0_iter5_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_3_reg_7128_pp0_iter6_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_3_reg_7128_pp0_iter7_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_6_reg_7177[33:18] <= 16'b0000000000000000;
    zext_ln14_6_reg_7177_pp0_iter1_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_6_reg_7177_pp0_iter2_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_6_reg_7177_pp0_iter3_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_6_reg_7177_pp0_iter4_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_6_reg_7177_pp0_iter5_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_6_reg_7177_pp0_iter6_reg[33:18] <= 16'b0000000000000000;
    zext_ln14_6_reg_7177_pp0_iter7_reg[33:18] <= 16'b0000000000000000;
end

endmodule //main_process_main_process_Pipeline_process_loop
