\hypertarget{_s_i_m___p_d_d_8h}{}\section{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+S\+I\+M\+\_\+\+P\+DD.h File Reference}
\label{_s_i_m___p_d_d_8h}\index{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+S\+I\+M\+\_\+\+P\+D\+D.\+h@{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+S\+I\+M\+\_\+\+P\+D\+D.\+h}}
{\ttfamily \#include \char`\"{}P\+D\+D\+\_\+\+Types.\+h\char`\"{}}\newline
Include dependency graph for S\+I\+M\+\_\+\+P\+D\+D.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a232b425d182b5ea939baaa63e98fc957}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+R\+TC}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa2c382685399bb021c3efdf41653e55f}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+P\+IT}~0x1U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_abbd432a45c4d689d87fff2b0613d70ea}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M0}~0x5U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a56759e979f1baf8fd7d2a1bbd0818473}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M1}~0x6U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a3cc2bd10a6c1376f135334d95666ba76}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M2}~0x7U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a9e6e455ef7a02aff534018a5c46927f5}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+C\+RC}~0x\+AU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aefbd735a8dd33a42a83075d9c26f0bb5}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M\+RH}~0x\+CU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a832d538f6527109439fd14838bfe9f28}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+WD}~0x\+DU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a74a7f9ab37bb786ef7681478e8172ed7}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+I2\+C0}~0x11U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ac68174e69e9af19dc097b02db1ba11e0}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+P\+I0}~0x12U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_af39e8ea4e2a10c608d33662d5089e779}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+P\+I1}~0x13U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2f5417e3d2e3052efcfc25f62a4c7798}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T0}~0x14U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_af739fb4d391eb9ff8c68f9faa78149d8}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T1}~0x15U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aaa38f946e52ff592575389fe729cac16}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+K\+B\+I0}~0x18U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a5753863260b6da989e0b3b279778bd72}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+K\+B\+I1}~0x19U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_acdbb63ba22a95114283e5abdbc965254}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+I\+RQ}~0x1\+BU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a49e76386c189c61eac3fd4a161f63c45}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+DC}~0x1\+DU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a7f44b9a1e49093f3bbe889d31c7e8ca4}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+C\+M\+P0}~0x1\+EU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aec0571f2d216595922b2dee66d3dc432}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+C\+M\+P1}~0x1\+FU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a740353376c4145c3df63f10c0cf01807}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T2}~0x16U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a3834f65f59a4e07e2e7850ace0c860d9}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a0a65fcec1f3267a75d2d613804073d7b}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}~0x1U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ad18195e3edcd65e761678c55f42a23d7}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3}~0x2U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a9bc08e56db24074c32969557fa588fad}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}~0x3U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a5a88e6e65ffc257e96797af741eca4ef}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5}~0x4U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a7449613855f963a4b3c539f2fc0ef186}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6}~0x5U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2e3a6c8930febce546c57784e5dd54f3}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7}~0x6U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a7e58204a2facc42e32eea9664f403eca}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}~0x7U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a0f9e9a34537bc4eaba5a3a7adf815bdd}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9}~0x8U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a829ea2cb88fdb338c1cd525046daf83d}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10}~0x9U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a4c10e99bf0b6c12588967a9174666c4f}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11}~0x\+AU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a64761cdc2d50c6d1948942dc358db0e3}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12}~0x\+BU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a01f8bed295a3d834271e9d1a43f7de17}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13}~0x\+CU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a38c8d1c26dbe77e0117a157389643951}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14}~0x\+DU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ac51290d94dd93dc87f4507de3cb28b3a}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15}~0x\+EU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a68a6c2ca9b3cb9e234c45955ce2fc403}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16}~0x\+FU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_acbf143f1ee48d94eef455b878d72b434}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a7bc696f537eba8f6219e45b3b50ab36e}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}~0x1U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_adf1481fcc80b9cd466cffea1e28029f3}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3}~0x2U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a605695adc9b368f0da82761f11ec128b}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}~0x3U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa19699d9edc0b001fb5ea565f88088bd}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5}~0x4U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aee1f0f4be3f4d13024ce5191edfda554}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6}~0x5U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a591d229050708ae464ac18e158417c0a}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7}~0x6U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a25f7dca95fda247c56e0d2afb04a686a}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}~0x7U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a7fe9e32700ebf01c5daf04a8c2484f63}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9}~0x8U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a0547aedbc015215ad93b265eb96b0fb5}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10}~0x9U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ac5e4e3dff5c1303c711459f7298c1061}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11}~0x\+AU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a59850496ae3c6381d1a4844888c97216}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12}~0x\+BU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a7a568abad7f32e26fe6d267cbcfa8cd9}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13}~0x\+CU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aee48ab193bc7f7cce1d0a077e6d2e011}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14}~0x\+DU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ab8079b969d5dc668e3613cecc3b96b4d}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15}~0x\+EU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a1bf4412e5477586d7ff4065bf68cedfa}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16}~0x\+FU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aaf035d9e4a7a777aaecd10337d1928eb}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa922e2527e1b39f468345b884149a2a3}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}~0x1U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ad3feb9d95d7a519f065e0d8a524858d9}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3}~0x2U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a703546de403d86bff508ecb6ae010f68}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}~0x3U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a8f862f5b7a4dde29f97350ae6b9164cb}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5}~0x4U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a7c28e7f39fd2b3d42be6f57fef75c0c0}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6}~0x5U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2bc593e33e68d91a333bd165fb4421aa}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7}~0x6U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a287c043bd3186e55600451c72f6e4532}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}~0x7U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2617353dcabcc5cd537b8b5a7d7014b9}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a80a1d3ffc3e3bb872adf8a50789a9f13}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}~0x1U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2ae0070e3e444ca0216768edb233ad79}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3}~0x2U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2868b5c22d2e4da64711495ed8b21806}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}~0x3U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa4c013f2a2500d5c1f20630986c9881e}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5}~0x4U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa3f3f70ba4648e0ce94fb8f4cc3e4bd5}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6}~0x5U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ac003ac4c5d7331bd4844c82605e9eb91}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7}~0x6U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_af6f7de6aba2c8ca6843306a33217de29}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}~0x7U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a78c998400701ad46d633b9fe7f356e53}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9}~0x8U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a88d467c300bd90cb22e24486cc0bf1ab}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10}~0x9U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a097b991a66b46cd750aa5d0169037ee6}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11}~0x\+AU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_af169977f6197a86ac07d1a9a8299b4c8}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12}~0x\+BU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ab6f05a37a4458a3592e797ad166625f5}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13}~0x\+CU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa842e041fbca09e95eded33e873beb18}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14}~0x\+DU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a1a283478fd284a775135cef9b375b021}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15}~0x\+EU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a494b936fdb9cc47bde0de163b4a71be9}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16}~0x\+FU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aef63ccd41ad36759e7e250288a81e88a}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+C\+L\+O\+CK}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a29d51e255964c4492a2848fa2536f077}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+O\+CK}~0x4000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a096e0f297c4d24f195fec992cf5d0a10}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK}~0x8000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2db39f86d01addbf196f5ab5ee52f8d5}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK}~0x\+C000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a7ec1880ca8fd56beafe9d2ca9294fb8d}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+C\+L\+O\+CK}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ab5855ba61689966df9ffeea078c98fa7}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+O\+CK}~0x4000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a33de895d093f2295463bba2a94e6ad5d}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK}~0x8000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ac09f014de5e56cbd0e5d3625b94e2fc1}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK}~0x\+C000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ab46f8bd214dfe18dd7c2ee5d81414e13}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a36331153dfdf9aa1f86865ca3e2fd9ef}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+R\+T\+C\+\_\+32\+K\+H\+Z\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}~0x80000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a0b01a88aa8ad4a9ee6ef2d6902721ce4}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}~0x\+C0000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_abfef36bf24b81057625a4b3127fee360}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+F\+I\+X\+E\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+CY}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a64b126ab3753965c370aef375233ce05}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}~0x1000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ade836ec84ca599e893309753b9443f37}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}~0x2000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_afae9d9b70c8c037f9871fbd2aad664ab}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK}~0x40U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a4e2cf4570e9c2bd59b72b9f2b77c1235}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}~0x60U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ade19ed2bf15d349aa04debb2eab2931c}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}~0x80U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ac238e3564fac9d822e5410690b624f34}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}~0x\+C0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_abe884a01c0f43bd42c3ca339a87b692f}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa37ccc978b37d56155d548fde65fea19}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN}~0x4000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a20f06b294f917485197aa5b2a26c43d7}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa49612d20616292bc203f63f00191ca7}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN}~0x2000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a6ab29e5541b385c397e64780aa67b6d5}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a60a5162b30a9e48fa7aa5bdfe4298c99}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN}~0x1000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a6bcbf3edde4a6ef2ed462b060842006e}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H1}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a518e328e0c59249b02458ac2e8e3e324}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+X\+O\+R\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+X\+O\+R\+\_\+\+F\+T\+M1\+\_\+\+C\+H1}~0x400000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ae65b6b3e372703dfa47944896a171765}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H0}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a9101f495be1b3d2adacfe75a4914cbd3}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P0}~0x100000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_af7acc7cdc3427217150257a9e882514a}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P1}~0x200000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a3b5daa017c19fa768a2c0060d6f382e0}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M1\+\_\+\+C\+H0}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2b690d3076758170540f099d0f5466c1}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P0}~0x40000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ae5b349c5536dd47679189d73e2dd80de}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P1}~0x80000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a3b085f88b19a51be241fdf5434e9d012}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+U\+SB}~0x\+C0000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a915fc94d68c95f2ff7ce39667bf4bd4d}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a6dcefc0099cc8f70c377115236d7d3b1}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}~0x8000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ac13465b7539253da490faa1b8b50286f}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+T\+R\+I\+G\+G\+E\+R1}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a248b4dec979ae20696d6148c842da7ad}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M1\+\_\+\+M\+A\+T\+CH}~0x4000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a5bc4404abcd206dcca95548db1b7d7bb}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ad36aa236ac98148aedbde37616b7f7d8}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M0\+\_\+\+M\+A\+T\+CH}~0x2000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a37880a324b84e1cd168604d224ecee77}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a40d6a9dbf5066fae784dcdd606a379c0}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}~0x1000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a5515a6633857a1db3739725c5292bb3b}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+C\+H\+A\+N\+N\+E\+L1}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a84cd9aa9492989c2aba41f752d21f967}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M2\+\_\+\+M\+A\+T\+CH}~0x800U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a7b4e9e01e48208115540f5b2585267bd}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aae8ba636fea73b5cf43f3f06682075c1}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M0\+\_\+\+M\+A\+T\+CH}~0x400U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ae5e9fa5b8492b11e3b8fd8893eac013b}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_acc19b99270969a7db4ea1af37faebafd}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}~0x200U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a43456cbcc6335e09aa57d37ae08dd27c}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+C\+H\+A\+N\+N\+E\+L1}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a58c847114f54c8a17d8d92aeaad64477}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M2\+\_\+\+M\+A\+T\+CH}~0x20000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ac579cd2a8f9d32133bfc1ab27bc1c7b5}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a8c250b9d37e0f5d1b4ef6b7c9e5d37a4}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M1\+\_\+\+M\+A\+T\+CH}~0x10000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa6a624af395c7c29fd0ca03913fd3bd1}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M2\+\_\+\+F\+L\+T0\+\_\+\+P\+IN}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a17a71e7c6bb2a4f08eaebf2c4b12fa53}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}~0x100U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a5ab9efee26b04cad91b07013f9af1f6b}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M1\+\_\+\+F\+L\+T0\+\_\+\+P\+IN}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_af5ced5eee24334333c17460ff147811a}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}~0x10U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a9bf8d9550523a792a050abd8a5304c20}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T1\+\_\+\+F\+T\+M0\+\_\+\+F\+L\+T1\+\_\+\+P\+IN}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a0020b9bf7f071a4cc08ad0dcca3d2bfe}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T1\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}~0x2U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_af9a3c961c98de133bcf04c3c89c9ff63}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M0\+\_\+\+F\+L\+T0\+\_\+\+P\+IN}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ae667ed029215d2fef45bb359eed1ef41}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}~0x1U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a8ca3d6a7193f2994143c424597d36bc0}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+R\+X\+\_\+\+P\+IN}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a5641b712021cd631f703272bd4e1a9ce}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}~0x40U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a69235b093f19e3a4dfb31f77d1ab4530}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}~0x80U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a7271906dbd9e596a326999fd4fcccf0e}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+IN}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a9c0bd603c5b223a2a16540236dc26da8}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H\+A\+N\+N\+E\+L0}~0x10U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a9c716f2809b8937a8dffdba8d1d72fe6}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H\+A\+N\+N\+E\+L0}~0x20U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ae39ecf37f94809b26815a282cb486140}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+R\+X\+\_\+\+P\+IN}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a57201ee12f4f557b05d70a2492ba1d95}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}~0x4U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa6e3d9a9b700bc682339e4a2a5b603de}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}~0x8U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a3238c6f9e3a1fcead88f96bd8c60b893}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+IN}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a5a16c151a71bf7b8d5b7bcaef5190d89}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H\+A\+N\+N\+E\+L0}~0x10U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_add7b7126078400345251cea3789e8ca4}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H\+A\+N\+N\+E\+L0}~0x20U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a33b2d3ec4b31828ff2348fe3e4ab54ef}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+5}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a384cca8a854ba8b9c10572b1a691d790}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}~0x4000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_adc915f62d015db48278d5002f79a19c1}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}~0x8000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_afb366d174ef72566dc6184b076bdd8b4}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+5}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aab4e677233c85e92816dc44b7c7971d8}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}~0x1000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a1f89190975c0b7db5abac20f2e52399f}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}~0x2000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa68652cdabd30f7e5b66e456591e1262}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+A}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_acd0242bb858f68be5fc2670257b7e341}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+B}~0x1000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a433f3be9ca5f1763a61f93c6c0e6e665}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+P\+IN}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_add8d7bcf16df9323a19392e121771c26}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}~0x100U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a55ccc6eec4d0b40238b1fc3276ab7305}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}~0x200U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a32c87c400ea4a239efcec221370ca30a}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L0\+\_\+\+C\+O\+M\+P\+L\+E\+TE}~0x400U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a58830d3eb9501d6bb89be99356955454}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L1\+\_\+\+C\+O\+M\+P\+L\+E\+TE}~0x500U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a9c7c90510d9fe62debbcbc30f528512d}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L2\+\_\+\+C\+O\+M\+P\+L\+E\+TE}~0x600U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa32195800738f511c2c38df1f767b53a}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L3\+\_\+\+C\+O\+M\+P\+L\+E\+TE}~0x700U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a677676e63c0593ffddb97771c96e747a}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M0\+\_\+\+O\+V\+E\+R\+F\+L\+OW}~0x800U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aef7b82ef1c2068624fe3647d1217c736}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M1\+\_\+\+O\+V\+E\+R\+F\+L\+OW}~0x900U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a0765ca46e20c8550c7b7c80cd28ecb91}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M2\+\_\+\+O\+V\+E\+R\+F\+L\+OW}~0x\+A00U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aba45aa23f2e53daa2ec3743baf780ea9}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+T\+I\+M\+E\+R0}~0x\+E00U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a811dd9dc9d649de383d243f88af6c1ca}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+A}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa7044054aa547dfb032c191850f44a4f}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+B}~0x10U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a9bb030c936ebce81df3aad9850c9620b}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+P\+IN}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a77573c6a1d94bad29ecb3797cfc654b2}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}~0x1U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a3ae2d7a5306e2dfdcc4a1e274be258dc}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}~0x2U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_af4ed0c282137713884227d8a74414ef1}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L0}~0x4U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a29a77e2c65c1f2af7436c1f1deeab5e8}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L1}~0x5U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_adf9f4a4779f4043c6f1271ba504c2acf}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L2}~0x6U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_afa8f2cb40785f15462ad47ecb0d25112}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L3}~0x7U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2ee3055dd08843f36549341ac9bf689e}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M0\+\_\+\+O\+V\+E\+R\+F\+L\+OW}~0x8U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a76028cca23b156b177e7f9ffa6f70ecb}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M1\+\_\+\+O\+V\+E\+R\+F\+L\+OW}~0x9U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a881ea3d1aeb79a6f80070dfcbbe09bd3}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M2\+\_\+\+O\+V\+E\+R\+F\+L\+OW}~0x\+AU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a062d942b83d67a19feaffd3c219b4678}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+T\+C\+\_\+\+A\+L\+A\+RM}~0x\+CU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a12e238e0ef5ab9b6d8ea59fd8bbe95ea}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+T\+C\+\_\+\+S\+E\+C\+O\+N\+DS}~0x\+DU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a6d519654601c21f18ef1bb8f7df73b64}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+T\+I\+M\+E\+R0}~0x\+EU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2023a2c0cc642e55466795c9f1c2ba19}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+V\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+I\+D\+\_\+\+M\+K\+W24\+ZX}~0x60U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a79e877e51457663d4c6029cb20a15cad}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+U\+B\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+I\+D\+\_\+\+M\+K\+V10\+X\+X\+XX}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a204d5be238936bc55e2f17e16745dc39}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+E\+R\+I\+E\+S\+\_\+\+I\+D\+\_\+\+V\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+M\+O\+T\+O\+R\+\_\+\+C\+O\+N\+T\+R\+OL}~0x600000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2a52ed1263fde536dc74b12452b09559}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+8\+KB}~0x1000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ab2cfa764cb833cc282f1fca030c9f6c5}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+16\+KB}~0x2000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ac9267d1b8488dad40fd6520f0c0b29a7}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+32\+KB}~0x4000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a325313316fb9e9807ab536b1c89c8d13}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+64\+KB}~0x6000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a1a3ed7b54529c9521d68c157814dbbc5}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+128\+KB}~0x8000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ad585cb0d933f3d1b04ffe7c4cf04a30b}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+256\+KB}~0x9000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a5bf6c3ae4659e097bd3aa9bdfaf147cc}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+24\+KB}~0x3000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a4d63c8757b146e989be0db6b3f809ccb}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+48\+KB}~0x5000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_af1fa7821bd6ca61df9d5d0a447fb7a20}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+96\+KB}~0x7000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a912847c062f9b409f949c28300772a1b}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+32}~0x2U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a463acb13ef532109837351413f4ab790}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+48}~0x4U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a96ec666777384310ec47a6c31be70f16}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+64}~0x5U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_afe663c0344694621e354f9bda426438b}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+80}~0x6U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a537569fecfad2fcb07b2bcd0fbbd0407}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+81}~0x7U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a716ee01f6b88c8b576950a5ff8062814}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+100}~0x8U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a1636438d768610cac4db5f81854798d4}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+121}~0x9U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a068d0f6e90710baf0fb16598ce38608f}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+144}~0x\+AU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ab04106feb80fbaf6e7c030e30736e889}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+\+W\+L\+C\+SP}~0x\+BU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a54b594a66dd8f54c827ddee9b77f9d08}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+256}~0x\+EU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a8b9408ed8e833ad7bbf10b48b1461922}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+8\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+256B}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ae94411246ffff0e8764437ad1d59375c}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+16\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+512B}~0x1000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2e3ba7a2d657d6032c6dbd5deaa829b3}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+32\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+1\+KB}~0x3000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ae010fafaf0a4a3462385c1818771b6ad}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+64\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+2\+KB}~0x5000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ad6594dfdc403e6b003c9de69a697e640}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+128\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+4\+KB}~0x7000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a29118ea28bb6e4ed21ab64a779cb0933}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+256\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+4\+KB}~0x9000000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a6949749d27bc1d8eb7ee7f8df6392e3b}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+W\+D\+O\+G\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+1\+K\+HZ}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_af9f011ad34216a067ae130b28156d8a7}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+W\+D\+O\+G\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}~0x2U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a446ed665dbd29a8ec03456b79e815b6e}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+IN}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a398475e49c2e6dadd2e93177913a6aa7}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+ER}~0x40000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2e39d49fc8b6204089a7d3c069930b60}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+F\+L\+L\+C\+LK}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a5eb79a698e0ef77cafd351134bb823b8}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+P\+L\+L\+C\+LK}~0x10000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_adecc84dde3e4c751795815594c5fbf32}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+O\+U\+T\+C\+LK}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aeff74b956116633bf93ef3a9a3645443}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+O\+CK}~0x1000U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a6f1da62c22d224dbddfad540a35564d8}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+P\+AD}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa58ba4094f7588994ed519a6dec01107}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+D\+O\+U\+B\+L\+E\+\_\+\+P\+AD}~0x800U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_af6fa70ac31cdb74b6f68fedd55871a5d}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C1\+H\+Z\+C\+LK}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a9f5eb955004585e473d0da74715db267}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C32\+K\+H\+Z\+C\+LK}~0x10U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a4b2291570c8ab58249bbfde3862de2b4}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+1}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a0dbb0338322e58065ae91afea9454c8e}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+2}~0x2U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2bd46b5c5b0fd7448f9c59f1817925de}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+3}~0x4U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a539494e593b0c5edc6ffa0e436542cd7}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+4}~0x6U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2bc164c7a4be8c70f9ce5ec55ef30a4f}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+5}~0x8U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a91320ddf404868b39cc87e9129495a42}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+6}~0x\+AU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ad358af80e64dd3cb0d2a49c9795d3f6b}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+7}~0x\+CU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_adcf50963c90a8d52723c261a8d03967a}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+8}~0x\+EU
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a5624316573fd513a12340877c0797636}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+\_\+1}~0U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ad30b3003a166fbdceb27b8fef2b094f4}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+\_\+2}~0x1U
\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a4e9323fd838e8bb35be95ff19b3d52fe}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Gate}(Peripheral\+Base,  Index,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enable or disable clock gate for specified device. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a6da9d917a0af91ab0af6e4551c78c1c5}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source\+L\+P\+U\+A\+R\+T0}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the clock source (in the S\+IM module). \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a6fecce03b861e2de681718fe8589b147}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Reset\+Status\+I\+D\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads system reset status and ID register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a21c3c4753b0e00ba6605fdc7d2b6bb3b}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option0\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into system options 0 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a95483863f65e4e6728206470931fc56e}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option0\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads system options 0 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a1771a24922f56ba1d39cd4fd3a576e34}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Pin\+Selection0\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into pin selection 0 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ac8c81ee4020912b1328a0c31f78ff533}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Universally\+Unique\+Identifier\+Low\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads Universally Unique Identifier Low register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a78af9efbebfa3099e971393de66a3480}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Trigger\+Delay}(Peripheral\+Base,  Delay)
\begin{DoxyCompactList}\small\item\em Set A\+DC HW trigger delay. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a8c968f11bb135ca5ddc5b8c2558e6242}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option1\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into system options 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ac6a87be1bc17e0ec045f630a4ee7515a}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option1\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads system options 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2010ec8c0e293111f049fd919d071320}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Pin\+Selection1\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into pin selection 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a80a2748212f4c2a82b6ecb33dfa95989}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Pin\+Selection1\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads pin selection 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa950f4879d40384413e8af10773cf068}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Universally\+Unique\+Identifier\+Mid\+High\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads Universally Unique Identifier Middle High register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ad8abf5f49aeea1c5bbcf156b2495c806}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into system clock divider register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a1e67eb37bb2c84f7771ba2f3f16ed0b2}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads system clock divider register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_afcc0a0df146221caa9106048ff62ea0c}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source\+U\+A\+R\+T0}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the clock source (in the S\+IM module). \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ab462f3e4e48aa2b70e56f60bfd2cf1f4}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Lptrm32k\+Hz\+Clock\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the 32 k\+Hz clock source (E\+R\+C\+L\+K32K) for L\+P\+T\+MR. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a0cd56ed4c362931b9b166dfaf621fa7b}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm\+Clock\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the fixed frequency clock for F\+T\+M0, F\+T\+M1 and F\+T\+M2. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa7ae33c99fda9fd7dd020ba67e31d716}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Clk\+Out\+Pin\+Clock}(Peripheral\+Base,  Clk\+Out)
\begin{DoxyCompactList}\small\item\em Selects the clock to output on the C\+L\+K\+O\+UT pin. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a38bddfaf431ade7ca5ed24ac7ec19c00}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option2\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads system options 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_acd0dbce0278f768c3e7d10215e4e4e86}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option2\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into system options 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aefd191f1ce152ea3e511b919143e790b}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+External\+Clock\+Pin}(Peripheral\+Base,  Ext\+Pin)
\begin{DoxyCompactList}\small\item\em Selects the flex timer 2 external clock pin. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a82135bc276353f5ab8bb5ab5580059cf}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+External\+Clock\+Pin}(Peripheral\+Base,  Ext\+Pin)
\begin{DoxyCompactList}\small\item\em Selects the flex timer 1 external clock pin. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a4694730999c98418e9b70f327c14ec50}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+External\+Clock\+Pin}(Peripheral\+Base,  Ext\+Pin)
\begin{DoxyCompactList}\small\item\em Selects the flex timer 0 external clock pin. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a16c749b79b321e3c76297512c5e75f4f}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Channel1\+Input\+Capture\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source for flex timer 2 channel 1 input capture. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a0ed1655d6fa247a49d065e50810b7ee9}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Channel0\+Input\+Capture\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source for flex timer 2 channel 0 input capture. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a54c5d98f8990a66860e35f33410d5315}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Channel0\+Input\+Capture\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source for flex timer 1 channel 0 input capture. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a3b6399241d54a66d52213915160eeb8d}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger2\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source of flex timer 2 hardware trigger 2. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2b57a730db57406b49def95b809964ab}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger1\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source of flex timer 2 hardware trigger 1. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a396db57c6405eb0a77a7e0d7411faf1f}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger0\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source of flex timer 2 hardware trigger 0. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2fdb07454ff1df9162f313402bb50bbe}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger2\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source of flex timer 1 hardware trigger 2. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a5f6f91688394d1a07d8f5ff5892d69b7}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger1\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source of flex timer 1 hardware trigger 1. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a535d9947a64f4ec258b487a48c79fb4e}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger0\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source of flex timer 1 hardware trigger 0. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a89450f0013f07469e2aabe7f4cae48a3}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardware\+Trigger2\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source of flex timer 0 hardware trigger 2. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a5f1990e925f980befec236e6765e5c8c}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardw0are\+Trigger1\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source of flex timer 0 hardware trigger 1. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ac3535c9e9465249821969855e3cf0652}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardware\+Trigger0\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source of flex timer 0 hardware trigger 0. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ae07f474703a980084493714acc351987}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Fault0\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source of flex timer 2 fault 0. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a5e656b0e1b0ede53a8b32ff7397d881e}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Fault0\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source of flex timer 1 fault 0. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a4e5019acf92540a6487ef1aedbb1cfb0}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Fault1\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source of flex timer 0 fault 1. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a0492e48f04946d1d98cde109a69665d8}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Fault0\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source of flex timer 0 fault 0. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a0decb2c61ee143f8c7e15b6b7b4ad535}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option4\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads system options 4 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aac96c48cc813fd188212e97ffda89020}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option4\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into system options 4 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_abe8b9c34be80191bad6d41c71bb4d2dc}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Uart1\+Open\+Drain}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables the open drain on U\+A\+R\+T1. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ace54efa5dcbd90fe4b8427f77d3569c8}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Uart0\+Open\+Drain}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables the open drain on U\+A\+R\+T0. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ada1d2598276416a1e8ab40b0b49036d5}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart1\+Rx\+Data\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source for the U\+A\+RT 1 receive data. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a6d04191474d0fd8bef738db5ad7ea378}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart1\+Tx\+Data\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source for the U\+A\+RT 1 transmit data. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a6b10629377078918a5e360cf15c096ff}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart0\+Rx\+Data\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source for the U\+A\+RT 0 receive data. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a855afa02898186e546068d72957fc397}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart0\+Tx\+Data\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the source for the U\+A\+RT 0 transmit data. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_af82a77c45cf2b64a1cfec7401114a0c7}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option5\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads system options 5 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a09091ad09b5af5cfb63e9e35ab114759}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option5\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into system options 5 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa14a0ecf101f31bdce71b37f7cf07f41}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Alternate\+Clock\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects A\+D\+C1 alternate clock source. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a0d7fa77ffe311f2b1eb8c64b5547c518}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Alternate\+Clock\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects A\+D\+C0 alternate clock source. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a8e30a93ffc1f285ca2de429108d588be}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Adc1\+Alternate\+Trigger}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables alternative conversion triggers for A\+D\+C1. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a086b5fe1dc2cfc036d87d9193cf99f11}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Pre\+Trigger\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the A\+D\+C1 pre-\/trigger source when alternative triggers are enabled. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a74527d62b5e7b5ae902a7614f16f7bd2}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Trigger\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the A\+D\+C1 trigger source when alternative triggers are functional in Stop and V\+L\+PS modes. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ae5baef9806885bc09d502023d3bea4a6}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Adc0\+Alternate\+Trigger}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables alternative conversion triggers for A\+D\+C0. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a93bd146ffaba5137aa07448bbe633bc6}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Pre\+Trigger\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the A\+D\+C0 pre-\/trigger source when alternative triggers are enabled. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a07374502026966462911555784fabbe7}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Trigger\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the A\+D\+C0 trigger source when alternative triggers are functional in Stop and V\+L\+PS modes. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ad382b0f4295f4ccbecc8499c232db4fc}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option7\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads system options 7 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ab1db5152f7f4820d180fbcac35465abd}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option7\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into system options 7 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a5638eea598973845b562c79f5bdff051}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option8\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads system options 8 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_af07da1420405bdd52b66b38920c8d0b5}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option8\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into system options 8 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a6dc8e8311848039bf5ca9d7f6ed57e64}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+V\+Family\+Device\+Id}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the W-\/family ID of the device. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a75b453ec9f97cc8067ca7dd0f5e2a49d}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Sub\+Family\+Device\+Id}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the sub-\/family ID of the device. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a88cbf15a2d403f722367fe5d31708ee4}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Series\+Device\+Id}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the series ID of the device. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ae2e2b73035af98d5754273fc0fa79847}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+System\+Sram\+Size}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the system S\+R\+AM size. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a59fc4e4bf5aecf63d5fcad9ec2c501f8}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Device\+Revision\+Number}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns device revision number value. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a9153519b87c383c6124ad6ddb98a2427}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Device\+Die\+Number}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns device die number value. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a5b642d87dfbc41d2f59db9dce02cc435}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Pincount\+Indetification}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the pincount indetification of the device. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2df64012dff51bed7fa9fdd106acef88}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Device\+Identification\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads system device identification register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a66684af408cd3c3b5abe7c813282643b}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control4\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads system clock gating control 4 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aac4f56f58ca95ad2e4daf5f0d11098b2}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control4\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into system clock gating control 4 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a55e171d13dd81036d608e94bd27fc11c}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control5\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads system clock gating control 5 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a6f2028a85718303ecee8e87827aaa52a}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control5\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into system clock gating control 5 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aeb580de818845bc6963fbd7d9b787001}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control6\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads system clock gating control 6 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa780aa12968b4839f56a8e3012e6f4e7}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control6\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into system clock gating control 6 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a1f9a19150378b4a21823af6ff4cbe0d2}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control7\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads system clock gating control 7 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_adc351f4b97a8f1ff027ee7e7ab2a8af7}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control7\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into system clock gating control 7 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a5f55eee47a683554b521234b5e0f843d}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock1\+Output\+Divider}(Peripheral\+Base,  Divider)
\begin{DoxyCompactList}\small\item\em Sets clock 1 output divider Value. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ad00d1b70e38c821d5461ecba69e651fe}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock4\+Output\+Divider}(Peripheral\+Base,  Divider)
\begin{DoxyCompactList}\small\item\em Sets clock 4 output divider Value. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a37056e6fb937051c59d2548c0fd52e7f}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Clock5\+Output\+Divider}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables the clock 5 output divider control. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aad37e1e6a9eca8064f25bdd182476a45}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock5\+Output\+Divider}(Peripheral\+Base,  Divider)
\begin{DoxyCompactList}\small\item\em Sets clock 5 output divider Value. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a7bf39dfdae71476ba7660822ead0c507}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider1\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads system clock divider 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a3295e988ce105646f13c37dd9f573074}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider1\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into system clock divider 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ad2f4f429469e8a3e117367cc70227316}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Program\+Flash\+Size}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the amount of program flash memory available on the device. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a0bac9b70ff5e09740e4f563c4a1563c2}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Memory\+In\+Doze\+Mode}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables the flash memory for the duration of doze mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a21dc352e19fca2af94126df56316017d}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Memory\+Access}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables/disables the flash memory access. When flash accesses are disabled, the flash memory is placed in a low power state. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a9dde6d0d627dd09d450e43080e33c425}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Flash\+Configuration1\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads flash configuration 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_af34e63bca6285b71283bb5ced512b8fc}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Flash\+Configuration1\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into flash configuration 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a2e3b07dcee8f78774143a268272442c4}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+First\+Invalid\+Address\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the first invalid address value of program flash. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_acf0251eb676cd77ecebe6bdecd2c8a57}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Flash\+Configuration2\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads flash configuration 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a50585658d4772650fe403ef3b95fa2bb}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Mid\+High\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads unique identification mid-\/high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a5e539baaf2b29fa4d230759765153ca9}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Mid\+Low\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads unique identification mid-\/low register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_acba8d4edf37da3228ece8e1e1464c087}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Low\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads unique identification low register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aad8be5389690f9c227b99a145ccd28f6}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Watchdog\+Clockt\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the clock source of the watchdog. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a91a0ebe15b8ad432fe587a8819737149}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Watchdog\+Control\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads watchdog control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a93aa3139d29ebb11b46591d264db98de}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Watchdog\+Control\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into watchdog control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a16879b07a3ae4774c2b0905db7070847}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Controls whether the U\+SB voltage regulator is enabled. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aaa4c96a533399c095252dbfc837a9702}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Allows one usage of Enable\+Usb\+Voltage\+Regulator macro. After Enable\+Usb\+Voltage\+Regulator is used the Enable\+Write\+Usb\+Voltage\+Regulator is set do D\+I\+S\+A\+B\+LE state. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a26f9cd0b39d6499df089f6f8519fa255}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator\+In\+Stop}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Controls whether the U\+SB voltage regulator is placed in standby mode during Stop, V\+L\+PS, L\+LS and V\+L\+LS modes. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ad3a9be950e763ad8b0473549e30d61c1}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator\+In\+Stop}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Allows one usage of Enable\+Usb\+Voltage\+Regulator\+In\+Stop macro. After Enable\+Usb\+Voltage\+Regulator\+In\+Stop is used the Enable\+Usb\+Voltage\+Regulator\+In\+Stop is set do D\+I\+S\+A\+B\+LE state. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a7cf641c0ec7a1a08c670f6937f1d2daa}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator\+In\+V\+L\+PR}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Controls whether the U\+SB voltage regulator is placed in standby mode during V\+L\+PR and V\+L\+PW modes. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a74f5dcb52191ab63cae8cd2b06d0c55e}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator\+In\+V\+L\+PR}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Allows one usage of Enable\+Usb\+Voltage\+Regulator\+In\+V\+L\+PR macro. After Enable\+Usb\+Voltage\+Regulator\+In\+V\+L\+PR is used the Enable\+Usb\+Voltage\+Regulator\+In\+Stop is set do D\+I\+S\+A\+B\+LE state. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a4884c487d1c4d7681dc75800f82ca8f6}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+Clock\+Source\+Select}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the clock source for the U\+SB 48 M\+Hz clock. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa8cc30e7687bdd462017759768910c5d}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Pll\+Fll\+Clock\+Select}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the M\+C\+G\+P\+L\+L\+C\+LK or M\+C\+G\+F\+L\+L\+C\+LK clock for various peripheral clocking options. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_a70b3be9af4c3c3d5588abae088dc29d7}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Debug\+Trace\+Clock\+Select}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects the Core, system and platform clock or M\+C\+G\+O\+U\+T\+C\+LK as the trace clock source. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_adfbbfef63bd0fddd22946653730308a2}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D7\+Drive\+Strength}(Peripheral\+Base,  Strength)
\begin{DoxyCompactList}\small\item\em Controls the output drive strength of the P\+T\+D7 pin by selecting either one or two pads to drive it. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aaed0dcc9037fdebb60fef43da0243c00}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C\+\_\+\+C\+L\+K\+O\+U\+T\+Clock\+Select}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Selects either the R\+TC 1 Hz clock or the 32.\+768k\+Hz clock to be output on the R\+T\+C\+\_\+\+C\+L\+K\+O\+UT pin. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ad4089d0987d1754b072944fd82f0aa55}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock2\+Output\+Divider}(Peripheral\+Base,  Divider)
\begin{DoxyCompactList}\small\item\em Sets clock 2 output divider Value. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_ac72a6d56d1891cc3672e1e45752bda63}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+U\+S\+B\+Clock\+Divider\+Divisor}(Peripheral\+Base,  Divider)
\begin{DoxyCompactList}\small\item\em Sets the divide value for the \char`\"{}\+U\+S\+B fractional clock divider\char`\"{} of the P\+L\+L/\+F\+LL clock (defined by the \char`\"{}\+U\+S\+B\+Clock\+Source\+Select\char`\"{}). \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_af968176d91f6d3bbff3bf2c11bc1d45c}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+U\+S\+B\+Clock\+Divider\+Fraction}(Peripheral\+Base,  Fraction)
\begin{DoxyCompactList}\small\item\em Sets the fraction value for the \char`\"{}\+U\+S\+B fractional clock divider\char`\"{} of the P\+L\+L/\+F\+LL clock (defined by the \char`\"{}\+U\+S\+B\+Clock\+Source\+Select\char`\"{}). \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_af898d7bde03595e0db038dcc68cfc6c8}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider2\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads system clock divider 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_s_i_m___p_d_d_8h_aa7188b16411e237cd514490f2b0e17ec}{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider2\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes new value specified by the Value parameter into system clock divider 2 register. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_afb366d174ef72566dc6184b076bdd8b4}\label{_s_i_m___p_d_d_8h_afb366d174ef72566dc6184b076bdd8b4}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+5@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+5}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+5@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+5}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+5}{SIM\_PDD\_ADC0\_ALT\_CLK\_CORE\_CLK\_DIV\_5}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+5~0U}

Core frequency divided by 5 (O\+U\+T\+D\+I\+V5) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aab4e677233c85e92816dc44b7c7971d8}\label{_s_i_m___p_d_d_8h_aab4e677233c85e92816dc44b7c7971d8}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}{SIM\_PDD\_ADC0\_ALT\_CLK\_INTERNAL\_REFERENCE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE~0x1000000U}

Internal reference clock (M\+C\+G\+I\+R\+C\+LK) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a1f89190975c0b7db5abac20f2e52399f}\label{_s_i_m___p_d_d_8h_a1f89190975c0b7db5abac20f2e52399f}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}{SIM\_PDD\_ADC0\_ALT\_CLK\_SYSTEM\_OSCILLATOR}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR~0x2000000U}

System oscillator clock (O\+S\+C\+E\+R\+C\+LK) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a811dd9dc9d649de383d243f88af6c1ca}\label{_s_i_m___p_d_d_8h_a811dd9dc9d649de383d243f88af6c1ca}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+A@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+A}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+A@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+A}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+A}{SIM\_PDD\_ADC0\_PRE\_TRIGGER\_A}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+A~0U}

Pre-\/trigger A \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa7044054aa547dfb032c191850f44a4f}\label{_s_i_m___p_d_d_8h_aa7044054aa547dfb032c191850f44a4f}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+B@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+B}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+B@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+B}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+B}{SIM\_PDD\_ADC0\_PRE\_TRIGGER\_B}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+B~0x10U}

Pre-\/trigger B \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a77573c6a1d94bad29ecb3797cfc654b2}\label{_s_i_m___p_d_d_8h_a77573c6a1d94bad29ecb3797cfc654b2}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_ADC0\_TRIGGER\_CMP0\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT~0x1U}

H\+S\+C\+M\+P0 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a3ae2d7a5306e2dfdcc4a1e274be258dc}\label{_s_i_m___p_d_d_8h_a3ae2d7a5306e2dfdcc4a1e274be258dc}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_ADC0\_TRIGGER\_CMP1\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT~0x2U}

H\+S\+C\+M\+P1 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a9bb030c936ebce81df3aad9850c9620b}\label{_s_i_m___p_d_d_8h_a9bb030c936ebce81df3aad9850c9620b}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+P\+IN}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+P\+IN}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+P\+IN}{SIM\_PDD\_ADC0\_TRIGGER\_EXTERNAL\_PIN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+P\+IN~0U}

External trigger pin input (P\+D\+B0\+\_\+\+E\+X\+T\+RG) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2ee3055dd08843f36549341ac9bf689e}\label{_s_i_m___p_d_d_8h_a2ee3055dd08843f36549341ac9bf689e}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M0\+\_\+\+O\+V\+E\+R\+F\+L\+OW@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M0\+\_\+\+O\+V\+E\+R\+F\+L\+OW}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M0\+\_\+\+O\+V\+E\+R\+F\+L\+OW@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M0\+\_\+\+O\+V\+E\+R\+F\+L\+OW}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M0\+\_\+\+O\+V\+E\+R\+F\+L\+OW}{SIM\_PDD\_ADC0\_TRIGGER\_FTM0\_OVERFLOW}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M0\+\_\+\+O\+V\+E\+R\+F\+L\+OW~0x8U}

F\+T\+M0 overflow \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a76028cca23b156b177e7f9ffa6f70ecb}\label{_s_i_m___p_d_d_8h_a76028cca23b156b177e7f9ffa6f70ecb}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M1\+\_\+\+O\+V\+E\+R\+F\+L\+OW@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M1\+\_\+\+O\+V\+E\+R\+F\+L\+OW}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M1\+\_\+\+O\+V\+E\+R\+F\+L\+OW@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M1\+\_\+\+O\+V\+E\+R\+F\+L\+OW}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M1\+\_\+\+O\+V\+E\+R\+F\+L\+OW}{SIM\_PDD\_ADC0\_TRIGGER\_FTM1\_OVERFLOW}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M1\+\_\+\+O\+V\+E\+R\+F\+L\+OW~0x9U}

F\+T\+M1 overflow \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a881ea3d1aeb79a6f80070dfcbbe09bd3}\label{_s_i_m___p_d_d_8h_a881ea3d1aeb79a6f80070dfcbbe09bd3}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M2\+\_\+\+O\+V\+E\+R\+F\+L\+OW@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M2\+\_\+\+O\+V\+E\+R\+F\+L\+OW}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M2\+\_\+\+O\+V\+E\+R\+F\+L\+OW@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M2\+\_\+\+O\+V\+E\+R\+F\+L\+OW}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M2\+\_\+\+O\+V\+E\+R\+F\+L\+OW}{SIM\_PDD\_ADC0\_TRIGGER\_FTM2\_OVERFLOW}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M2\+\_\+\+O\+V\+E\+R\+F\+L\+OW~0x\+AU}

F\+T\+M2 overflow \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a6d519654601c21f18ef1bb8f7df73b64}\label{_s_i_m___p_d_d_8h_a6d519654601c21f18ef1bb8f7df73b64}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+T\+I\+M\+E\+R0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+T\+I\+M\+E\+R0}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+T\+I\+M\+E\+R0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+T\+I\+M\+E\+R0}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+T\+I\+M\+E\+R0}{SIM\_PDD\_ADC0\_TRIGGER\_LOW\_POWER\_TIMER0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+T\+I\+M\+E\+R0~0x\+EU}

L\+P\+T\+M\+R0 trigger \mbox{\Hypertarget{_s_i_m___p_d_d_8h_af4ed0c282137713884227d8a74414ef1}\label{_s_i_m___p_d_d_8h_af4ed0c282137713884227d8a74414ef1}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L0}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L0}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L0}{SIM\_PDD\_ADC0\_TRIGGER\_PIT\_CHANNEL0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L0~0x4U}

P\+IT channel 0 trigger \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a29a77e2c65c1f2af7436c1f1deeab5e8}\label{_s_i_m___p_d_d_8h_a29a77e2c65c1f2af7436c1f1deeab5e8}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L1}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L1}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L1}{SIM\_PDD\_ADC0\_TRIGGER\_PIT\_CHANNEL1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L1~0x5U}

P\+IT channel 1 trigger \mbox{\Hypertarget{_s_i_m___p_d_d_8h_adf9f4a4779f4043c6f1271ba504c2acf}\label{_s_i_m___p_d_d_8h_adf9f4a4779f4043c6f1271ba504c2acf}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L2@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L2}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L2@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L2}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L2}{SIM\_PDD\_ADC0\_TRIGGER\_PIT\_CHANNEL2}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L2~0x6U}

P\+IT channel 2 trigger \mbox{\Hypertarget{_s_i_m___p_d_d_8h_afa8f2cb40785f15462ad47ecb0d25112}\label{_s_i_m___p_d_d_8h_afa8f2cb40785f15462ad47ecb0d25112}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L3@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L3}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L3@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L3}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L3}{SIM\_PDD\_ADC0\_TRIGGER\_PIT\_CHANNEL3}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+P\+I\+T\+\_\+\+C\+H\+A\+N\+N\+E\+L3~0x7U}

P\+IT channel 3 trigger \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a062d942b83d67a19feaffd3c219b4678}\label{_s_i_m___p_d_d_8h_a062d942b83d67a19feaffd3c219b4678}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+T\+C\+\_\+\+A\+L\+A\+RM@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+T\+C\+\_\+\+A\+L\+A\+RM}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+T\+C\+\_\+\+A\+L\+A\+RM@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+T\+C\+\_\+\+A\+L\+A\+RM}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+T\+C\+\_\+\+A\+L\+A\+RM}{SIM\_PDD\_ADC0\_TRIGGER\_RTC\_ALARM}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+T\+C\+\_\+\+A\+L\+A\+RM~0x\+CU}

R\+TC alarm \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a12e238e0ef5ab9b6d8ea59fd8bbe95ea}\label{_s_i_m___p_d_d_8h_a12e238e0ef5ab9b6d8ea59fd8bbe95ea}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+T\+C\+\_\+\+S\+E\+C\+O\+N\+DS@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+T\+C\+\_\+\+S\+E\+C\+O\+N\+DS}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+T\+C\+\_\+\+S\+E\+C\+O\+N\+DS@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+T\+C\+\_\+\+S\+E\+C\+O\+N\+DS}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+T\+C\+\_\+\+S\+E\+C\+O\+N\+DS}{SIM\_PDD\_ADC0\_TRIGGER\_RTC\_SECONDS}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C0\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+R\+T\+C\+\_\+\+S\+E\+C\+O\+N\+DS~0x\+DU}

R\+TC seconds \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a33b2d3ec4b31828ff2348fe3e4ab54ef}\label{_s_i_m___p_d_d_8h_a33b2d3ec4b31828ff2348fe3e4ab54ef}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+5@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+5}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+5@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+5}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+5}{SIM\_PDD\_ADC1\_ALT\_CLK\_CORE\_CLK\_DIV\_5}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+5~0U}

Core frequency divided by 5 (O\+U\+T\+D\+I\+V5) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a384cca8a854ba8b9c10572b1a691d790}\label{_s_i_m___p_d_d_8h_a384cca8a854ba8b9c10572b1a691d790}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}{SIM\_PDD\_ADC1\_ALT\_CLK\_INTERNAL\_REFERENCE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE~0x4000000U}

Internal reference clock (M\+C\+G\+I\+R\+C\+LK) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_adc915f62d015db48278d5002f79a19c1}\label{_s_i_m___p_d_d_8h_adc915f62d015db48278d5002f79a19c1}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}{SIM\_PDD\_ADC1\_ALT\_CLK\_SYSTEM\_OSCILLATOR}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR~0x8000000U}

System oscillator clock (O\+S\+C\+E\+R\+C\+LK) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa68652cdabd30f7e5b66e456591e1262}\label{_s_i_m___p_d_d_8h_aa68652cdabd30f7e5b66e456591e1262}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+A@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+A}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+A@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+A}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+A}{SIM\_PDD\_ADC1\_PRE\_TRIGGER\_A}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+A~0U}

Pre-\/trigger A \mbox{\Hypertarget{_s_i_m___p_d_d_8h_acd0242bb858f68be5fc2670257b7e341}\label{_s_i_m___p_d_d_8h_acd0242bb858f68be5fc2670257b7e341}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+B@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+B}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+B@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+B}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+B}{SIM\_PDD\_ADC1\_PRE\_TRIGGER\_B}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+P\+R\+E\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+B~0x1000U}

Pre-\/trigger B \mbox{\Hypertarget{_s_i_m___p_d_d_8h_add8d7bcf16df9323a19392e121771c26}\label{_s_i_m___p_d_d_8h_add8d7bcf16df9323a19392e121771c26}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_ADC1\_TRIGGER\_CMP0\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT~0x100U}

H\+S\+C\+M\+P0 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a55ccc6eec4d0b40238b1fc3276ab7305}\label{_s_i_m___p_d_d_8h_a55ccc6eec4d0b40238b1fc3276ab7305}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_ADC1\_TRIGGER\_CMP1\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT~0x200U}

H\+S\+C\+M\+P1 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a32c87c400ea4a239efcec221370ca30a}\label{_s_i_m___p_d_d_8h_a32c87c400ea4a239efcec221370ca30a}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L0\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L0\+\_\+\+C\+O\+M\+P\+L\+E\+TE}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L0\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L0\+\_\+\+C\+O\+M\+P\+L\+E\+TE}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L0\+\_\+\+C\+O\+M\+P\+L\+E\+TE}{SIM\_PDD\_ADC1\_TRIGGER\_DMA\_CHANNEL0\_COMPLETE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L0\+\_\+\+C\+O\+M\+P\+L\+E\+TE~0x400U}

D\+MA channel 0 transfer last write complete \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a58830d3eb9501d6bb89be99356955454}\label{_s_i_m___p_d_d_8h_a58830d3eb9501d6bb89be99356955454}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L1\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L1\+\_\+\+C\+O\+M\+P\+L\+E\+TE}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L1\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L1\+\_\+\+C\+O\+M\+P\+L\+E\+TE}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L1\+\_\+\+C\+O\+M\+P\+L\+E\+TE}{SIM\_PDD\_ADC1\_TRIGGER\_DMA\_CHANNEL1\_COMPLETE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L1\+\_\+\+C\+O\+M\+P\+L\+E\+TE~0x500U}

D\+MA channel 1 transfer last write complete \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a9c7c90510d9fe62debbcbc30f528512d}\label{_s_i_m___p_d_d_8h_a9c7c90510d9fe62debbcbc30f528512d}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L2\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L2\+\_\+\+C\+O\+M\+P\+L\+E\+TE}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L2\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L2\+\_\+\+C\+O\+M\+P\+L\+E\+TE}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L2\+\_\+\+C\+O\+M\+P\+L\+E\+TE}{SIM\_PDD\_ADC1\_TRIGGER\_DMA\_CHANNEL2\_COMPLETE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L2\+\_\+\+C\+O\+M\+P\+L\+E\+TE~0x600U}

D\+MA channel 2 transfer last write complete \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa32195800738f511c2c38df1f767b53a}\label{_s_i_m___p_d_d_8h_aa32195800738f511c2c38df1f767b53a}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L3\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L3\+\_\+\+C\+O\+M\+P\+L\+E\+TE}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L3\+\_\+\+C\+O\+M\+P\+L\+E\+TE@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L3\+\_\+\+C\+O\+M\+P\+L\+E\+TE}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L3\+\_\+\+C\+O\+M\+P\+L\+E\+TE}{SIM\_PDD\_ADC1\_TRIGGER\_DMA\_CHANNEL3\_COMPLETE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L3\+\_\+\+C\+O\+M\+P\+L\+E\+TE~0x700U}

D\+MA channel 3 transfer last write complete \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a433f3be9ca5f1763a61f93c6c0e6e665}\label{_s_i_m___p_d_d_8h_a433f3be9ca5f1763a61f93c6c0e6e665}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+P\+IN}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+P\+IN}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+P\+IN}{SIM\_PDD\_ADC1\_TRIGGER\_EXTERNAL\_PIN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+P\+IN~0U}

External trigger pin input (P\+D\+B0\+\_\+\+E\+X\+T\+RG) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a677676e63c0593ffddb97771c96e747a}\label{_s_i_m___p_d_d_8h_a677676e63c0593ffddb97771c96e747a}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M0\+\_\+\+O\+V\+E\+R\+F\+L\+OW@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M0\+\_\+\+O\+V\+E\+R\+F\+L\+OW}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M0\+\_\+\+O\+V\+E\+R\+F\+L\+OW@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M0\+\_\+\+O\+V\+E\+R\+F\+L\+OW}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M0\+\_\+\+O\+V\+E\+R\+F\+L\+OW}{SIM\_PDD\_ADC1\_TRIGGER\_FTM0\_OVERFLOW}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M0\+\_\+\+O\+V\+E\+R\+F\+L\+OW~0x800U}

F\+T\+M0 overflow \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aef7b82ef1c2068624fe3647d1217c736}\label{_s_i_m___p_d_d_8h_aef7b82ef1c2068624fe3647d1217c736}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M1\+\_\+\+O\+V\+E\+R\+F\+L\+OW@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M1\+\_\+\+O\+V\+E\+R\+F\+L\+OW}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M1\+\_\+\+O\+V\+E\+R\+F\+L\+OW@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M1\+\_\+\+O\+V\+E\+R\+F\+L\+OW}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M1\+\_\+\+O\+V\+E\+R\+F\+L\+OW}{SIM\_PDD\_ADC1\_TRIGGER\_FTM1\_OVERFLOW}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M1\+\_\+\+O\+V\+E\+R\+F\+L\+OW~0x900U}

F\+T\+M1 overflow \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a0765ca46e20c8550c7b7c80cd28ecb91}\label{_s_i_m___p_d_d_8h_a0765ca46e20c8550c7b7c80cd28ecb91}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M2\+\_\+\+O\+V\+E\+R\+F\+L\+OW@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M2\+\_\+\+O\+V\+E\+R\+F\+L\+OW}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M2\+\_\+\+O\+V\+E\+R\+F\+L\+OW@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M2\+\_\+\+O\+V\+E\+R\+F\+L\+OW}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M2\+\_\+\+O\+V\+E\+R\+F\+L\+OW}{SIM\_PDD\_ADC1\_TRIGGER\_FTM2\_OVERFLOW}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+F\+T\+M2\+\_\+\+O\+V\+E\+R\+F\+L\+OW~0x\+A00U}

F\+T\+M2 overflow \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aba45aa23f2e53daa2ec3743baf780ea9}\label{_s_i_m___p_d_d_8h_aba45aa23f2e53daa2ec3743baf780ea9}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+T\+I\+M\+E\+R0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+T\+I\+M\+E\+R0}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+T\+I\+M\+E\+R0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+T\+I\+M\+E\+R0}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+T\+I\+M\+E\+R0}{SIM\_PDD\_ADC1\_TRIGGER\_LOW\_POWER\_TIMER0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+A\+D\+C1\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+T\+I\+M\+E\+R0~0x\+E00U}

L\+P\+T\+M\+R0 trigger \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a3834f65f59a4e07e2e7850ace0c860d9}\label{_s_i_m___p_d_d_8h_a3834f65f59a4e07e2e7850ace0c860d9}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}{SIM\_PDD\_CLK\_OUT1\_DIVIDER\_1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1~0U}

Divide by 1 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a829ea2cb88fdb338c1cd525046daf83d}\label{_s_i_m___p_d_d_8h_a829ea2cb88fdb338c1cd525046daf83d}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10}{SIM\_PDD\_CLK\_OUT1\_DIVIDER\_10}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10~0x9U}

Divide by 10 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a4c10e99bf0b6c12588967a9174666c4f}\label{_s_i_m___p_d_d_8h_a4c10e99bf0b6c12588967a9174666c4f}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11}{SIM\_PDD\_CLK\_OUT1\_DIVIDER\_11}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11~0x\+AU}

Divide by 11 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a64761cdc2d50c6d1948942dc358db0e3}\label{_s_i_m___p_d_d_8h_a64761cdc2d50c6d1948942dc358db0e3}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12}{SIM\_PDD\_CLK\_OUT1\_DIVIDER\_12}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12~0x\+BU}

Divide by 12 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a01f8bed295a3d834271e9d1a43f7de17}\label{_s_i_m___p_d_d_8h_a01f8bed295a3d834271e9d1a43f7de17}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13}{SIM\_PDD\_CLK\_OUT1\_DIVIDER\_13}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13~0x\+CU}

Divide by 13 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a38c8d1c26dbe77e0117a157389643951}\label{_s_i_m___p_d_d_8h_a38c8d1c26dbe77e0117a157389643951}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14}{SIM\_PDD\_CLK\_OUT1\_DIVIDER\_14}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14~0x\+DU}

Divide by 14 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ac51290d94dd93dc87f4507de3cb28b3a}\label{_s_i_m___p_d_d_8h_ac51290d94dd93dc87f4507de3cb28b3a}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15}{SIM\_PDD\_CLK\_OUT1\_DIVIDER\_15}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15~0x\+EU}

Divide by 15 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a68a6c2ca9b3cb9e234c45955ce2fc403}\label{_s_i_m___p_d_d_8h_a68a6c2ca9b3cb9e234c45955ce2fc403}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16}{SIM\_PDD\_CLK\_OUT1\_DIVIDER\_16}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16~0x\+FU}

Divide by 16 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a0a65fcec1f3267a75d2d613804073d7b}\label{_s_i_m___p_d_d_8h_a0a65fcec1f3267a75d2d613804073d7b}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}{SIM\_PDD\_CLK\_OUT1\_DIVIDER\_2}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2~0x1U}

Divide by 2 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ad18195e3edcd65e761678c55f42a23d7}\label{_s_i_m___p_d_d_8h_ad18195e3edcd65e761678c55f42a23d7}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3}{SIM\_PDD\_CLK\_OUT1\_DIVIDER\_3}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3~0x2U}

Divide by 3 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a9bc08e56db24074c32969557fa588fad}\label{_s_i_m___p_d_d_8h_a9bc08e56db24074c32969557fa588fad}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}{SIM\_PDD\_CLK\_OUT1\_DIVIDER\_4}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4~0x3U}

Divide by 4 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a5a88e6e65ffc257e96797af741eca4ef}\label{_s_i_m___p_d_d_8h_a5a88e6e65ffc257e96797af741eca4ef}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5}{SIM\_PDD\_CLK\_OUT1\_DIVIDER\_5}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5~0x4U}

Divide by 5 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a7449613855f963a4b3c539f2fc0ef186}\label{_s_i_m___p_d_d_8h_a7449613855f963a4b3c539f2fc0ef186}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6}{SIM\_PDD\_CLK\_OUT1\_DIVIDER\_6}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6~0x5U}

Divide by 6 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2e3a6c8930febce546c57784e5dd54f3}\label{_s_i_m___p_d_d_8h_a2e3a6c8930febce546c57784e5dd54f3}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7}{SIM\_PDD\_CLK\_OUT1\_DIVIDER\_7}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7~0x6U}

Divide by 7 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a7e58204a2facc42e32eea9664f403eca}\label{_s_i_m___p_d_d_8h_a7e58204a2facc42e32eea9664f403eca}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}{SIM\_PDD\_CLK\_OUT1\_DIVIDER\_8}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8~0x7U}

Divide by 8 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a0f9e9a34537bc4eaba5a3a7adf815bdd}\label{_s_i_m___p_d_d_8h_a0f9e9a34537bc4eaba5a3a7adf815bdd}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9}{SIM\_PDD\_CLK\_OUT1\_DIVIDER\_9}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T1\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9~0x8U}

Divide by 9 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2617353dcabcc5cd537b8b5a7d7014b9}\label{_s_i_m___p_d_d_8h_a2617353dcabcc5cd537b8b5a7d7014b9}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}{SIM\_PDD\_CLK\_OUT2\_DIVIDER\_1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1~0U}

Divide by 1 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a88d467c300bd90cb22e24486cc0bf1ab}\label{_s_i_m___p_d_d_8h_a88d467c300bd90cb22e24486cc0bf1ab}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10}{SIM\_PDD\_CLK\_OUT2\_DIVIDER\_10}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10~0x9U}

Divide by 10 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a097b991a66b46cd750aa5d0169037ee6}\label{_s_i_m___p_d_d_8h_a097b991a66b46cd750aa5d0169037ee6}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11}{SIM\_PDD\_CLK\_OUT2\_DIVIDER\_11}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11~0x\+AU}

Divide by 11 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_af169977f6197a86ac07d1a9a8299b4c8}\label{_s_i_m___p_d_d_8h_af169977f6197a86ac07d1a9a8299b4c8}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12}{SIM\_PDD\_CLK\_OUT2\_DIVIDER\_12}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12~0x\+BU}

Divide by 12 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ab6f05a37a4458a3592e797ad166625f5}\label{_s_i_m___p_d_d_8h_ab6f05a37a4458a3592e797ad166625f5}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13}{SIM\_PDD\_CLK\_OUT2\_DIVIDER\_13}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13~0x\+CU}

Divide by 13 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa842e041fbca09e95eded33e873beb18}\label{_s_i_m___p_d_d_8h_aa842e041fbca09e95eded33e873beb18}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14}{SIM\_PDD\_CLK\_OUT2\_DIVIDER\_14}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14~0x\+DU}

Divide by 14 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a1a283478fd284a775135cef9b375b021}\label{_s_i_m___p_d_d_8h_a1a283478fd284a775135cef9b375b021}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15}{SIM\_PDD\_CLK\_OUT2\_DIVIDER\_15}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15~0x\+EU}

Divide by 15 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a494b936fdb9cc47bde0de163b4a71be9}\label{_s_i_m___p_d_d_8h_a494b936fdb9cc47bde0de163b4a71be9}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16}{SIM\_PDD\_CLK\_OUT2\_DIVIDER\_16}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16~0x\+FU}

Divide by 16 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a80a1d3ffc3e3bb872adf8a50789a9f13}\label{_s_i_m___p_d_d_8h_a80a1d3ffc3e3bb872adf8a50789a9f13}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}{SIM\_PDD\_CLK\_OUT2\_DIVIDER\_2}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2~0x1U}

Divide by 2 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2ae0070e3e444ca0216768edb233ad79}\label{_s_i_m___p_d_d_8h_a2ae0070e3e444ca0216768edb233ad79}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3}{SIM\_PDD\_CLK\_OUT2\_DIVIDER\_3}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3~0x2U}

Divide by 3 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2868b5c22d2e4da64711495ed8b21806}\label{_s_i_m___p_d_d_8h_a2868b5c22d2e4da64711495ed8b21806}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}{SIM\_PDD\_CLK\_OUT2\_DIVIDER\_4}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4~0x3U}

Divide by 4 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa4c013f2a2500d5c1f20630986c9881e}\label{_s_i_m___p_d_d_8h_aa4c013f2a2500d5c1f20630986c9881e}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5}{SIM\_PDD\_CLK\_OUT2\_DIVIDER\_5}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5~0x4U}

Divide by 5 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa3f3f70ba4648e0ce94fb8f4cc3e4bd5}\label{_s_i_m___p_d_d_8h_aa3f3f70ba4648e0ce94fb8f4cc3e4bd5}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6}{SIM\_PDD\_CLK\_OUT2\_DIVIDER\_6}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6~0x5U}

Divide by 6 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ac003ac4c5d7331bd4844c82605e9eb91}\label{_s_i_m___p_d_d_8h_ac003ac4c5d7331bd4844c82605e9eb91}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7}{SIM\_PDD\_CLK\_OUT2\_DIVIDER\_7}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7~0x6U}

Divide by 7 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_af6f7de6aba2c8ca6843306a33217de29}\label{_s_i_m___p_d_d_8h_af6f7de6aba2c8ca6843306a33217de29}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}{SIM\_PDD\_CLK\_OUT2\_DIVIDER\_8}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8~0x7U}

Divide by 8 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a78c998400701ad46d633b9fe7f356e53}\label{_s_i_m___p_d_d_8h_a78c998400701ad46d633b9fe7f356e53}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9}{SIM\_PDD\_CLK\_OUT2\_DIVIDER\_9}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T2\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9~0x8U}

Divide by 9 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_acbf143f1ee48d94eef455b878d72b434}\label{_s_i_m___p_d_d_8h_acbf143f1ee48d94eef455b878d72b434}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}{SIM\_PDD\_CLK\_OUT4\_DIVIDER\_1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1~0U}

Divide by 1 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a0547aedbc015215ad93b265eb96b0fb5}\label{_s_i_m___p_d_d_8h_a0547aedbc015215ad93b265eb96b0fb5}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10}{SIM\_PDD\_CLK\_OUT4\_DIVIDER\_10}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+10~0x9U}

Divide by 10 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ac5e4e3dff5c1303c711459f7298c1061}\label{_s_i_m___p_d_d_8h_ac5e4e3dff5c1303c711459f7298c1061}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11}{SIM\_PDD\_CLK\_OUT4\_DIVIDER\_11}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+11~0x\+AU}

Divide by 11 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a59850496ae3c6381d1a4844888c97216}\label{_s_i_m___p_d_d_8h_a59850496ae3c6381d1a4844888c97216}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12}{SIM\_PDD\_CLK\_OUT4\_DIVIDER\_12}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+12~0x\+BU}

Divide by 12 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a7a568abad7f32e26fe6d267cbcfa8cd9}\label{_s_i_m___p_d_d_8h_a7a568abad7f32e26fe6d267cbcfa8cd9}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13}{SIM\_PDD\_CLK\_OUT4\_DIVIDER\_13}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+13~0x\+CU}

Divide by 13 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aee48ab193bc7f7cce1d0a077e6d2e011}\label{_s_i_m___p_d_d_8h_aee48ab193bc7f7cce1d0a077e6d2e011}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14}{SIM\_PDD\_CLK\_OUT4\_DIVIDER\_14}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+14~0x\+DU}

Divide by 14 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ab8079b969d5dc668e3613cecc3b96b4d}\label{_s_i_m___p_d_d_8h_ab8079b969d5dc668e3613cecc3b96b4d}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15}{SIM\_PDD\_CLK\_OUT4\_DIVIDER\_15}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+15~0x\+EU}

Divide by 15 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a1bf4412e5477586d7ff4065bf68cedfa}\label{_s_i_m___p_d_d_8h_a1bf4412e5477586d7ff4065bf68cedfa}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16}{SIM\_PDD\_CLK\_OUT4\_DIVIDER\_16}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16~0x\+FU}

Divide by 16 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a7bc696f537eba8f6219e45b3b50ab36e}\label{_s_i_m___p_d_d_8h_a7bc696f537eba8f6219e45b3b50ab36e}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}{SIM\_PDD\_CLK\_OUT4\_DIVIDER\_2}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2~0x1U}

Divide by 2 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_adf1481fcc80b9cd466cffea1e28029f3}\label{_s_i_m___p_d_d_8h_adf1481fcc80b9cd466cffea1e28029f3}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3}{SIM\_PDD\_CLK\_OUT4\_DIVIDER\_3}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3~0x2U}

Divide by 3 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a605695adc9b368f0da82761f11ec128b}\label{_s_i_m___p_d_d_8h_a605695adc9b368f0da82761f11ec128b}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}{SIM\_PDD\_CLK\_OUT4\_DIVIDER\_4}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4~0x3U}

Divide by 4 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa19699d9edc0b001fb5ea565f88088bd}\label{_s_i_m___p_d_d_8h_aa19699d9edc0b001fb5ea565f88088bd}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5}{SIM\_PDD\_CLK\_OUT4\_DIVIDER\_5}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5~0x4U}

Divide by 5 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aee1f0f4be3f4d13024ce5191edfda554}\label{_s_i_m___p_d_d_8h_aee1f0f4be3f4d13024ce5191edfda554}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6}{SIM\_PDD\_CLK\_OUT4\_DIVIDER\_6}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6~0x5U}

Divide by 6 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a591d229050708ae464ac18e158417c0a}\label{_s_i_m___p_d_d_8h_a591d229050708ae464ac18e158417c0a}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7}{SIM\_PDD\_CLK\_OUT4\_DIVIDER\_7}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7~0x6U}

Divide by 7 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a25f7dca95fda247c56e0d2afb04a686a}\label{_s_i_m___p_d_d_8h_a25f7dca95fda247c56e0d2afb04a686a}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}{SIM\_PDD\_CLK\_OUT4\_DIVIDER\_8}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8~0x7U}

Divide by 8 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a7fe9e32700ebf01c5daf04a8c2484f63}\label{_s_i_m___p_d_d_8h_a7fe9e32700ebf01c5daf04a8c2484f63}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9}{SIM\_PDD\_CLK\_OUT4\_DIVIDER\_9}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T4\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+9~0x8U}

Divide by 9 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aaf035d9e4a7a777aaecd10337d1928eb}\label{_s_i_m___p_d_d_8h_aaf035d9e4a7a777aaecd10337d1928eb}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}{SIM\_PDD\_CLK\_OUT5\_DIVIDER\_1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1~0U}

Divide by 1 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa922e2527e1b39f468345b884149a2a3}\label{_s_i_m___p_d_d_8h_aa922e2527e1b39f468345b884149a2a3}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}{SIM\_PDD\_CLK\_OUT5\_DIVIDER\_2}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2~0x1U}

Divide by 2 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ad3feb9d95d7a519f065e0d8a524858d9}\label{_s_i_m___p_d_d_8h_ad3feb9d95d7a519f065e0d8a524858d9}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3}{SIM\_PDD\_CLK\_OUT5\_DIVIDER\_3}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+3~0x2U}

Divide by 3 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a703546de403d86bff508ecb6ae010f68}\label{_s_i_m___p_d_d_8h_a703546de403d86bff508ecb6ae010f68}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}{SIM\_PDD\_CLK\_OUT5\_DIVIDER\_4}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4~0x3U}

Divide by 4 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a8f862f5b7a4dde29f97350ae6b9164cb}\label{_s_i_m___p_d_d_8h_a8f862f5b7a4dde29f97350ae6b9164cb}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5}{SIM\_PDD\_CLK\_OUT5\_DIVIDER\_5}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+5~0x4U}

Divide by 5 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a7c28e7f39fd2b3d42be6f57fef75c0c0}\label{_s_i_m___p_d_d_8h_a7c28e7f39fd2b3d42be6f57fef75c0c0}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6}{SIM\_PDD\_CLK\_OUT5\_DIVIDER\_6}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+6~0x5U}

Divide by 6 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2bc593e33e68d91a333bd165fb4421aa}\label{_s_i_m___p_d_d_8h_a2bc593e33e68d91a333bd165fb4421aa}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7}{SIM\_PDD\_CLK\_OUT5\_DIVIDER\_7}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+7~0x6U}

Divide by 7 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a287c043bd3186e55600451c72f6e4532}\label{_s_i_m___p_d_d_8h_a287c043bd3186e55600451c72f6e4532}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}{SIM\_PDD\_CLK\_OUT5\_DIVIDER\_8}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+\_\+\+O\+U\+T5\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8~0x7U}

Divide by 8 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_afae9d9b70c8c037f9871fbd2aad664ab}\label{_s_i_m___p_d_d_8h_afae9d9b70c8c037f9871fbd2aad664ab}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK}{SIM\_PDD\_CLKOUT\_BUS\_CLOCK}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+B\+U\+S\+\_\+\+C\+L\+O\+CK~0x40U}

Bus clock \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ade19ed2bf15d349aa04debb2eab2931c}\label{_s_i_m___p_d_d_8h_ade19ed2bf15d349aa04debb2eab2931c}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}{SIM\_PDD\_CLKOUT\_INTERNAL\_REFERENCE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE~0x80U}

Internal reference clock (M\+C\+G\+I\+R\+C\+LK) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a4e2cf4570e9c2bd59b72b9f2b77c1235}\label{_s_i_m___p_d_d_8h_a4e2cf4570e9c2bd59b72b9f2b77c1235}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}{SIM\_PDD\_CLKOUT\_LOW\_POWER\_OSCILLATOR}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR~0x60U}

Low power oscillator 1k\+Hz (L\+PO) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ac238e3564fac9d822e5410690b624f34}\label{_s_i_m___p_d_d_8h_ac238e3564fac9d822e5410690b624f34}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}{SIM\_PDD\_CLKOUT\_SYSTEM\_OSCILLATOR}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+K\+O\+U\+T\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR~0x\+C0U}

System oscillator clock (O\+S\+C\+E\+R\+C\+LK) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a7f44b9a1e49093f3bbe889d31c7e8ca4}\label{_s_i_m___p_d_d_8h_a7f44b9a1e49093f3bbe889d31c7e8ca4}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+C\+M\+P0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+C\+M\+P0}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+C\+M\+P0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+C\+M\+P0}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+C\+M\+P0}{SIM\_PDD\_CLOCK\_GATE\_ACMP0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+C\+M\+P0~0x1\+EU}

Clock gate identifier for Analog comparator (A\+C\+M\+P0) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aec0571f2d216595922b2dee66d3dc432}\label{_s_i_m___p_d_d_8h_aec0571f2d216595922b2dee66d3dc432}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+C\+M\+P1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+C\+M\+P1}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+C\+M\+P1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+C\+M\+P1}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+C\+M\+P1}{SIM\_PDD\_CLOCK\_GATE\_ACMP1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+C\+M\+P1~0x1\+FU}

Clock gate identifier for Analog comparator (A\+C\+M\+P1) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a49e76386c189c61eac3fd4a161f63c45}\label{_s_i_m___p_d_d_8h_a49e76386c189c61eac3fd4a161f63c45}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+DC@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+DC}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+DC@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+DC}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+DC}{SIM\_PDD\_CLOCK\_GATE\_ADC}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+A\+DC~0x1\+DU}

Clock gate identifier for Analog-\/to-\/digital converter (A\+DC) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a9e6e455ef7a02aff534018a5c46927f5}\label{_s_i_m___p_d_d_8h_a9e6e455ef7a02aff534018a5c46927f5}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+C\+RC@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+C\+RC}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+C\+RC@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+C\+RC}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+C\+RC}{SIM\_PDD\_CLOCK\_GATE\_CRC}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+C\+RC~0x\+AU}

Clock gate identifier for C\+RC \mbox{\Hypertarget{_s_i_m___p_d_d_8h_abbd432a45c4d689d87fff2b0613d70ea}\label{_s_i_m___p_d_d_8h_abbd432a45c4d689d87fff2b0613d70ea}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M0}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M0}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M0}{SIM\_PDD\_CLOCK\_GATE\_FTM0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M0~0x5U}

Clock gate identifier for Flex\+Timer (F\+TM) 0 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a56759e979f1baf8fd7d2a1bbd0818473}\label{_s_i_m___p_d_d_8h_a56759e979f1baf8fd7d2a1bbd0818473}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M1}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M1}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M1}{SIM\_PDD\_CLOCK\_GATE\_FTM1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M1~0x6U}

Clock gate identifier for Flex\+Timer (F\+TM) 1 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a3cc2bd10a6c1376f135334d95666ba76}\label{_s_i_m___p_d_d_8h_a3cc2bd10a6c1376f135334d95666ba76}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M2@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M2}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M2@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M2}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M2}{SIM\_PDD\_CLOCK\_GATE\_FTM2}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M2~0x7U}

Clock gate identifier for Flex\+Timer (F\+TM) 2 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aefbd735a8dd33a42a83075d9c26f0bb5}\label{_s_i_m___p_d_d_8h_aefbd735a8dd33a42a83075d9c26f0bb5}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M\+RH@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M\+RH}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M\+RH@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M\+RH}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M\+RH}{SIM\_PDD\_CLOCK\_GATE\_FTMRH}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+F\+T\+M\+RH~0x\+CU}

Clock gate identifier for Flash Memory Module (F\+T\+M\+RH) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a74a7f9ab37bb786ef7681478e8172ed7}\label{_s_i_m___p_d_d_8h_a74a7f9ab37bb786ef7681478e8172ed7}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+I2\+C0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+I2\+C0}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+I2\+C0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+I2\+C0}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+I2\+C0}{SIM\_PDD\_CLOCK\_GATE\_I2C0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+I2\+C0~0x11U}

Clock gate identifier for Inter-\/\+Integrated Circuit (I2\+C0) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_acdbb63ba22a95114283e5abdbc965254}\label{_s_i_m___p_d_d_8h_acdbb63ba22a95114283e5abdbc965254}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+I\+RQ@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+I\+RQ}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+I\+RQ@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+I\+RQ}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+I\+RQ}{SIM\_PDD\_CLOCK\_GATE\_IRQ}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+I\+RQ~0x1\+BU}

Clock gate identifier for Interrupt (I\+RQ) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aaa38f946e52ff592575389fe729cac16}\label{_s_i_m___p_d_d_8h_aaa38f946e52ff592575389fe729cac16}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+K\+B\+I0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+K\+B\+I0}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+K\+B\+I0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+K\+B\+I0}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+K\+B\+I0}{SIM\_PDD\_CLOCK\_GATE\_KBI0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+K\+B\+I0~0x18U}

Clock gate identifier for Keyboard Interrupt (K\+B\+I0) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a5753863260b6da989e0b3b279778bd72}\label{_s_i_m___p_d_d_8h_a5753863260b6da989e0b3b279778bd72}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+K\+B\+I1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+K\+B\+I1}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+K\+B\+I1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+K\+B\+I1}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+K\+B\+I1}{SIM\_PDD\_CLOCK\_GATE\_KBI1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+K\+B\+I1~0x19U}

Clock gate identifier for Keyboard Interrupt (K\+B\+I1) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa2c382685399bb021c3efdf41653e55f}\label{_s_i_m___p_d_d_8h_aa2c382685399bb021c3efdf41653e55f}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+P\+IT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+P\+IT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+P\+IT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+P\+IT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+P\+IT}{SIM\_PDD\_CLOCK\_GATE\_PIT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+P\+IT~0x1U}

Clock gate identifier for Periodic Interrupt Timer (P\+IT) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a232b425d182b5ea939baaa63e98fc957}\label{_s_i_m___p_d_d_8h_a232b425d182b5ea939baaa63e98fc957}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+R\+TC@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+R\+TC}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+R\+TC@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+R\+TC}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+R\+TC}{SIM\_PDD\_CLOCK\_GATE\_RTC}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+R\+TC~0U}

Clock gate identifier for Real-\/\+Time Counter (R\+TC) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ac68174e69e9af19dc097b02db1ba11e0}\label{_s_i_m___p_d_d_8h_ac68174e69e9af19dc097b02db1ba11e0}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+P\+I0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+P\+I0}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+P\+I0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+P\+I0}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+P\+I0}{SIM\_PDD\_CLOCK\_GATE\_SPI0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+P\+I0~0x12U}

Clock gate identifier for Serial Peripheral Interface (S\+P\+I0) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_af39e8ea4e2a10c608d33662d5089e779}\label{_s_i_m___p_d_d_8h_af39e8ea4e2a10c608d33662d5089e779}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+P\+I1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+P\+I1}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+P\+I1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+P\+I1}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+P\+I1}{SIM\_PDD\_CLOCK\_GATE\_SPI1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+P\+I1~0x13U}

Clock gate identifier for Serial Peripheral Interface (S\+P\+I1) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a832d538f6527109439fd14838bfe9f28}\label{_s_i_m___p_d_d_8h_a832d538f6527109439fd14838bfe9f28}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+WD@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+WD}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+WD@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+WD}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+WD}{SIM\_PDD\_CLOCK\_GATE\_SWD}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+S\+WD~0x\+DU}

Clock gate identifier for Serial Wire Debug (S\+WD) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2f5417e3d2e3052efcfc25f62a4c7798}\label{_s_i_m___p_d_d_8h_a2f5417e3d2e3052efcfc25f62a4c7798}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T0}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T0}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T0}{SIM\_PDD\_CLOCK\_GATE\_UART0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T0~0x14U}

Clock gate identifier for Universal Asynchronous Receiver/\+Transmitter (U\+A\+R\+T0) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_af739fb4d391eb9ff8c68f9faa78149d8}\label{_s_i_m___p_d_d_8h_af739fb4d391eb9ff8c68f9faa78149d8}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T1}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T1}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T1}{SIM\_PDD\_CLOCK\_GATE\_UART1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T1~0x15U}

Clock gate identifier for Universal Asynchronous Receiver/\+Transmitter (U\+A\+R\+T1) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a740353376c4145c3df63f10c0cf01807}\label{_s_i_m___p_d_d_8h_a740353376c4145c3df63f10c0cf01807}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T2@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T2}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T2@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T2}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T2}{SIM\_PDD\_CLOCK\_GATE\_UART2}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+L\+O\+C\+K\+\_\+\+G\+A\+T\+E\+\_\+\+U\+A\+R\+T2~0x16U}

Clock gate identifier for Universal Asynchronous Receiver/\+Transmitter (U\+A\+R\+T2) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aeff74b956116633bf93ef3a9a3645443}\label{_s_i_m___p_d_d_8h_aeff74b956116633bf93ef3a9a3645443}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+O\+CK}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+O\+CK}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+O\+CK}{SIM\_PDD\_CORE\_CLOCK}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+C\+O\+R\+E\+\_\+\+C\+L\+O\+CK~0x1000U}

Core, system and platform clock \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a70b3be9af4c3c3d5588abae088dc29d7}\label{_s_i_m___p_d_d_8h_a70b3be9af4c3c3d5588abae088dc29d7}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Debug\+Trace\+Clock\+Select@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Debug\+Trace\+Clock\+Select}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Debug\+Trace\+Clock\+Select@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Debug\+Trace\+Clock\+Select}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Debug\+Trace\+Clock\+Select}{SIM\_PDD\_DebugTraceClockSelect}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Debug\+Trace\+Clock\+Select(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_ga49ff604bc1be3844a25f00a1a6b7649d}{SIM\_SOPT2\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT2\_TRACECLKSEL\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the Core, system and platform clock or M\+C\+G\+O\+U\+T\+C\+LK as the trace clock source. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Debug/trace clock source. This parameter is of \char`\"{}\+Debug/trace
       clock source constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a70b3be9af4c3c3d5588abae088dc29d7}{SIM\_PDD\_DebugTraceClockSelect}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_s_i_m___p_d_d_8h_adecc84dde3e4c751795815594c5fbf32}{SIM\_PDD\_MCGOUTCLK});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa58ba4094f7588994ed519a6dec01107}\label{_s_i_m___p_d_d_8h_aa58ba4094f7588994ed519a6dec01107}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+D\+O\+U\+B\+L\+E\+\_\+\+P\+AD@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+D\+O\+U\+B\+L\+E\+\_\+\+P\+AD}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+D\+O\+U\+B\+L\+E\+\_\+\+P\+AD@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+D\+O\+U\+B\+L\+E\+\_\+\+P\+AD}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+D\+O\+U\+B\+L\+E\+\_\+\+P\+AD}{SIM\_PDD\_DOUBLE\_PAD}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+D\+O\+U\+B\+L\+E\+\_\+\+P\+AD~0x800U}

Doubele pad drive strength \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ae5baef9806885bc09d502023d3bea4a6}\label{_s_i_m___p_d_d_8h_ae5baef9806885bc09d502023d3bea4a6}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Adc0\+Alternate\+Trigger@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Adc0\+Alternate\+Trigger}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Adc0\+Alternate\+Trigger@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Adc0\+Alternate\+Trigger}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Adc0\+Alternate\+Trigger}{SIM\_PDD\_EnableAdc0AlternateTrigger}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Adc0\+Alternate\+Trigger(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT7\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_ga1859f3465bc7759ea1727d66791a4c27}{SIM\_SOPT7\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___s_i_m___register___masks_ga6390cd75db35ecc6c5fc6d5b0d417a7d}{SIM\_SOPT7\_ADC0ALTTRGEN\_MASK})))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___s_i_m___register___masks_gaa20ed5f5ab9cf02714a993c3996adcc5}{SIM\_SOPT7\_ADC0ALTTRGEN\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables alternative conversion triggers for A\+D\+C0. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of A\+D\+C0 alternate trigger. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T7. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_ae5baef9806885bc09d502023d3bea4a6}{SIM\_PDD\_EnableAdc0AlternateTrigger}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a8e30a93ffc1f285ca2de429108d588be}\label{_s_i_m___p_d_d_8h_a8e30a93ffc1f285ca2de429108d588be}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Adc1\+Alternate\+Trigger@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Adc1\+Alternate\+Trigger}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Adc1\+Alternate\+Trigger@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Adc1\+Alternate\+Trigger}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Adc1\+Alternate\+Trigger}{SIM\_PDD\_EnableAdc1AlternateTrigger}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Adc1\+Alternate\+Trigger(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT7\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_ga1859f3465bc7759ea1727d66791a4c27}{SIM\_SOPT7\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT7\_ADC1ALTTRGEN\_MASK)))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << SIM\_SOPT7\_ADC1ALTTRGEN\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables alternative conversion triggers for A\+D\+C1. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of A\+D\+C1 alternate trigger. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T7. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a8e30a93ffc1f285ca2de429108d588be}{SIM\_PDD\_EnableAdc1AlternateTrigger}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a37056e6fb937051c59d2548c0fd52e7f}\label{_s_i_m___p_d_d_8h_a37056e6fb937051c59d2548c0fd52e7f}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Clock5\+Output\+Divider@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Clock5\+Output\+Divider}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Clock5\+Output\+Divider@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Clock5\+Output\+Divider}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Clock5\+Output\+Divider}{SIM\_PDD\_EnableClock5OutputDivider}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Clock5\+Output\+Divider(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_CLKDIV1\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gaa05276138d6ba426d9977f62fa12d659}{SIM\_CLKDIV1\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_CLKDIV1\_OUTDIV5EN\_MASK)))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << SIM\_CLKDIV1\_OUTDIV5EN\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables the clock 5 output divider control. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of clock 5 output divider control. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable
       states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a37056e6fb937051c59d2548c0fd52e7f}{SIM\_PDD\_EnableClock5OutputDivider}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a21dc352e19fca2af94126df56316017d}\label{_s_i_m___p_d_d_8h_a21dc352e19fca2af94126df56316017d}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Memory\+Access@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Memory\+Access}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Memory\+Access@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Memory\+Access}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Memory\+Access}{SIM\_PDD\_EnableFlashMemoryAccess}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Memory\+Access(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) == \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE}) ? ( \(\backslash\)
      SIM\_FCFG1\_REG(PeripheralBase) |= \(\backslash\)
       SIM\_FCFG1\_FLASHDIS\_MASK) : ( \(\backslash\)
      \hyperlink{group___s_i_m___register___accessor___macros_gaa218fdd61f5d04088d7fa1cbec4ba9a9}{SIM\_FCFG1\_REG}(PeripheralBase) &= \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___s_i_m___register___masks_gad2bcfe2db5329ab186bb8393228f24cc}{SIM\_FCFG1\_FLASHDIS\_MASK})) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables the flash memory access. When flash accesses are disabled, the flash memory is placed in a low power state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of flash memory access. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+F\+C\+F\+G1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a21dc352e19fca2af94126df56316017d}{SIM\_PDD\_EnableFlashMemoryAccess}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a0bac9b70ff5e09740e4f563c4a1563c2}\label{_s_i_m___p_d_d_8h_a0bac9b70ff5e09740e4f563c4a1563c2}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Memory\+In\+Doze\+Mode@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Memory\+In\+Doze\+Mode}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Memory\+In\+Doze\+Mode@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Memory\+In\+Doze\+Mode}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Memory\+In\+Doze\+Mode}{SIM\_PDD\_EnableFlashMemoryInDozeMode}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Memory\+In\+Doze\+Mode(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) == \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE}) ? ( \(\backslash\)
      SIM\_FCFG1\_REG(PeripheralBase) |= \(\backslash\)
       SIM\_FCFG1\_FLASHDOZE\_MASK) : ( \(\backslash\)
      \hyperlink{group___s_i_m___register___accessor___macros_gaa218fdd61f5d04088d7fa1cbec4ba9a9}{SIM\_FCFG1\_REG}(PeripheralBase) &= \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___s_i_m___register___masks_ga5922dc31ee4c05aba3cfeaa4474fddb8}{SIM\_FCFG1\_FLASHDOZE\_MASK})) \(\backslash\)
  )
\end{DoxyCode}


Enables/disables the flash memory for the duration of doze mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of flash memory for the duration of doze mode. This parameter is of \char`\"{}\+Global enumeration used for specifying general
       enable/disable states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+F\+C\+F\+G1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a0bac9b70ff5e09740e4f563c4a1563c2}{SIM\_PDD\_EnableFlashMemoryInDozeMode}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_ace54efa5dcbd90fe4b8427f77d3569c8}\label{_s_i_m___p_d_d_8h_ace54efa5dcbd90fe4b8427f77d3569c8}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Uart0\+Open\+Drain@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Uart0\+Open\+Drain}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Uart0\+Open\+Drain@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Uart0\+Open\+Drain}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Uart0\+Open\+Drain}{SIM\_PDD\_EnableUart0OpenDrain}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Uart0\+Open\+Drain(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT5\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_gac3deed6e684a7bdf2dcb7559e1f183c0}{SIM\_SOPT5\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___s_i_m___register___masks_ga85d9af0e8b110779992162a6820b5358}{SIM\_SOPT5\_UART0ODE\_MASK}))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___s_i_m___register___masks_gaa972dcd4d7e6d7a72e9da197afd19f03}{SIM\_SOPT5\_UART0ODE\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables the open drain on U\+A\+R\+T0. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of open drain on U\+A\+R\+T0. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_ace54efa5dcbd90fe4b8427f77d3569c8}{SIM\_PDD\_EnableUart0OpenDrain}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_abe8b9c34be80191bad6d41c71bb4d2dc}\label{_s_i_m___p_d_d_8h_abe8b9c34be80191bad6d41c71bb4d2dc}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Uart1\+Open\+Drain@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Uart1\+Open\+Drain}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Uart1\+Open\+Drain@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Uart1\+Open\+Drain}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Uart1\+Open\+Drain}{SIM\_PDD\_EnableUart1OpenDrain}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Uart1\+Open\+Drain(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT5\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_gac3deed6e684a7bdf2dcb7559e1f183c0}{SIM\_SOPT5\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___s_i_m___register___masks_ga8b6934ad333eab03eb0884605ae53383}{SIM\_SOPT5\_UART1ODE\_MASK}))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___s_i_m___register___masks_gaefef8a191a226bed4aaa950f3ea66e3e}{SIM\_SOPT5\_UART1ODE\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables the open drain on U\+A\+R\+T1. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Requested state of open drain on U\+A\+R\+T1. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_abe8b9c34be80191bad6d41c71bb4d2dc}{SIM\_PDD\_EnableUart1OpenDrain}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a16879b07a3ae4774c2b0905db7070847}\label{_s_i_m___p_d_d_8h_a16879b07a3ae4774c2b0905db7070847}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator}{SIM\_PDD\_EnableUsbVoltageRegulator}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SIM\_SOPT1\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_ga3b7afc5db335a5be8aaa37f7fbecff72}{SIM\_SOPT1\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___s_i_m___register___masks_gac60c367119b3dcc752c4cf857b8a59b5}{SIM\_SOPT1\_USBREGEN\_MASK}))) | ( \(\backslash\)
        (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___s_i_m___register___masks_ga99e46c34c02e39338c9b80775bad09db}{SIM\_SOPT1\_USBREGEN\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


Controls whether the U\+SB voltage regulator is enabled. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables or disables U\+SB voltage regulator. This parameter is of \char`\"{}\+Global enumeration used for specifying general enable/disable states
       (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a16879b07a3ae4774c2b0905db7070847}{SIM\_PDD\_EnableUsbVoltageRegulator}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a26f9cd0b39d6499df089f6f8519fa255}\label{_s_i_m___p_d_d_8h_a26f9cd0b39d6499df089f6f8519fa255}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator\+In\+Stop@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator\+In\+Stop}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator\+In\+Stop@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator\+In\+Stop}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator\+In\+Stop}{SIM\_PDD\_EnableUsbVoltageRegulatorInStop}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator\+In\+Stop(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SIM\_SOPT1\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_ga3b7afc5db335a5be8aaa37f7fbecff72}{SIM\_SOPT1\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___s_i_m___register___masks_ga93a808f7a1d75e26bc3ed565ab257617}{SIM\_SOPT1\_USBSSTBY\_MASK}))) | ( \(\backslash\)
        (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___s_i_m___register___masks_ga8a24334d1be5bd01017bd364dd53f268}{SIM\_SOPT1\_USBSSTBY\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


Controls whether the U\+SB voltage regulator is placed in standby mode during Stop, V\+L\+PS, L\+LS and V\+L\+LS modes. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables or disables U\+SB voltage regulator in standby mode during Stop, V\+L\+PS, L\+LS and V\+L\+LS modes. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a26f9cd0b39d6499df089f6f8519fa255}{SIM\_PDD\_EnableUsbVoltageRegulatorInStop}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a7cf641c0ec7a1a08c670f6937f1d2daa}\label{_s_i_m___p_d_d_8h_a7cf641c0ec7a1a08c670f6937f1d2daa}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator\+In\+V\+L\+PR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator\+In\+V\+L\+PR}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator\+In\+V\+L\+PR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator\+In\+V\+L\+PR}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator\+In\+V\+L\+PR}{SIM\_PDD\_EnableUsbVoltageRegulatorInVLPR}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Usb\+Voltage\+Regulator\+In\+V\+L\+PR(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SIM\_SOPT1\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_ga3b7afc5db335a5be8aaa37f7fbecff72}{SIM\_SOPT1\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___s_i_m___register___masks_gaaf0b406e4bd1800083f48727a7cde829}{SIM\_SOPT1\_USBVSTBY\_MASK}))) | ( \(\backslash\)
        (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___s_i_m___register___masks_gae945165e21faf14e58288bce0918482a}{SIM\_SOPT1\_USBVSTBY\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


Controls whether the U\+SB voltage regulator is placed in standby mode during V\+L\+PR and V\+L\+PW modes. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables or disables U\+SB voltage regulator in standby mode during V\+L\+PR and V\+L\+PW modes. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a7cf641c0ec7a1a08c670f6937f1d2daa}{SIM\_PDD\_EnableUsbVoltageRegulatorInVLPR}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_aaa4c96a533399c095252dbfc837a9702}\label{_s_i_m___p_d_d_8h_aaa4c96a533399c095252dbfc837a9702}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator}{SIM\_PDD\_EnableWriteUsbVoltageRegulator}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SIM\_SOPT1CFG\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(( \(\backslash\)
         \hyperlink{group___s_i_m___register___accessor___macros_ga4c047f7ef6bc896bec677567db485e0c}{SIM\_SOPT1CFG\_REG}(PeripheralBase)) & ( \(\backslash\)
         (uint32\_t)(~(uint32\_t)\hyperlink{group___s_i_m___register___masks_gaa4e1ee8f60c8c15ad553c2dfb82c2039}{SIM\_SOPT1CFG\_URWE\_MASK})))) | ( \(\backslash\)
        (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___s_i_m___register___masks_ga07bf2ffc61aacca96748747fa8df7062}{SIM\_SOPT1CFG\_URWE\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


Allows one usage of Enable\+Usb\+Voltage\+Regulator macro. After Enable\+Usb\+Voltage\+Regulator is used the Enable\+Write\+Usb\+Voltage\+Regulator is set do D\+I\+S\+A\+B\+LE state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables one usage of Enable\+Usb\+Voltage\+Regulator macro. This parameter is of \char`\"{}\+Global enumeration used for specifying general
       enable/disable states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+FG. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_aaa4c96a533399c095252dbfc837a9702}{SIM\_PDD\_EnableWriteUsbVoltageRegulator}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_ad3a9be950e763ad8b0473549e30d61c1}\label{_s_i_m___p_d_d_8h_ad3a9be950e763ad8b0473549e30d61c1}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator\+In\+Stop@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator\+In\+Stop}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator\+In\+Stop@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator\+In\+Stop}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator\+In\+Stop}{SIM\_PDD\_EnableWriteUsbVoltageRegulatorInStop}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator\+In\+Stop(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SIM\_SOPT1CFG\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(( \(\backslash\)
         \hyperlink{group___s_i_m___register___accessor___macros_ga4c047f7ef6bc896bec677567db485e0c}{SIM\_SOPT1CFG\_REG}(PeripheralBase)) & ( \(\backslash\)
         (uint32\_t)(~(uint32\_t)\hyperlink{group___s_i_m___register___masks_ga0b7d9fe471d5d689ba3feb001cf69b60}{SIM\_SOPT1CFG\_USSWE\_MASK})))) | ( \(\backslash\)
        (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___s_i_m___register___masks_ga6984c7260abd4b7caccff970332eb4be}{SIM\_SOPT1CFG\_USSWE\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


Allows one usage of Enable\+Usb\+Voltage\+Regulator\+In\+Stop macro. After Enable\+Usb\+Voltage\+Regulator\+In\+Stop is used the Enable\+Usb\+Voltage\+Regulator\+In\+Stop is set do D\+I\+S\+A\+B\+LE state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables one usage of Enable\+Usb\+Voltage\+Regulator\+In\+Stop macro. This parameter is of \char`\"{}\+Global enumeration used for specifying general
       enable/disable states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+FG. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_ad3a9be950e763ad8b0473549e30d61c1}{SIM\_PDD\_EnableWriteUsbVoltageRegulatorInStop}(<peripheral>
      \_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a74f5dcb52191ab63cae8cd2b06d0c55e}\label{_s_i_m___p_d_d_8h_a74f5dcb52191ab63cae8cd2b06d0c55e}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator\+In\+V\+L\+PR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator\+In\+V\+L\+PR}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator\+In\+V\+L\+PR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator\+In\+V\+L\+PR}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator\+In\+V\+L\+PR}{SIM\_PDD\_EnableWriteUsbVoltageRegulatorInVLPR}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Write\+Usb\+Voltage\+Regulator\+In\+V\+L\+PR(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SIM\_SOPT1CFG\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(( \(\backslash\)
         \hyperlink{group___s_i_m___register___accessor___macros_ga4c047f7ef6bc896bec677567db485e0c}{SIM\_SOPT1CFG\_REG}(PeripheralBase)) & ( \(\backslash\)
         (uint32\_t)(~(uint32\_t)\hyperlink{group___s_i_m___register___masks_ga29e593e134a31bed2dbd3673c51cb330}{SIM\_SOPT1CFG\_UVSWE\_MASK})))) | ( \(\backslash\)
        (uint32\_t)((uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___s_i_m___register___masks_ga74d94a9794e03091f54b76a5c18c58b8}{SIM\_SOPT1CFG\_UVSWE\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


Allows one usage of Enable\+Usb\+Voltage\+Regulator\+In\+V\+L\+PR macro. After Enable\+Usb\+Voltage\+Regulator\+In\+V\+L\+PR is used the Enable\+Usb\+Voltage\+Regulator\+In\+Stop is set do D\+I\+S\+A\+B\+LE state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Enables one usage of Enable\+Usb\+Voltage\+Regulator\+In\+Stop macro. This parameter is of \char`\"{}\+Global enumeration used for specifying general
       enable/disable states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+FG. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a74f5dcb52191ab63cae8cd2b06d0c55e}{SIM\_PDD\_EnableWriteUsbVoltageRegulatorInVLPR}(<peripheral>
      \_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a6ab29e5541b385c397e64780aa67b6d5}\label{_s_i_m___p_d_d_8h_a6ab29e5541b385c397e64780aa67b6d5}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN}{SIM\_PDD\_FTM0\_CLKIN0\_PIN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN~0U}

F\+T\+M0 external clock driven by F\+T\+M\+\_\+\+C\+L\+K\+I\+N0 pin \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a60a5162b30a9e48fa7aa5bdfe4298c99}\label{_s_i_m___p_d_d_8h_a60a5162b30a9e48fa7aa5bdfe4298c99}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN}{SIM\_PDD\_FTM0\_CLKIN1\_PIN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN~0x1000000U}

F\+T\+M0 external clock driven by F\+T\+M\+\_\+\+C\+L\+K\+I\+N1 pin \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ae667ed029215d2fef45bb359eed1ef41}\label{_s_i_m___p_d_d_8h_ae667ed029215d2fef45bb359eed1ef41}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_FTM0\_FAULT0\_CMP0\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT~0x1U}

C\+M\+P0 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_af9a3c961c98de133bcf04c3c89c9ff63}\label{_s_i_m___p_d_d_8h_af9a3c961c98de133bcf04c3c89c9ff63}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M0\+\_\+\+F\+L\+T0\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M0\+\_\+\+F\+L\+T0\+\_\+\+P\+IN}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M0\+\_\+\+F\+L\+T0\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M0\+\_\+\+F\+L\+T0\+\_\+\+P\+IN}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M0\+\_\+\+F\+L\+T0\+\_\+\+P\+IN}{SIM\_PDD\_FTM0\_FAULT0\_FTM0\_FLT0\_PIN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M0\+\_\+\+F\+L\+T0\+\_\+\+P\+IN~0U}

F\+T\+M0\+\_\+\+F\+L\+T0 pin \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a0020b9bf7f071a4cc08ad0dcca3d2bfe}\label{_s_i_m___p_d_d_8h_a0020b9bf7f071a4cc08ad0dcca3d2bfe}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T1\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T1\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T1\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T1\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T1\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_FTM0\_FAULT1\_CMP1\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T1\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT~0x2U}

C\+M\+P1 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a9bf8d9550523a792a050abd8a5304c20}\label{_s_i_m___p_d_d_8h_a9bf8d9550523a792a050abd8a5304c20}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T1\+\_\+\+F\+T\+M0\+\_\+\+F\+L\+T1\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T1\+\_\+\+F\+T\+M0\+\_\+\+F\+L\+T1\+\_\+\+P\+IN}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T1\+\_\+\+F\+T\+M0\+\_\+\+F\+L\+T1\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T1\+\_\+\+F\+T\+M0\+\_\+\+F\+L\+T1\+\_\+\+P\+IN}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T1\+\_\+\+F\+T\+M0\+\_\+\+F\+L\+T1\+\_\+\+P\+IN}{SIM\_PDD\_FTM0\_FAULT1\_FTM0\_FLT1\_PIN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+F\+A\+U\+L\+T1\+\_\+\+F\+T\+M0\+\_\+\+F\+L\+T1\+\_\+\+P\+IN~0U}

F\+T\+M0\+\_\+\+F\+L\+T1 pin \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ac579cd2a8f9d32133bfc1ab27bc1c7b5}\label{_s_i_m___p_d_d_8h_ac579cd2a8f9d32133bfc1ab27bc1c7b5}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_FTM0\_TRIGGER0\_CMP0\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT~0U}

C\+M\+P0 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a8c250b9d37e0f5d1b4ef6b7c9e5d37a4}\label{_s_i_m___p_d_d_8h_a8c250b9d37e0f5d1b4ef6b7c9e5d37a4}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M1\+\_\+\+M\+A\+T\+CH@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M1\+\_\+\+M\+A\+T\+CH}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M1\+\_\+\+M\+A\+T\+CH@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M1\+\_\+\+M\+A\+T\+CH}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M1\+\_\+\+M\+A\+T\+CH}{SIM\_PDD\_FTM0\_TRIGGER0\_FTM1\_MATCH}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M1\+\_\+\+M\+A\+T\+CH~0x10000000U}

F\+T\+M1 channel match \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a58c847114f54c8a17d8d92aeaad64477}\label{_s_i_m___p_d_d_8h_a58c847114f54c8a17d8d92aeaad64477}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M2\+\_\+\+M\+A\+T\+CH@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M2\+\_\+\+M\+A\+T\+CH}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M2\+\_\+\+M\+A\+T\+CH@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M2\+\_\+\+M\+A\+T\+CH}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M2\+\_\+\+M\+A\+T\+CH}{SIM\_PDD\_FTM0\_TRIGGER1\_FTM2\_MATCH}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M2\+\_\+\+M\+A\+T\+CH~0x20000000U}

F\+T\+M2 channel match \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a43456cbcc6335e09aa57d37ae08dd27c}\label{_s_i_m___p_d_d_8h_a43456cbcc6335e09aa57d37ae08dd27c}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+C\+H\+A\+N\+N\+E\+L1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+C\+H\+A\+N\+N\+E\+L1}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+C\+H\+A\+N\+N\+E\+L1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+C\+H\+A\+N\+N\+E\+L1}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+C\+H\+A\+N\+N\+E\+L1}{SIM\_PDD\_FTM0\_TRIGGER1\_PDB\_CHANNEL1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+C\+H\+A\+N\+N\+E\+L1~0U}

P\+DB channel 1 trigger \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ae5e9fa5b8492b11e3b8fd8893eac013b}\label{_s_i_m___p_d_d_8h_ae5e9fa5b8492b11e3b8fd8893eac013b}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_FTM0\_TRIGGER2\_CMP0\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT~0U}

C\+M\+P0 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_acc19b99270969a7db4ea1af37faebafd}\label{_s_i_m___p_d_d_8h_acc19b99270969a7db4ea1af37faebafd}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_FTM0\_TRIGGER2\_CMP1\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M0\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT~0x200U}

C\+M\+P1 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2b690d3076758170540f099d0f5466c1}\label{_s_i_m___p_d_d_8h_a2b690d3076758170540f099d0f5466c1}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P0}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P0}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P0}{SIM\_PDD\_FTM1\_CH0\_INPUT\_CMP0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P0~0x40000U}

C\+M\+P0 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ae5b349c5536dd47679189d73e2dd80de}\label{_s_i_m___p_d_d_8h_ae5b349c5536dd47679189d73e2dd80de}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P1}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P1}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P1}{SIM\_PDD\_FTM1\_CH0\_INPUT\_CMP1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P1~0x80000U}

C\+M\+P1 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a3b5daa017c19fa768a2c0060d6f382e0}\label{_s_i_m___p_d_d_8h_a3b5daa017c19fa768a2c0060d6f382e0}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M1\+\_\+\+C\+H0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M1\+\_\+\+C\+H0}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M1\+\_\+\+C\+H0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M1\+\_\+\+C\+H0}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M1\+\_\+\+C\+H0}{SIM\_PDD\_FTM1\_CH0\_INPUT\_FTM1\_CH0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M1\+\_\+\+C\+H0~0U}

F\+T\+M1\+\_\+\+C\+H0 signal \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a3b085f88b19a51be241fdf5434e9d012}\label{_s_i_m___p_d_d_8h_a3b085f88b19a51be241fdf5434e9d012}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+U\+SB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+U\+SB}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+U\+SB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+U\+SB}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+U\+SB}{SIM\_PDD\_FTM1\_CH0\_INPUT\_USB}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+U\+SB~0x\+C0000U}

U\+SB start of frame pulse \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a20f06b294f917485197aa5b2a26c43d7}\label{_s_i_m___p_d_d_8h_a20f06b294f917485197aa5b2a26c43d7}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN}{SIM\_PDD\_FTM1\_CLKIN0\_PIN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN~0U}

F\+T\+M1 external clock driven by F\+T\+M\+\_\+\+C\+L\+K\+I\+N0 pin \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa49612d20616292bc203f63f00191ca7}\label{_s_i_m___p_d_d_8h_aa49612d20616292bc203f63f00191ca7}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN}{SIM\_PDD\_FTM1\_CLKIN1\_PIN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN~0x2000000U}

F\+T\+M1 external clock driven by F\+T\+M\+\_\+\+C\+L\+K\+I\+N1 pin \mbox{\Hypertarget{_s_i_m___p_d_d_8h_af5ced5eee24334333c17460ff147811a}\label{_s_i_m___p_d_d_8h_af5ced5eee24334333c17460ff147811a}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_FTM1\_FAULT0\_CMP0\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT~0x10U}

C\+M\+P0 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a5ab9efee26b04cad91b07013f9af1f6b}\label{_s_i_m___p_d_d_8h_a5ab9efee26b04cad91b07013f9af1f6b}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M1\+\_\+\+F\+L\+T0\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M1\+\_\+\+F\+L\+T0\+\_\+\+P\+IN}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M1\+\_\+\+F\+L\+T0\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M1\+\_\+\+F\+L\+T0\+\_\+\+P\+IN}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M1\+\_\+\+F\+L\+T0\+\_\+\+P\+IN}{SIM\_PDD\_FTM1\_FAULT0\_FTM1\_FLT0\_PIN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M1\+\_\+\+F\+L\+T0\+\_\+\+P\+IN~0U}

F\+T\+M1\+\_\+\+F\+L\+T0 pin \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a7b4e9e01e48208115540f5b2585267bd}\label{_s_i_m___p_d_d_8h_a7b4e9e01e48208115540f5b2585267bd}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_FTM1\_TRIGGER0\_CMP0\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT~0U}

C\+M\+P0 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aae8ba636fea73b5cf43f3f06682075c1}\label{_s_i_m___p_d_d_8h_aae8ba636fea73b5cf43f3f06682075c1}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M0\+\_\+\+M\+A\+T\+CH@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M0\+\_\+\+M\+A\+T\+CH}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M0\+\_\+\+M\+A\+T\+CH@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M0\+\_\+\+M\+A\+T\+CH}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M0\+\_\+\+M\+A\+T\+CH}{SIM\_PDD\_FTM1\_TRIGGER0\_FTM0\_MATCH}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M0\+\_\+\+M\+A\+T\+CH~0x400U}

F\+T\+M0 channel match \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a84cd9aa9492989c2aba41f752d21f967}\label{_s_i_m___p_d_d_8h_a84cd9aa9492989c2aba41f752d21f967}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M2\+\_\+\+M\+A\+T\+CH@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M2\+\_\+\+M\+A\+T\+CH}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M2\+\_\+\+M\+A\+T\+CH@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M2\+\_\+\+M\+A\+T\+CH}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M2\+\_\+\+M\+A\+T\+CH}{SIM\_PDD\_FTM1\_TRIGGER1\_FTM2\_MATCH}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M2\+\_\+\+M\+A\+T\+CH~0x800U}

F\+T\+M2 channel match \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a5515a6633857a1db3739725c5292bb3b}\label{_s_i_m___p_d_d_8h_a5515a6633857a1db3739725c5292bb3b}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+C\+H\+A\+N\+N\+E\+L1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+C\+H\+A\+N\+N\+E\+L1}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+C\+H\+A\+N\+N\+E\+L1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+C\+H\+A\+N\+N\+E\+L1}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+C\+H\+A\+N\+N\+E\+L1}{SIM\_PDD\_FTM1\_TRIGGER1\_PDB\_CHANNEL1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+C\+H\+A\+N\+N\+E\+L1~0U}

P\+DB channel 1 trigger \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a37880a324b84e1cd168604d224ecee77}\label{_s_i_m___p_d_d_8h_a37880a324b84e1cd168604d224ecee77}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_FTM1\_TRIGGER2\_CMP0\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT~0U}

C\+M\+P0 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a40d6a9dbf5066fae784dcdd606a379c0}\label{_s_i_m___p_d_d_8h_a40d6a9dbf5066fae784dcdd606a379c0}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_FTM1\_TRIGGER2\_CMP1\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M1\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT~0x1000U}

C\+M\+P1 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a9101f495be1b3d2adacfe75a4914cbd3}\label{_s_i_m___p_d_d_8h_a9101f495be1b3d2adacfe75a4914cbd3}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P0}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P0}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P0}{SIM\_PDD\_FTM2\_CH0\_INPUT\_CMP0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P0~0x100000U}

C\+M\+P0 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_af7acc7cdc3427217150257a9e882514a}\label{_s_i_m___p_d_d_8h_af7acc7cdc3427217150257a9e882514a}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P1}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P1}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P1}{SIM\_PDD\_FTM2\_CH0\_INPUT\_CMP1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+C\+M\+P1~0x200000U}

C\+M\+P1 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ae65b6b3e372703dfa47944896a171765}\label{_s_i_m___p_d_d_8h_ae65b6b3e372703dfa47944896a171765}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H0}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H0}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H0}{SIM\_PDD\_FTM2\_CH0\_INPUT\_FTM2\_CH0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H0~0U}

F\+T\+M2\+\_\+\+C\+H0 signal \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a6bcbf3edde4a6ef2ed462b060842006e}\label{_s_i_m___p_d_d_8h_a6bcbf3edde4a6ef2ed462b060842006e}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H1}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H1}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H1}{SIM\_PDD\_FTM2\_CH1\_INPUT\_FTM2\_CH1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H1~0U}

F\+T\+M2\+\_\+\+C\+H1 pin is fed to F\+T\+M2 C\+H1 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a518e328e0c59249b02458ac2e8e3e324}\label{_s_i_m___p_d_d_8h_a518e328e0c59249b02458ac2e8e3e324}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+X\+O\+R\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+X\+O\+R\+\_\+\+F\+T\+M1\+\_\+\+C\+H1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+X\+O\+R\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+X\+O\+R\+\_\+\+F\+T\+M1\+\_\+\+C\+H1}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+X\+O\+R\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+X\+O\+R\+\_\+\+F\+T\+M1\+\_\+\+C\+H1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+X\+O\+R\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+X\+O\+R\+\_\+\+F\+T\+M1\+\_\+\+C\+H1}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+X\+O\+R\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+X\+O\+R\+\_\+\+F\+T\+M1\+\_\+\+C\+H1}{SIM\_PDD\_FTM2\_CH1\_INPUT\_FTM2\_CH1\_XOR\_FTM2\_CH0\_XOR\_FTM1\_CH1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+T\+M2\+\_\+\+C\+H1\+\_\+\+X\+O\+R\+\_\+\+F\+T\+M2\+\_\+\+C\+H0\+\_\+\+X\+O\+R\+\_\+\+F\+T\+M1\+\_\+\+C\+H1~0x400000U}

F\+T\+M2\+\_\+\+C\+H1 pin X\+OR F\+T\+M2\+\_\+\+C\+H0 pin X\+OR F\+T\+M1\+\_\+\+C\+H1 pin is fed to F\+T\+M2 C\+H1 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_abe884a01c0f43bd42c3ca339a87b692f}\label{_s_i_m___p_d_d_8h_abe884a01c0f43bd42c3ca339a87b692f}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN}{SIM\_PDD\_FTM2\_CLKIN0\_PIN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+L\+K\+I\+N0\+\_\+\+P\+IN~0U}

F\+T\+M2 external clock driven by F\+T\+M\+\_\+\+C\+L\+K\+I\+N0 pin \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa37ccc978b37d56155d548fde65fea19}\label{_s_i_m___p_d_d_8h_aa37ccc978b37d56155d548fde65fea19}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN}{SIM\_PDD\_FTM2\_CLKIN1\_PIN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+L\+K\+I\+N1\+\_\+\+P\+IN~0x4000000U}

F\+T\+M2 external clock driven by F\+T\+M\+\_\+\+C\+L\+K\+I\+N1 pin \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a17a71e7c6bb2a4f08eaebf2c4b12fa53}\label{_s_i_m___p_d_d_8h_a17a71e7c6bb2a4f08eaebf2c4b12fa53}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_FTM2\_FAULT0\_CMP0\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT~0x100U}

C\+M\+P0 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa6a624af395c7c29fd0ca03913fd3bd1}\label{_s_i_m___p_d_d_8h_aa6a624af395c7c29fd0ca03913fd3bd1}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M2\+\_\+\+F\+L\+T0\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M2\+\_\+\+F\+L\+T0\+\_\+\+P\+IN}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M2\+\_\+\+F\+L\+T0\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M2\+\_\+\+F\+L\+T0\+\_\+\+P\+IN}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M2\+\_\+\+F\+L\+T0\+\_\+\+P\+IN}{SIM\_PDD\_FTM2\_FAULT0\_FTM2\_FLT0\_PIN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+F\+A\+U\+L\+T0\+\_\+\+F\+T\+M2\+\_\+\+F\+L\+T0\+\_\+\+P\+IN~0U}

F\+T\+M2\+\_\+\+F\+L\+T0 pin \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a5bc4404abcd206dcca95548db1b7d7bb}\label{_s_i_m___p_d_d_8h_a5bc4404abcd206dcca95548db1b7d7bb}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_FTM2\_TRIGGER0\_CMP0\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT~0U}

C\+M\+P0 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ad36aa236ac98148aedbde37616b7f7d8}\label{_s_i_m___p_d_d_8h_ad36aa236ac98148aedbde37616b7f7d8}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M0\+\_\+\+M\+A\+T\+CH@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M0\+\_\+\+M\+A\+T\+CH}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M0\+\_\+\+M\+A\+T\+CH@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M0\+\_\+\+M\+A\+T\+CH}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M0\+\_\+\+M\+A\+T\+CH}{SIM\_PDD\_FTM2\_TRIGGER0\_FTM0\_MATCH}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R0\+\_\+\+F\+T\+M0\+\_\+\+M\+A\+T\+CH~0x2000U}

F\+T\+M0 channel match \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a248b4dec979ae20696d6148c842da7ad}\label{_s_i_m___p_d_d_8h_a248b4dec979ae20696d6148c842da7ad}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M1\+\_\+\+M\+A\+T\+CH@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M1\+\_\+\+M\+A\+T\+CH}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M1\+\_\+\+M\+A\+T\+CH@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M1\+\_\+\+M\+A\+T\+CH}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M1\+\_\+\+M\+A\+T\+CH}{SIM\_PDD\_FTM2\_TRIGGER1\_FTM1\_MATCH}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+F\+T\+M1\+\_\+\+M\+A\+T\+CH~0x4000U}

F\+T\+M1 channel match \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ac13465b7539253da490faa1b8b50286f}\label{_s_i_m___p_d_d_8h_ac13465b7539253da490faa1b8b50286f}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+T\+R\+I\+G\+G\+E\+R1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+T\+R\+I\+G\+G\+E\+R1}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+T\+R\+I\+G\+G\+E\+R1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+T\+R\+I\+G\+G\+E\+R1}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+T\+R\+I\+G\+G\+E\+R1}{SIM\_PDD\_FTM2\_TRIGGER1\_PDB\_TRIGGER1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R1\+\_\+\+P\+D\+B\+\_\+\+T\+R\+I\+G\+G\+E\+R1~0U}

P\+DB output trigger 1 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a915fc94d68c95f2ff7ce39667bf4bd4d}\label{_s_i_m___p_d_d_8h_a915fc94d68c95f2ff7ce39667bf4bd4d}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_FTM2\_TRIGGER2\_CMP0\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT~0U}

C\+M\+P0 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a6dcefc0099cc8f70c377115236d7d3b1}\label{_s_i_m___p_d_d_8h_a6dcefc0099cc8f70c377115236d7d3b1}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_FTM2\_TRIGGER2\_CMP1\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M2\+\_\+\+T\+R\+I\+G\+G\+E\+R2\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT~0x8000U}

C\+M\+P1 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_abfef36bf24b81057625a4b3127fee360}\label{_s_i_m___p_d_d_8h_abfef36bf24b81057625a4b3127fee360}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+F\+I\+X\+E\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+CY@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+F\+I\+X\+E\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+CY}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+F\+I\+X\+E\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+CY@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+F\+I\+X\+E\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+CY}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+F\+I\+X\+E\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+CY}{SIM\_PDD\_FTM\_FIXED\_FREQUENCY}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+F\+I\+X\+E\+D\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+CY~0U}

Fixed frequency clock (M\+C\+G\+F\+F\+C\+LK) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a64b126ab3753965c370aef375233ce05}\label{_s_i_m___p_d_d_8h_a64b126ab3753965c370aef375233ce05}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}{SIM\_PDD\_FTM\_INTERNAL\_REFERENCE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE~0x1000000U}

Internal reference clock (M\+C\+G\+I\+R\+C\+LK) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ade836ec84ca599e893309753b9443f37}\label{_s_i_m___p_d_d_8h_ade836ec84ca599e893309753b9443f37}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}{SIM\_PDD\_FTM\_SYSTEM\_OSCILLATOR}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+F\+T\+M\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR~0x2000000U}

System oscillator clock (O\+S\+C\+E\+R\+C\+LK) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a9153519b87c383c6124ad6ddb98a2427}\label{_s_i_m___p_d_d_8h_a9153519b87c383c6124ad6ddb98a2427}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Device\+Die\+Number@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Device\+Die\+Number}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Device\+Die\+Number@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Device\+Die\+Number}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Device\+Die\+Number}{SIM\_PDD\_GetDeviceDieNumber}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Device\+Die\+Number(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(( \(\backslash\)
     (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_ga3ce5dc30bb52a91ee8b83b564ebc8f11}{SIM\_SDID\_REG}(PeripheralBase) & \hyperlink{group___s_i_m___register___masks_ga8b02a91f9dd18064e4fc83575cfb117e}{SIM\_SDID\_DIEID\_MASK})) >> ( \(\backslash\)
     SIM\_SDID\_DIEID\_SHIFT)) \(\backslash\)
  )
\end{DoxyCode}


Returns device die number value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 5-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+D\+ID. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_i_m___p_d_d_8h_a9153519b87c383c6124ad6ddb98a2427}{SIM\_PDD\_GetDeviceDieNumber}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a59fc4e4bf5aecf63d5fcad9ec2c501f8}\label{_s_i_m___p_d_d_8h_a59fc4e4bf5aecf63d5fcad9ec2c501f8}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Device\+Revision\+Number@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Device\+Revision\+Number}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Device\+Revision\+Number@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Device\+Revision\+Number}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Device\+Revision\+Number}{SIM\_PDD\_GetDeviceRevisionNumber}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Device\+Revision\+Number(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(( \(\backslash\)
     (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_ga3ce5dc30bb52a91ee8b83b564ebc8f11}{SIM\_SDID\_REG}(PeripheralBase) & \hyperlink{group___s_i_m___register___masks_gafefd91d0385c1b93049ec14409ed6b1e}{SIM\_SDID\_REVID\_MASK})) >> ( \(\backslash\)
     SIM\_SDID\_REVID\_SHIFT)) \(\backslash\)
  )
\end{DoxyCode}


Returns device revision number value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 4-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+D\+ID. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_s_i_m___p_d_d_8h_a59fc4e4bf5aecf63d5fcad9ec2c501f8}{SIM\_PDD\_GetDeviceRevisionNumber}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2e3b07dcee8f78774143a268272442c4}\label{_s_i_m___p_d_d_8h_a2e3b07dcee8f78774143a268272442c4}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+First\+Invalid\+Address\+Value@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+First\+Invalid\+Address\+Value}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+First\+Invalid\+Address\+Value@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+First\+Invalid\+Address\+Value}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+First\+Invalid\+Address\+Value}{SIM\_PDD\_GetFirstInvalidAddressValue}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+First\+Invalid\+Address\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)((uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_ga28d588cd36812f942a01c0ee0ad1beb0}{SIM\_FCFG2\_REG}(PeripheralBase) & 
      \hyperlink{group___backward___compatibility___symbols_ga1a81d18d9f76e9b66fe0959cf2a1f917}{SIM\_FCFG2\_MAXADDR\_MASK}) << 13U) \(\backslash\)
  )
\end{DoxyCode}


Returns the first invalid address value of program flash. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+F\+C\+F\+G2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_i_m___p_d_d_8h_a2e3b07dcee8f78774143a268272442c4}{SIM\_PDD\_GetFirstInvalidAddressValue}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a5b642d87dfbc41d2f59db9dce02cc435}\label{_s_i_m___p_d_d_8h_a5b642d87dfbc41d2f59db9dce02cc435}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Pincount\+Indetification@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Pincount\+Indetification}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Pincount\+Indetification@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Pincount\+Indetification}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Pincount\+Indetification}{SIM\_PDD\_GetPincountIndetification}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Pincount\+Indetification(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_ga3ce5dc30bb52a91ee8b83b564ebc8f11}{SIM\_SDID\_REG}(PeripheralBase) & \hyperlink{group___s_i_m___register___masks_gaf0820acb74ce8270da2025fee624b47c}{SIM\_SDID\_PINID\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns the pincount indetification of the device. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Pincount indetification constant.\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+D\+ID. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_i_m___p_d_d_8h_a5b642d87dfbc41d2f59db9dce02cc435}{SIM\_PDD\_GetPincountIndetification}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_ad2f4f429469e8a3e117367cc70227316}\label{_s_i_m___p_d_d_8h_ad2f4f429469e8a3e117367cc70227316}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Program\+Flash\+Size@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Program\+Flash\+Size}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Program\+Flash\+Size@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Program\+Flash\+Size}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Program\+Flash\+Size}{SIM\_PDD\_GetProgramFlashSize}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Program\+Flash\+Size(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_gaa218fdd61f5d04088d7fa1cbec4ba9a9}{SIM\_FCFG1\_REG}(PeripheralBase) & 
      \hyperlink{group___s_i_m___register___masks_ga5adf627ba4cd9516ebf3e0a6d33aa7c5}{SIM\_FCFG1\_PFSIZE\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns the amount of program flash memory available on the device. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Program flash size constants.\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+F\+C\+F\+G1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_i_m___p_d_d_8h_ad2f4f429469e8a3e117367cc70227316}{SIM\_PDD\_GetProgramFlashSize}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a88cbf15a2d403f722367fe5d31708ee4}\label{_s_i_m___p_d_d_8h_a88cbf15a2d403f722367fe5d31708ee4}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Series\+Device\+Id@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Series\+Device\+Id}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Series\+Device\+Id@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Series\+Device\+Id}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Series\+Device\+Id}{SIM\_PDD\_GetSeriesDeviceId}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Series\+Device\+Id(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_ga3ce5dc30bb52a91ee8b83b564ebc8f11}{SIM\_SDID\_REG}(PeripheralBase) & SIM\_SDID\_SERIERID\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns the series ID of the device. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Series I\+D constant.\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+D\+ID. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_i_m___p_d_d_8h_a88cbf15a2d403f722367fe5d31708ee4}{SIM\_PDD\_GetSeriesDeviceId}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a75b453ec9f97cc8067ca7dd0f5e2a49d}\label{_s_i_m___p_d_d_8h_a75b453ec9f97cc8067ca7dd0f5e2a49d}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Sub\+Family\+Device\+Id@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Sub\+Family\+Device\+Id}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Sub\+Family\+Device\+Id@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Sub\+Family\+Device\+Id}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Sub\+Family\+Device\+Id}{SIM\_PDD\_GetSubFamilyDeviceId}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Sub\+Family\+Device\+Id(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_ga3ce5dc30bb52a91ee8b83b564ebc8f11}{SIM\_SDID\_REG}(PeripheralBase) & \hyperlink{group___s_i_m___register___masks_ga530d8fe59d2589cf56c00456e89487aa}{SIM\_SDID\_SUBFAMID\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns the sub-\/family ID of the device. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Sub-\/family I\+D constant.\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+D\+ID. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_i_m___p_d_d_8h_a75b453ec9f97cc8067ca7dd0f5e2a49d}{SIM\_PDD\_GetSubFamilyDeviceId}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_ae2e2b73035af98d5754273fc0fa79847}\label{_s_i_m___p_d_d_8h_ae2e2b73035af98d5754273fc0fa79847}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+System\+Sram\+Size@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+System\+Sram\+Size}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+System\+Sram\+Size@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+System\+Sram\+Size}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+System\+Sram\+Size}{SIM\_PDD\_GetSystemSramSize}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+System\+Sram\+Size(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_ga3b7afc5db335a5be8aaa37f7fbecff72}{SIM\_SOPT1\_REG}(PeripheralBase) & SIM\_SOPT1\_RAMSIZE\_MASK) \(\backslash\)
    )
\end{DoxyCode}


Returns the system S\+R\+AM size. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+System S\+R\+A\+M size constant.\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+D\+ID, S\+I\+M\+\_\+\+S\+O\+P\+T1 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_i_m___p_d_d_8h_ae2e2b73035af98d5754273fc0fa79847}{SIM\_PDD\_GetSystemSramSize}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a6dc8e8311848039bf5ca9d7f6ed57e64}\label{_s_i_m___p_d_d_8h_a6dc8e8311848039bf5ca9d7f6ed57e64}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+V\+Family\+Device\+Id@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+V\+Family\+Device\+Id}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+V\+Family\+Device\+Id@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+V\+Family\+Device\+Id}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+V\+Family\+Device\+Id}{SIM\_PDD\_GetVFamilyDeviceId}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+V\+Family\+Device\+Id(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_ga3ce5dc30bb52a91ee8b83b564ebc8f11}{SIM\_SDID\_REG}(PeripheralBase) & \hyperlink{group___s_i_m___register___masks_ga5344e7283b2aead14d9d3bded0114f3b}{SIM\_SDID\_FAMID\_MASK}) \(\backslash\)
    )
\end{DoxyCode}


Returns the W-\/family ID of the device. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+V-\/family I\+D constant.\char`\"{} type. The value is cast to \char`\"{}uint32\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+D\+ID. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_i_m___p_d_d_8h_a6dc8e8311848039bf5ca9d7f6ed57e64}{SIM\_PDD\_GetVFamilyDeviceId}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a0b01a88aa8ad4a9ee6ef2d6902721ce4}\label{_s_i_m___p_d_d_8h_a0b01a88aa8ad4a9ee6ef2d6902721ce4}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}{SIM\_PDD\_LPTMR\_LOW\_POWER\_OSCILLATOR}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR~0x\+C0000U}

Low power oscillator 1k\+Hz (L\+PO) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a36331153dfdf9aa1f86865ca3e2fd9ef}\label{_s_i_m___p_d_d_8h_a36331153dfdf9aa1f86865ca3e2fd9ef}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+R\+T\+C\+\_\+32\+K\+H\+Z\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+R\+T\+C\+\_\+32\+K\+H\+Z\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+R\+T\+C\+\_\+32\+K\+H\+Z\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+R\+T\+C\+\_\+32\+K\+H\+Z\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+R\+T\+C\+\_\+32\+K\+H\+Z\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}{SIM\_PDD\_LPTMR\_RTC\_32KHZ\_OSCILLATOR}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+R\+T\+C\+\_\+32\+K\+H\+Z\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR~0x80000U}

R\+TC 32.\+768k\+Hz oscillator (R\+TC clock) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ab46f8bd214dfe18dd7c2ee5d81414e13}\label{_s_i_m___p_d_d_8h_ab46f8bd214dfe18dd7c2ee5d81414e13}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}{SIM\_PDD\_LPTMR\_SYSTEM\_OSCILLATOR}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+T\+M\+R\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR~0U}

System oscillator (O\+S\+C32\+K\+C\+LK) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aef63ccd41ad36759e7e250288a81e88a}\label{_s_i_m___p_d_d_8h_aef63ccd41ad36759e7e250288a81e88a}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+C\+L\+O\+CK}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+C\+L\+O\+CK}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+C\+L\+O\+CK}{SIM\_PDD\_LPUART0\_DISABLE\_CLOCK}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+C\+L\+O\+CK~0U}

Disable the clock. \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a096e0f297c4d24f195fec992cf5d0a10}\label{_s_i_m___p_d_d_8h_a096e0f297c4d24f195fec992cf5d0a10}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK}{SIM\_PDD\_LPUART0\_EXTERNAL\_REF\_CLOCK}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK~0x8000000U}

External reference clock. \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2db39f86d01addbf196f5ab5ee52f8d5}\label{_s_i_m___p_d_d_8h_a2db39f86d01addbf196f5ab5ee52f8d5}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK}{SIM\_PDD\_LPUART0\_INTERNAL\_REF\_CLOCK}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK~0x\+C000000U}

Internal reference clock. \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a29d51e255964c4492a2848fa2536f077}\label{_s_i_m___p_d_d_8h_a29d51e255964c4492a2848fa2536f077}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+O\+CK}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+O\+CK}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+O\+CK}{SIM\_PDD\_LPUART0\_PLL\_FLL\_CLOCK}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+O\+CK~0x4000000U}

M\+CG P\+LL or F\+LL clock. \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2e39d49fc8b6204089a7d3c069930b60}\label{_s_i_m___p_d_d_8h_a2e39d49fc8b6204089a7d3c069930b60}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+F\+L\+L\+C\+LK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+F\+L\+L\+C\+LK}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+F\+L\+L\+C\+LK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+F\+L\+L\+C\+LK}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+F\+L\+L\+C\+LK}{SIM\_PDD\_MCGFLLCLK}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+F\+L\+L\+C\+LK~0U}

M\+CG output of the F\+LL \mbox{\Hypertarget{_s_i_m___p_d_d_8h_adecc84dde3e4c751795815594c5fbf32}\label{_s_i_m___p_d_d_8h_adecc84dde3e4c751795815594c5fbf32}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+O\+U\+T\+C\+LK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+O\+U\+T\+C\+LK}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+O\+U\+T\+C\+LK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+O\+U\+T\+C\+LK}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+O\+U\+T\+C\+LK}{SIM\_PDD\_MCGOUTCLK}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+O\+U\+T\+C\+LK~0U}

M\+C\+G\+O\+U\+T\+C\+LK -\/ M\+CG output clock \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a5eb79a698e0ef77cafd351134bb823b8}\label{_s_i_m___p_d_d_8h_a5eb79a698e0ef77cafd351134bb823b8}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+P\+L\+L\+C\+LK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+P\+L\+L\+C\+LK}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+P\+L\+L\+C\+LK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+P\+L\+L\+C\+LK}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+P\+L\+L\+C\+LK}{SIM\_PDD\_MCGPLLCLK}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+P\+L\+L\+C\+LK~0x10000U}

M\+CG output of the P\+LL \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a716ee01f6b88c8b576950a5ff8062814}\label{_s_i_m___p_d_d_8h_a716ee01f6b88c8b576950a5ff8062814}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+100@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+100}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+100@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+100}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+100}{SIM\_PDD\_PINCOUNT\_ID\_100}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+100~0x8U}

100 pincount \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a1636438d768610cac4db5f81854798d4}\label{_s_i_m___p_d_d_8h_a1636438d768610cac4db5f81854798d4}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+121@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+121}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+121@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+121}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+121}{SIM\_PDD\_PINCOUNT\_ID\_121}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+121~0x9U}

121 pincount \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a068d0f6e90710baf0fb16598ce38608f}\label{_s_i_m___p_d_d_8h_a068d0f6e90710baf0fb16598ce38608f}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+144@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+144}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+144@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+144}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+144}{SIM\_PDD\_PINCOUNT\_ID\_144}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+144~0x\+AU}

144 pincount \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a54b594a66dd8f54c827ddee9b77f9d08}\label{_s_i_m___p_d_d_8h_a54b594a66dd8f54c827ddee9b77f9d08}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+256@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+256}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+256@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+256}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+256}{SIM\_PDD\_PINCOUNT\_ID\_256}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+256~0x\+EU}

256 pincount \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a912847c062f9b409f949c28300772a1b}\label{_s_i_m___p_d_d_8h_a912847c062f9b409f949c28300772a1b}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+32@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+32}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+32@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+32}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+32}{SIM\_PDD\_PINCOUNT\_ID\_32}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+32~0x2U}

32 pincount \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a463acb13ef532109837351413f4ab790}\label{_s_i_m___p_d_d_8h_a463acb13ef532109837351413f4ab790}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+48@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+48}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+48@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+48}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+48}{SIM\_PDD\_PINCOUNT\_ID\_48}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+48~0x4U}

48 pincount \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a96ec666777384310ec47a6c31be70f16}\label{_s_i_m___p_d_d_8h_a96ec666777384310ec47a6c31be70f16}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+64@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+64}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+64@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+64}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+64}{SIM\_PDD\_PINCOUNT\_ID\_64}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+64~0x5U}

64 pincount \mbox{\Hypertarget{_s_i_m___p_d_d_8h_afe663c0344694621e354f9bda426438b}\label{_s_i_m___p_d_d_8h_afe663c0344694621e354f9bda426438b}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+80@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+80}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+80@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+80}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+80}{SIM\_PDD\_PINCOUNT\_ID\_80}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+80~0x6U}

80 pincount \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a537569fecfad2fcb07b2bcd0fbbd0407}\label{_s_i_m___p_d_d_8h_a537569fecfad2fcb07b2bcd0fbbd0407}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+81@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+81}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+81@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+81}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+81}{SIM\_PDD\_PINCOUNT\_ID\_81}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+81~0x7U}

81 pincount \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ab04106feb80fbaf6e7c030e30736e889}\label{_s_i_m___p_d_d_8h_ab04106feb80fbaf6e7c030e30736e889}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+\+W\+L\+C\+SP@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+\+W\+L\+C\+SP}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+\+W\+L\+C\+SP@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+\+W\+L\+C\+SP}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+\+W\+L\+C\+SP}{SIM\_PDD\_PINCOUNT\_ID\_WLCSP}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+I\+N\+C\+O\+U\+N\+T\+\_\+\+I\+D\+\_\+\+W\+L\+C\+SP~0x\+BU}

Custom pinout W\+L\+C\+SP \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa8cc30e7687bdd462017759768910c5d}\label{_s_i_m___p_d_d_8h_aa8cc30e7687bdd462017759768910c5d}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Pll\+Fll\+Clock\+Select@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Pll\+Fll\+Clock\+Select}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Pll\+Fll\+Clock\+Select@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Pll\+Fll\+Clock\+Select}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Pll\+Fll\+Clock\+Select}{SIM\_PDD\_PllFllClockSelect}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Pll\+Fll\+Clock\+Select(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_ga49ff604bc1be3844a25f00a1a6b7649d}{SIM\_SOPT2\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___s_i_m___register___masks_gaa14141a225f9778babacbf3b90d0bae2}{SIM\_SOPT2\_PLLFLLSEL\_MASK})))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the M\+C\+G\+P\+L\+L\+C\+LK or M\+C\+G\+F\+L\+L\+C\+LK clock for various peripheral clocking options. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Name of M\+CG output. This parameter is of \char`\"{}\+M\+C\+G clock output
       constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_aa8cc30e7687bdd462017759768910c5d}{SIM\_PDD\_PllFllClockSelect}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_s_i_m___p_d_d_8h_a2e39d49fc8b6204089a7d3c069930b60}{SIM\_PDD\_MCGFLLCLK});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_ad6594dfdc403e6b003c9de69a697e640}\label{_s_i_m___p_d_d_8h_ad6594dfdc403e6b003c9de69a697e640}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+128\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+4\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+128\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+4\+KB}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+128\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+4\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+128\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+4\+KB}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+128\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+4\+KB}{SIM\_PDD\_PROGRAM\_FLASH\_128KB\_PROTECTION\_4KB}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+128\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+4\+KB~0x7000000U}

128 KB of program flash memory, 4 KB protection region \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ae94411246ffff0e8764437ad1d59375c}\label{_s_i_m___p_d_d_8h_ae94411246ffff0e8764437ad1d59375c}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+16\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+512B@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+16\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+512B}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+16\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+512B@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+16\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+512B}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+16\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+512B}{SIM\_PDD\_PROGRAM\_FLASH\_16KB\_PROTECTION\_512B}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+16\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+512B~0x1000000U}

16 KB of program flash memory, 0.\+5 KB protection region \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a29118ea28bb6e4ed21ab64a779cb0933}\label{_s_i_m___p_d_d_8h_a29118ea28bb6e4ed21ab64a779cb0933}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+256\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+4\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+256\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+4\+KB}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+256\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+4\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+256\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+4\+KB}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+256\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+4\+KB}{SIM\_PDD\_PROGRAM\_FLASH\_256KB\_PROTECTION\_4KB}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+256\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+4\+KB~0x9000000U}

256 KB of program flash memory, 4 KB protection region \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2e3ba7a2d657d6032c6dbd5deaa829b3}\label{_s_i_m___p_d_d_8h_a2e3ba7a2d657d6032c6dbd5deaa829b3}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+32\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+1\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+32\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+1\+KB}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+32\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+1\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+32\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+1\+KB}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+32\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+1\+KB}{SIM\_PDD\_PROGRAM\_FLASH\_32KB\_PROTECTION\_1KB}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+32\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+1\+KB~0x3000000U}

32 KB of program flash memory, 1 KB protection region \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ae010fafaf0a4a3462385c1818771b6ad}\label{_s_i_m___p_d_d_8h_ae010fafaf0a4a3462385c1818771b6ad}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+64\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+2\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+64\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+2\+KB}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+64\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+2\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+64\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+2\+KB}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+64\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+2\+KB}{SIM\_PDD\_PROGRAM\_FLASH\_64KB\_PROTECTION\_2KB}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+64\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+2\+KB~0x5000000U}

64 KB of program flash memory, 2 KB protection region \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a8b9408ed8e833ad7bbf10b48b1461922}\label{_s_i_m___p_d_d_8h_a8b9408ed8e833ad7bbf10b48b1461922}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+8\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+256B@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+8\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+256B}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+8\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+256B@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+8\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+256B}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+8\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+256B}{SIM\_PDD\_PROGRAM\_FLASH\_8KB\_PROTECTION\_256B}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+F\+L\+A\+S\+H\+\_\+8\+K\+B\+\_\+\+P\+R\+O\+T\+E\+C\+T\+I\+O\+N\+\_\+256B~0U}

8 KB of program flash memory, 0.\+25 KB protection region \mbox{\Hypertarget{_s_i_m___p_d_d_8h_adfbbfef63bd0fddd22946653730308a2}\label{_s_i_m___p_d_d_8h_adfbbfef63bd0fddd22946653730308a2}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D7\+Drive\+Strength@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D7\+Drive\+Strength}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D7\+Drive\+Strength@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D7\+Drive\+Strength}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D7\+Drive\+Strength}{SIM\_PDD\_PTD7DriveStrength}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+P\+T\+D7\+Drive\+Strength(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Strength }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_ga49ff604bc1be3844a25f00a1a6b7649d}{SIM\_SOPT2\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)SIM\_SOPT2\_PTD7PAD\_MASK)
      )) | ( \(\backslash\)
      (uint32\_t)(Strength))) \(\backslash\)
  )
\end{DoxyCode}


Controls the output drive strength of the P\+T\+D7 pin by selecting either one or two pads to drive it. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Strength} & Pad\textquotesingle{}s drive strength. This parameter is of \char`\"{}\+Pad\textquotesingle{}s drive
       strength constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_adfbbfef63bd0fddd22946653730308a2}{SIM\_PDD\_PTD7DriveStrength}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_s_i_m___p_d_d_8h_a6f1da62c22d224dbddfad540a35564d8}{SIM\_PDD\_SINGLE\_PAD});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a9dde6d0d627dd09d450e43080e33c425}\label{_s_i_m___p_d_d_8h_a9dde6d0d627dd09d450e43080e33c425}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Flash\+Configuration1\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Flash\+Configuration1\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Flash\+Configuration1\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Flash\+Configuration1\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Flash\+Configuration1\+Reg}{SIM\_PDD\_ReadFlashConfiguration1Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Flash\+Configuration1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_FCFG1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads flash configuration 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+F\+C\+F\+G1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_i_m___p_d_d_8h_a9dde6d0d627dd09d450e43080e33c425}{SIM\_PDD\_ReadFlashConfiguration1Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_acf0251eb676cd77ecebe6bdecd2c8a57}\label{_s_i_m___p_d_d_8h_acf0251eb676cd77ecebe6bdecd2c8a57}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Flash\+Configuration2\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Flash\+Configuration2\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Flash\+Configuration2\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Flash\+Configuration2\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Flash\+Configuration2\+Reg}{SIM\_PDD\_ReadFlashConfiguration2Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Flash\+Configuration2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_FCFG2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads flash configuration 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+F\+C\+F\+G2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_i_m___p_d_d_8h_acf0251eb676cd77ecebe6bdecd2c8a57}{SIM\_PDD\_ReadFlashConfiguration2Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a80a2748212f4c2a82b6ecb33dfa95989}\label{_s_i_m___p_d_d_8h_a80a2748212f4c2a82b6ecb33dfa95989}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Pin\+Selection1\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Pin\+Selection1\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Pin\+Selection1\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Pin\+Selection1\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Pin\+Selection1\+Reg}{SIM\_PDD\_ReadPinSelection1Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Pin\+Selection1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_PINSEL1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads pin selection 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+P\+I\+N\+S\+E\+L1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_i_m___p_d_d_8h_a80a2748212f4c2a82b6ecb33dfa95989}{SIM\_PDD\_ReadPinSelection1Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a7bf39dfdae71476ba7660822ead0c507}\label{_s_i_m___p_d_d_8h_a7bf39dfdae71476ba7660822ead0c507}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider1\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider1\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider1\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider1\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider1\+Reg}{SIM\_PDD\_ReadSystemClockDivider1Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_CLKDIV1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads system clock divider 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_i_m___p_d_d_8h_a7bf39dfdae71476ba7660822ead0c507}{SIM\_PDD\_ReadSystemClockDivider1Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_af898d7bde03595e0db038dcc68cfc6c8}\label{_s_i_m___p_d_d_8h_af898d7bde03595e0db038dcc68cfc6c8}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider2\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider2\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider2\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider2\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider2\+Reg}{SIM\_PDD\_ReadSystemClockDivider2Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_CLKDIV2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads system clock divider 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_i_m___p_d_d_8h_af898d7bde03595e0db038dcc68cfc6c8}{SIM\_PDD\_ReadSystemClockDivider2Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a1e67eb37bb2c84f7771ba2f3f16ed0b2}\label{_s_i_m___p_d_d_8h_a1e67eb37bb2c84f7771ba2f3f16ed0b2}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider\+Reg}{SIM\_PDD\_ReadSystemClockDividerReg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Divider\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_CLKDIV\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads system clock divider register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+C\+L\+K\+D\+IV. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_i_m___p_d_d_8h_a1e67eb37bb2c84f7771ba2f3f16ed0b2}{SIM\_PDD\_ReadSystemClockDividerReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a66684af408cd3c3b5abe7c813282643b}\label{_s_i_m___p_d_d_8h_a66684af408cd3c3b5abe7c813282643b}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control4\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control4\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control4\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control4\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control4\+Reg}{SIM\_PDD\_ReadSystemClockGatingControl4Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control4\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SCGC4\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads system clock gating control 4 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+C\+G\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_i_m___p_d_d_8h_a66684af408cd3c3b5abe7c813282643b}{SIM\_PDD\_ReadSystemClockGatingControl4Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a55e171d13dd81036d608e94bd27fc11c}\label{_s_i_m___p_d_d_8h_a55e171d13dd81036d608e94bd27fc11c}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control5\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control5\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control5\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control5\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control5\+Reg}{SIM\_PDD\_ReadSystemClockGatingControl5Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control5\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SCGC5\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads system clock gating control 5 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+C\+G\+C5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_i_m___p_d_d_8h_a55e171d13dd81036d608e94bd27fc11c}{SIM\_PDD\_ReadSystemClockGatingControl5Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_aeb580de818845bc6963fbd7d9b787001}\label{_s_i_m___p_d_d_8h_aeb580de818845bc6963fbd7d9b787001}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control6\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control6\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control6\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control6\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control6\+Reg}{SIM\_PDD\_ReadSystemClockGatingControl6Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control6\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SCGC6\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads system clock gating control 6 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+C\+G\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_i_m___p_d_d_8h_aeb580de818845bc6963fbd7d9b787001}{SIM\_PDD\_ReadSystemClockGatingControl6Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a1f9a19150378b4a21823af6ff4cbe0d2}\label{_s_i_m___p_d_d_8h_a1f9a19150378b4a21823af6ff4cbe0d2}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control7\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control7\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control7\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control7\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control7\+Reg}{SIM\_PDD\_ReadSystemClockGatingControl7Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Clock\+Gating\+Control7\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SCGC7\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads system clock gating control 7 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+C\+G\+C7. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_i_m___p_d_d_8h_a1f9a19150378b4a21823af6ff4cbe0d2}{SIM\_PDD\_ReadSystemClockGatingControl7Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2df64012dff51bed7fa9fdd106acef88}\label{_s_i_m___p_d_d_8h_a2df64012dff51bed7fa9fdd106acef88}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Device\+Identification\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Device\+Identification\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Device\+Identification\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Device\+Identification\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Device\+Identification\+Reg}{SIM\_PDD\_ReadSystemDeviceIdentificationReg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Device\+Identification\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SDID\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads system device identification register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+D\+ID. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_i_m___p_d_d_8h_a2df64012dff51bed7fa9fdd106acef88}{SIM\_PDD\_ReadSystemDeviceIdentificationReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a95483863f65e4e6728206470931fc56e}\label{_s_i_m___p_d_d_8h_a95483863f65e4e6728206470931fc56e}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option0\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option0\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option0\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option0\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option0\+Reg}{SIM\_PDD\_ReadSystemOption0Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option0\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SIM\_SOPT\_REG(PeripheralBase) \(\backslash\)
    )
\end{DoxyCode}


Reads system options 0 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+PT, S\+I\+M\+\_\+\+S\+O\+P\+T0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_i_m___p_d_d_8h_a95483863f65e4e6728206470931fc56e}{SIM\_PDD\_ReadSystemOption0Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_ac6a87be1bc17e0ec045f630a4ee7515a}\label{_s_i_m___p_d_d_8h_ac6a87be1bc17e0ec045f630a4ee7515a}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option1\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option1\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option1\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option1\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option1\+Reg}{SIM\_PDD\_ReadSystemOption1Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads system options 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_i_m___p_d_d_8h_ac6a87be1bc17e0ec045f630a4ee7515a}{SIM\_PDD\_ReadSystemOption1Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a38bddfaf431ade7ca5ed24ac7ec19c00}\label{_s_i_m___p_d_d_8h_a38bddfaf431ade7ca5ed24ac7ec19c00}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option2\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option2\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option2\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option2\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option2\+Reg}{SIM\_PDD\_ReadSystemOption2Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads system options 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_i_m___p_d_d_8h_a38bddfaf431ade7ca5ed24ac7ec19c00}{SIM\_PDD\_ReadSystemOption2Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a0decb2c61ee143f8c7e15b6b7b4ad535}\label{_s_i_m___p_d_d_8h_a0decb2c61ee143f8c7e15b6b7b4ad535}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option4\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option4\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option4\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option4\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option4\+Reg}{SIM\_PDD\_ReadSystemOption4Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option4\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT4\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads system options 4 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_i_m___p_d_d_8h_a0decb2c61ee143f8c7e15b6b7b4ad535}{SIM\_PDD\_ReadSystemOption4Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_af82a77c45cf2b64a1cfec7401114a0c7}\label{_s_i_m___p_d_d_8h_af82a77c45cf2b64a1cfec7401114a0c7}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option5\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option5\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option5\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option5\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option5\+Reg}{SIM\_PDD\_ReadSystemOption5Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option5\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT5\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads system options 5 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_i_m___p_d_d_8h_af82a77c45cf2b64a1cfec7401114a0c7}{SIM\_PDD\_ReadSystemOption5Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_ad382b0f4295f4ccbecc8499c232db4fc}\label{_s_i_m___p_d_d_8h_ad382b0f4295f4ccbecc8499c232db4fc}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option7\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option7\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option7\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option7\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option7\+Reg}{SIM\_PDD\_ReadSystemOption7Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option7\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT7\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads system options 7 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T7. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_i_m___p_d_d_8h_ad382b0f4295f4ccbecc8499c232db4fc}{SIM\_PDD\_ReadSystemOption7Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a5638eea598973845b562c79f5bdff051}\label{_s_i_m___p_d_d_8h_a5638eea598973845b562c79f5bdff051}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option8\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option8\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option8\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option8\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option8\+Reg}{SIM\_PDD\_ReadSystemOption8Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Option8\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT8\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads system options 8 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T8. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_i_m___p_d_d_8h_a5638eea598973845b562c79f5bdff051}{SIM\_PDD\_ReadSystemOption8Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a6fecce03b861e2de681718fe8589b147}\label{_s_i_m___p_d_d_8h_a6fecce03b861e2de681718fe8589b147}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Reset\+Status\+I\+D\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Reset\+Status\+I\+D\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Reset\+Status\+I\+D\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Reset\+Status\+I\+D\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Reset\+Status\+I\+D\+Reg}{SIM\_PDD\_ReadSystemResetStatusIDReg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+System\+Reset\+Status\+I\+D\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SRSID\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads system reset status and ID register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+R\+S\+ID. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_i_m___p_d_d_8h_a6fecce03b861e2de681718fe8589b147}{SIM\_PDD\_ReadSystemResetStatusIDReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_acba8d4edf37da3228ece8e1e1464c087}\label{_s_i_m___p_d_d_8h_acba8d4edf37da3228ece8e1e1464c087}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Low\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Low\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Low\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Low\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Low\+Reg}{SIM\_PDD\_ReadUniqueIdentificationLowReg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_UIDL\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads unique identification low register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+U\+I\+DL. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_i_m___p_d_d_8h_acba8d4edf37da3228ece8e1e1464c087}{SIM\_PDD\_ReadUniqueIdentificationLowReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a50585658d4772650fe403ef3b95fa2bb}\label{_s_i_m___p_d_d_8h_a50585658d4772650fe403ef3b95fa2bb}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Mid\+High\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Mid\+High\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Mid\+High\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Mid\+High\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Mid\+High\+Reg}{SIM\_PDD\_ReadUniqueIdentificationMidHighReg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Mid\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_UIDMH\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads unique identification mid-\/high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+U\+I\+D\+MH. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_i_m___p_d_d_8h_a50585658d4772650fe403ef3b95fa2bb}{SIM\_PDD\_ReadUniqueIdentificationMidHighReg}(<peripheral>\_BASE\_PTR)
      ;
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a5e539baaf2b29fa4d230759765153ca9}\label{_s_i_m___p_d_d_8h_a5e539baaf2b29fa4d230759765153ca9}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Mid\+Low\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Mid\+Low\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Mid\+Low\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Mid\+Low\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Mid\+Low\+Reg}{SIM\_PDD\_ReadUniqueIdentificationMidLowReg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Unique\+Identification\+Mid\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_UIDML\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads unique identification mid-\/low register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+U\+I\+D\+ML. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_i_m___p_d_d_8h_a5e539baaf2b29fa4d230759765153ca9}{SIM\_PDD\_ReadUniqueIdentificationMidLowReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_ac8c81ee4020912b1328a0c31f78ff533}\label{_s_i_m___p_d_d_8h_ac8c81ee4020912b1328a0c31f78ff533}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Universally\+Unique\+Identifier\+Low\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Universally\+Unique\+Identifier\+Low\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Universally\+Unique\+Identifier\+Low\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Universally\+Unique\+Identifier\+Low\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Universally\+Unique\+Identifier\+Low\+Reg}{SIM\_PDD\_ReadUniversallyUniqueIdentifierLowReg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Universally\+Unique\+Identifier\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_UUIDL\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads Universally Unique Identifier Low register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+U\+U\+I\+DL. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_i_m___p_d_d_8h_ac8c81ee4020912b1328a0c31f78ff533}{SIM\_PDD\_ReadUniversallyUniqueIdentifierLowReg}(<peripheral>
      \_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa950f4879d40384413e8af10773cf068}\label{_s_i_m___p_d_d_8h_aa950f4879d40384413e8af10773cf068}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Universally\+Unique\+Identifier\+Mid\+High\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Universally\+Unique\+Identifier\+Mid\+High\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Universally\+Unique\+Identifier\+Mid\+High\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Universally\+Unique\+Identifier\+Mid\+High\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Universally\+Unique\+Identifier\+Mid\+High\+Reg}{SIM\_PDD\_ReadUniversallyUniqueIdentifierMidHighReg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Universally\+Unique\+Identifier\+Mid\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_UUIDMH\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads Universally Unique Identifier Middle High register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+U\+U\+I\+D\+MH. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_s_i_m___p_d_d_8h_aa950f4879d40384413e8af10773cf068}{SIM\_PDD\_ReadUniversallyUniqueIdentifierMidHighReg}(<
      peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a91a0ebe15b8ad432fe587a8819737149}\label{_s_i_m___p_d_d_8h_a91a0ebe15b8ad432fe587a8819737149}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Watchdog\+Control\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Watchdog\+Control\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Watchdog\+Control\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Watchdog\+Control\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Watchdog\+Control\+Reg}{SIM\_PDD\_ReadWatchdogControlReg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Watchdog\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_WDOGCTRL\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads watchdog control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+W\+D\+O\+G\+C\+T\+RL. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_s_i_m___p_d_d_8h_a91a0ebe15b8ad432fe587a8819737149}{SIM\_PDD\_ReadWatchdogControlReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_af6fa70ac31cdb74b6f68fedd55871a5d}\label{_s_i_m___p_d_d_8h_af6fa70ac31cdb74b6f68fedd55871a5d}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C1\+H\+Z\+C\+LK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C1\+H\+Z\+C\+LK}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C1\+H\+Z\+C\+LK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C1\+H\+Z\+C\+LK}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C1\+H\+Z\+C\+LK}{SIM\_PDD\_RTC1HZCLK}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C1\+H\+Z\+C\+LK~0U}

R\+TC 1 Hz clock \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a9f5eb955004585e473d0da74715db267}\label{_s_i_m___p_d_d_8h_a9f5eb955004585e473d0da74715db267}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C32\+K\+H\+Z\+C\+LK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C32\+K\+H\+Z\+C\+LK}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C32\+K\+H\+Z\+C\+LK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C32\+K\+H\+Z\+C\+LK}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C32\+K\+H\+Z\+C\+LK}{SIM\_PDD\_RTC32KHZCLK}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C32\+K\+H\+Z\+C\+LK~0x10U}

R\+TC 32.\+768k\+Hz clock \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aaed0dcc9037fdebb60fef43da0243c00}\label{_s_i_m___p_d_d_8h_aaed0dcc9037fdebb60fef43da0243c00}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C\+\_\+\+C\+L\+K\+O\+U\+T\+Clock\+Select@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C\+\_\+\+C\+L\+K\+O\+U\+T\+Clock\+Select}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C\+\_\+\+C\+L\+K\+O\+U\+T\+Clock\+Select@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C\+\_\+\+C\+L\+K\+O\+U\+T\+Clock\+Select}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C\+\_\+\+C\+L\+K\+O\+U\+T\+Clock\+Select}{SIM\_PDD\_RTC\_CLKOUTClockSelect}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+R\+T\+C\+\_\+\+C\+L\+K\+O\+U\+T\+Clock\+Select(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_ga49ff604bc1be3844a25f00a1a6b7649d}{SIM\_SOPT2\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___s_i_m___register___masks_ga4ecc21f62a92e94e5f507a6bb5e44062}{SIM\_SOPT2\_RTCCLKOUTSEL\_MASK})))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects either the R\+TC 1 Hz clock or the 32.\+768k\+Hz clock to be output on the R\+T\+C\+\_\+\+C\+L\+K\+O\+UT pin. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & R\+T\+C\+\_\+\+C\+L\+K\+O\+UT pin clock source. This parameter is of \char`\"{}\+R\+T\+C\+\_\+\+C\+L\+K\+O\+U\+T
       pin clock source constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_aaed0dcc9037fdebb60fef43da0243c00}{SIM\_PDD\_RTC\_CLKOUTClockSelect}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_s_i_m___p_d_d_8h_af6fa70ac31cdb74b6f68fedd55871a5d}{SIM\_PDD\_RTC1HZCLK});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a0d7fa77ffe311f2b1eb8c64b5547c518}\label{_s_i_m___p_d_d_8h_a0d7fa77ffe311f2b1eb8c64b5547c518}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Alternate\+Clock\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Alternate\+Clock\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Alternate\+Clock\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Alternate\+Clock\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Alternate\+Clock\+Source}{SIM\_PDD\_SelectAdc0AlternateClockSource}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Alternate\+Clock\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT7\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_ga1859f3465bc7759ea1727d66791a4c27}{SIM\_SOPT7\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT7\_ADC0ALTCLKSRC\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects A\+D\+C0 alternate clock source. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & A\+D\+C0 alternate clock source. The user should use one from the enumerated values. This parameter is of \char`\"{}\+A\+D\+C0 alternate clock source
       constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T7. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a0d7fa77ffe311f2b1eb8c64b5547c518}{SIM\_PDD\_SelectAdc0AlternateClockSource}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_afb366d174ef72566dc6184b076bdd8b4}{SIM\_PDD\_ADC0\_ALT\_CLK\_CORE\_CLK\_DIV\_5});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a93bd146ffaba5137aa07448bbe633bc6}\label{_s_i_m___p_d_d_8h_a93bd146ffaba5137aa07448bbe633bc6}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Pre\+Trigger\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Pre\+Trigger\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Pre\+Trigger\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Pre\+Trigger\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Pre\+Trigger\+Source}{SIM\_PDD\_SelectAdc0PreTriggerSource}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Pre\+Trigger\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT7\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_ga1859f3465bc7759ea1727d66791a4c27}{SIM\_SOPT7\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___s_i_m___register___masks_ga74544c6c9d4fbc593884681ac79c796f}{SIM\_SOPT7\_ADC0PRETRGSEL\_MASK})))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the A\+D\+C0 pre-\/trigger source when alternative triggers are enabled. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & A\+D\+C0 pre-\/trigger source. The user should use one from the enumerated values. This parameter is of \char`\"{}\+A\+D\+C0 pre-\/trigger source constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T7. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a93bd146ffaba5137aa07448bbe633bc6}{SIM\_PDD\_SelectAdc0PreTriggerSource}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a811dd9dc9d649de383d243f88af6c1ca}{SIM\_PDD\_ADC0\_PRE\_TRIGGER\_A});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a07374502026966462911555784fabbe7}\label{_s_i_m___p_d_d_8h_a07374502026966462911555784fabbe7}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Trigger\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Trigger\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Trigger\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Trigger\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Trigger\+Source}{SIM\_PDD\_SelectAdc0TriggerSource}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc0\+Trigger\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT7\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_ga1859f3465bc7759ea1727d66791a4c27}{SIM\_SOPT7\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___s_i_m___register___masks_gaeda70babef834cacace2c775d62bb4ae}{SIM\_SOPT7\_ADC0TRGSEL\_MASK})))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the A\+D\+C0 trigger source when alternative triggers are functional in Stop and V\+L\+PS modes. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & A\+D\+C0 trigger source. The user should use one from the enumerated values. This parameter is of \char`\"{}\+A\+D\+C0 trigger source constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T7. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a07374502026966462911555784fabbe7}{SIM\_PDD\_SelectAdc0TriggerSource}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a9bb030c936ebce81df3aad9850c9620b}{SIM\_PDD\_ADC0\_TRIGGER\_EXTERNAL\_PIN});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa14a0ecf101f31bdce71b37f7cf07f41}\label{_s_i_m___p_d_d_8h_aa14a0ecf101f31bdce71b37f7cf07f41}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Alternate\+Clock\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Alternate\+Clock\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Alternate\+Clock\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Alternate\+Clock\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Alternate\+Clock\+Source}{SIM\_PDD\_SelectAdc1AlternateClockSource}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Alternate\+Clock\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT7\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_ga1859f3465bc7759ea1727d66791a4c27}{SIM\_SOPT7\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT7\_ADC1ALTCLKSRC\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects A\+D\+C1 alternate clock source. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & A\+D\+C1 alternate clock source. The user should use one from the enumerated values. This parameter is of \char`\"{}\+A\+D\+C1 alternate clock source
       constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T7. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_aa14a0ecf101f31bdce71b37f7cf07f41}{SIM\_PDD\_SelectAdc1AlternateClockSource}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a33b2d3ec4b31828ff2348fe3e4ab54ef}{SIM\_PDD\_ADC1\_ALT\_CLK\_CORE\_CLK\_DIV\_5});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a086b5fe1dc2cfc036d87d9193cf99f11}\label{_s_i_m___p_d_d_8h_a086b5fe1dc2cfc036d87d9193cf99f11}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Pre\+Trigger\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Pre\+Trigger\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Pre\+Trigger\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Pre\+Trigger\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Pre\+Trigger\+Source}{SIM\_PDD\_SelectAdc1PreTriggerSource}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Pre\+Trigger\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT7\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_ga1859f3465bc7759ea1727d66791a4c27}{SIM\_SOPT7\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT7\_ADC1PRETRGSEL\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the A\+D\+C1 pre-\/trigger source when alternative triggers are enabled. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & A\+D\+C1 pre-\/trigger source. The user should use one from the enumerated values. This parameter is of \char`\"{}\+A\+D\+C1 pre-\/trigger source constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T7. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a086b5fe1dc2cfc036d87d9193cf99f11}{SIM\_PDD\_SelectAdc1PreTriggerSource}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_aa68652cdabd30f7e5b66e456591e1262}{SIM\_PDD\_ADC1\_PRE\_TRIGGER\_A});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a74527d62b5e7b5ae902a7614f16f7bd2}\label{_s_i_m___p_d_d_8h_a74527d62b5e7b5ae902a7614f16f7bd2}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Trigger\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Trigger\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Trigger\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Trigger\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Trigger\+Source}{SIM\_PDD\_SelectAdc1TriggerSource}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Adc1\+Trigger\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT7\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_ga1859f3465bc7759ea1727d66791a4c27}{SIM\_SOPT7\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT7\_ADC1TRGSEL\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the A\+D\+C1 trigger source when alternative triggers are functional in Stop and V\+L\+PS modes. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & A\+D\+C1 trigger source. The user should use one from the enumerated values. This parameter is of \char`\"{}\+A\+D\+C1 trigger source constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T7. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a74527d62b5e7b5ae902a7614f16f7bd2}{SIM\_PDD\_SelectAdc1TriggerSource}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a433f3be9ca5f1763a61f93c6c0e6e665}{SIM\_PDD\_ADC1\_TRIGGER\_EXTERNAL\_PIN});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa7ae33c99fda9fd7dd020ba67e31d716}\label{_s_i_m___p_d_d_8h_aa7ae33c99fda9fd7dd020ba67e31d716}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Clk\+Out\+Pin\+Clock@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Clk\+Out\+Pin\+Clock}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Clk\+Out\+Pin\+Clock@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Clk\+Out\+Pin\+Clock}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Clk\+Out\+Pin\+Clock}{SIM\_PDD\_SelectClkOutPinClock}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Clk\+Out\+Pin\+Clock(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Clk\+Out }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_ga49ff604bc1be3844a25f00a1a6b7649d}{SIM\_SOPT2\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___s_i_m___register___masks_ga601bb7007f58e3ad5433d3538f4dcef0}{SIM\_SOPT2\_CLKOUTSEL\_MASK})))) | ( \(\backslash\)
      (uint32\_t)(ClkOut))) \(\backslash\)
  )
\end{DoxyCode}


Selects the clock to output on the C\+L\+K\+O\+UT pin. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Clk\+Out} & Clock to output on the C\+L\+K\+O\+UT pin source. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Clock to output on
       the C\+L\+K\+O\+U\+T pin constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_aa7ae33c99fda9fd7dd020ba67e31d716}{SIM\_PDD\_SelectClkOutPinClock}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_afae9d9b70c8c037f9871fbd2aad664ab}{SIM\_PDD\_CLKOUT\_BUS\_CLOCK});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a4694730999c98418e9b70f327c14ec50}\label{_s_i_m___p_d_d_8h_a4694730999c98418e9b70f327c14ec50}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+External\+Clock\+Pin@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+External\+Clock\+Pin}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+External\+Clock\+Pin@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+External\+Clock\+Pin}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+External\+Clock\+Pin}{SIM\_PDD\_SelectFtm0ExternalClockPin}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+External\+Clock\+Pin(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Ext\+Pin }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gaf236970c4ed2d9aa01898ca0f361b6e5}{SIM\_SOPT4\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT4\_FTM0CLKSEL\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(ExtPin))) \(\backslash\)
  )
\end{DoxyCode}


Selects the flex timer 0 external clock pin. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Ext\+Pin} & F\+T\+M0 external clock pin select. The user should use one from the enumerated values. This parameter is of \char`\"{}\+F\+T\+M0 external clock pin
       constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a4694730999c98418e9b70f327c14ec50}{SIM\_PDD\_SelectFtm0ExternalClockPin}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a6ab29e5541b385c397e64780aa67b6d5}{SIM\_PDD\_FTM0\_CLKIN0\_PIN});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a0492e48f04946d1d98cde109a69665d8}\label{_s_i_m___p_d_d_8h_a0492e48f04946d1d98cde109a69665d8}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Fault0\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Fault0\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Fault0\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Fault0\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Fault0\+Source}{SIM\_PDD\_SelectFtm0Fault0Source}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Fault0\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_gaf236970c4ed2d9aa01898ca0f361b6e5}{SIM\_SOPT4\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)SIM\_SOPT4\_FTM0FLT0\_MASK
      ))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the source of flex timer 0 fault 0. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Source of F\+T\+M0 fault 0. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Source of F\+T\+M0 fault 0 constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a0492e48f04946d1d98cde109a69665d8}{SIM\_PDD\_SelectFtm0Fault0Source}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_af9a3c961c98de133bcf04c3c89c9ff63}{SIM\_PDD\_FTM0\_FAULT0\_FTM0\_FLT0\_PIN});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a4e5019acf92540a6487ef1aedbb1cfb0}\label{_s_i_m___p_d_d_8h_a4e5019acf92540a6487ef1aedbb1cfb0}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Fault1\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Fault1\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Fault1\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Fault1\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Fault1\+Source}{SIM\_PDD\_SelectFtm0Fault1Source}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Fault1\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_gaf236970c4ed2d9aa01898ca0f361b6e5}{SIM\_SOPT4\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)SIM\_SOPT4\_FTM0FLT1\_MASK
      ))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the source of flex timer 0 fault 1. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Source of F\+T\+M0 fault 1. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Source of F\+T\+M0 fault 1 constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a4e5019acf92540a6487ef1aedbb1cfb0}{SIM\_PDD\_SelectFtm0Fault1Source}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a9bf8d9550523a792a050abd8a5304c20}{SIM\_PDD\_FTM0\_FAULT1\_FTM0\_FLT1\_PIN});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a5f1990e925f980befec236e6765e5c8c}\label{_s_i_m___p_d_d_8h_a5f1990e925f980befec236e6765e5c8c}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardw0are\+Trigger1\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardw0are\+Trigger1\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardw0are\+Trigger1\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardw0are\+Trigger1\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardw0are\+Trigger1\+Source}{SIM\_PDD\_SelectFtm0Hardw0areTrigger1Source}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardw0are\+Trigger1\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gaf236970c4ed2d9aa01898ca0f361b6e5}{SIM\_SOPT4\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT4\_FTM0TRG1SRC\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the source of flex timer 0 hardware trigger 1. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Source of F\+T\+M0 hardware trigger 1. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Source of F\+T\+M0 hardware
       trigger 1 constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a5f1990e925f980befec236e6765e5c8c}{SIM\_PDD\_SelectFtm0Hardw0areTrigger1Source}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a43456cbcc6335e09aa57d37ae08dd27c}{SIM\_PDD\_FTM0\_TRIGGER1\_PDB\_CHANNEL1});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_ac3535c9e9465249821969855e3cf0652}\label{_s_i_m___p_d_d_8h_ac3535c9e9465249821969855e3cf0652}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardware\+Trigger0\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardware\+Trigger0\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardware\+Trigger0\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardware\+Trigger0\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardware\+Trigger0\+Source}{SIM\_PDD\_SelectFtm0HardwareTrigger0Source}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardware\+Trigger0\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gaf236970c4ed2d9aa01898ca0f361b6e5}{SIM\_SOPT4\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT4\_FTM0TRG0SRC\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the source of flex timer 0 hardware trigger 0. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Source of F\+T\+M0 hardware trigger 0. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Source of F\+T\+M0 hardware
       trigger 0 constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_ac3535c9e9465249821969855e3cf0652}{SIM\_PDD\_SelectFtm0HardwareTrigger0Source}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_ac579cd2a8f9d32133bfc1ab27bc1c7b5}{SIM\_PDD\_FTM0\_TRIGGER0\_CMP0\_OUTPUT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a89450f0013f07469e2aabe7f4cae48a3}\label{_s_i_m___p_d_d_8h_a89450f0013f07469e2aabe7f4cae48a3}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardware\+Trigger2\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardware\+Trigger2\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardware\+Trigger2\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardware\+Trigger2\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardware\+Trigger2\+Source}{SIM\_PDD\_SelectFtm0HardwareTrigger2Source}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm0\+Hardware\+Trigger2\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gaf236970c4ed2d9aa01898ca0f361b6e5}{SIM\_SOPT4\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT4\_FTM0TRG2SRC\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the source of flex timer 0 hardware trigger 2. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Source of F\+T\+M0 hardware trigger 2. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Source of F\+T\+M0 hardware
       trigger 2 constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a89450f0013f07469e2aabe7f4cae48a3}{SIM\_PDD\_SelectFtm0HardwareTrigger2Source}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_ae5e9fa5b8492b11e3b8fd8893eac013b}{SIM\_PDD\_FTM0\_TRIGGER2\_CMP0\_OUTPUT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a54c5d98f8990a66860e35f33410d5315}\label{_s_i_m___p_d_d_8h_a54c5d98f8990a66860e35f33410d5315}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Channel0\+Input\+Capture\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Channel0\+Input\+Capture\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Channel0\+Input\+Capture\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Channel0\+Input\+Capture\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Channel0\+Input\+Capture\+Source}{SIM\_PDD\_SelectFtm1Channel0InputCaptureSource}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Channel0\+Input\+Capture\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(( \(\backslash\)
         \hyperlink{group___s_i_m___register___accessor___macros_gaf236970c4ed2d9aa01898ca0f361b6e5}{SIM\_SOPT4\_REG}(PeripheralBase)) & ( \(\backslash\)
         (uint32\_t)(~(uint32\_t)SIM\_SOPT4\_FTM1CH0SRC\_MASK)))) | ( \(\backslash\)
        (uint32\_t)(Source))) \(\backslash\)
    )
\end{DoxyCode}


Selects the source for flex timer 1 channel 0 input capture. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & F\+T\+M1 channel 0 input capture source. The user should use one from the enumerated values. This parameter is of \char`\"{}\+F\+T\+M1 channel 0 input
       capture source constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a54c5d98f8990a66860e35f33410d5315}{SIM\_PDD\_SelectFtm1Channel0InputCaptureSource}(<peripheral>
      \_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a3b5daa017c19fa768a2c0060d6f382e0}{SIM\_PDD\_FTM1\_CH0\_INPUT\_FTM1\_CH0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a82135bc276353f5ab8bb5ab5580059cf}\label{_s_i_m___p_d_d_8h_a82135bc276353f5ab8bb5ab5580059cf}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+External\+Clock\+Pin@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+External\+Clock\+Pin}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+External\+Clock\+Pin@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+External\+Clock\+Pin}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+External\+Clock\+Pin}{SIM\_PDD\_SelectFtm1ExternalClockPin}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+External\+Clock\+Pin(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Ext\+Pin }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gaf236970c4ed2d9aa01898ca0f361b6e5}{SIM\_SOPT4\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT4\_FTM1CLKSEL\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(ExtPin))) \(\backslash\)
  )
\end{DoxyCode}


Selects the flex timer 1 external clock pin. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Ext\+Pin} & F\+T\+M1 external clock pin select. The user should use one from the enumerated values. This parameter is of \char`\"{}\+F\+T\+M1 external clock pin
       constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a82135bc276353f5ab8bb5ab5580059cf}{SIM\_PDD\_SelectFtm1ExternalClockPin}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a20f06b294f917485197aa5b2a26c43d7}{SIM\_PDD\_FTM1\_CLKIN0\_PIN});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a5e656b0e1b0ede53a8b32ff7397d881e}\label{_s_i_m___p_d_d_8h_a5e656b0e1b0ede53a8b32ff7397d881e}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Fault0\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Fault0\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Fault0\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Fault0\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Fault0\+Source}{SIM\_PDD\_SelectFtm1Fault0Source}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Fault0\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_gaf236970c4ed2d9aa01898ca0f361b6e5}{SIM\_SOPT4\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)SIM\_SOPT4\_FTM1FLT0\_MASK
      ))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the source of flex timer 1 fault 0. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Source of F\+T\+M1 fault 0. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Source of F\+T\+M1 fault 0 constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a5e656b0e1b0ede53a8b32ff7397d881e}{SIM\_PDD\_SelectFtm1Fault0Source}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a5ab9efee26b04cad91b07013f9af1f6b}{SIM\_PDD\_FTM1\_FAULT0\_FTM1\_FLT0\_PIN});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a535d9947a64f4ec258b487a48c79fb4e}\label{_s_i_m___p_d_d_8h_a535d9947a64f4ec258b487a48c79fb4e}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger0\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger0\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger0\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger0\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger0\+Source}{SIM\_PDD\_SelectFtm1HardwareTrigger0Source}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger0\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gaf236970c4ed2d9aa01898ca0f361b6e5}{SIM\_SOPT4\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT4\_FTM1TRG0SRC\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the source of flex timer 1 hardware trigger 0. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Source of F\+T\+M1 hardware trigger 0. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Source of F\+T\+M1 hardware
       trigger 0 constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a535d9947a64f4ec258b487a48c79fb4e}{SIM\_PDD\_SelectFtm1HardwareTrigger0Source}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a7b4e9e01e48208115540f5b2585267bd}{SIM\_PDD\_FTM1\_TRIGGER0\_CMP0\_OUTPUT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a5f6f91688394d1a07d8f5ff5892d69b7}\label{_s_i_m___p_d_d_8h_a5f6f91688394d1a07d8f5ff5892d69b7}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger1\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger1\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger1\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger1\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger1\+Source}{SIM\_PDD\_SelectFtm1HardwareTrigger1Source}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger1\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gaf236970c4ed2d9aa01898ca0f361b6e5}{SIM\_SOPT4\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT4\_FTM1TRG1SRC\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the source of flex timer 1 hardware trigger 1. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Source of F\+T\+M1 hardware trigger 1. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Source of F\+T\+M1 hardware
       trigger 1 constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a5f6f91688394d1a07d8f5ff5892d69b7}{SIM\_PDD\_SelectFtm1HardwareTrigger1Source}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a5515a6633857a1db3739725c5292bb3b}{SIM\_PDD\_FTM1\_TRIGGER1\_PDB\_CHANNEL1});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2fdb07454ff1df9162f313402bb50bbe}\label{_s_i_m___p_d_d_8h_a2fdb07454ff1df9162f313402bb50bbe}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger2\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger2\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger2\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger2\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger2\+Source}{SIM\_PDD\_SelectFtm1HardwareTrigger2Source}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm1\+Hardware\+Trigger2\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gaf236970c4ed2d9aa01898ca0f361b6e5}{SIM\_SOPT4\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT4\_FTM1TRG2SRC\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the source of flex timer 1 hardware trigger 2. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Source of F\+T\+M1 hardware trigger 2. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Source of F\+T\+M1 hardware
       trigger 2 constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a2fdb07454ff1df9162f313402bb50bbe}{SIM\_PDD\_SelectFtm1HardwareTrigger2Source}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a37880a324b84e1cd168604d224ecee77}{SIM\_PDD\_FTM1\_TRIGGER2\_CMP0\_OUTPUT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a0ed1655d6fa247a49d065e50810b7ee9}\label{_s_i_m___p_d_d_8h_a0ed1655d6fa247a49d065e50810b7ee9}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Channel0\+Input\+Capture\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Channel0\+Input\+Capture\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Channel0\+Input\+Capture\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Channel0\+Input\+Capture\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Channel0\+Input\+Capture\+Source}{SIM\_PDD\_SelectFtm2Channel0InputCaptureSource}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Channel0\+Input\+Capture\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(( \(\backslash\)
         \hyperlink{group___s_i_m___register___accessor___macros_gaf236970c4ed2d9aa01898ca0f361b6e5}{SIM\_SOPT4\_REG}(PeripheralBase)) & ( \(\backslash\)
         (uint32\_t)(~(uint32\_t)SIM\_SOPT4\_FTM2CH0SRC\_MASK)))) | ( \(\backslash\)
        (uint32\_t)(Source))) \(\backslash\)
    )
\end{DoxyCode}


Selects the source for flex timer 2 channel 0 input capture. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & F\+T\+M2 channel 0 input capture source. The user should use one from the enumerated values. This parameter is of \char`\"{}\+F\+T\+M2 channel 0 input
       capture source constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a0ed1655d6fa247a49d065e50810b7ee9}{SIM\_PDD\_SelectFtm2Channel0InputCaptureSource}(<peripheral>
      \_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_ae65b6b3e372703dfa47944896a171765}{SIM\_PDD\_FTM2\_CH0\_INPUT\_FTM2\_CH0});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a16c749b79b321e3c76297512c5e75f4f}\label{_s_i_m___p_d_d_8h_a16c749b79b321e3c76297512c5e75f4f}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Channel1\+Input\+Capture\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Channel1\+Input\+Capture\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Channel1\+Input\+Capture\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Channel1\+Input\+Capture\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Channel1\+Input\+Capture\+Source}{SIM\_PDD\_SelectFtm2Channel1InputCaptureSource}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Channel1\+Input\+Capture\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gaf236970c4ed2d9aa01898ca0f361b6e5}{SIM\_SOPT4\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT4\_FTM2ICH1SRC\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the source for flex timer 2 channel 1 input capture. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & F\+T\+M2 channel 1 input capture source. The user should use one from the enumerated values. This parameter is of \char`\"{}\+F\+T\+M2 channel 1 input
       capture source constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a16c749b79b321e3c76297512c5e75f4f}{SIM\_PDD\_SelectFtm2Channel1InputCaptureSource}(<peripheral>
      \_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a6bcbf3edde4a6ef2ed462b060842006e}{SIM\_PDD\_FTM2\_CH1\_INPUT\_FTM2\_CH1});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_aefd191f1ce152ea3e511b919143e790b}\label{_s_i_m___p_d_d_8h_aefd191f1ce152ea3e511b919143e790b}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+External\+Clock\+Pin@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+External\+Clock\+Pin}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+External\+Clock\+Pin@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+External\+Clock\+Pin}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+External\+Clock\+Pin}{SIM\_PDD\_SelectFtm2ExternalClockPin}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+External\+Clock\+Pin(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Ext\+Pin }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gaf236970c4ed2d9aa01898ca0f361b6e5}{SIM\_SOPT4\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT4\_FTM2CLKSEL\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(ExtPin))) \(\backslash\)
  )
\end{DoxyCode}


Selects the flex timer 2 external clock pin. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Ext\+Pin} & F\+T\+M2 external clock pin select. The user should use one from the enumerated values. This parameter is of \char`\"{}\+F\+T\+M2 external clock pin
       constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_aefd191f1ce152ea3e511b919143e790b}{SIM\_PDD\_SelectFtm2ExternalClockPin}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_abe884a01c0f43bd42c3ca339a87b692f}{SIM\_PDD\_FTM2\_CLKIN0\_PIN});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_ae07f474703a980084493714acc351987}\label{_s_i_m___p_d_d_8h_ae07f474703a980084493714acc351987}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Fault0\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Fault0\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Fault0\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Fault0\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Fault0\+Source}{SIM\_PDD\_SelectFtm2Fault0Source}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Fault0\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_gaf236970c4ed2d9aa01898ca0f361b6e5}{SIM\_SOPT4\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)SIM\_SOPT4\_FTM2FLT0\_MASK
      ))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the source of flex timer 2 fault 0. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Source of F\+T\+M2 fault 0. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Source of F\+T\+M2 fault 0 constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_ae07f474703a980084493714acc351987}{SIM\_PDD\_SelectFtm2Fault0Source}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_aa6a624af395c7c29fd0ca03913fd3bd1}{SIM\_PDD\_FTM2\_FAULT0\_FTM2\_FLT0\_PIN});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a396db57c6405eb0a77a7e0d7411faf1f}\label{_s_i_m___p_d_d_8h_a396db57c6405eb0a77a7e0d7411faf1f}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger0\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger0\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger0\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger0\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger0\+Source}{SIM\_PDD\_SelectFtm2HardwareTrigger0Source}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger0\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gaf236970c4ed2d9aa01898ca0f361b6e5}{SIM\_SOPT4\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT4\_FTM2TRG0SRC\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the source of flex timer 2 hardware trigger 0. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Source of F\+T\+M2 hardware trigger 0. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Source of F\+T\+M2 hardware
       trigger 0 constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a396db57c6405eb0a77a7e0d7411faf1f}{SIM\_PDD\_SelectFtm2HardwareTrigger0Source}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a5bc4404abcd206dcca95548db1b7d7bb}{SIM\_PDD\_FTM2\_TRIGGER0\_CMP0\_OUTPUT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2b57a730db57406b49def95b809964ab}\label{_s_i_m___p_d_d_8h_a2b57a730db57406b49def95b809964ab}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger1\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger1\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger1\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger1\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger1\+Source}{SIM\_PDD\_SelectFtm2HardwareTrigger1Source}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger1\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gaf236970c4ed2d9aa01898ca0f361b6e5}{SIM\_SOPT4\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT4\_FTM2TRG1SRC\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the source of flex timer 2 hardware trigger 1. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Source of F\+T\+M2 hardware trigger 1. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Source of F\+T\+M2 hardware
       trigger 1 constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a2b57a730db57406b49def95b809964ab}{SIM\_PDD\_SelectFtm2HardwareTrigger1Source}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_ac13465b7539253da490faa1b8b50286f}{SIM\_PDD\_FTM2\_TRIGGER1\_PDB\_TRIGGER1});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a3b6399241d54a66d52213915160eeb8d}\label{_s_i_m___p_d_d_8h_a3b6399241d54a66d52213915160eeb8d}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger2\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger2\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger2\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger2\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger2\+Source}{SIM\_PDD\_SelectFtm2HardwareTrigger2Source}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm2\+Hardware\+Trigger2\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gaf236970c4ed2d9aa01898ca0f361b6e5}{SIM\_SOPT4\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT4\_FTM2TRG2SRC\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the source of flex timer 2 hardware trigger 2. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Source of F\+T\+M2 hardware trigger 2. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Source of F\+T\+M2 hardware
       trigger 2 constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a3b6399241d54a66d52213915160eeb8d}{SIM\_PDD\_SelectFtm2HardwareTrigger2Source}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a915fc94d68c95f2ff7ce39667bf4bd4d}{SIM\_PDD\_FTM2\_TRIGGER2\_CMP0\_OUTPUT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a0cd56ed4c362931b9b166dfaf621fa7b}\label{_s_i_m___p_d_d_8h_a0cd56ed4c362931b9b166dfaf621fa7b}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm\+Clock\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm\+Clock\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm\+Clock\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm\+Clock\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm\+Clock\+Source}{SIM\_PDD\_SelectFtmClockSource}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Ftm\+Clock\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_ga49ff604bc1be3844a25f00a1a6b7649d}{SIM\_SOPT2\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT2\_FTMFFCLKSEL\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the fixed frequency clock for F\+T\+M0, F\+T\+M1 and F\+T\+M2. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & F\+T\+Mx clock source. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Clock for F\+T\+Mx constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a0cd56ed4c362931b9b166dfaf621fa7b}{SIM\_PDD\_SelectFtmClockSource}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_abfef36bf24b81057625a4b3127fee360}{SIM\_PDD\_FTM\_FIXED\_FREQUENCY});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_ab462f3e4e48aa2b70e56f60bfd2cf1f4}\label{_s_i_m___p_d_d_8h_ab462f3e4e48aa2b70e56f60bfd2cf1f4}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Lptrm32k\+Hz\+Clock\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Lptrm32k\+Hz\+Clock\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Lptrm32k\+Hz\+Clock\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Lptrm32k\+Hz\+Clock\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Lptrm32k\+Hz\+Clock\+Source}{SIM\_PDD\_SelectLptrm32kHzClockSource}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Lptrm32k\+Hz\+Clock\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT1\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_ga3b7afc5db335a5be8aaa37f7fbecff72}{SIM\_SOPT1\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___s_i_m___register___masks_ga5c660cd4a6d8062e6ef4afbc17c27fa4}{SIM\_SOPT1\_OSC32KSEL\_MASK})))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the 32 k\+Hz clock source (E\+R\+C\+L\+K32K) for L\+P\+T\+MR. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Clock source. The user should use one from the enumerated values. This parameter is of \char`\"{}32 k\+Hz clock source constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_ab462f3e4e48aa2b70e56f60bfd2cf1f4}{SIM\_PDD\_SelectLptrm32kHzClockSource}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_ab46f8bd214dfe18dd7c2ee5d81414e13}{SIM\_PDD\_LPTMR\_SYSTEM\_OSCILLATOR});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a6b10629377078918a5e360cf15c096ff}\label{_s_i_m___p_d_d_8h_a6b10629377078918a5e360cf15c096ff}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart0\+Rx\+Data\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart0\+Rx\+Data\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart0\+Rx\+Data\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart0\+Rx\+Data\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart0\+Rx\+Data\+Source}{SIM\_PDD\_SelectUart0RxDataSource}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart0\+Rx\+Data\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT5\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gac3deed6e684a7bdf2dcb7559e1f183c0}{SIM\_SOPT5\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___s_i_m___register___masks_ga6160de3cd4b7169ac9095c0d0eee46f7}{SIM\_SOPT5\_UART0RXSRC\_MASK})))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the source for the U\+A\+RT 0 receive data. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Source of U\+A\+RT 0 receive data. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Source of U\+A\+R\+T 0 Rx\+D
       constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a6b10629377078918a5e360cf15c096ff}{SIM\_PDD\_SelectUart0RxDataSource}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_ae39ecf37f94809b26815a282cb486140}{SIM\_PDD\_UART0\_RX\_PIN});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a855afa02898186e546068d72957fc397}\label{_s_i_m___p_d_d_8h_a855afa02898186e546068d72957fc397}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart0\+Tx\+Data\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart0\+Tx\+Data\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart0\+Tx\+Data\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart0\+Tx\+Data\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart0\+Tx\+Data\+Source}{SIM\_PDD\_SelectUart0TxDataSource}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart0\+Tx\+Data\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT5\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gac3deed6e684a7bdf2dcb7559e1f183c0}{SIM\_SOPT5\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___s_i_m___register___masks_gac473b632c382f785d524c177ff186e0d}{SIM\_SOPT5\_UART1TXSRC\_MASK})))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the source for the U\+A\+RT 0 transmit data. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Source of U\+A\+RT 0 transmit data. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Source of U\+A\+R\+T 0 Tx\+D
       constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a855afa02898186e546068d72957fc397}{SIM\_PDD\_SelectUart0TxDataSource}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a3238c6f9e3a1fcead88f96bd8c60b893}{SIM\_PDD\_UART0\_TX\_PIN});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_ada1d2598276416a1e8ab40b0b49036d5}\label{_s_i_m___p_d_d_8h_ada1d2598276416a1e8ab40b0b49036d5}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart1\+Rx\+Data\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart1\+Rx\+Data\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart1\+Rx\+Data\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart1\+Rx\+Data\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart1\+Rx\+Data\+Source}{SIM\_PDD\_SelectUart1RxDataSource}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart1\+Rx\+Data\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT5\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gac3deed6e684a7bdf2dcb7559e1f183c0}{SIM\_SOPT5\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___s_i_m___register___masks_gaf34eb14baf5894693130af7addd8aa6f}{SIM\_SOPT5\_UART1RXSRC\_MASK})))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the source for the U\+A\+RT 1 receive data. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Source of U\+A\+RT 1 receive data. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Source of U\+A\+R\+T 1 Rx\+D
       constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_ada1d2598276416a1e8ab40b0b49036d5}{SIM\_PDD\_SelectUart1RxDataSource}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a8ca3d6a7193f2994143c424597d36bc0}{SIM\_PDD\_UART1\_RX\_PIN});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a6d04191474d0fd8bef738db5ad7ea378}\label{_s_i_m___p_d_d_8h_a6d04191474d0fd8bef738db5ad7ea378}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart1\+Tx\+Data\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart1\+Tx\+Data\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart1\+Tx\+Data\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart1\+Tx\+Data\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart1\+Tx\+Data\+Source}{SIM\_PDD\_SelectUart1TxDataSource}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Uart1\+Tx\+Data\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT5\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gac3deed6e684a7bdf2dcb7559e1f183c0}{SIM\_SOPT5\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___s_i_m___register___masks_gac473b632c382f785d524c177ff186e0d}{SIM\_SOPT5\_UART1TXSRC\_MASK})))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the source for the U\+A\+RT 1 transmit data. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Source of U\+A\+RT 1 transmit data. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Source of U\+A\+R\+T 1 Tx\+D
       constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a6d04191474d0fd8bef738db5ad7ea378}{SIM\_PDD\_SelectUart1TxDataSource}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a7271906dbd9e596a326999fd4fcccf0e}{SIM\_PDD\_UART1\_TX\_PIN});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_aad8be5389690f9c227b99a145ccd28f6}\label{_s_i_m___p_d_d_8h_aad8be5389690f9c227b99a145ccd28f6}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Watchdog\+Clockt\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Watchdog\+Clockt\+Source}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Watchdog\+Clockt\+Source@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Watchdog\+Clockt\+Source}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Watchdog\+Clockt\+Source}{SIM\_PDD\_SelectWatchdogClocktSource}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Select\+Watchdog\+Clockt\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_WDOGCTRL\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       SIM\_WDOGCTRL\_REG(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_WDOGCTRL\_WDOGCLKS\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the clock source of the watchdog. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Watchdog clock source parameter. The user should use one from the enumerated values. This parameter is of \char`\"{}\+Watchdog clock source
       constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+W\+D\+O\+G\+C\+T\+RL. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_aad8be5389690f9c227b99a145ccd28f6}{SIM\_PDD\_SelectWatchdogClocktSource}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a6949749d27bc1d8eb7ee7f8df6392e3b}{SIM\_PDD\_WDOG\_INTERNAL\_1KHZ});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a204d5be238936bc55e2f17e16745dc39}\label{_s_i_m___p_d_d_8h_a204d5be238936bc55e2f17e16745dc39}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+E\+R\+I\+E\+S\+\_\+\+I\+D\+\_\+\+V\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+M\+O\+T\+O\+R\+\_\+\+C\+O\+N\+T\+R\+OL@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+E\+R\+I\+E\+S\+\_\+\+I\+D\+\_\+\+V\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+M\+O\+T\+O\+R\+\_\+\+C\+O\+N\+T\+R\+OL}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+E\+R\+I\+E\+S\+\_\+\+I\+D\+\_\+\+V\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+M\+O\+T\+O\+R\+\_\+\+C\+O\+N\+T\+R\+OL@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+E\+R\+I\+E\+S\+\_\+\+I\+D\+\_\+\+V\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+M\+O\+T\+O\+R\+\_\+\+C\+O\+N\+T\+R\+OL}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+E\+R\+I\+E\+S\+\_\+\+I\+D\+\_\+\+V\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+M\+O\+T\+O\+R\+\_\+\+C\+O\+N\+T\+R\+OL}{SIM\_PDD\_SERIES\_ID\_V\_FAMILY\_MOTOR\_CONTROL}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+E\+R\+I\+E\+S\+\_\+\+I\+D\+\_\+\+V\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+M\+O\+T\+O\+R\+\_\+\+C\+O\+N\+T\+R\+OL~0x600000U}

V-\/family -\/ motor control series ID \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a5f55eee47a683554b521234b5e0f843d}\label{_s_i_m___p_d_d_8h_a5f55eee47a683554b521234b5e0f843d}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock1\+Output\+Divider@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock1\+Output\+Divider}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock1\+Output\+Divider@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock1\+Output\+Divider}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock1\+Output\+Divider}{SIM\_PDD\_SetClock1OutputDivider}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock1\+Output\+Divider(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Divider }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_CLKDIV1\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gaa05276138d6ba426d9977f62fa12d659}{SIM\_CLKDIV1\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)\hyperlink{group___s_i_m___register___masks_ga1bd42e75000e91999a7d8c2f94a9b606}{SIM\_CLKDIV1\_OUTDIV1\_MASK})))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(Divider) << \hyperlink{group___s_i_m___register___masks_ga2d45b701595bf4f2bc6a451508f94c25}{SIM\_CLKDIV1\_OUTDIV1\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Sets clock 1 output divider Value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Divider} & New value of the clock 1 output divider. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a5f55eee47a683554b521234b5e0f843d}{SIM\_PDD\_SetClock1OutputDivider}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_ad4089d0987d1754b072944fd82f0aa55}\label{_s_i_m___p_d_d_8h_ad4089d0987d1754b072944fd82f0aa55}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock2\+Output\+Divider@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock2\+Output\+Divider}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock2\+Output\+Divider@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock2\+Output\+Divider}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock2\+Output\+Divider}{SIM\_PDD\_SetClock2OutputDivider}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock2\+Output\+Divider(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Divider }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_CLKDIV1\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gaa05276138d6ba426d9977f62fa12d659}{SIM\_CLKDIV1\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_CLKDIV1\_OUTDIV2\_MASK)))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(Divider) << SIM\_CLKDIV1\_OUTDIV2\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Sets clock 2 output divider Value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Divider} & New value of the clock 2 output divider. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_ad4089d0987d1754b072944fd82f0aa55}{SIM\_PDD\_SetClock2OutputDivider}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_ad00d1b70e38c821d5461ecba69e651fe}\label{_s_i_m___p_d_d_8h_ad00d1b70e38c821d5461ecba69e651fe}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock4\+Output\+Divider@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock4\+Output\+Divider}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock4\+Output\+Divider@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock4\+Output\+Divider}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock4\+Output\+Divider}{SIM\_PDD\_SetClock4OutputDivider}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock4\+Output\+Divider(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Divider }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SIM\_CLKDIV1\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(( \(\backslash\)
         \hyperlink{group___s_i_m___register___accessor___macros_gaa05276138d6ba426d9977f62fa12d659}{SIM\_CLKDIV1\_REG}(PeripheralBase)) & ( \(\backslash\)
         (uint32\_t)(~(uint32\_t)\hyperlink{group___s_i_m___register___masks_gaa2a972171bb5a662e1b4993b042f7180}{SIM\_CLKDIV1\_OUTDIV4\_MASK})))) | ( \(\backslash\)
        (uint32\_t)((uint32\_t)(Divider) << \hyperlink{group___s_i_m___register___masks_ga053a7a1ffc9f3b6834679c63ca0ebe29}{SIM\_CLKDIV1\_OUTDIV4\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


Sets clock 4 output divider Value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Divider} & New value of the clock 4 output divider. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_ad00d1b70e38c821d5461ecba69e651fe}{SIM\_PDD\_SetClock4OutputDivider}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_aad37e1e6a9eca8064f25bdd182476a45}\label{_s_i_m___p_d_d_8h_aad37e1e6a9eca8064f25bdd182476a45}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock5\+Output\+Divider@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock5\+Output\+Divider}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock5\+Output\+Divider@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock5\+Output\+Divider}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock5\+Output\+Divider}{SIM\_PDD\_SetClock5OutputDivider}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock5\+Output\+Divider(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Divider }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_CLKDIV1\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_gaa05276138d6ba426d9977f62fa12d659}{SIM\_CLKDIV1\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_CLKDIV1\_OUTDIV5\_MASK)))) | ( \(\backslash\)
      (uint32\_t)((uint32\_t)(Divider) << SIM\_CLKDIV1\_OUTDIV5\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Sets clock 5 output divider Value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Divider} & New value of the clock 5 output divider. This parameter is a 3-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_aad37e1e6a9eca8064f25bdd182476a45}{SIM\_PDD\_SetClock5OutputDivider}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a4e9323fd838e8bb35be95ff19b3d52fe}\label{_s_i_m___p_d_d_8h_a4e9323fd838e8bb35be95ff19b3d52fe}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Gate@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Gate}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Gate@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Gate}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Gate}{SIM\_PDD\_SetClockGate}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Gate(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Index,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}



Enable or disable clock gate for specified device. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Index} & Parameter specifying which device will be addressed. Use constants from group \textquotesingle{}Clock gate identifiers\textquotesingle{}. This parameter is of index type. \\
\hline
{\em State} & Parameter specifying if clock gate will be enabled or disabled. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+C\+G\+C1, S\+I\+M\+\_\+\+S\+C\+G\+C2, S\+I\+M\+\_\+\+S\+C\+G\+C3, S\+I\+M\+\_\+\+S\+C\+G\+C4, S\+I\+M\+\_\+\+S\+C\+G\+C5, S\+I\+M\+\_\+\+S\+C\+G\+C6, S\+I\+M\+\_\+\+S\+C\+G\+C7, S\+I\+M\+\_\+\+S\+C\+GC (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a4e9323fd838e8bb35be95ff19b3d52fe}{SIM\_PDD\_SetClockGate}(<peripheral>\_BASE\_PTR, periphID, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a6da9d917a0af91ab0af6e4551c78c1c5}\label{_s_i_m___p_d_d_8h_a6da9d917a0af91ab0af6e4551c78c1c5}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source\+L\+P\+U\+A\+R\+T0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source\+L\+P\+U\+A\+R\+T0}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source\+L\+P\+U\+A\+R\+T0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source\+L\+P\+U\+A\+R\+T0}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source\+L\+P\+U\+A\+R\+T0}{SIM\_PDD\_SetClockSourceLPUART0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source\+L\+P\+U\+A\+R\+T0(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(( \(\backslash\)
       \hyperlink{group___s_i_m___register___accessor___macros_ga49ff604bc1be3844a25f00a1a6b7649d}{SIM\_SOPT2\_REG}(PeripheralBase)) & ( \(\backslash\)
       (uint32\_t)(~(uint32\_t)SIM\_SOPT2\_LPUARTSRC\_MASK)))) | ( \(\backslash\)
      (uint32\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Selects the clock source (in the S\+IM module). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Clock source. Possible values\+: D\+I\+S\+A\+B\+L\+E\+\_\+\+C\+L\+O\+CK, P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+O\+CK, E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK, I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK. This parameter is of \char`\"{}\+Clock
       sources\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a6da9d917a0af91ab0af6e4551c78c1c5}{SIM\_PDD\_SetClockSourceLPUART0}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_aef63ccd41ad36759e7e250288a81e88a}{SIM\_PDD\_LPUART0\_DISABLE\_CLOCK});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_afcc0a0df146221caa9106048ff62ea0c}\label{_s_i_m___p_d_d_8h_afcc0a0df146221caa9106048ff62ea0c}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source\+U\+A\+R\+T0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source\+U\+A\+R\+T0}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source\+U\+A\+R\+T0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source\+U\+A\+R\+T0}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source\+U\+A\+R\+T0}{SIM\_PDD\_SetClockSourceUART0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Clock\+Source\+U\+A\+R\+T0(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SIM\_SOPT2\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_ga49ff604bc1be3844a25f00a1a6b7649d}{SIM\_SOPT2\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___s_i_m___register___masks_ga9527f6a7148fe172b12a87e0b3b92492}{SIM\_SOPT2\_UART0SRC\_MASK}))) | ( \(\backslash\)
        (uint32\_t)(Source))) \(\backslash\)
    )
\end{DoxyCode}


Selects the clock source (in the S\+IM module). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Clock source. Possible values\+: D\+I\+S\+A\+B\+L\+E\+\_\+\+C\+L\+O\+CK, P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+O\+CK, E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK, I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK. This parameter is of \char`\"{}\+Clock
       sources\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_afcc0a0df146221caa9106048ff62ea0c}{SIM\_PDD\_SetClockSourceUART0}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a7ec1880ca8fd56beafe9d2ca9294fb8d}{SIM\_PDD\_UART0\_DISABLE\_CLOCK});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a78af9efbebfa3099e971393de66a3480}\label{_s_i_m___p_d_d_8h_a78af9efbebfa3099e971393de66a3480}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Trigger\+Delay@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Trigger\+Delay}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Trigger\+Delay@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Trigger\+Delay}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Trigger\+Delay}{SIM\_PDD\_SetTriggerDelay}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Trigger\+Delay(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Delay }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SIM\_SOPT\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(SIM\_SOPT\_REG(PeripheralBase) & (uint32\_t)(~(uint32\_t)SIM\_SOPT\_DELAY\_MASK))) | ( \(\backslash\)
        (uint32\_t)((uint32\_t)(Delay) << SIM\_SOPT\_DELAY\_SHIFT))) \(\backslash\)
    )
\end{DoxyCode}


Set A\+DC HW trigger delay. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Delay} & Parameter specifying the requested A\+DC HW trigger delay. Value should be in range from 0 to 255. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+PT, S\+I\+M\+\_\+\+S\+O\+P\+T0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a78af9efbebfa3099e971393de66a3480}{SIM\_PDD\_SetTriggerDelay}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_ac72a6d56d1891cc3672e1e45752bda63}\label{_s_i_m___p_d_d_8h_ac72a6d56d1891cc3672e1e45752bda63}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+U\+S\+B\+Clock\+Divider\+Divisor@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+U\+S\+B\+Clock\+Divider\+Divisor}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+U\+S\+B\+Clock\+Divider\+Divisor@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+U\+S\+B\+Clock\+Divider\+Divisor}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+U\+S\+B\+Clock\+Divider\+Divisor}{SIM\_PDD\_SetUSBClockDividerDivisor}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+U\+S\+B\+Clock\+Divider\+Divisor(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Divider }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SIM\_CLKDIV2\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(( \(\backslash\)
         SIM\_CLKDIV2\_REG(PeripheralBase)) & ( \(\backslash\)
         (uint32\_t)(~(uint32\_t)SIM\_CLKDIV2\_USBDIV\_MASK)))) | ( \(\backslash\)
        (uint32\_t)(Divider))) \(\backslash\)
    )
\end{DoxyCode}


Sets the divide value for the \char`\"{}\+U\+S\+B fractional clock divider\char`\"{} of the P\+L\+L/\+F\+LL clock (defined by the \char`\"{}\+U\+S\+B\+Clock\+Source\+Select\char`\"{}). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Divider} & Divisor value of the U\+SB fractional clock divider. This parameter is of \char`\"{}\+U\+S\+B fractional clock divider divisor constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_ac72a6d56d1891cc3672e1e45752bda63}{SIM\_PDD\_SetUSBClockDividerDivisor}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a4b2291570c8ab58249bbfde3862de2b4}{SIM\_PDD\_USB\_CLK\_DIVISOR\_1});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_af968176d91f6d3bbff3bf2c11bc1d45c}\label{_s_i_m___p_d_d_8h_af968176d91f6d3bbff3bf2c11bc1d45c}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+U\+S\+B\+Clock\+Divider\+Fraction@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+U\+S\+B\+Clock\+Divider\+Fraction}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+U\+S\+B\+Clock\+Divider\+Fraction@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+U\+S\+B\+Clock\+Divider\+Fraction}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+U\+S\+B\+Clock\+Divider\+Fraction}{SIM\_PDD\_SetUSBClockDividerFraction}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+U\+S\+B\+Clock\+Divider\+Fraction(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Fraction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SIM\_CLKDIV2\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(( \(\backslash\)
         SIM\_CLKDIV2\_REG(PeripheralBase)) & ( \(\backslash\)
         (uint32\_t)(~(uint32\_t)SIM\_CLKDIV2\_USBFRAC\_MASK)))) | ( \(\backslash\)
        (uint32\_t)(Fraction))) \(\backslash\)
    )
\end{DoxyCode}


Sets the fraction value for the \char`\"{}\+U\+S\+B fractional clock divider\char`\"{} of the P\+L\+L/\+F\+LL clock (defined by the \char`\"{}\+U\+S\+B\+Clock\+Source\+Select\char`\"{}). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Fraction} & Fraction value of the U\+SB fractional clock divider. This parameter is of \char`\"{}\+U\+S\+B fractional clock divider fraction constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_af968176d91f6d3bbff3bf2c11bc1d45c}{SIM\_PDD\_SetUSBClockDividerFraction}(<peripheral>\_BASE\_PTR,
\hyperlink{_s_i_m___p_d_d_8h_a5624316573fd513a12340877c0797636}{SIM\_PDD\_USB\_CLK\_FRACTION\_1});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a6f1da62c22d224dbddfad540a35564d8}\label{_s_i_m___p_d_d_8h_a6f1da62c22d224dbddfad540a35564d8}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+P\+AD@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+P\+AD}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+P\+AD@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+P\+AD}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+P\+AD}{SIM\_PDD\_SINGLE\_PAD}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+P\+AD~0U}

Single pad drive strength \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a79e877e51457663d4c6029cb20a15cad}\label{_s_i_m___p_d_d_8h_a79e877e51457663d4c6029cb20a15cad}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+U\+B\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+I\+D\+\_\+\+M\+K\+V10\+X\+X\+XX@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+U\+B\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+I\+D\+\_\+\+M\+K\+V10\+X\+X\+XX}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+U\+B\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+I\+D\+\_\+\+M\+K\+V10\+X\+X\+XX@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+U\+B\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+I\+D\+\_\+\+M\+K\+V10\+X\+X\+XX}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+U\+B\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+I\+D\+\_\+\+M\+K\+V10\+X\+X\+XX}{SIM\_PDD\_SUB\_FAMILY\_ID\_MKV10XXXX}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+U\+B\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+I\+D\+\_\+\+M\+K\+V10\+X\+X\+XX~0U}

M\+K\+V10xxxx sub-\/family device ID \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a1a3ed7b54529c9521d68c157814dbbc5}\label{_s_i_m___p_d_d_8h_a1a3ed7b54529c9521d68c157814dbbc5}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+128\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+128\+KB}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+128\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+128\+KB}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+128\+KB}{SIM\_PDD\_SYSTEM\_SRAM\_128KB}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+128\+KB~0x8000U}

System S\+R\+AM size is 128kB \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ab2cfa764cb833cc282f1fca030c9f6c5}\label{_s_i_m___p_d_d_8h_ab2cfa764cb833cc282f1fca030c9f6c5}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+16\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+16\+KB}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+16\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+16\+KB}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+16\+KB}{SIM\_PDD\_SYSTEM\_SRAM\_16KB}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+16\+KB~0x2000U}

System S\+R\+AM size is 16kB \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a5bf6c3ae4659e097bd3aa9bdfaf147cc}\label{_s_i_m___p_d_d_8h_a5bf6c3ae4659e097bd3aa9bdfaf147cc}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+24\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+24\+KB}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+24\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+24\+KB}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+24\+KB}{SIM\_PDD\_SYSTEM\_SRAM\_24KB}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+24\+KB~0x3000U}

System S\+R\+AM size is 24kB \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ad585cb0d933f3d1b04ffe7c4cf04a30b}\label{_s_i_m___p_d_d_8h_ad585cb0d933f3d1b04ffe7c4cf04a30b}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+256\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+256\+KB}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+256\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+256\+KB}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+256\+KB}{SIM\_PDD\_SYSTEM\_SRAM\_256KB}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+256\+KB~0x9000U}

System S\+R\+AM size is 256kB \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ac9267d1b8488dad40fd6520f0c0b29a7}\label{_s_i_m___p_d_d_8h_ac9267d1b8488dad40fd6520f0c0b29a7}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+32\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+32\+KB}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+32\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+32\+KB}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+32\+KB}{SIM\_PDD\_SYSTEM\_SRAM\_32KB}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+32\+KB~0x4000U}

System S\+R\+AM size is 32kB \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a4d63c8757b146e989be0db6b3f809ccb}\label{_s_i_m___p_d_d_8h_a4d63c8757b146e989be0db6b3f809ccb}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+48\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+48\+KB}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+48\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+48\+KB}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+48\+KB}{SIM\_PDD\_SYSTEM\_SRAM\_48KB}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+48\+KB~0x5000U}

System S\+R\+AM size is 48kB \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a325313316fb9e9807ab536b1c89c8d13}\label{_s_i_m___p_d_d_8h_a325313316fb9e9807ab536b1c89c8d13}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+64\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+64\+KB}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+64\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+64\+KB}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+64\+KB}{SIM\_PDD\_SYSTEM\_SRAM\_64KB}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+64\+KB~0x6000U}

System S\+R\+AM size is 64kB \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2a52ed1263fde536dc74b12452b09559}\label{_s_i_m___p_d_d_8h_a2a52ed1263fde536dc74b12452b09559}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+8\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+8\+KB}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+8\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+8\+KB}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+8\+KB}{SIM\_PDD\_SYSTEM\_SRAM\_8KB}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+8\+KB~0x1000U}

System S\+R\+AM size is 8kB \mbox{\Hypertarget{_s_i_m___p_d_d_8h_af1fa7821bd6ca61df9d5d0a447fb7a20}\label{_s_i_m___p_d_d_8h_af1fa7821bd6ca61df9d5d0a447fb7a20}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+96\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+96\+KB}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+96\+KB@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+96\+KB}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+96\+KB}{SIM\_PDD\_SYSTEM\_SRAM\_96KB}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+S\+R\+A\+M\+\_\+96\+KB~0x7000U}

System S\+R\+AM size is 96kB \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a57201ee12f4f557b05d70a2492ba1d95}\label{_s_i_m___p_d_d_8h_a57201ee12f4f557b05d70a2492ba1d95}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_UART0\_CMP0\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT~0x4U}

C\+M\+P0 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa6e3d9a9b700bc682339e4a2a5b603de}\label{_s_i_m___p_d_d_8h_aa6e3d9a9b700bc682339e4a2a5b603de}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_UART0\_CMP1\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT~0x8U}

C\+M\+P1 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a7ec1880ca8fd56beafe9d2ca9294fb8d}\label{_s_i_m___p_d_d_8h_a7ec1880ca8fd56beafe9d2ca9294fb8d}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+C\+L\+O\+CK}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+C\+L\+O\+CK}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+C\+L\+O\+CK}{SIM\_PDD\_UART0\_DISABLE\_CLOCK}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+C\+L\+O\+CK~0U}

Disable the clock. \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a33de895d093f2295463bba2a94e6ad5d}\label{_s_i_m___p_d_d_8h_a33de895d093f2295463bba2a94e6ad5d}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK}{SIM\_PDD\_UART0\_EXTERNAL\_REF\_CLOCK}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK~0x8000000U}

External reference clock. \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ac09f014de5e56cbd0e5d3625b94e2fc1}\label{_s_i_m___p_d_d_8h_ac09f014de5e56cbd0e5d3625b94e2fc1}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK}{SIM\_PDD\_UART0\_INTERNAL\_REF\_CLOCK}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+\_\+\+C\+L\+O\+CK~0x\+C000000U}

Internal reference clock. \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ab5855ba61689966df9ffeea078c98fa7}\label{_s_i_m___p_d_d_8h_ab5855ba61689966df9ffeea078c98fa7}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+O\+CK}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+O\+CK@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+O\+CK}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+O\+CK}{SIM\_PDD\_UART0\_PLL\_FLL\_CLOCK}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+P\+L\+L\+\_\+\+F\+L\+L\+\_\+\+C\+L\+O\+CK~0x4000000U}

M\+CG P\+LL or F\+LL clock. \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ae39ecf37f94809b26815a282cb486140}\label{_s_i_m___p_d_d_8h_ae39ecf37f94809b26815a282cb486140}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+R\+X\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+R\+X\+\_\+\+P\+IN}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+R\+X\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+R\+X\+\_\+\+P\+IN}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+R\+X\+\_\+\+P\+IN}{SIM\_PDD\_UART0\_RX\_PIN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+R\+X\+\_\+\+P\+IN~0U}

U\+A\+R\+T1\+\_\+\+RX pin \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a3238c6f9e3a1fcead88f96bd8c60b893}\label{_s_i_m___p_d_d_8h_a3238c6f9e3a1fcead88f96bd8c60b893}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+IN}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+IN}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+IN}{SIM\_PDD\_UART0\_TX\_PIN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+IN~0U}

U\+A\+R\+T1\+\_\+\+TX pin \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a5a16c151a71bf7b8d5b7bcaef5190d89}\label{_s_i_m___p_d_d_8h_a5a16c151a71bf7b8d5b7bcaef5190d89}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H\+A\+N\+N\+E\+L0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H\+A\+N\+N\+E\+L0}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H\+A\+N\+N\+E\+L0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H\+A\+N\+N\+E\+L0}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H\+A\+N\+N\+E\+L0}{SIM\_PDD\_UART0\_TX\_PIN\_MUDULATED\_FTM1\_CHANNEL0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H\+A\+N\+N\+E\+L0~0x10U}

U\+A\+R\+T1 Tx pin modulated with F\+T\+M1 channel 0 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_add7b7126078400345251cea3789e8ca4}\label{_s_i_m___p_d_d_8h_add7b7126078400345251cea3789e8ca4}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H\+A\+N\+N\+E\+L0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H\+A\+N\+N\+E\+L0}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H\+A\+N\+N\+E\+L0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H\+A\+N\+N\+E\+L0}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H\+A\+N\+N\+E\+L0}{SIM\_PDD\_UART0\_TX\_PIN\_MUDULATED\_FTM2\_CHANNEL0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T0\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H\+A\+N\+N\+E\+L0~0x20U}

U\+A\+R\+T1 Tx pin modulated with F\+T\+M2 channel 0 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a5641b712021cd631f703272bd4e1a9ce}\label{_s_i_m___p_d_d_8h_a5641b712021cd631f703272bd4e1a9ce}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_UART1\_CMP0\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+C\+M\+P0\+\_\+\+O\+U\+T\+P\+UT~0x40U}

C\+M\+P0 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a69235b093f19e3a4dfb31f77d1ab4530}\label{_s_i_m___p_d_d_8h_a69235b093f19e3a4dfb31f77d1ab4530}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT}{SIM\_PDD\_UART1\_CMP1\_OUTPUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+C\+M\+P1\+\_\+\+O\+U\+T\+P\+UT~0x80U}

C\+M\+P1 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a8ca3d6a7193f2994143c424597d36bc0}\label{_s_i_m___p_d_d_8h_a8ca3d6a7193f2994143c424597d36bc0}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+R\+X\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+R\+X\+\_\+\+P\+IN}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+R\+X\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+R\+X\+\_\+\+P\+IN}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+R\+X\+\_\+\+P\+IN}{SIM\_PDD\_UART1\_RX\_PIN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+R\+X\+\_\+\+P\+IN~0U}

U\+A\+R\+T1\+\_\+\+RX pin \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a7271906dbd9e596a326999fd4fcccf0e}\label{_s_i_m___p_d_d_8h_a7271906dbd9e596a326999fd4fcccf0e}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+IN}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+IN}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+IN}{SIM\_PDD\_UART1\_TX\_PIN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+IN~0U}

U\+A\+R\+T1\+\_\+\+TX pin \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a9c0bd603c5b223a2a16540236dc26da8}\label{_s_i_m___p_d_d_8h_a9c0bd603c5b223a2a16540236dc26da8}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H\+A\+N\+N\+E\+L0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H\+A\+N\+N\+E\+L0}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H\+A\+N\+N\+E\+L0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H\+A\+N\+N\+E\+L0}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H\+A\+N\+N\+E\+L0}{SIM\_PDD\_UART1\_TX\_PIN\_MUDULATED\_FTM1\_CHANNEL0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M1\+\_\+\+C\+H\+A\+N\+N\+E\+L0~0x10U}

U\+A\+R\+T1 Tx pin modulated with F\+T\+M1 channel 0 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a9c716f2809b8937a8dffdba8d1d72fe6}\label{_s_i_m___p_d_d_8h_a9c716f2809b8937a8dffdba8d1d72fe6}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H\+A\+N\+N\+E\+L0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H\+A\+N\+N\+E\+L0}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H\+A\+N\+N\+E\+L0@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H\+A\+N\+N\+E\+L0}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H\+A\+N\+N\+E\+L0}{SIM\_PDD\_UART1\_TX\_PIN\_MUDULATED\_FTM2\_CHANNEL0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+A\+R\+T1\+\_\+\+T\+X\+\_\+\+P\+I\+N\+\_\+\+M\+U\+D\+U\+L\+A\+T\+E\+D\+\_\+\+F\+T\+M2\+\_\+\+C\+H\+A\+N\+N\+E\+L0~0x20U}

U\+A\+R\+T1 Tx pin modulated with F\+T\+M2 channel 0 output \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a4b2291570c8ab58249bbfde3862de2b4}\label{_s_i_m___p_d_d_8h_a4b2291570c8ab58249bbfde3862de2b4}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+1}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+1}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+1}{SIM\_PDD\_USB\_CLK\_DIVISOR\_1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+1~0U}

U\+SB fractional clock divider = Set\+U\+S\+B\+Clock\+Divider\+Fraction / 1 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a0dbb0338322e58065ae91afea9454c8e}\label{_s_i_m___p_d_d_8h_a0dbb0338322e58065ae91afea9454c8e}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+2@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+2}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+2@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+2}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+2}{SIM\_PDD\_USB\_CLK\_DIVISOR\_2}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+2~0x2U}

U\+SB fractional clock divider = Set\+U\+S\+B\+Clock\+Divider\+Fraction / 2 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2bd46b5c5b0fd7448f9c59f1817925de}\label{_s_i_m___p_d_d_8h_a2bd46b5c5b0fd7448f9c59f1817925de}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+3@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+3}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+3@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+3}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+3}{SIM\_PDD\_USB\_CLK\_DIVISOR\_3}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+3~0x4U}

U\+SB fractional clock divider = Set\+U\+S\+B\+Clock\+Divider\+Fraction / 3 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a539494e593b0c5edc6ffa0e436542cd7}\label{_s_i_m___p_d_d_8h_a539494e593b0c5edc6ffa0e436542cd7}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+4@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+4}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+4@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+4}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+4}{SIM\_PDD\_USB\_CLK\_DIVISOR\_4}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+4~0x6U}

U\+SB fractional clock divider = Set\+U\+S\+B\+Clock\+Divider\+Fraction / 4 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2bc164c7a4be8c70f9ce5ec55ef30a4f}\label{_s_i_m___p_d_d_8h_a2bc164c7a4be8c70f9ce5ec55ef30a4f}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+5@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+5}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+5@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+5}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+5}{SIM\_PDD\_USB\_CLK\_DIVISOR\_5}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+5~0x8U}

U\+SB fractional clock divider = Set\+U\+S\+B\+Clock\+Divider\+Fraction / 5 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a91320ddf404868b39cc87e9129495a42}\label{_s_i_m___p_d_d_8h_a91320ddf404868b39cc87e9129495a42}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+6@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+6}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+6@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+6}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+6}{SIM\_PDD\_USB\_CLK\_DIVISOR\_6}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+6~0x\+AU}

U\+SB fractional clock divider = Set\+U\+S\+B\+Clock\+Divider\+Fraction / 6 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ad358af80e64dd3cb0d2a49c9795d3f6b}\label{_s_i_m___p_d_d_8h_ad358af80e64dd3cb0d2a49c9795d3f6b}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+7@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+7}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+7@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+7}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+7}{SIM\_PDD\_USB\_CLK\_DIVISOR\_7}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+7~0x\+CU}

U\+SB fractional clock divider = Set\+U\+S\+B\+Clock\+Divider\+Fraction / 7 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_adcf50963c90a8d52723c261a8d03967a}\label{_s_i_m___p_d_d_8h_adcf50963c90a8d52723c261a8d03967a}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+8@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+8}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+8@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+8}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+8}{SIM\_PDD\_USB\_CLK\_DIVISOR\_8}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+V\+I\+S\+O\+R\+\_\+8~0x\+EU}

U\+SB fractional clock divider = Set\+U\+S\+B\+Clock\+Divider\+Fraction / 8 \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a5624316573fd513a12340877c0797636}\label{_s_i_m___p_d_d_8h_a5624316573fd513a12340877c0797636}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+\_\+1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+\_\+1}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+\_\+1@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+\_\+1}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+\_\+1}{SIM\_PDD\_USB\_CLK\_FRACTION\_1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+\_\+1~0U}

U\+SB fractional clock divider = 1 / Set\+U\+S\+B\+Clock\+Divider\+Divisor \mbox{\Hypertarget{_s_i_m___p_d_d_8h_ad30b3003a166fbdceb27b8fef2b094f4}\label{_s_i_m___p_d_d_8h_ad30b3003a166fbdceb27b8fef2b094f4}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+\_\+2@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+\_\+2}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+\_\+2@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+\_\+2}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+\_\+2}{SIM\_PDD\_USB\_CLK\_FRACTION\_2}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+\_\+2~0x1U}

U\+SB fractional clock divider = 2 / Set\+U\+S\+B\+Clock\+Divider\+Divisor \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a446ed665dbd29a8ec03456b79e815b6e}\label{_s_i_m___p_d_d_8h_a446ed665dbd29a8ec03456b79e815b6e}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+IN}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+IN@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+IN}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+IN}{SIM\_PDD\_USB\_CLKIN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+C\+L\+K\+IN~0U}

External bypass clock (U\+S\+B\+\_\+\+C\+L\+K\+IN) \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a398475e49c2e6dadd2e93177913a6aa7}\label{_s_i_m___p_d_d_8h_a398475e49c2e6dadd2e93177913a6aa7}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+ER@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+ER}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+ER@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+ER}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+ER}{SIM\_PDD\_USB\_FRACTIONAL\_DIVIDER}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+\_\+\+F\+R\+A\+C\+T\+I\+O\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+ER~0x40000U}

M\+CG P\+L\+L/\+F\+LL clock divided by the U\+SB fractional divider \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a4884c487d1c4d7681dc75800f82ca8f6}\label{_s_i_m___p_d_d_8h_a4884c487d1c4d7681dc75800f82ca8f6}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+Clock\+Source\+Select@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+Clock\+Source\+Select}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+Clock\+Source\+Select@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+Clock\+Source\+Select}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+Clock\+Source\+Select}{SIM\_PDD\_USBClockSourceSelect}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+U\+S\+B\+Clock\+Source\+Select(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SIM\_SOPT2\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(( \(\backslash\)
        (uint32\_t)(\hyperlink{group___s_i_m___register___accessor___macros_ga49ff604bc1be3844a25f00a1a6b7649d}{SIM\_SOPT2\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___s_i_m___register___masks_ga1caf7ffe2555eb59ed410110b6aba463}{SIM\_SOPT2\_USBSRC\_MASK}))) | ( \(\backslash\)
        (uint32\_t)(Source))) \(\backslash\)
    )
\end{DoxyCode}


Selects the clock source for the U\+SB 48 M\+Hz clock. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & U\+SB clock source. This parameter is of \char`\"{}\+U\+S\+B clock source
       constants\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a4884c487d1c4d7681dc75800f82ca8f6}{SIM\_PDD\_USBClockSourceSelect}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_s_i_m___p_d_d_8h_a446ed665dbd29a8ec03456b79e815b6e}{SIM\_PDD\_USB\_CLKIN});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2023a2c0cc642e55466795c9f1c2ba19}\label{_s_i_m___p_d_d_8h_a2023a2c0cc642e55466795c9f1c2ba19}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+V\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+I\+D\+\_\+\+M\+K\+W24\+ZX@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+V\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+I\+D\+\_\+\+M\+K\+W24\+ZX}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+V\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+I\+D\+\_\+\+M\+K\+W24\+ZX@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+V\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+I\+D\+\_\+\+M\+K\+W24\+ZX}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+V\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+I\+D\+\_\+\+M\+K\+W24\+ZX}{SIM\_PDD\_V\_FAMILY\_ID\_MKW24ZX}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+V\+\_\+\+F\+A\+M\+I\+L\+Y\+\_\+\+I\+D\+\_\+\+M\+K\+W24\+ZX~0x60U}

M\+K\+W24\+Zx W-\/family device ID \mbox{\Hypertarget{_s_i_m___p_d_d_8h_a6949749d27bc1d8eb7ee7f8df6392e3b}\label{_s_i_m___p_d_d_8h_a6949749d27bc1d8eb7ee7f8df6392e3b}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+W\+D\+O\+G\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+1\+K\+HZ@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+W\+D\+O\+G\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+1\+K\+HZ}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+W\+D\+O\+G\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+1\+K\+HZ@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+W\+D\+O\+G\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+1\+K\+HZ}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+W\+D\+O\+G\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+1\+K\+HZ}{SIM\_PDD\_WDOG\_INTERNAL\_1KHZ}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+W\+D\+O\+G\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+1\+K\+HZ~0U}

Internal 1 k\+Hz clock is source to watchdog \mbox{\Hypertarget{_s_i_m___p_d_d_8h_af9f011ad34216a067ae130b28156d8a7}\label{_s_i_m___p_d_d_8h_af9f011ad34216a067ae130b28156d8a7}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+W\+D\+O\+G\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+W\+D\+O\+G\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+W\+D\+O\+G\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+W\+D\+O\+G\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+W\+D\+O\+G\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE}{SIM\_PDD\_WDOG\_INTERNAL\_REFERENCE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+W\+D\+O\+G\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+R\+E\+F\+E\+R\+E\+N\+CE~0x2U}

Internal reference clock (M\+C\+G\+I\+R\+C\+LK) is source to watchdog \mbox{\Hypertarget{_s_i_m___p_d_d_8h_af34e63bca6285b71283bb5ced512b8fc}\label{_s_i_m___p_d_d_8h_af34e63bca6285b71283bb5ced512b8fc}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Flash\+Configuration1\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Flash\+Configuration1\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Flash\+Configuration1\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Flash\+Configuration1\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Flash\+Configuration1\+Reg}{SIM\_PDD\_WriteFlashConfiguration1Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Flash\+Configuration1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_FCFG1\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into flash configuration 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the flash configuration 1 register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+F\+C\+F\+G1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_af34e63bca6285b71283bb5ced512b8fc}{SIM\_PDD\_WriteFlashConfiguration1Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a1771a24922f56ba1d39cd4fd3a576e34}\label{_s_i_m___p_d_d_8h_a1771a24922f56ba1d39cd4fd3a576e34}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Pin\+Selection0\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Pin\+Selection0\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Pin\+Selection0\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Pin\+Selection0\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Pin\+Selection0\+Reg}{SIM\_PDD\_WritePinSelection0Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Pin\+Selection0\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_PINSEL\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into pin selection 0 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the pin selection 0 register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+P\+I\+N\+S\+EL, S\+I\+M\+\_\+\+P\+I\+N\+S\+E\+L0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a1771a24922f56ba1d39cd4fd3a576e34}{SIM\_PDD\_WritePinSelection0Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a2010ec8c0e293111f049fd919d071320}\label{_s_i_m___p_d_d_8h_a2010ec8c0e293111f049fd919d071320}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Pin\+Selection1\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Pin\+Selection1\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Pin\+Selection1\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Pin\+Selection1\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Pin\+Selection1\+Reg}{SIM\_PDD\_WritePinSelection1Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Pin\+Selection1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_PINSEL1\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into pin selection 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the pin selection 1 register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+P\+I\+N\+S\+E\+L1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a2010ec8c0e293111f049fd919d071320}{SIM\_PDD\_WritePinSelection1Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a3295e988ce105646f13c37dd9f573074}\label{_s_i_m___p_d_d_8h_a3295e988ce105646f13c37dd9f573074}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider1\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider1\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider1\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider1\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider1\+Reg}{SIM\_PDD\_WriteSystemClockDivider1Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_CLKDIV1\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into system clock divider 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the system clock divider 1 register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a3295e988ce105646f13c37dd9f573074}{SIM\_PDD\_WriteSystemClockDivider1Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa7188b16411e237cd514490f2b0e17ec}\label{_s_i_m___p_d_d_8h_aa7188b16411e237cd514490f2b0e17ec}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider2\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider2\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider2\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider2\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider2\+Reg}{SIM\_PDD\_WriteSystemClockDivider2Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_CLKDIV2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into system clock divider 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the system clock divider 2 register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_aa7188b16411e237cd514490f2b0e17ec}{SIM\_PDD\_WriteSystemClockDivider2Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_ad8abf5f49aeea1c5bbcf156b2495c806}\label{_s_i_m___p_d_d_8h_ad8abf5f49aeea1c5bbcf156b2495c806}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider\+Reg}{SIM\_PDD\_WriteSystemClockDividerReg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Divider\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_CLKDIV\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into system clock divider register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the system clock divider register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+C\+L\+K\+D\+IV. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_ad8abf5f49aeea1c5bbcf156b2495c806}{SIM\_PDD\_WriteSystemClockDividerReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_aac4f56f58ca95ad2e4daf5f0d11098b2}\label{_s_i_m___p_d_d_8h_aac4f56f58ca95ad2e4daf5f0d11098b2}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control4\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control4\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control4\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control4\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control4\+Reg}{SIM\_PDD\_WriteSystemClockGatingControl4Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control4\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SCGC4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into system clock gating control 4 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the system clock gating control 4 register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+C\+G\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_aac4f56f58ca95ad2e4daf5f0d11098b2}{SIM\_PDD\_WriteSystemClockGatingControl4Reg}(<peripheral>\_BASE\_PTR, 1
      );
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a6f2028a85718303ecee8e87827aaa52a}\label{_s_i_m___p_d_d_8h_a6f2028a85718303ecee8e87827aaa52a}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control5\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control5\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control5\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control5\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control5\+Reg}{SIM\_PDD\_WriteSystemClockGatingControl5Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control5\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SCGC5\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into system clock gating control 5 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the system clock gating control 5 register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+C\+G\+C5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a6f2028a85718303ecee8e87827aaa52a}{SIM\_PDD\_WriteSystemClockGatingControl5Reg}(<peripheral>\_BASE\_PTR, 1
      );
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_aa780aa12968b4839f56a8e3012e6f4e7}\label{_s_i_m___p_d_d_8h_aa780aa12968b4839f56a8e3012e6f4e7}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control6\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control6\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control6\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control6\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control6\+Reg}{SIM\_PDD\_WriteSystemClockGatingControl6Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control6\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SCGC6\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into system clock gating control 6 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the system clock gating control 6 register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+C\+G\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_aa780aa12968b4839f56a8e3012e6f4e7}{SIM\_PDD\_WriteSystemClockGatingControl6Reg}(<peripheral>\_BASE\_PTR, 1
      );
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_adc351f4b97a8f1ff027ee7e7ab2a8af7}\label{_s_i_m___p_d_d_8h_adc351f4b97a8f1ff027ee7e7ab2a8af7}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control7\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control7\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control7\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control7\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control7\+Reg}{SIM\_PDD\_WriteSystemClockGatingControl7Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Clock\+Gating\+Control7\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SCGC7\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into system clock gating control 7 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the system clock gating control 7 register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+C\+G\+C7. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_adc351f4b97a8f1ff027ee7e7ab2a8af7}{SIM\_PDD\_WriteSystemClockGatingControl7Reg}(<peripheral>\_BASE\_PTR, 1
      );
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a21c3c4753b0e00ba6605fdc7d2b6bb3b}\label{_s_i_m___p_d_d_8h_a21c3c4753b0e00ba6605fdc7d2b6bb3b}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option0\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option0\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option0\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option0\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option0\+Reg}{SIM\_PDD\_WriteSystemOption0Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option0\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      SIM\_SOPT\_REG(PeripheralBase) = \(\backslash\)
       (uint32\_t)(Value) \(\backslash\)
    )
\end{DoxyCode}


Writes new value specified by the Value parameter into system options 0 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the system options 0 register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+PT, S\+I\+M\+\_\+\+S\+O\+P\+T0 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a21c3c4753b0e00ba6605fdc7d2b6bb3b}{SIM\_PDD\_WriteSystemOption0Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a8c968f11bb135ca5ddc5b8c2558e6242}\label{_s_i_m___p_d_d_8h_a8c968f11bb135ca5ddc5b8c2558e6242}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option1\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option1\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option1\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option1\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option1\+Reg}{SIM\_PDD\_WriteSystemOption1Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT1\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into system options 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the system options 1 register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a8c968f11bb135ca5ddc5b8c2558e6242}{SIM\_PDD\_WriteSystemOption1Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_acd0dbce0278f768c3e7d10215e4e4e86}\label{_s_i_m___p_d_d_8h_acd0dbce0278f768c3e7d10215e4e4e86}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option2\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option2\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option2\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option2\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option2\+Reg}{SIM\_PDD\_WriteSystemOption2Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT2\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into system options 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the system options 2 register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_acd0dbce0278f768c3e7d10215e4e4e86}{SIM\_PDD\_WriteSystemOption2Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_aac96c48cc813fd188212e97ffda89020}\label{_s_i_m___p_d_d_8h_aac96c48cc813fd188212e97ffda89020}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option4\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option4\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option4\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option4\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option4\+Reg}{SIM\_PDD\_WriteSystemOption4Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option4\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT4\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into system options 4 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the system options 4 register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_aac96c48cc813fd188212e97ffda89020}{SIM\_PDD\_WriteSystemOption4Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a09091ad09b5af5cfb63e9e35ab114759}\label{_s_i_m___p_d_d_8h_a09091ad09b5af5cfb63e9e35ab114759}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option5\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option5\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option5\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option5\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option5\+Reg}{SIM\_PDD\_WriteSystemOption5Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option5\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT5\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into system options 5 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the system options 5 register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a09091ad09b5af5cfb63e9e35ab114759}{SIM\_PDD\_WriteSystemOption5Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_ab1db5152f7f4820d180fbcac35465abd}\label{_s_i_m___p_d_d_8h_ab1db5152f7f4820d180fbcac35465abd}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option7\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option7\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option7\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option7\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option7\+Reg}{SIM\_PDD\_WriteSystemOption7Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option7\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT7\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into system options 7 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the system options 7 register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T7. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_ab1db5152f7f4820d180fbcac35465abd}{SIM\_PDD\_WriteSystemOption7Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_af07da1420405bdd52b66b38920c8d0b5}\label{_s_i_m___p_d_d_8h_af07da1420405bdd52b66b38920c8d0b5}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option8\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option8\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option8\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option8\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option8\+Reg}{SIM\_PDD\_WriteSystemOption8Reg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+System\+Option8\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_SOPT8\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into system options 8 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the system options 8 register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+S\+O\+P\+T8. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_af07da1420405bdd52b66b38920c8d0b5}{SIM\_PDD\_WriteSystemOption8Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_s_i_m___p_d_d_8h_a93aa3139d29ebb11b46591d264db98de}\label{_s_i_m___p_d_d_8h_a93aa3139d29ebb11b46591d264db98de}} 
\index{S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}!S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Watchdog\+Control\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Watchdog\+Control\+Reg}}
\index{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Watchdog\+Control\+Reg@{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Watchdog\+Control\+Reg}!S\+I\+M\+\_\+\+P\+D\+D.\+h@{S\+I\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Watchdog\+Control\+Reg}{SIM\_PDD\_WriteWatchdogControlReg}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Watchdog\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    SIM\_WDOGCTRL\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes new value specified by the Value parameter into watchdog control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the watchdog control register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: S\+I\+M\+\_\+\+W\+D\+O\+G\+C\+T\+RL. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_s_i_m___p_d_d_8h_a93aa3139d29ebb11b46591d264db98de}{SIM\_PDD\_WriteWatchdogControlReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
