#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Mon Feb 16 15:02:30 2026
# Process ID         : 7256
# Current directory  : C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/system_axi_mem_intercon_imp_xbar_2_synth_1
# Command line       : vivado.exe -log system_axi_mem_intercon_imp_xbar_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_mem_intercon_imp_xbar_2.tcl
# Log file           : C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/system_axi_mem_intercon_imp_xbar_2_synth_1/system_axi_mem_intercon_imp_xbar_2.vds
# Journal file       : C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/system_axi_mem_intercon_imp_xbar_2_synth_1\vivado.jou
# Running On         : DESKTOP-NPTK7VQ
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-1235U
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 8259 MB
# Swap memory        : 12884 MB
# Total Virtual      : 21144 MB
# Available Virtual  : 4505 MB
#-----------------------------------------------------------
source system_axi_mem_intercon_imp_xbar_2.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 526.797 ; gain = 222.691
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.cache/ip 
Command: synth_design -top system_axi_mem_intercon_imp_xbar_2 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19612
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1317.484 ; gain = 539.480
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_axi_mem_intercon_imp_xbar_2' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_xbar_2/synth/system_axi_mem_intercon_imp_xbar_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_axi_crossbar' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_crossbar' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_si_transactor' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_addr_decoder' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_carry_and' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_carry_and' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_addr_decoder' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_36_axic_srl_fifo' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_36_ndeep_srl' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165484]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165484]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_36_ndeep_srl' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_36_axic_srl_fifo' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_si_transactor' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_si_transactor__parameterized0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_si_transactor__parameterized0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_si_transactor__parameterized1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_si_transactor__parameterized1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3791]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_splitter' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_splitter' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_wdata_router' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_36_axic_reg_srl_fifo' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_36_ndeep_srl__parameterized0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_36_ndeep_srl__parameterized0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_36_axic_reg_srl_fifo' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_wdata_router' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4724]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_addr_decoder__parameterized0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_addr_decoder__parameterized0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_addr_decoder__parameterized1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_addr_decoder__parameterized1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_36_axic_srl_fifo__parameterized0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_36_ndeep_srl__parameterized1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_36_ndeep_srl__parameterized1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_36_axic_srl_fifo__parameterized0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_wdata_mux' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_36_axic_reg_srl_fifo__parameterized0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_36_axic_reg_srl_fifo__parameterized0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_wdata_mux' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axi_register_slice' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized2' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice__parameterized2' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axi_register_slice' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_36_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_36_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_addr_decoder__parameterized2' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_addr_decoder__parameterized2' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_36_axic_srl_fifo__parameterized1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_36_ndeep_srl__parameterized2' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_36_ndeep_srl__parameterized2' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_36_axic_srl_fifo__parameterized1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:694]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_wdata_mux__parameterized0' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_36_axic_reg_srl_fifo__parameterized1' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:982]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_36_axic_reg_srl_fifo__parameterized1' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:884]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_wdata_mux__parameterized0' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4550]
INFO: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_36_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_36_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3116]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_decerr_slave' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3626]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_decerr_slave' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_addr_arbiter' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized3' [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized3' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_addr_arbiter' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:420]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_crossbar' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:2232]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_axi_crossbar' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_mem_intercon_imp_xbar_2' (0#1) [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_xbar_2/synth/system_axi_mem_intercon_imp_xbar_2.v:53]
INFO: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
INFO: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
INFO: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
INFO: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
INFO: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4184]
INFO: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4142]
INFO: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
INFO: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
INFO: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
INFO: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:747]
INFO: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:786]
INFO: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/fb46/hdl/axi_data_fifo_v2_1_vl_rfs.v:1034]
INFO: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
INFO: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:2991]
INFO: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_36_axic_register_slice is either unconnected or has no load
INFO: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_36_axic_register_slice is either unconnected or has no load
INFO: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_36_axic_register_slice__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_36_axic_register_slice__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
INFO: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_36_axi_register_slice is either unconnected or has no load
INFO: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_38_addr_decoder is either unconnected or has no load
INFO: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_38_addr_decoder is either unconnected or has no load
INFO: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_38_si_transactor__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_38_si_transactor__parameterized1 is either unconnected or has no load
INFO: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_38_si_transactor is either unconnected or has no load
INFO: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_38_si_transactor is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWID[5] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWID[4] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWID[3] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWID[2] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWID[1] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[127] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[126] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[125] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[124] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[123] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[122] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[121] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[120] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[119] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[118] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[117] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[116] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[115] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[114] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[113] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[112] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[111] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[110] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[109] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[108] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[107] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[106] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[105] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[104] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[103] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[102] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[101] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[100] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[99] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[98] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[97] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[96] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[95] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[94] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[93] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[92] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[91] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[90] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[89] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[88] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[87] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[86] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[85] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[84] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[83] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[82] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[81] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[80] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[79] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[78] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[77] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[76] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[75] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[74] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[73] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[72] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[71] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[70] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[69] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[68] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[67] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[66] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[65] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[64] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[63] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[62] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[61] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[60] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[59] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[58] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[57] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[56] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[55] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[54] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[53] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWADDR[52] in module axi_crossbar_v2_1_38_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1588.633 ; gain = 810.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1588.633 ; gain = 810.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1588.633 ; gain = 810.629
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1588.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_xbar_2/system_axi_mem_intercon_imp_xbar_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.gen/sources_1/bd/system/ip/system_axi_mem_intercon_imp_xbar_2/system_axi_mem_intercon_imp_xbar_2_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/system_axi_mem_intercon_imp_xbar_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/system_axi_mem_intercon_imp_xbar_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1588.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 1588.633 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1588.633 ; gain = 810.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1588.633 ; gain = 810.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1588.633 ; gain = 810.629
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_36_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_36_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_36_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_38_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              100 |                               10
                     ONE |                              010 |                               11
                     TWO |                              001 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_36_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              100 |                               10
                     ONE |                              010 |                               11
                     TWO |                              001 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_36_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              100 |                               10
                     ONE |                              010 |                               11
                     TWO |                              001 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_36_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_38_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1588.633 ; gain = 810.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               97 Bit    Registers := 2     
	               69 Bit    Registers := 4     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input   69 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 14    
	   2 Input    2 Bit        Muxes := 17    
	   2 Input    1 Bit        Muxes := 79    
	   3 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1588.633 ; gain = 810.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 1677.234 ; gain = 899.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1756.367 ; gain = 978.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 1757.012 ; gain = 979.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:39 . Memory (MB): peak = 1960.406 ; gain = 1182.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:39 . Memory (MB): peak = 1960.406 ; gain = 1182.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:39 . Memory (MB): peak = 1960.406 ; gain = 1182.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:39 . Memory (MB): peak = 1960.406 ; gain = 1182.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:39 . Memory (MB): peak = 1960.406 ; gain = 1182.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:39 . Memory (MB): peak = 1960.406 ; gain = 1182.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |    10|
|2     |LUT2    |   166|
|3     |LUT3    |   340|
|4     |LUT4    |    44|
|5     |LUT5    |    51|
|6     |LUT6    |    86|
|7     |SRLC32E |     5|
|8     |FDRE    |   424|
|9     |FDSE    |    19|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:39 . Memory (MB): peak = 1960.406 ; gain = 1182.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 1960.406 ; gain = 1182.402
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:01:42 . Memory (MB): peak = 1960.406 ; gain = 1182.402
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1960.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1973.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c7b79ca9
INFO: [Common 17-83] Releasing license: Synthesis
229 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:59 . Memory (MB): peak = 1973.152 ; gain = 1427.332
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1973.152 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/system_axi_mem_intercon_imp_xbar_2_synth_1/system_axi_mem_intercon_imp_xbar_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_mem_intercon_imp_xbar_2, cache-ID = e81098673d2ccc4c
INFO: [Coretcl 2-1174] Renamed 27 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1973.152 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Desktop/Bharat_ARM_Challenge/zynq_cnn_basek/zynq_cnn_basek.runs/system_axi_mem_intercon_imp_xbar_2_synth_1/system_axi_mem_intercon_imp_xbar_2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_axi_mem_intercon_imp_xbar_2_utilization_synth.rpt -pb system_axi_mem_intercon_imp_xbar_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 16 15:04:52 2026...
