/*
 * Copyright (c) 2012, Freescale Semiconductor, Inc.
 * All rights reserved.
 *
 * THIS SOFTWARE IS PROVIDED BY FREESCALE "AS IS" AND ANY EXPRESS OR IMPLIED
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
 * SHALL FREESCALE BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
 * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
 * OF SUCH DAMAGE.
 */
/*
 * WARNING! DO NOT EDIT THIS FILE DIRECTLY!
 *
 * This file was generated automatically and any changes may be lost.
 */
#ifndef __HW_PMU_REGISTERS_H__
#define __HW_PMU_REGISTERS_H__

#include "regs.h"

/*
 * i.MX6DQ PMU
 *
 * PMU
 *
 * Registers defined in this header file:
 * - HW_PMU_REG_1P1 - Regulator 1P1 Register
 * - HW_PMU_REG_3P0 - Regulator 3P0 Register
 * - HW_PMU_REG_2P5 - Regulator 2P5 Register
 * - HW_PMU_REG_CORE - Digital Regulator Core Register
 * - HW_PMU_MISC0 - Miscellaneous Register 0
 * - HW_PMU_MISC1 - Miscellaneous Register 1
 * - HW_PMU_MISC2 - Miscellaneous Register 2
 *
 * - hw_pmu_t - Struct containing all module registers.
 */

//! @name Module base addresses
//@{
#ifndef REGS_PMU_BASE
#define HW_PMU_INSTANCE_COUNT (1) //!< Number of instances of the PMU module.
#define REGS_PMU_BASE (0x020c8000) //!< Base address for PMU.
#endif
//@}

//-------------------------------------------------------------------------------------------
// HW_PMU_REG_1P1 - Regulator 1P1 Register
//-------------------------------------------------------------------------------------------

#ifndef __LANGUAGE_ASM__
/*!
 * @brief HW_PMU_REG_1P1 - Regulator 1P1 Register (RW)
 *
 * Reset value: 0x00001073
 *
 * This register defines the control and status bits for the 1.1V regulator. This regulator is
 * designed to power the digital portions of the analog cells.
 */
typedef union _hw_pmu_reg_1p1
{
    reg32_t U;
    struct _hw_pmu_reg_1p1_bitfields
    {
        unsigned ENABLE_LINREG : 1; //!< [0] Control bit to enable the regulator output.
        unsigned ENABLE_BO : 1; //!< [1] Control bit to enable the brown-out circuitry in the regulator.
        unsigned ENABLE_ILIMIT : 1; //!< [2] Control bit to enable the current-limit circuitry in the regulator.
        unsigned ENABLE_PULLDOWN : 1; //!< [3] Control bit to enable the pull-down circuitry in the regulator
        unsigned BO_OFFSET : 3; //!< [6:4] Control bits to adjust the regulator brown-out offset voltage in 25mV steps.
        unsigned RESERVED0 : 1; //!< [7] Reserved.
        unsigned OUTPUT_TRG : 5; //!< [12:8] Control bits to adjust the regulator output voltage.
        unsigned RESERVED1 : 3; //!< [15:13] Reserved.
        unsigned BO_VDD1P1 : 1; //!< [16] Status bit that signals when a brown-out is detected on the regulator output.
        unsigned OK_VDD1P1 : 1; //!< [17] Status bit that signals when the regulator output is ok.
        unsigned RESERVED2 : 14; //!< [31:18] Reserved.
    } B;
} hw_pmu_reg_1p1_t;
#endif

/*!
 * @name Constants and macros for entire PMU_REG_1P1 register
 */
//@{
#define HW_PMU_REG_1P1_ADDR      (REGS_PMU_BASE + 0x110)

#ifndef __LANGUAGE_ASM__
#define HW_PMU_REG_1P1           (*(volatile hw_pmu_reg_1p1_t *) HW_PMU_REG_1P1_ADDR)
#define HW_PMU_REG_1P1_RD()      (HW_PMU_REG_1P1.U)
#define HW_PMU_REG_1P1_WR(v)     (HW_PMU_REG_1P1.U = (v))
#define HW_PMU_REG_1P1_SET(v)    (HW_PMU_REG_1P1_WR(HW_PMU_REG_1P1_RD() |  (v)))
#define HW_PMU_REG_1P1_CLR(v)    (HW_PMU_REG_1P1_WR(HW_PMU_REG_1P1_RD() & ~(v)))
#define HW_PMU_REG_1P1_TOG(v)    (HW_PMU_REG_1P1_WR(HW_PMU_REG_1P1_RD() ^  (v)))
#endif
//@}

/*
 * constants & macros for individual PMU_REG_1P1 bitfields
 */

/*! @name Register PMU_REG_1P1, field ENABLE_LINREG[0] (RW)
 *
 * Control bit to enable the regulator output.
 */
//@{
#define BP_PMU_REG_1P1_ENABLE_LINREG      (0)      //!< Bit position for PMU_REG_1P1_ENABLE_LINREG.
#define BM_PMU_REG_1P1_ENABLE_LINREG      (0x00000001)  //!< Bit mask for PMU_REG_1P1_ENABLE_LINREG.

//! @brief Get value of PMU_REG_1P1_ENABLE_LINREG from a register value.
#define BG_PMU_REG_1P1_ENABLE_LINREG(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_1P1_ENABLE_LINREG) >> BP_PMU_REG_1P1_ENABLE_LINREG)

//! @brief Format value for bitfield PMU_REG_1P1_ENABLE_LINREG.
#define BF_PMU_REG_1P1_ENABLE_LINREG(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_1P1_ENABLE_LINREG) & BM_PMU_REG_1P1_ENABLE_LINREG)

#ifndef __LANGUAGE_ASM__
//! @brief Set the ENABLE_LINREG field to a new value.
#define BW_PMU_REG_1P1_ENABLE_LINREG(v)   (HW_PMU_REG_1P1_WR((HW_PMU_REG_1P1_RD() & ~BM_PMU_REG_1P1_ENABLE_LINREG) | BF_PMU_REG_1P1_ENABLE_LINREG(v)))
#endif
//@}

/*! @name Register PMU_REG_1P1, field ENABLE_BO[1] (RW)
 *
 * Control bit to enable the brown-out circuitry in the regulator.
 */
//@{
#define BP_PMU_REG_1P1_ENABLE_BO      (1)      //!< Bit position for PMU_REG_1P1_ENABLE_BO.
#define BM_PMU_REG_1P1_ENABLE_BO      (0x00000002)  //!< Bit mask for PMU_REG_1P1_ENABLE_BO.

//! @brief Get value of PMU_REG_1P1_ENABLE_BO from a register value.
#define BG_PMU_REG_1P1_ENABLE_BO(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_1P1_ENABLE_BO) >> BP_PMU_REG_1P1_ENABLE_BO)

//! @brief Format value for bitfield PMU_REG_1P1_ENABLE_BO.
#define BF_PMU_REG_1P1_ENABLE_BO(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_1P1_ENABLE_BO) & BM_PMU_REG_1P1_ENABLE_BO)

#ifndef __LANGUAGE_ASM__
//! @brief Set the ENABLE_BO field to a new value.
#define BW_PMU_REG_1P1_ENABLE_BO(v)   (HW_PMU_REG_1P1_WR((HW_PMU_REG_1P1_RD() & ~BM_PMU_REG_1P1_ENABLE_BO) | BF_PMU_REG_1P1_ENABLE_BO(v)))
#endif
//@}

/*! @name Register PMU_REG_1P1, field ENABLE_ILIMIT[2] (RW)
 *
 * Control bit to enable the current-limit circuitry in the regulator.
 */
//@{
#define BP_PMU_REG_1P1_ENABLE_ILIMIT      (2)      //!< Bit position for PMU_REG_1P1_ENABLE_ILIMIT.
#define BM_PMU_REG_1P1_ENABLE_ILIMIT      (0x00000004)  //!< Bit mask for PMU_REG_1P1_ENABLE_ILIMIT.

//! @brief Get value of PMU_REG_1P1_ENABLE_ILIMIT from a register value.
#define BG_PMU_REG_1P1_ENABLE_ILIMIT(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_1P1_ENABLE_ILIMIT) >> BP_PMU_REG_1P1_ENABLE_ILIMIT)

//! @brief Format value for bitfield PMU_REG_1P1_ENABLE_ILIMIT.
#define BF_PMU_REG_1P1_ENABLE_ILIMIT(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_1P1_ENABLE_ILIMIT) & BM_PMU_REG_1P1_ENABLE_ILIMIT)

#ifndef __LANGUAGE_ASM__
//! @brief Set the ENABLE_ILIMIT field to a new value.
#define BW_PMU_REG_1P1_ENABLE_ILIMIT(v)   (HW_PMU_REG_1P1_WR((HW_PMU_REG_1P1_RD() & ~BM_PMU_REG_1P1_ENABLE_ILIMIT) | BF_PMU_REG_1P1_ENABLE_ILIMIT(v)))
#endif
//@}

/*! @name Register PMU_REG_1P1, field ENABLE_PULLDOWN[3] (RW)
 *
 * Control bit to enable the pull-down circuitry in the regulator
 */
//@{
#define BP_PMU_REG_1P1_ENABLE_PULLDOWN      (3)      //!< Bit position for PMU_REG_1P1_ENABLE_PULLDOWN.
#define BM_PMU_REG_1P1_ENABLE_PULLDOWN      (0x00000008)  //!< Bit mask for PMU_REG_1P1_ENABLE_PULLDOWN.

//! @brief Get value of PMU_REG_1P1_ENABLE_PULLDOWN from a register value.
#define BG_PMU_REG_1P1_ENABLE_PULLDOWN(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_1P1_ENABLE_PULLDOWN) >> BP_PMU_REG_1P1_ENABLE_PULLDOWN)

//! @brief Format value for bitfield PMU_REG_1P1_ENABLE_PULLDOWN.
#define BF_PMU_REG_1P1_ENABLE_PULLDOWN(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_1P1_ENABLE_PULLDOWN) & BM_PMU_REG_1P1_ENABLE_PULLDOWN)

#ifndef __LANGUAGE_ASM__
//! @brief Set the ENABLE_PULLDOWN field to a new value.
#define BW_PMU_REG_1P1_ENABLE_PULLDOWN(v)   (HW_PMU_REG_1P1_WR((HW_PMU_REG_1P1_RD() & ~BM_PMU_REG_1P1_ENABLE_PULLDOWN) | BF_PMU_REG_1P1_ENABLE_PULLDOWN(v)))
#endif
//@}

/*! @name Register PMU_REG_1P1, field BO_OFFSET[6:4] (RW)
 *
 * Control bits to adjust the regulator brown-out offset voltage in 25mV steps. The reset brown-
 * offset is 175mV below the programmed target code. Brown-out target = OUTPUT_TRG - BO_OFFSET. Not
 * all steps will make sense to use either because of input supply limitations or load operation.
 */
//@{
#define BP_PMU_REG_1P1_BO_OFFSET      (4)      //!< Bit position for PMU_REG_1P1_BO_OFFSET.
#define BM_PMU_REG_1P1_BO_OFFSET      (0x00000070)  //!< Bit mask for PMU_REG_1P1_BO_OFFSET.

//! @brief Get value of PMU_REG_1P1_BO_OFFSET from a register value.
#define BG_PMU_REG_1P1_BO_OFFSET(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_1P1_BO_OFFSET) >> BP_PMU_REG_1P1_BO_OFFSET)

//! @brief Format value for bitfield PMU_REG_1P1_BO_OFFSET.
#define BF_PMU_REG_1P1_BO_OFFSET(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_1P1_BO_OFFSET) & BM_PMU_REG_1P1_BO_OFFSET)

#ifndef __LANGUAGE_ASM__
//! @brief Set the BO_OFFSET field to a new value.
#define BW_PMU_REG_1P1_BO_OFFSET(v)   (HW_PMU_REG_1P1_WR((HW_PMU_REG_1P1_RD() & ~BM_PMU_REG_1P1_BO_OFFSET) | BF_PMU_REG_1P1_BO_OFFSET(v)))
#endif
//@}

/*! @name Register PMU_REG_1P1, field OUTPUT_TRG[12:8] (RW)
 *
 * Control bits to adjust the regulator output voltage. Each LSB is worth 25mV. Programming examples
 * are detailed below. Other output target voltages may be interpolated from these examples. Choices
 * must be in this range: 0x1b >= output_trg >= 0x04 There may be reduced chip functionality or
 * reliability at the extremes of the programming range.
 *
 * Values:
 * - 0x04 - 0.8V
 * - 0x10 - 1.1V
 * - 0x1b - 1.375V
 */
//@{
#define BP_PMU_REG_1P1_OUTPUT_TRG      (8)      //!< Bit position for PMU_REG_1P1_OUTPUT_TRG.
#define BM_PMU_REG_1P1_OUTPUT_TRG      (0x00001f00)  //!< Bit mask for PMU_REG_1P1_OUTPUT_TRG.

//! @brief Get value of PMU_REG_1P1_OUTPUT_TRG from a register value.
#define BG_PMU_REG_1P1_OUTPUT_TRG(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_1P1_OUTPUT_TRG) >> BP_PMU_REG_1P1_OUTPUT_TRG)

//! @brief Format value for bitfield PMU_REG_1P1_OUTPUT_TRG.
#define BF_PMU_REG_1P1_OUTPUT_TRG(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_1P1_OUTPUT_TRG) & BM_PMU_REG_1P1_OUTPUT_TRG)

#ifndef __LANGUAGE_ASM__
//! @brief Set the OUTPUT_TRG field to a new value.
#define BW_PMU_REG_1P1_OUTPUT_TRG(v)   (HW_PMU_REG_1P1_WR((HW_PMU_REG_1P1_RD() & ~BM_PMU_REG_1P1_OUTPUT_TRG) | BF_PMU_REG_1P1_OUTPUT_TRG(v)))
#endif
//@}

/*! @name Register PMU_REG_1P1, field BO_VDD1P1[16] (RO)
 *
 * Status bit that signals when a brown-out is detected on the regulator output.
 */
//@{
#define BP_PMU_REG_1P1_BO_VDD1P1      (16)      //!< Bit position for PMU_REG_1P1_BO_VDD1P1.
#define BM_PMU_REG_1P1_BO_VDD1P1      (0x00010000)  //!< Bit mask for PMU_REG_1P1_BO_VDD1P1.

//! @brief Get value of PMU_REG_1P1_BO_VDD1P1 from a register value.
#define BG_PMU_REG_1P1_BO_VDD1P1(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_1P1_BO_VDD1P1) >> BP_PMU_REG_1P1_BO_VDD1P1)
//@}

/*! @name Register PMU_REG_1P1, field OK_VDD1P1[17] (RO)
 *
 * Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target
 */
//@{
#define BP_PMU_REG_1P1_OK_VDD1P1      (17)      //!< Bit position for PMU_REG_1P1_OK_VDD1P1.
#define BM_PMU_REG_1P1_OK_VDD1P1      (0x00020000)  //!< Bit mask for PMU_REG_1P1_OK_VDD1P1.

//! @brief Get value of PMU_REG_1P1_OK_VDD1P1 from a register value.
#define BG_PMU_REG_1P1_OK_VDD1P1(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_1P1_OK_VDD1P1) >> BP_PMU_REG_1P1_OK_VDD1P1)
//@}

//-------------------------------------------------------------------------------------------
// HW_PMU_REG_3P0 - Regulator 3P0 Register
//-------------------------------------------------------------------------------------------

#ifndef __LANGUAGE_ASM__
/*!
 * @brief HW_PMU_REG_3P0 - Regulator 3P0 Register (RW)
 *
 * Reset value: 0x00000f74
 *
 * This register defines the control and status bits for the 3.0V regulator powered by the host USB
 * VBUS pin.
 */
typedef union _hw_pmu_reg_3p0
{
    reg32_t U;
    struct _hw_pmu_reg_3p0_bitfields
    {
        unsigned ENABLE_LINREG : 1; //!< [0] Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference.
        unsigned ENABLE_BO : 1; //!< [1] Control bit to enable the brown-out circuitry in the regulator.
        unsigned ENABLE_ILIMIT : 1; //!< [2] Control bit to enable the current-limit circuitry in the regulator.
        unsigned RESERVED0 : 1; //!< [3] Reserved
        unsigned BO_OFFSET : 3; //!< [6:4] Control bits to adjust the regulator brown-out offset voltage in 25mV steps.
        unsigned VBUS_SEL : 1; //!< [7] Select input voltage source for LDO_3P0 from either USB_H1_VBUS or USB_OTG_VBUS.
        unsigned OUTPUT_TRG : 5; //!< [12:8] Control bits to adjust the regulator output voltage.
        unsigned RESERVED1 : 3; //!< [15:13] Reserved.
        unsigned BO_VDD3P0 : 1; //!< [16] Status bit that signals when a brown-out is detected on the regulator output.
        unsigned OK_VDD3P0 : 1; //!< [17] Status bit that signals when the regulator output is ok.
        unsigned RESERVED2 : 14; //!< [31:18] Reserved.
    } B;
} hw_pmu_reg_3p0_t;
#endif

/*!
 * @name Constants and macros for entire PMU_REG_3P0 register
 */
//@{
#define HW_PMU_REG_3P0_ADDR      (REGS_PMU_BASE + 0x120)

#ifndef __LANGUAGE_ASM__
#define HW_PMU_REG_3P0           (*(volatile hw_pmu_reg_3p0_t *) HW_PMU_REG_3P0_ADDR)
#define HW_PMU_REG_3P0_RD()      (HW_PMU_REG_3P0.U)
#define HW_PMU_REG_3P0_WR(v)     (HW_PMU_REG_3P0.U = (v))
#define HW_PMU_REG_3P0_SET(v)    (HW_PMU_REG_3P0_WR(HW_PMU_REG_3P0_RD() |  (v)))
#define HW_PMU_REG_3P0_CLR(v)    (HW_PMU_REG_3P0_WR(HW_PMU_REG_3P0_RD() & ~(v)))
#define HW_PMU_REG_3P0_TOG(v)    (HW_PMU_REG_3P0_WR(HW_PMU_REG_3P0_RD() ^  (v)))
#endif
//@}

/*
 * constants & macros for individual PMU_REG_3P0 bitfields
 */

/*! @name Register PMU_REG_3P0, field ENABLE_LINREG[0] (RW)
 *
 * Control bit to enable the regulator output to be set by the programmed target voltage setting and
 * internal bandgap reference.
 */
//@{
#define BP_PMU_REG_3P0_ENABLE_LINREG      (0)      //!< Bit position for PMU_REG_3P0_ENABLE_LINREG.
#define BM_PMU_REG_3P0_ENABLE_LINREG      (0x00000001)  //!< Bit mask for PMU_REG_3P0_ENABLE_LINREG.

//! @brief Get value of PMU_REG_3P0_ENABLE_LINREG from a register value.
#define BG_PMU_REG_3P0_ENABLE_LINREG(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_3P0_ENABLE_LINREG) >> BP_PMU_REG_3P0_ENABLE_LINREG)

//! @brief Format value for bitfield PMU_REG_3P0_ENABLE_LINREG.
#define BF_PMU_REG_3P0_ENABLE_LINREG(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_3P0_ENABLE_LINREG) & BM_PMU_REG_3P0_ENABLE_LINREG)

#ifndef __LANGUAGE_ASM__
//! @brief Set the ENABLE_LINREG field to a new value.
#define BW_PMU_REG_3P0_ENABLE_LINREG(v)   (HW_PMU_REG_3P0_WR((HW_PMU_REG_3P0_RD() & ~BM_PMU_REG_3P0_ENABLE_LINREG) | BF_PMU_REG_3P0_ENABLE_LINREG(v)))
#endif
//@}

/*! @name Register PMU_REG_3P0, field ENABLE_BO[1] (RW)
 *
 * Control bit to enable the brown-out circuitry in the regulator.
 */
//@{
#define BP_PMU_REG_3P0_ENABLE_BO      (1)      //!< Bit position for PMU_REG_3P0_ENABLE_BO.
#define BM_PMU_REG_3P0_ENABLE_BO      (0x00000002)  //!< Bit mask for PMU_REG_3P0_ENABLE_BO.

//! @brief Get value of PMU_REG_3P0_ENABLE_BO from a register value.
#define BG_PMU_REG_3P0_ENABLE_BO(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_3P0_ENABLE_BO) >> BP_PMU_REG_3P0_ENABLE_BO)

//! @brief Format value for bitfield PMU_REG_3P0_ENABLE_BO.
#define BF_PMU_REG_3P0_ENABLE_BO(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_3P0_ENABLE_BO) & BM_PMU_REG_3P0_ENABLE_BO)

#ifndef __LANGUAGE_ASM__
//! @brief Set the ENABLE_BO field to a new value.
#define BW_PMU_REG_3P0_ENABLE_BO(v)   (HW_PMU_REG_3P0_WR((HW_PMU_REG_3P0_RD() & ~BM_PMU_REG_3P0_ENABLE_BO) | BF_PMU_REG_3P0_ENABLE_BO(v)))
#endif
//@}

/*! @name Register PMU_REG_3P0, field ENABLE_ILIMIT[2] (RW)
 *
 * Control bit to enable the current-limit circuitry in the regulator.
 */
//@{
#define BP_PMU_REG_3P0_ENABLE_ILIMIT      (2)      //!< Bit position for PMU_REG_3P0_ENABLE_ILIMIT.
#define BM_PMU_REG_3P0_ENABLE_ILIMIT      (0x00000004)  //!< Bit mask for PMU_REG_3P0_ENABLE_ILIMIT.

//! @brief Get value of PMU_REG_3P0_ENABLE_ILIMIT from a register value.
#define BG_PMU_REG_3P0_ENABLE_ILIMIT(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_3P0_ENABLE_ILIMIT) >> BP_PMU_REG_3P0_ENABLE_ILIMIT)

//! @brief Format value for bitfield PMU_REG_3P0_ENABLE_ILIMIT.
#define BF_PMU_REG_3P0_ENABLE_ILIMIT(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_3P0_ENABLE_ILIMIT) & BM_PMU_REG_3P0_ENABLE_ILIMIT)

#ifndef __LANGUAGE_ASM__
//! @brief Set the ENABLE_ILIMIT field to a new value.
#define BW_PMU_REG_3P0_ENABLE_ILIMIT(v)   (HW_PMU_REG_3P0_WR((HW_PMU_REG_3P0_RD() & ~BM_PMU_REG_3P0_ENABLE_ILIMIT) | BF_PMU_REG_3P0_ENABLE_ILIMIT(v)))
#endif
//@}

/*! @name Register PMU_REG_3P0, field BO_OFFSET[6:4] (RW)
 *
 * Control bits to adjust the regulator brown-out offset voltage in 25mV steps. The reset brown-
 * offset is 175mV below the programmed target code. Brown-out target = OUTPUT_TRG - BO_OFFSET. Not
 * all steps will make sense to use either because of input supply limitations or load operation.
 */
//@{
#define BP_PMU_REG_3P0_BO_OFFSET      (4)      //!< Bit position for PMU_REG_3P0_BO_OFFSET.
#define BM_PMU_REG_3P0_BO_OFFSET      (0x00000070)  //!< Bit mask for PMU_REG_3P0_BO_OFFSET.

//! @brief Get value of PMU_REG_3P0_BO_OFFSET from a register value.
#define BG_PMU_REG_3P0_BO_OFFSET(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_3P0_BO_OFFSET) >> BP_PMU_REG_3P0_BO_OFFSET)

//! @brief Format value for bitfield PMU_REG_3P0_BO_OFFSET.
#define BF_PMU_REG_3P0_BO_OFFSET(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_3P0_BO_OFFSET) & BM_PMU_REG_3P0_BO_OFFSET)

#ifndef __LANGUAGE_ASM__
//! @brief Set the BO_OFFSET field to a new value.
#define BW_PMU_REG_3P0_BO_OFFSET(v)   (HW_PMU_REG_3P0_WR((HW_PMU_REG_3P0_RD() & ~BM_PMU_REG_3P0_BO_OFFSET) | BF_PMU_REG_3P0_BO_OFFSET(v)))
#endif
//@}

/*! @name Register PMU_REG_3P0, field VBUS_SEL[7] (RW)
 *
 * Select input voltage source for LDO_3P0 from either USB_H1_VBUS or USB_OTG_VBUS. If only one of
 * the two VBUS voltages is present, it will automatically be selected.
 *
 * Values:
 * - USB_H1_VBUS = 0 - Utilize VBUS H1 for power
 * - USB_OTG_VBUS = 1 - Utilize VBUS OTG for power
 */
//@{
#define BP_PMU_REG_3P0_VBUS_SEL      (7)      //!< Bit position for PMU_REG_3P0_VBUS_SEL.
#define BM_PMU_REG_3P0_VBUS_SEL      (0x00000080)  //!< Bit mask for PMU_REG_3P0_VBUS_SEL.

//! @brief Get value of PMU_REG_3P0_VBUS_SEL from a register value.
#define BG_PMU_REG_3P0_VBUS_SEL(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_3P0_VBUS_SEL) >> BP_PMU_REG_3P0_VBUS_SEL)

//! @brief Format value for bitfield PMU_REG_3P0_VBUS_SEL.
#define BF_PMU_REG_3P0_VBUS_SEL(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_3P0_VBUS_SEL) & BM_PMU_REG_3P0_VBUS_SEL)

#ifndef __LANGUAGE_ASM__
//! @brief Set the VBUS_SEL field to a new value.
#define BW_PMU_REG_3P0_VBUS_SEL(v)   (HW_PMU_REG_3P0_WR((HW_PMU_REG_3P0_RD() & ~BM_PMU_REG_3P0_VBUS_SEL) | BF_PMU_REG_3P0_VBUS_SEL(v)))
#endif

//! @brief Macro to simplify usage of value macros.
#define BF_PMU_REG_3P0_VBUS_SEL_V(v) BF_PMU_REG_3P0_VBUS_SEL(BV_PMU_REG_3P0_VBUS_SEL__##v)

#define BV_PMU_REG_3P0_VBUS_SEL__USB_H1_VBUS (0x0) //!< Utilize VBUS H1 for power
#define BV_PMU_REG_3P0_VBUS_SEL__USB_OTG_VBUS (0x1) //!< Utilize VBUS OTG for power
//@}

/*! @name Register PMU_REG_3P0, field OUTPUT_TRG[12:8] (RW)
 *
 * Control bits to adjust the regulator output voltage. Each LSB is worth 25mV. Programming examples
 * are detailed below. Other output target voltages may be interpolated from these examples. There
 * may be reduced chip functionality or reliability at the extremes of the programming range.
 *
 * Values:
 * - 0x00 - 2.625V
 * - 0x0f - 3.000V
 * - 0x1f - 3.400V
 */
//@{
#define BP_PMU_REG_3P0_OUTPUT_TRG      (8)      //!< Bit position for PMU_REG_3P0_OUTPUT_TRG.
#define BM_PMU_REG_3P0_OUTPUT_TRG      (0x00001f00)  //!< Bit mask for PMU_REG_3P0_OUTPUT_TRG.

//! @brief Get value of PMU_REG_3P0_OUTPUT_TRG from a register value.
#define BG_PMU_REG_3P0_OUTPUT_TRG(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_3P0_OUTPUT_TRG) >> BP_PMU_REG_3P0_OUTPUT_TRG)

//! @brief Format value for bitfield PMU_REG_3P0_OUTPUT_TRG.
#define BF_PMU_REG_3P0_OUTPUT_TRG(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_3P0_OUTPUT_TRG) & BM_PMU_REG_3P0_OUTPUT_TRG)

#ifndef __LANGUAGE_ASM__
//! @brief Set the OUTPUT_TRG field to a new value.
#define BW_PMU_REG_3P0_OUTPUT_TRG(v)   (HW_PMU_REG_3P0_WR((HW_PMU_REG_3P0_RD() & ~BM_PMU_REG_3P0_OUTPUT_TRG) | BF_PMU_REG_3P0_OUTPUT_TRG(v)))
#endif
//@}

/*! @name Register PMU_REG_3P0, field BO_VDD3P0[16] (RO)
 *
 * Status bit that signals when a brown-out is detected on the regulator output.
 */
//@{
#define BP_PMU_REG_3P0_BO_VDD3P0      (16)      //!< Bit position for PMU_REG_3P0_BO_VDD3P0.
#define BM_PMU_REG_3P0_BO_VDD3P0      (0x00010000)  //!< Bit mask for PMU_REG_3P0_BO_VDD3P0.

//! @brief Get value of PMU_REG_3P0_BO_VDD3P0 from a register value.
#define BG_PMU_REG_3P0_BO_VDD3P0(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_3P0_BO_VDD3P0) >> BP_PMU_REG_3P0_BO_VDD3P0)
//@}

/*! @name Register PMU_REG_3P0, field OK_VDD3P0[17] (RO)
 *
 * Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target
 */
//@{
#define BP_PMU_REG_3P0_OK_VDD3P0      (17)      //!< Bit position for PMU_REG_3P0_OK_VDD3P0.
#define BM_PMU_REG_3P0_OK_VDD3P0      (0x00020000)  //!< Bit mask for PMU_REG_3P0_OK_VDD3P0.

//! @brief Get value of PMU_REG_3P0_OK_VDD3P0 from a register value.
#define BG_PMU_REG_3P0_OK_VDD3P0(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_3P0_OK_VDD3P0) >> BP_PMU_REG_3P0_OK_VDD3P0)
//@}

//-------------------------------------------------------------------------------------------
// HW_PMU_REG_2P5 - Regulator 2P5 Register
//-------------------------------------------------------------------------------------------

#ifndef __LANGUAGE_ASM__
/*!
 * @brief HW_PMU_REG_2P5 - Regulator 2P5 Register (RW)
 *
 * Reset value: 0x00005071
 *
 * This register defines the control and status bits for the 2.5V regulator.
 */
typedef union _hw_pmu_reg_2p5
{
    reg32_t U;
    struct _hw_pmu_reg_2p5_bitfields
    {
        unsigned ENABLE_LINREG : 1; //!< [0] Control bit to enable the regulator output.
        unsigned ENABLE_BO : 1; //!< [1] Control bit to enable the brown-out circuitry in the regulator.
        unsigned ENABLE_ILIMIT : 1; //!< [2] Control bit to enable the current-limit circuitry in the regulator.
        unsigned ENABLE_PULLDOWN : 1; //!< [3] Control bit to enable the pull-down circuitry in the regulator
        unsigned BO_OFFSET : 3; //!< [6:4] Control bits to adjust the regulator brown-out offset voltage in 25mV steps.
        unsigned RESERVED0 : 1; //!< [7] Reserved.
        unsigned OUTPUT_TRG : 5; //!< [12:8] Control bits to adjust the regulator output voltage.
        unsigned RESERVED1 : 3; //!< [15:13] Reserved.
        unsigned BO_VDD2P5 : 1; //!< [16] Status bit that signals when a brown-out is detected on the regulator output.
        unsigned OK_VDD2P5 : 1; //!< [17] Status bit that signals when the regulator output is ok.
        unsigned ENABLE_WEAK_LINREG : 1; //!< [18] Enables the weak 2p5 regulator.
        unsigned RESERVED2 : 13; //!< [31:19] Reserved.
    } B;
} hw_pmu_reg_2p5_t;
#endif

/*!
 * @name Constants and macros for entire PMU_REG_2P5 register
 */
//@{
#define HW_PMU_REG_2P5_ADDR      (REGS_PMU_BASE + 0x130)

#ifndef __LANGUAGE_ASM__
#define HW_PMU_REG_2P5           (*(volatile hw_pmu_reg_2p5_t *) HW_PMU_REG_2P5_ADDR)
#define HW_PMU_REG_2P5_RD()      (HW_PMU_REG_2P5.U)
#define HW_PMU_REG_2P5_WR(v)     (HW_PMU_REG_2P5.U = (v))
#define HW_PMU_REG_2P5_SET(v)    (HW_PMU_REG_2P5_WR(HW_PMU_REG_2P5_RD() |  (v)))
#define HW_PMU_REG_2P5_CLR(v)    (HW_PMU_REG_2P5_WR(HW_PMU_REG_2P5_RD() & ~(v)))
#define HW_PMU_REG_2P5_TOG(v)    (HW_PMU_REG_2P5_WR(HW_PMU_REG_2P5_RD() ^  (v)))
#endif
//@}

/*
 * constants & macros for individual PMU_REG_2P5 bitfields
 */

/*! @name Register PMU_REG_2P5, field ENABLE_LINREG[0] (RW)
 *
 * Control bit to enable the regulator output.
 */
//@{
#define BP_PMU_REG_2P5_ENABLE_LINREG      (0)      //!< Bit position for PMU_REG_2P5_ENABLE_LINREG.
#define BM_PMU_REG_2P5_ENABLE_LINREG      (0x00000001)  //!< Bit mask for PMU_REG_2P5_ENABLE_LINREG.

//! @brief Get value of PMU_REG_2P5_ENABLE_LINREG from a register value.
#define BG_PMU_REG_2P5_ENABLE_LINREG(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_2P5_ENABLE_LINREG) >> BP_PMU_REG_2P5_ENABLE_LINREG)

//! @brief Format value for bitfield PMU_REG_2P5_ENABLE_LINREG.
#define BF_PMU_REG_2P5_ENABLE_LINREG(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_2P5_ENABLE_LINREG) & BM_PMU_REG_2P5_ENABLE_LINREG)

#ifndef __LANGUAGE_ASM__
//! @brief Set the ENABLE_LINREG field to a new value.
#define BW_PMU_REG_2P5_ENABLE_LINREG(v)   (HW_PMU_REG_2P5_WR((HW_PMU_REG_2P5_RD() & ~BM_PMU_REG_2P5_ENABLE_LINREG) | BF_PMU_REG_2P5_ENABLE_LINREG(v)))
#endif
//@}

/*! @name Register PMU_REG_2P5, field ENABLE_BO[1] (RW)
 *
 * Control bit to enable the brown-out circuitry in the regulator.
 */
//@{
#define BP_PMU_REG_2P5_ENABLE_BO      (1)      //!< Bit position for PMU_REG_2P5_ENABLE_BO.
#define BM_PMU_REG_2P5_ENABLE_BO      (0x00000002)  //!< Bit mask for PMU_REG_2P5_ENABLE_BO.

//! @brief Get value of PMU_REG_2P5_ENABLE_BO from a register value.
#define BG_PMU_REG_2P5_ENABLE_BO(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_2P5_ENABLE_BO) >> BP_PMU_REG_2P5_ENABLE_BO)

//! @brief Format value for bitfield PMU_REG_2P5_ENABLE_BO.
#define BF_PMU_REG_2P5_ENABLE_BO(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_2P5_ENABLE_BO) & BM_PMU_REG_2P5_ENABLE_BO)

#ifndef __LANGUAGE_ASM__
//! @brief Set the ENABLE_BO field to a new value.
#define BW_PMU_REG_2P5_ENABLE_BO(v)   (HW_PMU_REG_2P5_WR((HW_PMU_REG_2P5_RD() & ~BM_PMU_REG_2P5_ENABLE_BO) | BF_PMU_REG_2P5_ENABLE_BO(v)))
#endif
//@}

/*! @name Register PMU_REG_2P5, field ENABLE_ILIMIT[2] (RW)
 *
 * Control bit to enable the current-limit circuitry in the regulator.
 */
//@{
#define BP_PMU_REG_2P5_ENABLE_ILIMIT      (2)      //!< Bit position for PMU_REG_2P5_ENABLE_ILIMIT.
#define BM_PMU_REG_2P5_ENABLE_ILIMIT      (0x00000004)  //!< Bit mask for PMU_REG_2P5_ENABLE_ILIMIT.

//! @brief Get value of PMU_REG_2P5_ENABLE_ILIMIT from a register value.
#define BG_PMU_REG_2P5_ENABLE_ILIMIT(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_2P5_ENABLE_ILIMIT) >> BP_PMU_REG_2P5_ENABLE_ILIMIT)

//! @brief Format value for bitfield PMU_REG_2P5_ENABLE_ILIMIT.
#define BF_PMU_REG_2P5_ENABLE_ILIMIT(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_2P5_ENABLE_ILIMIT) & BM_PMU_REG_2P5_ENABLE_ILIMIT)

#ifndef __LANGUAGE_ASM__
//! @brief Set the ENABLE_ILIMIT field to a new value.
#define BW_PMU_REG_2P5_ENABLE_ILIMIT(v)   (HW_PMU_REG_2P5_WR((HW_PMU_REG_2P5_RD() & ~BM_PMU_REG_2P5_ENABLE_ILIMIT) | BF_PMU_REG_2P5_ENABLE_ILIMIT(v)))
#endif
//@}

/*! @name Register PMU_REG_2P5, field ENABLE_PULLDOWN[3] (RW)
 *
 * Control bit to enable the pull-down circuitry in the regulator
 */
//@{
#define BP_PMU_REG_2P5_ENABLE_PULLDOWN      (3)      //!< Bit position for PMU_REG_2P5_ENABLE_PULLDOWN.
#define BM_PMU_REG_2P5_ENABLE_PULLDOWN      (0x00000008)  //!< Bit mask for PMU_REG_2P5_ENABLE_PULLDOWN.

//! @brief Get value of PMU_REG_2P5_ENABLE_PULLDOWN from a register value.
#define BG_PMU_REG_2P5_ENABLE_PULLDOWN(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_2P5_ENABLE_PULLDOWN) >> BP_PMU_REG_2P5_ENABLE_PULLDOWN)

//! @brief Format value for bitfield PMU_REG_2P5_ENABLE_PULLDOWN.
#define BF_PMU_REG_2P5_ENABLE_PULLDOWN(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_2P5_ENABLE_PULLDOWN) & BM_PMU_REG_2P5_ENABLE_PULLDOWN)

#ifndef __LANGUAGE_ASM__
//! @brief Set the ENABLE_PULLDOWN field to a new value.
#define BW_PMU_REG_2P5_ENABLE_PULLDOWN(v)   (HW_PMU_REG_2P5_WR((HW_PMU_REG_2P5_RD() & ~BM_PMU_REG_2P5_ENABLE_PULLDOWN) | BF_PMU_REG_2P5_ENABLE_PULLDOWN(v)))
#endif
//@}

/*! @name Register PMU_REG_2P5, field BO_OFFSET[6:4] (RW)
 *
 * Control bits to adjust the regulator brown-out offset voltage in 25mV steps. The reset brown-
 * offset is 175mV below the programmed target code. Brown-out target = OUTPUT_TRG - BO_OFFSET. Not
 * all steps will make sense to use either because of input supply limitations or load operation.
 */
//@{
#define BP_PMU_REG_2P5_BO_OFFSET      (4)      //!< Bit position for PMU_REG_2P5_BO_OFFSET.
#define BM_PMU_REG_2P5_BO_OFFSET      (0x00000070)  //!< Bit mask for PMU_REG_2P5_BO_OFFSET.

//! @brief Get value of PMU_REG_2P5_BO_OFFSET from a register value.
#define BG_PMU_REG_2P5_BO_OFFSET(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_2P5_BO_OFFSET) >> BP_PMU_REG_2P5_BO_OFFSET)

//! @brief Format value for bitfield PMU_REG_2P5_BO_OFFSET.
#define BF_PMU_REG_2P5_BO_OFFSET(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_2P5_BO_OFFSET) & BM_PMU_REG_2P5_BO_OFFSET)

#ifndef __LANGUAGE_ASM__
//! @brief Set the BO_OFFSET field to a new value.
#define BW_PMU_REG_2P5_BO_OFFSET(v)   (HW_PMU_REG_2P5_WR((HW_PMU_REG_2P5_RD() & ~BM_PMU_REG_2P5_BO_OFFSET) | BF_PMU_REG_2P5_BO_OFFSET(v)))
#endif
//@}

/*! @name Register PMU_REG_2P5, field OUTPUT_TRG[12:8] (RW)
 *
 * Control bits to adjust the regulator output voltage. Each LSB is worth 25mV. Programming examples
 * are detailed below. Other output target voltages may be interpolated from these examples. There
 * may be reduced chip functionality or reliability at the extremes of the programming range.
 *
 * Values:
 * - 0x00 - 2.10V
 * - 0x10 - 2.50V
 * - 0x1f - 2.875V
 */
//@{
#define BP_PMU_REG_2P5_OUTPUT_TRG      (8)      //!< Bit position for PMU_REG_2P5_OUTPUT_TRG.
#define BM_PMU_REG_2P5_OUTPUT_TRG      (0x00001f00)  //!< Bit mask for PMU_REG_2P5_OUTPUT_TRG.

//! @brief Get value of PMU_REG_2P5_OUTPUT_TRG from a register value.
#define BG_PMU_REG_2P5_OUTPUT_TRG(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_2P5_OUTPUT_TRG) >> BP_PMU_REG_2P5_OUTPUT_TRG)

//! @brief Format value for bitfield PMU_REG_2P5_OUTPUT_TRG.
#define BF_PMU_REG_2P5_OUTPUT_TRG(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_2P5_OUTPUT_TRG) & BM_PMU_REG_2P5_OUTPUT_TRG)

#ifndef __LANGUAGE_ASM__
//! @brief Set the OUTPUT_TRG field to a new value.
#define BW_PMU_REG_2P5_OUTPUT_TRG(v)   (HW_PMU_REG_2P5_WR((HW_PMU_REG_2P5_RD() & ~BM_PMU_REG_2P5_OUTPUT_TRG) | BF_PMU_REG_2P5_OUTPUT_TRG(v)))
#endif
//@}

/*! @name Register PMU_REG_2P5, field BO_VDD2P5[16] (RO)
 *
 * Status bit that signals when a brown-out is detected on the regulator output.
 */
//@{
#define BP_PMU_REG_2P5_BO_VDD2P5      (16)      //!< Bit position for PMU_REG_2P5_BO_VDD2P5.
#define BM_PMU_REG_2P5_BO_VDD2P5      (0x00010000)  //!< Bit mask for PMU_REG_2P5_BO_VDD2P5.

//! @brief Get value of PMU_REG_2P5_BO_VDD2P5 from a register value.
#define BG_PMU_REG_2P5_BO_VDD2P5(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_2P5_BO_VDD2P5) >> BP_PMU_REG_2P5_BO_VDD2P5)
//@}

/*! @name Register PMU_REG_2P5, field OK_VDD2P5[17] (RO)
 *
 * Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target
 */
//@{
#define BP_PMU_REG_2P5_OK_VDD2P5      (17)      //!< Bit position for PMU_REG_2P5_OK_VDD2P5.
#define BM_PMU_REG_2P5_OK_VDD2P5      (0x00020000)  //!< Bit mask for PMU_REG_2P5_OK_VDD2P5.

//! @brief Get value of PMU_REG_2P5_OK_VDD2P5 from a register value.
#define BG_PMU_REG_2P5_OK_VDD2P5(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_2P5_OK_VDD2P5) >> BP_PMU_REG_2P5_OK_VDD2P5)
//@}

/*! @name Register PMU_REG_2P5, field ENABLE_WEAK_LINREG[18] (RW)
 *
 * Enables the weak 2p5 regulator. This low power regulator is used when the main 2p5 regulator is
 * disabled to keep the 2.5V output roughly at 2.5V. Scales directly with the value of VDDHIGH_IN.
 */
//@{
#define BP_PMU_REG_2P5_ENABLE_WEAK_LINREG      (18)      //!< Bit position for PMU_REG_2P5_ENABLE_WEAK_LINREG.
#define BM_PMU_REG_2P5_ENABLE_WEAK_LINREG      (0x00040000)  //!< Bit mask for PMU_REG_2P5_ENABLE_WEAK_LINREG.

//! @brief Get value of PMU_REG_2P5_ENABLE_WEAK_LINREG from a register value.
#define BG_PMU_REG_2P5_ENABLE_WEAK_LINREG(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_2P5_ENABLE_WEAK_LINREG) >> BP_PMU_REG_2P5_ENABLE_WEAK_LINREG)

//! @brief Format value for bitfield PMU_REG_2P5_ENABLE_WEAK_LINREG.
#define BF_PMU_REG_2P5_ENABLE_WEAK_LINREG(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_2P5_ENABLE_WEAK_LINREG) & BM_PMU_REG_2P5_ENABLE_WEAK_LINREG)

#ifndef __LANGUAGE_ASM__
//! @brief Set the ENABLE_WEAK_LINREG field to a new value.
#define BW_PMU_REG_2P5_ENABLE_WEAK_LINREG(v)   (HW_PMU_REG_2P5_WR((HW_PMU_REG_2P5_RD() & ~BM_PMU_REG_2P5_ENABLE_WEAK_LINREG) | BF_PMU_REG_2P5_ENABLE_WEAK_LINREG(v)))
#endif
//@}

//-------------------------------------------------------------------------------------------
// HW_PMU_REG_CORE - Digital Regulator Core Register
//-------------------------------------------------------------------------------------------

#ifndef __LANGUAGE_ASM__
/*!
 * @brief HW_PMU_REG_CORE - Digital Regulator Core Register (RW)
 *
 * Reset value: 0x00402010
 *
 * This register defines the function of the digital regulators
 */
typedef union _hw_pmu_reg_core
{
    reg32_t U;
    struct _hw_pmu_reg_core_bitfields
    {
        unsigned REG0_TARG : 5; //!< [4:0] This bitfield defines the target voltage for the arm core power domain.
        unsigned REG0_ADJ : 4; //!< [8:5] This bitfield defines the adjustment bits to calibrate the target value of REG1 (ARM_CORE).
        unsigned REG1_TARG : 5; //!< [13:9] This bitfield defines the target voltage for the VPU/GPU power domain.
        unsigned REG1_ADJ : 4; //!< [17:14] This bitfield defines the adjustment bits to calibrate the target value of REG1 (REG_PU).
        unsigned REG2_TARG : 5; //!< [22:18] This bitfield defines the target voltage for the SOC power domain.
        unsigned REG2_ADJ : 4; //!< [26:23] This bitfield defines the adjustment bits to calibrate the target value of REG2 (REG_SOC).
        unsigned RESERVED0 : 2; //!< [28:27] Reserved
        unsigned FET_ODRIVE : 1; //!< [29] If set, increases the gate drive on power gating fets to reduce leakage in the off state.
        unsigned RESERVED1 : 2; //!< [31:30] Reserved.
    } B;
} hw_pmu_reg_core_t;
#endif

/*!
 * @name Constants and macros for entire PMU_REG_CORE register
 */
//@{
#define HW_PMU_REG_CORE_ADDR      (REGS_PMU_BASE + 0x140)

#ifndef __LANGUAGE_ASM__
#define HW_PMU_REG_CORE           (*(volatile hw_pmu_reg_core_t *) HW_PMU_REG_CORE_ADDR)
#define HW_PMU_REG_CORE_RD()      (HW_PMU_REG_CORE.U)
#define HW_PMU_REG_CORE_WR(v)     (HW_PMU_REG_CORE.U = (v))
#define HW_PMU_REG_CORE_SET(v)    (HW_PMU_REG_CORE_WR(HW_PMU_REG_CORE_RD() |  (v)))
#define HW_PMU_REG_CORE_CLR(v)    (HW_PMU_REG_CORE_WR(HW_PMU_REG_CORE_RD() & ~(v)))
#define HW_PMU_REG_CORE_TOG(v)    (HW_PMU_REG_CORE_WR(HW_PMU_REG_CORE_RD() ^  (v)))
#endif
//@}

/*
 * constants & macros for individual PMU_REG_CORE bitfields
 */

/*! @name Register PMU_REG_CORE, field REG0_TARG[4:0] (RW)
 *
 * This bitfield defines the target voltage for the arm core power domain. Single bit increments
 * reflect 25mV core voltage steps. Not all steps will make sense to use either because of input
 * supply limitations or load operation.
 *
 * Values:
 * - 00000 - Power gated off
 * - 00001 - Target core voltage = 0.725V
 * - 10000 - Target core voltage = 1.100V
 * - 11110 - Target core voltage = 1.450V
 * - 11111 - Power FET switched full on. No regulation.
 */
//@{
#define BP_PMU_REG_CORE_REG0_TARG      (0)      //!< Bit position for PMU_REG_CORE_REG0_TARG.
#define BM_PMU_REG_CORE_REG0_TARG      (0x0000001f)  //!< Bit mask for PMU_REG_CORE_REG0_TARG.

//! @brief Get value of PMU_REG_CORE_REG0_TARG from a register value.
#define BG_PMU_REG_CORE_REG0_TARG(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_CORE_REG0_TARG) >> BP_PMU_REG_CORE_REG0_TARG)

//! @brief Format value for bitfield PMU_REG_CORE_REG0_TARG.
#define BF_PMU_REG_CORE_REG0_TARG(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_CORE_REG0_TARG) & BM_PMU_REG_CORE_REG0_TARG)

#ifndef __LANGUAGE_ASM__
//! @brief Set the REG0_TARG field to a new value.
#define BW_PMU_REG_CORE_REG0_TARG(v)   (HW_PMU_REG_CORE_WR((HW_PMU_REG_CORE_RD() & ~BM_PMU_REG_CORE_REG0_TARG) | BF_PMU_REG_CORE_REG0_TARG(v)))
#endif
//@}

/*! @name Register PMU_REG_CORE, field REG0_ADJ[8:5] (RW)
 *
 * This bitfield defines the adjustment bits to calibrate the target value of REG1 (ARM_CORE). The
 * adjustment is applied on top of any adjustment applied to the global reference in the MISC0
 * Register.
 *
 * Values:
 * - 0000 - No adjustment
 * - 0001 - + 0.25%
 * - 0010 - + 0.50%
 * - 0011 - + 0.75%
 * - 0100 - + 1.00%
 * - 0101 - + 1.25%
 * - 0110 - + 1.50%
 * - 0111 - + 1.75%
 * - 1000 - - 0.25%
 * - 1001 - - 0.50%
 * - 1010 - - 0.75%
 * - 1011 - - 1.00%
 * - 1100 - - 1.25%
 * - 1101 - - 1.50%
 * - 1110 - - 1.75%
 * - 1111 - - 2.00%
 */
//@{
#define BP_PMU_REG_CORE_REG0_ADJ      (5)      //!< Bit position for PMU_REG_CORE_REG0_ADJ.
#define BM_PMU_REG_CORE_REG0_ADJ      (0x000001e0)  //!< Bit mask for PMU_REG_CORE_REG0_ADJ.

//! @brief Get value of PMU_REG_CORE_REG0_ADJ from a register value.
#define BG_PMU_REG_CORE_REG0_ADJ(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_CORE_REG0_ADJ) >> BP_PMU_REG_CORE_REG0_ADJ)

//! @brief Format value for bitfield PMU_REG_CORE_REG0_ADJ.
#define BF_PMU_REG_CORE_REG0_ADJ(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_CORE_REG0_ADJ) & BM_PMU_REG_CORE_REG0_ADJ)

#ifndef __LANGUAGE_ASM__
//! @brief Set the REG0_ADJ field to a new value.
#define BW_PMU_REG_CORE_REG0_ADJ(v)   (HW_PMU_REG_CORE_WR((HW_PMU_REG_CORE_RD() & ~BM_PMU_REG_CORE_REG0_ADJ) | BF_PMU_REG_CORE_REG0_ADJ(v)))
#endif
//@}

/*! @name Register PMU_REG_CORE, field REG1_TARG[13:9] (RW)
 *
 * This bitfield defines the target voltage for the VPU/GPU power domain. Single bit increments
 * reflect 25mV core voltage steps. Not all steps will make sense to use either because of input
 * supply limitations or load operation.
 *
 * Values:
 * - 00000 - Power gated off
 * - 00001 - Target core voltage = 0.725V
 * - 10000 - Target core voltage = 1.100V
 * - 11110 - Target core voltage = 1.450V
 * - 11111 - Power FET switched full on. No regulation.
 */
//@{
#define BP_PMU_REG_CORE_REG1_TARG      (9)      //!< Bit position for PMU_REG_CORE_REG1_TARG.
#define BM_PMU_REG_CORE_REG1_TARG      (0x00003e00)  //!< Bit mask for PMU_REG_CORE_REG1_TARG.

//! @brief Get value of PMU_REG_CORE_REG1_TARG from a register value.
#define BG_PMU_REG_CORE_REG1_TARG(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_CORE_REG1_TARG) >> BP_PMU_REG_CORE_REG1_TARG)

//! @brief Format value for bitfield PMU_REG_CORE_REG1_TARG.
#define BF_PMU_REG_CORE_REG1_TARG(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_CORE_REG1_TARG) & BM_PMU_REG_CORE_REG1_TARG)

#ifndef __LANGUAGE_ASM__
//! @brief Set the REG1_TARG field to a new value.
#define BW_PMU_REG_CORE_REG1_TARG(v)   (HW_PMU_REG_CORE_WR((HW_PMU_REG_CORE_RD() & ~BM_PMU_REG_CORE_REG1_TARG) | BF_PMU_REG_CORE_REG1_TARG(v)))
#endif
//@}

/*! @name Register PMU_REG_CORE, field REG1_ADJ[17:14] (RW)
 *
 * This bitfield defines the adjustment bits to calibrate the target value of REG1 (REG_PU). The
 * adjustment is applied on top of any adjustment applied to the global reference in the MISC0
 * Register.
 *
 * Values:
 * - 0000 - No adjustment
 * - 0001 - + 0.25%
 * - 0010 - + 0.50%
 * - 0011 - + 0.75%
 * - 0100 - + 1.00%
 * - 0101 - + 1.25%
 * - 0110 - + 1.50%
 * - 0111 - + 1.75%
 * - 1000 - - 0.25%
 * - 1001 - - 0.50%
 * - 1010 - - 0.75%
 * - 1011 - - 1.00%
 * - 1100 - - 1.25%
 * - 1101 - - 1.50%
 * - 1110 - - 1.75%
 * - 1111 - - 2.00%
 */
//@{
#define BP_PMU_REG_CORE_REG1_ADJ      (14)      //!< Bit position for PMU_REG_CORE_REG1_ADJ.
#define BM_PMU_REG_CORE_REG1_ADJ      (0x0003c000)  //!< Bit mask for PMU_REG_CORE_REG1_ADJ.

//! @brief Get value of PMU_REG_CORE_REG1_ADJ from a register value.
#define BG_PMU_REG_CORE_REG1_ADJ(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_CORE_REG1_ADJ) >> BP_PMU_REG_CORE_REG1_ADJ)

//! @brief Format value for bitfield PMU_REG_CORE_REG1_ADJ.
#define BF_PMU_REG_CORE_REG1_ADJ(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_CORE_REG1_ADJ) & BM_PMU_REG_CORE_REG1_ADJ)

#ifndef __LANGUAGE_ASM__
//! @brief Set the REG1_ADJ field to a new value.
#define BW_PMU_REG_CORE_REG1_ADJ(v)   (HW_PMU_REG_CORE_WR((HW_PMU_REG_CORE_RD() & ~BM_PMU_REG_CORE_REG1_ADJ) | BF_PMU_REG_CORE_REG1_ADJ(v)))
#endif
//@}

/*! @name Register PMU_REG_CORE, field REG2_TARG[22:18] (RW)
 *
 * This bitfield defines the target voltage for the SOC power domain. Single bit increments reflect
 * 25mV core voltage steps. Not all steps will make sense to use either because of input supply
 * limitations or load operation.
 *
 * Values:
 * - 00000 - Power gated off
 * - 00001 - Target core voltage = 0.725V
 * - 10000 - Target core voltage = 1.100V
 * - 11110 - Target core voltage = 1.450V
 * - 11111 - Power FET switched full on. No regulation.
 */
//@{
#define BP_PMU_REG_CORE_REG2_TARG      (18)      //!< Bit position for PMU_REG_CORE_REG2_TARG.
#define BM_PMU_REG_CORE_REG2_TARG      (0x007c0000)  //!< Bit mask for PMU_REG_CORE_REG2_TARG.

//! @brief Get value of PMU_REG_CORE_REG2_TARG from a register value.
#define BG_PMU_REG_CORE_REG2_TARG(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_CORE_REG2_TARG) >> BP_PMU_REG_CORE_REG2_TARG)

//! @brief Format value for bitfield PMU_REG_CORE_REG2_TARG.
#define BF_PMU_REG_CORE_REG2_TARG(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_CORE_REG2_TARG) & BM_PMU_REG_CORE_REG2_TARG)

#ifndef __LANGUAGE_ASM__
//! @brief Set the REG2_TARG field to a new value.
#define BW_PMU_REG_CORE_REG2_TARG(v)   (HW_PMU_REG_CORE_WR((HW_PMU_REG_CORE_RD() & ~BM_PMU_REG_CORE_REG2_TARG) | BF_PMU_REG_CORE_REG2_TARG(v)))
#endif
//@}

/*! @name Register PMU_REG_CORE, field REG2_ADJ[26:23] (RW)
 *
 * This bitfield defines the adjustment bits to calibrate the target value of REG2 (REG_SOC). The
 * adjustment is applied on top of any adjustment applied to the global reference in the MISC0
 * Register.
 *
 * Values:
 * - 0000 - No adjustment
 * - 0001 - + 0.25%
 * - 0010 - + 0.50%
 * - 0011 - + 0.75%
 * - 0100 - + 1.00%
 * - 0101 - + 1.25%
 * - 0110 - + 1.50%
 * - 0111 - + 1.75%
 * - 1000 - - 0.25%
 * - 1001 - - 0.50%
 * - 1010 - - 0.75%
 * - 1011 - - 1.00%
 * - 1100 - - 1.25%
 * - 1101 - - 1.50%
 * - 1110 - - 1.75%
 * - 1111 - - 2.00%
 */
//@{
#define BP_PMU_REG_CORE_REG2_ADJ      (23)      //!< Bit position for PMU_REG_CORE_REG2_ADJ.
#define BM_PMU_REG_CORE_REG2_ADJ      (0x07800000)  //!< Bit mask for PMU_REG_CORE_REG2_ADJ.

//! @brief Get value of PMU_REG_CORE_REG2_ADJ from a register value.
#define BG_PMU_REG_CORE_REG2_ADJ(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_CORE_REG2_ADJ) >> BP_PMU_REG_CORE_REG2_ADJ)

//! @brief Format value for bitfield PMU_REG_CORE_REG2_ADJ.
#define BF_PMU_REG_CORE_REG2_ADJ(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_CORE_REG2_ADJ) & BM_PMU_REG_CORE_REG2_ADJ)

#ifndef __LANGUAGE_ASM__
//! @brief Set the REG2_ADJ field to a new value.
#define BW_PMU_REG_CORE_REG2_ADJ(v)   (HW_PMU_REG_CORE_WR((HW_PMU_REG_CORE_RD() & ~BM_PMU_REG_CORE_REG2_ADJ) | BF_PMU_REG_CORE_REG2_ADJ(v)))
#endif
//@}

/*! @name Register PMU_REG_CORE, field FET_ODRIVE[29] (RW)
 *
 * If set, increases the gate drive on power gating fets to reduce leakage in the off state. Care
 * must be taken to only apply this bit when the input supply voltage to the power fet is less than
 * 1.1V. This bit should only be used in low power modes where the external input supply voltage is
 * nominally 0.9V.
 */
//@{
#define BP_PMU_REG_CORE_FET_ODRIVE      (29)      //!< Bit position for PMU_REG_CORE_FET_ODRIVE.
#define BM_PMU_REG_CORE_FET_ODRIVE      (0x20000000)  //!< Bit mask for PMU_REG_CORE_FET_ODRIVE.

//! @brief Get value of PMU_REG_CORE_FET_ODRIVE from a register value.
#define BG_PMU_REG_CORE_FET_ODRIVE(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_REG_CORE_FET_ODRIVE) >> BP_PMU_REG_CORE_FET_ODRIVE)

//! @brief Format value for bitfield PMU_REG_CORE_FET_ODRIVE.
#define BF_PMU_REG_CORE_FET_ODRIVE(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_REG_CORE_FET_ODRIVE) & BM_PMU_REG_CORE_FET_ODRIVE)

#ifndef __LANGUAGE_ASM__
//! @brief Set the FET_ODRIVE field to a new value.
#define BW_PMU_REG_CORE_FET_ODRIVE(v)   (HW_PMU_REG_CORE_WR((HW_PMU_REG_CORE_RD() & ~BM_PMU_REG_CORE_FET_ODRIVE) | BF_PMU_REG_CORE_FET_ODRIVE(v)))
#endif
//@}

//-------------------------------------------------------------------------------------------
// HW_PMU_MISC0 - Miscellaneous Register 0
//-------------------------------------------------------------------------------------------

#ifndef __LANGUAGE_ASM__
/*!
 * @brief HW_PMU_MISC0 - Miscellaneous Register 0 (RW)
 *
 * Reset value: 0x04000000
 *
 * This register defines the control and status bits for miscellaneous analog blocks.
 */
typedef union _hw_pmu_misc0
{
    reg32_t U;
    struct _hw_pmu_misc0_bitfields
    {
        unsigned REFTOP_PWD : 1; //!< [0] Control bit to power-down the analog bandgap reference circuitry.
        unsigned RESERVED0 : 2; //!< [2:1] Reserved
        unsigned REFTOP_SELFBIASOFF : 1; //!< [3] Control bit to disable the self-bias circuit in the analog bandgap.
        unsigned REFTOP_VBGADJ : 3; //!< [6:4] 
        unsigned REFTOP_VBGUP : 1; //!< [7] Status bit which signals that the analog bandgap voltage is up and stable.
        unsigned RESERVED1 : 4; //!< [11:8] Reserved
        unsigned STOP_MODE_CONFIG : 1; //!< [12] Configure the analog behavior in stop mode.
        unsigned RESERVED2 : 1; //!< [13] Reserved
        unsigned OSC_I : 2; //!< [15:14] This bit field determines the bias current in the 24MHz oscillator.
        unsigned OSC_XTALOK : 1; //!< [16] Status bit which signals that the output of the 24MHz crystal oscillator is stable.
        unsigned OSC_XTALOK_EN : 1; //!< [17] 
        unsigned WBCP_VPW_THRESH : 2; //!< [19:18] This signal alters the voltage that the pwell is charged pumped to.
        unsigned RESERVED3 : 5; //!< [24:20] Reserved.
        unsigned CLKGATE_CTRL : 1; //!< [25] This bit allows disabling the clock gate (always un-gated) for the xtal 24MHz clock that clocks the digital logic in the analog block.
        unsigned CLKGATE_DELAY : 3; //!< [28:26] This field specifies the delay between powering up the XTAL 24MHz clock and release the clock to the digital logic inside the analog block.
        unsigned RESERVED4 : 3; //!< [31:29] Reserved
    } B;
} hw_pmu_misc0_t;
#endif

/*!
 * @name Constants and macros for entire PMU_MISC0 register
 */
//@{
#define HW_PMU_MISC0_ADDR      (REGS_PMU_BASE + 0x150)

#ifndef __LANGUAGE_ASM__
#define HW_PMU_MISC0           (*(volatile hw_pmu_misc0_t *) HW_PMU_MISC0_ADDR)
#define HW_PMU_MISC0_RD()      (HW_PMU_MISC0.U)
#define HW_PMU_MISC0_WR(v)     (HW_PMU_MISC0.U = (v))
#define HW_PMU_MISC0_SET(v)    (HW_PMU_MISC0_WR(HW_PMU_MISC0_RD() |  (v)))
#define HW_PMU_MISC0_CLR(v)    (HW_PMU_MISC0_WR(HW_PMU_MISC0_RD() & ~(v)))
#define HW_PMU_MISC0_TOG(v)    (HW_PMU_MISC0_WR(HW_PMU_MISC0_RD() ^  (v)))
#endif
//@}

/*
 * constants & macros for individual PMU_MISC0 bitfields
 */

/*! @name Register PMU_MISC0, field REFTOP_PWD[0] (RW)
 *
 * Control bit to power-down the analog bandgap reference circuitry. A note of caution, the bandgap
 * is necessary for correct operation of most of the LDO, pll, and other analog functions on the
 * die.
 */
//@{
#define BP_PMU_MISC0_REFTOP_PWD      (0)      //!< Bit position for PMU_MISC0_REFTOP_PWD.
#define BM_PMU_MISC0_REFTOP_PWD      (0x00000001)  //!< Bit mask for PMU_MISC0_REFTOP_PWD.

//! @brief Get value of PMU_MISC0_REFTOP_PWD from a register value.
#define BG_PMU_MISC0_REFTOP_PWD(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC0_REFTOP_PWD) >> BP_PMU_MISC0_REFTOP_PWD)

//! @brief Format value for bitfield PMU_MISC0_REFTOP_PWD.
#define BF_PMU_MISC0_REFTOP_PWD(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC0_REFTOP_PWD) & BM_PMU_MISC0_REFTOP_PWD)

#ifndef __LANGUAGE_ASM__
//! @brief Set the REFTOP_PWD field to a new value.
#define BW_PMU_MISC0_REFTOP_PWD(v)   (HW_PMU_MISC0_WR((HW_PMU_MISC0_RD() & ~BM_PMU_MISC0_REFTOP_PWD) | BF_PMU_MISC0_REFTOP_PWD(v)))
#endif
//@}

/*! @name Register PMU_MISC0, field REFTOP_SELFBIASOFF[3] (RW)
 *
 * Control bit to disable the self-bias circuit in the analog bandgap. The self-bias circuit is used
 * by the bandgap during startup. This bit should be set after the bandgap has stabilized and is
 * necessary for best noise performance of analog blocks using the outputs of the bandgap. Value
 * should be returned to zero before removing vddhigh_in or asserting bit 0 of this register
 * (REFTOP_PWD) to assure proper restart of the circuit.
 *
 * Values:
 * - 0 - Uses coarse bias currents for startup
 * - 1 - Uses bandgap based bias currents for best performance.
 */
//@{
#define BP_PMU_MISC0_REFTOP_SELFBIASOFF      (3)      //!< Bit position for PMU_MISC0_REFTOP_SELFBIASOFF.
#define BM_PMU_MISC0_REFTOP_SELFBIASOFF      (0x00000008)  //!< Bit mask for PMU_MISC0_REFTOP_SELFBIASOFF.

//! @brief Get value of PMU_MISC0_REFTOP_SELFBIASOFF from a register value.
#define BG_PMU_MISC0_REFTOP_SELFBIASOFF(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC0_REFTOP_SELFBIASOFF) >> BP_PMU_MISC0_REFTOP_SELFBIASOFF)

//! @brief Format value for bitfield PMU_MISC0_REFTOP_SELFBIASOFF.
#define BF_PMU_MISC0_REFTOP_SELFBIASOFF(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC0_REFTOP_SELFBIASOFF) & BM_PMU_MISC0_REFTOP_SELFBIASOFF)

#ifndef __LANGUAGE_ASM__
//! @brief Set the REFTOP_SELFBIASOFF field to a new value.
#define BW_PMU_MISC0_REFTOP_SELFBIASOFF(v)   (HW_PMU_MISC0_WR((HW_PMU_MISC0_RD() & ~BM_PMU_MISC0_REFTOP_SELFBIASOFF) | BF_PMU_MISC0_REFTOP_SELFBIASOFF(v)))
#endif
//@}

/*! @name Register PMU_MISC0, field REFTOP_VBGADJ[6:4] (RW)
 *
 * Values:
 * - 000 - Nominal VBG
 * - 001 - VBG+0.78%
 * - 010 - VBG+1.56%
 * - 011 - VBG+2.34%
 * - 100 - VBG-0.78%
 * - 101 - VBG-1.56%
 * - 110 - VBG-2.34%
 * - 111 - VBG-3.12%
 */
//@{
#define BP_PMU_MISC0_REFTOP_VBGADJ      (4)      //!< Bit position for PMU_MISC0_REFTOP_VBGADJ.
#define BM_PMU_MISC0_REFTOP_VBGADJ      (0x00000070)  //!< Bit mask for PMU_MISC0_REFTOP_VBGADJ.

//! @brief Get value of PMU_MISC0_REFTOP_VBGADJ from a register value.
#define BG_PMU_MISC0_REFTOP_VBGADJ(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC0_REFTOP_VBGADJ) >> BP_PMU_MISC0_REFTOP_VBGADJ)

//! @brief Format value for bitfield PMU_MISC0_REFTOP_VBGADJ.
#define BF_PMU_MISC0_REFTOP_VBGADJ(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC0_REFTOP_VBGADJ) & BM_PMU_MISC0_REFTOP_VBGADJ)

#ifndef __LANGUAGE_ASM__
//! @brief Set the REFTOP_VBGADJ field to a new value.
#define BW_PMU_MISC0_REFTOP_VBGADJ(v)   (HW_PMU_MISC0_WR((HW_PMU_MISC0_RD() & ~BM_PMU_MISC0_REFTOP_VBGADJ) | BF_PMU_MISC0_REFTOP_VBGADJ(v)))
#endif
//@}

/*! @name Register PMU_MISC0, field REFTOP_VBGUP[7] (RW)
 *
 * Status bit which signals that the analog bandgap voltage is up and stable. 1 - Stable.
 */
//@{
#define BP_PMU_MISC0_REFTOP_VBGUP      (7)      //!< Bit position for PMU_MISC0_REFTOP_VBGUP.
#define BM_PMU_MISC0_REFTOP_VBGUP      (0x00000080)  //!< Bit mask for PMU_MISC0_REFTOP_VBGUP.

//! @brief Get value of PMU_MISC0_REFTOP_VBGUP from a register value.
#define BG_PMU_MISC0_REFTOP_VBGUP(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC0_REFTOP_VBGUP) >> BP_PMU_MISC0_REFTOP_VBGUP)

//! @brief Format value for bitfield PMU_MISC0_REFTOP_VBGUP.
#define BF_PMU_MISC0_REFTOP_VBGUP(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC0_REFTOP_VBGUP) & BM_PMU_MISC0_REFTOP_VBGUP)

#ifndef __LANGUAGE_ASM__
//! @brief Set the REFTOP_VBGUP field to a new value.
#define BW_PMU_MISC0_REFTOP_VBGUP(v)   (HW_PMU_MISC0_WR((HW_PMU_MISC0_RD() & ~BM_PMU_MISC0_REFTOP_VBGUP) | BF_PMU_MISC0_REFTOP_VBGUP(v)))
#endif
//@}

/*! @name Register PMU_MISC0, field STOP_MODE_CONFIG[12] (RW)
 *
 * Configure the analog behavior in stop mode.
 *
 * Values:
 * - DEEP = 0x0 - Deep Stop Mode - 0x0 All analog except rtc powered down on stop mode assertion
 * - LIGHT = 0x1 - Light Stop Mode - 0x1 All the analog domain except the LDO_1P1, LDO_2P5, and PLL3 are powered down
 *     on STOP mode assertion. If required the CCM can be configured not to power down the
 *     oscillator (XTALOSC). PLL3 can be disabled with register settings if desired.
 */
//@{
#define BP_PMU_MISC0_STOP_MODE_CONFIG      (12)      //!< Bit position for PMU_MISC0_STOP_MODE_CONFIG.
#define BM_PMU_MISC0_STOP_MODE_CONFIG      (0x00001000)  //!< Bit mask for PMU_MISC0_STOP_MODE_CONFIG.

//! @brief Get value of PMU_MISC0_STOP_MODE_CONFIG from a register value.
#define BG_PMU_MISC0_STOP_MODE_CONFIG(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC0_STOP_MODE_CONFIG) >> BP_PMU_MISC0_STOP_MODE_CONFIG)

//! @brief Format value for bitfield PMU_MISC0_STOP_MODE_CONFIG.
#define BF_PMU_MISC0_STOP_MODE_CONFIG(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC0_STOP_MODE_CONFIG) & BM_PMU_MISC0_STOP_MODE_CONFIG)

#ifndef __LANGUAGE_ASM__
//! @brief Set the STOP_MODE_CONFIG field to a new value.
#define BW_PMU_MISC0_STOP_MODE_CONFIG(v)   (HW_PMU_MISC0_WR((HW_PMU_MISC0_RD() & ~BM_PMU_MISC0_STOP_MODE_CONFIG) | BF_PMU_MISC0_STOP_MODE_CONFIG(v)))
#endif

//! @brief Macro to simplify usage of value macros.
#define BF_PMU_MISC0_STOP_MODE_CONFIG_V(v) BF_PMU_MISC0_STOP_MODE_CONFIG(BV_PMU_MISC0_STOP_MODE_CONFIG__##v)

#define BV_PMU_MISC0_STOP_MODE_CONFIG__DEEP (0x0) //!< Deep Stop Mode - 0x0 All analog except rtc powered down on stop mode assertion
#define BV_PMU_MISC0_STOP_MODE_CONFIG__LIGHT (0x1) //!< Light Stop Mode - 0x1 All the analog domain except the LDO_1P1, LDO_2P5, and PLL3 are powered down on STOP mode assertion. If required the CCM can be configured not to power down the oscillator (XTALOSC). PLL3 can be disabled with register settings if desired.
//@}

/*! @name Register PMU_MISC0, field OSC_I[15:14] (RW)
 *
 * This bit field determines the bias current in the 24MHz oscillator. The idea is to start up with
 * the highest bias current which can be decreased after startup if determined to be acceptable. Not
 * related to PMU.
 *
 * Values:
 * - NOMINAL = 00 - Nominal
 * - MINUS_12_5_PERCENT = 01 - Decrease current by 12.5%
 * - MINUS_25_PERCENT = 10 - Decrease current by 25.0%
 * - MINUS_37_5_PERCENT = 11 - Decrease current by 37.5%
 */
//@{
#define BP_PMU_MISC0_OSC_I      (14)      //!< Bit position for PMU_MISC0_OSC_I.
#define BM_PMU_MISC0_OSC_I      (0x0000c000)  //!< Bit mask for PMU_MISC0_OSC_I.

//! @brief Get value of PMU_MISC0_OSC_I from a register value.
#define BG_PMU_MISC0_OSC_I(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC0_OSC_I) >> BP_PMU_MISC0_OSC_I)

//! @brief Format value for bitfield PMU_MISC0_OSC_I.
#define BF_PMU_MISC0_OSC_I(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC0_OSC_I) & BM_PMU_MISC0_OSC_I)

#ifndef __LANGUAGE_ASM__
//! @brief Set the OSC_I field to a new value.
#define BW_PMU_MISC0_OSC_I(v)   (HW_PMU_MISC0_WR((HW_PMU_MISC0_RD() & ~BM_PMU_MISC0_OSC_I) | BF_PMU_MISC0_OSC_I(v)))
#endif

//! @brief Macro to simplify usage of value macros.
#define BF_PMU_MISC0_OSC_I_V(v) BF_PMU_MISC0_OSC_I(BV_PMU_MISC0_OSC_I__##v)

#define BV_PMU_MISC0_OSC_I__NOMINAL (0x0) //!< Nominal
#define BV_PMU_MISC0_OSC_I__MINUS_12_5_PERCENT (0x1) //!< Decrease current by 12.5%
#define BV_PMU_MISC0_OSC_I__MINUS_25_PERCENT (0x2) //!< Decrease current by 25.0%
#define BV_PMU_MISC0_OSC_I__MINUS_37_5_PERCENT (0x3) //!< Decrease current by 37.5%
//@}

/*! @name Register PMU_MISC0, field OSC_XTALOK[16] (RO)
 *
 * Status bit which signals that the output of the 24MHz crystal oscillator is stable. Generated
 * from a timer and active detection of the actual frequency. Not related to PMU, Clocking content.
 */
//@{
#define BP_PMU_MISC0_OSC_XTALOK      (16)      //!< Bit position for PMU_MISC0_OSC_XTALOK.
#define BM_PMU_MISC0_OSC_XTALOK      (0x00010000)  //!< Bit mask for PMU_MISC0_OSC_XTALOK.

//! @brief Get value of PMU_MISC0_OSC_XTALOK from a register value.
#define BG_PMU_MISC0_OSC_XTALOK(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC0_OSC_XTALOK) >> BP_PMU_MISC0_OSC_XTALOK)
//@}

/*! @name Register PMU_MISC0, field OSC_XTALOK_EN[17] (RW)
 *
 * This bit enables the detector which signals when the 24MHz crystal oscillator is stable. Not
 * related to PMU, Clocking content
 */
//@{
#define BP_PMU_MISC0_OSC_XTALOK_EN      (17)      //!< Bit position for PMU_MISC0_OSC_XTALOK_EN.
#define BM_PMU_MISC0_OSC_XTALOK_EN      (0x00020000)  //!< Bit mask for PMU_MISC0_OSC_XTALOK_EN.

//! @brief Get value of PMU_MISC0_OSC_XTALOK_EN from a register value.
#define BG_PMU_MISC0_OSC_XTALOK_EN(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC0_OSC_XTALOK_EN) >> BP_PMU_MISC0_OSC_XTALOK_EN)

//! @brief Format value for bitfield PMU_MISC0_OSC_XTALOK_EN.
#define BF_PMU_MISC0_OSC_XTALOK_EN(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC0_OSC_XTALOK_EN) & BM_PMU_MISC0_OSC_XTALOK_EN)

#ifndef __LANGUAGE_ASM__
//! @brief Set the OSC_XTALOK_EN field to a new value.
#define BW_PMU_MISC0_OSC_XTALOK_EN(v)   (HW_PMU_MISC0_WR((HW_PMU_MISC0_RD() & ~BM_PMU_MISC0_OSC_XTALOK_EN) | BF_PMU_MISC0_OSC_XTALOK_EN(v)))
#endif
//@}

/*! @name Register PMU_MISC0, field WBCP_VPW_THRESH[19:18] (RW)
 *
 * This signal alters the voltage that the pwell is charged pumped to.
 *
 * Values:
 * - NOMINAL_BIAS = 00 - Nominal output pwell bias voltage.
 * - PLUS_25MV = 01 - Increase pwell output voltage by 25mV.
 * - MINUS_25MV = 10 - Decrease pwell output pwell voltage by 25mV.
 * - MINUS_50MV = 11 - Decrease pwell output pwell voltage by 50mV.
 */
//@{
#define BP_PMU_MISC0_WBCP_VPW_THRESH      (18)      //!< Bit position for PMU_MISC0_WBCP_VPW_THRESH.
#define BM_PMU_MISC0_WBCP_VPW_THRESH      (0x000c0000)  //!< Bit mask for PMU_MISC0_WBCP_VPW_THRESH.

//! @brief Get value of PMU_MISC0_WBCP_VPW_THRESH from a register value.
#define BG_PMU_MISC0_WBCP_VPW_THRESH(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC0_WBCP_VPW_THRESH) >> BP_PMU_MISC0_WBCP_VPW_THRESH)

//! @brief Format value for bitfield PMU_MISC0_WBCP_VPW_THRESH.
#define BF_PMU_MISC0_WBCP_VPW_THRESH(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC0_WBCP_VPW_THRESH) & BM_PMU_MISC0_WBCP_VPW_THRESH)

#ifndef __LANGUAGE_ASM__
//! @brief Set the WBCP_VPW_THRESH field to a new value.
#define BW_PMU_MISC0_WBCP_VPW_THRESH(v)   (HW_PMU_MISC0_WR((HW_PMU_MISC0_RD() & ~BM_PMU_MISC0_WBCP_VPW_THRESH) | BF_PMU_MISC0_WBCP_VPW_THRESH(v)))
#endif

//! @brief Macro to simplify usage of value macros.
#define BF_PMU_MISC0_WBCP_VPW_THRESH_V(v) BF_PMU_MISC0_WBCP_VPW_THRESH(BV_PMU_MISC0_WBCP_VPW_THRESH__##v)

#define BV_PMU_MISC0_WBCP_VPW_THRESH__NOMINAL_BIAS (0x0) //!< Nominal output pwell bias voltage.
#define BV_PMU_MISC0_WBCP_VPW_THRESH__PLUS_25MV (0x1) //!< Increase pwell output voltage by 25mV.
#define BV_PMU_MISC0_WBCP_VPW_THRESH__MINUS_25MV (0x2) //!< Decrease pwell output pwell voltage by 25mV.
#define BV_PMU_MISC0_WBCP_VPW_THRESH__MINUS_50MV (0x3) //!< Decrease pwell output pwell voltage by 50mV.
//@}

/*! @name Register PMU_MISC0, field CLKGATE_CTRL[25] (RW)
 *
 * This bit allows disabling the clock gate (always un-gated) for the xtal 24MHz clock that clocks
 * the digital logic in the analog block. Do not change the field during a low power event. This is
 * not a field that the user would normally need to modify. Not related to PMU.
 *
 * Values:
 * - ALLOW_AUTO_GATE = 0 - Allow the logic to automatically gate the clock when the XTAL is powered down.
 * - NO_AUTO_GATE = 1 - Prevent the logic from ever gating off the clock.
 */
//@{
#define BP_PMU_MISC0_CLKGATE_CTRL      (25)      //!< Bit position for PMU_MISC0_CLKGATE_CTRL.
#define BM_PMU_MISC0_CLKGATE_CTRL      (0x02000000)  //!< Bit mask for PMU_MISC0_CLKGATE_CTRL.

//! @brief Get value of PMU_MISC0_CLKGATE_CTRL from a register value.
#define BG_PMU_MISC0_CLKGATE_CTRL(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC0_CLKGATE_CTRL) >> BP_PMU_MISC0_CLKGATE_CTRL)

//! @brief Format value for bitfield PMU_MISC0_CLKGATE_CTRL.
#define BF_PMU_MISC0_CLKGATE_CTRL(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC0_CLKGATE_CTRL) & BM_PMU_MISC0_CLKGATE_CTRL)

#ifndef __LANGUAGE_ASM__
//! @brief Set the CLKGATE_CTRL field to a new value.
#define BW_PMU_MISC0_CLKGATE_CTRL(v)   (HW_PMU_MISC0_WR((HW_PMU_MISC0_RD() & ~BM_PMU_MISC0_CLKGATE_CTRL) | BF_PMU_MISC0_CLKGATE_CTRL(v)))
#endif

//! @brief Macro to simplify usage of value macros.
#define BF_PMU_MISC0_CLKGATE_CTRL_V(v) BF_PMU_MISC0_CLKGATE_CTRL(BV_PMU_MISC0_CLKGATE_CTRL__##v)

#define BV_PMU_MISC0_CLKGATE_CTRL__ALLOW_AUTO_GATE (0x0) //!< Allow the logic to automatically gate the clock when the XTAL is powered down.
#define BV_PMU_MISC0_CLKGATE_CTRL__NO_AUTO_GATE (0x1) //!< Prevent the logic from ever gating off the clock.
//@}

/*! @name Register PMU_MISC0, field CLKGATE_DELAY[28:26] (RW)
 *
 * This field specifies the delay between powering up the XTAL 24MHz clock and release the clock to
 * the digital logic inside the analog block. Do not change the field during a low power event. This
 * is not a field that the user would normally need to modify Not related to PMU.
 *
 * Values:
 * - 000 - 0.5ms
 * - 001 - 1.0ms
 * - 010 - 2.0ms
 * - 011 - 3.0ms
 * - 100 - 4.0ms
 * - 101 - 5.0ms
 * - 110 - 6.0ms
 * - 111 - 7.0ms
 */
//@{
#define BP_PMU_MISC0_CLKGATE_DELAY      (26)      //!< Bit position for PMU_MISC0_CLKGATE_DELAY.
#define BM_PMU_MISC0_CLKGATE_DELAY      (0x1c000000)  //!< Bit mask for PMU_MISC0_CLKGATE_DELAY.

//! @brief Get value of PMU_MISC0_CLKGATE_DELAY from a register value.
#define BG_PMU_MISC0_CLKGATE_DELAY(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC0_CLKGATE_DELAY) >> BP_PMU_MISC0_CLKGATE_DELAY)

//! @brief Format value for bitfield PMU_MISC0_CLKGATE_DELAY.
#define BF_PMU_MISC0_CLKGATE_DELAY(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC0_CLKGATE_DELAY) & BM_PMU_MISC0_CLKGATE_DELAY)

#ifndef __LANGUAGE_ASM__
//! @brief Set the CLKGATE_DELAY field to a new value.
#define BW_PMU_MISC0_CLKGATE_DELAY(v)   (HW_PMU_MISC0_WR((HW_PMU_MISC0_RD() & ~BM_PMU_MISC0_CLKGATE_DELAY) | BF_PMU_MISC0_CLKGATE_DELAY(v)))
#endif
//@}

//-------------------------------------------------------------------------------------------
// HW_PMU_MISC1 - Miscellaneous Register 1
//-------------------------------------------------------------------------------------------

#ifndef __LANGUAGE_ASM__
/*!
 * @brief HW_PMU_MISC1 - Miscellaneous Register 1 (RW)
 *
 * Reset value: 0x00000000
 *
 * This register defines the control and status bits for miscellaneous analog blocks. The lvds1 and
 * lvds2 controls below control the behavior of the anaclk1/1b and anaclk2/2b lvds IO's.
 */
typedef union _hw_pmu_misc1
{
    reg32_t U;
    struct _hw_pmu_misc1_bitfields
    {
        unsigned LVDS1_CLK_SEL : 5; //!< [4:0] This field selects the clk to be routed to anaclk2/2b.
        unsigned LVDS2_CLK_SEL : 5; //!< [9:5] This field selects the clk to be routed to anaclk2/2b.
        unsigned LVDSCLK1_OBEN : 1; //!< [10] This enables the lvds output buffer for anaclk1/1b.
        unsigned LVDSCLK2_OBEN : 1; //!< [11] This enables the lvds output buffer for anaclk2/2b.
        unsigned LVDSCLK1_IBEN : 1; //!< [12] This enables the lvds input buffer for anaclk1/1b.
        unsigned LVDSCLK2_IBEN : 1; //!< [13] This enables the lvds input buffer for anaclk2/2b.
        unsigned RESERVED0 : 15; //!< [28:14] Reserved
        unsigned IRQ_TEMPSENSE : 1; //!< [29] This status bit is set to one when when the temperature sensor interrupt asserts.
        unsigned IRQ_ANA_BO : 1; //!< [30] This status bit is set to one when when any of the analog regulator brownout interrupts assert.
        unsigned IRQ_DIG_BO : 1; //!< [31] This status bit is set to one when when any of the digital regulator brownout interrupts assert.
    } B;
} hw_pmu_misc1_t;
#endif

/*!
 * @name Constants and macros for entire PMU_MISC1 register
 */
//@{
#define HW_PMU_MISC1_ADDR      (REGS_PMU_BASE + 0x160)
#define HW_PMU_MISC1_SET_ADDR  (HW_PMU_MISC1_ADDR + 0x4)
#define HW_PMU_MISC1_CLR_ADDR  (HW_PMU_MISC1_ADDR + 0x8)
#define HW_PMU_MISC1_TOG_ADDR  (HW_PMU_MISC1_ADDR + 0xC)

#ifndef __LANGUAGE_ASM__
#define HW_PMU_MISC1           (*(volatile hw_pmu_misc1_t *) HW_PMU_MISC1_ADDR)
#define HW_PMU_MISC1_RD()      (HW_PMU_MISC1.U)
#define HW_PMU_MISC1_WR(v)     (HW_PMU_MISC1.U = (v))
#define HW_PMU_MISC1_SET(v)    ((*(volatile reg32_t *) HW_PMU_MISC1_SET_ADDR) = (v))
#define HW_PMU_MISC1_CLR(v)    ((*(volatile reg32_t *) HW_PMU_MISC1_CLR_ADDR) = (v))
#define HW_PMU_MISC1_TOG(v)    ((*(volatile reg32_t *) HW_PMU_MISC1_TOG_ADDR) = (v))
#endif
//@}

/*
 * constants & macros for individual PMU_MISC1 bitfields
 */

/*! @name Register PMU_MISC1, field LVDS1_CLK_SEL[4:0] (RW)
 *
 * This field selects the clk to be routed to anaclk2/2b. Not related to PMU.
 *
 * Values:
 * - ARM_PLL = 00000 - Arm PLL
 * - SYS_PLL = 00001 - System PLL
 * - PFD4 = 00010 - pfd4
 * - PFD5 = 00011 - pfd5
 * - PFD6 = 00100 - pfd6
 * - PFD7 = 00101 - pfd7
 * - AUDIO_PLL = 00110 - Audio PLL
 * - VIDEO_PLL = 00111 - Video PLL
 * - MLB_PLL = 01000 - MLB PLL
 * - ETHERNET_REF = 01001 - ethernet ref clock
 * - PCIE_REF = 01010 - PCIe ref clock
 * - SATA_REF = 01011 - SATA ref clock
 * - USB1_PLL = 01100 - USB1 PLL clock
 * - USB2_PLL = 01101 - USB2 PLL clock
 * - PFD0 = 01110 - pfd0
 * - PFD1 = 01111 - pfd1
 * - PFD2 = 10000 - pfd2
 * - PFD3 = 10001 - pfd3
 * - XTAL = 10010 - xtal
 * - LVDS1 = 10011 - lvds1 (loopback)
 * - LVDS2 = 10100 - lvds2 (not useful)
 * - 10101 to 11111 - pfd7
 */
//@{
#define BP_PMU_MISC1_LVDS1_CLK_SEL      (0)      //!< Bit position for PMU_MISC1_LVDS1_CLK_SEL.
#define BM_PMU_MISC1_LVDS1_CLK_SEL      (0x0000001f)  //!< Bit mask for PMU_MISC1_LVDS1_CLK_SEL.

//! @brief Get value of PMU_MISC1_LVDS1_CLK_SEL from a register value.
#define BG_PMU_MISC1_LVDS1_CLK_SEL(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC1_LVDS1_CLK_SEL) >> BP_PMU_MISC1_LVDS1_CLK_SEL)

//! @brief Format value for bitfield PMU_MISC1_LVDS1_CLK_SEL.
#define BF_PMU_MISC1_LVDS1_CLK_SEL(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC1_LVDS1_CLK_SEL) & BM_PMU_MISC1_LVDS1_CLK_SEL)

#ifndef __LANGUAGE_ASM__
//! @brief Set the LVDS1_CLK_SEL field to a new value.
#define BW_PMU_MISC1_LVDS1_CLK_SEL(v)   BF_CS1(PMU_MISC1, LVDS1_CLK_SEL, v)
#endif

//! @brief Macro to simplify usage of value macros.
#define BF_PMU_MISC1_LVDS1_CLK_SEL_V(v) BF_PMU_MISC1_LVDS1_CLK_SEL(BV_PMU_MISC1_LVDS1_CLK_SEL__##v)

#define BV_PMU_MISC1_LVDS1_CLK_SEL__ARM_PLL (0x0) //!< Arm PLL
#define BV_PMU_MISC1_LVDS1_CLK_SEL__SYS_PLL (0x1) //!< System PLL
#define BV_PMU_MISC1_LVDS1_CLK_SEL__PFD4 (0x2) //!< pfd4
#define BV_PMU_MISC1_LVDS1_CLK_SEL__PFD5 (0x3) //!< pfd5
#define BV_PMU_MISC1_LVDS1_CLK_SEL__PFD6 (0x4) //!< pfd6
#define BV_PMU_MISC1_LVDS1_CLK_SEL__PFD7 (0x5) //!< pfd7
#define BV_PMU_MISC1_LVDS1_CLK_SEL__AUDIO_PLL (0x6) //!< Audio PLL
#define BV_PMU_MISC1_LVDS1_CLK_SEL__VIDEO_PLL (0x7) //!< Video PLL
#define BV_PMU_MISC1_LVDS1_CLK_SEL__MLB_PLL (0x8) //!< MLB PLL
#define BV_PMU_MISC1_LVDS1_CLK_SEL__ETHERNET_REF (0x9) //!< ethernet ref clock
#define BV_PMU_MISC1_LVDS1_CLK_SEL__PCIE_REF (0xa) //!< PCIe ref clock
#define BV_PMU_MISC1_LVDS1_CLK_SEL__SATA_REF (0xb) //!< SATA ref clock
#define BV_PMU_MISC1_LVDS1_CLK_SEL__USB1_PLL (0xc) //!< USB1 PLL clock
#define BV_PMU_MISC1_LVDS1_CLK_SEL__USB2_PLL (0xd) //!< USB2 PLL clock
#define BV_PMU_MISC1_LVDS1_CLK_SEL__PFD0 (0xe) //!< pfd0
#define BV_PMU_MISC1_LVDS1_CLK_SEL__PFD1 (0xf) //!< pfd1
#define BV_PMU_MISC1_LVDS1_CLK_SEL__PFD2 (0x10) //!< pfd2
#define BV_PMU_MISC1_LVDS1_CLK_SEL__PFD3 (0x11) //!< pfd3
#define BV_PMU_MISC1_LVDS1_CLK_SEL__XTAL (0x12) //!< xtal
#define BV_PMU_MISC1_LVDS1_CLK_SEL__LVDS1 (0x13) //!< lvds1 (loopback)
#define BV_PMU_MISC1_LVDS1_CLK_SEL__LVDS2 (0x14) //!< lvds2 (not useful)
//@}

/*! @name Register PMU_MISC1, field LVDS2_CLK_SEL[9:5] (RW)
 *
 * This field selects the clk to be routed to anaclk2/2b. Not related to PMU.
 *
 * Values:
 * - ARM_PLL = 00000 - Arm PLL
 * - SYS_PLL = 00001 - System PLL
 * - PFD4 = 00010 - pfd4
 * - PFD5 = 00011 - pfd5
 * - PFD6 = 00100 - pfd6
 * - PFD7 = 00101 - pfd7
 * - AUDIO_PLL = 00110 - Audio PLL
 * - VIDEO_PLL = 00111 - Video PLL
 * - MLB_PLL = 01000 - MLB PLL
 * - ETHERNET_REF = 01001 - ethernet ref clock
 * - PCIE_REF = 01010 - PCIe ref clock
 * - SATA_REF = 01011 - SATA ref clock
 * - USB1_PLL = 01100 - USB1 PLL clock
 * - USB2_PLL = 01101 - USB2 PLL clock
 * - PFD0 = 01110 - pfd0
 * - PFD1 = 01111 - pfd1
 * - PFD2 = 10000 - pfd2
 * - PFD3 = 10001 - pfd3
 * - XTAL = 10010 - xtal
 * - LVDS1 = 10011 - lvds1 (loopback)
 * - LVDS2 = 10100 - lvds2 (not useful)
 * - 10101 to 11111 - pfd7
 */
//@{
#define BP_PMU_MISC1_LVDS2_CLK_SEL      (5)      //!< Bit position for PMU_MISC1_LVDS2_CLK_SEL.
#define BM_PMU_MISC1_LVDS2_CLK_SEL      (0x000003e0)  //!< Bit mask for PMU_MISC1_LVDS2_CLK_SEL.

//! @brief Get value of PMU_MISC1_LVDS2_CLK_SEL from a register value.
#define BG_PMU_MISC1_LVDS2_CLK_SEL(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC1_LVDS2_CLK_SEL) >> BP_PMU_MISC1_LVDS2_CLK_SEL)

//! @brief Format value for bitfield PMU_MISC1_LVDS2_CLK_SEL.
#define BF_PMU_MISC1_LVDS2_CLK_SEL(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC1_LVDS2_CLK_SEL) & BM_PMU_MISC1_LVDS2_CLK_SEL)

#ifndef __LANGUAGE_ASM__
//! @brief Set the LVDS2_CLK_SEL field to a new value.
#define BW_PMU_MISC1_LVDS2_CLK_SEL(v)   BF_CS1(PMU_MISC1, LVDS2_CLK_SEL, v)
#endif

//! @brief Macro to simplify usage of value macros.
#define BF_PMU_MISC1_LVDS2_CLK_SEL_V(v) BF_PMU_MISC1_LVDS2_CLK_SEL(BV_PMU_MISC1_LVDS2_CLK_SEL__##v)

#define BV_PMU_MISC1_LVDS2_CLK_SEL__ARM_PLL (0x0) //!< Arm PLL
#define BV_PMU_MISC1_LVDS2_CLK_SEL__SYS_PLL (0x1) //!< System PLL
#define BV_PMU_MISC1_LVDS2_CLK_SEL__PFD4 (0x2) //!< pfd4
#define BV_PMU_MISC1_LVDS2_CLK_SEL__PFD5 (0x3) //!< pfd5
#define BV_PMU_MISC1_LVDS2_CLK_SEL__PFD6 (0x4) //!< pfd6
#define BV_PMU_MISC1_LVDS2_CLK_SEL__PFD7 (0x5) //!< pfd7
#define BV_PMU_MISC1_LVDS2_CLK_SEL__AUDIO_PLL (0x6) //!< Audio PLL
#define BV_PMU_MISC1_LVDS2_CLK_SEL__VIDEO_PLL (0x7) //!< Video PLL
#define BV_PMU_MISC1_LVDS2_CLK_SEL__MLB_PLL (0x8) //!< MLB PLL
#define BV_PMU_MISC1_LVDS2_CLK_SEL__ETHERNET_REF (0x9) //!< ethernet ref clock
#define BV_PMU_MISC1_LVDS2_CLK_SEL__PCIE_REF (0xa) //!< PCIe ref clock
#define BV_PMU_MISC1_LVDS2_CLK_SEL__SATA_REF (0xb) //!< SATA ref clock
#define BV_PMU_MISC1_LVDS2_CLK_SEL__USB1_PLL (0xc) //!< USB1 PLL clock
#define BV_PMU_MISC1_LVDS2_CLK_SEL__USB2_PLL (0xd) //!< USB2 PLL clock
#define BV_PMU_MISC1_LVDS2_CLK_SEL__PFD0 (0xe) //!< pfd0
#define BV_PMU_MISC1_LVDS2_CLK_SEL__PFD1 (0xf) //!< pfd1
#define BV_PMU_MISC1_LVDS2_CLK_SEL__PFD2 (0x10) //!< pfd2
#define BV_PMU_MISC1_LVDS2_CLK_SEL__PFD3 (0x11) //!< pfd3
#define BV_PMU_MISC1_LVDS2_CLK_SEL__XTAL (0x12) //!< xtal
#define BV_PMU_MISC1_LVDS2_CLK_SEL__LVDS1 (0x13) //!< lvds1 (loopback)
#define BV_PMU_MISC1_LVDS2_CLK_SEL__LVDS2 (0x14) //!< lvds2 (not useful)
//@}

/*! @name Register PMU_MISC1, field LVDSCLK1_OBEN[10] (RW)
 *
 * This enables the lvds output buffer for anaclk1/1b. Do not enable input and output buffers
 * simutaneously. Not related to PMU, clocking content.
 */
//@{
#define BP_PMU_MISC1_LVDSCLK1_OBEN      (10)      //!< Bit position for PMU_MISC1_LVDSCLK1_OBEN.
#define BM_PMU_MISC1_LVDSCLK1_OBEN      (0x00000400)  //!< Bit mask for PMU_MISC1_LVDSCLK1_OBEN.

//! @brief Get value of PMU_MISC1_LVDSCLK1_OBEN from a register value.
#define BG_PMU_MISC1_LVDSCLK1_OBEN(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC1_LVDSCLK1_OBEN) >> BP_PMU_MISC1_LVDSCLK1_OBEN)

//! @brief Format value for bitfield PMU_MISC1_LVDSCLK1_OBEN.
#define BF_PMU_MISC1_LVDSCLK1_OBEN(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC1_LVDSCLK1_OBEN) & BM_PMU_MISC1_LVDSCLK1_OBEN)

#ifndef __LANGUAGE_ASM__
//! @brief Set the LVDSCLK1_OBEN field to a new value.
#define BW_PMU_MISC1_LVDSCLK1_OBEN(v)   BF_CS1(PMU_MISC1, LVDSCLK1_OBEN, v)
#endif
//@}

/*! @name Register PMU_MISC1, field LVDSCLK2_OBEN[11] (RW)
 *
 * This enables the lvds output buffer for anaclk2/2b. Do not enable input and output buffers
 * simutaneously. Not related to PMU.
 */
//@{
#define BP_PMU_MISC1_LVDSCLK2_OBEN      (11)      //!< Bit position for PMU_MISC1_LVDSCLK2_OBEN.
#define BM_PMU_MISC1_LVDSCLK2_OBEN      (0x00000800)  //!< Bit mask for PMU_MISC1_LVDSCLK2_OBEN.

//! @brief Get value of PMU_MISC1_LVDSCLK2_OBEN from a register value.
#define BG_PMU_MISC1_LVDSCLK2_OBEN(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC1_LVDSCLK2_OBEN) >> BP_PMU_MISC1_LVDSCLK2_OBEN)

//! @brief Format value for bitfield PMU_MISC1_LVDSCLK2_OBEN.
#define BF_PMU_MISC1_LVDSCLK2_OBEN(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC1_LVDSCLK2_OBEN) & BM_PMU_MISC1_LVDSCLK2_OBEN)

#ifndef __LANGUAGE_ASM__
//! @brief Set the LVDSCLK2_OBEN field to a new value.
#define BW_PMU_MISC1_LVDSCLK2_OBEN(v)   BF_CS1(PMU_MISC1, LVDSCLK2_OBEN, v)
#endif
//@}

/*! @name Register PMU_MISC1, field LVDSCLK1_IBEN[12] (RW)
 *
 * This enables the lvds input buffer for anaclk1/1b. Do not enable input and output buffers
 * simutaneously. Not related to PMU, Clocking content.
 */
//@{
#define BP_PMU_MISC1_LVDSCLK1_IBEN      (12)      //!< Bit position for PMU_MISC1_LVDSCLK1_IBEN.
#define BM_PMU_MISC1_LVDSCLK1_IBEN      (0x00001000)  //!< Bit mask for PMU_MISC1_LVDSCLK1_IBEN.

//! @brief Get value of PMU_MISC1_LVDSCLK1_IBEN from a register value.
#define BG_PMU_MISC1_LVDSCLK1_IBEN(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC1_LVDSCLK1_IBEN) >> BP_PMU_MISC1_LVDSCLK1_IBEN)

//! @brief Format value for bitfield PMU_MISC1_LVDSCLK1_IBEN.
#define BF_PMU_MISC1_LVDSCLK1_IBEN(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC1_LVDSCLK1_IBEN) & BM_PMU_MISC1_LVDSCLK1_IBEN)

#ifndef __LANGUAGE_ASM__
//! @brief Set the LVDSCLK1_IBEN field to a new value.
#define BW_PMU_MISC1_LVDSCLK1_IBEN(v)   BF_CS1(PMU_MISC1, LVDSCLK1_IBEN, v)
#endif
//@}

/*! @name Register PMU_MISC1, field LVDSCLK2_IBEN[13] (RW)
 *
 * This enables the lvds input buffer for anaclk2/2b. Do not enable input and output buffers
 * simutaneously. Not related to PMU.
 */
//@{
#define BP_PMU_MISC1_LVDSCLK2_IBEN      (13)      //!< Bit position for PMU_MISC1_LVDSCLK2_IBEN.
#define BM_PMU_MISC1_LVDSCLK2_IBEN      (0x00002000)  //!< Bit mask for PMU_MISC1_LVDSCLK2_IBEN.

//! @brief Get value of PMU_MISC1_LVDSCLK2_IBEN from a register value.
#define BG_PMU_MISC1_LVDSCLK2_IBEN(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC1_LVDSCLK2_IBEN) >> BP_PMU_MISC1_LVDSCLK2_IBEN)

//! @brief Format value for bitfield PMU_MISC1_LVDSCLK2_IBEN.
#define BF_PMU_MISC1_LVDSCLK2_IBEN(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC1_LVDSCLK2_IBEN) & BM_PMU_MISC1_LVDSCLK2_IBEN)

#ifndef __LANGUAGE_ASM__
//! @brief Set the LVDSCLK2_IBEN field to a new value.
#define BW_PMU_MISC1_LVDSCLK2_IBEN(v)   BF_CS1(PMU_MISC1, LVDSCLK2_IBEN, v)
#endif
//@}

/*! @name Register PMU_MISC1, field IRQ_TEMPSENSE[29] (W1C)
 *
 * This status bit is set to one when when the temperature sensor interrupt asserts. Not related to
 * PMU, Temperature Monitor content.
 */
//@{
#define BP_PMU_MISC1_IRQ_TEMPSENSE      (29)      //!< Bit position for PMU_MISC1_IRQ_TEMPSENSE.
#define BM_PMU_MISC1_IRQ_TEMPSENSE      (0x20000000)  //!< Bit mask for PMU_MISC1_IRQ_TEMPSENSE.

//! @brief Get value of PMU_MISC1_IRQ_TEMPSENSE from a register value.
#define BG_PMU_MISC1_IRQ_TEMPSENSE(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC1_IRQ_TEMPSENSE) >> BP_PMU_MISC1_IRQ_TEMPSENSE)

//! @brief Format value for bitfield PMU_MISC1_IRQ_TEMPSENSE.
#define BF_PMU_MISC1_IRQ_TEMPSENSE(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC1_IRQ_TEMPSENSE) & BM_PMU_MISC1_IRQ_TEMPSENSE)

#ifndef __LANGUAGE_ASM__
//! @brief Set the IRQ_TEMPSENSE field to a new value.
#define BW_PMU_MISC1_IRQ_TEMPSENSE(v)   BF_CS1(PMU_MISC1, IRQ_TEMPSENSE, v)
#endif
//@}

/*! @name Register PMU_MISC1, field IRQ_ANA_BO[30] (W1C)
 *
 * This status bit is set to one when when any of the analog regulator brownout interrupts assert.
 * Check the regulator status bits to discover which regulator interrupt asserted.
 */
//@{
#define BP_PMU_MISC1_IRQ_ANA_BO      (30)      //!< Bit position for PMU_MISC1_IRQ_ANA_BO.
#define BM_PMU_MISC1_IRQ_ANA_BO      (0x40000000)  //!< Bit mask for PMU_MISC1_IRQ_ANA_BO.

//! @brief Get value of PMU_MISC1_IRQ_ANA_BO from a register value.
#define BG_PMU_MISC1_IRQ_ANA_BO(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC1_IRQ_ANA_BO) >> BP_PMU_MISC1_IRQ_ANA_BO)

//! @brief Format value for bitfield PMU_MISC1_IRQ_ANA_BO.
#define BF_PMU_MISC1_IRQ_ANA_BO(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC1_IRQ_ANA_BO) & BM_PMU_MISC1_IRQ_ANA_BO)

#ifndef __LANGUAGE_ASM__
//! @brief Set the IRQ_ANA_BO field to a new value.
#define BW_PMU_MISC1_IRQ_ANA_BO(v)   BF_CS1(PMU_MISC1, IRQ_ANA_BO, v)
#endif
//@}

/*! @name Register PMU_MISC1, field IRQ_DIG_BO[31] (W1C)
 *
 * This status bit is set to one when when any of the digital regulator brownout interrupts assert.
 * Check the regulator status bits to discover which regulator interrupt asserted.
 */
//@{
#define BP_PMU_MISC1_IRQ_DIG_BO      (31)      //!< Bit position for PMU_MISC1_IRQ_DIG_BO.
#define BM_PMU_MISC1_IRQ_DIG_BO      (0x80000000)  //!< Bit mask for PMU_MISC1_IRQ_DIG_BO.

//! @brief Get value of PMU_MISC1_IRQ_DIG_BO from a register value.
#define BG_PMU_MISC1_IRQ_DIG_BO(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC1_IRQ_DIG_BO) >> BP_PMU_MISC1_IRQ_DIG_BO)

//! @brief Format value for bitfield PMU_MISC1_IRQ_DIG_BO.
#define BF_PMU_MISC1_IRQ_DIG_BO(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC1_IRQ_DIG_BO) & BM_PMU_MISC1_IRQ_DIG_BO)

#ifndef __LANGUAGE_ASM__
//! @brief Set the IRQ_DIG_BO field to a new value.
#define BW_PMU_MISC1_IRQ_DIG_BO(v)   BF_CS1(PMU_MISC1, IRQ_DIG_BO, v)
#endif
//@}

//-------------------------------------------------------------------------------------------
// HW_PMU_MISC2 - Miscellaneous Register 2
//-------------------------------------------------------------------------------------------

#ifndef __LANGUAGE_ASM__
/*!
 * @brief HW_PMU_MISC2 - Miscellaneous Register 2 (RW)
 *
 * Reset value: 0x00272727
 *
 * This register defines the control and status bits for the digital regulators, as well as some
 * miscellaneous analog controls.
 */
typedef union _hw_pmu_misc2
{
    reg32_t U;
    struct _hw_pmu_misc2_bitfields
    {
        unsigned REG0_BO_OFFSET : 3; //!< [2:0] This bit field defines the brown out voltage offset for the CORE power domain.
        unsigned REG0_BO_STATUS : 1; //!< [3] Reg0 brownout status bit.
        unsigned RESERVED0 : 1; //!< [4] Reserved.
        unsigned REG0_ENABLE_BO : 1; //!< [5] Enables the brownout detection.
        unsigned RESERVED1 : 1; //!< [6] Reserved
        unsigned PLL3_DISABLE : 1; //!< [7] Default value of "0".
        unsigned REG1_BO_OFFSET : 3; //!< [10:8] This bit field defines the brown out voltage offset for the xPU power domain.
        unsigned REG1_BO_STATUS : 1; //!< [11] Reg1 brownout status bit.
        unsigned RESERVED2 : 1; //!< [12] Reserved.
        unsigned REG1_ENABLE_BO : 1; //!< [13] Enables the brownout detection.
        unsigned RESERVED3 : 2; //!< [15:14] Reserved.
        unsigned REG2_BO_OFFSET : 3; //!< [18:16] This bit field defines the brown out voltage offset for the xPU power domain.
        unsigned REG2_BO_STATUS : 1; //!< [19] Reg2 brownout status bit.
        unsigned RESERVED4 : 1; //!< [20] Reserved.
        unsigned REG2_ENABLE_BO : 1; //!< [21] Enables the brownout detection.
        unsigned REG2_OK : 1; //!< [22] Signals that the voltage is above the brownout level for the SOC supply.
        unsigned RESERVED5 : 1; //!< [23] Reserved
        unsigned REG0_STEP_TIME : 2; //!< [25:24] Number of clock periods (24MHz clock).
        unsigned REG1_STEP_TIME : 2; //!< [27:26] Number of clock periods (24MHz clock).
        unsigned REG2_STEP_TIME : 2; //!< [29:28] Number of clock periods (24MHz clock).
        unsigned VIDEO_DIV : 2; //!< [31:30] Post-divider for video PLL.
    } B;
} hw_pmu_misc2_t;
#endif

/*!
 * @name Constants and macros for entire PMU_MISC2 register
 */
//@{
#define HW_PMU_MISC2_ADDR      (REGS_PMU_BASE + 0x170)

#ifndef __LANGUAGE_ASM__
#define HW_PMU_MISC2           (*(volatile hw_pmu_misc2_t *) HW_PMU_MISC2_ADDR)
#define HW_PMU_MISC2_RD()      (HW_PMU_MISC2.U)
#define HW_PMU_MISC2_WR(v)     (HW_PMU_MISC2.U = (v))
#define HW_PMU_MISC2_SET(v)    (HW_PMU_MISC2_WR(HW_PMU_MISC2_RD() |  (v)))
#define HW_PMU_MISC2_CLR(v)    (HW_PMU_MISC2_WR(HW_PMU_MISC2_RD() & ~(v)))
#define HW_PMU_MISC2_TOG(v)    (HW_PMU_MISC2_WR(HW_PMU_MISC2_RD() ^  (v)))
#endif
//@}

/*
 * constants & macros for individual PMU_MISC2 bitfields
 */

/*! @name Register PMU_MISC2, field REG0_BO_OFFSET[2:0] (RO)
 *
 * This bit field defines the brown out voltage offset for the CORE power domain. IRQ_DIG_BO is also
 * asserted. Single bit increments reflect 25mV brownout voltage steps. Not all steps will make
 * sense to use either because of input supply limitations or load operation.
 *
 * Values:
 * - 100 - Brownout offset = 0.100V
 * - 111 - Brownout offset = 0.175V
 */
//@{
#define BP_PMU_MISC2_REG0_BO_OFFSET      (0)      //!< Bit position for PMU_MISC2_REG0_BO_OFFSET.
#define BM_PMU_MISC2_REG0_BO_OFFSET      (0x00000007)  //!< Bit mask for PMU_MISC2_REG0_BO_OFFSET.

//! @brief Get value of PMU_MISC2_REG0_BO_OFFSET from a register value.
#define BG_PMU_MISC2_REG0_BO_OFFSET(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC2_REG0_BO_OFFSET) >> BP_PMU_MISC2_REG0_BO_OFFSET)
//@}

/*! @name Register PMU_MISC2, field REG0_BO_STATUS[3] (RO)
 *
 * Reg0 brownout status bit.
 *
 * Values:
 * - 1 - Brownout, supply is below target minus brownout offset.
 */
//@{
#define BP_PMU_MISC2_REG0_BO_STATUS      (3)      //!< Bit position for PMU_MISC2_REG0_BO_STATUS.
#define BM_PMU_MISC2_REG0_BO_STATUS      (0x00000008)  //!< Bit mask for PMU_MISC2_REG0_BO_STATUS.

//! @brief Get value of PMU_MISC2_REG0_BO_STATUS from a register value.
#define BG_PMU_MISC2_REG0_BO_STATUS(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC2_REG0_BO_STATUS) >> BP_PMU_MISC2_REG0_BO_STATUS)
//@}

/*! @name Register PMU_MISC2, field REG0_ENABLE_BO[5] (RW)
 *
 * Enables the brownout detection.
 */
//@{
#define BP_PMU_MISC2_REG0_ENABLE_BO      (5)      //!< Bit position for PMU_MISC2_REG0_ENABLE_BO.
#define BM_PMU_MISC2_REG0_ENABLE_BO      (0x00000020)  //!< Bit mask for PMU_MISC2_REG0_ENABLE_BO.

//! @brief Get value of PMU_MISC2_REG0_ENABLE_BO from a register value.
#define BG_PMU_MISC2_REG0_ENABLE_BO(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC2_REG0_ENABLE_BO) >> BP_PMU_MISC2_REG0_ENABLE_BO)

//! @brief Format value for bitfield PMU_MISC2_REG0_ENABLE_BO.
#define BF_PMU_MISC2_REG0_ENABLE_BO(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC2_REG0_ENABLE_BO) & BM_PMU_MISC2_REG0_ENABLE_BO)

#ifndef __LANGUAGE_ASM__
//! @brief Set the REG0_ENABLE_BO field to a new value.
#define BW_PMU_MISC2_REG0_ENABLE_BO(v)   (HW_PMU_MISC2_WR((HW_PMU_MISC2_RD() & ~BM_PMU_MISC2_REG0_ENABLE_BO) | BF_PMU_MISC2_REG0_ENABLE_BO(v)))
#endif
//@}

/*! @name Register PMU_MISC2, field PLL3_DISABLE[7] (RW)
 *
 * Default value of "0". Should be set to "1" to turn off the USB-PLL(PLL3) in run mode.
 */
//@{
#define BP_PMU_MISC2_PLL3_DISABLE      (7)      //!< Bit position for PMU_MISC2_PLL3_DISABLE.
#define BM_PMU_MISC2_PLL3_DISABLE      (0x00000080)  //!< Bit mask for PMU_MISC2_PLL3_DISABLE.

//! @brief Get value of PMU_MISC2_PLL3_DISABLE from a register value.
#define BG_PMU_MISC2_PLL3_DISABLE(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC2_PLL3_DISABLE) >> BP_PMU_MISC2_PLL3_DISABLE)

//! @brief Format value for bitfield PMU_MISC2_PLL3_DISABLE.
#define BF_PMU_MISC2_PLL3_DISABLE(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC2_PLL3_DISABLE) & BM_PMU_MISC2_PLL3_DISABLE)

#ifndef __LANGUAGE_ASM__
//! @brief Set the PLL3_DISABLE field to a new value.
#define BW_PMU_MISC2_PLL3_DISABLE(v)   (HW_PMU_MISC2_WR((HW_PMU_MISC2_RD() & ~BM_PMU_MISC2_PLL3_DISABLE) | BF_PMU_MISC2_PLL3_DISABLE(v)))
#endif
//@}

/*! @name Register PMU_MISC2, field REG1_BO_OFFSET[10:8] (RO)
 *
 * This bit field defines the brown out voltage offset for the xPU power domain. IRQ_DIG_BO is also
 * asserted. Single bit increments reflect 25mV brownout voltage steps. The reset brown-offset is
 * 175mV below the programmed target code. Brown-out target = OUTPUT_TRG - BO_OFFSET Not all steps
 * will make sense to use either because of input supply limitations or load operation.
 *
 * Values:
 * - 100 - Brownout offset = 0.100V
 * - 111 - Brownout offset = 0.175V
 */
//@{
#define BP_PMU_MISC2_REG1_BO_OFFSET      (8)      //!< Bit position for PMU_MISC2_REG1_BO_OFFSET.
#define BM_PMU_MISC2_REG1_BO_OFFSET      (0x00000700)  //!< Bit mask for PMU_MISC2_REG1_BO_OFFSET.

//! @brief Get value of PMU_MISC2_REG1_BO_OFFSET from a register value.
#define BG_PMU_MISC2_REG1_BO_OFFSET(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC2_REG1_BO_OFFSET) >> BP_PMU_MISC2_REG1_BO_OFFSET)
//@}

/*! @name Register PMU_MISC2, field REG1_BO_STATUS[11] (RO)
 *
 * Reg1 brownout status bit.
 *
 * Values:
 * - 1 - Brownout, supply is below target minus brownout offset.
 */
//@{
#define BP_PMU_MISC2_REG1_BO_STATUS      (11)      //!< Bit position for PMU_MISC2_REG1_BO_STATUS.
#define BM_PMU_MISC2_REG1_BO_STATUS      (0x00000800)  //!< Bit mask for PMU_MISC2_REG1_BO_STATUS.

//! @brief Get value of PMU_MISC2_REG1_BO_STATUS from a register value.
#define BG_PMU_MISC2_REG1_BO_STATUS(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC2_REG1_BO_STATUS) >> BP_PMU_MISC2_REG1_BO_STATUS)
//@}

/*! @name Register PMU_MISC2, field REG1_ENABLE_BO[13] (RW)
 *
 * Enables the brownout detection.
 */
//@{
#define BP_PMU_MISC2_REG1_ENABLE_BO      (13)      //!< Bit position for PMU_MISC2_REG1_ENABLE_BO.
#define BM_PMU_MISC2_REG1_ENABLE_BO      (0x00002000)  //!< Bit mask for PMU_MISC2_REG1_ENABLE_BO.

//! @brief Get value of PMU_MISC2_REG1_ENABLE_BO from a register value.
#define BG_PMU_MISC2_REG1_ENABLE_BO(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC2_REG1_ENABLE_BO) >> BP_PMU_MISC2_REG1_ENABLE_BO)

//! @brief Format value for bitfield PMU_MISC2_REG1_ENABLE_BO.
#define BF_PMU_MISC2_REG1_ENABLE_BO(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC2_REG1_ENABLE_BO) & BM_PMU_MISC2_REG1_ENABLE_BO)

#ifndef __LANGUAGE_ASM__
//! @brief Set the REG1_ENABLE_BO field to a new value.
#define BW_PMU_MISC2_REG1_ENABLE_BO(v)   (HW_PMU_MISC2_WR((HW_PMU_MISC2_RD() & ~BM_PMU_MISC2_REG1_ENABLE_BO) | BF_PMU_MISC2_REG1_ENABLE_BO(v)))
#endif
//@}

/*! @name Register PMU_MISC2, field REG2_BO_OFFSET[18:16] (RO)
 *
 * This bit field defines the brown out voltage offset for the xPU power domain. IRQ_DIG_BO is also
 * asserted. Single bit increments reflect 25mV brownout voltage steps. The reset brown-offset is
 * 175mV below the programmed target code. Brown-out target = OUTPUT_TRG - BO_OFFSET Not all steps
 * will make sense to use either because of input supply limitations or load operation.
 *
 * Values:
 * - 100 - Brownout offset = 0.100V
 * - 111 - Brownout offset = 0.175V
 */
//@{
#define BP_PMU_MISC2_REG2_BO_OFFSET      (16)      //!< Bit position for PMU_MISC2_REG2_BO_OFFSET.
#define BM_PMU_MISC2_REG2_BO_OFFSET      (0x00070000)  //!< Bit mask for PMU_MISC2_REG2_BO_OFFSET.

//! @brief Get value of PMU_MISC2_REG2_BO_OFFSET from a register value.
#define BG_PMU_MISC2_REG2_BO_OFFSET(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC2_REG2_BO_OFFSET) >> BP_PMU_MISC2_REG2_BO_OFFSET)
//@}

/*! @name Register PMU_MISC2, field REG2_BO_STATUS[19] (RO)
 *
 * Reg2 brownout status bit.
 */
//@{
#define BP_PMU_MISC2_REG2_BO_STATUS      (19)      //!< Bit position for PMU_MISC2_REG2_BO_STATUS.
#define BM_PMU_MISC2_REG2_BO_STATUS      (0x00080000)  //!< Bit mask for PMU_MISC2_REG2_BO_STATUS.

//! @brief Get value of PMU_MISC2_REG2_BO_STATUS from a register value.
#define BG_PMU_MISC2_REG2_BO_STATUS(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC2_REG2_BO_STATUS) >> BP_PMU_MISC2_REG2_BO_STATUS)
//@}

/*! @name Register PMU_MISC2, field REG2_ENABLE_BO[21] (RW)
 *
 * Enables the brownout detection.
 */
//@{
#define BP_PMU_MISC2_REG2_ENABLE_BO      (21)      //!< Bit position for PMU_MISC2_REG2_ENABLE_BO.
#define BM_PMU_MISC2_REG2_ENABLE_BO      (0x00200000)  //!< Bit mask for PMU_MISC2_REG2_ENABLE_BO.

//! @brief Get value of PMU_MISC2_REG2_ENABLE_BO from a register value.
#define BG_PMU_MISC2_REG2_ENABLE_BO(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC2_REG2_ENABLE_BO) >> BP_PMU_MISC2_REG2_ENABLE_BO)

//! @brief Format value for bitfield PMU_MISC2_REG2_ENABLE_BO.
#define BF_PMU_MISC2_REG2_ENABLE_BO(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC2_REG2_ENABLE_BO) & BM_PMU_MISC2_REG2_ENABLE_BO)

#ifndef __LANGUAGE_ASM__
//! @brief Set the REG2_ENABLE_BO field to a new value.
#define BW_PMU_MISC2_REG2_ENABLE_BO(v)   (HW_PMU_MISC2_WR((HW_PMU_MISC2_RD() & ~BM_PMU_MISC2_REG2_ENABLE_BO) | BF_PMU_MISC2_REG2_ENABLE_BO(v)))
#endif
//@}

/*! @name Register PMU_MISC2, field REG2_OK[22] (RO)
 *
 * Signals that the voltage is above the brownout level for the SOC supply. 1 = regulator output >
 * brownout_target
 */
//@{
#define BP_PMU_MISC2_REG2_OK      (22)      //!< Bit position for PMU_MISC2_REG2_OK.
#define BM_PMU_MISC2_REG2_OK      (0x00400000)  //!< Bit mask for PMU_MISC2_REG2_OK.

//! @brief Get value of PMU_MISC2_REG2_OK from a register value.
#define BG_PMU_MISC2_REG2_OK(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC2_REG2_OK) >> BP_PMU_MISC2_REG2_OK)
//@}

/*! @name Register PMU_MISC2, field REG0_STEP_TIME[25:24] (RW)
 *
 * Number of clock periods (24MHz clock).
 *
 * Values:
 * - 64_CLOCKS = 00 - 64
 * - 128_CLOCKS = 01 - 128
 * - 256_CLOCKS = 10 - 256
 * - 512_CLOCKS = 11 - 512
 */
//@{
#define BP_PMU_MISC2_REG0_STEP_TIME      (24)      //!< Bit position for PMU_MISC2_REG0_STEP_TIME.
#define BM_PMU_MISC2_REG0_STEP_TIME      (0x03000000)  //!< Bit mask for PMU_MISC2_REG0_STEP_TIME.

//! @brief Get value of PMU_MISC2_REG0_STEP_TIME from a register value.
#define BG_PMU_MISC2_REG0_STEP_TIME(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC2_REG0_STEP_TIME) >> BP_PMU_MISC2_REG0_STEP_TIME)

//! @brief Format value for bitfield PMU_MISC2_REG0_STEP_TIME.
#define BF_PMU_MISC2_REG0_STEP_TIME(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC2_REG0_STEP_TIME) & BM_PMU_MISC2_REG0_STEP_TIME)

#ifndef __LANGUAGE_ASM__
//! @brief Set the REG0_STEP_TIME field to a new value.
#define BW_PMU_MISC2_REG0_STEP_TIME(v)   (HW_PMU_MISC2_WR((HW_PMU_MISC2_RD() & ~BM_PMU_MISC2_REG0_STEP_TIME) | BF_PMU_MISC2_REG0_STEP_TIME(v)))
#endif

//! @brief Macro to simplify usage of value macros.
#define BF_PMU_MISC2_REG0_STEP_TIME_V(v) BF_PMU_MISC2_REG0_STEP_TIME(BV_PMU_MISC2_REG0_STEP_TIME__##v)

#define BV_PMU_MISC2_REG0_STEP_TIME__64_CLOCKS (0x0) //!< 64
#define BV_PMU_MISC2_REG0_STEP_TIME__128_CLOCKS (0x1) //!< 128
#define BV_PMU_MISC2_REG0_STEP_TIME__256_CLOCKS (0x2) //!< 256
#define BV_PMU_MISC2_REG0_STEP_TIME__512_CLOCKS (0x3) //!< 512
//@}

/*! @name Register PMU_MISC2, field REG1_STEP_TIME[27:26] (RW)
 *
 * Number of clock periods (24MHz clock).
 *
 * Values:
 * - 64_CLOCKS = 00 - 64
 * - 128_CLOCKS = 01 - 128
 * - 256_CLOCKS = 10 - 256
 * - 512_CLOCKS = 11 - 512
 */
//@{
#define BP_PMU_MISC2_REG1_STEP_TIME      (26)      //!< Bit position for PMU_MISC2_REG1_STEP_TIME.
#define BM_PMU_MISC2_REG1_STEP_TIME      (0x0c000000)  //!< Bit mask for PMU_MISC2_REG1_STEP_TIME.

//! @brief Get value of PMU_MISC2_REG1_STEP_TIME from a register value.
#define BG_PMU_MISC2_REG1_STEP_TIME(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC2_REG1_STEP_TIME) >> BP_PMU_MISC2_REG1_STEP_TIME)

//! @brief Format value for bitfield PMU_MISC2_REG1_STEP_TIME.
#define BF_PMU_MISC2_REG1_STEP_TIME(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC2_REG1_STEP_TIME) & BM_PMU_MISC2_REG1_STEP_TIME)

#ifndef __LANGUAGE_ASM__
//! @brief Set the REG1_STEP_TIME field to a new value.
#define BW_PMU_MISC2_REG1_STEP_TIME(v)   (HW_PMU_MISC2_WR((HW_PMU_MISC2_RD() & ~BM_PMU_MISC2_REG1_STEP_TIME) | BF_PMU_MISC2_REG1_STEP_TIME(v)))
#endif

//! @brief Macro to simplify usage of value macros.
#define BF_PMU_MISC2_REG1_STEP_TIME_V(v) BF_PMU_MISC2_REG1_STEP_TIME(BV_PMU_MISC2_REG1_STEP_TIME__##v)

#define BV_PMU_MISC2_REG1_STEP_TIME__64_CLOCKS (0x0) //!< 64
#define BV_PMU_MISC2_REG1_STEP_TIME__128_CLOCKS (0x1) //!< 128
#define BV_PMU_MISC2_REG1_STEP_TIME__256_CLOCKS (0x2) //!< 256
#define BV_PMU_MISC2_REG1_STEP_TIME__512_CLOCKS (0x3) //!< 512
//@}

/*! @name Register PMU_MISC2, field REG2_STEP_TIME[29:28] (RW)
 *
 * Number of clock periods (24MHz clock).
 *
 * Values:
 * - 64_CLOCKS = 00 - 64
 * - 128_CLOCKS = 01 - 128
 * - 256_CLOCKS = 10 - 256
 * - 512_CLOCKS = 11 - 512
 */
//@{
#define BP_PMU_MISC2_REG2_STEP_TIME      (28)      //!< Bit position for PMU_MISC2_REG2_STEP_TIME.
#define BM_PMU_MISC2_REG2_STEP_TIME      (0x30000000)  //!< Bit mask for PMU_MISC2_REG2_STEP_TIME.

//! @brief Get value of PMU_MISC2_REG2_STEP_TIME from a register value.
#define BG_PMU_MISC2_REG2_STEP_TIME(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC2_REG2_STEP_TIME) >> BP_PMU_MISC2_REG2_STEP_TIME)

//! @brief Format value for bitfield PMU_MISC2_REG2_STEP_TIME.
#define BF_PMU_MISC2_REG2_STEP_TIME(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC2_REG2_STEP_TIME) & BM_PMU_MISC2_REG2_STEP_TIME)

#ifndef __LANGUAGE_ASM__
//! @brief Set the REG2_STEP_TIME field to a new value.
#define BW_PMU_MISC2_REG2_STEP_TIME(v)   (HW_PMU_MISC2_WR((HW_PMU_MISC2_RD() & ~BM_PMU_MISC2_REG2_STEP_TIME) | BF_PMU_MISC2_REG2_STEP_TIME(v)))
#endif

//! @brief Macro to simplify usage of value macros.
#define BF_PMU_MISC2_REG2_STEP_TIME_V(v) BF_PMU_MISC2_REG2_STEP_TIME(BV_PMU_MISC2_REG2_STEP_TIME__##v)

#define BV_PMU_MISC2_REG2_STEP_TIME__64_CLOCKS (0x0) //!< 64
#define BV_PMU_MISC2_REG2_STEP_TIME__128_CLOCKS (0x1) //!< 128
#define BV_PMU_MISC2_REG2_STEP_TIME__256_CLOCKS (0x2) //!< 256
#define BV_PMU_MISC2_REG2_STEP_TIME__512_CLOCKS (0x3) //!< 512
//@}

/*! @name Register PMU_MISC2, field VIDEO_DIV[31:30] (RW)
 *
 * Post-divider for video PLL. The output clock of the video PLL should be gated prior to changing
 * this divider to prevent glitches.
 *
 * Values:
 * - DIV_BY_1 = 00 - div-by-1 (default)
 * - DIV_BY_2 = 01 - div-by-2
 * - 10 - div-by-1
 * - DIV_BY_4 = 11 - div-by-4
 */
//@{
#define BP_PMU_MISC2_VIDEO_DIV      (30)      //!< Bit position for PMU_MISC2_VIDEO_DIV.
#define BM_PMU_MISC2_VIDEO_DIV      (0xc0000000)  //!< Bit mask for PMU_MISC2_VIDEO_DIV.

//! @brief Get value of PMU_MISC2_VIDEO_DIV from a register value.
#define BG_PMU_MISC2_VIDEO_DIV(r)   ((__REG_VALUE_TYPE((r), reg32_t) & BM_PMU_MISC2_VIDEO_DIV) >> BP_PMU_MISC2_VIDEO_DIV)

//! @brief Format value for bitfield PMU_MISC2_VIDEO_DIV.
#define BF_PMU_MISC2_VIDEO_DIV(v)   ((__REG_VALUE_TYPE((v), reg32_t) << BP_PMU_MISC2_VIDEO_DIV) & BM_PMU_MISC2_VIDEO_DIV)

#ifndef __LANGUAGE_ASM__
//! @brief Set the VIDEO_DIV field to a new value.
#define BW_PMU_MISC2_VIDEO_DIV(v)   (HW_PMU_MISC2_WR((HW_PMU_MISC2_RD() & ~BM_PMU_MISC2_VIDEO_DIV) | BF_PMU_MISC2_VIDEO_DIV(v)))
#endif

//! @brief Macro to simplify usage of value macros.
#define BF_PMU_MISC2_VIDEO_DIV_V(v) BF_PMU_MISC2_VIDEO_DIV(BV_PMU_MISC2_VIDEO_DIV__##v)

#define BV_PMU_MISC2_VIDEO_DIV__DIV_BY_1 (0x0) //!< div-by-1 (default)
#define BV_PMU_MISC2_VIDEO_DIV__DIV_BY_2 (0x1) //!< div-by-2
#define BV_PMU_MISC2_VIDEO_DIV__DIV_BY_4 (0x3) //!< div-by-4
//@}

//-------------------------------------------------------------------------------------------
// hw_pmu_t - module struct
//-------------------------------------------------------------------------------------------
/*!
 * @brief All PMU module registers.
 */
#ifndef __LANGUAGE_ASM__
#pragma pack(1)
typedef struct _hw_pmu
{
    reg32_t _reserved0[68];
    volatile hw_pmu_reg_1p1_t REG_1P1; //!< Regulator 1P1 Register
    reg32_t _reserved1[3];
    volatile hw_pmu_reg_3p0_t REG_3P0; //!< Regulator 3P0 Register
    reg32_t _reserved2[3];
    volatile hw_pmu_reg_2p5_t REG_2P5; //!< Regulator 2P5 Register
    reg32_t _reserved3[3];
    volatile hw_pmu_reg_core_t REG_CORE; //!< Digital Regulator Core Register
    reg32_t _reserved4[3];
    volatile hw_pmu_misc0_t MISC0; //!< Miscellaneous Register 0
    reg32_t _reserved5[3];
    volatile hw_pmu_misc1_t MISC1; //!< Miscellaneous Register 1
    volatile reg32_t MISC1_SET; //!< Miscellaneous Register 1 Set
    volatile reg32_t MISC1_CLR; //!< Miscellaneous Register 1 Clear
    volatile reg32_t MISC1_TOG; //!< Miscellaneous Register 1 Toggle
    volatile hw_pmu_misc2_t MISC2; //!< Miscellaneous Register 2
} hw_pmu_t;
#pragma pack()

//! @brief Macro to access all PMU registers.
//! @return Reference (not a pointer) to the registers struct. To get a pointer to the struct,
//!     use the '&' operator, like <code>&HW_PMU</code>.
#define HW_PMU     (*(hw_pmu_t *) REGS_PMU_BASE)
#endif

#endif // __HW_PMU_REGISTERS_H__
// v18/121106/1.2.2
// EOF
