#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d2d27e00d0 .scope module, "tb_matmul" "tb_matmul" 2 3;
 .timescale -9 -12;
v000001d2d283c160_0 .var "clk", 0 0;
v000001d2d283c200_0 .var "reset", 0 0;
S_000001d2d27bbfa0 .scope module, "uut" "matmultop" 2 8, 3 1 0, S_000001d2d27e00d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_000001d2d27b3210 .param/l "ADDR_A" 1 3 6, C4<00000000000000000000000000000000>;
P_000001d2d27b3248 .param/l "ADDR_B" 1 3 7, C4<00000000000000000000000000100000>;
P_000001d2d27b3280 .param/l "ADDR_C" 1 3 8, C4<00000000000000000000000001010000>;
v000001d2d283c0c0_0 .net "clk", 0 0, v000001d2d283c160_0;  1 drivers
v000001d2d283b620_0 .net "reset", 0 0, v000001d2d283c200_0;  1 drivers
S_000001d2d27bc130 .scope module, "uut_matmul" "matmul" 3 10, 4 1 0, S_000001d2d27bbfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "addr_a";
    .port_info 3 /INPUT 32 "addr_b";
    .port_info 4 /INPUT 32 "addr_c";
L_000001d2d27ce1e0 .functor BUFZ 32, L_000001d2d27ce640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d2d27ce3a0 .functor BUFZ 32, L_000001d2d27ce6b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d2d27ce9c0 .functor BUFZ 32, L_000001d2d27ce870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d2d27ce250 .functor BUFZ 32, L_000001d2d27ce790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d2d283c3e0_0 .net "A_cols", 31 0, L_000001d2d27ce3a0;  1 drivers
v000001d2d283c7a0_0 .net "A_rows", 31 0, L_000001d2d27ce1e0;  1 drivers
v000001d2d283cac0_0 .net "B_cols", 31 0, L_000001d2d27ce250;  1 drivers
v000001d2d283cc00_0 .net "B_rows", 31 0, L_000001d2d27ce9c0;  1 drivers
L_000001d2d28501a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001d2d283bc60_0 .net/2u *"_ivl_10", 31 0, L_000001d2d28501a8;  1 drivers
L_000001d2d2850238 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v000001d2d283b760_0 .net/2u *"_ivl_16", 31 0, L_000001d2d2850238;  1 drivers
L_000001d2d2850280 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v000001d2d283ba80_0 .net/2u *"_ivl_20", 31 0, L_000001d2d2850280;  1 drivers
L_000001d2d28502c8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v000001d2d283bb20_0 .net/2u *"_ivl_24", 31 0, L_000001d2d28502c8;  1 drivers
L_000001d2d2850160 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001d2d283bf80_0 .net/2u *"_ivl_6", 31 0, L_000001d2d2850160;  1 drivers
L_000001d2d2850628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d2d283cd40_0 .net "addr_a", 31 0, L_000001d2d2850628;  1 drivers
L_000001d2d2850670 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000001d2d283bda0_0 .net "addr_b", 31 0, L_000001d2d2850670;  1 drivers
L_000001d2d28506b8 .functor BUFT 1, C4<00000000000000000000000001010000>, C4<0>, C4<0>, C4<0>;
v000001d2d283c480_0 .net "addr_c", 31 0, L_000001d2d28506b8;  1 drivers
v000001d2d283bd00_0 .net "adv_i", 0 0, v000001d2d27d64d0_0;  1 drivers
v000001d2d283be40_0 .net "adv_j", 0 0, v000001d2d27d4770_0;  1 drivers
v000001d2d283c980_0 .net "baseA", 31 0, L_000001d2d283d3b0;  1 drivers
v000001d2d283cde0_0 .net "baseB", 31 0, L_000001d2d283dbd0;  1 drivers
v000001d2d283c840_0 .net "baseC", 31 0, L_000001d2d283d310;  1 drivers
v000001d2d283afe0_0 .net "clk", 0 0, v000001d2d283c160_0;  alias, 1 drivers
v000001d2d283b800_0 .var "first_iter", 0 0;
v000001d2d283c8e0_0 .var "i", 31 0;
v000001d2d283c020_0 .var "j", 31 0;
v000001d2d283b080_0 .var "k", 31 0;
v000001d2d283c5c0_0 .net "next_i", 31 0, v000001d2d27d5710_0;  1 drivers
v000001d2d283ca20_0 .net "next_j", 31 0, v000001d2d27d5b70_0;  1 drivers
v000001d2d283b120_0 .net "next_k", 31 0, v000001d2d27d6110_0;  1 drivers
v000001d2d283b440_0 .net "not_first_iter", 0 0, v000001d2d27d6390_0;  1 drivers
v000001d2d283c2a0_0 .net "rd_A_cols", 31 0, L_000001d2d27ce6b0;  1 drivers
v000001d2d283b1c0_0 .net "rd_A_rows", 31 0, L_000001d2d27ce640;  1 drivers
v000001d2d283b4e0_0 .net "rd_B_cols", 31 0, L_000001d2d27ce790;  1 drivers
v000001d2d283b260_0 .net "rd_B_rows", 31 0, L_000001d2d27ce870;  1 drivers
v000001d2d283b580_0 .net "reset", 0 0, v000001d2d283c200_0;  alias, 1 drivers
E_000001d2d27d1540 .event anyedge, v000001d2d27d5710_0, v000001d2d27d5b70_0, v000001d2d27d6110_0, v000001d2d27d6390_0;
L_000001d2d283e990 .arith/sum 32, L_000001d2d2850628, L_000001d2d2850160;
L_000001d2d283db30 .arith/sum 32, L_000001d2d2850670, L_000001d2d28501a8;
L_000001d2d283d3b0 .arith/sum 32, L_000001d2d2850628, L_000001d2d2850238;
L_000001d2d283dbd0 .arith/sum 32, L_000001d2d2850670, L_000001d2d2850280;
L_000001d2d283d310 .arith/sum 32, L_000001d2d28506b8, L_000001d2d28502c8;
S_000001d2d27ab410 .scope module, "DP" "vdatapath" 4 50, 5 6 0, S_000001d2d27bc130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "addrM1";
    .port_info 3 /INPUT 32 "addrM2";
    .port_info 4 /INPUT 32 "addrM3";
    .port_info 5 /INPUT 1 "advance_i";
    .port_info 6 /INPUT 1 "advance_j";
    .port_info 7 /INPUT 1 "first_iter";
    .port_info 8 /INPUT 32 "num_i";
    .port_info 9 /INPUT 32 "num_j";
    .port_info 10 /INPUT 32 "num_k";
    .port_info 11 /INPUT 32 "i";
    .port_info 12 /INPUT 32 "j";
    .port_info 13 /INPUT 32 "k";
    .port_info 14 /OUTPUT 1 "adv_next_i";
    .port_info 15 /OUTPUT 1 "adv_next_j";
    .port_info 16 /OUTPUT 32 "next_i";
    .port_info 17 /OUTPUT 32 "next_j";
    .port_info 18 /OUTPUT 32 "next_k";
    .port_info 19 /OUTPUT 1 "not_first_iter";
L_000001d2d27ceaa0 .functor NOT 1, v000001d2d27d4770_0, C4<0>, C4<0>, C4<0>;
v000001d2d2836280_0 .net *"_ivl_1", 31 0, L_000001d2d283ecb0;  1 drivers
v000001d2d2836aa0_0 .net *"_ivl_13", 31 0, L_000001d2d283cf50;  1 drivers
v000001d2d2837360_0 .net *"_ivl_14", 31 0, L_000001d2d283de50;  1 drivers
v000001d2d2836b40_0 .net *"_ivl_16", 31 0, L_000001d2d283e5d0;  1 drivers
v000001d2d2836140_0 .net *"_ivl_18", 29 0, L_000001d2d283da90;  1 drivers
v000001d2d2837b80_0 .net *"_ivl_2", 31 0, L_000001d2d283e670;  1 drivers
L_000001d2d2850358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d2d2836be0_0 .net *"_ivl_20", 1 0, L_000001d2d2850358;  1 drivers
v000001d2d2837860_0 .net *"_ivl_25", 31 0, L_000001d2d283def0;  1 drivers
v000001d2d2836dc0_0 .net *"_ivl_26", 31 0, L_000001d2d283e490;  1 drivers
v000001d2d2837220_0 .net *"_ivl_28", 31 0, L_000001d2d283df90;  1 drivers
v000001d2d2836460_0 .net *"_ivl_30", 29 0, L_000001d2d283cff0;  1 drivers
L_000001d2d28503a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d2d2835d80_0 .net *"_ivl_32", 1 0, L_000001d2d28503a0;  1 drivers
v000001d2d28374a0_0 .net *"_ivl_4", 31 0, L_000001d2d283dc70;  1 drivers
L_000001d2d2850430 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d2d2836e60_0 .net/2u *"_ivl_40", 31 0, L_000001d2d2850430;  1 drivers
L_000001d2d2850478 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d2d2836000_0 .net/2u *"_ivl_44", 31 0, L_000001d2d2850478;  1 drivers
L_000001d2d2850598 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d2d2837c20_0 .net/2u *"_ivl_54", 31 0, L_000001d2d2850598;  1 drivers
v000001d2d2835e20_0 .net *"_ivl_6", 29 0, L_000001d2d283d9f0;  1 drivers
v000001d2d28360a0_0 .net *"_ivl_60", 0 0, L_000001d2d27ceaa0;  1 drivers
L_000001d2d2850310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d2d28375e0_0 .net *"_ivl_8", 1 0, L_000001d2d2850310;  1 drivers
v000001d2d2837680_0 .net "addrM1", 31 0, L_000001d2d283d3b0;  alias, 1 drivers
v000001d2d2836320_0 .net "addrM2", 31 0, L_000001d2d283dbd0;  alias, 1 drivers
v000001d2d28377c0_0 .net "addrM3", 31 0, L_000001d2d283d310;  alias, 1 drivers
v000001d2d2839a00_0 .net "addr_a", 31 0, L_000001d2d283d950;  1 drivers
v000001d2d2838a60_0 .net "addr_b", 31 0, L_000001d2d283d450;  1 drivers
v000001d2d2838740_0 .net "addr_c", 31 0, L_000001d2d283e030;  1 drivers
v000001d2d2837fc0_0 .net "adv_next_i", 0 0, v000001d2d27d64d0_0;  alias, 1 drivers
v000001d2d2838100_0 .net "adv_next_j", 0 0, v000001d2d27d4770_0;  alias, 1 drivers
v000001d2d2838c40_0 .net "advance_i", 0 0, v000001d2d27d64d0_0;  alias, 1 drivers
v000001d2d28389c0_0 .net "advance_j", 0 0, v000001d2d27d4770_0;  alias, 1 drivers
v000001d2d2838ec0_0 .net "clk", 0 0, v000001d2d283c160_0;  alias, 1 drivers
v000001d2d2837f20_0 .net "curr_i", 31 0, L_000001d2d283e170;  1 drivers
v000001d2d2838240_0 .net "curr_j", 31 0, L_000001d2d283e3f0;  1 drivers
v000001d2d2839000_0 .net "curr_k", 31 0, L_000001d2d28a82d0;  1 drivers
v000001d2d2838b00_0 .net "first_iter", 0 0, v000001d2d283b800_0;  1 drivers
v000001d2d28395a0_0 .net "i", 31 0, v000001d2d283c8e0_0;  1 drivers
v000001d2d2839640_0 .net "j", 31 0, v000001d2d283c020_0;  1 drivers
v000001d2d2839500_0 .net "k", 31 0, v000001d2d283b080_0;  1 drivers
v000001d2d28382e0_0 .net "next_i", 31 0, v000001d2d27d5710_0;  alias, 1 drivers
v000001d2d2838ba0_0 .net "next_j", 31 0, v000001d2d27d5b70_0;  alias, 1 drivers
v000001d2d28398c0_0 .net "next_k", 31 0, v000001d2d27d6110_0;  alias, 1 drivers
v000001d2d28396e0_0 .net "not_first_iter", 0 0, v000001d2d27d6390_0;  alias, 1 drivers
v000001d2d2839820_0 .net "num_i", 31 0, L_000001d2d27ce1e0;  alias, 1 drivers
v000001d2d2839780_0 .net "num_j", 31 0, L_000001d2d27ce250;  alias, 1 drivers
v000001d2d2839960_0 .net "num_k", 31 0, L_000001d2d27ce3a0;  alias, 1 drivers
v000001d2d2838ce0_0 .net "prod", 31 0, L_000001d2d283d090;  1 drivers
v000001d2d2838e20_0 .net "rd1", 31 0, L_000001d2d27cea30;  1 drivers
v000001d2d2839aa0_0 .net "rd2", 31 0, L_000001d2d27ce2c0;  1 drivers
v000001d2d2839b40_0 .net "reset", 0 0, v000001d2d283c200_0;  alias, 1 drivers
L_000001d2d283ecb0 .arith/mult 32, v000001d2d283c8e0_0, L_000001d2d27ce3a0;
L_000001d2d283e670 .arith/sum 32, L_000001d2d283ecb0, v000001d2d283b080_0;
L_000001d2d283d9f0 .part L_000001d2d283e670, 0, 30;
L_000001d2d283dc70 .concat [ 2 30 0 0], L_000001d2d2850310, L_000001d2d283d9f0;
L_000001d2d283d950 .arith/sum 32, L_000001d2d283d3b0, L_000001d2d283dc70;
L_000001d2d283cf50 .arith/mult 32, v000001d2d283b080_0, L_000001d2d27ce250;
L_000001d2d283de50 .arith/sum 32, L_000001d2d283cf50, v000001d2d283c020_0;
L_000001d2d283da90 .part L_000001d2d283de50, 0, 30;
L_000001d2d283e5d0 .concat [ 2 30 0 0], L_000001d2d2850358, L_000001d2d283da90;
L_000001d2d283d450 .arith/sum 32, L_000001d2d283dbd0, L_000001d2d283e5d0;
L_000001d2d283def0 .arith/mult 32, v000001d2d283c8e0_0, L_000001d2d27ce250;
L_000001d2d283e490 .arith/sum 32, L_000001d2d283def0, v000001d2d283c020_0;
L_000001d2d283cff0 .part L_000001d2d283e490, 0, 30;
L_000001d2d283df90 .concat [ 2 30 0 0], L_000001d2d28503a0, L_000001d2d283cff0;
L_000001d2d283e030 .arith/sum 32, L_000001d2d283d310, L_000001d2d283df90;
L_000001d2d283d090 .arith/mult 32, L_000001d2d27cea30, L_000001d2d27ce2c0;
L_000001d2d283d130 .arith/sum 32, v000001d2d283c8e0_0, L_000001d2d2850430;
L_000001d2d283e7b0 .arith/sum 32, v000001d2d283c020_0, L_000001d2d2850478;
L_000001d2d283e2b0 .concat [ 1 1 0 0], v000001d2d27d4770_0, v000001d2d27d64d0_0;
L_000001d2d28a8410 .arith/sum 32, v000001d2d283b080_0, L_000001d2d2850598;
L_000001d2d28a8af0 .concat [ 1 1 0 0], L_000001d2d27ceaa0, v000001d2d27d64d0_0;
S_000001d2d27ab5a0 .scope module, "ff" "nextaddr" 5 102, 6 1 0, S_000001d2d27ab410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "num_i";
    .port_info 3 /INPUT 32 "num_j";
    .port_info 4 /INPUT 32 "num_k";
    .port_info 5 /INPUT 32 "curr_i";
    .port_info 6 /INPUT 32 "curr_j";
    .port_info 7 /INPUT 32 "curr_k";
    .port_info 8 /OUTPUT 32 "next_i";
    .port_info 9 /OUTPUT 32 "next_j";
    .port_info 10 /OUTPUT 32 "next_k";
    .port_info 11 /OUTPUT 1 "adv_next_i";
    .port_info 12 /OUTPUT 1 "adv_next_j";
    .port_info 13 /OUTPUT 1 "not_first_iter";
v000001d2d27d64d0_0 .var "adv_next_i", 0 0;
v000001d2d27d4770_0 .var "adv_next_j", 0 0;
v000001d2d27d53f0_0 .net "clk", 0 0, v000001d2d283c160_0;  alias, 1 drivers
v000001d2d27d5670_0 .net "curr_i", 31 0, L_000001d2d283e170;  alias, 1 drivers
v000001d2d27d5ad0_0 .net "curr_j", 31 0, L_000001d2d283e3f0;  alias, 1 drivers
v000001d2d27d4810_0 .net "curr_k", 31 0, L_000001d2d28a82d0;  alias, 1 drivers
v000001d2d27d5710_0 .var "next_i", 31 0;
v000001d2d27d5b70_0 .var "next_j", 31 0;
v000001d2d27d6110_0 .var "next_k", 31 0;
v000001d2d27d6390_0 .var "not_first_iter", 0 0;
v000001d2d27d5030_0 .net "num_i", 31 0, L_000001d2d27ce1e0;  alias, 1 drivers
v000001d2d27d5cb0_0 .net "num_j", 31 0, L_000001d2d27ce250;  alias, 1 drivers
v000001d2d27d48b0_0 .net "num_k", 31 0, L_000001d2d27ce3a0;  alias, 1 drivers
v000001d2d27d50d0_0 .net "reset", 0 0, v000001d2d283c200_0;  alias, 1 drivers
E_000001d2d27d1dc0 .event posedge, v000001d2d27d50d0_0, v000001d2d27d53f0_0;
S_000001d2d27b40f0 .scope module, "mux_i" "vmux2" 5 78, 7 1 0, S_000001d2d27ab410;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
v000001d2d27d5d50_0 .net "d0", 31 0, v000001d2d283c8e0_0;  alias, 1 drivers
v000001d2d27d5df0_0 .net "d1", 31 0, L_000001d2d283d130;  1 drivers
v000001d2d27d5990_0 .net "s", 0 0, v000001d2d27d64d0_0;  alias, 1 drivers
v000001d2d27d5210_0 .net "y", 31 0, L_000001d2d283e170;  alias, 1 drivers
L_000001d2d283e170 .functor MUXZ 32, v000001d2d283c8e0_0, L_000001d2d283d130, v000001d2d27d64d0_0, C4<>;
S_000001d2d27b4280 .scope module, "mux_j" "vmux3" 5 85, 8 1 0, S_000001d2d27ab410;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
v000001d2d27d5f30_0 .net *"_ivl_1", 0 0, L_000001d2d283d630;  1 drivers
v000001d2d27d4950_0 .net *"_ivl_3", 0 0, L_000001d2d283d4f0;  1 drivers
v000001d2d27d52b0_0 .net *"_ivl_4", 31 0, L_000001d2d283e210;  1 drivers
v000001d2d27d49f0_0 .net "d0", 31 0, v000001d2d283c020_0;  alias, 1 drivers
v000001d2d27d4b30_0 .net "d1", 31 0, L_000001d2d283e7b0;  1 drivers
L_000001d2d28504c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d2d27d57b0_0 .net "d2", 31 0, L_000001d2d28504c0;  1 drivers
v000001d2d27d4a90_0 .net "s", 1 0, L_000001d2d283e2b0;  1 drivers
v000001d2d27d5350_0 .net "y", 31 0, L_000001d2d283e3f0;  alias, 1 drivers
L_000001d2d283d630 .part L_000001d2d283e2b0, 1, 1;
L_000001d2d283d4f0 .part L_000001d2d283e2b0, 0, 1;
L_000001d2d283e210 .functor MUXZ 32, v000001d2d283c020_0, L_000001d2d283e7b0, L_000001d2d283d4f0, C4<>;
L_000001d2d283e3f0 .functor MUXZ 32, L_000001d2d283e210, L_000001d2d28504c0, L_000001d2d283d630, C4<>;
S_000001d2d26de700 .scope module, "mux_k" "vmux4" 5 93, 9 1 0, S_000001d2d27ab410;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /INPUT 1 "is_first_iter";
    .port_info 5 /OUTPUT 32 "y";
L_000001d2d2850508 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d2d27d5850_0 .net/2u *"_ivl_0", 31 0, L_000001d2d2850508;  1 drivers
v000001d2d2837180_0 .net *"_ivl_3", 0 0, L_000001d2d283d1d0;  1 drivers
v000001d2d2837900_0 .net *"_ivl_5", 0 0, L_000001d2d283e350;  1 drivers
v000001d2d2835f60_0 .net *"_ivl_6", 31 0, L_000001d2d283e850;  1 drivers
v000001d2d2836fa0_0 .net *"_ivl_8", 31 0, L_000001d2d28a9810;  1 drivers
L_000001d2d2850550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d2d2836a00_0 .net "d0", 31 0, L_000001d2d2850550;  1 drivers
v000001d2d2835ec0_0 .net "d1", 31 0, L_000001d2d28a8410;  1 drivers
L_000001d2d28505e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d2d2836f00_0 .net "d2", 31 0, L_000001d2d28505e0;  1 drivers
v000001d2d2836780_0 .net "is_first_iter", 0 0, v000001d2d283b800_0;  alias, 1 drivers
v000001d2d28368c0_0 .net "s", 1 0, L_000001d2d28a8af0;  1 drivers
v000001d2d2836500_0 .net "y", 31 0, L_000001d2d28a82d0;  alias, 1 drivers
L_000001d2d283d1d0 .part L_000001d2d28a8af0, 1, 1;
L_000001d2d283e350 .part L_000001d2d28a8af0, 0, 1;
L_000001d2d283e850 .functor MUXZ 32, L_000001d2d2850550, L_000001d2d28a8410, L_000001d2d283e350, C4<>;
L_000001d2d28a9810 .functor MUXZ 32, L_000001d2d283e850, L_000001d2d28505e0, L_000001d2d283d1d0, C4<>;
L_000001d2d28a82d0 .functor MUXZ 32, L_000001d2d28a9810, L_000001d2d2850508, v000001d2d283b800_0, C4<>;
S_000001d2d2837d40 .scope module, "vector_mem" "vmem" 5 59, 10 1 0, S_000001d2d27ab410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "addr_a";
    .port_info 3 /INPUT 32 "addr_b";
    .port_info 4 /INPUT 32 "addr_c";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rv_a";
    .port_info 7 /OUTPUT 32 "rv_b";
L_000001d2d27cea30 .functor BUFZ 32, L_000001d2d283ead0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d2d27ce2c0 .functor BUFZ 32, L_000001d2d283d810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d2d27ce4f0 .functor BUFZ 32, L_000001d2d283e0d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d2d2837400 .array "VEC_RAM", 0 1023, 31 0;
v000001d2d2837ae0_0 .net *"_ivl_0", 31 0, L_000001d2d283ead0;  1 drivers
v000001d2d2837a40_0 .net *"_ivl_12", 31 0, L_000001d2d283e0d0;  1 drivers
v000001d2d2837540_0 .net *"_ivl_15", 29 0, L_000001d2d283e710;  1 drivers
v000001d2d2836c80_0 .net *"_ivl_3", 29 0, L_000001d2d283ed50;  1 drivers
v000001d2d2836820_0 .net *"_ivl_6", 31 0, L_000001d2d283d810;  1 drivers
v000001d2d2836d20_0 .net *"_ivl_9", 29 0, L_000001d2d283d770;  1 drivers
v000001d2d28365a0_0 .net "addr_a", 31 0, L_000001d2d283d950;  alias, 1 drivers
v000001d2d2837040_0 .net "addr_b", 31 0, L_000001d2d283d450;  alias, 1 drivers
v000001d2d2836640_0 .net "addr_c", 31 0, L_000001d2d283e030;  alias, 1 drivers
v000001d2d28361e0_0 .net "clk", 0 0, v000001d2d283c160_0;  alias, 1 drivers
v000001d2d28366e0_0 .var/i "i", 31 0;
v000001d2d28363c0_0 .net "rv_a", 31 0, L_000001d2d27cea30;  alias, 1 drivers
v000001d2d2837720_0 .net "rv_b", 31 0, L_000001d2d27ce2c0;  alias, 1 drivers
v000001d2d28372c0_0 .net "rv_c", 31 0, L_000001d2d27ce4f0;  1 drivers
v000001d2d2836960_0 .net "sum", 31 0, L_000001d2d283edf0;  1 drivers
v000001d2d28370e0_0 .net "wd", 31 0, L_000001d2d283d090;  alias, 1 drivers
L_000001d2d28503e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d2d28379a0_0 .net "we", 0 0, L_000001d2d28503e8;  1 drivers
E_000001d2d27d1740 .event posedge, v000001d2d27d53f0_0;
L_000001d2d283ead0 .array/port v000001d2d2837400, L_000001d2d283ed50;
L_000001d2d283ed50 .part L_000001d2d283d950, 2, 30;
L_000001d2d283d810 .array/port v000001d2d2837400, L_000001d2d283d770;
L_000001d2d283d770 .part L_000001d2d283d450, 2, 30;
L_000001d2d283e0d0 .array/port v000001d2d2837400, L_000001d2d283e710;
L_000001d2d283e710 .part L_000001d2d283e030, 2, 30;
L_000001d2d283edf0 .arith/sum 32, L_000001d2d27ce4f0, L_000001d2d283d090;
S_000001d2d2796850 .scope module, "MEM_cols" "vmem" 4 23, 10 1 0, S_000001d2d27bc130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "addr_a";
    .port_info 3 /INPUT 32 "addr_b";
    .port_info 4 /INPUT 32 "addr_c";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rv_a";
    .port_info 7 /OUTPUT 32 "rv_b";
L_000001d2d27ce6b0 .functor BUFZ 32, L_000001d2d283ec10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d2d27ce790 .functor BUFZ 32, L_000001d2d283d270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d2d27ce090 .functor BUFZ 32, L_000001d2d283ddb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d2d2839460 .array "VEC_RAM", 0 1023, 31 0;
v000001d2d2838d80_0 .net *"_ivl_0", 31 0, L_000001d2d283ec10;  1 drivers
v000001d2d28384c0_0 .net *"_ivl_12", 31 0, L_000001d2d283ddb0;  1 drivers
v000001d2d2838920_0 .net *"_ivl_15", 29 0, L_000001d2d283ea30;  1 drivers
v000001d2d2838f60_0 .net *"_ivl_3", 29 0, L_000001d2d283eb70;  1 drivers
v000001d2d2839be0_0 .net *"_ivl_6", 31 0, L_000001d2d283d270;  1 drivers
v000001d2d2839c80_0 .net *"_ivl_9", 29 0, L_000001d2d283dd10;  1 drivers
v000001d2d2839d20_0 .net "addr_a", 31 0, L_000001d2d283e990;  1 drivers
v000001d2d2838060_0 .net "addr_b", 31 0, L_000001d2d283db30;  1 drivers
v000001d2d28387e0_0 .net "addr_c", 31 0, L_000001d2d28506b8;  alias, 1 drivers
v000001d2d28390a0_0 .net "clk", 0 0, v000001d2d283c160_0;  alias, 1 drivers
v000001d2d2839dc0_0 .var/i "i", 31 0;
v000001d2d2838380_0 .net "rv_a", 31 0, L_000001d2d27ce6b0;  alias, 1 drivers
v000001d2d28381a0_0 .net "rv_b", 31 0, L_000001d2d27ce790;  alias, 1 drivers
v000001d2d2838420_0 .net "rv_c", 31 0, L_000001d2d27ce090;  1 drivers
v000001d2d2839320_0 .net "sum", 31 0, L_000001d2d283e8f0;  1 drivers
L_000001d2d28501f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d2d2838560_0 .net "wd", 31 0, L_000001d2d28501f0;  1 drivers
L_000001d2d2850118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d2d2838880_0 .net "we", 0 0, L_000001d2d2850118;  1 drivers
L_000001d2d283ec10 .array/port v000001d2d2839460, L_000001d2d283eb70;
L_000001d2d283eb70 .part L_000001d2d283e990, 2, 30;
L_000001d2d283d270 .array/port v000001d2d2839460, L_000001d2d283dd10;
L_000001d2d283dd10 .part L_000001d2d283db30, 2, 30;
L_000001d2d283ddb0 .array/port v000001d2d2839460, L_000001d2d283ea30;
L_000001d2d283ea30 .part L_000001d2d28506b8, 2, 30;
L_000001d2d283e8f0 .arith/sum 32, L_000001d2d27ce090, L_000001d2d28501f0;
S_000001d2d26de890 .scope module, "MEM_rows" "vmem" 4 11, 10 1 0, S_000001d2d27bc130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "addr_a";
    .port_info 3 /INPUT 32 "addr_b";
    .port_info 4 /INPUT 32 "addr_c";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rv_a";
    .port_info 7 /OUTPUT 32 "rv_b";
L_000001d2d27ce640 .functor BUFZ 32, L_000001d2d283c340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d2d27ce870 .functor BUFZ 32, L_000001d2d283c660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d2d27ce560 .functor BUFZ 32, L_000001d2d283d590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d2d2838600 .array "VEC_RAM", 0 1023, 31 0;
v000001d2d2839140_0 .net *"_ivl_0", 31 0, L_000001d2d283c340;  1 drivers
v000001d2d28391e0_0 .net *"_ivl_12", 31 0, L_000001d2d283d590;  1 drivers
v000001d2d28386a0_0 .net *"_ivl_15", 29 0, L_000001d2d283d6d0;  1 drivers
v000001d2d2839280_0 .net *"_ivl_3", 29 0, L_000001d2d283c520;  1 drivers
v000001d2d28393c0_0 .net *"_ivl_6", 31 0, L_000001d2d283c660;  1 drivers
v000001d2d283b940_0 .net *"_ivl_9", 29 0, L_000001d2d283e530;  1 drivers
v000001d2d283b6c0_0 .net "addr_a", 31 0, L_000001d2d2850628;  alias, 1 drivers
v000001d2d283b9e0_0 .net "addr_b", 31 0, L_000001d2d2850670;  alias, 1 drivers
v000001d2d283c700_0 .net "addr_c", 31 0, L_000001d2d28506b8;  alias, 1 drivers
v000001d2d283b300_0 .net "clk", 0 0, v000001d2d283c160_0;  alias, 1 drivers
v000001d2d283b8a0_0 .var/i "i", 31 0;
v000001d2d283af40_0 .net "rv_a", 31 0, L_000001d2d27ce640;  alias, 1 drivers
v000001d2d283cb60_0 .net "rv_b", 31 0, L_000001d2d27ce870;  alias, 1 drivers
v000001d2d283b3a0_0 .net "rv_c", 31 0, L_000001d2d27ce560;  1 drivers
v000001d2d283cca0_0 .net "sum", 31 0, L_000001d2d283d8b0;  1 drivers
L_000001d2d28500d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d2d283bbc0_0 .net "wd", 31 0, L_000001d2d28500d0;  1 drivers
L_000001d2d2850088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d2d283bee0_0 .net "we", 0 0, L_000001d2d2850088;  1 drivers
L_000001d2d283c340 .array/port v000001d2d2838600, L_000001d2d283c520;
L_000001d2d283c520 .part L_000001d2d2850628, 2, 30;
L_000001d2d283c660 .array/port v000001d2d2838600, L_000001d2d283e530;
L_000001d2d283e530 .part L_000001d2d2850670, 2, 30;
L_000001d2d283d590 .array/port v000001d2d2838600, L_000001d2d283d6d0;
L_000001d2d283d6d0 .part L_000001d2d28506b8, 2, 30;
L_000001d2d283d8b0 .arith/sum 32, L_000001d2d27ce560, L_000001d2d28500d0;
    .scope S_000001d2d26de890;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2d283b8a0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001d2d283b8a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d2d283b8a0_0;
    %store/vec4a v000001d2d2838600, 4, 0;
    %load/vec4 v000001d2d283b8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d2d283b8a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 10 13 "$readmemh", "data_vec.txt", v000001d2d2838600 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001d2d26de890;
T_1 ;
    %wait E_000001d2d27d1740;
    %load/vec4 v000001d2d283bee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001d2d283cca0_0;
    %load/vec4 v000001d2d283c700_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d2d2838600, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d2d2796850;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2d2839dc0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001d2d2839dc0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d2d2839dc0_0;
    %store/vec4a v000001d2d2839460, 4, 0;
    %load/vec4 v000001d2d2839dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d2d2839dc0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 10 13 "$readmemh", "data_vec.txt", v000001d2d2839460 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001d2d2796850;
T_3 ;
    %wait E_000001d2d27d1740;
    %load/vec4 v000001d2d2838880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001d2d2839320_0;
    %load/vec4 v000001d2d28387e0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d2d2839460, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d2d2837d40;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d2d28366e0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001d2d28366e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d2d28366e0_0;
    %store/vec4a v000001d2d2837400, 4, 0;
    %load/vec4 v000001d2d28366e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d2d28366e0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 10 13 "$readmemh", "data_vec.txt", v000001d2d2837400 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001d2d2837d40;
T_5 ;
    %wait E_000001d2d27d1740;
    %load/vec4 v000001d2d28379a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001d2d2836960_0;
    %load/vec4 v000001d2d2836640_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d2d2837400, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d2d27ab5a0;
T_6 ;
    %wait E_000001d2d27d1dc0;
    %load/vec4 v000001d2d27d50d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2d27d64d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2d27d4770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d2d27d5710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d2d27d5b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d2d27d6110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d2d27d6390_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001d2d27d5670_0;
    %addi 1, 0, 32;
    %load/vec4 v000001d2d27d5030_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.5, 4;
    %load/vec4 v000001d2d27d5ad0_0;
    %addi 1, 0, 32;
    %load/vec4 v000001d2d27d5cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v000001d2d27d4810_0;
    %addi 1, 0, 32;
    %load/vec4 v000001d2d27d48b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001d2d27d64d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001d2d27d4770_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000001d2d27d5710_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000001d2d27d5b70_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000001d2d27d6110_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000001d2d27d6390_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001d2d27d5ad0_0;
    %addi 1, 0, 32;
    %load/vec4 v000001d2d27d5cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_6.8, 4;
    %load/vec4 v000001d2d27d4810_0;
    %addi 1, 0, 32;
    %load/vec4 v000001d2d27d48b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d2d27d64d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2d27d4770_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2d27d64d0_0, 0;
    %load/vec4 v000001d2d27d4810_0;
    %addi 1, 0, 32;
    %load/vec4 v000001d2d27d48b0_0;
    %cmp/e;
    %jmp/0xz  T_6.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d2d27d4770_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2d27d4770_0, 0;
T_6.10 ;
T_6.7 ;
    %load/vec4 v000001d2d27d5670_0;
    %assign/vec4 v000001d2d27d5710_0, 0;
    %load/vec4 v000001d2d27d5ad0_0;
    %assign/vec4 v000001d2d27d5b70_0, 0;
    %load/vec4 v000001d2d27d4810_0;
    %assign/vec4 v000001d2d27d6110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d2d27d6390_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d2d27bc130;
T_7 ;
    %wait E_000001d2d27d1540;
    %load/vec4 v000001d2d283c5c0_0;
    %assign/vec4 v000001d2d283c8e0_0, 0;
    %load/vec4 v000001d2d283ca20_0;
    %assign/vec4 v000001d2d283c020_0, 0;
    %load/vec4 v000001d2d283b120_0;
    %assign/vec4 v000001d2d283b080_0, 0;
    %load/vec4 v000001d2d283b440_0;
    %assign/vec4 v000001d2d283b800_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d2d27e00d0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2d283c160_0, 0, 1;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v000001d2d283c160_0;
    %inv;
    %store/vec4 v000001d2d283c160_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000001d2d27e00d0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d2d283c200_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d2d283c200_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000001d2d27e00d0;
T_10 ;
    %vpi_call 2 25 "$dumpfile", "vector_wf.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d2d27e00d0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb_matmul.v";
    "matmultop.v";
    "matmul.v";
    "vdatapath.v";
    "nextaddr.v";
    "vmux2.v";
    "vmux3.v";
    "vmux4.v";
    "vmem.v";
