;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -5, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD #10, <0
	ADD #270, <1
	SUB #72, @200
	SUB @-127, 100
	SLT #270, <1
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB @-127, 100
	CMP @125, 106
	SUB @-1, 0
	SUB -207, <-120
	SUB -207, <-120
	SPL 0, <753
	ADD #270, <1
	MOV -1, <-20
	CMP @-127, 100
	SUB @-127, 100
	SPL <121, 106
	MOV -1, <-20
	SPL <121, 106
	SPL <121, 106
	MOV -1, <-20
	CMP @131, 106
	SUB @121, 106
	SUB @-127, 100
	MOV -1, <-20
	SUB @-127, 100
	CMP @125, 106
	JMP -1, @-20
	SUB @-127, 100
	CMP @121, 106
	MOV -5, <-20
	CMP @-127, 100
	ADD <300, 90
	MOV -5, <-20
	SUB #72, @-261
	SPL @12, #200
	SPL @12, #200
	SUB -207, <-126
	MOV -5, <-20
	JMP @12, #200
	SUB #72, @200
	MOV -1, <-20
	JMP @12, #200
	SUB #72, @200
