\hypertarget{classtb__adder_1_1behavior}{\section{behavior Architecture Reference}
\label{classtb__adder_1_1behavior}\index{behavior@{behavior}}
}
\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__adder_1_1behavior_ad2efa6785cff833c341e27596b21aeb5}{stim\+\_\+proc}{\bfseries  (  )}
\end{DoxyCompactItemize}
\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__adder_1_1behavior_a9d7a8a381439c61aea549e7a47ec7a6f}{adder}  {\bfseries }  
\end{DoxyCompactItemize}
\subsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__adder_1_1behavior_aff8823a253db156c5a7a40d1b813343f}{nbits} {\bfseries \textcolor{vhdlchar}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__adder_1_1behavior_ae53b6cfbb1b5d32c932c417636d6ac3c}{use\+\_\+custom} {\bfseries \textcolor{vhdlchar}{boolean}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{true}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__adder_1_1behavior_a1c7a41b72844f6ed4f7cf1ab81102a2a}{add1} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{classtb__adder_1_1behavior_aff8823a253db156c5a7a40d1b813343f}{nbits}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__adder_1_1behavior_aa713d21db1284f6652f7e63e60cacaa1}{add2} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{classtb__adder_1_1behavior_aff8823a253db156c5a7a40d1b813343f}{nbits}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__adder_1_1behavior_a5db139547621616405be3e820278d444}{sum} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{classtb__adder_1_1behavior_aff8823a253db156c5a7a40d1b813343f}{nbits}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classtb__adder_1_1behavior_ab579763af0d4bea3c24be9431798eeea}{overflow} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classtb__adder_1_1behavior_a1619316ad715601eb5d3559db829ac05}{uut}  {\bfseries adder}   
\end{DoxyCompactItemize}


\subsection{Documentazione delle funzioni membro}
\hypertarget{classtb__adder_1_1behavior_ad2efa6785cff833c341e27596b21aeb5}{\index{tb\+\_\+adder\+::behavior@{tb\+\_\+adder\+::behavior}!stim\+\_\+proc@{stim\+\_\+proc}}
\index{stim\+\_\+proc@{stim\+\_\+proc}!tb\+\_\+adder\+::behavior@{tb\+\_\+adder\+::behavior}}
\subsubsection[{stim\+\_\+proc}]{\setlength{\rightskip}{0pt plus 5cm}stim\+\_\+proc (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{classtb__adder_1_1behavior_ad2efa6785cff833c341e27596b21aeb5}


\subsection{Documentazione dei membri dato}
\hypertarget{classtb__adder_1_1behavior_a1c7a41b72844f6ed4f7cf1ab81102a2a}{\index{tb\+\_\+adder\+::behavior@{tb\+\_\+adder\+::behavior}!add1@{add1}}
\index{add1@{add1}!tb\+\_\+adder\+::behavior@{tb\+\_\+adder\+::behavior}}
\subsubsection[{add1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf add1} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf nbits}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}}\label{classtb__adder_1_1behavior_a1c7a41b72844f6ed4f7cf1ab81102a2a}
\hypertarget{classtb__adder_1_1behavior_aa713d21db1284f6652f7e63e60cacaa1}{\index{tb\+\_\+adder\+::behavior@{tb\+\_\+adder\+::behavior}!add2@{add2}}
\index{add2@{add2}!tb\+\_\+adder\+::behavior@{tb\+\_\+adder\+::behavior}}
\subsubsection[{add2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf add2} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf nbits}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}}\label{classtb__adder_1_1behavior_aa713d21db1284f6652f7e63e60cacaa1}
\hypertarget{classtb__adder_1_1behavior_a9d7a8a381439c61aea549e7a47ec7a6f}{\index{tb\+\_\+adder\+::behavior@{tb\+\_\+adder\+::behavior}!adder@{adder}}
\index{adder@{adder}!tb\+\_\+adder\+::behavior@{tb\+\_\+adder\+::behavior}}
\subsubsection[{adder}]{\setlength{\rightskip}{0pt plus 5cm}{\bf adder} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}}\label{classtb__adder_1_1behavior_a9d7a8a381439c61aea549e7a47ec7a6f}
\hypertarget{classtb__adder_1_1behavior_aff8823a253db156c5a7a40d1b813343f}{\index{tb\+\_\+adder\+::behavior@{tb\+\_\+adder\+::behavior}!nbits@{nbits}}
\index{nbits@{nbits}!tb\+\_\+adder\+::behavior@{tb\+\_\+adder\+::behavior}}
\subsubsection[{nbits}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nbits} {\bfseries \textcolor{vhdlchar}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}}\label{classtb__adder_1_1behavior_aff8823a253db156c5a7a40d1b813343f}
\hypertarget{classtb__adder_1_1behavior_ab579763af0d4bea3c24be9431798eeea}{\index{tb\+\_\+adder\+::behavior@{tb\+\_\+adder\+::behavior}!overflow@{overflow}}
\index{overflow@{overflow}!tb\+\_\+adder\+::behavior@{tb\+\_\+adder\+::behavior}}
\subsubsection[{overflow}]{\setlength{\rightskip}{0pt plus 5cm}{\bf overflow} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}}\label{classtb__adder_1_1behavior_ab579763af0d4bea3c24be9431798eeea}
\hypertarget{classtb__adder_1_1behavior_a5db139547621616405be3e820278d444}{\index{tb\+\_\+adder\+::behavior@{tb\+\_\+adder\+::behavior}!sum@{sum}}
\index{sum@{sum}!tb\+\_\+adder\+::behavior@{tb\+\_\+adder\+::behavior}}
\subsubsection[{sum}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sum} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf nbits}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}}\label{classtb__adder_1_1behavior_a5db139547621616405be3e820278d444}
\hypertarget{classtb__adder_1_1behavior_ae53b6cfbb1b5d32c932c417636d6ac3c}{\index{tb\+\_\+adder\+::behavior@{tb\+\_\+adder\+::behavior}!use\+\_\+custom@{use\+\_\+custom}}
\index{use\+\_\+custom@{use\+\_\+custom}!tb\+\_\+adder\+::behavior@{tb\+\_\+adder\+::behavior}}
\subsubsection[{use\+\_\+custom}]{\setlength{\rightskip}{0pt plus 5cm}{\bf use\+\_\+custom} {\bfseries \textcolor{vhdlchar}{boolean}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{true}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}}\label{classtb__adder_1_1behavior_ae53b6cfbb1b5d32c932c417636d6ac3c}
\hypertarget{classtb__adder_1_1behavior_a1619316ad715601eb5d3559db829ac05}{\index{tb\+\_\+adder\+::behavior@{tb\+\_\+adder\+::behavior}!uut@{uut}}
\index{uut@{uut}!tb\+\_\+adder\+::behavior@{tb\+\_\+adder\+::behavior}}
\subsubsection[{uut}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uut} {\bfseries \textcolor{vhdlchar}{adder}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}}\label{classtb__adder_1_1behavior_a1619316ad715601eb5d3559db829ac05}


La documentazione per questa classe è stata generata a partire dal seguente file\+:\begin{DoxyCompactItemize}
\item 
Src/adder/\hyperlink{tb__adder_8vhd}{tb\+\_\+adder.\+vhd}\end{DoxyCompactItemize}
