--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml termometr_PID.twx termometr_PID.ncd -o termometr_PID.twr
termometr_PID.pcf -ucf termometr_PID.ucf

Design file:              termometr_PID.ncd
Physical constraint file: termometr_PID.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rotary_a    |    1.140(R)|    0.621(R)|clk_BUFGP         |   0.000|
rotary_b    |    0.537(R)|    1.103(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |   10.715(R)|clk_BUFGP         |   0.000|
LED<1>      |   10.147(R)|clk_BUFGP         |   0.000|
LED<2>      |    9.909(R)|clk_BUFGP         |   0.000|
LED<3>      |    9.676(R)|clk_BUFGP         |   0.000|
LED<4>      |    9.917(R)|clk_BUFGP         |   0.000|
LED<5>      |    9.891(R)|clk_BUFGP         |   0.000|
a_to_g<0>   |    7.851(R)|clk_BUFGP         |   0.000|
a_to_g<1>   |    8.116(R)|clk_BUFGP         |   0.000|
a_to_g<2>   |    8.196(R)|clk_BUFGP         |   0.000|
a_to_g<3>   |    7.856(R)|clk_BUFGP         |   0.000|
a_to_g<4>   |    7.915(R)|clk_BUFGP         |   0.000|
a_to_g<5>   |    7.805(R)|clk_BUFGP         |   0.000|
a_to_g<6>   |    7.883(R)|clk_BUFGP         |   0.000|
anody<0>    |    7.387(R)|clk_BUFGP         |   0.000|
anody<1>    |    8.299(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.664|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jun 28 12:11:45 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



