
audioplayer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e464  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000630  0800e5f4  0800e5f4  0001e5f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ec24  0800ec24  000200e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800ec24  0800ec24  0001ec24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ec2c  0800ec2c  000200e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ec2c  0800ec2c  0001ec2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ec30  0800ec30  0001ec30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e8  20000000  0800ec34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200e8  2**0
                  CONTENTS
 10 .bss          00014ca0  200000e8  200000e8  000200e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20014d88  20014d88  000200e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00023b6a  00000000  00000000  00020118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005424  00000000  00000000  00043c82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e88  00000000  00000000  000490a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001c68  00000000  00000000  0004af30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002742c  00000000  00000000  0004cb98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00028249  00000000  00000000  00073fc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dc456  00000000  00000000  0009c20d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00178663  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008300  00000000  00000000  001786b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000e8 	.word	0x200000e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e5dc 	.word	0x0800e5dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000ec 	.word	0x200000ec
 80001cc:	0800e5dc 	.word	0x0800e5dc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8000584:	b590      	push	{r4, r7, lr}
 8000586:	b085      	sub	sp, #20
 8000588:	af00      	add	r7, sp, #0
 800058a:	4603      	mov	r3, r0
 800058c:	603a      	str	r2, [r7, #0]
 800058e:	80fb      	strh	r3, [r7, #6]
 8000590:	460b      	mov	r3, r1
 8000592:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8000594:	2300      	movs	r3, #0
 8000596:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8000598:	2200      	movs	r2, #0
 800059a:	6839      	ldr	r1, [r7, #0]
 800059c:	481c      	ldr	r0, [pc, #112]	; (8000610 <AUDIO_OUT_Init+0x8c>)
 800059e:	f000 f8f9 	bl	8000794 <AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 80005a2:	4b1b      	ldr	r3, [pc, #108]	; (8000610 <AUDIO_OUT_Init+0x8c>)
 80005a4:	4a1b      	ldr	r2, [pc, #108]	; (8000614 <AUDIO_OUT_Init+0x90>)
 80005a6:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 80005a8:	4819      	ldr	r0, [pc, #100]	; (8000610 <AUDIO_OUT_Init+0x8c>)
 80005aa:	f008 fc8b 	bl	8008ec4 <HAL_I2S_GetState>
 80005ae:	4603      	mov	r3, r0
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d103      	bne.n	80005bc <AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 80005b4:	2100      	movs	r1, #0
 80005b6:	4816      	ldr	r0, [pc, #88]	; (8000610 <AUDIO_OUT_Init+0x8c>)
 80005b8:	f000 f946 	bl	8000848 <AUDIO_OUT_MspInit>
  }

  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 80005bc:	6838      	ldr	r0, [r7, #0]
 80005be:	f000 fa0b 	bl	80009d8 <I2S3_Init>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d001      	beq.n	80005cc <AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 80005c8:	2301      	movs	r3, #1
 80005ca:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == AUDIO_OK)
 80005cc:	7bfb      	ldrb	r3, [r7, #15]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d10e      	bne.n	80005f0 <AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 80005d2:	4b11      	ldr	r3, [pc, #68]	; (8000618 <AUDIO_OUT_Init+0x94>)
 80005d4:	689b      	ldr	r3, [r3, #8]
 80005d6:	2094      	movs	r0, #148	; 0x94
 80005d8:	4798      	blx	r3
 80005da:	4603      	mov	r3, r0
 80005dc:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 80005e0:	2be0      	cmp	r3, #224	; 0xe0
 80005e2:	d103      	bne.n	80005ec <AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 80005e4:	4b0d      	ldr	r3, [pc, #52]	; (800061c <AUDIO_OUT_Init+0x98>)
 80005e6:	4a0c      	ldr	r2, [pc, #48]	; (8000618 <AUDIO_OUT_Init+0x94>)
 80005e8:	601a      	str	r2, [r3, #0]
 80005ea:	e001      	b.n	80005f0 <AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 80005ec:	2301      	movs	r3, #1
 80005ee:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 80005f0:	7bfb      	ldrb	r3, [r7, #15]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d107      	bne.n	8000606 <AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 80005f6:	4b09      	ldr	r3, [pc, #36]	; (800061c <AUDIO_OUT_Init+0x98>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	681c      	ldr	r4, [r3, #0]
 80005fc:	797a      	ldrb	r2, [r7, #5]
 80005fe:	88f9      	ldrh	r1, [r7, #6]
 8000600:	683b      	ldr	r3, [r7, #0]
 8000602:	2094      	movs	r0, #148	; 0x94
 8000604:	47a0      	blx	r4
  }
  
  return ret;
 8000606:	7bfb      	ldrb	r3, [r7, #15]
}
 8000608:	4618      	mov	r0, r3
 800060a:	3714      	adds	r7, #20
 800060c:	46bd      	mov	sp, r7
 800060e:	bd90      	pop	{r4, r7, pc}
 8000610:	20000108 	.word	0x20000108
 8000614:	40003c00 	.word	0x40003c00
 8000618:	20000020 	.word	0x20000020
 800061c:	20000104 	.word	0x20000104

08000620 <AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 800062a:	4b10      	ldr	r3, [pc, #64]	; (800066c <AUDIO_OUT_Play+0x4c>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	68db      	ldr	r3, [r3, #12]
 8000630:	683a      	ldr	r2, [r7, #0]
 8000632:	b292      	uxth	r2, r2
 8000634:	6879      	ldr	r1, [r7, #4]
 8000636:	2094      	movs	r0, #148	; 0x94
 8000638:	4798      	blx	r3
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 8000640:	2301      	movs	r3, #1
 8000642:	e00f      	b.n	8000664 <AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800064a:	d203      	bcs.n	8000654 <AUDIO_OUT_Play+0x34>
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	085b      	lsrs	r3, r3, #1
 8000650:	b29b      	uxth	r3, r3
 8000652:	e001      	b.n	8000658 <AUDIO_OUT_Play+0x38>
 8000654:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000658:	461a      	mov	r2, r3
 800065a:	6879      	ldr	r1, [r7, #4]
 800065c:	4804      	ldr	r0, [pc, #16]	; (8000670 <AUDIO_OUT_Play+0x50>)
 800065e:	f008 f8af 	bl	80087c0 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8000662:	2300      	movs	r3, #0
  }
}
 8000664:	4618      	mov	r0, r3
 8000666:	3708      	adds	r7, #8
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	20000104 	.word	0x20000104
 8000670:	20000108 	.word	0x20000108

08000674 <AUDIO_OUT_Pause>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Pause(void)
{    
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Pause(AUDIO_I2C_ADDRESS) != 0)
 8000678:	4b07      	ldr	r3, [pc, #28]	; (8000698 <AUDIO_OUT_Pause+0x24>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	691b      	ldr	r3, [r3, #16]
 800067e:	2094      	movs	r0, #148	; 0x94
 8000680:	4798      	blx	r3
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d001      	beq.n	800068c <AUDIO_OUT_Pause+0x18>
  {
    return AUDIO_ERROR;
 8000688:	2301      	movs	r3, #1
 800068a:	e003      	b.n	8000694 <AUDIO_OUT_Pause+0x20>
  }
  else
  {
    /* Call the Media layer pause function */
    HAL_I2S_DMAPause(&hAudioOutI2s);
 800068c:	4803      	ldr	r0, [pc, #12]	; (800069c <AUDIO_OUT_Pause+0x28>)
 800068e:	f008 f93f 	bl	8008910 <HAL_I2S_DMAPause>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8000692:	2300      	movs	r3, #0
  }
}
 8000694:	4618      	mov	r0, r3
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20000104 	.word	0x20000104
 800069c:	20000108 	.word	0x20000108

080006a0 <AUDIO_OUT_Resume>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Resume(void)
{    
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Resume(AUDIO_I2C_ADDRESS) != 0)
 80006a4:	4b07      	ldr	r3, [pc, #28]	; (80006c4 <AUDIO_OUT_Resume+0x24>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	695b      	ldr	r3, [r3, #20]
 80006aa:	2094      	movs	r0, #148	; 0x94
 80006ac:	4798      	blx	r3
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <AUDIO_OUT_Resume+0x18>
  {
    return AUDIO_ERROR;
 80006b4:	2301      	movs	r3, #1
 80006b6:	e003      	b.n	80006c0 <AUDIO_OUT_Resume+0x20>
  }
  else
  {
    /* Call the Media layer resume function */
    HAL_I2S_DMAResume(&hAudioOutI2s);
 80006b8:	4803      	ldr	r0, [pc, #12]	; (80006c8 <AUDIO_OUT_Resume+0x28>)
 80006ba:	f008 f98b 	bl	80089d4 <HAL_I2S_DMAResume>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80006be:	2300      	movs	r3, #0
  }
}
 80006c0:	4618      	mov	r0, r3
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	20000104 	.word	0x20000104
 80006c8:	20000108 	.word	0x20000108

080006cc <AUDIO_OUT_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically). 
  *                            Then need to reconfigure the Codec after power on.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Stop(uint32_t Option)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  /* Call DMA Stop to disable DMA stream before stopping codec */
  HAL_I2S_DMAStop(&hAudioOutI2s);
 80006d4:	480e      	ldr	r0, [pc, #56]	; (8000710 <AUDIO_OUT_Stop+0x44>)
 80006d6:	f008 fa11 	bl	8008afc <HAL_I2S_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(pAudioDrv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 80006da:	4b0e      	ldr	r3, [pc, #56]	; (8000714 <AUDIO_OUT_Stop+0x48>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	699b      	ldr	r3, [r3, #24]
 80006e0:	6879      	ldr	r1, [r7, #4]
 80006e2:	2094      	movs	r0, #148	; 0x94
 80006e4:	4798      	blx	r3
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <AUDIO_OUT_Stop+0x24>
  {
    return AUDIO_ERROR;
 80006ec:	2301      	movs	r3, #1
 80006ee:	e00b      	b.n	8000708 <AUDIO_OUT_Stop+0x3c>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	2b01      	cmp	r3, #1
 80006f4:	d107      	bne.n	8000706 <AUDIO_OUT_Stop+0x3a>
    { 
      /* Wait at least 1ms */
      HAL_Delay(1);
 80006f6:	2001      	movs	r0, #1
 80006f8:	f005 fd96 	bl	8006228 <HAL_Delay>
      
      /* Reset the pin */
      HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 80006fc:	2200      	movs	r2, #0
 80006fe:	2110      	movs	r1, #16
 8000700:	4805      	ldr	r0, [pc, #20]	; (8000718 <AUDIO_OUT_Stop+0x4c>)
 8000702:	f006 fd6d 	bl	80071e0 <HAL_GPIO_WritePin>
    }
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8000706:	2300      	movs	r3, #0
  }
}
 8000708:	4618      	mov	r0, r3
 800070a:	3708      	adds	r7, #8
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}
 8000710:	20000108 	.word	0x20000108
 8000714:	20000104 	.word	0x20000104
 8000718:	40020c00 	.word	0x40020c00

0800071c <AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_SetVolume(uint8_t Volume)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(pAudioDrv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 8000726:	4b08      	ldr	r3, [pc, #32]	; (8000748 <AUDIO_OUT_SetVolume+0x2c>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	6a1b      	ldr	r3, [r3, #32]
 800072c:	79fa      	ldrb	r2, [r7, #7]
 800072e:	4611      	mov	r1, r2
 8000730:	2094      	movs	r0, #148	; 0x94
 8000732:	4798      	blx	r3
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 800073a:	2301      	movs	r3, #1
 800073c:	e000      	b.n	8000740 <AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800073e:	2300      	movs	r3, #0
  }
}
 8000740:	4618      	mov	r0, r3
 8000742:	3708      	adds	r7, #8
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	20000104 	.word	0x20000104

0800074c <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a04      	ldr	r2, [pc, #16]	; (800076c <HAL_I2S_TxCpltCallback+0x20>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d101      	bne.n	8000762 <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    AUDIO_OUT_TransferComplete_CallBack();
 800075e:	f005 fccf 	bl	8006100 <AUDIO_OUT_TransferComplete_CallBack>
  }
}
 8000762:	bf00      	nop
 8000764:	3708      	adds	r7, #8
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	40003c00 	.word	0x40003c00

08000770 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	4a04      	ldr	r2, [pc, #16]	; (8000790 <HAL_I2S_TxHalfCpltCallback+0x20>)
 800077e:	4293      	cmp	r3, r2
 8000780:	d101      	bne.n	8000786 <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    AUDIO_OUT_HalfTransfer_CallBack();
 8000782:	f005 fcd1 	bl	8006128 <AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 8000786:	bf00      	nop
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	40003c00 	.word	0x40003c00

08000794 <AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 8000794:	b580      	push	{r7, lr}
 8000796:	b08a      	sub	sp, #40	; 0x28
 8000798:	af00      	add	r7, sp, #0
 800079a:	60f8      	str	r0, [r7, #12]
 800079c:	60b9      	str	r1, [r7, #8]
 800079e:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 80007a0:	2300      	movs	r3, #0
 80007a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80007a6:	23ff      	movs	r3, #255	; 0xff
 80007a8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  for(index = 0; index < 8; index++)
 80007ac:	2300      	movs	r3, #0
 80007ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80007b2:	e010      	b.n	80007d6 <AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 80007b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80007b8:	4a20      	ldr	r2, [pc, #128]	; (800083c <AUDIO_OUT_ClockConfig+0xa8>)
 80007ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007be:	68ba      	ldr	r2, [r7, #8]
 80007c0:	429a      	cmp	r2, r3
 80007c2:	d103      	bne.n	80007cc <AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 80007c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80007c8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 80007cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80007d0:	3301      	adds	r3, #1
 80007d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80007d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80007da:	2b07      	cmp	r3, #7
 80007dc:	d9ea      	bls.n	80007b4 <AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 80007de:	f107 0314 	add.w	r3, r7, #20
 80007e2:	4618      	mov	r0, r3
 80007e4:	f009 fcf8 	bl	800a1d8 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 80007e8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80007ec:	f003 0307 	and.w	r3, r3, #7
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d113      	bne.n	800081c <AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) ï¿½ (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80007f4:	2301      	movs	r3, #1
 80007f6:	617b      	str	r3, [r7, #20]
//    rccclkinit.PLLI2S.PLLI2SM = 8;
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 80007f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80007fc:	4a10      	ldr	r2, [pc, #64]	; (8000840 <AUDIO_OUT_ClockConfig+0xac>)
 80007fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000802:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8000804:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000808:	4a0e      	ldr	r2, [pc, #56]	; (8000844 <AUDIO_OUT_ClockConfig+0xb0>)
 800080a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800080e:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8000810:	f107 0314 	add.w	r3, r7, #20
 8000814:	4618      	mov	r0, r3
 8000816:	f009 fbfd 	bl	800a014 <HAL_RCCEx_PeriphCLKConfig>
//    rccclkinit.PLLI2S.PLLI2SM = 8;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 800081a:	e00b      	b.n	8000834 <AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800081c:	2301      	movs	r3, #1
 800081e:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8000820:	f44f 7381 	mov.w	r3, #258	; 0x102
 8000824:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 8000826:	2303      	movs	r3, #3
 8000828:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 800082a:	f107 0314 	add.w	r3, r7, #20
 800082e:	4618      	mov	r0, r3
 8000830:	f009 fbf0 	bl	800a014 <HAL_RCCEx_PeriphCLKConfig>
}
 8000834:	bf00      	nop
 8000836:	3728      	adds	r7, #40	; 0x28
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	0800e910 	.word	0x0800e910
 8000840:	0800e930 	.word	0x0800e930
 8000844:	0800e950 	.word	0x0800e950

08000848 <AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b08c      	sub	sp, #48	; 0x30
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	61bb      	str	r3, [r7, #24]
 8000856:	4b56      	ldr	r3, [pc, #344]	; (80009b0 <AUDIO_OUT_MspInit+0x168>)
 8000858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800085a:	4a55      	ldr	r2, [pc, #340]	; (80009b0 <AUDIO_OUT_MspInit+0x168>)
 800085c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000860:	6413      	str	r3, [r2, #64]	; 0x40
 8000862:	4b53      	ldr	r3, [pc, #332]	; (80009b0 <AUDIO_OUT_MspInit+0x168>)
 8000864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000866:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800086a:	61bb      	str	r3, [r7, #24]
 800086c:	69bb      	ldr	r3, [r7, #24]

  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	617b      	str	r3, [r7, #20]
 8000872:	4b4f      	ldr	r3, [pc, #316]	; (80009b0 <AUDIO_OUT_MspInit+0x168>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000876:	4a4e      	ldr	r2, [pc, #312]	; (80009b0 <AUDIO_OUT_MspInit+0x168>)
 8000878:	f043 0304 	orr.w	r3, r3, #4
 800087c:	6313      	str	r3, [r2, #48]	; 0x30
 800087e:	4b4c      	ldr	r3, [pc, #304]	; (80009b0 <AUDIO_OUT_MspInit+0x168>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000882:	f003 0304 	and.w	r3, r3, #4
 8000886:	617b      	str	r3, [r7, #20]
 8000888:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	613b      	str	r3, [r7, #16]
 800088e:	4b48      	ldr	r3, [pc, #288]	; (80009b0 <AUDIO_OUT_MspInit+0x168>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	4a47      	ldr	r2, [pc, #284]	; (80009b0 <AUDIO_OUT_MspInit+0x168>)
 8000894:	f043 0301 	orr.w	r3, r3, #1
 8000898:	6313      	str	r3, [r2, #48]	; 0x30
 800089a:	4b45      	ldr	r3, [pc, #276]	; (80009b0 <AUDIO_OUT_MspInit+0x168>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	613b      	str	r3, [r7, #16]
 80008a4:	693b      	ldr	r3, [r7, #16]

  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 80008a6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80008aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 80008ac:	2302      	movs	r3, #2
 80008ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 80008b4:	2302      	movs	r3, #2
 80008b6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 80008b8:	2306      	movs	r3, #6
 80008ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 80008bc:	f107 031c 	add.w	r3, r7, #28
 80008c0:	4619      	mov	r1, r3
 80008c2:	483c      	ldr	r0, [pc, #240]	; (80009b4 <AUDIO_OUT_MspInit+0x16c>)
 80008c4:	f006 f9f4 	bl	8006cb0 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 80008c8:	2310      	movs	r3, #16
 80008ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 80008cc:	f107 031c 	add.w	r3, r7, #28
 80008d0:	4619      	mov	r1, r3
 80008d2:	4839      	ldr	r0, [pc, #228]	; (80009b8 <AUDIO_OUT_MspInit+0x170>)
 80008d4:	f006 f9ec 	bl	8006cb0 <HAL_GPIO_Init>

  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 80008d8:	2300      	movs	r3, #0
 80008da:	60fb      	str	r3, [r7, #12]
 80008dc:	4b34      	ldr	r3, [pc, #208]	; (80009b0 <AUDIO_OUT_MspInit+0x168>)
 80008de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e0:	4a33      	ldr	r2, [pc, #204]	; (80009b0 <AUDIO_OUT_MspInit+0x168>)
 80008e2:	f043 0304 	orr.w	r3, r3, #4
 80008e6:	6313      	str	r3, [r2, #48]	; 0x30
 80008e8:	4b31      	ldr	r3, [pc, #196]	; (80009b0 <AUDIO_OUT_MspInit+0x168>)
 80008ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ec:	f003 0304 	and.w	r3, r3, #4
 80008f0:	60fb      	str	r3, [r7, #12]
 80008f2:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 80008f4:	2380      	movs	r3, #128	; 0x80
 80008f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 80008f8:	f107 031c 	add.w	r3, r7, #28
 80008fc:	4619      	mov	r1, r3
 80008fe:	482d      	ldr	r0, [pc, #180]	; (80009b4 <AUDIO_OUT_MspInit+0x16c>)
 8000900:	f006 f9d6 	bl	8006cb0 <HAL_GPIO_Init>

  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 8000904:	2300      	movs	r3, #0
 8000906:	60bb      	str	r3, [r7, #8]
 8000908:	4b29      	ldr	r3, [pc, #164]	; (80009b0 <AUDIO_OUT_MspInit+0x168>)
 800090a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090c:	4a28      	ldr	r2, [pc, #160]	; (80009b0 <AUDIO_OUT_MspInit+0x168>)
 800090e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000912:	6313      	str	r3, [r2, #48]	; 0x30
 8000914:	4b26      	ldr	r3, [pc, #152]	; (80009b0 <AUDIO_OUT_MspInit+0x168>)
 8000916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000918:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800091c:	60bb      	str	r3, [r7, #8]
 800091e:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a25      	ldr	r2, [pc, #148]	; (80009bc <AUDIO_OUT_MspInit+0x174>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d136      	bne.n	8000998 <AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 800092a:	4b25      	ldr	r3, [pc, #148]	; (80009c0 <AUDIO_OUT_MspInit+0x178>)
 800092c:	2200      	movs	r2, #0
 800092e:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8000930:	4b23      	ldr	r3, [pc, #140]	; (80009c0 <AUDIO_OUT_MspInit+0x178>)
 8000932:	2240      	movs	r2, #64	; 0x40
 8000934:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8000936:	4b22      	ldr	r3, [pc, #136]	; (80009c0 <AUDIO_OUT_MspInit+0x178>)
 8000938:	2200      	movs	r2, #0
 800093a:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 800093c:	4b20      	ldr	r3, [pc, #128]	; (80009c0 <AUDIO_OUT_MspInit+0x178>)
 800093e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000942:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 8000944:	4b1e      	ldr	r3, [pc, #120]	; (80009c0 <AUDIO_OUT_MspInit+0x178>)
 8000946:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800094a:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 800094c:	4b1c      	ldr	r3, [pc, #112]	; (80009c0 <AUDIO_OUT_MspInit+0x178>)
 800094e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000952:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8000954:	4b1a      	ldr	r3, [pc, #104]	; (80009c0 <AUDIO_OUT_MspInit+0x178>)
 8000956:	2200      	movs	r2, #0
 8000958:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 800095a:	4b19      	ldr	r3, [pc, #100]	; (80009c0 <AUDIO_OUT_MspInit+0x178>)
 800095c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000960:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8000962:	4b17      	ldr	r3, [pc, #92]	; (80009c0 <AUDIO_OUT_MspInit+0x178>)
 8000964:	2204      	movs	r2, #4
 8000966:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8000968:	4b15      	ldr	r3, [pc, #84]	; (80009c0 <AUDIO_OUT_MspInit+0x178>)
 800096a:	2203      	movs	r2, #3
 800096c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 800096e:	4b14      	ldr	r3, [pc, #80]	; (80009c0 <AUDIO_OUT_MspInit+0x178>)
 8000970:	2200      	movs	r2, #0
 8000972:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8000974:	4b12      	ldr	r3, [pc, #72]	; (80009c0 <AUDIO_OUT_MspInit+0x178>)
 8000976:	2200      	movs	r2, #0
 8000978:	631a      	str	r2, [r3, #48]	; 0x30

    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 800097a:	4b11      	ldr	r3, [pc, #68]	; (80009c0 <AUDIO_OUT_MspInit+0x178>)
 800097c:	4a11      	ldr	r2, [pc, #68]	; (80009c4 <AUDIO_OUT_MspInit+0x17c>)
 800097e:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	4a0f      	ldr	r2, [pc, #60]	; (80009c0 <AUDIO_OUT_MspInit+0x178>)
 8000984:	639a      	str	r2, [r3, #56]	; 0x38
 8000986:	4a0e      	ldr	r2, [pc, #56]	; (80009c0 <AUDIO_OUT_MspInit+0x178>)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 800098c:	480c      	ldr	r0, [pc, #48]	; (80009c0 <AUDIO_OUT_MspInit+0x178>)
 800098e:	f005 fdff 	bl	8006590 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 8000992:	480b      	ldr	r0, [pc, #44]	; (80009c0 <AUDIO_OUT_MspInit+0x178>)
 8000994:	f005 fd4e 	bl	8006434 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8000998:	2200      	movs	r2, #0
 800099a:	210e      	movs	r1, #14
 800099c:	202f      	movs	r0, #47	; 0x2f
 800099e:	f005 fd1f 	bl	80063e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ);  
 80009a2:	202f      	movs	r0, #47	; 0x2f
 80009a4:	f005 fd38 	bl	8006418 <HAL_NVIC_EnableIRQ>
}
 80009a8:	bf00      	nop
 80009aa:	3730      	adds	r7, #48	; 0x30
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	40023800 	.word	0x40023800
 80009b4:	40020800 	.word	0x40020800
 80009b8:	40020000 	.word	0x40020000
 80009bc:	40003c00 	.word	0x40003c00
 80009c0:	20000150 	.word	0x20000150
 80009c4:	400260b8 	.word	0x400260b8

080009c8 <AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void AUDIO_OUT_Error_CallBack(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
}
 80009cc:	bf00      	nop
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
	...

080009d8 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 80009e0:	4b17      	ldr	r3, [pc, #92]	; (8000a40 <I2S3_Init+0x68>)
 80009e2:	4a18      	ldr	r2, [pc, #96]	; (8000a44 <I2S3_Init+0x6c>)
 80009e4:	601a      	str	r2, [r3, #0]
  
  /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 80009e6:	4b16      	ldr	r3, [pc, #88]	; (8000a40 <I2S3_Init+0x68>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	69da      	ldr	r2, [r3, #28]
 80009ec:	4b14      	ldr	r3, [pc, #80]	; (8000a40 <I2S3_Init+0x68>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80009f4:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 80009f6:	4a12      	ldr	r2, [pc, #72]	; (8000a40 <I2S3_Init+0x68>)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 80009fc:	4b10      	ldr	r3, [pc, #64]	; (8000a40 <I2S3_Init+0x68>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 8000a02:	4b0f      	ldr	r3, [pc, #60]	; (8000a40 <I2S3_Init+0x68>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8000a08:	4b0d      	ldr	r3, [pc, #52]	; (8000a40 <I2S3_Init+0x68>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8000a0e:	4b0c      	ldr	r3, [pc, #48]	; (8000a40 <I2S3_Init+0x68>)
 8000a10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a14:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 8000a16:	4b0a      	ldr	r3, [pc, #40]	; (8000a40 <I2S3_Init+0x68>)
 8000a18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a1c:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8000a1e:	4b08      	ldr	r3, [pc, #32]	; (8000a40 <I2S3_Init+0x68>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	609a      	str	r2, [r3, #8]

  /* Initialize the I2S peripheral with the structure above */
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 8000a24:	4806      	ldr	r0, [pc, #24]	; (8000a40 <I2S3_Init+0x68>)
 8000a26:	f007 fd8b 	bl	8008540 <HAL_I2S_Init>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8000a30:	2301      	movs	r3, #1
 8000a32:	e000      	b.n	8000a36 <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 8000a34:	2300      	movs	r3, #0
  }
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	3708      	adds	r7, #8
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	20000108 	.word	0x20000108
 8000a44:	40003c00 	.word	0x40003c00

08000a48 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f411e_discovery_audio.h) */ 
  if(hi2s->Instance == I2S3)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a04      	ldr	r2, [pc, #16]	; (8000a68 <HAL_I2S_ErrorCallback+0x20>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d101      	bne.n	8000a5e <HAL_I2S_ErrorCallback+0x16>
  {
    AUDIO_OUT_Error_CallBack();
 8000a5a:	f7ff ffb5 	bl	80009c8 <AUDIO_OUT_Error_CallBack>
  }
}
 8000a5e:	bf00      	nop
 8000a60:	3708      	adds	r7, #8
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	40003c00 	.word	0x40003c00

08000a6c <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8000a70:	4814      	ldr	r0, [pc, #80]	; (8000ac4 <I2Cx_Init+0x58>)
 8000a72:	f007 f979 	bl	8007d68 <HAL_I2C_GetState>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d121      	bne.n	8000ac0 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance = AUDIO_I2Cx;
 8000a7c:	4b11      	ldr	r3, [pc, #68]	; (8000ac4 <I2Cx_Init+0x58>)
 8000a7e:	4a12      	ldr	r2, [pc, #72]	; (8000ac8 <I2Cx_Init+0x5c>)
 8000a80:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.OwnAddress1 =  0x43;
 8000a82:	4b10      	ldr	r3, [pc, #64]	; (8000ac4 <I2Cx_Init+0x58>)
 8000a84:	2243      	movs	r2, #67	; 0x43
 8000a86:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.ClockSpeed = I2Cx_MAX_COMMUNICATION_FREQ;
 8000a88:	4b0e      	ldr	r3, [pc, #56]	; (8000ac4 <I2Cx_Init+0x58>)
 8000a8a:	4a10      	ldr	r2, [pc, #64]	; (8000acc <I2Cx_Init+0x60>)
 8000a8c:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a8e:	4b0d      	ldr	r3, [pc, #52]	; (8000ac4 <I2Cx_Init+0x58>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a94:	4b0b      	ldr	r3, [pc, #44]	; (8000ac4 <I2Cx_Init+0x58>)
 8000a96:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a9a:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 8000a9c:	4b09      	ldr	r3, [pc, #36]	; (8000ac4 <I2Cx_Init+0x58>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2 = 0x00;
 8000aa2:	4b08      	ldr	r3, [pc, #32]	; (8000ac4 <I2Cx_Init+0x58>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 8000aa8:	4b06      	ldr	r3, [pc, #24]	; (8000ac4 <I2Cx_Init+0x58>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 8000aae:	4b05      	ldr	r3, [pc, #20]	; (8000ac4 <I2Cx_Init+0x58>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8000ab4:	4803      	ldr	r0, [pc, #12]	; (8000ac4 <I2Cx_Init+0x58>)
 8000ab6:	f000 f86b 	bl	8000b90 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8000aba:	4802      	ldr	r0, [pc, #8]	; (8000ac4 <I2Cx_Init+0x58>)
 8000abc:	f006 fbc2 	bl	8007244 <HAL_I2C_Init>
  }
}
 8000ac0:	bf00      	nop
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	200001b0 	.word	0x200001b0
 8000ac8:	40005400 	.word	0x40005400
 8000acc:	000186a0 	.word	0x000186a0

08000ad0 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b088      	sub	sp, #32
 8000ad4:	af04      	add	r7, sp, #16
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	80fb      	strh	r3, [r7, #6]
 8000ada:	460b      	mov	r3, r1
 8000adc:	717b      	strb	r3, [r7, #5]
 8000ade:	4613      	mov	r3, r2
 8000ae0:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 8000ae6:	797b      	ldrb	r3, [r7, #5]
 8000ae8:	b29a      	uxth	r2, r3
 8000aea:	4b0b      	ldr	r3, [pc, #44]	; (8000b18 <I2Cx_WriteData+0x48>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	88f9      	ldrh	r1, [r7, #6]
 8000af0:	9302      	str	r3, [sp, #8]
 8000af2:	2301      	movs	r3, #1
 8000af4:	9301      	str	r3, [sp, #4]
 8000af6:	1d3b      	adds	r3, r7, #4
 8000af8:	9300      	str	r3, [sp, #0]
 8000afa:	2301      	movs	r3, #1
 8000afc:	4807      	ldr	r0, [pc, #28]	; (8000b1c <I2Cx_WriteData+0x4c>)
 8000afe:	f006 fe13 	bl	8007728 <HAL_I2C_Mem_Write>
 8000b02:	4603      	mov	r3, r0
 8000b04:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000b06:	7bfb      	ldrb	r3, [r7, #15]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <I2Cx_WriteData+0x40>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8000b0c:	f000 f834 	bl	8000b78 <I2Cx_Error>
  }
}
 8000b10:	bf00      	nop
 8000b12:	3710      	adds	r7, #16
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	20000000 	.word	0x20000000
 8000b1c:	200001b0 	.word	0x200001b0

08000b20 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b088      	sub	sp, #32
 8000b24:	af04      	add	r7, sp, #16
 8000b26:	4603      	mov	r3, r0
 8000b28:	460a      	mov	r2, r1
 8000b2a:	80fb      	strh	r3, [r7, #6]
 8000b2c:	4613      	mov	r3, r2
 8000b2e:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8000b30:	2300      	movs	r3, #0
 8000b32:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8000b34:	2300      	movs	r3, #0
 8000b36:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8000b38:	797b      	ldrb	r3, [r7, #5]
 8000b3a:	b29a      	uxth	r2, r3
 8000b3c:	4b0c      	ldr	r3, [pc, #48]	; (8000b70 <I2Cx_ReadData+0x50>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	88f9      	ldrh	r1, [r7, #6]
 8000b42:	9302      	str	r3, [sp, #8]
 8000b44:	2301      	movs	r3, #1
 8000b46:	9301      	str	r3, [sp, #4]
 8000b48:	f107 030e 	add.w	r3, r7, #14
 8000b4c:	9300      	str	r3, [sp, #0]
 8000b4e:	2301      	movs	r3, #1
 8000b50:	4808      	ldr	r0, [pc, #32]	; (8000b74 <I2Cx_ReadData+0x54>)
 8000b52:	f006 fee3 	bl	800791c <HAL_I2C_Mem_Read>
 8000b56:	4603      	mov	r3, r0
 8000b58:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000b5a:	7bfb      	ldrb	r3, [r7, #15]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <I2Cx_ReadData+0x44>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8000b60:	f000 f80a 	bl	8000b78 <I2Cx_Error>
  }
  return value;
 8000b64:	7bbb      	ldrb	r3, [r7, #14]
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	3710      	adds	r7, #16
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	20000000 	.word	0x20000000
 8000b74:	200001b0 	.word	0x200001b0

08000b78 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function.
  */
static void I2Cx_Error(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8000b7c:	4803      	ldr	r0, [pc, #12]	; (8000b8c <I2Cx_Error+0x14>)
 8000b7e:	f006 fca5 	bl	80074cc <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 8000b82:	f7ff ff73 	bl	8000a6c <I2Cx_Init>
}
 8000b86:	bf00      	nop
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	200001b0 	.word	0x200001b0

08000b90 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Init.
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b08a      	sub	sp, #40	; 0x28
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the I2C peripheral */
  AUDIO_I2Cx_CLOCK_ENABLE();
 8000b98:	2300      	movs	r3, #0
 8000b9a:	613b      	str	r3, [r7, #16]
 8000b9c:	4b25      	ldr	r3, [pc, #148]	; (8000c34 <I2Cx_MspInit+0xa4>)
 8000b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ba0:	4a24      	ldr	r2, [pc, #144]	; (8000c34 <I2Cx_MspInit+0xa4>)
 8000ba2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ba6:	6413      	str	r3, [r2, #64]	; 0x40
 8000ba8:	4b22      	ldr	r3, [pc, #136]	; (8000c34 <I2Cx_MspInit+0xa4>)
 8000baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bb0:	613b      	str	r3, [r7, #16]
 8000bb2:	693b      	ldr	r3, [r7, #16]

  /* Enable SCK and SDA GPIO clocks */
  AUDIO_I2Cx_GPIO_CLK_ENABLE();
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	4b1e      	ldr	r3, [pc, #120]	; (8000c34 <I2Cx_MspInit+0xa4>)
 8000bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bbc:	4a1d      	ldr	r2, [pc, #116]	; (8000c34 <I2Cx_MspInit+0xa4>)
 8000bbe:	f043 0302 	orr.w	r3, r3, #2
 8000bc2:	6313      	str	r3, [r2, #48]	; 0x30
 8000bc4:	4b1b      	ldr	r3, [pc, #108]	; (8000c34 <I2Cx_MspInit+0xa4>)
 8000bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc8:	f003 0302 	and.w	r3, r3, #2
 8000bcc:	60fb      	str	r3, [r7, #12]
 8000bce:	68fb      	ldr	r3, [r7, #12]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = AUDIO_I2Cx_SDA_PIN | AUDIO_I2Cx_SCL_PIN;
 8000bd0:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000bd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 8000bd6:	2312      	movs	r3, #18
 8000bd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000bde:	2302      	movs	r3, #2
 8000be0:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = AUDIO_I2Cx_AF;
 8000be2:	2304      	movs	r3, #4
 8000be4:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(AUDIO_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8000be6:	f107 0314 	add.w	r3, r7, #20
 8000bea:	4619      	mov	r1, r3
 8000bec:	4812      	ldr	r0, [pc, #72]	; (8000c38 <I2Cx_MspInit+0xa8>)
 8000bee:	f006 f85f 	bl	8006cb0 <HAL_GPIO_Init>

  /* Force the I2C peripheral clock reset */
  AUDIO_I2Cx_FORCE_RESET();
 8000bf2:	4b10      	ldr	r3, [pc, #64]	; (8000c34 <I2Cx_MspInit+0xa4>)
 8000bf4:	6a1b      	ldr	r3, [r3, #32]
 8000bf6:	4a0f      	ldr	r2, [pc, #60]	; (8000c34 <I2Cx_MspInit+0xa4>)
 8000bf8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000bfc:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  AUDIO_I2Cx_RELEASE_RESET();
 8000bfe:	4b0d      	ldr	r3, [pc, #52]	; (8000c34 <I2Cx_MspInit+0xa4>)
 8000c00:	6a1b      	ldr	r3, [r3, #32]
 8000c02:	4a0c      	ldr	r2, [pc, #48]	; (8000c34 <I2Cx_MspInit+0xa4>)
 8000c04:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000c08:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	210f      	movs	r1, #15
 8000c0e:	201f      	movs	r0, #31
 8000c10:	f005 fbe6 	bl	80063e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_EV_IRQn);
 8000c14:	201f      	movs	r0, #31
 8000c16:	f005 fbff 	bl	8006418 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	210f      	movs	r1, #15
 8000c1e:	2020      	movs	r0, #32
 8000c20:	f005 fbde 	bl	80063e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_ER_IRQn);
 8000c24:	2020      	movs	r0, #32
 8000c26:	f005 fbf7 	bl	8006418 <HAL_NVIC_EnableIRQ>
}
 8000c2a:	bf00      	nop
 8000c2c:	3728      	adds	r7, #40	; 0x28
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40023800 	.word	0x40023800
 8000c38:	40020400 	.word	0x40020400

08000c3c <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b086      	sub	sp, #24
 8000c40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8000c42:	2300      	movs	r3, #0
 8000c44:	603b      	str	r3, [r7, #0]
 8000c46:	4b17      	ldr	r3, [pc, #92]	; (8000ca4 <AUDIO_IO_Init+0x68>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4a:	4a16      	ldr	r2, [pc, #88]	; (8000ca4 <AUDIO_IO_Init+0x68>)
 8000c4c:	f043 0308 	orr.w	r3, r3, #8
 8000c50:	6313      	str	r3, [r2, #48]	; 0x30
 8000c52:	4b14      	ldr	r3, [pc, #80]	; (8000ca4 <AUDIO_IO_Init+0x68>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c56:	f003 0308 	and.w	r3, r3, #8
 8000c5a:	603b      	str	r3, [r7, #0]
 8000c5c:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration -------------------------------------------*/
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 8000c5e:	2310      	movs	r3, #16
 8000c60:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c62:	2301      	movs	r3, #1
 8000c64:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000c66:	2302      	movs	r3, #2
 8000c68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 8000c6e:	1d3b      	adds	r3, r7, #4
 8000c70:	4619      	mov	r1, r3
 8000c72:	480d      	ldr	r0, [pc, #52]	; (8000ca8 <AUDIO_IO_Init+0x6c>)
 8000c74:	f006 f81c 	bl	8006cb0 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8000c78:	f7ff fef8 	bl	8000a6c <I2Cx_Init>
  
  /* Power Down the codec */
  CODEC_AUDIO_POWER_OFF();
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	2110      	movs	r1, #16
 8000c80:	4809      	ldr	r0, [pc, #36]	; (8000ca8 <AUDIO_IO_Init+0x6c>)
 8000c82:	f006 faad 	bl	80071e0 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000c86:	2005      	movs	r0, #5
 8000c88:	f005 face 	bl	8006228 <HAL_Delay>
  
  /* Power on the codec */
  CODEC_AUDIO_POWER_ON();
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	2110      	movs	r1, #16
 8000c90:	4805      	ldr	r0, [pc, #20]	; (8000ca8 <AUDIO_IO_Init+0x6c>)
 8000c92:	f006 faa5 	bl	80071e0 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000c96:	2005      	movs	r0, #5
 8000c98:	f005 fac6 	bl	8006228 <HAL_Delay>
}
 8000c9c:	bf00      	nop
 8000c9e:	3718      	adds	r7, #24
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	40023800 	.word	0x40023800
 8000ca8:	40020c00 	.word	0x40020c00

08000cac <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void) 
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  
}
 8000cb0:	bf00      	nop
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr

08000cba <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000cba:	b580      	push	{r7, lr}
 8000cbc:	b082      	sub	sp, #8
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	71fb      	strb	r3, [r7, #7]
 8000cc4:	460b      	mov	r3, r1
 8000cc6:	71bb      	strb	r3, [r7, #6]
 8000cc8:	4613      	mov	r3, r2
 8000cca:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8000ccc:	79fb      	ldrb	r3, [r7, #7]
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	797a      	ldrb	r2, [r7, #5]
 8000cd2:	79b9      	ldrb	r1, [r7, #6]
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f7ff fefb 	bl	8000ad0 <I2Cx_WriteData>
}
 8000cda:	bf00      	nop
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read (uint8_t Addr, uint8_t Reg)
{
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	b082      	sub	sp, #8
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	4603      	mov	r3, r0
 8000cea:	460a      	mov	r2, r1
 8000cec:	71fb      	strb	r3, [r7, #7]
 8000cee:	4613      	mov	r3, r2
 8000cf0:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8000cf2:	79fb      	ldrb	r3, [r7, #7]
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	79ba      	ldrb	r2, [r7, #6]
 8000cf8:	4611      	mov	r1, r2
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f7ff ff10 	bl	8000b20 <I2Cx_ReadData>
 8000d00:	4603      	mov	r3, r0
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3708      	adds	r7, #8
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
	...

08000d0c <AUDIO_StorageParse>:

//USBH_HandleTypeDef hUSBHost;
uint16_t NumObs = 0;

FRESULT AUDIO_StorageParse(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b094      	sub	sp, #80	; 0x50
 8000d10:	af00      	add	r7, sp, #0
  FRESULT res = FR_OK;
 8000d12:	2300      	movs	r3, #0
 8000d14:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  DIR dir;
  char *fn;


//  res = f_opendir(&dir, USBHPath);
  res = f_opendir(&dir, USERPath);
 8000d18:	463b      	mov	r3, r7
 8000d1a:	493d      	ldr	r1, [pc, #244]	; (8000e10 <AUDIO_StorageParse+0x104>)
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f003 f912 	bl	8003f46 <f_opendir>
 8000d22:	4603      	mov	r3, r0
 8000d24:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  FileList.ptr = 0;
 8000d28:	4b3a      	ldr	r3, [pc, #232]	; (8000e14 <AUDIO_StorageParse+0x108>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8

  if(res == FR_OK)
 8000d30:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d15b      	bne.n	8000df0 <AUDIO_StorageParse+0xe4>
  {
//    while(Appli_state == APPLICATION_READY)
	while(1)
    {
      res = f_readdir(&dir, &fno);
 8000d38:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000d3c:	463b      	mov	r3, r7
 8000d3e:	4611      	mov	r1, r2
 8000d40:	4618      	mov	r0, r3
 8000d42:	f003 f999 	bl	8004078 <f_readdir>
 8000d46:	4603      	mov	r3, r0
 8000d48:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
      if(res != FR_OK || fno.fname[0] == 0)
 8000d4c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14d      	bne.n	8000df0 <AUDIO_StorageParse+0xe4>
 8000d54:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d049      	beq.n	8000df0 <AUDIO_StorageParse+0xe4>
      {
        break;
      }
      if(fno.fname[0] == '.')
 8000d5c:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8000d60:	2b2e      	cmp	r3, #46	; 0x2e
 8000d62:	d043      	beq.n	8000dec <AUDIO_StorageParse+0xe0>
      {
        continue;
      }

      fn = fno.fname;
 8000d64:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000d68:	3309      	adds	r3, #9
 8000d6a:	64bb      	str	r3, [r7, #72]	; 0x48

      if(FileList.ptr < FILEMGR_LIST_DEPDTH)
 8000d6c:	4b29      	ldr	r3, [pc, #164]	; (8000e14 <AUDIO_StorageParse+0x108>)
 8000d6e:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000d72:	2b17      	cmp	r3, #23
 8000d74:	d8e0      	bhi.n	8000d38 <AUDIO_StorageParse+0x2c>
      {
        if((fno.fattrib & AM_DIR) == 0)
 8000d76:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000d7a:	f003 0310 	and.w	r3, r3, #16
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d1da      	bne.n	8000d38 <AUDIO_StorageParse+0x2c>
        {
          if((strstr(fn, "wav")) || (strstr(fn, "WAV")))
 8000d82:	4925      	ldr	r1, [pc, #148]	; (8000e18 <AUDIO_StorageParse+0x10c>)
 8000d84:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8000d86:	f00c ffd4 	bl	800dd32 <strstr>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d106      	bne.n	8000d9e <AUDIO_StorageParse+0x92>
 8000d90:	4922      	ldr	r1, [pc, #136]	; (8000e1c <AUDIO_StorageParse+0x110>)
 8000d92:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8000d94:	f00c ffcd 	bl	800dd32 <strstr>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d0cc      	beq.n	8000d38 <AUDIO_StorageParse+0x2c>
          {
            strncpy((char *)FileList.file[FileList.ptr].name, (char *)fn, FILEMGR_FILE_NAME_SIZE);
 8000d9e:	4b1d      	ldr	r3, [pc, #116]	; (8000e14 <AUDIO_StorageParse+0x108>)
 8000da0:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000da4:	461a      	mov	r2, r3
 8000da6:	4613      	mov	r3, r2
 8000da8:	009b      	lsls	r3, r3, #2
 8000daa:	4413      	add	r3, r2
 8000dac:	00db      	lsls	r3, r3, #3
 8000dae:	4413      	add	r3, r2
 8000db0:	4a18      	ldr	r2, [pc, #96]	; (8000e14 <AUDIO_StorageParse+0x108>)
 8000db2:	4413      	add	r3, r2
 8000db4:	3301      	adds	r3, #1
 8000db6:	2228      	movs	r2, #40	; 0x28
 8000db8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f00c ffa6 	bl	800dd0c <strncpy>
            FileList.file[FileList.ptr].type = FILETYPE_FILE;
 8000dc0:	4b14      	ldr	r3, [pc, #80]	; (8000e14 <AUDIO_StorageParse+0x108>)
 8000dc2:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	4912      	ldr	r1, [pc, #72]	; (8000e14 <AUDIO_StorageParse+0x108>)
 8000dca:	4613      	mov	r3, r2
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	4413      	add	r3, r2
 8000dd0:	00db      	lsls	r3, r3, #3
 8000dd2:	4413      	add	r3, r2
 8000dd4:	440b      	add	r3, r1
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	701a      	strb	r2, [r3, #0]
            FileList.ptr++;
 8000dda:	4b0e      	ldr	r3, [pc, #56]	; (8000e14 <AUDIO_StorageParse+0x108>)
 8000ddc:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000de0:	3301      	adds	r3, #1
 8000de2:	b29a      	uxth	r2, r3
 8000de4:	4b0b      	ldr	r3, [pc, #44]	; (8000e14 <AUDIO_StorageParse+0x108>)
 8000de6:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8
 8000dea:	e7a5      	b.n	8000d38 <AUDIO_StorageParse+0x2c>
        continue;
 8000dec:	bf00      	nop
      res = f_readdir(&dir, &fno);
 8000dee:	e7a3      	b.n	8000d38 <AUDIO_StorageParse+0x2c>
          }
        }
      }
    }
  }
  NumObs = FileList.ptr;
 8000df0:	4b08      	ldr	r3, [pc, #32]	; (8000e14 <AUDIO_StorageParse+0x108>)
 8000df2:	f8b3 23d8 	ldrh.w	r2, [r3, #984]	; 0x3d8
 8000df6:	4b0a      	ldr	r3, [pc, #40]	; (8000e20 <AUDIO_StorageParse+0x114>)
 8000df8:	801a      	strh	r2, [r3, #0]
  f_closedir(&dir);
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f003 f915 	bl	800402c <f_closedir>
  return res;
 8000e02:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	3750      	adds	r7, #80	; 0x50
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	20000410 	.word	0x20000410
 8000e14:	200018c0 	.word	0x200018c0
 8000e18:	0800e5f4 	.word	0x0800e5f4
 8000e1c:	0800e5f8 	.word	0x0800e5f8
 8000e20:	20000204 	.word	0x20000204

08000e24 <AUDIO_GetWavObjectNumber>:

uint16_t AUDIO_GetWavObjectNumber(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
	if (AUDIO_StorageParse() == FR_OK){
 8000e28:	f7ff ff70 	bl	8000d0c <AUDIO_StorageParse>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d102      	bne.n	8000e38 <AUDIO_GetWavObjectNumber+0x14>
		return NumObs;
 8000e32:	4b03      	ldr	r3, [pc, #12]	; (8000e40 <AUDIO_GetWavObjectNumber+0x1c>)
 8000e34:	881b      	ldrh	r3, [r3, #0]
 8000e36:	e001      	b.n	8000e3c <AUDIO_GetWavObjectNumber+0x18>
	}
	return -1;
 8000e38:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	20000204 	.word	0x20000204

08000e44 <LCD_Init>:
   
   0xFF
};
//----------------------------------------------------------------------------------
void LCD_Init(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af02      	add	r7, sp, #8
   HAL_I2C_Master_Transmit(&hi2c2, LCD_ADDRESS, comm, sizeof(comm),10);
 8000e4a:	230a      	movs	r3, #10
 8000e4c:	9300      	str	r3, [sp, #0]
 8000e4e:	231b      	movs	r3, #27
 8000e50:	4a03      	ldr	r2, [pc, #12]	; (8000e60 <LCD_Init+0x1c>)
 8000e52:	2178      	movs	r1, #120	; 0x78
 8000e54:	4803      	ldr	r0, [pc, #12]	; (8000e64 <LCD_Init+0x20>)
 8000e56:	f006 fb69 	bl	800752c <HAL_I2C_Master_Transmit>
}
 8000e5a:	bf00      	nop
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	20000004 	.word	0x20000004
 8000e64:	200006bc 	.word	0x200006bc

08000e68 <LCD_command>:
//----------------------------------------------------------------------------------
void  LCD_command(uint8_t cmd)
{   
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b086      	sub	sp, #24
 8000e6c:	af02      	add	r7, sp, #8
 8000e6e:	4603      	mov	r3, r0
 8000e70:	71fb      	strb	r3, [r7, #7]
   uint8_t cmd_arr[2] = {0,0};
 8000e72:	2300      	movs	r3, #0
 8000e74:	81bb      	strh	r3, [r7, #12]
   cmd_arr[0] = COMMAND_MODE;
 8000e76:	2300      	movs	r3, #0
 8000e78:	733b      	strb	r3, [r7, #12]
   cmd_arr[1] = cmd;
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	737b      	strb	r3, [r7, #13]
   HAL_I2C_Master_Transmit(&hi2c2, LCD_ADDRESS, cmd_arr, sizeof(cmd_arr),10);
 8000e7e:	f107 020c 	add.w	r2, r7, #12
 8000e82:	230a      	movs	r3, #10
 8000e84:	9300      	str	r3, [sp, #0]
 8000e86:	2302      	movs	r3, #2
 8000e88:	2178      	movs	r1, #120	; 0x78
 8000e8a:	4803      	ldr	r0, [pc, #12]	; (8000e98 <LCD_command+0x30>)
 8000e8c:	f006 fb4e 	bl	800752c <HAL_I2C_Master_Transmit>
}
 8000e90:	bf00      	nop
 8000e92:	3710      	adds	r7, #16
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	200006bc 	.word	0x200006bc

08000e9c <LCD_Clear>:
{
   LCD_command(0xAE);
}
//----------------------------------------------------------------------------------
void LCD_Clear(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
   for(uint16_t ix = 1; ix < BUFF_SIZE; ix++)
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	80fb      	strh	r3, [r7, #6]
 8000ea6:	e006      	b.n	8000eb6 <LCD_Clear+0x1a>
   {
      lcd_buff[ix] = 0;
 8000ea8:	88fb      	ldrh	r3, [r7, #6]
 8000eaa:	4a0b      	ldr	r2, [pc, #44]	; (8000ed8 <LCD_Clear+0x3c>)
 8000eac:	2100      	movs	r1, #0
 8000eae:	54d1      	strb	r1, [r2, r3]
   for(uint16_t ix = 1; ix < BUFF_SIZE; ix++)
 8000eb0:	88fb      	ldrh	r3, [r7, #6]
 8000eb2:	3301      	adds	r3, #1
 8000eb4:	80fb      	strh	r3, [r7, #6]
 8000eb6:	88fb      	ldrh	r3, [r7, #6]
 8000eb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000ebc:	d9f4      	bls.n	8000ea8 <LCD_Clear+0xc>
   }
   x_cur = 0;
 8000ebe:	4b07      	ldr	r3, [pc, #28]	; (8000edc <LCD_Clear+0x40>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	701a      	strb	r2, [r3, #0]
   y_cur = 0;
 8000ec4:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <LCD_Clear+0x44>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	701a      	strb	r2, [r3, #0]
}
 8000eca:	bf00      	nop
 8000ecc:	370c      	adds	r7, #12
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	20000208 	.word	0x20000208
 8000edc:	2000040c 	.word	0x2000040c
 8000ee0:	2000040d 	.word	0x2000040d

08000ee4 <LCD_Update>:
//----------------------------------------------------------------------------------
void LCD_Update(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af02      	add	r7, sp, #8
   LCD_command(0x21);		      // SSD1306_COLUMNADDR
 8000eea:	2021      	movs	r0, #33	; 0x21
 8000eec:	f7ff ffbc 	bl	8000e68 <LCD_command>
   LCD_command(column_start);     // column start
 8000ef0:	2000      	movs	r0, #0
 8000ef2:	f7ff ffb9 	bl	8000e68 <LCD_command>
   LCD_command(column_end);       // column end
 8000ef6:	207f      	movs	r0, #127	; 0x7f
 8000ef8:	f7ff ffb6 	bl	8000e68 <LCD_command>
   LCD_command(0x22);             // SSD1306_PAGEADDR
 8000efc:	2022      	movs	r0, #34	; 0x22
 8000efe:	f7ff ffb3 	bl	8000e68 <LCD_command>
   LCD_command(page_start);       // page start
 8000f02:	2000      	movs	r0, #0
 8000f04:	f7ff ffb0 	bl	8000e68 <LCD_command>
   LCD_command(page_end);         // page end (4 pages for 32 rows OLED)
 8000f08:	2003      	movs	r0, #3
 8000f0a:	f7ff ffad 	bl	8000e68 <LCD_command>
   
   lcd_buff[0]= DATA_MODE;              
 8000f0e:	4b07      	ldr	r3, [pc, #28]	; (8000f2c <LCD_Update+0x48>)
 8000f10:	2240      	movs	r2, #64	; 0x40
 8000f12:	701a      	strb	r2, [r3, #0]
   
   HAL_I2C_Master_Transmit(&hi2c2, LCD_ADDRESS, lcd_buff, BUFF_SIZE,50);
 8000f14:	2332      	movs	r3, #50	; 0x32
 8000f16:	9300      	str	r3, [sp, #0]
 8000f18:	f240 2301 	movw	r3, #513	; 0x201
 8000f1c:	4a03      	ldr	r2, [pc, #12]	; (8000f2c <LCD_Update+0x48>)
 8000f1e:	2178      	movs	r1, #120	; 0x78
 8000f20:	4803      	ldr	r0, [pc, #12]	; (8000f30 <LCD_Update+0x4c>)
 8000f22:	f006 fb03 	bl	800752c <HAL_I2C_Master_Transmit>
}
 8000f26:	bf00      	nop
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	20000208 	.word	0x20000208
 8000f30:	200006bc 	.word	0x200006bc

08000f34 <LCD_Chr>:
//----------------------------------------------------------------------------------
void LCD_Chr(char ch)
{
 8000f34:	b490      	push	{r4, r7}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	71fb      	strb	r3, [r7, #7]
   uint8_t i;   
   lcd_buff_idx=(y_cur*128 + x_cur*6) + 1;    
 8000f3e:	4b32      	ldr	r3, [pc, #200]	; (8001008 <LCD_Chr+0xd4>)
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	b29b      	uxth	r3, r3
 8000f44:	01db      	lsls	r3, r3, #7
 8000f46:	b29a      	uxth	r2, r3
 8000f48:	4b30      	ldr	r3, [pc, #192]	; (800100c <LCD_Chr+0xd8>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	b29b      	uxth	r3, r3
 8000f4e:	4619      	mov	r1, r3
 8000f50:	0049      	lsls	r1, r1, #1
 8000f52:	440b      	add	r3, r1
 8000f54:	005b      	lsls	r3, r3, #1
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	4413      	add	r3, r2
 8000f5a:	b29b      	uxth	r3, r3
 8000f5c:	3301      	adds	r3, #1
 8000f5e:	b29a      	uxth	r2, r3
 8000f60:	4b2b      	ldr	r3, [pc, #172]	; (8001010 <LCD_Chr+0xdc>)
 8000f62:	801a      	strh	r2, [r3, #0]
   if ((ch >= 0x20)&&(ch <= 0x7F)) ch -= 32;
 8000f64:	79fb      	ldrb	r3, [r7, #7]
 8000f66:	2b1f      	cmp	r3, #31
 8000f68:	d907      	bls.n	8000f7a <LCD_Chr+0x46>
 8000f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	db03      	blt.n	8000f7a <LCD_Chr+0x46>
 8000f72:	79fb      	ldrb	r3, [r7, #7]
 8000f74:	3b20      	subs	r3, #32
 8000f76:	71fb      	strb	r3, [r7, #7]
 8000f78:	e001      	b.n	8000f7e <LCD_Chr+0x4a>
   else ch = 95;   
 8000f7a:	235f      	movs	r3, #95	; 0x5f
 8000f7c:	71fb      	strb	r3, [r7, #7]
   for (i = 0; i < 5; i++)
 8000f7e:	2300      	movs	r3, #0
 8000f80:	73fb      	strb	r3, [r7, #15]
 8000f82:	e014      	b.n	8000fae <LCD_Chr+0x7a>
   {
        lcd_buff[lcd_buff_idx++] = font[(int) ch][i];
 8000f84:	79fa      	ldrb	r2, [r7, #7]
 8000f86:	7bf9      	ldrb	r1, [r7, #15]
 8000f88:	4b21      	ldr	r3, [pc, #132]	; (8001010 <LCD_Chr+0xdc>)
 8000f8a:	881b      	ldrh	r3, [r3, #0]
 8000f8c:	1c58      	adds	r0, r3, #1
 8000f8e:	b284      	uxth	r4, r0
 8000f90:	481f      	ldr	r0, [pc, #124]	; (8001010 <LCD_Chr+0xdc>)
 8000f92:	8004      	strh	r4, [r0, #0]
 8000f94:	461c      	mov	r4, r3
 8000f96:	481f      	ldr	r0, [pc, #124]	; (8001014 <LCD_Chr+0xe0>)
 8000f98:	4613      	mov	r3, r2
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	4413      	add	r3, r2
 8000f9e:	4403      	add	r3, r0
 8000fa0:	440b      	add	r3, r1
 8000fa2:	781a      	ldrb	r2, [r3, #0]
 8000fa4:	4b1c      	ldr	r3, [pc, #112]	; (8001018 <LCD_Chr+0xe4>)
 8000fa6:	551a      	strb	r2, [r3, r4]
   for (i = 0; i < 5; i++)
 8000fa8:	7bfb      	ldrb	r3, [r7, #15]
 8000faa:	3301      	adds	r3, #1
 8000fac:	73fb      	strb	r3, [r7, #15]
 8000fae:	7bfb      	ldrb	r3, [r7, #15]
 8000fb0:	2b04      	cmp	r3, #4
 8000fb2:	d9e7      	bls.n	8000f84 <LCD_Chr+0x50>
   }
   lcd_buff[lcd_buff_idx++] = 0x00;  
 8000fb4:	4b16      	ldr	r3, [pc, #88]	; (8001010 <LCD_Chr+0xdc>)
 8000fb6:	881b      	ldrh	r3, [r3, #0]
 8000fb8:	1c5a      	adds	r2, r3, #1
 8000fba:	b291      	uxth	r1, r2
 8000fbc:	4a14      	ldr	r2, [pc, #80]	; (8001010 <LCD_Chr+0xdc>)
 8000fbe:	8011      	strh	r1, [r2, #0]
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	4b15      	ldr	r3, [pc, #84]	; (8001018 <LCD_Chr+0xe4>)
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	5499      	strb	r1, [r3, r2]
   x_cur++;
 8000fc8:	4b10      	ldr	r3, [pc, #64]	; (800100c <LCD_Chr+0xd8>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	3301      	adds	r3, #1
 8000fce:	b2da      	uxtb	r2, r3
 8000fd0:	4b0e      	ldr	r3, [pc, #56]	; (800100c <LCD_Chr+0xd8>)
 8000fd2:	701a      	strb	r2, [r3, #0]
   if (x_cur > 20)
 8000fd4:	4b0d      	ldr	r3, [pc, #52]	; (800100c <LCD_Chr+0xd8>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	2b14      	cmp	r3, #20
 8000fda:	d90f      	bls.n	8000ffc <LCD_Chr+0xc8>
   {
      x_cur = 0;
 8000fdc:	4b0b      	ldr	r3, [pc, #44]	; (800100c <LCD_Chr+0xd8>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	701a      	strb	r2, [r3, #0]
      y_cur++;
 8000fe2:	4b09      	ldr	r3, [pc, #36]	; (8001008 <LCD_Chr+0xd4>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	b2da      	uxtb	r2, r3
 8000fea:	4b07      	ldr	r3, [pc, #28]	; (8001008 <LCD_Chr+0xd4>)
 8000fec:	701a      	strb	r2, [r3, #0]
      if (y_cur > 3)
 8000fee:	4b06      	ldr	r3, [pc, #24]	; (8001008 <LCD_Chr+0xd4>)
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	2b03      	cmp	r3, #3
 8000ff4:	d902      	bls.n	8000ffc <LCD_Chr+0xc8>
      {
         y_cur = 0;
 8000ff6:	4b04      	ldr	r3, [pc, #16]	; (8001008 <LCD_Chr+0xd4>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	701a      	strb	r2, [r3, #0]
      }
   }
}
 8000ffc:	bf00      	nop
 8000ffe:	3710      	adds	r7, #16
 8001000:	46bd      	mov	sp, r7
 8001002:	bc90      	pop	{r4, r7}
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	2000040d 	.word	0x2000040d
 800100c:	2000040c 	.word	0x2000040c
 8001010:	2000040a 	.word	0x2000040a
 8001014:	0800e970 	.word	0x0800e970
 8001018:	20000208 	.word	0x20000208

0800101c <LCD_FStr>:
      }
   }
}
//----------------------------------------------------------------------------------
void LCD_FStr(const char *dataPtr, uint8_t x, uint8_t y)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	460b      	mov	r3, r1
 8001026:	70fb      	strb	r3, [r7, #3]
 8001028:	4613      	mov	r3, r2
 800102a:	70bb      	strb	r3, [r7, #2]
   LCD_GotoXY(x,y);
 800102c:	78ba      	ldrb	r2, [r7, #2]
 800102e:	78fb      	ldrb	r3, [r7, #3]
 8001030:	4611      	mov	r1, r2
 8001032:	4618      	mov	r0, r3
 8001034:	f000 f812 	bl	800105c <LCD_GotoXY>
   while(*dataPtr != 0)
 8001038:	e007      	b.n	800104a <LCD_FStr+0x2e>
   {
      LCD_Chr(*dataPtr);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff ff78 	bl	8000f34 <LCD_Chr>
      dataPtr++;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	3301      	adds	r3, #1
 8001048:	607b      	str	r3, [r7, #4]
   while(*dataPtr != 0)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d1f3      	bne.n	800103a <LCD_FStr+0x1e>
   }
}
 8001052:	bf00      	nop
 8001054:	bf00      	nop
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}

0800105c <LCD_GotoXY>:
      dataPtr++;
   }
}
////----------------------------------------------------
void LCD_GotoXY(uint8_t x,uint8_t y)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	460a      	mov	r2, r1
 8001066:	71fb      	strb	r3, [r7, #7]
 8001068:	4613      	mov	r3, r2
 800106a:	71bb      	strb	r3, [r7, #6]
   if((x < 21)&&(y < (page_end+1)))
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	2b14      	cmp	r3, #20
 8001070:	d808      	bhi.n	8001084 <LCD_GotoXY+0x28>
 8001072:	79bb      	ldrb	r3, [r7, #6]
 8001074:	2b03      	cmp	r3, #3
 8001076:	d805      	bhi.n	8001084 <LCD_GotoXY+0x28>
   {
      x_cur = x;
 8001078:	4a05      	ldr	r2, [pc, #20]	; (8001090 <LCD_GotoXY+0x34>)
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	7013      	strb	r3, [r2, #0]
      y_cur = y;
 800107e:	4a05      	ldr	r2, [pc, #20]	; (8001094 <LCD_GotoXY+0x38>)
 8001080:	79bb      	ldrb	r3, [r7, #6]
 8001082:	7013      	strb	r3, [r2, #0]
   }
}
 8001084:	bf00      	nop
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr
 8001090:	2000040c 	.word	0x2000040c
 8001094:	2000040d 	.word	0x2000040d

08001098 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b086      	sub	sp, #24
 800109c:	af00      	add	r7, sp, #0
 800109e:	607b      	str	r3, [r7, #4]
 80010a0:	4603      	mov	r3, r0
 80010a2:	81fb      	strh	r3, [r7, #14]
 80010a4:	460b      	mov	r3, r1
 80010a6:	81bb      	strh	r3, [r7, #12]
 80010a8:	4613      	mov	r3, r2
 80010aa:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 80010ac:	2300      	movs	r3, #0
 80010ae:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 80010b0:	f7ff fdc4 	bl	8000c3c <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 80010b4:	89fb      	ldrh	r3, [r7, #14]
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	2201      	movs	r2, #1
 80010ba:	2102      	movs	r1, #2
 80010bc:	4618      	mov	r0, r3
 80010be:	f000 fb01 	bl	80016c4 <CODEC_IO_Write>
 80010c2:	4603      	mov	r3, r0
 80010c4:	461a      	mov	r2, r3
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	4413      	add	r3, r2
 80010ca:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 80010cc:	89bb      	ldrh	r3, [r7, #12]
 80010ce:	3b01      	subs	r3, #1
 80010d0:	2b03      	cmp	r3, #3
 80010d2:	d81b      	bhi.n	800110c <cs43l22_Init+0x74>
 80010d4:	a201      	add	r2, pc, #4	; (adr r2, 80010dc <cs43l22_Init+0x44>)
 80010d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010da:	bf00      	nop
 80010dc:	080010ed 	.word	0x080010ed
 80010e0:	080010f5 	.word	0x080010f5
 80010e4:	080010fd 	.word	0x080010fd
 80010e8:	08001105 	.word	0x08001105
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 80010ec:	4b5b      	ldr	r3, [pc, #364]	; (800125c <cs43l22_Init+0x1c4>)
 80010ee:	22fa      	movs	r2, #250	; 0xfa
 80010f0:	701a      	strb	r2, [r3, #0]
    break;
 80010f2:	e00f      	b.n	8001114 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 80010f4:	4b59      	ldr	r3, [pc, #356]	; (800125c <cs43l22_Init+0x1c4>)
 80010f6:	22af      	movs	r2, #175	; 0xaf
 80010f8:	701a      	strb	r2, [r3, #0]
    break;
 80010fa:	e00b      	b.n	8001114 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 80010fc:	4b57      	ldr	r3, [pc, #348]	; (800125c <cs43l22_Init+0x1c4>)
 80010fe:	22aa      	movs	r2, #170	; 0xaa
 8001100:	701a      	strb	r2, [r3, #0]
    break;
 8001102:	e007      	b.n	8001114 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8001104:	4b55      	ldr	r3, [pc, #340]	; (800125c <cs43l22_Init+0x1c4>)
 8001106:	2205      	movs	r2, #5
 8001108:	701a      	strb	r2, [r3, #0]
    break;    
 800110a:	e003      	b.n	8001114 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 800110c:	4b53      	ldr	r3, [pc, #332]	; (800125c <cs43l22_Init+0x1c4>)
 800110e:	2205      	movs	r2, #5
 8001110:	701a      	strb	r2, [r3, #0]
    break;    
 8001112:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001114:	89fb      	ldrh	r3, [r7, #14]
 8001116:	b2db      	uxtb	r3, r3
 8001118:	4a50      	ldr	r2, [pc, #320]	; (800125c <cs43l22_Init+0x1c4>)
 800111a:	7812      	ldrb	r2, [r2, #0]
 800111c:	b2d2      	uxtb	r2, r2
 800111e:	2104      	movs	r1, #4
 8001120:	4618      	mov	r0, r3
 8001122:	f000 facf 	bl	80016c4 <CODEC_IO_Write>
 8001126:	4603      	mov	r3, r0
 8001128:	461a      	mov	r2, r3
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	4413      	add	r3, r2
 800112e:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8001130:	89fb      	ldrh	r3, [r7, #14]
 8001132:	b2db      	uxtb	r3, r3
 8001134:	2281      	movs	r2, #129	; 0x81
 8001136:	2105      	movs	r1, #5
 8001138:	4618      	mov	r0, r3
 800113a:	f000 fac3 	bl	80016c4 <CODEC_IO_Write>
 800113e:	4603      	mov	r3, r0
 8001140:	461a      	mov	r2, r3
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	4413      	add	r3, r2
 8001146:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8001148:	89fb      	ldrh	r3, [r7, #14]
 800114a:	b2db      	uxtb	r3, r3
 800114c:	2204      	movs	r2, #4
 800114e:	2106      	movs	r1, #6
 8001150:	4618      	mov	r0, r3
 8001152:	f000 fab7 	bl	80016c4 <CODEC_IO_Write>
 8001156:	4603      	mov	r3, r0
 8001158:	461a      	mov	r2, r3
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	4413      	add	r3, r2
 800115e:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8001160:	7afa      	ldrb	r2, [r7, #11]
 8001162:	89fb      	ldrh	r3, [r7, #14]
 8001164:	4611      	mov	r1, r2
 8001166:	4618      	mov	r0, r3
 8001168:	f000 f964 	bl	8001434 <cs43l22_SetVolume>
 800116c:	4602      	mov	r2, r0
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	4413      	add	r3, r2
 8001172:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8001174:	89bb      	ldrh	r3, [r7, #12]
 8001176:	2b02      	cmp	r3, #2
 8001178:	d023      	beq.n	80011c2 <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 800117a:	89fb      	ldrh	r3, [r7, #14]
 800117c:	b2db      	uxtb	r3, r3
 800117e:	2206      	movs	r2, #6
 8001180:	210f      	movs	r1, #15
 8001182:	4618      	mov	r0, r3
 8001184:	f000 fa9e 	bl	80016c4 <CODEC_IO_Write>
 8001188:	4603      	mov	r3, r0
 800118a:	461a      	mov	r2, r3
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	4413      	add	r3, r2
 8001190:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8001192:	89fb      	ldrh	r3, [r7, #14]
 8001194:	b2db      	uxtb	r3, r3
 8001196:	2200      	movs	r2, #0
 8001198:	2124      	movs	r1, #36	; 0x24
 800119a:	4618      	mov	r0, r3
 800119c:	f000 fa92 	bl	80016c4 <CODEC_IO_Write>
 80011a0:	4603      	mov	r3, r0
 80011a2:	461a      	mov	r2, r3
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	4413      	add	r3, r2
 80011a8:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 80011aa:	89fb      	ldrh	r3, [r7, #14]
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	2200      	movs	r2, #0
 80011b0:	2125      	movs	r1, #37	; 0x25
 80011b2:	4618      	mov	r0, r3
 80011b4:	f000 fa86 	bl	80016c4 <CODEC_IO_Write>
 80011b8:	4603      	mov	r3, r0
 80011ba:	461a      	mov	r2, r3
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	4413      	add	r3, r2
 80011c0:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 80011c2:	89fb      	ldrh	r3, [r7, #14]
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	2200      	movs	r2, #0
 80011c8:	210a      	movs	r1, #10
 80011ca:	4618      	mov	r0, r3
 80011cc:	f000 fa7a 	bl	80016c4 <CODEC_IO_Write>
 80011d0:	4603      	mov	r3, r0
 80011d2:	461a      	mov	r2, r3
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	4413      	add	r3, r2
 80011d8:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80011da:	89fb      	ldrh	r3, [r7, #14]
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	2204      	movs	r2, #4
 80011e0:	210e      	movs	r1, #14
 80011e2:	4618      	mov	r0, r3
 80011e4:	f000 fa6e 	bl	80016c4 <CODEC_IO_Write>
 80011e8:	4603      	mov	r3, r0
 80011ea:	461a      	mov	r2, r3
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	4413      	add	r3, r2
 80011f0:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 80011f2:	89fb      	ldrh	r3, [r7, #14]
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	2200      	movs	r2, #0
 80011f8:	2127      	movs	r1, #39	; 0x27
 80011fa:	4618      	mov	r0, r3
 80011fc:	f000 fa62 	bl	80016c4 <CODEC_IO_Write>
 8001200:	4603      	mov	r3, r0
 8001202:	461a      	mov	r2, r3
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	4413      	add	r3, r2
 8001208:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 800120a:	89fb      	ldrh	r3, [r7, #14]
 800120c:	b2db      	uxtb	r3, r3
 800120e:	220f      	movs	r2, #15
 8001210:	211f      	movs	r1, #31
 8001212:	4618      	mov	r0, r3
 8001214:	f000 fa56 	bl	80016c4 <CODEC_IO_Write>
 8001218:	4603      	mov	r3, r0
 800121a:	461a      	mov	r2, r3
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	4413      	add	r3, r2
 8001220:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8001222:	89fb      	ldrh	r3, [r7, #14]
 8001224:	b2db      	uxtb	r3, r3
 8001226:	220a      	movs	r2, #10
 8001228:	211a      	movs	r1, #26
 800122a:	4618      	mov	r0, r3
 800122c:	f000 fa4a 	bl	80016c4 <CODEC_IO_Write>
 8001230:	4603      	mov	r3, r0
 8001232:	461a      	mov	r2, r3
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	4413      	add	r3, r2
 8001238:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 800123a:	89fb      	ldrh	r3, [r7, #14]
 800123c:	b2db      	uxtb	r3, r3
 800123e:	220a      	movs	r2, #10
 8001240:	211b      	movs	r1, #27
 8001242:	4618      	mov	r0, r3
 8001244:	f000 fa3e 	bl	80016c4 <CODEC_IO_Write>
 8001248:	4603      	mov	r3, r0
 800124a:	461a      	mov	r2, r3
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	4413      	add	r3, r2
 8001250:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8001252:	697b      	ldr	r3, [r7, #20]
}
 8001254:	4618      	mov	r0, r3
 8001256:	3718      	adds	r7, #24
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	2000040e 	.word	0x2000040e

08001260 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8001264:	f7ff fd22 	bl	8000cac <AUDIO_IO_DeInit>
}
 8001268:	bf00      	nop
 800126a:	bd80      	pop	{r7, pc}

0800126c <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 8001276:	f7ff fce1 	bl	8000c3c <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 800127a:	88fb      	ldrh	r3, [r7, #6]
 800127c:	b2db      	uxtb	r3, r3
 800127e:	2101      	movs	r1, #1
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff fd2e 	bl	8000ce2 <AUDIO_IO_Read>
 8001286:	4603      	mov	r3, r0
 8001288:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 800128a:	7bfb      	ldrb	r3, [r7, #15]
 800128c:	f023 0307 	bic.w	r3, r3, #7
 8001290:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 8001292:	7bfb      	ldrb	r3, [r7, #15]
}
 8001294:	4618      	mov	r0, r3
 8001296:	3710      	adds	r7, #16
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}

0800129c <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	6039      	str	r1, [r7, #0]
 80012a6:	80fb      	strh	r3, [r7, #6]
 80012a8:	4613      	mov	r3, r2
 80012aa:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 80012b0:	4b16      	ldr	r3, [pc, #88]	; (800130c <cs43l22_Play+0x70>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d123      	bne.n	8001300 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 80012b8:	88fb      	ldrh	r3, [r7, #6]
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	2206      	movs	r2, #6
 80012be:	210e      	movs	r1, #14
 80012c0:	4618      	mov	r0, r3
 80012c2:	f000 f9ff 	bl	80016c4 <CODEC_IO_Write>
 80012c6:	4603      	mov	r3, r0
 80012c8:	461a      	mov	r2, r3
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	4413      	add	r3, r2
 80012ce:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80012d0:	88fb      	ldrh	r3, [r7, #6]
 80012d2:	2100      	movs	r1, #0
 80012d4:	4618      	mov	r0, r3
 80012d6:	f000 f919 	bl	800150c <cs43l22_SetMute>
 80012da:	4602      	mov	r2, r0
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	4413      	add	r3, r2
 80012e0:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 80012e2:	88fb      	ldrh	r3, [r7, #6]
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	229e      	movs	r2, #158	; 0x9e
 80012e8:	2102      	movs	r1, #2
 80012ea:	4618      	mov	r0, r3
 80012ec:	f000 f9ea 	bl	80016c4 <CODEC_IO_Write>
 80012f0:	4603      	mov	r3, r0
 80012f2:	461a      	mov	r2, r3
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	4413      	add	r3, r2
 80012f8:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 80012fa:	4b04      	ldr	r3, [pc, #16]	; (800130c <cs43l22_Play+0x70>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8001300:	68fb      	ldr	r3, [r7, #12]
}
 8001302:	4618      	mov	r0, r3
 8001304:	3710      	adds	r7, #16
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	20000050 	.word	0x20000050

08001310 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	4603      	mov	r3, r0
 8001318:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800131a:	2300      	movs	r3, #0
 800131c:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 800131e:	88fb      	ldrh	r3, [r7, #6]
 8001320:	2101      	movs	r1, #1
 8001322:	4618      	mov	r0, r3
 8001324:	f000 f8f2 	bl	800150c <cs43l22_SetMute>
 8001328:	4602      	mov	r2, r0
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	4413      	add	r3, r2
 800132e:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8001330:	88fb      	ldrh	r3, [r7, #6]
 8001332:	b2db      	uxtb	r3, r3
 8001334:	2201      	movs	r2, #1
 8001336:	2102      	movs	r1, #2
 8001338:	4618      	mov	r0, r3
 800133a:	f000 f9c3 	bl	80016c4 <CODEC_IO_Write>
 800133e:	4603      	mov	r3, r0
 8001340:	461a      	mov	r2, r3
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	4413      	add	r3, r2
 8001346:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8001348:	68fb      	ldr	r3, [r7, #12]
}
 800134a:	4618      	mov	r0, r3
 800134c:	3710      	adds	r7, #16
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
	...

08001354 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	4603      	mov	r3, r0
 800135c:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800135e:	2300      	movs	r3, #0
 8001360:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8001362:	2300      	movs	r3, #0
 8001364:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001366:	88fb      	ldrh	r3, [r7, #6]
 8001368:	2100      	movs	r1, #0
 800136a:	4618      	mov	r0, r3
 800136c:	f000 f8ce 	bl	800150c <cs43l22_SetMute>
 8001370:	4602      	mov	r2, r0
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	4413      	add	r3, r2
 8001376:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8001378:	2300      	movs	r3, #0
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	e002      	b.n	8001384 <cs43l22_Resume+0x30>
 800137e:	68bb      	ldr	r3, [r7, #8]
 8001380:	3301      	adds	r3, #1
 8001382:	60bb      	str	r3, [r7, #8]
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	2bfe      	cmp	r3, #254	; 0xfe
 8001388:	d9f9      	bls.n	800137e <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 800138a:	88fb      	ldrh	r3, [r7, #6]
 800138c:	b2db      	uxtb	r3, r3
 800138e:	4a0e      	ldr	r2, [pc, #56]	; (80013c8 <cs43l22_Resume+0x74>)
 8001390:	7812      	ldrb	r2, [r2, #0]
 8001392:	b2d2      	uxtb	r2, r2
 8001394:	2104      	movs	r1, #4
 8001396:	4618      	mov	r0, r3
 8001398:	f000 f994 	bl	80016c4 <CODEC_IO_Write>
 800139c:	4603      	mov	r3, r0
 800139e:	461a      	mov	r2, r3
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	4413      	add	r3, r2
 80013a4:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 80013a6:	88fb      	ldrh	r3, [r7, #6]
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	229e      	movs	r2, #158	; 0x9e
 80013ac:	2102      	movs	r1, #2
 80013ae:	4618      	mov	r0, r3
 80013b0:	f000 f988 	bl	80016c4 <CODEC_IO_Write>
 80013b4:	4603      	mov	r3, r0
 80013b6:	461a      	mov	r2, r3
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	4413      	add	r3, r2
 80013bc:	60fb      	str	r3, [r7, #12]
  
  return counter;
 80013be:	68fb      	ldr	r3, [r7, #12]
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	3710      	adds	r7, #16
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	2000040e 	.word	0x2000040e

080013cc <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	4603      	mov	r3, r0
 80013d4:	6039      	str	r1, [r7, #0]
 80013d6:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80013d8:	2300      	movs	r3, #0
 80013da:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80013dc:	88fb      	ldrh	r3, [r7, #6]
 80013de:	2101      	movs	r1, #1
 80013e0:	4618      	mov	r0, r3
 80013e2:	f000 f893 	bl	800150c <cs43l22_SetMute>
 80013e6:	4602      	mov	r2, r0
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	4413      	add	r3, r2
 80013ec:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80013ee:	88fb      	ldrh	r3, [r7, #6]
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	2204      	movs	r2, #4
 80013f4:	210e      	movs	r1, #14
 80013f6:	4618      	mov	r0, r3
 80013f8:	f000 f964 	bl	80016c4 <CODEC_IO_Write>
 80013fc:	4603      	mov	r3, r0
 80013fe:	461a      	mov	r2, r3
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	4413      	add	r3, r2
 8001404:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 8001406:	88fb      	ldrh	r3, [r7, #6]
 8001408:	b2db      	uxtb	r3, r3
 800140a:	229f      	movs	r2, #159	; 0x9f
 800140c:	2102      	movs	r1, #2
 800140e:	4618      	mov	r0, r3
 8001410:	f000 f958 	bl	80016c4 <CODEC_IO_Write>
 8001414:	4603      	mov	r3, r0
 8001416:	461a      	mov	r2, r3
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	4413      	add	r3, r2
 800141c:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 800141e:	4b04      	ldr	r3, [pc, #16]	; (8001430 <cs43l22_Stop+0x64>)
 8001420:	2201      	movs	r2, #1
 8001422:	701a      	strb	r2, [r3, #0]
  return counter;    
 8001424:	68fb      	ldr	r3, [r7, #12]
}
 8001426:	4618      	mov	r0, r3
 8001428:	3710      	adds	r7, #16
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	20000050 	.word	0x20000050

08001434 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	4603      	mov	r3, r0
 800143c:	460a      	mov	r2, r1
 800143e:	80fb      	strh	r3, [r7, #6]
 8001440:	4613      	mov	r3, r2
 8001442:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8001444:	2300      	movs	r3, #0
 8001446:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8001448:	797b      	ldrb	r3, [r7, #5]
 800144a:	2b64      	cmp	r3, #100	; 0x64
 800144c:	d80b      	bhi.n	8001466 <cs43l22_SetVolume+0x32>
 800144e:	797a      	ldrb	r2, [r7, #5]
 8001450:	4613      	mov	r3, r2
 8001452:	021b      	lsls	r3, r3, #8
 8001454:	1a9b      	subs	r3, r3, r2
 8001456:	4a25      	ldr	r2, [pc, #148]	; (80014ec <cs43l22_SetVolume+0xb8>)
 8001458:	fb82 1203 	smull	r1, r2, r2, r3
 800145c:	1152      	asrs	r2, r2, #5
 800145e:	17db      	asrs	r3, r3, #31
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	b2db      	uxtb	r3, r3
 8001464:	e000      	b.n	8001468 <cs43l22_SetVolume+0x34>
 8001466:	23ff      	movs	r3, #255	; 0xff
 8001468:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 800146a:	7afb      	ldrb	r3, [r7, #11]
 800146c:	2be6      	cmp	r3, #230	; 0xe6
 800146e:	d91c      	bls.n	80014aa <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8001470:	88fb      	ldrh	r3, [r7, #6]
 8001472:	b2d8      	uxtb	r0, r3
 8001474:	7afb      	ldrb	r3, [r7, #11]
 8001476:	3319      	adds	r3, #25
 8001478:	b2db      	uxtb	r3, r3
 800147a:	461a      	mov	r2, r3
 800147c:	2120      	movs	r1, #32
 800147e:	f000 f921 	bl	80016c4 <CODEC_IO_Write>
 8001482:	4603      	mov	r3, r0
 8001484:	461a      	mov	r2, r3
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	4413      	add	r3, r2
 800148a:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 800148c:	88fb      	ldrh	r3, [r7, #6]
 800148e:	b2d8      	uxtb	r0, r3
 8001490:	7afb      	ldrb	r3, [r7, #11]
 8001492:	3319      	adds	r3, #25
 8001494:	b2db      	uxtb	r3, r3
 8001496:	461a      	mov	r2, r3
 8001498:	2121      	movs	r1, #33	; 0x21
 800149a:	f000 f913 	bl	80016c4 <CODEC_IO_Write>
 800149e:	4603      	mov	r3, r0
 80014a0:	461a      	mov	r2, r3
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	4413      	add	r3, r2
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	e01b      	b.n	80014e2 <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 80014aa:	88fb      	ldrh	r3, [r7, #6]
 80014ac:	b2d8      	uxtb	r0, r3
 80014ae:	7afb      	ldrb	r3, [r7, #11]
 80014b0:	3319      	adds	r3, #25
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	461a      	mov	r2, r3
 80014b6:	2120      	movs	r1, #32
 80014b8:	f000 f904 	bl	80016c4 <CODEC_IO_Write>
 80014bc:	4603      	mov	r3, r0
 80014be:	461a      	mov	r2, r3
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	4413      	add	r3, r2
 80014c4:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 80014c6:	88fb      	ldrh	r3, [r7, #6]
 80014c8:	b2d8      	uxtb	r0, r3
 80014ca:	7afb      	ldrb	r3, [r7, #11]
 80014cc:	3319      	adds	r3, #25
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	461a      	mov	r2, r3
 80014d2:	2121      	movs	r1, #33	; 0x21
 80014d4:	f000 f8f6 	bl	80016c4 <CODEC_IO_Write>
 80014d8:	4603      	mov	r3, r0
 80014da:	461a      	mov	r2, r3
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	4413      	add	r3, r2
 80014e0:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 80014e2:	68fb      	ldr	r3, [r7, #12]
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3710      	adds	r7, #16
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	51eb851f 	.word	0x51eb851f

080014f0 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	6039      	str	r1, [r7, #0]
 80014fa:	80fb      	strh	r3, [r7, #6]
  return 0;
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
	...

0800150c <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	6039      	str	r1, [r7, #0]
 8001516:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001518:	2300      	movs	r3, #0
 800151a:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	2b01      	cmp	r3, #1
 8001520:	d124      	bne.n	800156c <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8001522:	88fb      	ldrh	r3, [r7, #6]
 8001524:	b2db      	uxtb	r3, r3
 8001526:	22ff      	movs	r2, #255	; 0xff
 8001528:	2104      	movs	r1, #4
 800152a:	4618      	mov	r0, r3
 800152c:	f000 f8ca 	bl	80016c4 <CODEC_IO_Write>
 8001530:	4603      	mov	r3, r0
 8001532:	461a      	mov	r2, r3
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	4413      	add	r3, r2
 8001538:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 800153a:	88fb      	ldrh	r3, [r7, #6]
 800153c:	b2db      	uxtb	r3, r3
 800153e:	2201      	movs	r2, #1
 8001540:	2122      	movs	r1, #34	; 0x22
 8001542:	4618      	mov	r0, r3
 8001544:	f000 f8be 	bl	80016c4 <CODEC_IO_Write>
 8001548:	4603      	mov	r3, r0
 800154a:	461a      	mov	r2, r3
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	4413      	add	r3, r2
 8001550:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 8001552:	88fb      	ldrh	r3, [r7, #6]
 8001554:	b2db      	uxtb	r3, r3
 8001556:	2201      	movs	r2, #1
 8001558:	2123      	movs	r1, #35	; 0x23
 800155a:	4618      	mov	r0, r3
 800155c:	f000 f8b2 	bl	80016c4 <CODEC_IO_Write>
 8001560:	4603      	mov	r3, r0
 8001562:	461a      	mov	r2, r3
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	4413      	add	r3, r2
 8001568:	60fb      	str	r3, [r7, #12]
 800156a:	e025      	b.n	80015b8 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 800156c:	88fb      	ldrh	r3, [r7, #6]
 800156e:	b2db      	uxtb	r3, r3
 8001570:	2200      	movs	r2, #0
 8001572:	2122      	movs	r1, #34	; 0x22
 8001574:	4618      	mov	r0, r3
 8001576:	f000 f8a5 	bl	80016c4 <CODEC_IO_Write>
 800157a:	4603      	mov	r3, r0
 800157c:	461a      	mov	r2, r3
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	4413      	add	r3, r2
 8001582:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 8001584:	88fb      	ldrh	r3, [r7, #6]
 8001586:	b2db      	uxtb	r3, r3
 8001588:	2200      	movs	r2, #0
 800158a:	2123      	movs	r1, #35	; 0x23
 800158c:	4618      	mov	r0, r3
 800158e:	f000 f899 	bl	80016c4 <CODEC_IO_Write>
 8001592:	4603      	mov	r3, r0
 8001594:	461a      	mov	r2, r3
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	4413      	add	r3, r2
 800159a:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 800159c:	88fb      	ldrh	r3, [r7, #6]
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	4a08      	ldr	r2, [pc, #32]	; (80015c4 <cs43l22_SetMute+0xb8>)
 80015a2:	7812      	ldrb	r2, [r2, #0]
 80015a4:	b2d2      	uxtb	r2, r2
 80015a6:	2104      	movs	r1, #4
 80015a8:	4618      	mov	r0, r3
 80015aa:	f000 f88b 	bl	80016c4 <CODEC_IO_Write>
 80015ae:	4603      	mov	r3, r0
 80015b0:	461a      	mov	r2, r3
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	4413      	add	r3, r2
 80015b6:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 80015b8:	68fb      	ldr	r3, [r7, #12]
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3710      	adds	r7, #16
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	2000040e 	.word	0x2000040e

080015c8 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	4603      	mov	r3, r0
 80015d0:	460a      	mov	r2, r1
 80015d2:	80fb      	strh	r3, [r7, #6]
 80015d4:	4613      	mov	r3, r2
 80015d6:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 80015d8:	2300      	movs	r3, #0
 80015da:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 80015dc:	797b      	ldrb	r3, [r7, #5]
 80015de:	3b01      	subs	r3, #1
 80015e0:	2b03      	cmp	r3, #3
 80015e2:	d84b      	bhi.n	800167c <cs43l22_SetOutputMode+0xb4>
 80015e4:	a201      	add	r2, pc, #4	; (adr r2, 80015ec <cs43l22_SetOutputMode+0x24>)
 80015e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ea:	bf00      	nop
 80015ec:	080015fd 	.word	0x080015fd
 80015f0:	0800161d 	.word	0x0800161d
 80015f4:	0800163d 	.word	0x0800163d
 80015f8:	0800165d 	.word	0x0800165d
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 80015fc:	88fb      	ldrh	r3, [r7, #6]
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	22fa      	movs	r2, #250	; 0xfa
 8001602:	2104      	movs	r1, #4
 8001604:	4618      	mov	r0, r3
 8001606:	f000 f85d 	bl	80016c4 <CODEC_IO_Write>
 800160a:	4603      	mov	r3, r0
 800160c:	461a      	mov	r2, r3
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	4413      	add	r3, r2
 8001612:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8001614:	4b24      	ldr	r3, [pc, #144]	; (80016a8 <cs43l22_SetOutputMode+0xe0>)
 8001616:	22fa      	movs	r2, #250	; 0xfa
 8001618:	701a      	strb	r2, [r3, #0]
      break;
 800161a:	e03f      	b.n	800169c <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 800161c:	88fb      	ldrh	r3, [r7, #6]
 800161e:	b2db      	uxtb	r3, r3
 8001620:	22af      	movs	r2, #175	; 0xaf
 8001622:	2104      	movs	r1, #4
 8001624:	4618      	mov	r0, r3
 8001626:	f000 f84d 	bl	80016c4 <CODEC_IO_Write>
 800162a:	4603      	mov	r3, r0
 800162c:	461a      	mov	r2, r3
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	4413      	add	r3, r2
 8001632:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8001634:	4b1c      	ldr	r3, [pc, #112]	; (80016a8 <cs43l22_SetOutputMode+0xe0>)
 8001636:	22af      	movs	r2, #175	; 0xaf
 8001638:	701a      	strb	r2, [r3, #0]
      break;
 800163a:	e02f      	b.n	800169c <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 800163c:	88fb      	ldrh	r3, [r7, #6]
 800163e:	b2db      	uxtb	r3, r3
 8001640:	22aa      	movs	r2, #170	; 0xaa
 8001642:	2104      	movs	r1, #4
 8001644:	4618      	mov	r0, r3
 8001646:	f000 f83d 	bl	80016c4 <CODEC_IO_Write>
 800164a:	4603      	mov	r3, r0
 800164c:	461a      	mov	r2, r3
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	4413      	add	r3, r2
 8001652:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 8001654:	4b14      	ldr	r3, [pc, #80]	; (80016a8 <cs43l22_SetOutputMode+0xe0>)
 8001656:	22aa      	movs	r2, #170	; 0xaa
 8001658:	701a      	strb	r2, [r3, #0]
      break;
 800165a:	e01f      	b.n	800169c <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 800165c:	88fb      	ldrh	r3, [r7, #6]
 800165e:	b2db      	uxtb	r3, r3
 8001660:	2205      	movs	r2, #5
 8001662:	2104      	movs	r1, #4
 8001664:	4618      	mov	r0, r3
 8001666:	f000 f82d 	bl	80016c4 <CODEC_IO_Write>
 800166a:	4603      	mov	r3, r0
 800166c:	461a      	mov	r2, r3
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	4413      	add	r3, r2
 8001672:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001674:	4b0c      	ldr	r3, [pc, #48]	; (80016a8 <cs43l22_SetOutputMode+0xe0>)
 8001676:	2205      	movs	r2, #5
 8001678:	701a      	strb	r2, [r3, #0]
      break;    
 800167a:	e00f      	b.n	800169c <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 800167c:	88fb      	ldrh	r3, [r7, #6]
 800167e:	b2db      	uxtb	r3, r3
 8001680:	2205      	movs	r2, #5
 8001682:	2104      	movs	r1, #4
 8001684:	4618      	mov	r0, r3
 8001686:	f000 f81d 	bl	80016c4 <CODEC_IO_Write>
 800168a:	4603      	mov	r3, r0
 800168c:	461a      	mov	r2, r3
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	4413      	add	r3, r2
 8001692:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001694:	4b04      	ldr	r3, [pc, #16]	; (80016a8 <cs43l22_SetOutputMode+0xe0>)
 8001696:	2205      	movs	r2, #5
 8001698:	701a      	strb	r2, [r3, #0]
      break;
 800169a:	bf00      	nop
  }  
  return counter;
 800169c:	68fb      	ldr	r3, [r7, #12]
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3710      	adds	r7, #16
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	2000040e 	.word	0x2000040e

080016ac <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	4603      	mov	r3, r0
 80016b4:	80fb      	strh	r3, [r7, #6]
  return 0;
 80016b6:	2300      	movs	r3, #0
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr

080016c4 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	71fb      	strb	r3, [r7, #7]
 80016ce:	460b      	mov	r3, r1
 80016d0:	71bb      	strb	r3, [r7, #6]
 80016d2:	4613      	mov	r3, r2
 80016d4:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 80016d6:	2300      	movs	r3, #0
 80016d8:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 80016da:	797a      	ldrb	r2, [r7, #5]
 80016dc:	79b9      	ldrb	r1, [r7, #6]
 80016de:	79fb      	ldrb	r3, [r7, #7]
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7ff faea 	bl	8000cba <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	b2db      	uxtb	r3, r3
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3710      	adds	r7, #16
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
	...

080016f4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80016fe:	79fb      	ldrb	r3, [r7, #7]
 8001700:	4a08      	ldr	r2, [pc, #32]	; (8001724 <disk_status+0x30>)
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	4413      	add	r3, r2
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	79fa      	ldrb	r2, [r7, #7]
 800170c:	4905      	ldr	r1, [pc, #20]	; (8001724 <disk_status+0x30>)
 800170e:	440a      	add	r2, r1
 8001710:	7a12      	ldrb	r2, [r2, #8]
 8001712:	4610      	mov	r0, r2
 8001714:	4798      	blx	r3
 8001716:	4603      	mov	r3, r0
 8001718:	73fb      	strb	r3, [r7, #15]
  return stat;
 800171a:	7bfb      	ldrb	r3, [r7, #15]
}
 800171c:	4618      	mov	r0, r3
 800171e:	3710      	adds	r7, #16
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	2000065c 	.word	0x2000065c

08001728 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8001732:	2300      	movs	r3, #0
 8001734:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 8001736:	79fb      	ldrb	r3, [r7, #7]
 8001738:	4a0d      	ldr	r2, [pc, #52]	; (8001770 <disk_initialize+0x48>)
 800173a:	5cd3      	ldrb	r3, [r2, r3]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d111      	bne.n	8001764 <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 8001740:	79fb      	ldrb	r3, [r7, #7]
 8001742:	4a0b      	ldr	r2, [pc, #44]	; (8001770 <disk_initialize+0x48>)
 8001744:	2101      	movs	r1, #1
 8001746:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	4a09      	ldr	r2, [pc, #36]	; (8001770 <disk_initialize+0x48>)
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	4413      	add	r3, r2
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	79fa      	ldrb	r2, [r7, #7]
 8001756:	4906      	ldr	r1, [pc, #24]	; (8001770 <disk_initialize+0x48>)
 8001758:	440a      	add	r2, r1
 800175a:	7a12      	ldrb	r2, [r2, #8]
 800175c:	4610      	mov	r0, r2
 800175e:	4798      	blx	r3
 8001760:	4603      	mov	r3, r0
 8001762:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8001764:	7bfb      	ldrb	r3, [r7, #15]
}
 8001766:	4618      	mov	r0, r3
 8001768:	3710      	adds	r7, #16
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	2000065c 	.word	0x2000065c

08001774 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8001774:	b590      	push	{r4, r7, lr}
 8001776:	b087      	sub	sp, #28
 8001778:	af00      	add	r7, sp, #0
 800177a:	60b9      	str	r1, [r7, #8]
 800177c:	607a      	str	r2, [r7, #4]
 800177e:	603b      	str	r3, [r7, #0]
 8001780:	4603      	mov	r3, r0
 8001782:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8001784:	7bfb      	ldrb	r3, [r7, #15]
 8001786:	4a0a      	ldr	r2, [pc, #40]	; (80017b0 <disk_read+0x3c>)
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	4413      	add	r3, r2
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	689c      	ldr	r4, [r3, #8]
 8001790:	7bfb      	ldrb	r3, [r7, #15]
 8001792:	4a07      	ldr	r2, [pc, #28]	; (80017b0 <disk_read+0x3c>)
 8001794:	4413      	add	r3, r2
 8001796:	7a18      	ldrb	r0, [r3, #8]
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	68b9      	ldr	r1, [r7, #8]
 800179e:	47a0      	blx	r4
 80017a0:	4603      	mov	r3, r0
 80017a2:	75fb      	strb	r3, [r7, #23]
  return res;
 80017a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	371c      	adds	r7, #28
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd90      	pop	{r4, r7, pc}
 80017ae:	bf00      	nop
 80017b0:	2000065c 	.word	0x2000065c

080017b4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80017b4:	b590      	push	{r4, r7, lr}
 80017b6:	b087      	sub	sp, #28
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	60b9      	str	r1, [r7, #8]
 80017bc:	607a      	str	r2, [r7, #4]
 80017be:	603b      	str	r3, [r7, #0]
 80017c0:	4603      	mov	r3, r0
 80017c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80017c4:	7bfb      	ldrb	r3, [r7, #15]
 80017c6:	4a0a      	ldr	r2, [pc, #40]	; (80017f0 <disk_write+0x3c>)
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	4413      	add	r3, r2
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	68dc      	ldr	r4, [r3, #12]
 80017d0:	7bfb      	ldrb	r3, [r7, #15]
 80017d2:	4a07      	ldr	r2, [pc, #28]	; (80017f0 <disk_write+0x3c>)
 80017d4:	4413      	add	r3, r2
 80017d6:	7a18      	ldrb	r0, [r3, #8]
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	68b9      	ldr	r1, [r7, #8]
 80017de:	47a0      	blx	r4
 80017e0:	4603      	mov	r3, r0
 80017e2:	75fb      	strb	r3, [r7, #23]
  return res;
 80017e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	371c      	adds	r7, #28
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd90      	pop	{r4, r7, pc}
 80017ee:	bf00      	nop
 80017f0:	2000065c 	.word	0x2000065c

080017f4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	4603      	mov	r3, r0
 80017fc:	603a      	str	r2, [r7, #0]
 80017fe:	71fb      	strb	r3, [r7, #7]
 8001800:	460b      	mov	r3, r1
 8001802:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8001804:	79fb      	ldrb	r3, [r7, #7]
 8001806:	4a09      	ldr	r2, [pc, #36]	; (800182c <disk_ioctl+0x38>)
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	4413      	add	r3, r2
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	691b      	ldr	r3, [r3, #16]
 8001810:	79fa      	ldrb	r2, [r7, #7]
 8001812:	4906      	ldr	r1, [pc, #24]	; (800182c <disk_ioctl+0x38>)
 8001814:	440a      	add	r2, r1
 8001816:	7a10      	ldrb	r0, [r2, #8]
 8001818:	79b9      	ldrb	r1, [r7, #6]
 800181a:	683a      	ldr	r2, [r7, #0]
 800181c:	4798      	blx	r3
 800181e:	4603      	mov	r3, r0
 8001820:	73fb      	strb	r3, [r7, #15]
  return res;
 8001822:	7bfb      	ldrb	r3, [r7, #15]
}
 8001824:	4618      	mov	r0, r3
 8001826:	3710      	adds	r7, #16
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	2000065c 	.word	0x2000065c

08001830 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b0c0      	sub	sp, #256	; 0x100
 8001834:	af00      	add	r7, sp, #0
    /*## FatFS: Link the USER driver ###########################*/
    retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8001836:	4912      	ldr	r1, [pc, #72]	; (8001880 <MX_FATFS_Init+0x50>)
 8001838:	4812      	ldr	r0, [pc, #72]	; (8001884 <MX_FATFS_Init+0x54>)
 800183a:	f002 fd5b 	bl	80042f4 <FATFS_LinkDriver>
 800183e:	4603      	mov	r3, r0
 8001840:	461a      	mov	r2, r3
 8001842:	4b11      	ldr	r3, [pc, #68]	; (8001888 <MX_FATFS_Init+0x58>)
 8001844:	701a      	strb	r2, [r3, #0]

    /* USER CODE BEGIN Init */
    char buf[256];
    sprintf(buf, "# FatFs Init %s!\r\n", retUSER == 0 ? "Successfully" : "Failed");
 8001846:	4b10      	ldr	r3, [pc, #64]	; (8001888 <MX_FATFS_Init+0x58>)
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d101      	bne.n	8001852 <MX_FATFS_Init+0x22>
 800184e:	4a0f      	ldr	r2, [pc, #60]	; (800188c <MX_FATFS_Init+0x5c>)
 8001850:	e000      	b.n	8001854 <MX_FATFS_Init+0x24>
 8001852:	4a0f      	ldr	r2, [pc, #60]	; (8001890 <MX_FATFS_Init+0x60>)
 8001854:	463b      	mov	r3, r7
 8001856:	490f      	ldr	r1, [pc, #60]	; (8001894 <MX_FATFS_Init+0x64>)
 8001858:	4618      	mov	r0, r3
 800185a:	f00c fa37 	bl	800dccc <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), 0xffff);
 800185e:	463b      	mov	r3, r7
 8001860:	4618      	mov	r0, r3
 8001862:	f7fe fcb5 	bl	80001d0 <strlen>
 8001866:	4603      	mov	r3, r0
 8001868:	b29a      	uxth	r2, r3
 800186a:	4639      	mov	r1, r7
 800186c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001870:	4809      	ldr	r0, [pc, #36]	; (8001898 <MX_FATFS_Init+0x68>)
 8001872:	f009 fb54 	bl	800af1e <HAL_UART_Transmit>
    /* USER CODE END Init */
}
 8001876:	bf00      	nop
 8001878:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	20000410 	.word	0x20000410
 8001884:	20000060 	.word	0x20000060
 8001888:	2000040f 	.word	0x2000040f
 800188c:	0800e5fc 	.word	0x0800e5fc
 8001890:	0800e60c 	.word	0x0800e60c
 8001894:	0800e614 	.word	0x0800e614
 8001898:	20000810 	.word	0x20000810

0800189c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800189c:	b480      	push	{r7}
 800189e:	b085      	sub	sp, #20
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	3301      	adds	r3, #1
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80018ac:	89fb      	ldrh	r3, [r7, #14]
 80018ae:	021b      	lsls	r3, r3, #8
 80018b0:	b21a      	sxth	r2, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	b21b      	sxth	r3, r3
 80018b8:	4313      	orrs	r3, r2
 80018ba:	b21b      	sxth	r3, r3
 80018bc:	81fb      	strh	r3, [r7, #14]
	return rv;
 80018be:	89fb      	ldrh	r3, [r7, #14]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3714      	adds	r7, #20
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr

080018cc <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	3303      	adds	r3, #3
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	021b      	lsls	r3, r3, #8
 80018e0:	687a      	ldr	r2, [r7, #4]
 80018e2:	3202      	adds	r2, #2
 80018e4:	7812      	ldrb	r2, [r2, #0]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	021b      	lsls	r3, r3, #8
 80018ee:	687a      	ldr	r2, [r7, #4]
 80018f0:	3201      	adds	r2, #1
 80018f2:	7812      	ldrb	r2, [r2, #0]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	021b      	lsls	r3, r3, #8
 80018fc:	687a      	ldr	r2, [r7, #4]
 80018fe:	7812      	ldrb	r2, [r2, #0]
 8001900:	4313      	orrs	r3, r2
 8001902:	60fb      	str	r3, [r7, #12]
	return rv;
 8001904:	68fb      	ldr	r3, [r7, #12]
}
 8001906:	4618      	mov	r0, r3
 8001908:	3714      	adds	r7, #20
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr

08001912 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8001912:	b480      	push	{r7}
 8001914:	b083      	sub	sp, #12
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
 800191a:	460b      	mov	r3, r1
 800191c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	1c5a      	adds	r2, r3, #1
 8001922:	607a      	str	r2, [r7, #4]
 8001924:	887a      	ldrh	r2, [r7, #2]
 8001926:	b2d2      	uxtb	r2, r2
 8001928:	701a      	strb	r2, [r3, #0]
 800192a:	887b      	ldrh	r3, [r7, #2]
 800192c:	0a1b      	lsrs	r3, r3, #8
 800192e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	1c5a      	adds	r2, r3, #1
 8001934:	607a      	str	r2, [r7, #4]
 8001936:	887a      	ldrh	r2, [r7, #2]
 8001938:	b2d2      	uxtb	r2, r2
 800193a:	701a      	strb	r2, [r3, #0]
}
 800193c:	bf00      	nop
 800193e:	370c      	adds	r7, #12
 8001940:	46bd      	mov	sp, r7
 8001942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001946:	4770      	bx	lr

08001948 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	1c5a      	adds	r2, r3, #1
 8001956:	607a      	str	r2, [r7, #4]
 8001958:	683a      	ldr	r2, [r7, #0]
 800195a:	b2d2      	uxtb	r2, r2
 800195c:	701a      	strb	r2, [r3, #0]
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	0a1b      	lsrs	r3, r3, #8
 8001962:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	1c5a      	adds	r2, r3, #1
 8001968:	607a      	str	r2, [r7, #4]
 800196a:	683a      	ldr	r2, [r7, #0]
 800196c:	b2d2      	uxtb	r2, r2
 800196e:	701a      	strb	r2, [r3, #0]
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	0a1b      	lsrs	r3, r3, #8
 8001974:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	1c5a      	adds	r2, r3, #1
 800197a:	607a      	str	r2, [r7, #4]
 800197c:	683a      	ldr	r2, [r7, #0]
 800197e:	b2d2      	uxtb	r2, r2
 8001980:	701a      	strb	r2, [r3, #0]
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	0a1b      	lsrs	r3, r3, #8
 8001986:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	1c5a      	adds	r2, r3, #1
 800198c:	607a      	str	r2, [r7, #4]
 800198e:	683a      	ldr	r2, [r7, #0]
 8001990:	b2d2      	uxtb	r2, r2
 8001992:	701a      	strb	r2, [r3, #0]
}
 8001994:	bf00      	nop
 8001996:	370c      	adds	r7, #12
 8001998:	46bd      	mov	sp, r7
 800199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199e:	4770      	bx	lr

080019a0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80019a0:	b480      	push	{r7}
 80019a2:	b087      	sub	sp, #28
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	60f8      	str	r0, [r7, #12]
 80019a8:	60b9      	str	r1, [r7, #8]
 80019aa:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d00d      	beq.n	80019d6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80019ba:	693a      	ldr	r2, [r7, #16]
 80019bc:	1c53      	adds	r3, r2, #1
 80019be:	613b      	str	r3, [r7, #16]
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	1c59      	adds	r1, r3, #1
 80019c4:	6179      	str	r1, [r7, #20]
 80019c6:	7812      	ldrb	r2, [r2, #0]
 80019c8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	3b01      	subs	r3, #1
 80019ce:	607b      	str	r3, [r7, #4]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d1f1      	bne.n	80019ba <mem_cpy+0x1a>
	}
}
 80019d6:	bf00      	nop
 80019d8:	371c      	adds	r7, #28
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr

080019e2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80019e2:	b480      	push	{r7}
 80019e4:	b087      	sub	sp, #28
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	60f8      	str	r0, [r7, #12]
 80019ea:	60b9      	str	r1, [r7, #8]
 80019ec:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	1c5a      	adds	r2, r3, #1
 80019f6:	617a      	str	r2, [r7, #20]
 80019f8:	68ba      	ldr	r2, [r7, #8]
 80019fa:	b2d2      	uxtb	r2, r2
 80019fc:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	3b01      	subs	r3, #1
 8001a02:	607b      	str	r3, [r7, #4]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d1f3      	bne.n	80019f2 <mem_set+0x10>
}
 8001a0a:	bf00      	nop
 8001a0c:	bf00      	nop
 8001a0e:	371c      	adds	r7, #28
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8001a18:	b480      	push	{r7}
 8001a1a:	b089      	sub	sp, #36	; 0x24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	60b9      	str	r1, [r7, #8]
 8001a22:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	61fb      	str	r3, [r7, #28]
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	1c5a      	adds	r2, r3, #1
 8001a34:	61fa      	str	r2, [r7, #28]
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	4619      	mov	r1, r3
 8001a3a:	69bb      	ldr	r3, [r7, #24]
 8001a3c:	1c5a      	adds	r2, r3, #1
 8001a3e:	61ba      	str	r2, [r7, #24]
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	1acb      	subs	r3, r1, r3
 8001a44:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	3b01      	subs	r3, #1
 8001a4a:	607b      	str	r3, [r7, #4]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d002      	beq.n	8001a58 <mem_cmp+0x40>
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d0eb      	beq.n	8001a30 <mem_cmp+0x18>

	return r;
 8001a58:	697b      	ldr	r3, [r7, #20]
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3724      	adds	r7, #36	; 0x24
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8001a66:	b480      	push	{r7}
 8001a68:	b083      	sub	sp, #12
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
 8001a6e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8001a70:	e002      	b.n	8001a78 <chk_chr+0x12>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	3301      	adds	r3, #1
 8001a76:	607b      	str	r3, [r7, #4]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d005      	beq.n	8001a8c <chk_chr+0x26>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	461a      	mov	r2, r3
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d1f2      	bne.n	8001a72 <chk_chr+0xc>
	return *str;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	781b      	ldrb	r3, [r3, #0]
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	60bb      	str	r3, [r7, #8]
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	e029      	b.n	8001b04 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8001ab0:	4a27      	ldr	r2, [pc, #156]	; (8001b50 <chk_lock+0xb4>)
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	011b      	lsls	r3, r3, #4
 8001ab6:	4413      	add	r3, r2
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d01d      	beq.n	8001afa <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8001abe:	4a24      	ldr	r2, [pc, #144]	; (8001b50 <chk_lock+0xb4>)
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	011b      	lsls	r3, r3, #4
 8001ac4:	4413      	add	r3, r2
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d116      	bne.n	8001afe <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8001ad0:	4a1f      	ldr	r2, [pc, #124]	; (8001b50 <chk_lock+0xb4>)
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	011b      	lsls	r3, r3, #4
 8001ad6:	4413      	add	r3, r2
 8001ad8:	3304      	adds	r3, #4
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d10c      	bne.n	8001afe <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8001ae4:	4a1a      	ldr	r2, [pc, #104]	; (8001b50 <chk_lock+0xb4>)
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	011b      	lsls	r3, r3, #4
 8001aea:	4413      	add	r3, r2
 8001aec:	3308      	adds	r3, #8
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d102      	bne.n	8001afe <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8001af8:	e007      	b.n	8001b0a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8001afa:	2301      	movs	r3, #1
 8001afc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	3301      	adds	r3, #1
 8001b02:	60fb      	str	r3, [r7, #12]
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d0d2      	beq.n	8001ab0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2b01      	cmp	r3, #1
 8001b0e:	d109      	bne.n	8001b24 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d102      	bne.n	8001b1c <chk_lock+0x80>
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	2b02      	cmp	r3, #2
 8001b1a:	d101      	bne.n	8001b20 <chk_lock+0x84>
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	e010      	b.n	8001b42 <chk_lock+0xa6>
 8001b20:	2312      	movs	r3, #18
 8001b22:	e00e      	b.n	8001b42 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d108      	bne.n	8001b3c <chk_lock+0xa0>
 8001b2a:	4a09      	ldr	r2, [pc, #36]	; (8001b50 <chk_lock+0xb4>)
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	011b      	lsls	r3, r3, #4
 8001b30:	4413      	add	r3, r2
 8001b32:	330c      	adds	r3, #12
 8001b34:	881b      	ldrh	r3, [r3, #0]
 8001b36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b3a:	d101      	bne.n	8001b40 <chk_lock+0xa4>
 8001b3c:	2310      	movs	r3, #16
 8001b3e:	e000      	b.n	8001b42 <chk_lock+0xa6>
 8001b40:	2300      	movs	r3, #0
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3714      	adds	r7, #20
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	2000064c 	.word	0x2000064c

08001b54 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	607b      	str	r3, [r7, #4]
 8001b5e:	e002      	b.n	8001b66 <enq_lock+0x12>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	3301      	adds	r3, #1
 8001b64:	607b      	str	r3, [r7, #4]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d106      	bne.n	8001b7a <enq_lock+0x26>
 8001b6c:	4a09      	ldr	r2, [pc, #36]	; (8001b94 <enq_lock+0x40>)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	011b      	lsls	r3, r3, #4
 8001b72:	4413      	add	r3, r2
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d1f2      	bne.n	8001b60 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	bf14      	ite	ne
 8001b80:	2301      	movne	r3, #1
 8001b82:	2300      	moveq	r3, #0
 8001b84:	b2db      	uxtb	r3, r3
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	370c      	adds	r7, #12
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	2000064c 	.word	0x2000064c

08001b98 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	60fb      	str	r3, [r7, #12]
 8001ba6:	e01f      	b.n	8001be8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8001ba8:	4a41      	ldr	r2, [pc, #260]	; (8001cb0 <inc_lock+0x118>)
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	011b      	lsls	r3, r3, #4
 8001bae:	4413      	add	r3, r2
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	429a      	cmp	r2, r3
 8001bb8:	d113      	bne.n	8001be2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8001bba:	4a3d      	ldr	r2, [pc, #244]	; (8001cb0 <inc_lock+0x118>)
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	011b      	lsls	r3, r3, #4
 8001bc0:	4413      	add	r3, r2
 8001bc2:	3304      	adds	r3, #4
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	d109      	bne.n	8001be2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8001bce:	4a38      	ldr	r2, [pc, #224]	; (8001cb0 <inc_lock+0x118>)
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	011b      	lsls	r3, r3, #4
 8001bd4:	4413      	add	r3, r2
 8001bd6:	3308      	adds	r3, #8
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8001bde:	429a      	cmp	r2, r3
 8001be0:	d006      	beq.n	8001bf0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	3301      	adds	r3, #1
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d0dc      	beq.n	8001ba8 <inc_lock+0x10>
 8001bee:	e000      	b.n	8001bf2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8001bf0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d132      	bne.n	8001c5e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	60fb      	str	r3, [r7, #12]
 8001bfc:	e002      	b.n	8001c04 <inc_lock+0x6c>
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	3301      	adds	r3, #1
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d106      	bne.n	8001c18 <inc_lock+0x80>
 8001c0a:	4a29      	ldr	r2, [pc, #164]	; (8001cb0 <inc_lock+0x118>)
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	011b      	lsls	r3, r3, #4
 8001c10:	4413      	add	r3, r2
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d1f2      	bne.n	8001bfe <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d101      	bne.n	8001c22 <inc_lock+0x8a>
 8001c1e:	2300      	movs	r3, #0
 8001c20:	e040      	b.n	8001ca4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	4922      	ldr	r1, [pc, #136]	; (8001cb0 <inc_lock+0x118>)
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	011b      	lsls	r3, r3, #4
 8001c2c:	440b      	add	r3, r1
 8001c2e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	689a      	ldr	r2, [r3, #8]
 8001c34:	491e      	ldr	r1, [pc, #120]	; (8001cb0 <inc_lock+0x118>)
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	011b      	lsls	r3, r3, #4
 8001c3a:	440b      	add	r3, r1
 8001c3c:	3304      	adds	r3, #4
 8001c3e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	695a      	ldr	r2, [r3, #20]
 8001c44:	491a      	ldr	r1, [pc, #104]	; (8001cb0 <inc_lock+0x118>)
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	011b      	lsls	r3, r3, #4
 8001c4a:	440b      	add	r3, r1
 8001c4c:	3308      	adds	r3, #8
 8001c4e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8001c50:	4a17      	ldr	r2, [pc, #92]	; (8001cb0 <inc_lock+0x118>)
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	011b      	lsls	r3, r3, #4
 8001c56:	4413      	add	r3, r2
 8001c58:	330c      	adds	r3, #12
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d009      	beq.n	8001c78 <inc_lock+0xe0>
 8001c64:	4a12      	ldr	r2, [pc, #72]	; (8001cb0 <inc_lock+0x118>)
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	011b      	lsls	r3, r3, #4
 8001c6a:	4413      	add	r3, r2
 8001c6c:	330c      	adds	r3, #12
 8001c6e:	881b      	ldrh	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <inc_lock+0xe0>
 8001c74:	2300      	movs	r3, #0
 8001c76:	e015      	b.n	8001ca4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d108      	bne.n	8001c90 <inc_lock+0xf8>
 8001c7e:	4a0c      	ldr	r2, [pc, #48]	; (8001cb0 <inc_lock+0x118>)
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	011b      	lsls	r3, r3, #4
 8001c84:	4413      	add	r3, r2
 8001c86:	330c      	adds	r3, #12
 8001c88:	881b      	ldrh	r3, [r3, #0]
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	b29a      	uxth	r2, r3
 8001c8e:	e001      	b.n	8001c94 <inc_lock+0xfc>
 8001c90:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c94:	4906      	ldr	r1, [pc, #24]	; (8001cb0 <inc_lock+0x118>)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	011b      	lsls	r3, r3, #4
 8001c9a:	440b      	add	r3, r1
 8001c9c:	330c      	adds	r3, #12
 8001c9e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	3301      	adds	r3, #1
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3714      	adds	r7, #20
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr
 8001cb0:	2000064c 	.word	0x2000064c

08001cb4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	607b      	str	r3, [r7, #4]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d125      	bne.n	8001d14 <dec_lock+0x60>
		n = Files[i].ctr;
 8001cc8:	4a17      	ldr	r2, [pc, #92]	; (8001d28 <dec_lock+0x74>)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	011b      	lsls	r3, r3, #4
 8001cce:	4413      	add	r3, r2
 8001cd0:	330c      	adds	r3, #12
 8001cd2:	881b      	ldrh	r3, [r3, #0]
 8001cd4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8001cd6:	89fb      	ldrh	r3, [r7, #14]
 8001cd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cdc:	d101      	bne.n	8001ce2 <dec_lock+0x2e>
 8001cde:	2300      	movs	r3, #0
 8001ce0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8001ce2:	89fb      	ldrh	r3, [r7, #14]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d002      	beq.n	8001cee <dec_lock+0x3a>
 8001ce8:	89fb      	ldrh	r3, [r7, #14]
 8001cea:	3b01      	subs	r3, #1
 8001cec:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8001cee:	4a0e      	ldr	r2, [pc, #56]	; (8001d28 <dec_lock+0x74>)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	011b      	lsls	r3, r3, #4
 8001cf4:	4413      	add	r3, r2
 8001cf6:	330c      	adds	r3, #12
 8001cf8:	89fa      	ldrh	r2, [r7, #14]
 8001cfa:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8001cfc:	89fb      	ldrh	r3, [r7, #14]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d105      	bne.n	8001d0e <dec_lock+0x5a>
 8001d02:	4a09      	ldr	r2, [pc, #36]	; (8001d28 <dec_lock+0x74>)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	011b      	lsls	r3, r3, #4
 8001d08:	4413      	add	r3, r2
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	737b      	strb	r3, [r7, #13]
 8001d12:	e001      	b.n	8001d18 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8001d14:	2302      	movs	r3, #2
 8001d16:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8001d18:	7b7b      	ldrb	r3, [r7, #13]
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3714      	adds	r7, #20
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	2000064c 	.word	0x2000064c

08001d2c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b085      	sub	sp, #20
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8001d34:	2300      	movs	r3, #0
 8001d36:	60fb      	str	r3, [r7, #12]
 8001d38:	e010      	b.n	8001d5c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8001d3a:	4a0d      	ldr	r2, [pc, #52]	; (8001d70 <clear_lock+0x44>)
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	011b      	lsls	r3, r3, #4
 8001d40:	4413      	add	r3, r2
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	687a      	ldr	r2, [r7, #4]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d105      	bne.n	8001d56 <clear_lock+0x2a>
 8001d4a:	4a09      	ldr	r2, [pc, #36]	; (8001d70 <clear_lock+0x44>)
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	011b      	lsls	r3, r3, #4
 8001d50:	4413      	add	r3, r2
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	3301      	adds	r3, #1
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d0eb      	beq.n	8001d3a <clear_lock+0xe>
	}
}
 8001d62:	bf00      	nop
 8001d64:	bf00      	nop
 8001d66:	3714      	adds	r7, #20
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	2000064c 	.word	0x2000064c

08001d74 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b086      	sub	sp, #24
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	78db      	ldrb	r3, [r3, #3]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d034      	beq.n	8001df2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d8c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	7858      	ldrb	r0, [r3, #1]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001d98:	2301      	movs	r3, #1
 8001d9a:	697a      	ldr	r2, [r7, #20]
 8001d9c:	f7ff fd0a 	bl	80017b4 <disk_write>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d002      	beq.n	8001dac <sync_window+0x38>
			res = FR_DISK_ERR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	73fb      	strb	r3, [r7, #15]
 8001daa:	e022      	b.n	8001df2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2200      	movs	r2, #0
 8001db0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6a1b      	ldr	r3, [r3, #32]
 8001db6:	697a      	ldr	r2, [r7, #20]
 8001db8:	1ad2      	subs	r2, r2, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	699b      	ldr	r3, [r3, #24]
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	d217      	bcs.n	8001df2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	789b      	ldrb	r3, [r3, #2]
 8001dc6:	613b      	str	r3, [r7, #16]
 8001dc8:	e010      	b.n	8001dec <sync_window+0x78>
					wsect += fs->fsize;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	699b      	ldr	r3, [r3, #24]
 8001dce:	697a      	ldr	r2, [r7, #20]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	7858      	ldrb	r0, [r3, #1]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001dde:	2301      	movs	r3, #1
 8001de0:	697a      	ldr	r2, [r7, #20]
 8001de2:	f7ff fce7 	bl	80017b4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	3b01      	subs	r3, #1
 8001dea:	613b      	str	r3, [r7, #16]
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d8eb      	bhi.n	8001dca <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8001df2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3718      	adds	r7, #24
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
 8001e04:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8001e06:	2300      	movs	r3, #0
 8001e08:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e0e:	683a      	ldr	r2, [r7, #0]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d01b      	beq.n	8001e4c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f7ff ffad 	bl	8001d74 <sync_window>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8001e1e:	7bfb      	ldrb	r3, [r7, #15]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d113      	bne.n	8001e4c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	7858      	ldrb	r0, [r3, #1]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001e2e:	2301      	movs	r3, #1
 8001e30:	683a      	ldr	r2, [r7, #0]
 8001e32:	f7ff fc9f 	bl	8001774 <disk_read>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d004      	beq.n	8001e46 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8001e3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e40:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	683a      	ldr	r2, [r7, #0]
 8001e4a:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8001e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3710      	adds	r7, #16
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
	...

08001e58 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f7ff ff87 	bl	8001d74 <sync_window>
 8001e66:	4603      	mov	r3, r0
 8001e68:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8001e6a:	7bfb      	ldrb	r3, [r7, #15]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d158      	bne.n	8001f22 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	2b03      	cmp	r3, #3
 8001e76:	d148      	bne.n	8001f0a <sync_fs+0xb2>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	791b      	ldrb	r3, [r3, #4]
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d144      	bne.n	8001f0a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	3330      	adds	r3, #48	; 0x30
 8001e84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e88:	2100      	movs	r1, #0
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7ff fda9 	bl	80019e2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3330      	adds	r3, #48	; 0x30
 8001e94:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8001e98:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7ff fd38 	bl	8001912 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	3330      	adds	r3, #48	; 0x30
 8001ea6:	4921      	ldr	r1, [pc, #132]	; (8001f2c <sync_fs+0xd4>)
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff fd4d 	bl	8001948 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	3330      	adds	r3, #48	; 0x30
 8001eb2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8001eb6:	491e      	ldr	r1, [pc, #120]	; (8001f30 <sync_fs+0xd8>)
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff fd45 	bl	8001948 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	3330      	adds	r3, #48	; 0x30
 8001ec2:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	691b      	ldr	r3, [r3, #16]
 8001eca:	4619      	mov	r1, r3
 8001ecc:	4610      	mov	r0, r2
 8001ece:	f7ff fd3b 	bl	8001948 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	3330      	adds	r3, #48	; 0x30
 8001ed6:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	68db      	ldr	r3, [r3, #12]
 8001ede:	4619      	mov	r1, r3
 8001ee0:	4610      	mov	r0, r2
 8001ee2:	f7ff fd31 	bl	8001948 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	69db      	ldr	r3, [r3, #28]
 8001eea:	1c5a      	adds	r2, r3, #1
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	7858      	ldrb	r0, [r3, #1]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001efe:	2301      	movs	r3, #1
 8001f00:	f7ff fc58 	bl	80017b4 <disk_write>
			fs->fsi_flag = 0;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	785b      	ldrb	r3, [r3, #1]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	2100      	movs	r1, #0
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff fc6e 	bl	80017f4 <disk_ioctl>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <sync_fs+0xca>
 8001f1e:	2301      	movs	r3, #1
 8001f20:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8001f22:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	41615252 	.word	0x41615252
 8001f30:	61417272 	.word	0x61417272

08001f34 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	3b02      	subs	r3, #2
 8001f42:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	695b      	ldr	r3, [r3, #20]
 8001f48:	3b02      	subs	r3, #2
 8001f4a:	683a      	ldr	r2, [r7, #0]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d301      	bcc.n	8001f54 <clust2sect+0x20>
 8001f50:	2300      	movs	r3, #0
 8001f52:	e008      	b.n	8001f66 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	895b      	ldrh	r3, [r3, #10]
 8001f58:	461a      	mov	r2, r3
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	fb03 f202 	mul.w	r2, r3, r2
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f64:	4413      	add	r3, r2
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr

08001f72 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8001f72:	b580      	push	{r7, lr}
 8001f74:	b086      	sub	sp, #24
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
 8001f7a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d904      	bls.n	8001f92 <get_fat+0x20>
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	695b      	ldr	r3, [r3, #20]
 8001f8c:	683a      	ldr	r2, [r7, #0]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d302      	bcc.n	8001f98 <get_fat+0x26>
		val = 1;	/* Internal error */
 8001f92:	2301      	movs	r3, #1
 8001f94:	617b      	str	r3, [r7, #20]
 8001f96:	e08f      	b.n	80020b8 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8001f98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f9c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	2b03      	cmp	r3, #3
 8001fa4:	d062      	beq.n	800206c <get_fat+0xfa>
 8001fa6:	2b03      	cmp	r3, #3
 8001fa8:	dc7c      	bgt.n	80020a4 <get_fat+0x132>
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d002      	beq.n	8001fb4 <get_fat+0x42>
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d042      	beq.n	8002038 <get_fat+0xc6>
 8001fb2:	e077      	b.n	80020a4 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	085b      	lsrs	r3, r3, #1
 8001fbc:	68fa      	ldr	r2, [r7, #12]
 8001fbe:	4413      	add	r3, r2
 8001fc0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	6a1a      	ldr	r2, [r3, #32]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	0a5b      	lsrs	r3, r3, #9
 8001fca:	4413      	add	r3, r2
 8001fcc:	4619      	mov	r1, r3
 8001fce:	6938      	ldr	r0, [r7, #16]
 8001fd0:	f7ff ff14 	bl	8001dfc <move_window>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d167      	bne.n	80020aa <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	1c5a      	adds	r2, r3, #1
 8001fde:	60fa      	str	r2, [r7, #12]
 8001fe0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001fe4:	693a      	ldr	r2, [r7, #16]
 8001fe6:	4413      	add	r3, r2
 8001fe8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001fec:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	6a1a      	ldr	r2, [r3, #32]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	0a5b      	lsrs	r3, r3, #9
 8001ff6:	4413      	add	r3, r2
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	6938      	ldr	r0, [r7, #16]
 8001ffc:	f7ff fefe 	bl	8001dfc <move_window>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d153      	bne.n	80020ae <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800200c:	693a      	ldr	r2, [r7, #16]
 800200e:	4413      	add	r3, r2
 8002010:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002014:	021b      	lsls	r3, r3, #8
 8002016:	461a      	mov	r2, r3
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	4313      	orrs	r3, r2
 800201c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	f003 0301 	and.w	r3, r3, #1
 8002024:	2b00      	cmp	r3, #0
 8002026:	d002      	beq.n	800202e <get_fat+0xbc>
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	091b      	lsrs	r3, r3, #4
 800202c:	e002      	b.n	8002034 <get_fat+0xc2>
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002034:	617b      	str	r3, [r7, #20]
			break;
 8002036:	e03f      	b.n	80020b8 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	6a1a      	ldr	r2, [r3, #32]
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	0a1b      	lsrs	r3, r3, #8
 8002040:	4413      	add	r3, r2
 8002042:	4619      	mov	r1, r3
 8002044:	6938      	ldr	r0, [r7, #16]
 8002046:	f7ff fed9 	bl	8001dfc <move_window>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d130      	bne.n	80020b2 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	005b      	lsls	r3, r3, #1
 800205a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800205e:	4413      	add	r3, r2
 8002060:	4618      	mov	r0, r3
 8002062:	f7ff fc1b 	bl	800189c <ld_word>
 8002066:	4603      	mov	r3, r0
 8002068:	617b      	str	r3, [r7, #20]
			break;
 800206a:	e025      	b.n	80020b8 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	6a1a      	ldr	r2, [r3, #32]
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	09db      	lsrs	r3, r3, #7
 8002074:	4413      	add	r3, r2
 8002076:	4619      	mov	r1, r3
 8002078:	6938      	ldr	r0, [r7, #16]
 800207a:	f7ff febf 	bl	8001dfc <move_window>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d118      	bne.n	80020b6 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8002092:	4413      	add	r3, r2
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff fc19 	bl	80018cc <ld_dword>
 800209a:	4603      	mov	r3, r0
 800209c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80020a0:	617b      	str	r3, [r7, #20]
			break;
 80020a2:	e009      	b.n	80020b8 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80020a4:	2301      	movs	r3, #1
 80020a6:	617b      	str	r3, [r7, #20]
 80020a8:	e006      	b.n	80020b8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80020aa:	bf00      	nop
 80020ac:	e004      	b.n	80020b8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80020ae:	bf00      	nop
 80020b0:	e002      	b.n	80020b8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80020b2:	bf00      	nop
 80020b4:	e000      	b.n	80020b8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80020b6:	bf00      	nop
		}
	}

	return val;
 80020b8:	697b      	ldr	r3, [r7, #20]
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3718      	adds	r7, #24
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80020c2:	b590      	push	{r4, r7, lr}
 80020c4:	b089      	sub	sp, #36	; 0x24
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	60f8      	str	r0, [r7, #12]
 80020ca:	60b9      	str	r1, [r7, #8]
 80020cc:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80020ce:	2302      	movs	r3, #2
 80020d0:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	f240 80d2 	bls.w	800227e <put_fat+0x1bc>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	695b      	ldr	r3, [r3, #20]
 80020de:	68ba      	ldr	r2, [r7, #8]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	f080 80cc 	bcs.w	800227e <put_fat+0x1bc>
		switch (fs->fs_type) {
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	2b03      	cmp	r3, #3
 80020ec:	f000 8096 	beq.w	800221c <put_fat+0x15a>
 80020f0:	2b03      	cmp	r3, #3
 80020f2:	f300 80cd 	bgt.w	8002290 <put_fat+0x1ce>
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d002      	beq.n	8002100 <put_fat+0x3e>
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d06e      	beq.n	80021dc <put_fat+0x11a>
 80020fe:	e0c7      	b.n	8002290 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	61bb      	str	r3, [r7, #24]
 8002104:	69bb      	ldr	r3, [r7, #24]
 8002106:	085b      	lsrs	r3, r3, #1
 8002108:	69ba      	ldr	r2, [r7, #24]
 800210a:	4413      	add	r3, r2
 800210c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	6a1a      	ldr	r2, [r3, #32]
 8002112:	69bb      	ldr	r3, [r7, #24]
 8002114:	0a5b      	lsrs	r3, r3, #9
 8002116:	4413      	add	r3, r2
 8002118:	4619      	mov	r1, r3
 800211a:	68f8      	ldr	r0, [r7, #12]
 800211c:	f7ff fe6e 	bl	8001dfc <move_window>
 8002120:	4603      	mov	r3, r0
 8002122:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8002124:	7ffb      	ldrb	r3, [r7, #31]
 8002126:	2b00      	cmp	r3, #0
 8002128:	f040 80ab 	bne.w	8002282 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	1c59      	adds	r1, r3, #1
 8002136:	61b9      	str	r1, [r7, #24]
 8002138:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800213c:	4413      	add	r3, r2
 800213e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	f003 0301 	and.w	r3, r3, #1
 8002146:	2b00      	cmp	r3, #0
 8002148:	d00d      	beq.n	8002166 <put_fat+0xa4>
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	b25b      	sxtb	r3, r3
 8002150:	f003 030f 	and.w	r3, r3, #15
 8002154:	b25a      	sxtb	r2, r3
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	b2db      	uxtb	r3, r3
 800215a:	011b      	lsls	r3, r3, #4
 800215c:	b25b      	sxtb	r3, r3
 800215e:	4313      	orrs	r3, r2
 8002160:	b25b      	sxtb	r3, r3
 8002162:	b2db      	uxtb	r3, r3
 8002164:	e001      	b.n	800216a <put_fat+0xa8>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	b2db      	uxtb	r3, r3
 800216a:	697a      	ldr	r2, [r7, #20]
 800216c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2201      	movs	r2, #1
 8002172:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	6a1a      	ldr	r2, [r3, #32]
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	0a5b      	lsrs	r3, r3, #9
 800217c:	4413      	add	r3, r2
 800217e:	4619      	mov	r1, r3
 8002180:	68f8      	ldr	r0, [r7, #12]
 8002182:	f7ff fe3b 	bl	8001dfc <move_window>
 8002186:	4603      	mov	r3, r0
 8002188:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800218a:	7ffb      	ldrb	r3, [r7, #31]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d17a      	bne.n	8002286 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002196:	69bb      	ldr	r3, [r7, #24]
 8002198:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800219c:	4413      	add	r3, r2
 800219e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	f003 0301 	and.w	r3, r3, #1
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d003      	beq.n	80021b2 <put_fat+0xf0>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	091b      	lsrs	r3, r3, #4
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	e00e      	b.n	80021d0 <put_fat+0x10e>
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	b25b      	sxtb	r3, r3
 80021b8:	f023 030f 	bic.w	r3, r3, #15
 80021bc:	b25a      	sxtb	r2, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	0a1b      	lsrs	r3, r3, #8
 80021c2:	b25b      	sxtb	r3, r3
 80021c4:	f003 030f 	and.w	r3, r3, #15
 80021c8:	b25b      	sxtb	r3, r3
 80021ca:	4313      	orrs	r3, r2
 80021cc:	b25b      	sxtb	r3, r3
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	697a      	ldr	r2, [r7, #20]
 80021d2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2201      	movs	r2, #1
 80021d8:	70da      	strb	r2, [r3, #3]
			break;
 80021da:	e059      	b.n	8002290 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	6a1a      	ldr	r2, [r3, #32]
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	0a1b      	lsrs	r3, r3, #8
 80021e4:	4413      	add	r3, r2
 80021e6:	4619      	mov	r1, r3
 80021e8:	68f8      	ldr	r0, [r7, #12]
 80021ea:	f7ff fe07 	bl	8001dfc <move_window>
 80021ee:	4603      	mov	r3, r0
 80021f0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80021f2:	7ffb      	ldrb	r3, [r7, #31]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d148      	bne.n	800228a <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8002206:	4413      	add	r3, r2
 8002208:	687a      	ldr	r2, [r7, #4]
 800220a:	b292      	uxth	r2, r2
 800220c:	4611      	mov	r1, r2
 800220e:	4618      	mov	r0, r3
 8002210:	f7ff fb7f 	bl	8001912 <st_word>
			fs->wflag = 1;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2201      	movs	r2, #1
 8002218:	70da      	strb	r2, [r3, #3]
			break;
 800221a:	e039      	b.n	8002290 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	6a1a      	ldr	r2, [r3, #32]
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	09db      	lsrs	r3, r3, #7
 8002224:	4413      	add	r3, r2
 8002226:	4619      	mov	r1, r3
 8002228:	68f8      	ldr	r0, [r7, #12]
 800222a:	f7ff fde7 	bl	8001dfc <move_window>
 800222e:	4603      	mov	r3, r0
 8002230:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8002232:	7ffb      	ldrb	r3, [r7, #31]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d12a      	bne.n	800228e <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800224c:	4413      	add	r3, r2
 800224e:	4618      	mov	r0, r3
 8002250:	f7ff fb3c 	bl	80018cc <ld_dword>
 8002254:	4603      	mov	r3, r0
 8002256:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800225a:	4323      	orrs	r3, r4
 800225c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800226c:	4413      	add	r3, r2
 800226e:	6879      	ldr	r1, [r7, #4]
 8002270:	4618      	mov	r0, r3
 8002272:	f7ff fb69 	bl	8001948 <st_dword>
			fs->wflag = 1;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2201      	movs	r2, #1
 800227a:	70da      	strb	r2, [r3, #3]
			break;
 800227c:	e008      	b.n	8002290 <put_fat+0x1ce>
		}
	}
 800227e:	bf00      	nop
 8002280:	e006      	b.n	8002290 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8002282:	bf00      	nop
 8002284:	e004      	b.n	8002290 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8002286:	bf00      	nop
 8002288:	e002      	b.n	8002290 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800228a:	bf00      	nop
 800228c:	e000      	b.n	8002290 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800228e:	bf00      	nop
	return res;
 8002290:	7ffb      	ldrb	r3, [r7, #31]
}
 8002292:	4618      	mov	r0, r3
 8002294:	3724      	adds	r7, #36	; 0x24
 8002296:	46bd      	mov	sp, r7
 8002298:	bd90      	pop	{r4, r7, pc}

0800229a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800229a:	b580      	push	{r7, lr}
 800229c:	b088      	sub	sp, #32
 800229e:	af00      	add	r7, sp, #0
 80022a0:	60f8      	str	r0, [r7, #12]
 80022a2:	60b9      	str	r1, [r7, #8]
 80022a4:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80022a6:	2300      	movs	r3, #0
 80022a8:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d904      	bls.n	80022c0 <remove_chain+0x26>
 80022b6:	69bb      	ldr	r3, [r7, #24]
 80022b8:	695b      	ldr	r3, [r3, #20]
 80022ba:	68ba      	ldr	r2, [r7, #8]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d301      	bcc.n	80022c4 <remove_chain+0x2a>
 80022c0:	2302      	movs	r3, #2
 80022c2:	e04b      	b.n	800235c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d00c      	beq.n	80022e4 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80022ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80022ce:	6879      	ldr	r1, [r7, #4]
 80022d0:	69b8      	ldr	r0, [r7, #24]
 80022d2:	f7ff fef6 	bl	80020c2 <put_fat>
 80022d6:	4603      	mov	r3, r0
 80022d8:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80022da:	7ffb      	ldrb	r3, [r7, #31]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <remove_chain+0x4a>
 80022e0:	7ffb      	ldrb	r3, [r7, #31]
 80022e2:	e03b      	b.n	800235c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80022e4:	68b9      	ldr	r1, [r7, #8]
 80022e6:	68f8      	ldr	r0, [r7, #12]
 80022e8:	f7ff fe43 	bl	8001f72 <get_fat>
 80022ec:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d031      	beq.n	8002358 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d101      	bne.n	80022fe <remove_chain+0x64>
 80022fa:	2302      	movs	r3, #2
 80022fc:	e02e      	b.n	800235c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002304:	d101      	bne.n	800230a <remove_chain+0x70>
 8002306:	2301      	movs	r3, #1
 8002308:	e028      	b.n	800235c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800230a:	2200      	movs	r2, #0
 800230c:	68b9      	ldr	r1, [r7, #8]
 800230e:	69b8      	ldr	r0, [r7, #24]
 8002310:	f7ff fed7 	bl	80020c2 <put_fat>
 8002314:	4603      	mov	r3, r0
 8002316:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8002318:	7ffb      	ldrb	r3, [r7, #31]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <remove_chain+0x88>
 800231e:	7ffb      	ldrb	r3, [r7, #31]
 8002320:	e01c      	b.n	800235c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8002322:	69bb      	ldr	r3, [r7, #24]
 8002324:	691a      	ldr	r2, [r3, #16]
 8002326:	69bb      	ldr	r3, [r7, #24]
 8002328:	695b      	ldr	r3, [r3, #20]
 800232a:	3b02      	subs	r3, #2
 800232c:	429a      	cmp	r2, r3
 800232e:	d20b      	bcs.n	8002348 <remove_chain+0xae>
			fs->free_clst++;
 8002330:	69bb      	ldr	r3, [r7, #24]
 8002332:	691b      	ldr	r3, [r3, #16]
 8002334:	1c5a      	adds	r2, r3, #1
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800233a:	69bb      	ldr	r3, [r7, #24]
 800233c:	791b      	ldrb	r3, [r3, #4]
 800233e:	f043 0301 	orr.w	r3, r3, #1
 8002342:	b2da      	uxtb	r2, r3
 8002344:	69bb      	ldr	r3, [r7, #24]
 8002346:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	695b      	ldr	r3, [r3, #20]
 8002350:	68ba      	ldr	r2, [r7, #8]
 8002352:	429a      	cmp	r2, r3
 8002354:	d3c6      	bcc.n	80022e4 <remove_chain+0x4a>
 8002356:	e000      	b.n	800235a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8002358:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	3720      	adds	r7, #32
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b088      	sub	sp, #32
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d10d      	bne.n	8002396 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	68db      	ldr	r3, [r3, #12]
 800237e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d004      	beq.n	8002390 <create_chain+0x2c>
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	695b      	ldr	r3, [r3, #20]
 800238a:	69ba      	ldr	r2, [r7, #24]
 800238c:	429a      	cmp	r2, r3
 800238e:	d31b      	bcc.n	80023c8 <create_chain+0x64>
 8002390:	2301      	movs	r3, #1
 8002392:	61bb      	str	r3, [r7, #24]
 8002394:	e018      	b.n	80023c8 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8002396:	6839      	ldr	r1, [r7, #0]
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f7ff fdea 	bl	8001f72 <get_fat>
 800239e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d801      	bhi.n	80023aa <create_chain+0x46>
 80023a6:	2301      	movs	r3, #1
 80023a8:	e070      	b.n	800248c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80023b0:	d101      	bne.n	80023b6 <create_chain+0x52>
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	e06a      	b.n	800248c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	695b      	ldr	r3, [r3, #20]
 80023ba:	68fa      	ldr	r2, [r7, #12]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d201      	bcs.n	80023c4 <create_chain+0x60>
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	e063      	b.n	800248c <create_chain+0x128>
		scl = clst;
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	3301      	adds	r3, #1
 80023d0:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	695b      	ldr	r3, [r3, #20]
 80023d6:	69fa      	ldr	r2, [r7, #28]
 80023d8:	429a      	cmp	r2, r3
 80023da:	d307      	bcc.n	80023ec <create_chain+0x88>
				ncl = 2;
 80023dc:	2302      	movs	r3, #2
 80023de:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80023e0:	69fa      	ldr	r2, [r7, #28]
 80023e2:	69bb      	ldr	r3, [r7, #24]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d901      	bls.n	80023ec <create_chain+0x88>
 80023e8:	2300      	movs	r3, #0
 80023ea:	e04f      	b.n	800248c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80023ec:	69f9      	ldr	r1, [r7, #28]
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f7ff fdbf 	bl	8001f72 <get_fat>
 80023f4:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d00e      	beq.n	800241a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d003      	beq.n	800240a <create_chain+0xa6>
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002408:	d101      	bne.n	800240e <create_chain+0xaa>
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	e03e      	b.n	800248c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800240e:	69fa      	ldr	r2, [r7, #28]
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	429a      	cmp	r2, r3
 8002414:	d1da      	bne.n	80023cc <create_chain+0x68>
 8002416:	2300      	movs	r3, #0
 8002418:	e038      	b.n	800248c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800241a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800241c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002420:	69f9      	ldr	r1, [r7, #28]
 8002422:	6938      	ldr	r0, [r7, #16]
 8002424:	f7ff fe4d 	bl	80020c2 <put_fat>
 8002428:	4603      	mov	r3, r0
 800242a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800242c:	7dfb      	ldrb	r3, [r7, #23]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d109      	bne.n	8002446 <create_chain+0xe2>
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d006      	beq.n	8002446 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8002438:	69fa      	ldr	r2, [r7, #28]
 800243a:	6839      	ldr	r1, [r7, #0]
 800243c:	6938      	ldr	r0, [r7, #16]
 800243e:	f7ff fe40 	bl	80020c2 <put_fat>
 8002442:	4603      	mov	r3, r0
 8002444:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8002446:	7dfb      	ldrb	r3, [r7, #23]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d116      	bne.n	800247a <create_chain+0x116>
		fs->last_clst = ncl;
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	69fa      	ldr	r2, [r7, #28]
 8002450:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	691a      	ldr	r2, [r3, #16]
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	3b02      	subs	r3, #2
 800245c:	429a      	cmp	r2, r3
 800245e:	d804      	bhi.n	800246a <create_chain+0x106>
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	691b      	ldr	r3, [r3, #16]
 8002464:	1e5a      	subs	r2, r3, #1
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	791b      	ldrb	r3, [r3, #4]
 800246e:	f043 0301 	orr.w	r3, r3, #1
 8002472:	b2da      	uxtb	r2, r3
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	711a      	strb	r2, [r3, #4]
 8002478:	e007      	b.n	800248a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800247a:	7dfb      	ldrb	r3, [r7, #23]
 800247c:	2b01      	cmp	r3, #1
 800247e:	d102      	bne.n	8002486 <create_chain+0x122>
 8002480:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002484:	e000      	b.n	8002488 <create_chain+0x124>
 8002486:	2301      	movs	r3, #1
 8002488:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800248a:	69fb      	ldr	r3, [r7, #28]
}
 800248c:	4618      	mov	r0, r3
 800248e:	3720      	adds	r7, #32
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8002494:	b480      	push	{r7}
 8002496:	b087      	sub	sp, #28
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a8:	3304      	adds	r3, #4
 80024aa:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	0a5b      	lsrs	r3, r3, #9
 80024b0:	68fa      	ldr	r2, [r7, #12]
 80024b2:	8952      	ldrh	r2, [r2, #10]
 80024b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80024b8:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	1d1a      	adds	r2, r3, #4
 80024be:	613a      	str	r2, [r7, #16]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d101      	bne.n	80024ce <clmt_clust+0x3a>
 80024ca:	2300      	movs	r3, #0
 80024cc:	e010      	b.n	80024f0 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80024ce:	697a      	ldr	r2, [r7, #20]
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d307      	bcc.n	80024e6 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80024d6:	697a      	ldr	r2, [r7, #20]
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	617b      	str	r3, [r7, #20]
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	3304      	adds	r3, #4
 80024e2:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80024e4:	e7e9      	b.n	80024ba <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80024e6:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	4413      	add	r3, r2
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	371c      	adds	r7, #28
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b086      	sub	sp, #24
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002512:	d204      	bcs.n	800251e <dir_sdi+0x22>
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	f003 031f 	and.w	r3, r3, #31
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <dir_sdi+0x26>
		return FR_INT_ERR;
 800251e:	2302      	movs	r3, #2
 8002520:	e063      	b.n	80025ea <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	683a      	ldr	r2, [r7, #0]
 8002526:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d106      	bne.n	8002542 <dir_sdi+0x46>
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	2b02      	cmp	r3, #2
 800253a:	d902      	bls.n	8002542 <dir_sdi+0x46>
		clst = fs->dirbase;
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002540:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d10c      	bne.n	8002562 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	095b      	lsrs	r3, r3, #5
 800254c:	693a      	ldr	r2, [r7, #16]
 800254e:	8912      	ldrh	r2, [r2, #8]
 8002550:	4293      	cmp	r3, r2
 8002552:	d301      	bcc.n	8002558 <dir_sdi+0x5c>
 8002554:	2302      	movs	r3, #2
 8002556:	e048      	b.n	80025ea <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8002558:	693b      	ldr	r3, [r7, #16]
 800255a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	61da      	str	r2, [r3, #28]
 8002560:	e029      	b.n	80025b6 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	895b      	ldrh	r3, [r3, #10]
 8002566:	025b      	lsls	r3, r3, #9
 8002568:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800256a:	e019      	b.n	80025a0 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6979      	ldr	r1, [r7, #20]
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff fcfe 	bl	8001f72 <get_fat>
 8002576:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800257e:	d101      	bne.n	8002584 <dir_sdi+0x88>
 8002580:	2301      	movs	r3, #1
 8002582:	e032      	b.n	80025ea <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d904      	bls.n	8002594 <dir_sdi+0x98>
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	697a      	ldr	r2, [r7, #20]
 8002590:	429a      	cmp	r2, r3
 8002592:	d301      	bcc.n	8002598 <dir_sdi+0x9c>
 8002594:	2302      	movs	r3, #2
 8002596:	e028      	b.n	80025ea <dir_sdi+0xee>
			ofs -= csz;
 8002598:	683a      	ldr	r2, [r7, #0]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80025a0:	683a      	ldr	r2, [r7, #0]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d2e1      	bcs.n	800256c <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80025a8:	6979      	ldr	r1, [r7, #20]
 80025aa:	6938      	ldr	r0, [r7, #16]
 80025ac:	f7ff fcc2 	bl	8001f34 <clust2sect>
 80025b0:	4602      	mov	r2, r0
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	697a      	ldr	r2, [r7, #20]
 80025ba:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	69db      	ldr	r3, [r3, #28]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d101      	bne.n	80025c8 <dir_sdi+0xcc>
 80025c4:	2302      	movs	r3, #2
 80025c6:	e010      	b.n	80025ea <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	69da      	ldr	r2, [r3, #28]
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	0a5b      	lsrs	r3, r3, #9
 80025d0:	441a      	add	r2, r3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025e2:	441a      	add	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3718      	adds	r7, #24
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b086      	sub	sp, #24
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
 80025fa:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	695b      	ldr	r3, [r3, #20]
 8002606:	3320      	adds	r3, #32
 8002608:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	69db      	ldr	r3, [r3, #28]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d003      	beq.n	800261a <dir_next+0x28>
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002618:	d301      	bcc.n	800261e <dir_next+0x2c>
 800261a:	2304      	movs	r3, #4
 800261c:	e0aa      	b.n	8002774 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002624:	2b00      	cmp	r3, #0
 8002626:	f040 8098 	bne.w	800275a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	69db      	ldr	r3, [r3, #28]
 800262e:	1c5a      	adds	r2, r3, #1
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	699b      	ldr	r3, [r3, #24]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d10b      	bne.n	8002654 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	095b      	lsrs	r3, r3, #5
 8002640:	68fa      	ldr	r2, [r7, #12]
 8002642:	8912      	ldrh	r2, [r2, #8]
 8002644:	4293      	cmp	r3, r2
 8002646:	f0c0 8088 	bcc.w	800275a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2200      	movs	r2, #0
 800264e:	61da      	str	r2, [r3, #28]
 8002650:	2304      	movs	r3, #4
 8002652:	e08f      	b.n	8002774 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	0a5b      	lsrs	r3, r3, #9
 8002658:	68fa      	ldr	r2, [r7, #12]
 800265a:	8952      	ldrh	r2, [r2, #10]
 800265c:	3a01      	subs	r2, #1
 800265e:	4013      	ands	r3, r2
 8002660:	2b00      	cmp	r3, #0
 8002662:	d17a      	bne.n	800275a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	699b      	ldr	r3, [r3, #24]
 800266a:	4619      	mov	r1, r3
 800266c:	4610      	mov	r0, r2
 800266e:	f7ff fc80 	bl	8001f72 <get_fat>
 8002672:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	2b01      	cmp	r3, #1
 8002678:	d801      	bhi.n	800267e <dir_next+0x8c>
 800267a:	2302      	movs	r3, #2
 800267c:	e07a      	b.n	8002774 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002684:	d101      	bne.n	800268a <dir_next+0x98>
 8002686:	2301      	movs	r3, #1
 8002688:	e074      	b.n	8002774 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	695b      	ldr	r3, [r3, #20]
 800268e:	697a      	ldr	r2, [r7, #20]
 8002690:	429a      	cmp	r2, r3
 8002692:	d358      	bcc.n	8002746 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d104      	bne.n	80026a4 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	61da      	str	r2, [r3, #28]
 80026a0:	2304      	movs	r3, #4
 80026a2:	e067      	b.n	8002774 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	699b      	ldr	r3, [r3, #24]
 80026aa:	4619      	mov	r1, r3
 80026ac:	4610      	mov	r0, r2
 80026ae:	f7ff fe59 	bl	8002364 <create_chain>
 80026b2:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d101      	bne.n	80026be <dir_next+0xcc>
 80026ba:	2307      	movs	r3, #7
 80026bc:	e05a      	b.n	8002774 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d101      	bne.n	80026c8 <dir_next+0xd6>
 80026c4:	2302      	movs	r3, #2
 80026c6:	e055      	b.n	8002774 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026ce:	d101      	bne.n	80026d4 <dir_next+0xe2>
 80026d0:	2301      	movs	r3, #1
 80026d2:	e04f      	b.n	8002774 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	f7ff fb4d 	bl	8001d74 <sync_window>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <dir_next+0xf2>
 80026e0:	2301      	movs	r3, #1
 80026e2:	e047      	b.n	8002774 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	3330      	adds	r3, #48	; 0x30
 80026e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026ec:	2100      	movs	r1, #0
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7ff f977 	bl	80019e2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80026f4:	2300      	movs	r3, #0
 80026f6:	613b      	str	r3, [r7, #16]
 80026f8:	6979      	ldr	r1, [r7, #20]
 80026fa:	68f8      	ldr	r0, [r7, #12]
 80026fc:	f7ff fc1a 	bl	8001f34 <clust2sect>
 8002700:	4602      	mov	r2, r0
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	62da      	str	r2, [r3, #44]	; 0x2c
 8002706:	e012      	b.n	800272e <dir_next+0x13c>
						fs->wflag = 1;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2201      	movs	r2, #1
 800270c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800270e:	68f8      	ldr	r0, [r7, #12]
 8002710:	f7ff fb30 	bl	8001d74 <sync_window>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <dir_next+0x12c>
 800271a:	2301      	movs	r3, #1
 800271c:	e02a      	b.n	8002774 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	3301      	adds	r3, #1
 8002722:	613b      	str	r3, [r7, #16]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002728:	1c5a      	adds	r2, r3, #1
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	62da      	str	r2, [r3, #44]	; 0x2c
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	895b      	ldrh	r3, [r3, #10]
 8002732:	461a      	mov	r2, r3
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	4293      	cmp	r3, r2
 8002738:	d3e6      	bcc.n	8002708 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	1ad2      	subs	r2, r2, r3
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	697a      	ldr	r2, [r7, #20]
 800274a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800274c:	6979      	ldr	r1, [r7, #20]
 800274e:	68f8      	ldr	r0, [r7, #12]
 8002750:	f7ff fbf0 	bl	8001f34 <clust2sect>
 8002754:	4602      	mov	r2, r0
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	68ba      	ldr	r2, [r7, #8]
 800275e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800276c:	441a      	add	r2, r3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8002772:	2300      	movs	r3, #0
}
 8002774:	4618      	mov	r0, r3
 8002776:	3718      	adds	r7, #24
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b086      	sub	sp, #24
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800278c:	2100      	movs	r1, #0
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f7ff feb4 	bl	80024fc <dir_sdi>
 8002794:	4603      	mov	r3, r0
 8002796:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8002798:	7dfb      	ldrb	r3, [r7, #23]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d12b      	bne.n	80027f6 <dir_alloc+0x7a>
		n = 0;
 800279e:	2300      	movs	r3, #0
 80027a0:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	4619      	mov	r1, r3
 80027a8:	68f8      	ldr	r0, [r7, #12]
 80027aa:	f7ff fb27 	bl	8001dfc <move_window>
 80027ae:	4603      	mov	r3, r0
 80027b0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80027b2:	7dfb      	ldrb	r3, [r7, #23]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d11d      	bne.n	80027f4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6a1b      	ldr	r3, [r3, #32]
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	2be5      	cmp	r3, #229	; 0xe5
 80027c0:	d004      	beq.n	80027cc <dir_alloc+0x50>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6a1b      	ldr	r3, [r3, #32]
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d107      	bne.n	80027dc <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	3301      	adds	r3, #1
 80027d0:	613b      	str	r3, [r7, #16]
 80027d2:	693a      	ldr	r2, [r7, #16]
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d102      	bne.n	80027e0 <dir_alloc+0x64>
 80027da:	e00c      	b.n	80027f6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80027dc:	2300      	movs	r3, #0
 80027de:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80027e0:	2101      	movs	r1, #1
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f7ff ff05 	bl	80025f2 <dir_next>
 80027e8:	4603      	mov	r3, r0
 80027ea:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80027ec:	7dfb      	ldrb	r3, [r7, #23]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d0d7      	beq.n	80027a2 <dir_alloc+0x26>
 80027f2:	e000      	b.n	80027f6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80027f4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80027f6:	7dfb      	ldrb	r3, [r7, #23]
 80027f8:	2b04      	cmp	r3, #4
 80027fa:	d101      	bne.n	8002800 <dir_alloc+0x84>
 80027fc:	2307      	movs	r3, #7
 80027fe:	75fb      	strb	r3, [r7, #23]
	return res;
 8002800:	7dfb      	ldrb	r3, [r7, #23]
}
 8002802:	4618      	mov	r0, r3
 8002804:	3718      	adds	r7, #24
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}

0800280a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800280a:	b580      	push	{r7, lr}
 800280c:	b084      	sub	sp, #16
 800280e:	af00      	add	r7, sp, #0
 8002810:	6078      	str	r0, [r7, #4]
 8002812:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	331a      	adds	r3, #26
 8002818:	4618      	mov	r0, r3
 800281a:	f7ff f83f 	bl	800189c <ld_word>
 800281e:	4603      	mov	r3, r0
 8002820:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	781b      	ldrb	r3, [r3, #0]
 8002826:	2b03      	cmp	r3, #3
 8002828:	d109      	bne.n	800283e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	3314      	adds	r3, #20
 800282e:	4618      	mov	r0, r3
 8002830:	f7ff f834 	bl	800189c <ld_word>
 8002834:	4603      	mov	r3, r0
 8002836:	041b      	lsls	r3, r3, #16
 8002838:	68fa      	ldr	r2, [r7, #12]
 800283a:	4313      	orrs	r3, r2
 800283c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800283e:	68fb      	ldr	r3, [r7, #12]
}
 8002840:	4618      	mov	r0, r3
 8002842:	3710      	adds	r7, #16
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}

08002848 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	331a      	adds	r3, #26
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	b292      	uxth	r2, r2
 800285c:	4611      	mov	r1, r2
 800285e:	4618      	mov	r0, r3
 8002860:	f7ff f857 	bl	8001912 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	2b03      	cmp	r3, #3
 800286a:	d109      	bne.n	8002880 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	f103 0214 	add.w	r2, r3, #20
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	0c1b      	lsrs	r3, r3, #16
 8002876:	b29b      	uxth	r3, r3
 8002878:	4619      	mov	r1, r3
 800287a:	4610      	mov	r0, r2
 800287c:	f7ff f849 	bl	8001912 <st_word>
	}
}
 8002880:	bf00      	nop
 8002882:	3710      	adds	r7, #16
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}

08002888 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b086      	sub	sp, #24
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8002892:	2304      	movs	r3, #4
 8002894:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800289c:	e03c      	b.n	8002918 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	69db      	ldr	r3, [r3, #28]
 80028a2:	4619      	mov	r1, r3
 80028a4:	6938      	ldr	r0, [r7, #16]
 80028a6:	f7ff faa9 	bl	8001dfc <move_window>
 80028aa:	4603      	mov	r3, r0
 80028ac:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80028ae:	7dfb      	ldrb	r3, [r7, #23]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d136      	bne.n	8002922 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6a1b      	ldr	r3, [r3, #32]
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 80028bc:	7bfb      	ldrb	r3, [r7, #15]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d102      	bne.n	80028c8 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 80028c2:	2304      	movs	r3, #4
 80028c4:	75fb      	strb	r3, [r7, #23]
 80028c6:	e031      	b.n	800292c <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6a1b      	ldr	r3, [r3, #32]
 80028cc:	330b      	adds	r3, #11
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80028d4:	73bb      	strb	r3, [r7, #14]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	7bba      	ldrb	r2, [r7, #14]
 80028da:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 80028dc:	7bfb      	ldrb	r3, [r7, #15]
 80028de:	2be5      	cmp	r3, #229	; 0xe5
 80028e0:	d011      	beq.n	8002906 <dir_read+0x7e>
 80028e2:	7bfb      	ldrb	r3, [r7, #15]
 80028e4:	2b2e      	cmp	r3, #46	; 0x2e
 80028e6:	d00e      	beq.n	8002906 <dir_read+0x7e>
 80028e8:	7bbb      	ldrb	r3, [r7, #14]
 80028ea:	2b0f      	cmp	r3, #15
 80028ec:	d00b      	beq.n	8002906 <dir_read+0x7e>
 80028ee:	7bbb      	ldrb	r3, [r7, #14]
 80028f0:	f023 0320 	bic.w	r3, r3, #32
 80028f4:	2b08      	cmp	r3, #8
 80028f6:	bf0c      	ite	eq
 80028f8:	2301      	moveq	r3, #1
 80028fa:	2300      	movne	r3, #0
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	461a      	mov	r2, r3
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	4293      	cmp	r3, r2
 8002904:	d00f      	beq.n	8002926 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8002906:	2100      	movs	r1, #0
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f7ff fe72 	bl	80025f2 <dir_next>
 800290e:	4603      	mov	r3, r0
 8002910:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8002912:	7dfb      	ldrb	r3, [r7, #23]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d108      	bne.n	800292a <dir_read+0xa2>
	while (dp->sect) {
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	69db      	ldr	r3, [r3, #28]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d1be      	bne.n	800289e <dir_read+0x16>
 8002920:	e004      	b.n	800292c <dir_read+0xa4>
		if (res != FR_OK) break;
 8002922:	bf00      	nop
 8002924:	e002      	b.n	800292c <dir_read+0xa4>
				break;
 8002926:	bf00      	nop
 8002928:	e000      	b.n	800292c <dir_read+0xa4>
		if (res != FR_OK) break;
 800292a:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800292c:	7dfb      	ldrb	r3, [r7, #23]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d002      	beq.n	8002938 <dir_read+0xb0>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	61da      	str	r2, [r3, #28]
	return res;
 8002938:	7dfb      	ldrb	r3, [r7, #23]
}
 800293a:	4618      	mov	r0, r3
 800293c:	3718      	adds	r7, #24
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}

08002942 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8002942:	b580      	push	{r7, lr}
 8002944:	b086      	sub	sp, #24
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8002950:	2100      	movs	r1, #0
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f7ff fdd2 	bl	80024fc <dir_sdi>
 8002958:	4603      	mov	r3, r0
 800295a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800295c:	7dfb      	ldrb	r3, [r7, #23]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <dir_find+0x24>
 8002962:	7dfb      	ldrb	r3, [r7, #23]
 8002964:	e03e      	b.n	80029e4 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	69db      	ldr	r3, [r3, #28]
 800296a:	4619      	mov	r1, r3
 800296c:	6938      	ldr	r0, [r7, #16]
 800296e:	f7ff fa45 	bl	8001dfc <move_window>
 8002972:	4603      	mov	r3, r0
 8002974:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8002976:	7dfb      	ldrb	r3, [r7, #23]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d12f      	bne.n	80029dc <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6a1b      	ldr	r3, [r3, #32]
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8002984:	7bfb      	ldrb	r3, [r7, #15]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d102      	bne.n	8002990 <dir_find+0x4e>
 800298a:	2304      	movs	r3, #4
 800298c:	75fb      	strb	r3, [r7, #23]
 800298e:	e028      	b.n	80029e2 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a1b      	ldr	r3, [r3, #32]
 8002994:	330b      	adds	r3, #11
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800299c:	b2da      	uxtb	r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6a1b      	ldr	r3, [r3, #32]
 80029a6:	330b      	adds	r3, #11
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	f003 0308 	and.w	r3, r3, #8
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d10a      	bne.n	80029c8 <dir_find+0x86>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6a18      	ldr	r0, [r3, #32]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	3324      	adds	r3, #36	; 0x24
 80029ba:	220b      	movs	r2, #11
 80029bc:	4619      	mov	r1, r3
 80029be:	f7ff f82b 	bl	8001a18 <mem_cmp>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d00b      	beq.n	80029e0 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80029c8:	2100      	movs	r1, #0
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f7ff fe11 	bl	80025f2 <dir_next>
 80029d0:	4603      	mov	r3, r0
 80029d2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80029d4:	7dfb      	ldrb	r3, [r7, #23]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d0c5      	beq.n	8002966 <dir_find+0x24>
 80029da:	e002      	b.n	80029e2 <dir_find+0xa0>
		if (res != FR_OK) break;
 80029dc:	bf00      	nop
 80029de:	e000      	b.n	80029e2 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80029e0:	bf00      	nop

	return res;
 80029e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3718      	adds	r7, #24
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}

080029ec <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80029fa:	2101      	movs	r1, #1
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f7ff febd 	bl	800277c <dir_alloc>
 8002a02:	4603      	mov	r3, r0
 8002a04:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8002a06:	7bfb      	ldrb	r3, [r7, #15]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d11c      	bne.n	8002a46 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	69db      	ldr	r3, [r3, #28]
 8002a10:	4619      	mov	r1, r3
 8002a12:	68b8      	ldr	r0, [r7, #8]
 8002a14:	f7ff f9f2 	bl	8001dfc <move_window>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8002a1c:	7bfb      	ldrb	r3, [r7, #15]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d111      	bne.n	8002a46 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a1b      	ldr	r3, [r3, #32]
 8002a26:	2220      	movs	r2, #32
 8002a28:	2100      	movs	r1, #0
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f7fe ffd9 	bl	80019e2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a18      	ldr	r0, [r3, #32]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	3324      	adds	r3, #36	; 0x24
 8002a38:	220b      	movs	r2, #11
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	f7fe ffb0 	bl	80019a0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	2201      	movs	r2, #1
 8002a44:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8002a46:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3710      	adds	r7, #16
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b086      	sub	sp, #24
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
 8002a58:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	69db      	ldr	r3, [r3, #28]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d04e      	beq.n	8002b06 <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	613b      	str	r3, [r7, #16]
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 8002a70:	e021      	b.n	8002ab6 <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a1a      	ldr	r2, [r3, #32]
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	1c59      	adds	r1, r3, #1
 8002a7a:	6179      	str	r1, [r7, #20]
 8002a7c:	4413      	add	r3, r2
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 8002a82:	7bfb      	ldrb	r3, [r7, #15]
 8002a84:	2b20      	cmp	r3, #32
 8002a86:	d100      	bne.n	8002a8a <get_fileinfo+0x3a>
 8002a88:	e015      	b.n	8002ab6 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8002a8a:	7bfb      	ldrb	r3, [r7, #15]
 8002a8c:	2b05      	cmp	r3, #5
 8002a8e:	d101      	bne.n	8002a94 <get_fileinfo+0x44>
 8002a90:	23e5      	movs	r3, #229	; 0xe5
 8002a92:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	2b09      	cmp	r3, #9
 8002a98:	d106      	bne.n	8002aa8 <get_fileinfo+0x58>
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	1c5a      	adds	r2, r3, #1
 8002a9e:	613a      	str	r2, [r7, #16]
 8002aa0:	683a      	ldr	r2, [r7, #0]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	222e      	movs	r2, #46	; 0x2e
 8002aa6:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	1c5a      	adds	r2, r3, #1
 8002aac:	613a      	str	r2, [r7, #16]
 8002aae:	683a      	ldr	r2, [r7, #0]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	7bfa      	ldrb	r2, [r7, #15]
 8002ab4:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	2b0a      	cmp	r3, #10
 8002aba:	d9da      	bls.n	8002a72 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 8002abc:	683a      	ldr	r2, [r7, #0]
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	4413      	add	r3, r2
 8002ac2:	3309      	adds	r3, #9
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a1b      	ldr	r3, [r3, #32]
 8002acc:	7ada      	ldrb	r2, [r3, #11]
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6a1b      	ldr	r3, [r3, #32]
 8002ad6:	331c      	adds	r3, #28
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f7fe fef7 	bl	80018cc <ld_dword>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6a1b      	ldr	r3, [r3, #32]
 8002ae8:	3316      	adds	r3, #22
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7fe feee 	bl	80018cc <ld_dword>
 8002af0:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	b29a      	uxth	r2, r3
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	80da      	strh	r2, [r3, #6]
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	0c1b      	lsrs	r3, r3, #16
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	809a      	strh	r2, [r3, #4]
 8002b04:	e000      	b.n	8002b08 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8002b06:	bf00      	nop
}
 8002b08:	3718      	adds	r7, #24
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
	...

08002b10 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b088      	sub	sp, #32
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	60fb      	str	r3, [r7, #12]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	3324      	adds	r3, #36	; 0x24
 8002b24:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8002b26:	220b      	movs	r2, #11
 8002b28:	2120      	movs	r1, #32
 8002b2a:	68b8      	ldr	r0, [r7, #8]
 8002b2c:	f7fe ff59 	bl	80019e2 <mem_set>
	si = i = 0; ni = 8;
 8002b30:	2300      	movs	r3, #0
 8002b32:	613b      	str	r3, [r7, #16]
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	61fb      	str	r3, [r7, #28]
 8002b38:	2308      	movs	r3, #8
 8002b3a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	1c5a      	adds	r2, r3, #1
 8002b40:	61fa      	str	r2, [r7, #28]
 8002b42:	68fa      	ldr	r2, [r7, #12]
 8002b44:	4413      	add	r3, r2
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8002b4a:	7efb      	ldrb	r3, [r7, #27]
 8002b4c:	2b20      	cmp	r3, #32
 8002b4e:	d94e      	bls.n	8002bee <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8002b50:	7efb      	ldrb	r3, [r7, #27]
 8002b52:	2b2f      	cmp	r3, #47	; 0x2f
 8002b54:	d006      	beq.n	8002b64 <create_name+0x54>
 8002b56:	7efb      	ldrb	r3, [r7, #27]
 8002b58:	2b5c      	cmp	r3, #92	; 0x5c
 8002b5a:	d110      	bne.n	8002b7e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8002b5c:	e002      	b.n	8002b64 <create_name+0x54>
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	3301      	adds	r3, #1
 8002b62:	61fb      	str	r3, [r7, #28]
 8002b64:	68fa      	ldr	r2, [r7, #12]
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	4413      	add	r3, r2
 8002b6a:	781b      	ldrb	r3, [r3, #0]
 8002b6c:	2b2f      	cmp	r3, #47	; 0x2f
 8002b6e:	d0f6      	beq.n	8002b5e <create_name+0x4e>
 8002b70:	68fa      	ldr	r2, [r7, #12]
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	4413      	add	r3, r2
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	2b5c      	cmp	r3, #92	; 0x5c
 8002b7a:	d0f0      	beq.n	8002b5e <create_name+0x4e>
			break;
 8002b7c:	e038      	b.n	8002bf0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8002b7e:	7efb      	ldrb	r3, [r7, #27]
 8002b80:	2b2e      	cmp	r3, #46	; 0x2e
 8002b82:	d003      	beq.n	8002b8c <create_name+0x7c>
 8002b84:	693a      	ldr	r2, [r7, #16]
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d30c      	bcc.n	8002ba6 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	2b0b      	cmp	r3, #11
 8002b90:	d002      	beq.n	8002b98 <create_name+0x88>
 8002b92:	7efb      	ldrb	r3, [r7, #27]
 8002b94:	2b2e      	cmp	r3, #46	; 0x2e
 8002b96:	d001      	beq.n	8002b9c <create_name+0x8c>
 8002b98:	2306      	movs	r3, #6
 8002b9a:	e044      	b.n	8002c26 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8002b9c:	2308      	movs	r3, #8
 8002b9e:	613b      	str	r3, [r7, #16]
 8002ba0:	230b      	movs	r3, #11
 8002ba2:	617b      	str	r3, [r7, #20]
			continue;
 8002ba4:	e022      	b.n	8002bec <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8002ba6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	da04      	bge.n	8002bb8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8002bae:	7efb      	ldrb	r3, [r7, #27]
 8002bb0:	3b80      	subs	r3, #128	; 0x80
 8002bb2:	4a1f      	ldr	r2, [pc, #124]	; (8002c30 <create_name+0x120>)
 8002bb4:	5cd3      	ldrb	r3, [r2, r3]
 8002bb6:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8002bb8:	7efb      	ldrb	r3, [r7, #27]
 8002bba:	4619      	mov	r1, r3
 8002bbc:	481d      	ldr	r0, [pc, #116]	; (8002c34 <create_name+0x124>)
 8002bbe:	f7fe ff52 	bl	8001a66 <chk_chr>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d001      	beq.n	8002bcc <create_name+0xbc>
 8002bc8:	2306      	movs	r3, #6
 8002bca:	e02c      	b.n	8002c26 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8002bcc:	7efb      	ldrb	r3, [r7, #27]
 8002bce:	2b60      	cmp	r3, #96	; 0x60
 8002bd0:	d905      	bls.n	8002bde <create_name+0xce>
 8002bd2:	7efb      	ldrb	r3, [r7, #27]
 8002bd4:	2b7a      	cmp	r3, #122	; 0x7a
 8002bd6:	d802      	bhi.n	8002bde <create_name+0xce>
 8002bd8:	7efb      	ldrb	r3, [r7, #27]
 8002bda:	3b20      	subs	r3, #32
 8002bdc:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	1c5a      	adds	r2, r3, #1
 8002be2:	613a      	str	r2, [r7, #16]
 8002be4:	68ba      	ldr	r2, [r7, #8]
 8002be6:	4413      	add	r3, r2
 8002be8:	7efa      	ldrb	r2, [r7, #27]
 8002bea:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8002bec:	e7a6      	b.n	8002b3c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8002bee:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8002bf0:	68fa      	ldr	r2, [r7, #12]
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	441a      	add	r2, r3
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d101      	bne.n	8002c04 <create_name+0xf4>
 8002c00:	2306      	movs	r3, #6
 8002c02:	e010      	b.n	8002c26 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	2be5      	cmp	r3, #229	; 0xe5
 8002c0a:	d102      	bne.n	8002c12 <create_name+0x102>
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	2205      	movs	r2, #5
 8002c10:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8002c12:	7efb      	ldrb	r3, [r7, #27]
 8002c14:	2b20      	cmp	r3, #32
 8002c16:	d801      	bhi.n	8002c1c <create_name+0x10c>
 8002c18:	2204      	movs	r2, #4
 8002c1a:	e000      	b.n	8002c1e <create_name+0x10e>
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	330b      	adds	r3, #11
 8002c22:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8002c24:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3720      	adds	r7, #32
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	0800eb50 	.word	0x0800eb50
 8002c34:	0800e628 	.word	0x0800e628

08002c38 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b086      	sub	sp, #24
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8002c4c:	e002      	b.n	8002c54 <follow_path+0x1c>
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	3301      	adds	r3, #1
 8002c52:	603b      	str	r3, [r7, #0]
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	2b2f      	cmp	r3, #47	; 0x2f
 8002c5a:	d0f8      	beq.n	8002c4e <follow_path+0x16>
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	781b      	ldrb	r3, [r3, #0]
 8002c60:	2b5c      	cmp	r3, #92	; 0x5c
 8002c62:	d0f4      	beq.n	8002c4e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	2200      	movs	r2, #0
 8002c68:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	2b1f      	cmp	r3, #31
 8002c70:	d80a      	bhi.n	8002c88 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2280      	movs	r2, #128	; 0x80
 8002c76:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f7ff fc3d 	bl	80024fc <dir_sdi>
 8002c82:	4603      	mov	r3, r0
 8002c84:	75fb      	strb	r3, [r7, #23]
 8002c86:	e043      	b.n	8002d10 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8002c88:	463b      	mov	r3, r7
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	f7ff ff3f 	bl	8002b10 <create_name>
 8002c92:	4603      	mov	r3, r0
 8002c94:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8002c96:	7dfb      	ldrb	r3, [r7, #23]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d134      	bne.n	8002d06 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f7ff fe50 	bl	8002942 <dir_find>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8002cac:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8002cae:	7dfb      	ldrb	r3, [r7, #23]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d00a      	beq.n	8002cca <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8002cb4:	7dfb      	ldrb	r3, [r7, #23]
 8002cb6:	2b04      	cmp	r3, #4
 8002cb8:	d127      	bne.n	8002d0a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8002cba:	7afb      	ldrb	r3, [r7, #11]
 8002cbc:	f003 0304 	and.w	r3, r3, #4
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d122      	bne.n	8002d0a <follow_path+0xd2>
 8002cc4:	2305      	movs	r3, #5
 8002cc6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8002cc8:	e01f      	b.n	8002d0a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8002cca:	7afb      	ldrb	r3, [r7, #11]
 8002ccc:	f003 0304 	and.w	r3, r3, #4
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d11c      	bne.n	8002d0e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	799b      	ldrb	r3, [r3, #6]
 8002cd8:	f003 0310 	and.w	r3, r3, #16
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d102      	bne.n	8002ce6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8002ce0:	2305      	movs	r3, #5
 8002ce2:	75fb      	strb	r3, [r7, #23]
 8002ce4:	e014      	b.n	8002d10 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	695b      	ldr	r3, [r3, #20]
 8002cf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cf4:	4413      	add	r3, r2
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	68f8      	ldr	r0, [r7, #12]
 8002cfa:	f7ff fd86 	bl	800280a <ld_clust>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8002d04:	e7c0      	b.n	8002c88 <follow_path+0x50>
			if (res != FR_OK) break;
 8002d06:	bf00      	nop
 8002d08:	e002      	b.n	8002d10 <follow_path+0xd8>
				break;
 8002d0a:	bf00      	nop
 8002d0c:	e000      	b.n	8002d10 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8002d0e:	bf00      	nop
			}
		}
	}

	return res;
 8002d10:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	3718      	adds	r7, #24
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8002d1a:	b480      	push	{r7}
 8002d1c:	b087      	sub	sp, #28
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8002d22:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002d26:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d031      	beq.n	8002d94 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	617b      	str	r3, [r7, #20]
 8002d36:	e002      	b.n	8002d3e <get_ldnumber+0x24>
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	3301      	adds	r3, #1
 8002d3c:	617b      	str	r3, [r7, #20]
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	2b20      	cmp	r3, #32
 8002d44:	d903      	bls.n	8002d4e <get_ldnumber+0x34>
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	2b3a      	cmp	r3, #58	; 0x3a
 8002d4c:	d1f4      	bne.n	8002d38 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	2b3a      	cmp	r3, #58	; 0x3a
 8002d54:	d11c      	bne.n	8002d90 <get_ldnumber+0x76>
			tp = *path;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	1c5a      	adds	r2, r3, #1
 8002d60:	60fa      	str	r2, [r7, #12]
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	3b30      	subs	r3, #48	; 0x30
 8002d66:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	2b09      	cmp	r3, #9
 8002d6c:	d80e      	bhi.n	8002d8c <get_ldnumber+0x72>
 8002d6e:	68fa      	ldr	r2, [r7, #12]
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d10a      	bne.n	8002d8c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d107      	bne.n	8002d8c <get_ldnumber+0x72>
					vol = (int)i;
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	3301      	adds	r3, #1
 8002d84:	617b      	str	r3, [r7, #20]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	697a      	ldr	r2, [r7, #20]
 8002d8a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	e002      	b.n	8002d96 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8002d90:	2300      	movs	r3, #0
 8002d92:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8002d94:	693b      	ldr	r3, [r7, #16]
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	371c      	adds	r7, #28
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
	...

08002da4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2200      	movs	r2, #0
 8002db2:	70da      	strb	r2, [r3, #3]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002dba:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8002dbc:	6839      	ldr	r1, [r7, #0]
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f7ff f81c 	bl	8001dfc <move_window>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d001      	beq.n	8002dce <check_fs+0x2a>
 8002dca:	2304      	movs	r3, #4
 8002dcc:	e038      	b.n	8002e40 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	3330      	adds	r3, #48	; 0x30
 8002dd2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7fe fd60 	bl	800189c <ld_word>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	461a      	mov	r2, r3
 8002de0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d001      	beq.n	8002dec <check_fs+0x48>
 8002de8:	2303      	movs	r3, #3
 8002dea:	e029      	b.n	8002e40 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002df2:	2be9      	cmp	r3, #233	; 0xe9
 8002df4:	d009      	beq.n	8002e0a <check_fs+0x66>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002dfc:	2beb      	cmp	r3, #235	; 0xeb
 8002dfe:	d11e      	bne.n	8002e3e <check_fs+0x9a>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8002e06:	2b90      	cmp	r3, #144	; 0x90
 8002e08:	d119      	bne.n	8002e3e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	3330      	adds	r3, #48	; 0x30
 8002e0e:	3336      	adds	r3, #54	; 0x36
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7fe fd5b 	bl	80018cc <ld_dword>
 8002e16:	4603      	mov	r3, r0
 8002e18:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002e1c:	4a0a      	ldr	r2, [pc, #40]	; (8002e48 <check_fs+0xa4>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d101      	bne.n	8002e26 <check_fs+0x82>
 8002e22:	2300      	movs	r3, #0
 8002e24:	e00c      	b.n	8002e40 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	3330      	adds	r3, #48	; 0x30
 8002e2a:	3352      	adds	r3, #82	; 0x52
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f7fe fd4d 	bl	80018cc <ld_dword>
 8002e32:	4603      	mov	r3, r0
 8002e34:	4a05      	ldr	r2, [pc, #20]	; (8002e4c <check_fs+0xa8>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d101      	bne.n	8002e3e <check_fs+0x9a>
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	e000      	b.n	8002e40 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8002e3e:	2302      	movs	r3, #2
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3708      	adds	r7, #8
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	00544146 	.word	0x00544146
 8002e4c:	33544146 	.word	0x33544146

08002e50 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b096      	sub	sp, #88	; 0x58
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	60b9      	str	r1, [r7, #8]
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	2200      	movs	r2, #0
 8002e62:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8002e64:	68f8      	ldr	r0, [r7, #12]
 8002e66:	f7ff ff58 	bl	8002d1a <get_ldnumber>
 8002e6a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8002e6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	da01      	bge.n	8002e76 <find_volume+0x26>
 8002e72:	230b      	movs	r3, #11
 8002e74:	e22d      	b.n	80032d2 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8002e76:	4aa1      	ldr	r2, [pc, #644]	; (80030fc <find_volume+0x2ac>)
 8002e78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e7e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8002e80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d101      	bne.n	8002e8a <find_volume+0x3a>
 8002e86:	230c      	movs	r3, #12
 8002e88:	e223      	b.n	80032d2 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e8e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8002e90:	79fb      	ldrb	r3, [r7, #7]
 8002e92:	f023 0301 	bic.w	r3, r3, #1
 8002e96:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8002e98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d01a      	beq.n	8002ed6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8002ea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ea2:	785b      	ldrb	r3, [r3, #1]
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7fe fc25 	bl	80016f4 <disk_status>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8002eb0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002eb4:	f003 0301 	and.w	r3, r3, #1
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d10c      	bne.n	8002ed6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8002ebc:	79fb      	ldrb	r3, [r7, #7]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d007      	beq.n	8002ed2 <find_volume+0x82>
 8002ec2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002ec6:	f003 0304 	and.w	r3, r3, #4
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d001      	beq.n	8002ed2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8002ece:	230a      	movs	r3, #10
 8002ed0:	e1ff      	b.n	80032d2 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	e1fd      	b.n	80032d2 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8002ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ed8:	2200      	movs	r2, #0
 8002eda:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8002edc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ede:	b2da      	uxtb	r2, r3
 8002ee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ee2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8002ee4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ee6:	785b      	ldrb	r3, [r3, #1]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7fe fc1d 	bl	8001728 <disk_initialize>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8002ef4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002ef8:	f003 0301 	and.w	r3, r3, #1
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d001      	beq.n	8002f04 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8002f00:	2303      	movs	r3, #3
 8002f02:	e1e6      	b.n	80032d2 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8002f04:	79fb      	ldrb	r3, [r7, #7]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d007      	beq.n	8002f1a <find_volume+0xca>
 8002f0a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002f0e:	f003 0304 	and.w	r3, r3, #4
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d001      	beq.n	8002f1a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8002f16:	230a      	movs	r3, #10
 8002f18:	e1db      	b.n	80032d2 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8002f1e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002f20:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002f22:	f7ff ff3f 	bl	8002da4 <check_fs>
 8002f26:	4603      	mov	r3, r0
 8002f28:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8002f2c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d149      	bne.n	8002fc8 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8002f34:	2300      	movs	r3, #0
 8002f36:	643b      	str	r3, [r7, #64]	; 0x40
 8002f38:	e01e      	b.n	8002f78 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8002f3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f3c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002f40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f42:	011b      	lsls	r3, r3, #4
 8002f44:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8002f48:	4413      	add	r3, r2
 8002f4a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8002f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f4e:	3304      	adds	r3, #4
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d006      	beq.n	8002f64 <find_volume+0x114>
 8002f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f58:	3308      	adds	r3, #8
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f7fe fcb6 	bl	80018cc <ld_dword>
 8002f60:	4602      	mov	r2, r0
 8002f62:	e000      	b.n	8002f66 <find_volume+0x116>
 8002f64:	2200      	movs	r2, #0
 8002f66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	3358      	adds	r3, #88	; 0x58
 8002f6c:	443b      	add	r3, r7
 8002f6e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8002f72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f74:	3301      	adds	r3, #1
 8002f76:	643b      	str	r3, [r7, #64]	; 0x40
 8002f78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f7a:	2b03      	cmp	r3, #3
 8002f7c:	d9dd      	bls.n	8002f3a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8002f7e:	2300      	movs	r3, #0
 8002f80:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8002f82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d002      	beq.n	8002f8e <find_volume+0x13e>
 8002f88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8002f8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	3358      	adds	r3, #88	; 0x58
 8002f94:	443b      	add	r3, r7
 8002f96:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8002f9a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8002f9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d005      	beq.n	8002fae <find_volume+0x15e>
 8002fa2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002fa4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002fa6:	f7ff fefd 	bl	8002da4 <check_fs>
 8002faa:	4603      	mov	r3, r0
 8002fac:	e000      	b.n	8002fb0 <find_volume+0x160>
 8002fae:	2303      	movs	r3, #3
 8002fb0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8002fb4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d905      	bls.n	8002fc8 <find_volume+0x178>
 8002fbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fbe:	3301      	adds	r3, #1
 8002fc0:	643b      	str	r3, [r7, #64]	; 0x40
 8002fc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fc4:	2b03      	cmp	r3, #3
 8002fc6:	d9e2      	bls.n	8002f8e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8002fc8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002fcc:	2b04      	cmp	r3, #4
 8002fce:	d101      	bne.n	8002fd4 <find_volume+0x184>
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e17e      	b.n	80032d2 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8002fd4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d901      	bls.n	8002fe0 <find_volume+0x190>
 8002fdc:	230d      	movs	r3, #13
 8002fde:	e178      	b.n	80032d2 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8002fe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fe2:	3330      	adds	r3, #48	; 0x30
 8002fe4:	330b      	adds	r3, #11
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f7fe fc58 	bl	800189c <ld_word>
 8002fec:	4603      	mov	r3, r0
 8002fee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ff2:	d001      	beq.n	8002ff8 <find_volume+0x1a8>
 8002ff4:	230d      	movs	r3, #13
 8002ff6:	e16c      	b.n	80032d2 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8002ff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ffa:	3330      	adds	r3, #48	; 0x30
 8002ffc:	3316      	adds	r3, #22
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7fe fc4c 	bl	800189c <ld_word>
 8003004:	4603      	mov	r3, r0
 8003006:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8003008:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800300a:	2b00      	cmp	r3, #0
 800300c:	d106      	bne.n	800301c <find_volume+0x1cc>
 800300e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003010:	3330      	adds	r3, #48	; 0x30
 8003012:	3324      	adds	r3, #36	; 0x24
 8003014:	4618      	mov	r0, r3
 8003016:	f7fe fc59 	bl	80018cc <ld_dword>
 800301a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800301c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800301e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003020:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8003022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003024:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8003028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800302a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800302c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800302e:	789b      	ldrb	r3, [r3, #2]
 8003030:	2b01      	cmp	r3, #1
 8003032:	d005      	beq.n	8003040 <find_volume+0x1f0>
 8003034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003036:	789b      	ldrb	r3, [r3, #2]
 8003038:	2b02      	cmp	r3, #2
 800303a:	d001      	beq.n	8003040 <find_volume+0x1f0>
 800303c:	230d      	movs	r3, #13
 800303e:	e148      	b.n	80032d2 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8003040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003042:	789b      	ldrb	r3, [r3, #2]
 8003044:	461a      	mov	r2, r3
 8003046:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003048:	fb02 f303 	mul.w	r3, r2, r3
 800304c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800304e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003050:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003054:	b29a      	uxth	r2, r3
 8003056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003058:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800305a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800305c:	895b      	ldrh	r3, [r3, #10]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d008      	beq.n	8003074 <find_volume+0x224>
 8003062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003064:	895b      	ldrh	r3, [r3, #10]
 8003066:	461a      	mov	r2, r3
 8003068:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800306a:	895b      	ldrh	r3, [r3, #10]
 800306c:	3b01      	subs	r3, #1
 800306e:	4013      	ands	r3, r2
 8003070:	2b00      	cmp	r3, #0
 8003072:	d001      	beq.n	8003078 <find_volume+0x228>
 8003074:	230d      	movs	r3, #13
 8003076:	e12c      	b.n	80032d2 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8003078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800307a:	3330      	adds	r3, #48	; 0x30
 800307c:	3311      	adds	r3, #17
 800307e:	4618      	mov	r0, r3
 8003080:	f7fe fc0c 	bl	800189c <ld_word>
 8003084:	4603      	mov	r3, r0
 8003086:	461a      	mov	r2, r3
 8003088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800308a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800308c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800308e:	891b      	ldrh	r3, [r3, #8]
 8003090:	f003 030f 	and.w	r3, r3, #15
 8003094:	b29b      	uxth	r3, r3
 8003096:	2b00      	cmp	r3, #0
 8003098:	d001      	beq.n	800309e <find_volume+0x24e>
 800309a:	230d      	movs	r3, #13
 800309c:	e119      	b.n	80032d2 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800309e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030a0:	3330      	adds	r3, #48	; 0x30
 80030a2:	3313      	adds	r3, #19
 80030a4:	4618      	mov	r0, r3
 80030a6:	f7fe fbf9 	bl	800189c <ld_word>
 80030aa:	4603      	mov	r3, r0
 80030ac:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80030ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d106      	bne.n	80030c2 <find_volume+0x272>
 80030b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030b6:	3330      	adds	r3, #48	; 0x30
 80030b8:	3320      	adds	r3, #32
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7fe fc06 	bl	80018cc <ld_dword>
 80030c0:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80030c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030c4:	3330      	adds	r3, #48	; 0x30
 80030c6:	330e      	adds	r3, #14
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7fe fbe7 	bl	800189c <ld_word>
 80030ce:	4603      	mov	r3, r0
 80030d0:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80030d2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d101      	bne.n	80030dc <find_volume+0x28c>
 80030d8:	230d      	movs	r3, #13
 80030da:	e0fa      	b.n	80032d2 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80030dc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80030de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80030e0:	4413      	add	r3, r2
 80030e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80030e4:	8912      	ldrh	r2, [r2, #8]
 80030e6:	0912      	lsrs	r2, r2, #4
 80030e8:	b292      	uxth	r2, r2
 80030ea:	4413      	add	r3, r2
 80030ec:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80030ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80030f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d204      	bcs.n	8003100 <find_volume+0x2b0>
 80030f6:	230d      	movs	r3, #13
 80030f8:	e0eb      	b.n	80032d2 <find_volume+0x482>
 80030fa:	bf00      	nop
 80030fc:	20000644 	.word	0x20000644
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8003100:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003108:	8952      	ldrh	r2, [r2, #10]
 800310a:	fbb3 f3f2 	udiv	r3, r3, r2
 800310e:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8003110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003112:	2b00      	cmp	r3, #0
 8003114:	d101      	bne.n	800311a <find_volume+0x2ca>
 8003116:	230d      	movs	r3, #13
 8003118:	e0db      	b.n	80032d2 <find_volume+0x482>
		fmt = FS_FAT32;
 800311a:	2303      	movs	r3, #3
 800311c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8003120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003122:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8003126:	4293      	cmp	r3, r2
 8003128:	d802      	bhi.n	8003130 <find_volume+0x2e0>
 800312a:	2302      	movs	r3, #2
 800312c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8003130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003132:	f640 72f5 	movw	r2, #4085	; 0xff5
 8003136:	4293      	cmp	r3, r2
 8003138:	d802      	bhi.n	8003140 <find_volume+0x2f0>
 800313a:	2301      	movs	r3, #1
 800313c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8003140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003142:	1c9a      	adds	r2, r3, #2
 8003144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003146:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8003148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800314a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800314c:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800314e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8003150:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003152:	441a      	add	r2, r3
 8003154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003156:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8003158:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800315a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800315c:	441a      	add	r2, r3
 800315e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003160:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8003162:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003166:	2b03      	cmp	r3, #3
 8003168:	d11e      	bne.n	80031a8 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800316a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800316c:	3330      	adds	r3, #48	; 0x30
 800316e:	332a      	adds	r3, #42	; 0x2a
 8003170:	4618      	mov	r0, r3
 8003172:	f7fe fb93 	bl	800189c <ld_word>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d001      	beq.n	8003180 <find_volume+0x330>
 800317c:	230d      	movs	r3, #13
 800317e:	e0a8      	b.n	80032d2 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8003180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003182:	891b      	ldrh	r3, [r3, #8]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d001      	beq.n	800318c <find_volume+0x33c>
 8003188:	230d      	movs	r3, #13
 800318a:	e0a2      	b.n	80032d2 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800318c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800318e:	3330      	adds	r3, #48	; 0x30
 8003190:	332c      	adds	r3, #44	; 0x2c
 8003192:	4618      	mov	r0, r3
 8003194:	f7fe fb9a 	bl	80018cc <ld_dword>
 8003198:	4602      	mov	r2, r0
 800319a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800319c:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800319e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031a0:	695b      	ldr	r3, [r3, #20]
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	647b      	str	r3, [r7, #68]	; 0x44
 80031a6:	e01f      	b.n	80031e8 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80031a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031aa:	891b      	ldrh	r3, [r3, #8]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d101      	bne.n	80031b4 <find_volume+0x364>
 80031b0:	230d      	movs	r3, #13
 80031b2:	e08e      	b.n	80032d2 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80031b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031b6:	6a1a      	ldr	r2, [r3, #32]
 80031b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80031ba:	441a      	add	r2, r3
 80031bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031be:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80031c0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80031c4:	2b02      	cmp	r3, #2
 80031c6:	d103      	bne.n	80031d0 <find_volume+0x380>
 80031c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031ca:	695b      	ldr	r3, [r3, #20]
 80031cc:	005b      	lsls	r3, r3, #1
 80031ce:	e00a      	b.n	80031e6 <find_volume+0x396>
 80031d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031d2:	695a      	ldr	r2, [r3, #20]
 80031d4:	4613      	mov	r3, r2
 80031d6:	005b      	lsls	r3, r3, #1
 80031d8:	4413      	add	r3, r2
 80031da:	085a      	lsrs	r2, r3, #1
 80031dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031de:	695b      	ldr	r3, [r3, #20]
 80031e0:	f003 0301 	and.w	r3, r3, #1
 80031e4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80031e6:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80031e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031ea:	699a      	ldr	r2, [r3, #24]
 80031ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80031ee:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80031f2:	0a5b      	lsrs	r3, r3, #9
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d201      	bcs.n	80031fc <find_volume+0x3ac>
 80031f8:	230d      	movs	r3, #13
 80031fa:	e06a      	b.n	80032d2 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80031fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003202:	611a      	str	r2, [r3, #16]
 8003204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003206:	691a      	ldr	r2, [r3, #16]
 8003208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800320a:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800320c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800320e:	2280      	movs	r2, #128	; 0x80
 8003210:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8003212:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003216:	2b03      	cmp	r3, #3
 8003218:	d149      	bne.n	80032ae <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800321a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800321c:	3330      	adds	r3, #48	; 0x30
 800321e:	3330      	adds	r3, #48	; 0x30
 8003220:	4618      	mov	r0, r3
 8003222:	f7fe fb3b 	bl	800189c <ld_word>
 8003226:	4603      	mov	r3, r0
 8003228:	2b01      	cmp	r3, #1
 800322a:	d140      	bne.n	80032ae <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800322c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800322e:	3301      	adds	r3, #1
 8003230:	4619      	mov	r1, r3
 8003232:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003234:	f7fe fde2 	bl	8001dfc <move_window>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d137      	bne.n	80032ae <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800323e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003240:	2200      	movs	r2, #0
 8003242:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8003244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003246:	3330      	adds	r3, #48	; 0x30
 8003248:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800324c:	4618      	mov	r0, r3
 800324e:	f7fe fb25 	bl	800189c <ld_word>
 8003252:	4603      	mov	r3, r0
 8003254:	461a      	mov	r2, r3
 8003256:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800325a:	429a      	cmp	r2, r3
 800325c:	d127      	bne.n	80032ae <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800325e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003260:	3330      	adds	r3, #48	; 0x30
 8003262:	4618      	mov	r0, r3
 8003264:	f7fe fb32 	bl	80018cc <ld_dword>
 8003268:	4603      	mov	r3, r0
 800326a:	4a1c      	ldr	r2, [pc, #112]	; (80032dc <find_volume+0x48c>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d11e      	bne.n	80032ae <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8003270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003272:	3330      	adds	r3, #48	; 0x30
 8003274:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8003278:	4618      	mov	r0, r3
 800327a:	f7fe fb27 	bl	80018cc <ld_dword>
 800327e:	4603      	mov	r3, r0
 8003280:	4a17      	ldr	r2, [pc, #92]	; (80032e0 <find_volume+0x490>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d113      	bne.n	80032ae <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8003286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003288:	3330      	adds	r3, #48	; 0x30
 800328a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800328e:	4618      	mov	r0, r3
 8003290:	f7fe fb1c 	bl	80018cc <ld_dword>
 8003294:	4602      	mov	r2, r0
 8003296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003298:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800329a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800329c:	3330      	adds	r3, #48	; 0x30
 800329e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80032a2:	4618      	mov	r0, r3
 80032a4:	f7fe fb12 	bl	80018cc <ld_dword>
 80032a8:	4602      	mov	r2, r0
 80032aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ac:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80032ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032b0:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80032b4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80032b6:	4b0b      	ldr	r3, [pc, #44]	; (80032e4 <find_volume+0x494>)
 80032b8:	881b      	ldrh	r3, [r3, #0]
 80032ba:	3301      	adds	r3, #1
 80032bc:	b29a      	uxth	r2, r3
 80032be:	4b09      	ldr	r3, [pc, #36]	; (80032e4 <find_volume+0x494>)
 80032c0:	801a      	strh	r2, [r3, #0]
 80032c2:	4b08      	ldr	r3, [pc, #32]	; (80032e4 <find_volume+0x494>)
 80032c4:	881a      	ldrh	r2, [r3, #0]
 80032c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032c8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80032ca:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80032cc:	f7fe fd2e 	bl	8001d2c <clear_lock>
#endif
	return FR_OK;
 80032d0:	2300      	movs	r3, #0
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3758      	adds	r7, #88	; 0x58
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	41615252 	.word	0x41615252
 80032e0:	61417272 	.word	0x61417272
 80032e4:	20000648 	.word	0x20000648

080032e8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80032f2:	2309      	movs	r3, #9
 80032f4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d01c      	beq.n	8003336 <validate+0x4e>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d018      	beq.n	8003336 <validate+0x4e>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d013      	beq.n	8003336 <validate+0x4e>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	889a      	ldrh	r2, [r3, #4]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	88db      	ldrh	r3, [r3, #6]
 8003318:	429a      	cmp	r2, r3
 800331a:	d10c      	bne.n	8003336 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	785b      	ldrb	r3, [r3, #1]
 8003322:	4618      	mov	r0, r3
 8003324:	f7fe f9e6 	bl	80016f4 <disk_status>
 8003328:	4603      	mov	r3, r0
 800332a:	f003 0301 	and.w	r3, r3, #1
 800332e:	2b00      	cmp	r3, #0
 8003330:	d101      	bne.n	8003336 <validate+0x4e>
			res = FR_OK;
 8003332:	2300      	movs	r3, #0
 8003334:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8003336:	7bfb      	ldrb	r3, [r7, #15]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d102      	bne.n	8003342 <validate+0x5a>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	e000      	b.n	8003344 <validate+0x5c>
 8003342:	2300      	movs	r3, #0
 8003344:	683a      	ldr	r2, [r7, #0]
 8003346:	6013      	str	r3, [r2, #0]
	return res;
 8003348:	7bfb      	ldrb	r3, [r7, #15]
}
 800334a:	4618      	mov	r0, r3
 800334c:	3710      	adds	r7, #16
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
	...

08003354 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b088      	sub	sp, #32
 8003358:	af00      	add	r7, sp, #0
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	4613      	mov	r3, r2
 8003360:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8003366:	f107 0310 	add.w	r3, r7, #16
 800336a:	4618      	mov	r0, r3
 800336c:	f7ff fcd5 	bl	8002d1a <get_ldnumber>
 8003370:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	2b00      	cmp	r3, #0
 8003376:	da01      	bge.n	800337c <f_mount+0x28>
 8003378:	230b      	movs	r3, #11
 800337a:	e02b      	b.n	80033d4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800337c:	4a17      	ldr	r2, [pc, #92]	; (80033dc <f_mount+0x88>)
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003384:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8003386:	69bb      	ldr	r3, [r7, #24]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d005      	beq.n	8003398 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800338c:	69b8      	ldr	r0, [r7, #24]
 800338e:	f7fe fccd 	bl	8001d2c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8003392:	69bb      	ldr	r3, [r7, #24]
 8003394:	2200      	movs	r2, #0
 8003396:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d002      	beq.n	80033a4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2200      	movs	r2, #0
 80033a2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80033a4:	68fa      	ldr	r2, [r7, #12]
 80033a6:	490d      	ldr	r1, [pc, #52]	; (80033dc <f_mount+0x88>)
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d002      	beq.n	80033ba <f_mount+0x66>
 80033b4:	79fb      	ldrb	r3, [r7, #7]
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d001      	beq.n	80033be <f_mount+0x6a>
 80033ba:	2300      	movs	r3, #0
 80033bc:	e00a      	b.n	80033d4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80033be:	f107 010c 	add.w	r1, r7, #12
 80033c2:	f107 0308 	add.w	r3, r7, #8
 80033c6:	2200      	movs	r2, #0
 80033c8:	4618      	mov	r0, r3
 80033ca:	f7ff fd41 	bl	8002e50 <find_volume>
 80033ce:	4603      	mov	r3, r0
 80033d0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80033d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3720      	adds	r7, #32
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	20000644 	.word	0x20000644

080033e0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b098      	sub	sp, #96	; 0x60
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	60b9      	str	r1, [r7, #8]
 80033ea:	4613      	mov	r3, r2
 80033ec:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d101      	bne.n	80033f8 <f_open+0x18>
 80033f4:	2309      	movs	r3, #9
 80033f6:	e1ac      	b.n	8003752 <f_open+0x372>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80033f8:	79fb      	ldrb	r3, [r7, #7]
 80033fa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80033fe:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8003400:	79fa      	ldrb	r2, [r7, #7]
 8003402:	f107 0110 	add.w	r1, r7, #16
 8003406:	f107 0308 	add.w	r3, r7, #8
 800340a:	4618      	mov	r0, r3
 800340c:	f7ff fd20 	bl	8002e50 <find_volume>
 8003410:	4603      	mov	r3, r0
 8003412:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8003416:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800341a:	2b00      	cmp	r3, #0
 800341c:	f040 8190 	bne.w	8003740 <f_open+0x360>
		dj.obj.fs = fs;
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8003424:	68ba      	ldr	r2, [r7, #8]
 8003426:	f107 0314 	add.w	r3, r7, #20
 800342a:	4611      	mov	r1, r2
 800342c:	4618      	mov	r0, r3
 800342e:	f7ff fc03 	bl	8002c38 <follow_path>
 8003432:	4603      	mov	r3, r0
 8003434:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8003438:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800343c:	2b00      	cmp	r3, #0
 800343e:	d11a      	bne.n	8003476 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8003440:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8003444:	b25b      	sxtb	r3, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	da03      	bge.n	8003452 <f_open+0x72>
				res = FR_INVALID_NAME;
 800344a:	2306      	movs	r3, #6
 800344c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003450:	e011      	b.n	8003476 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8003452:	79fb      	ldrb	r3, [r7, #7]
 8003454:	f023 0301 	bic.w	r3, r3, #1
 8003458:	2b00      	cmp	r3, #0
 800345a:	bf14      	ite	ne
 800345c:	2301      	movne	r3, #1
 800345e:	2300      	moveq	r3, #0
 8003460:	b2db      	uxtb	r3, r3
 8003462:	461a      	mov	r2, r3
 8003464:	f107 0314 	add.w	r3, r7, #20
 8003468:	4611      	mov	r1, r2
 800346a:	4618      	mov	r0, r3
 800346c:	f7fe fb16 	bl	8001a9c <chk_lock>
 8003470:	4603      	mov	r3, r0
 8003472:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8003476:	79fb      	ldrb	r3, [r7, #7]
 8003478:	f003 031c 	and.w	r3, r3, #28
 800347c:	2b00      	cmp	r3, #0
 800347e:	d07e      	beq.n	800357e <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 8003480:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003484:	2b00      	cmp	r3, #0
 8003486:	d017      	beq.n	80034b8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8003488:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800348c:	2b04      	cmp	r3, #4
 800348e:	d10e      	bne.n	80034ae <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8003490:	f7fe fb60 	bl	8001b54 <enq_lock>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d006      	beq.n	80034a8 <f_open+0xc8>
 800349a:	f107 0314 	add.w	r3, r7, #20
 800349e:	4618      	mov	r0, r3
 80034a0:	f7ff faa4 	bl	80029ec <dir_register>
 80034a4:	4603      	mov	r3, r0
 80034a6:	e000      	b.n	80034aa <f_open+0xca>
 80034a8:	2312      	movs	r3, #18
 80034aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80034ae:	79fb      	ldrb	r3, [r7, #7]
 80034b0:	f043 0308 	orr.w	r3, r3, #8
 80034b4:	71fb      	strb	r3, [r7, #7]
 80034b6:	e010      	b.n	80034da <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80034b8:	7ebb      	ldrb	r3, [r7, #26]
 80034ba:	f003 0311 	and.w	r3, r3, #17
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d003      	beq.n	80034ca <f_open+0xea>
					res = FR_DENIED;
 80034c2:	2307      	movs	r3, #7
 80034c4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80034c8:	e007      	b.n	80034da <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80034ca:	79fb      	ldrb	r3, [r7, #7]
 80034cc:	f003 0304 	and.w	r3, r3, #4
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d002      	beq.n	80034da <f_open+0xfa>
 80034d4:	2308      	movs	r3, #8
 80034d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80034da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d167      	bne.n	80035b2 <f_open+0x1d2>
 80034e2:	79fb      	ldrb	r3, [r7, #7]
 80034e4:	f003 0308 	and.w	r3, r3, #8
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d062      	beq.n	80035b2 <f_open+0x1d2>
				dw = GET_FATTIME();
 80034ec:	4b9b      	ldr	r3, [pc, #620]	; (800375c <f_open+0x37c>)
 80034ee:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80034f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034f2:	330e      	adds	r3, #14
 80034f4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80034f6:	4618      	mov	r0, r3
 80034f8:	f7fe fa26 	bl	8001948 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80034fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034fe:	3316      	adds	r3, #22
 8003500:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003502:	4618      	mov	r0, r3
 8003504:	f7fe fa20 	bl	8001948 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8003508:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800350a:	330b      	adds	r3, #11
 800350c:	2220      	movs	r2, #32
 800350e:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003514:	4611      	mov	r1, r2
 8003516:	4618      	mov	r0, r3
 8003518:	f7ff f977 	bl	800280a <ld_clust>
 800351c:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003522:	2200      	movs	r2, #0
 8003524:	4618      	mov	r0, r3
 8003526:	f7ff f98f 	bl	8002848 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800352a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800352c:	331c      	adds	r3, #28
 800352e:	2100      	movs	r1, #0
 8003530:	4618      	mov	r0, r3
 8003532:	f7fe fa09 	bl	8001948 <st_dword>
					fs->wflag = 1;
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	2201      	movs	r2, #1
 800353a:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800353c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800353e:	2b00      	cmp	r3, #0
 8003540:	d037      	beq.n	80035b2 <f_open+0x1d2>
						dw = fs->winsect;
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003546:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8003548:	f107 0314 	add.w	r3, r7, #20
 800354c:	2200      	movs	r2, #0
 800354e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8003550:	4618      	mov	r0, r3
 8003552:	f7fe fea2 	bl	800229a <remove_chain>
 8003556:	4603      	mov	r3, r0
 8003558:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800355c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003560:	2b00      	cmp	r3, #0
 8003562:	d126      	bne.n	80035b2 <f_open+0x1d2>
							res = move_window(fs, dw);
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003568:	4618      	mov	r0, r3
 800356a:	f7fe fc47 	bl	8001dfc <move_window>
 800356e:	4603      	mov	r3, r0
 8003570:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003578:	3a01      	subs	r2, #1
 800357a:	60da      	str	r2, [r3, #12]
 800357c:	e019      	b.n	80035b2 <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800357e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003582:	2b00      	cmp	r3, #0
 8003584:	d115      	bne.n	80035b2 <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8003586:	7ebb      	ldrb	r3, [r7, #26]
 8003588:	f003 0310 	and.w	r3, r3, #16
 800358c:	2b00      	cmp	r3, #0
 800358e:	d003      	beq.n	8003598 <f_open+0x1b8>
					res = FR_NO_FILE;
 8003590:	2304      	movs	r3, #4
 8003592:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003596:	e00c      	b.n	80035b2 <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8003598:	79fb      	ldrb	r3, [r7, #7]
 800359a:	f003 0302 	and.w	r3, r3, #2
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d007      	beq.n	80035b2 <f_open+0x1d2>
 80035a2:	7ebb      	ldrb	r3, [r7, #26]
 80035a4:	f003 0301 	and.w	r3, r3, #1
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d002      	beq.n	80035b2 <f_open+0x1d2>
						res = FR_DENIED;
 80035ac:	2307      	movs	r3, #7
 80035ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80035b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d128      	bne.n	800360c <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80035ba:	79fb      	ldrb	r3, [r7, #7]
 80035bc:	f003 0308 	and.w	r3, r3, #8
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d003      	beq.n	80035cc <f_open+0x1ec>
				mode |= FA_MODIFIED;
 80035c4:	79fb      	ldrb	r3, [r7, #7]
 80035c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035ca:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80035d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80035da:	79fb      	ldrb	r3, [r7, #7]
 80035dc:	f023 0301 	bic.w	r3, r3, #1
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	bf14      	ite	ne
 80035e4:	2301      	movne	r3, #1
 80035e6:	2300      	moveq	r3, #0
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	461a      	mov	r2, r3
 80035ec:	f107 0314 	add.w	r3, r7, #20
 80035f0:	4611      	mov	r1, r2
 80035f2:	4618      	mov	r0, r3
 80035f4:	f7fe fad0 	bl	8001b98 <inc_lock>
 80035f8:	4602      	mov	r2, r0
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	691b      	ldr	r3, [r3, #16]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d102      	bne.n	800360c <f_open+0x22c>
 8003606:	2302      	movs	r3, #2
 8003608:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800360c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003610:	2b00      	cmp	r3, #0
 8003612:	f040 8095 	bne.w	8003740 <f_open+0x360>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800361a:	4611      	mov	r1, r2
 800361c:	4618      	mov	r0, r3
 800361e:	f7ff f8f4 	bl	800280a <ld_clust>
 8003622:	4602      	mov	r2, r0
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8003628:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800362a:	331c      	adds	r3, #28
 800362c:	4618      	mov	r0, r3
 800362e:	f7fe f94d 	bl	80018cc <ld_dword>
 8003632:	4602      	mov	r2, r0
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2200      	movs	r2, #0
 800363c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800363e:	693a      	ldr	r2, [r7, #16]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	88da      	ldrh	r2, [r3, #6]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	79fa      	ldrb	r2, [r7, #7]
 8003650:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2200      	movs	r2, #0
 800365c:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2200      	movs	r2, #0
 8003662:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	3330      	adds	r3, #48	; 0x30
 8003668:	f44f 7200 	mov.w	r2, #512	; 0x200
 800366c:	2100      	movs	r1, #0
 800366e:	4618      	mov	r0, r3
 8003670:	f7fe f9b7 	bl	80019e2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8003674:	79fb      	ldrb	r3, [r7, #7]
 8003676:	f003 0320 	and.w	r3, r3, #32
 800367a:	2b00      	cmp	r3, #0
 800367c:	d060      	beq.n	8003740 <f_open+0x360>
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	68db      	ldr	r3, [r3, #12]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d05c      	beq.n	8003740 <f_open+0x360>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	68da      	ldr	r2, [r3, #12]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	895b      	ldrh	r3, [r3, #10]
 8003692:	025b      	lsls	r3, r3, #9
 8003694:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	657b      	str	r3, [r7, #84]	; 0x54
 80036a2:	e016      	b.n	80036d2 <f_open+0x2f2>
					clst = get_fat(&fp->obj, clst);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80036a8:	4618      	mov	r0, r3
 80036aa:	f7fe fc62 	bl	8001f72 <get_fat>
 80036ae:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 80036b0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d802      	bhi.n	80036bc <f_open+0x2dc>
 80036b6:	2302      	movs	r3, #2
 80036b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80036bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80036c2:	d102      	bne.n	80036ca <f_open+0x2ea>
 80036c4:	2301      	movs	r3, #1
 80036c6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80036ca:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80036cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	657b      	str	r3, [r7, #84]	; 0x54
 80036d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d103      	bne.n	80036e2 <f_open+0x302>
 80036da:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80036dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036de:	429a      	cmp	r2, r3
 80036e0:	d8e0      	bhi.n	80036a4 <f_open+0x2c4>
				}
				fp->clust = clst;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80036e6:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80036e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d127      	bne.n	8003740 <f_open+0x360>
 80036f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80036f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d022      	beq.n	8003740 <f_open+0x360>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80036fe:	4618      	mov	r0, r3
 8003700:	f7fe fc18 	bl	8001f34 <clust2sect>
 8003704:	6478      	str	r0, [r7, #68]	; 0x44
 8003706:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003708:	2b00      	cmp	r3, #0
 800370a:	d103      	bne.n	8003714 <f_open+0x334>
						res = FR_INT_ERR;
 800370c:	2302      	movs	r3, #2
 800370e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003712:	e015      	b.n	8003740 <f_open+0x360>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8003714:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003716:	0a5a      	lsrs	r2, r3, #9
 8003718:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800371a:	441a      	add	r2, r3
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	7858      	ldrb	r0, [r3, #1]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	6a1a      	ldr	r2, [r3, #32]
 800372e:	2301      	movs	r3, #1
 8003730:	f7fe f820 	bl	8001774 <disk_read>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d002      	beq.n	8003740 <f_open+0x360>
 800373a:	2301      	movs	r3, #1
 800373c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8003740:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003744:	2b00      	cmp	r3, #0
 8003746:	d002      	beq.n	800374e <f_open+0x36e>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2200      	movs	r2, #0
 800374c:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800374e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8003752:	4618      	mov	r0, r3
 8003754:	3760      	adds	r7, #96	; 0x60
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	50640000 	.word	0x50640000

08003760 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b08e      	sub	sp, #56	; 0x38
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
 800376c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	2200      	movs	r2, #0
 8003776:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f107 0214 	add.w	r2, r7, #20
 800377e:	4611      	mov	r1, r2
 8003780:	4618      	mov	r0, r3
 8003782:	f7ff fdb1 	bl	80032e8 <validate>
 8003786:	4603      	mov	r3, r0
 8003788:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800378c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003790:	2b00      	cmp	r3, #0
 8003792:	d107      	bne.n	80037a4 <f_read+0x44>
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	7d5b      	ldrb	r3, [r3, #21]
 8003798:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800379c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d002      	beq.n	80037aa <f_read+0x4a>
 80037a4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80037a8:	e115      	b.n	80039d6 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	7d1b      	ldrb	r3, [r3, #20]
 80037ae:	f003 0301 	and.w	r3, r3, #1
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d101      	bne.n	80037ba <f_read+0x5a>
 80037b6:	2307      	movs	r3, #7
 80037b8:	e10d      	b.n	80039d6 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	68da      	ldr	r2, [r3, #12]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	699b      	ldr	r3, [r3, #24]
 80037c2:	1ad3      	subs	r3, r2, r3
 80037c4:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	6a3b      	ldr	r3, [r7, #32]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	f240 80fe 	bls.w	80039cc <f_read+0x26c>
 80037d0:	6a3b      	ldr	r3, [r7, #32]
 80037d2:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80037d4:	e0fa      	b.n	80039cc <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	699b      	ldr	r3, [r3, #24]
 80037da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037de:	2b00      	cmp	r3, #0
 80037e0:	f040 80c6 	bne.w	8003970 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	699b      	ldr	r3, [r3, #24]
 80037e8:	0a5b      	lsrs	r3, r3, #9
 80037ea:	697a      	ldr	r2, [r7, #20]
 80037ec:	8952      	ldrh	r2, [r2, #10]
 80037ee:	3a01      	subs	r2, #1
 80037f0:	4013      	ands	r3, r2
 80037f2:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d12f      	bne.n	800385a <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	699b      	ldr	r3, [r3, #24]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d103      	bne.n	800380a <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	633b      	str	r3, [r7, #48]	; 0x30
 8003808:	e013      	b.n	8003832 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800380e:	2b00      	cmp	r3, #0
 8003810:	d007      	beq.n	8003822 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	699b      	ldr	r3, [r3, #24]
 8003816:	4619      	mov	r1, r3
 8003818:	68f8      	ldr	r0, [r7, #12]
 800381a:	f7fe fe3b 	bl	8002494 <clmt_clust>
 800381e:	6338      	str	r0, [r7, #48]	; 0x30
 8003820:	e007      	b.n	8003832 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8003822:	68fa      	ldr	r2, [r7, #12]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	69db      	ldr	r3, [r3, #28]
 8003828:	4619      	mov	r1, r3
 800382a:	4610      	mov	r0, r2
 800382c:	f7fe fba1 	bl	8001f72 <get_fat>
 8003830:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8003832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003834:	2b01      	cmp	r3, #1
 8003836:	d804      	bhi.n	8003842 <f_read+0xe2>
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2202      	movs	r2, #2
 800383c:	755a      	strb	r2, [r3, #21]
 800383e:	2302      	movs	r3, #2
 8003840:	e0c9      	b.n	80039d6 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8003842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003844:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003848:	d104      	bne.n	8003854 <f_read+0xf4>
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2201      	movs	r2, #1
 800384e:	755a      	strb	r2, [r3, #21]
 8003850:	2301      	movs	r3, #1
 8003852:	e0c0      	b.n	80039d6 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003858:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800385a:	697a      	ldr	r2, [r7, #20]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	69db      	ldr	r3, [r3, #28]
 8003860:	4619      	mov	r1, r3
 8003862:	4610      	mov	r0, r2
 8003864:	f7fe fb66 	bl	8001f34 <clust2sect>
 8003868:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800386a:	69bb      	ldr	r3, [r7, #24]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d104      	bne.n	800387a <f_read+0x11a>
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2202      	movs	r2, #2
 8003874:	755a      	strb	r2, [r3, #21]
 8003876:	2302      	movs	r3, #2
 8003878:	e0ad      	b.n	80039d6 <f_read+0x276>
			sect += csect;
 800387a:	69ba      	ldr	r2, [r7, #24]
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	4413      	add	r3, r2
 8003880:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	0a5b      	lsrs	r3, r3, #9
 8003886:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8003888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800388a:	2b00      	cmp	r3, #0
 800388c:	d039      	beq.n	8003902 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800388e:	69fa      	ldr	r2, [r7, #28]
 8003890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003892:	4413      	add	r3, r2
 8003894:	697a      	ldr	r2, [r7, #20]
 8003896:	8952      	ldrh	r2, [r2, #10]
 8003898:	4293      	cmp	r3, r2
 800389a:	d905      	bls.n	80038a8 <f_read+0x148>
					cc = fs->csize - csect;
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	895b      	ldrh	r3, [r3, #10]
 80038a0:	461a      	mov	r2, r3
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	7858      	ldrb	r0, [r3, #1]
 80038ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038ae:	69ba      	ldr	r2, [r7, #24]
 80038b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80038b2:	f7fd ff5f 	bl	8001774 <disk_read>
 80038b6:	4603      	mov	r3, r0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d004      	beq.n	80038c6 <f_read+0x166>
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2201      	movs	r2, #1
 80038c0:	755a      	strb	r2, [r3, #21]
 80038c2:	2301      	movs	r3, #1
 80038c4:	e087      	b.n	80039d6 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	7d1b      	ldrb	r3, [r3, #20]
 80038ca:	b25b      	sxtb	r3, r3
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	da14      	bge.n	80038fa <f_read+0x19a>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6a1a      	ldr	r2, [r3, #32]
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038da:	429a      	cmp	r2, r3
 80038dc:	d90d      	bls.n	80038fa <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	6a1a      	ldr	r2, [r3, #32]
 80038e2:	69bb      	ldr	r3, [r7, #24]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	025b      	lsls	r3, r3, #9
 80038e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038ea:	18d0      	adds	r0, r2, r3
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	3330      	adds	r3, #48	; 0x30
 80038f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038f4:	4619      	mov	r1, r3
 80038f6:	f7fe f853 	bl	80019a0 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80038fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038fc:	025b      	lsls	r3, r3, #9
 80038fe:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8003900:	e050      	b.n	80039a4 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6a1b      	ldr	r3, [r3, #32]
 8003906:	69ba      	ldr	r2, [r7, #24]
 8003908:	429a      	cmp	r2, r3
 800390a:	d02e      	beq.n	800396a <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	7d1b      	ldrb	r3, [r3, #20]
 8003910:	b25b      	sxtb	r3, r3
 8003912:	2b00      	cmp	r3, #0
 8003914:	da18      	bge.n	8003948 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	7858      	ldrb	r0, [r3, #1]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6a1a      	ldr	r2, [r3, #32]
 8003924:	2301      	movs	r3, #1
 8003926:	f7fd ff45 	bl	80017b4 <disk_write>
 800392a:	4603      	mov	r3, r0
 800392c:	2b00      	cmp	r3, #0
 800392e:	d004      	beq.n	800393a <f_read+0x1da>
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2201      	movs	r2, #1
 8003934:	755a      	strb	r2, [r3, #21]
 8003936:	2301      	movs	r3, #1
 8003938:	e04d      	b.n	80039d6 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	7d1b      	ldrb	r3, [r3, #20]
 800393e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003942:	b2da      	uxtb	r2, r3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	7858      	ldrb	r0, [r3, #1]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003952:	2301      	movs	r3, #1
 8003954:	69ba      	ldr	r2, [r7, #24]
 8003956:	f7fd ff0d 	bl	8001774 <disk_read>
 800395a:	4603      	mov	r3, r0
 800395c:	2b00      	cmp	r3, #0
 800395e:	d004      	beq.n	800396a <f_read+0x20a>
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2201      	movs	r2, #1
 8003964:	755a      	strb	r2, [r3, #21]
 8003966:	2301      	movs	r3, #1
 8003968:	e035      	b.n	80039d6 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	69ba      	ldr	r2, [r7, #24]
 800396e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	699b      	ldr	r3, [r3, #24]
 8003974:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003978:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800397c:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800397e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	429a      	cmp	r2, r3
 8003984:	d901      	bls.n	800398a <f_read+0x22a>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	699b      	ldr	r3, [r3, #24]
 8003994:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003998:	4413      	add	r3, r2
 800399a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800399c:	4619      	mov	r1, r3
 800399e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80039a0:	f7fd fffe 	bl	80019a0 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80039a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039a8:	4413      	add	r3, r2
 80039aa:	627b      	str	r3, [r7, #36]	; 0x24
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	699a      	ldr	r2, [r3, #24]
 80039b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039b2:	441a      	add	r2, r3
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	619a      	str	r2, [r3, #24]
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039be:	441a      	add	r2, r3
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	601a      	str	r2, [r3, #0]
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	f47f af01 	bne.w	80037d6 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3738      	adds	r7, #56	; 0x38
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
	...

080039e0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b086      	sub	sp, #24
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f107 0208 	add.w	r2, r7, #8
 80039ee:	4611      	mov	r1, r2
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7ff fc79 	bl	80032e8 <validate>
 80039f6:	4603      	mov	r3, r0
 80039f8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80039fa:	7dfb      	ldrb	r3, [r7, #23]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d167      	bne.n	8003ad0 <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	7d1b      	ldrb	r3, [r3, #20]
 8003a04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d061      	beq.n	8003ad0 <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	7d1b      	ldrb	r3, [r3, #20]
 8003a10:	b25b      	sxtb	r3, r3
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	da15      	bge.n	8003a42 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	7858      	ldrb	r0, [r3, #1]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6a1a      	ldr	r2, [r3, #32]
 8003a24:	2301      	movs	r3, #1
 8003a26:	f7fd fec5 	bl	80017b4 <disk_write>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d001      	beq.n	8003a34 <f_sync+0x54>
 8003a30:	2301      	movs	r3, #1
 8003a32:	e04e      	b.n	8003ad2 <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	7d1b      	ldrb	r3, [r3, #20]
 8003a38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a3c:	b2da      	uxtb	r2, r3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8003a42:	4b26      	ldr	r3, [pc, #152]	; (8003adc <f_sync+0xfc>)
 8003a44:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8003a46:	68ba      	ldr	r2, [r7, #8]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a4c:	4619      	mov	r1, r3
 8003a4e:	4610      	mov	r0, r2
 8003a50:	f7fe f9d4 	bl	8001dfc <move_window>
 8003a54:	4603      	mov	r3, r0
 8003a56:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8003a58:	7dfb      	ldrb	r3, [r7, #23]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d138      	bne.n	8003ad0 <f_sync+0xf0>
					dir = fp->dir_ptr;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a62:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	330b      	adds	r3, #11
 8003a68:	781a      	ldrb	r2, [r3, #0]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	330b      	adds	r3, #11
 8003a6e:	f042 0220 	orr.w	r2, r2, #32
 8003a72:	b2d2      	uxtb	r2, r2
 8003a74:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6818      	ldr	r0, [r3, #0]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	461a      	mov	r2, r3
 8003a80:	68f9      	ldr	r1, [r7, #12]
 8003a82:	f7fe fee1 	bl	8002848 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f103 021c 	add.w	r2, r3, #28
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	4619      	mov	r1, r3
 8003a92:	4610      	mov	r0, r2
 8003a94:	f7fd ff58 	bl	8001948 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	3316      	adds	r3, #22
 8003a9c:	6939      	ldr	r1, [r7, #16]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7fd ff52 	bl	8001948 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	3312      	adds	r3, #18
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f7fd ff31 	bl	8001912 <st_word>
					fs->wflag = 1;
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f7fe f9cd 	bl	8001e58 <sync_fs>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	7d1b      	ldrb	r3, [r3, #20]
 8003ac6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003aca:	b2da      	uxtb	r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8003ad0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3718      	adds	r7, #24
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	50640000 	.word	0x50640000

08003ae0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f7ff ff79 	bl	80039e0 <f_sync>
 8003aee:	4603      	mov	r3, r0
 8003af0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8003af2:	7bfb      	ldrb	r3, [r7, #15]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d118      	bne.n	8003b2a <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f107 0208 	add.w	r2, r7, #8
 8003afe:	4611      	mov	r1, r2
 8003b00:	4618      	mov	r0, r3
 8003b02:	f7ff fbf1 	bl	80032e8 <validate>
 8003b06:	4603      	mov	r3, r0
 8003b08:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8003b0a:	7bfb      	ldrb	r3, [r7, #15]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d10c      	bne.n	8003b2a <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	691b      	ldr	r3, [r3, #16]
 8003b14:	4618      	mov	r0, r3
 8003b16:	f7fe f8cd 	bl	8001cb4 <dec_lock>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8003b1e:	7bfb      	ldrb	r3, [r7, #15]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d102      	bne.n	8003b2a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8003b2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3710      	adds	r7, #16
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b090      	sub	sp, #64	; 0x40
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
 8003b3c:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f107 0208 	add.w	r2, r7, #8
 8003b44:	4611      	mov	r1, r2
 8003b46:	4618      	mov	r0, r3
 8003b48:	f7ff fbce 	bl	80032e8 <validate>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8003b52:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d103      	bne.n	8003b62 <f_lseek+0x2e>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	7d5b      	ldrb	r3, [r3, #21]
 8003b5e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8003b62:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d002      	beq.n	8003b70 <f_lseek+0x3c>
 8003b6a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003b6e:	e1e6      	b.n	8003f3e <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	f000 80d1 	beq.w	8003d1c <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b80:	d15a      	bne.n	8003c38 <f_lseek+0x104>
			tbl = fp->cltbl;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b86:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8003b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b8a:	1d1a      	adds	r2, r3, #4
 8003b8c:	627a      	str	r2, [r7, #36]	; 0x24
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	617b      	str	r3, [r7, #20]
 8003b92:	2302      	movs	r3, #2
 8003b94:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8003b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d03a      	beq.n	8003c18 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8003ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ba4:	613b      	str	r3, [r7, #16]
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bac:	3302      	adds	r3, #2
 8003bae:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8003bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bb2:	60fb      	str	r3, [r7, #12]
 8003bb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bb6:	3301      	adds	r3, #1
 8003bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7fe f9d7 	bl	8001f72 <get_fat>
 8003bc4:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8003bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d804      	bhi.n	8003bd6 <f_lseek+0xa2>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2202      	movs	r2, #2
 8003bd0:	755a      	strb	r2, [r3, #21]
 8003bd2:	2302      	movs	r3, #2
 8003bd4:	e1b3      	b.n	8003f3e <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8003bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bd8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003bdc:	d104      	bne.n	8003be8 <f_lseek+0xb4>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2201      	movs	r2, #1
 8003be2:	755a      	strb	r2, [r3, #21]
 8003be4:	2301      	movs	r3, #1
 8003be6:	e1aa      	b.n	8003f3e <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	3301      	adds	r3, #1
 8003bec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d0de      	beq.n	8003bb0 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8003bf2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d809      	bhi.n	8003c0e <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfc:	1d1a      	adds	r2, r3, #4
 8003bfe:	627a      	str	r2, [r7, #36]	; 0x24
 8003c00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c02:	601a      	str	r2, [r3, #0]
 8003c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c06:	1d1a      	adds	r2, r3, #4
 8003c08:	627a      	str	r2, [r7, #36]	; 0x24
 8003c0a:	693a      	ldr	r2, [r7, #16]
 8003c0c:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	695b      	ldr	r3, [r3, #20]
 8003c12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d3c4      	bcc.n	8003ba2 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c1e:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8003c20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d803      	bhi.n	8003c30 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8003c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	601a      	str	r2, [r3, #0]
 8003c2e:	e184      	b.n	8003f3a <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8003c30:	2311      	movs	r3, #17
 8003c32:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8003c36:	e180      	b.n	8003f3a <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	683a      	ldr	r2, [r7, #0]
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d902      	bls.n	8003c48 <f_lseek+0x114>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	683a      	ldr	r2, [r7, #0]
 8003c4c:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	f000 8172 	beq.w	8003f3a <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	3b01      	subs	r3, #1
 8003c5a:	4619      	mov	r1, r3
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	f7fe fc19 	bl	8002494 <clmt_clust>
 8003c62:	4602      	mov	r2, r0
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8003c68:	68ba      	ldr	r2, [r7, #8]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	69db      	ldr	r3, [r3, #28]
 8003c6e:	4619      	mov	r1, r3
 8003c70:	4610      	mov	r0, r2
 8003c72:	f7fe f95f 	bl	8001f34 <clust2sect>
 8003c76:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8003c78:	69bb      	ldr	r3, [r7, #24]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d104      	bne.n	8003c88 <f_lseek+0x154>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2202      	movs	r2, #2
 8003c82:	755a      	strb	r2, [r3, #21]
 8003c84:	2302      	movs	r3, #2
 8003c86:	e15a      	b.n	8003f3e <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	0a5b      	lsrs	r3, r3, #9
 8003c8e:	68ba      	ldr	r2, [r7, #8]
 8003c90:	8952      	ldrh	r2, [r2, #10]
 8003c92:	3a01      	subs	r2, #1
 8003c94:	4013      	ands	r3, r2
 8003c96:	69ba      	ldr	r2, [r7, #24]
 8003c98:	4413      	add	r3, r2
 8003c9a:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	699b      	ldr	r3, [r3, #24]
 8003ca0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	f000 8148 	beq.w	8003f3a <f_lseek+0x406>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a1b      	ldr	r3, [r3, #32]
 8003cae:	69ba      	ldr	r2, [r7, #24]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	f000 8142 	beq.w	8003f3a <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	7d1b      	ldrb	r3, [r3, #20]
 8003cba:	b25b      	sxtb	r3, r3
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	da18      	bge.n	8003cf2 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	7858      	ldrb	r0, [r3, #1]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6a1a      	ldr	r2, [r3, #32]
 8003cce:	2301      	movs	r3, #1
 8003cd0:	f7fd fd70 	bl	80017b4 <disk_write>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d004      	beq.n	8003ce4 <f_lseek+0x1b0>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	755a      	strb	r2, [r3, #21]
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e12c      	b.n	8003f3e <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	7d1b      	ldrb	r3, [r3, #20]
 8003ce8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cec:	b2da      	uxtb	r2, r3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	7858      	ldrb	r0, [r3, #1]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	69ba      	ldr	r2, [r7, #24]
 8003d00:	f7fd fd38 	bl	8001774 <disk_read>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d004      	beq.n	8003d14 <f_lseek+0x1e0>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	755a      	strb	r2, [r3, #21]
 8003d10:	2301      	movs	r3, #1
 8003d12:	e114      	b.n	8003f3e <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	69ba      	ldr	r2, [r7, #24]
 8003d18:	621a      	str	r2, [r3, #32]
 8003d1a:	e10e      	b.n	8003f3a <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	683a      	ldr	r2, [r7, #0]
 8003d22:	429a      	cmp	r2, r3
 8003d24:	d908      	bls.n	8003d38 <f_lseek+0x204>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	7d1b      	ldrb	r3, [r3, #20]
 8003d2a:	f003 0302 	and.w	r3, r3, #2
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d102      	bne.n	8003d38 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	637b      	str	r3, [r7, #52]	; 0x34
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d46:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f000 80a7 	beq.w	8003e9e <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	895b      	ldrh	r3, [r3, #10]
 8003d54:	025b      	lsls	r3, r3, #9
 8003d56:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8003d58:	6a3b      	ldr	r3, [r7, #32]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d01b      	beq.n	8003d96 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	1e5a      	subs	r2, r3, #1
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d68:	6a3b      	ldr	r3, [r7, #32]
 8003d6a:	1e59      	subs	r1, r3, #1
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d30f      	bcc.n	8003d96 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8003d76:	6a3b      	ldr	r3, [r7, #32]
 8003d78:	1e5a      	subs	r2, r3, #1
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	425b      	negs	r3, r3
 8003d7e:	401a      	ands	r2, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	699b      	ldr	r3, [r3, #24]
 8003d88:	683a      	ldr	r2, [r7, #0]
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	69db      	ldr	r3, [r3, #28]
 8003d92:	63bb      	str	r3, [r7, #56]	; 0x38
 8003d94:	e022      	b.n	8003ddc <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8003d9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d119      	bne.n	8003dd6 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2100      	movs	r1, #0
 8003da6:	4618      	mov	r0, r3
 8003da8:	f7fe fadc 	bl	8002364 <create_chain>
 8003dac:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8003dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d104      	bne.n	8003dbe <f_lseek+0x28a>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2202      	movs	r2, #2
 8003db8:	755a      	strb	r2, [r3, #21]
 8003dba:	2302      	movs	r3, #2
 8003dbc:	e0bf      	b.n	8003f3e <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8003dbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003dc4:	d104      	bne.n	8003dd0 <f_lseek+0x29c>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	755a      	strb	r2, [r3, #21]
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e0b6      	b.n	8003f3e <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003dd4:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003dda:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8003ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d05d      	beq.n	8003e9e <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8003de2:	e03a      	b.n	8003e5a <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8003de4:	683a      	ldr	r2, [r7, #0]
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	603b      	str	r3, [r7, #0]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	699a      	ldr	r2, [r3, #24]
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	441a      	add	r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	7d1b      	ldrb	r3, [r3, #20]
 8003dfc:	f003 0302 	and.w	r3, r3, #2
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d00b      	beq.n	8003e1c <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f7fe faab 	bl	8002364 <create_chain>
 8003e0e:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8003e10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d108      	bne.n	8003e28 <f_lseek+0x2f4>
							ofs = 0; break;
 8003e16:	2300      	movs	r3, #0
 8003e18:	603b      	str	r3, [r7, #0]
 8003e1a:	e022      	b.n	8003e62 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003e20:	4618      	mov	r0, r3
 8003e22:	f7fe f8a6 	bl	8001f72 <get_fat>
 8003e26:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8003e28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e2a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e2e:	d104      	bne.n	8003e3a <f_lseek+0x306>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2201      	movs	r2, #1
 8003e34:	755a      	strb	r2, [r3, #21]
 8003e36:	2301      	movs	r3, #1
 8003e38:	e081      	b.n	8003f3e <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8003e3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d904      	bls.n	8003e4a <f_lseek+0x316>
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	695b      	ldr	r3, [r3, #20]
 8003e44:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d304      	bcc.n	8003e54 <f_lseek+0x320>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2202      	movs	r2, #2
 8003e4e:	755a      	strb	r2, [r3, #21]
 8003e50:	2302      	movs	r3, #2
 8003e52:	e074      	b.n	8003f3e <f_lseek+0x40a>
					fp->clust = clst;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003e58:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8003e5a:	683a      	ldr	r2, [r7, #0]
 8003e5c:	69fb      	ldr	r3, [r7, #28]
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d8c0      	bhi.n	8003de4 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	699a      	ldr	r2, [r3, #24]
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	441a      	add	r2, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d012      	beq.n	8003e9e <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f7fe f859 	bl	8001f34 <clust2sect>
 8003e82:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8003e84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d104      	bne.n	8003e94 <f_lseek+0x360>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2202      	movs	r2, #2
 8003e8e:	755a      	strb	r2, [r3, #21]
 8003e90:	2302      	movs	r3, #2
 8003e92:	e054      	b.n	8003f3e <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	0a5b      	lsrs	r3, r3, #9
 8003e98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e9a:	4413      	add	r3, r2
 8003e9c:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	699a      	ldr	r2, [r3, #24]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d90a      	bls.n	8003ec0 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	699a      	ldr	r2, [r3, #24]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	7d1b      	ldrb	r3, [r3, #20]
 8003eb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003eba:	b2da      	uxtb	r2, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	699b      	ldr	r3, [r3, #24]
 8003ec4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d036      	beq.n	8003f3a <f_lseek+0x406>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a1b      	ldr	r3, [r3, #32]
 8003ed0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d031      	beq.n	8003f3a <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	7d1b      	ldrb	r3, [r3, #20]
 8003eda:	b25b      	sxtb	r3, r3
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	da18      	bge.n	8003f12 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	7858      	ldrb	r0, [r3, #1]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a1a      	ldr	r2, [r3, #32]
 8003eee:	2301      	movs	r3, #1
 8003ef0:	f7fd fc60 	bl	80017b4 <disk_write>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d004      	beq.n	8003f04 <f_lseek+0x3d0>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2201      	movs	r2, #1
 8003efe:	755a      	strb	r2, [r3, #21]
 8003f00:	2301      	movs	r3, #1
 8003f02:	e01c      	b.n	8003f3e <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	7d1b      	ldrb	r3, [r3, #20]
 8003f08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f0c:	b2da      	uxtb	r2, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	7858      	ldrb	r0, [r3, #1]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f20:	f7fd fc28 	bl	8001774 <disk_read>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d004      	beq.n	8003f34 <f_lseek+0x400>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	755a      	strb	r2, [r3, #21]
 8003f30:	2301      	movs	r3, #1
 8003f32:	e004      	b.n	8003f3e <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f38:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8003f3a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3740      	adds	r7, #64	; 0x40
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}

08003f46 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8003f46:	b580      	push	{r7, lr}
 8003f48:	b086      	sub	sp, #24
 8003f4a:	af00      	add	r7, sp, #0
 8003f4c:	6078      	str	r0, [r7, #4]
 8003f4e:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d101      	bne.n	8003f5a <f_opendir+0x14>
 8003f56:	2309      	movs	r3, #9
 8003f58:	e064      	b.n	8004024 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 8003f5e:	f107 010c 	add.w	r1, r7, #12
 8003f62:	463b      	mov	r3, r7
 8003f64:	2200      	movs	r2, #0
 8003f66:	4618      	mov	r0, r3
 8003f68:	f7fe ff72 	bl	8002e50 <find_volume>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8003f70:	7dfb      	ldrb	r3, [r7, #23]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d14f      	bne.n	8004016 <f_opendir+0xd0>
		obj->fs = fs;
 8003f76:	68fa      	ldr	r2, [r7, #12]
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	4619      	mov	r1, r3
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f7fe fe59 	bl	8002c38 <follow_path>
 8003f86:	4603      	mov	r3, r0
 8003f88:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 8003f8a:	7dfb      	ldrb	r3, [r7, #23]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d13d      	bne.n	800400c <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8003f96:	b25b      	sxtb	r3, r3
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	db12      	blt.n	8003fc2 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	799b      	ldrb	r3, [r3, #6]
 8003fa0:	f003 0310 	and.w	r3, r3, #16
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d00a      	beq.n	8003fbe <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8003fa8:	68fa      	ldr	r2, [r7, #12]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a1b      	ldr	r3, [r3, #32]
 8003fae:	4619      	mov	r1, r3
 8003fb0:	4610      	mov	r0, r2
 8003fb2:	f7fe fc2a 	bl	800280a <ld_clust>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	609a      	str	r2, [r3, #8]
 8003fbc:	e001      	b.n	8003fc2 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8003fbe:	2305      	movs	r3, #5
 8003fc0:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8003fc2:	7dfb      	ldrb	r3, [r7, #23]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d121      	bne.n	800400c <f_opendir+0xc6>
				obj->id = fs->id;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	88da      	ldrh	r2, [r3, #6]
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8003fd0:	2100      	movs	r1, #0
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f7fe fa92 	bl	80024fc <dir_sdi>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8003fdc:	7dfb      	ldrb	r3, [r7, #23]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d114      	bne.n	800400c <f_opendir+0xc6>
					if (obj->sclust) {
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d00d      	beq.n	8004006 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8003fea:	2100      	movs	r1, #0
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f7fd fdd3 	bl	8001b98 <inc_lock>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	691b      	ldr	r3, [r3, #16]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d105      	bne.n	800400c <f_opendir+0xc6>
 8004000:	2312      	movs	r3, #18
 8004002:	75fb      	strb	r3, [r7, #23]
 8004004:	e002      	b.n	800400c <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	2200      	movs	r2, #0
 800400a:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800400c:	7dfb      	ldrb	r3, [r7, #23]
 800400e:	2b04      	cmp	r3, #4
 8004010:	d101      	bne.n	8004016 <f_opendir+0xd0>
 8004012:	2305      	movs	r3, #5
 8004014:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8004016:	7dfb      	ldrb	r3, [r7, #23]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d002      	beq.n	8004022 <f_opendir+0xdc>
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	2200      	movs	r2, #0
 8004020:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8004022:	7dfb      	ldrb	r3, [r7, #23]
}
 8004024:	4618      	mov	r0, r3
 8004026:	3718      	adds	r7, #24
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f107 0208 	add.w	r2, r7, #8
 800403a:	4611      	mov	r1, r2
 800403c:	4618      	mov	r0, r3
 800403e:	f7ff f953 	bl	80032e8 <validate>
 8004042:	4603      	mov	r3, r0
 8004044:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8004046:	7bfb      	ldrb	r3, [r7, #15]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d110      	bne.n	800406e <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	691b      	ldr	r3, [r3, #16]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d006      	beq.n	8004062 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	691b      	ldr	r3, [r3, #16]
 8004058:	4618      	mov	r0, r3
 800405a:	f7fd fe2b 	bl	8001cb4 <dec_lock>
 800405e:	4603      	mov	r3, r0
 8004060:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 8004062:	7bfb      	ldrb	r3, [r7, #15]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d102      	bne.n	800406e <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800406e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004070:	4618      	mov	r0, r3
 8004072:	3710      	adds	r7, #16
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}

08004078 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	f107 0208 	add.w	r2, r7, #8
 8004088:	4611      	mov	r1, r2
 800408a:	4618      	mov	r0, r3
 800408c:	f7ff f92c 	bl	80032e8 <validate>
 8004090:	4603      	mov	r3, r0
 8004092:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8004094:	7bfb      	ldrb	r3, [r7, #15]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d126      	bne.n	80040e8 <f_readdir+0x70>
		if (!fno) {
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d106      	bne.n	80040ae <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 80040a0:	2100      	movs	r1, #0
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f7fe fa2a 	bl	80024fc <dir_sdi>
 80040a8:	4603      	mov	r3, r0
 80040aa:	73fb      	strb	r3, [r7, #15]
 80040ac:	e01c      	b.n	80040e8 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 80040ae:	2100      	movs	r1, #0
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	f7fe fbe9 	bl	8002888 <dir_read>
 80040b6:	4603      	mov	r3, r0
 80040b8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 80040ba:	7bfb      	ldrb	r3, [r7, #15]
 80040bc:	2b04      	cmp	r3, #4
 80040be:	d101      	bne.n	80040c4 <f_readdir+0x4c>
 80040c0:	2300      	movs	r3, #0
 80040c2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 80040c4:	7bfb      	ldrb	r3, [r7, #15]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d10e      	bne.n	80040e8 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 80040ca:	6839      	ldr	r1, [r7, #0]
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f7fe fcbf 	bl	8002a50 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 80040d2:	2100      	movs	r1, #0
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	f7fe fa8c 	bl	80025f2 <dir_next>
 80040da:	4603      	mov	r3, r0
 80040dc:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 80040de:	7bfb      	ldrb	r3, [r7, #15]
 80040e0:	2b04      	cmp	r3, #4
 80040e2:	d101      	bne.n	80040e8 <f_readdir+0x70>
 80040e4:	2300      	movs	r3, #0
 80040e6:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 80040e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3710      	adds	r7, #16
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}

080040f2 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 80040f2:	b580      	push	{r7, lr}
 80040f4:	b092      	sub	sp, #72	; 0x48
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	60f8      	str	r0, [r7, #12]
 80040fa:	60b9      	str	r1, [r7, #8]
 80040fc:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 80040fe:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8004102:	f107 030c 	add.w	r3, r7, #12
 8004106:	2200      	movs	r2, #0
 8004108:	4618      	mov	r0, r3
 800410a:	f7fe fea1 	bl	8002e50 <find_volume>
 800410e:	4603      	mov	r3, r0
 8004110:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 8004114:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004118:	2b00      	cmp	r3, #0
 800411a:	f040 8099 	bne.w	8004250 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800411e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8004124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004126:	691a      	ldr	r2, [r3, #16]
 8004128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800412a:	695b      	ldr	r3, [r3, #20]
 800412c:	3b02      	subs	r3, #2
 800412e:	429a      	cmp	r2, r3
 8004130:	d804      	bhi.n	800413c <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8004132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004134:	691a      	ldr	r2, [r3, #16]
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	601a      	str	r2, [r3, #0]
 800413a:	e089      	b.n	8004250 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800413c:	2300      	movs	r3, #0
 800413e:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8004140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	2b01      	cmp	r3, #1
 8004146:	d128      	bne.n	800419a <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8004148:	2302      	movs	r3, #2
 800414a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800414c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800414e:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8004150:	f107 0314 	add.w	r3, r7, #20
 8004154:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004156:	4618      	mov	r0, r3
 8004158:	f7fd ff0b 	bl	8001f72 <get_fat>
 800415c:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800415e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004160:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004164:	d103      	bne.n	800416e <f_getfree+0x7c>
 8004166:	2301      	movs	r3, #1
 8004168:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800416c:	e063      	b.n	8004236 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800416e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004170:	2b01      	cmp	r3, #1
 8004172:	d103      	bne.n	800417c <f_getfree+0x8a>
 8004174:	2302      	movs	r3, #2
 8004176:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800417a:	e05c      	b.n	8004236 <f_getfree+0x144>
					if (stat == 0) nfree++;
 800417c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800417e:	2b00      	cmp	r3, #0
 8004180:	d102      	bne.n	8004188 <f_getfree+0x96>
 8004182:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004184:	3301      	adds	r3, #1
 8004186:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 8004188:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800418a:	3301      	adds	r3, #1
 800418c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800418e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004194:	429a      	cmp	r2, r3
 8004196:	d3db      	bcc.n	8004150 <f_getfree+0x5e>
 8004198:	e04d      	b.n	8004236 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800419a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800419c:	695b      	ldr	r3, [r3, #20]
 800419e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80041a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041a2:	6a1b      	ldr	r3, [r3, #32]
 80041a4:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 80041a6:	2300      	movs	r3, #0
 80041a8:	637b      	str	r3, [r7, #52]	; 0x34
 80041aa:	2300      	movs	r3, #0
 80041ac:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 80041ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d113      	bne.n	80041dc <f_getfree+0xea>
							res = move_window(fs, sect++);
 80041b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80041b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041b8:	1c5a      	adds	r2, r3, #1
 80041ba:	63ba      	str	r2, [r7, #56]	; 0x38
 80041bc:	4619      	mov	r1, r3
 80041be:	f7fd fe1d 	bl	8001dfc <move_window>
 80041c2:	4603      	mov	r3, r0
 80041c4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 80041c8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d131      	bne.n	8004234 <f_getfree+0x142>
							p = fs->win;
 80041d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041d2:	3330      	adds	r3, #48	; 0x30
 80041d4:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 80041d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80041da:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 80041dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	2b02      	cmp	r3, #2
 80041e2:	d10f      	bne.n	8004204 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 80041e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80041e6:	f7fd fb59 	bl	800189c <ld_word>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d102      	bne.n	80041f6 <f_getfree+0x104>
 80041f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041f2:	3301      	adds	r3, #1
 80041f4:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 80041f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041f8:	3302      	adds	r3, #2
 80041fa:	633b      	str	r3, [r7, #48]	; 0x30
 80041fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041fe:	3b02      	subs	r3, #2
 8004200:	637b      	str	r3, [r7, #52]	; 0x34
 8004202:	e010      	b.n	8004226 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8004204:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004206:	f7fd fb61 	bl	80018cc <ld_dword>
 800420a:	4603      	mov	r3, r0
 800420c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d102      	bne.n	800421a <f_getfree+0x128>
 8004214:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004216:	3301      	adds	r3, #1
 8004218:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 800421a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800421c:	3304      	adds	r3, #4
 800421e:	633b      	str	r3, [r7, #48]	; 0x30
 8004220:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004222:	3b04      	subs	r3, #4
 8004224:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 8004226:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004228:	3b01      	subs	r3, #1
 800422a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800422c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800422e:	2b00      	cmp	r3, #0
 8004230:	d1bd      	bne.n	80041ae <f_getfree+0xbc>
 8004232:	e000      	b.n	8004236 <f_getfree+0x144>
							if (res != FR_OK) break;
 8004234:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800423a:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800423c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800423e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004240:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8004242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004244:	791a      	ldrb	r2, [r3, #4]
 8004246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004248:	f042 0201 	orr.w	r2, r2, #1
 800424c:	b2d2      	uxtb	r2, r2
 800424e:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8004250:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8004254:	4618      	mov	r0, r3
 8004256:	3748      	adds	r7, #72	; 0x48
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}

0800425c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800425c:	b480      	push	{r7}
 800425e:	b087      	sub	sp, #28
 8004260:	af00      	add	r7, sp, #0
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	4613      	mov	r3, r2
 8004268:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800426a:	2301      	movs	r3, #1
 800426c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800426e:	2300      	movs	r3, #0
 8004270:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8004272:	4b1f      	ldr	r3, [pc, #124]	; (80042f0 <FATFS_LinkDriverEx+0x94>)
 8004274:	7a5b      	ldrb	r3, [r3, #9]
 8004276:	b2db      	uxtb	r3, r3
 8004278:	2b01      	cmp	r3, #1
 800427a:	d831      	bhi.n	80042e0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800427c:	4b1c      	ldr	r3, [pc, #112]	; (80042f0 <FATFS_LinkDriverEx+0x94>)
 800427e:	7a5b      	ldrb	r3, [r3, #9]
 8004280:	b2db      	uxtb	r3, r3
 8004282:	461a      	mov	r2, r3
 8004284:	4b1a      	ldr	r3, [pc, #104]	; (80042f0 <FATFS_LinkDriverEx+0x94>)
 8004286:	2100      	movs	r1, #0
 8004288:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800428a:	4b19      	ldr	r3, [pc, #100]	; (80042f0 <FATFS_LinkDriverEx+0x94>)
 800428c:	7a5b      	ldrb	r3, [r3, #9]
 800428e:	b2db      	uxtb	r3, r3
 8004290:	4a17      	ldr	r2, [pc, #92]	; (80042f0 <FATFS_LinkDriverEx+0x94>)
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	4413      	add	r3, r2
 8004296:	68fa      	ldr	r2, [r7, #12]
 8004298:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800429a:	4b15      	ldr	r3, [pc, #84]	; (80042f0 <FATFS_LinkDriverEx+0x94>)
 800429c:	7a5b      	ldrb	r3, [r3, #9]
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	461a      	mov	r2, r3
 80042a2:	4b13      	ldr	r3, [pc, #76]	; (80042f0 <FATFS_LinkDriverEx+0x94>)
 80042a4:	4413      	add	r3, r2
 80042a6:	79fa      	ldrb	r2, [r7, #7]
 80042a8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80042aa:	4b11      	ldr	r3, [pc, #68]	; (80042f0 <FATFS_LinkDriverEx+0x94>)
 80042ac:	7a5b      	ldrb	r3, [r3, #9]
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	1c5a      	adds	r2, r3, #1
 80042b2:	b2d1      	uxtb	r1, r2
 80042b4:	4a0e      	ldr	r2, [pc, #56]	; (80042f0 <FATFS_LinkDriverEx+0x94>)
 80042b6:	7251      	strb	r1, [r2, #9]
 80042b8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80042ba:	7dbb      	ldrb	r3, [r7, #22]
 80042bc:	3330      	adds	r3, #48	; 0x30
 80042be:	b2da      	uxtb	r2, r3
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	3301      	adds	r3, #1
 80042c8:	223a      	movs	r2, #58	; 0x3a
 80042ca:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	3302      	adds	r3, #2
 80042d0:	222f      	movs	r2, #47	; 0x2f
 80042d2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	3303      	adds	r3, #3
 80042d8:	2200      	movs	r2, #0
 80042da:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80042dc:	2300      	movs	r3, #0
 80042de:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 80042e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	371c      	adds	r7, #28
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	2000065c 	.word	0x2000065c

080042f4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b082      	sub	sp, #8
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80042fe:	2200      	movs	r2, #0
 8004300:	6839      	ldr	r1, [r7, #0]
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f7ff ffaa 	bl	800425c <FATFS_LinkDriverEx>
 8004308:	4603      	mov	r3, r0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3708      	adds	r7, #8
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
	...

08004314 <exf_getfree>:

#include "fops.h"
#include "main.h"
#include "string.h"
uint32_t exf_getfree(void)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b0c4      	sub	sp, #272	; 0x110
 8004318:	af00      	add	r7, sp, #0
    FATFS *fs;
    DWORD fre_clust, fre_sect, tot_sect;

    if(f_getfree(USERPath, &fre_clust, &fs) == FR_OK)
 800431a:	f507 7282 	add.w	r2, r7, #260	; 0x104
 800431e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8004322:	4619      	mov	r1, r3
 8004324:	4829      	ldr	r0, [pc, #164]	; (80043cc <exf_getfree+0xb8>)
 8004326:	f7ff fee4 	bl	80040f2 <f_getfree>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d147      	bne.n	80043c0 <exf_getfree+0xac>
    {
        tot_sect = (fs->n_fatent - 2) * fs->csize;		// ï¿½Ãµï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 8004330:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004334:	695b      	ldr	r3, [r3, #20]
 8004336:	3b02      	subs	r3, #2
 8004338:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800433c:	8952      	ldrh	r2, [r2, #10]
 800433e:	fb02 f303 	mul.w	r3, r2, r3
 8004342:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        fre_sect = fre_clust * fs->csize;				// ï¿½Ãµï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 8004346:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800434a:	895b      	ldrh	r3, [r3, #10]
 800434c:	461a      	mov	r2, r3
 800434e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8004352:	fb02 f303 	mul.w	r3, r2, r3
 8004356:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108

        tot_sect >>= 11;		// ×ªÎªMB
 800435a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800435e:	0adb      	lsrs	r3, r3, #11
 8004360:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        fre_sect >>= 11;		// ×ªÎªMB
 8004364:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004368:	0adb      	lsrs	r3, r3, #11
 800436a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108

        char buf[256];
        sprintf(buf, "# SD Card Total Size:%ldMB\r\n", tot_sect);
 800436e:	463b      	mov	r3, r7
 8004370:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8004374:	4916      	ldr	r1, [pc, #88]	; (80043d0 <exf_getfree+0xbc>)
 8004376:	4618      	mov	r0, r3
 8004378:	f009 fca8 	bl	800dccc <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), 0xffff);
 800437c:	463b      	mov	r3, r7
 800437e:	4618      	mov	r0, r3
 8004380:	f7fb ff26 	bl	80001d0 <strlen>
 8004384:	4603      	mov	r3, r0
 8004386:	b29a      	uxth	r2, r3
 8004388:	4639      	mov	r1, r7
 800438a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800438e:	4811      	ldr	r0, [pc, #68]	; (80043d4 <exf_getfree+0xc0>)
 8004390:	f006 fdc5 	bl	800af1e <HAL_UART_Transmit>
        sprintf(buf, "# SD Card Free  Size:%ldMB\r\n", fre_sect);
 8004394:	463b      	mov	r3, r7
 8004396:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800439a:	490f      	ldr	r1, [pc, #60]	; (80043d8 <exf_getfree+0xc4>)
 800439c:	4618      	mov	r0, r3
 800439e:	f009 fc95 	bl	800dccc <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), 0xffff);
 80043a2:	463b      	mov	r3, r7
 80043a4:	4618      	mov	r0, r3
 80043a6:	f7fb ff13 	bl	80001d0 <strlen>
 80043aa:	4603      	mov	r3, r0
 80043ac:	b29a      	uxth	r2, r3
 80043ae:	4639      	mov	r1, r7
 80043b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80043b4:	4807      	ldr	r0, [pc, #28]	; (80043d4 <exf_getfree+0xc0>)
 80043b6:	f006 fdb2 	bl	800af1e <HAL_UART_Transmit>

        return fre_sect;
 80043ba:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80043be:	e7ff      	b.n	80043c0 <exf_getfree+0xac>
    }
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	20000410 	.word	0x20000410
 80043d0:	0800e66c 	.word	0x0800e66c
 80043d4:	20000810 	.word	0x20000810
 80043d8:	0800e68c 	.word	0x0800e68c

080043dc <exf_mount>:

int exf_mount(void)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b0c2      	sub	sp, #264	; 0x108
 80043e0:	af00      	add	r7, sp, #0
	int status_code = f_mount(&USERFatFS, USERPath, 1);
 80043e2:	2201      	movs	r2, #1
 80043e4:	4912      	ldr	r1, [pc, #72]	; (8004430 <exf_mount+0x54>)
 80043e6:	4813      	ldr	r0, [pc, #76]	; (8004434 <exf_mount+0x58>)
 80043e8:	f7fe ffb4 	bl	8003354 <f_mount>
 80043ec:	4603      	mov	r3, r0
 80043ee:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	char buf[256];
    sprintf(buf, "# SD Card Mount %s!\r\n",  status_code == FR_OK ? "Successfullly" : "Failed");
 80043f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d101      	bne.n	80043fe <exf_mount+0x22>
 80043fa:	4a0f      	ldr	r2, [pc, #60]	; (8004438 <exf_mount+0x5c>)
 80043fc:	e000      	b.n	8004400 <exf_mount+0x24>
 80043fe:	4a0f      	ldr	r2, [pc, #60]	; (800443c <exf_mount+0x60>)
 8004400:	1d3b      	adds	r3, r7, #4
 8004402:	490f      	ldr	r1, [pc, #60]	; (8004440 <exf_mount+0x64>)
 8004404:	4618      	mov	r0, r3
 8004406:	f009 fc61 	bl	800dccc <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), 0xffff);
 800440a:	1d3b      	adds	r3, r7, #4
 800440c:	4618      	mov	r0, r3
 800440e:	f7fb fedf 	bl	80001d0 <strlen>
 8004412:	4603      	mov	r3, r0
 8004414:	b29a      	uxth	r2, r3
 8004416:	1d39      	adds	r1, r7, #4
 8004418:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800441c:	4809      	ldr	r0, [pc, #36]	; (8004444 <exf_mount+0x68>)
 800441e:	f006 fd7e 	bl	800af1e <HAL_UART_Transmit>
    return status_code;
 8004422:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8004426:	4618      	mov	r0, r3
 8004428:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}
 8004430:	20000410 	.word	0x20000410
 8004434:	20000414 	.word	0x20000414
 8004438:	0800e6ac 	.word	0x0800e6ac
 800443c:	0800e6bc 	.word	0x0800e6bc
 8004440:	0800e6c4 	.word	0x0800e6c4
 8004444:	20000810 	.word	0x20000810

08004448 <SD_init>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void SD_init() {
 8004448:	b580      	push	{r7, lr}
 800444a:	b088      	sub	sp, #32
 800444c:	af00      	add	r7, sp, #0
	// One line of LCD contains 21 character
	char buf[22];
	sprintf(buf, "Loading SD card...");
 800444e:	463b      	mov	r3, r7
 8004450:	4930      	ldr	r1, [pc, #192]	; (8004514 <SD_init+0xcc>)
 8004452:	4618      	mov	r0, r3
 8004454:	f009 fc3a 	bl	800dccc <siprintf>
	LCD_FStr(buf, 0, 0);
 8004458:	463b      	mov	r3, r7
 800445a:	2200      	movs	r2, #0
 800445c:	2100      	movs	r1, #0
 800445e:	4618      	mov	r0, r3
 8004460:	f7fc fddc 	bl	800101c <LCD_FStr>
	LCD_Update();
 8004464:	f7fc fd3e 	bl	8000ee4 <LCD_Update>

	// Wait 1 second before loading SD card
	HAL_Delay(1000);
 8004468:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800446c:	f001 fedc 	bl	8006228 <HAL_Delay>

	// Clear LCD before showing anything
	LCD_Clear();
 8004470:	f7fc fd14 	bl	8000e9c <LCD_Clear>

	MX_FATFS_Init();
 8004474:	f7fd f9dc 	bl	8001830 <MX_FATFS_Init>

	LCD_Clear();
 8004478:	f7fc fd10 	bl	8000e9c <LCD_Clear>
	int mount = exf_mount();
 800447c:	f7ff ffae 	bl	80043dc <exf_mount>
 8004480:	61f8      	str	r0, [r7, #28]
	sprintf(buf, "SD card mount");
 8004482:	463b      	mov	r3, r7
 8004484:	4924      	ldr	r1, [pc, #144]	; (8004518 <SD_init+0xd0>)
 8004486:	4618      	mov	r0, r3
 8004488:	f009 fc20 	bl	800dccc <siprintf>
	LCD_FStr(buf, 0, 0);
 800448c:	463b      	mov	r3, r7
 800448e:	2200      	movs	r2, #0
 8004490:	2100      	movs	r1, #0
 8004492:	4618      	mov	r0, r3
 8004494:	f7fc fdc2 	bl	800101c <LCD_FStr>
	sprintf(buf, "%s", mount == FR_OK ? "Success" : "Fail");
 8004498:	69fb      	ldr	r3, [r7, #28]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d101      	bne.n	80044a2 <SD_init+0x5a>
 800449e:	4a1f      	ldr	r2, [pc, #124]	; (800451c <SD_init+0xd4>)
 80044a0:	e000      	b.n	80044a4 <SD_init+0x5c>
 80044a2:	4a1f      	ldr	r2, [pc, #124]	; (8004520 <SD_init+0xd8>)
 80044a4:	463b      	mov	r3, r7
 80044a6:	491f      	ldr	r1, [pc, #124]	; (8004524 <SD_init+0xdc>)
 80044a8:	4618      	mov	r0, r3
 80044aa:	f009 fc0f 	bl	800dccc <siprintf>
	LCD_FStr(buf, 0, 1);
 80044ae:	463b      	mov	r3, r7
 80044b0:	2201      	movs	r2, #1
 80044b2:	2100      	movs	r1, #0
 80044b4:	4618      	mov	r0, r3
 80044b6:	f7fc fdb1 	bl	800101c <LCD_FStr>
	LCD_Update();
 80044ba:	f7fc fd13 	bl	8000ee4 <LCD_Update>
	HAL_Delay(1000);
 80044be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80044c2:	f001 feb1 	bl	8006228 <HAL_Delay>

	LCD_Clear();
 80044c6:	f7fc fce9 	bl	8000e9c <LCD_Clear>
	unsigned free = exf_getfree();
 80044ca:	f7ff ff23 	bl	8004314 <exf_getfree>
 80044ce:	61b8      	str	r0, [r7, #24]
	sprintf(buf, "SD card free space");
 80044d0:	463b      	mov	r3, r7
 80044d2:	4915      	ldr	r1, [pc, #84]	; (8004528 <SD_init+0xe0>)
 80044d4:	4618      	mov	r0, r3
 80044d6:	f009 fbf9 	bl	800dccc <siprintf>
	LCD_FStr(buf, 0, 0);
 80044da:	463b      	mov	r3, r7
 80044dc:	2200      	movs	r2, #0
 80044de:	2100      	movs	r1, #0
 80044e0:	4618      	mov	r0, r3
 80044e2:	f7fc fd9b 	bl	800101c <LCD_FStr>
	sprintf(buf, "%u MB", free);
 80044e6:	463b      	mov	r3, r7
 80044e8:	69ba      	ldr	r2, [r7, #24]
 80044ea:	4910      	ldr	r1, [pc, #64]	; (800452c <SD_init+0xe4>)
 80044ec:	4618      	mov	r0, r3
 80044ee:	f009 fbed 	bl	800dccc <siprintf>
	LCD_FStr(buf, 0, 1);
 80044f2:	463b      	mov	r3, r7
 80044f4:	2201      	movs	r2, #1
 80044f6:	2100      	movs	r1, #0
 80044f8:	4618      	mov	r0, r3
 80044fa:	f7fc fd8f 	bl	800101c <LCD_FStr>
	LCD_Update();
 80044fe:	f7fc fcf1 	bl	8000ee4 <LCD_Update>
	HAL_Delay(1000);
 8004502:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004506:	f001 fe8f 	bl	8006228 <HAL_Delay>
	return;
 800450a:	bf00      	nop
}
 800450c:	3720      	adds	r7, #32
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	0800e784 	.word	0x0800e784
 8004518:	0800e798 	.word	0x0800e798
 800451c:	0800e7a8 	.word	0x0800e7a8
 8004520:	0800e7b0 	.word	0x0800e7b0
 8004524:	0800e7b8 	.word	0x0800e7b8
 8004528:	0800e7bc 	.word	0x0800e7bc
 800452c:	0800e7d0 	.word	0x0800e7d0

08004530 <OLED_task>:
;

void OLED_task(void *pvParameters) {
 8004530:	b580      	push	{r7, lr}
 8004532:	b08a      	sub	sp, #40	; 0x28
 8004534:	af02      	add	r7, sp, #8
 8004536:	6078      	str	r0, [r7, #4]
	char buf[22];
	while (1) {
		if (OLED_display_status == OLED_MENU) {
 8004538:	4b86      	ldr	r3, [pc, #536]	; (8004754 <OLED_task+0x224>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d154      	bne.n	80045ea <OLED_task+0xba>
			// Clear OLED before displaying stuff
			LCD_Clear();
 8004540:	f7fc fcac 	bl	8000e9c <LCD_Clear>
			sprintf(buf, "%c %s",
					(menu_select == MENU_FILE_BROWSER) ? '>' : ' ',
 8004544:	4b84      	ldr	r3, [pc, #528]	; (8004758 <OLED_task+0x228>)
 8004546:	681b      	ldr	r3, [r3, #0]
			sprintf(buf, "%c %s",
 8004548:	2b00      	cmp	r3, #0
 800454a:	d101      	bne.n	8004550 <OLED_task+0x20>
 800454c:	223e      	movs	r2, #62	; 0x3e
 800454e:	e000      	b.n	8004552 <OLED_task+0x22>
 8004550:	2220      	movs	r2, #32
 8004552:	f107 0008 	add.w	r0, r7, #8
 8004556:	4b81      	ldr	r3, [pc, #516]	; (800475c <OLED_task+0x22c>)
 8004558:	4981      	ldr	r1, [pc, #516]	; (8004760 <OLED_task+0x230>)
 800455a:	f009 fbb7 	bl	800dccc <siprintf>
					"File Browser");
			LCD_FStr(buf, 0, 0);
 800455e:	f107 0308 	add.w	r3, r7, #8
 8004562:	2200      	movs	r2, #0
 8004564:	2100      	movs	r1, #0
 8004566:	4618      	mov	r0, r3
 8004568:	f7fc fd58 	bl	800101c <LCD_FStr>
			sprintf(buf, "%c %s", (menu_select == MENU_PLAYER) ? '>' : ' ',
 800456c:	4b7a      	ldr	r3, [pc, #488]	; (8004758 <OLED_task+0x228>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	2b01      	cmp	r3, #1
 8004572:	d101      	bne.n	8004578 <OLED_task+0x48>
 8004574:	223e      	movs	r2, #62	; 0x3e
 8004576:	e000      	b.n	800457a <OLED_task+0x4a>
 8004578:	2220      	movs	r2, #32
 800457a:	f107 0008 	add.w	r0, r7, #8
 800457e:	4b79      	ldr	r3, [pc, #484]	; (8004764 <OLED_task+0x234>)
 8004580:	4977      	ldr	r1, [pc, #476]	; (8004760 <OLED_task+0x230>)
 8004582:	f009 fba3 	bl	800dccc <siprintf>
					"Player");
			LCD_FStr(buf, 0, 1);
 8004586:	f107 0308 	add.w	r3, r7, #8
 800458a:	2201      	movs	r2, #1
 800458c:	2100      	movs	r1, #0
 800458e:	4618      	mov	r0, r3
 8004590:	f7fc fd44 	bl	800101c <LCD_FStr>
			sprintf(buf, "%c %s", (menu_select == MENU_SETTING) ? '>' : ' ',
 8004594:	4b70      	ldr	r3, [pc, #448]	; (8004758 <OLED_task+0x228>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2b02      	cmp	r3, #2
 800459a:	d101      	bne.n	80045a0 <OLED_task+0x70>
 800459c:	223e      	movs	r2, #62	; 0x3e
 800459e:	e000      	b.n	80045a2 <OLED_task+0x72>
 80045a0:	2220      	movs	r2, #32
 80045a2:	f107 0008 	add.w	r0, r7, #8
 80045a6:	4b70      	ldr	r3, [pc, #448]	; (8004768 <OLED_task+0x238>)
 80045a8:	496d      	ldr	r1, [pc, #436]	; (8004760 <OLED_task+0x230>)
 80045aa:	f009 fb8f 	bl	800dccc <siprintf>
					"Setting");
			LCD_FStr(buf, 0, 2);
 80045ae:	f107 0308 	add.w	r3, r7, #8
 80045b2:	2202      	movs	r2, #2
 80045b4:	2100      	movs	r1, #0
 80045b6:	4618      	mov	r0, r3
 80045b8:	f7fc fd30 	bl	800101c <LCD_FStr>
			sprintf(buf, "%c %s", (menu_select == MENU_ABOUT) ? '>' : ' ',
 80045bc:	4b66      	ldr	r3, [pc, #408]	; (8004758 <OLED_task+0x228>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2b03      	cmp	r3, #3
 80045c2:	d101      	bne.n	80045c8 <OLED_task+0x98>
 80045c4:	223e      	movs	r2, #62	; 0x3e
 80045c6:	e000      	b.n	80045ca <OLED_task+0x9a>
 80045c8:	2220      	movs	r2, #32
 80045ca:	f107 0008 	add.w	r0, r7, #8
 80045ce:	4b67      	ldr	r3, [pc, #412]	; (800476c <OLED_task+0x23c>)
 80045d0:	4963      	ldr	r1, [pc, #396]	; (8004760 <OLED_task+0x230>)
 80045d2:	f009 fb7b 	bl	800dccc <siprintf>
					"About");
			LCD_FStr(buf, 0, 3);
 80045d6:	f107 0308 	add.w	r3, r7, #8
 80045da:	2203      	movs	r2, #3
 80045dc:	2100      	movs	r1, #0
 80045de:	4618      	mov	r0, r3
 80045e0:	f7fc fd1c 	bl	800101c <LCD_FStr>
			LCD_Update();
 80045e4:	f7fc fc7e 	bl	8000ee4 <LCD_Update>
 80045e8:	e0ae      	b.n	8004748 <OLED_task+0x218>
		} else if (OLED_display_status == OLED_FILE_BROWSER) {
 80045ea:	4b5a      	ldr	r3, [pc, #360]	; (8004754 <OLED_task+0x224>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d11e      	bne.n	8004630 <OLED_task+0x100>
			LCD_Clear();
 80045f2:	f7fc fc53 	bl	8000e9c <LCD_Clear>
			sprintf(buf, "File Browser");
 80045f6:	f107 0308 	add.w	r3, r7, #8
 80045fa:	4958      	ldr	r1, [pc, #352]	; (800475c <OLED_task+0x22c>)
 80045fc:	4618      	mov	r0, r3
 80045fe:	f009 fb65 	bl	800dccc <siprintf>
			LCD_FStr(buf, 0, 0);
 8004602:	f107 0308 	add.w	r3, r7, #8
 8004606:	2200      	movs	r2, #0
 8004608:	2100      	movs	r1, #0
 800460a:	4618      	mov	r0, r3
 800460c:	f7fc fd06 	bl	800101c <LCD_FStr>
			sprintf(buf, "Placeholder");
 8004610:	f107 0308 	add.w	r3, r7, #8
 8004614:	4956      	ldr	r1, [pc, #344]	; (8004770 <OLED_task+0x240>)
 8004616:	4618      	mov	r0, r3
 8004618:	f009 fb58 	bl	800dccc <siprintf>
			LCD_FStr(buf, 0, 1);
 800461c:	f107 0308 	add.w	r3, r7, #8
 8004620:	2201      	movs	r2, #1
 8004622:	2100      	movs	r1, #0
 8004624:	4618      	mov	r0, r3
 8004626:	f7fc fcf9 	bl	800101c <LCD_FStr>
			LCD_Update();
 800462a:	f7fc fc5b 	bl	8000ee4 <LCD_Update>
 800462e:	e08b      	b.n	8004748 <OLED_task+0x218>
		} else if (OLED_display_status == OLED_PLAYER) {
 8004630:	4b48      	ldr	r3, [pc, #288]	; (8004754 <OLED_task+0x224>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2b02      	cmp	r3, #2
 8004636:	d11e      	bne.n	8004676 <OLED_task+0x146>
			LCD_Clear();
 8004638:	f7fc fc30 	bl	8000e9c <LCD_Clear>
			sprintf(buf, "Player");
 800463c:	f107 0308 	add.w	r3, r7, #8
 8004640:	4948      	ldr	r1, [pc, #288]	; (8004764 <OLED_task+0x234>)
 8004642:	4618      	mov	r0, r3
 8004644:	f009 fb42 	bl	800dccc <siprintf>
			LCD_FStr(buf, 0, 0);
 8004648:	f107 0308 	add.w	r3, r7, #8
 800464c:	2200      	movs	r2, #0
 800464e:	2100      	movs	r1, #0
 8004650:	4618      	mov	r0, r3
 8004652:	f7fc fce3 	bl	800101c <LCD_FStr>
			sprintf(buf, "Playing audio...");
 8004656:	f107 0308 	add.w	r3, r7, #8
 800465a:	4946      	ldr	r1, [pc, #280]	; (8004774 <OLED_task+0x244>)
 800465c:	4618      	mov	r0, r3
 800465e:	f009 fb35 	bl	800dccc <siprintf>
			LCD_FStr(buf, 0, 1);
 8004662:	f107 0308 	add.w	r3, r7, #8
 8004666:	2201      	movs	r2, #1
 8004668:	2100      	movs	r1, #0
 800466a:	4618      	mov	r0, r3
 800466c:	f7fc fcd6 	bl	800101c <LCD_FStr>
			LCD_Update();
 8004670:	f7fc fc38 	bl	8000ee4 <LCD_Update>
 8004674:	e068      	b.n	8004748 <OLED_task+0x218>
		} else if (OLED_display_status == OLED_SETTING) {
 8004676:	4b37      	ldr	r3, [pc, #220]	; (8004754 <OLED_task+0x224>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	2b03      	cmp	r3, #3
 800467c:	d128      	bne.n	80046d0 <OLED_task+0x1a0>
			LCD_Clear();
 800467e:	f7fc fc0d 	bl	8000e9c <LCD_Clear>
			sprintf(buf, "Setting");
 8004682:	f107 0308 	add.w	r3, r7, #8
 8004686:	4938      	ldr	r1, [pc, #224]	; (8004768 <OLED_task+0x238>)
 8004688:	4618      	mov	r0, r3
 800468a:	f009 fb1f 	bl	800dccc <siprintf>
			LCD_FStr(buf, 0, 0);
 800468e:	f107 0308 	add.w	r3, r7, #8
 8004692:	2200      	movs	r2, #0
 8004694:	2100      	movs	r1, #0
 8004696:	4618      	mov	r0, r3
 8004698:	f7fc fcc0 	bl	800101c <LCD_FStr>
			sprintf(buf, "%c %s %u",
					(setting_select == SETTING_VOLUME) ? '>' : ' ', "Volume",
 800469c:	4b36      	ldr	r3, [pc, #216]	; (8004778 <OLED_task+0x248>)
 800469e:	681b      	ldr	r3, [r3, #0]
			sprintf(buf, "%c %s %u",
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d101      	bne.n	80046a8 <OLED_task+0x178>
 80046a4:	223e      	movs	r2, #62	; 0x3e
 80046a6:	e000      	b.n	80046aa <OLED_task+0x17a>
 80046a8:	2220      	movs	r2, #32
 80046aa:	4b34      	ldr	r3, [pc, #208]	; (800477c <OLED_task+0x24c>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f107 0008 	add.w	r0, r7, #8
 80046b2:	9300      	str	r3, [sp, #0]
 80046b4:	4b32      	ldr	r3, [pc, #200]	; (8004780 <OLED_task+0x250>)
 80046b6:	4933      	ldr	r1, [pc, #204]	; (8004784 <OLED_task+0x254>)
 80046b8:	f009 fb08 	bl	800dccc <siprintf>
					uwVolume);
			LCD_FStr(buf, 0, 1);
 80046bc:	f107 0308 	add.w	r3, r7, #8
 80046c0:	2201      	movs	r2, #1
 80046c2:	2100      	movs	r1, #0
 80046c4:	4618      	mov	r0, r3
 80046c6:	f7fc fca9 	bl	800101c <LCD_FStr>
			LCD_Update();
 80046ca:	f7fc fc0b 	bl	8000ee4 <LCD_Update>
 80046ce:	e03b      	b.n	8004748 <OLED_task+0x218>
		} else if (OLED_display_status == OLED_ABOUT) {
 80046d0:	4b20      	ldr	r3, [pc, #128]	; (8004754 <OLED_task+0x224>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2b04      	cmp	r3, #4
 80046d6:	d137      	bne.n	8004748 <OLED_task+0x218>
			LCD_Clear();
 80046d8:	f7fc fbe0 	bl	8000e9c <LCD_Clear>
			sprintf(buf, "AudioPlayer");
 80046dc:	f107 0308 	add.w	r3, r7, #8
 80046e0:	4929      	ldr	r1, [pc, #164]	; (8004788 <OLED_task+0x258>)
 80046e2:	4618      	mov	r0, r3
 80046e4:	f009 faf2 	bl	800dccc <siprintf>
			LCD_FStr(buf, 0, 0);
 80046e8:	f107 0308 	add.w	r3, r7, #8
 80046ec:	2200      	movs	r2, #0
 80046ee:	2100      	movs	r1, #0
 80046f0:	4618      	mov	r0, r3
 80046f2:	f7fc fc93 	bl	800101c <LCD_FStr>
			sprintf(buf, "NCKU CSIE EOS project");
 80046f6:	f107 0308 	add.w	r3, r7, #8
 80046fa:	4924      	ldr	r1, [pc, #144]	; (800478c <OLED_task+0x25c>)
 80046fc:	4618      	mov	r0, r3
 80046fe:	f009 fae5 	bl	800dccc <siprintf>
			LCD_FStr(buf, 0, 1);
 8004702:	f107 0308 	add.w	r3, r7, #8
 8004706:	2201      	movs	r2, #1
 8004708:	2100      	movs	r1, #0
 800470a:	4618      	mov	r0, r3
 800470c:	f7fc fc86 	bl	800101c <LCD_FStr>
			sprintf(buf, "2022");
 8004710:	f107 0308 	add.w	r3, r7, #8
 8004714:	491e      	ldr	r1, [pc, #120]	; (8004790 <OLED_task+0x260>)
 8004716:	4618      	mov	r0, r3
 8004718:	f009 fad8 	bl	800dccc <siprintf>
			LCD_FStr(buf, 0, 2);
 800471c:	f107 0308 	add.w	r3, r7, #8
 8004720:	2202      	movs	r2, #2
 8004722:	2100      	movs	r1, #0
 8004724:	4618      	mov	r0, r3
 8004726:	f7fc fc79 	bl	800101c <LCD_FStr>
			sprintf(buf, "Press any key to menu");
 800472a:	f107 0308 	add.w	r3, r7, #8
 800472e:	4919      	ldr	r1, [pc, #100]	; (8004794 <OLED_task+0x264>)
 8004730:	4618      	mov	r0, r3
 8004732:	f009 facb 	bl	800dccc <siprintf>
			LCD_FStr(buf, 0, 3);
 8004736:	f107 0308 	add.w	r3, r7, #8
 800473a:	2203      	movs	r2, #3
 800473c:	2100      	movs	r1, #0
 800473e:	4618      	mov	r0, r3
 8004740:	f7fc fc6c 	bl	800101c <LCD_FStr>
			LCD_Update();
 8004744:	f7fc fbce 	bl	8000ee4 <LCD_Update>
		}
		vTaskDelay(1000 / portTICK_PERIOD_MS);
 8004748:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800474c:	f007 fdfa 	bl	800c344 <vTaskDelay>
		if (OLED_display_status == OLED_MENU) {
 8004750:	e6f2      	b.n	8004538 <OLED_task+0x8>
 8004752:	bf00      	nop
 8004754:	20000854 	.word	0x20000854
 8004758:	20000858 	.word	0x20000858
 800475c:	0800e7d8 	.word	0x0800e7d8
 8004760:	0800e7e8 	.word	0x0800e7e8
 8004764:	0800e7f0 	.word	0x0800e7f0
 8004768:	0800e7f8 	.word	0x0800e7f8
 800476c:	0800e800 	.word	0x0800e800
 8004770:	0800e808 	.word	0x0800e808
 8004774:	0800e814 	.word	0x0800e814
 8004778:	20000054 	.word	0x20000054
 800477c:	20000074 	.word	0x20000074
 8004780:	0800e828 	.word	0x0800e828
 8004784:	0800e830 	.word	0x0800e830
 8004788:	0800e83c 	.word	0x0800e83c
 800478c:	0800e848 	.word	0x0800e848
 8004790:	0800e860 	.word	0x0800e860
 8004794:	0800e868 	.word	0x0800e868

08004798 <timer_task>:
	}
	return;
}
;

void timer_task(void *pvParameters) {
 8004798:	b580      	push	{r7, lr}
 800479a:	b082      	sub	sp, #8
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
	while (1) {
		globalTime++;
 80047a0:	4b04      	ldr	r3, [pc, #16]	; (80047b4 <timer_task+0x1c>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	3301      	adds	r3, #1
 80047a6:	4a03      	ldr	r2, [pc, #12]	; (80047b4 <timer_task+0x1c>)
 80047a8:	6013      	str	r3, [r2, #0]
		vTaskDelay(1000 / portTICK_PERIOD_MS);
 80047aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80047ae:	f007 fdc9 	bl	800c344 <vTaskDelay>
		globalTime++;
 80047b2:	e7f5      	b.n	80047a0 <timer_task+0x8>
 80047b4:	2000085c 	.word	0x2000085c

080047b8 <audio_task>:
	}
	return;
}

void audio_task(void *pvParameters) {
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
//			vTaskDelay(1);
//			if(AudioState == AUDIO_STATE_STOP){
//				isFinished = 1;
//			}
//		}
		AUDIO_PLAYER_Process(pdTRUE);
 80047c0:	2001      	movs	r0, #1
 80047c2:	f001 fb83 	bl	8005ecc <AUDIO_PLAYER_Process>
		vTaskDelay(1 / portTICK_PERIOD_MS);
 80047c6:	2001      	movs	r0, #1
 80047c8:	f007 fdbc 	bl	800c344 <vTaskDelay>
		AUDIO_PLAYER_Process(pdTRUE);
 80047cc:	e7f8      	b.n	80047c0 <audio_task+0x8>
	...

080047d0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b082      	sub	sp, #8
 80047d4:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80047d6:	f001 fce5 	bl	80061a4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80047da:	f000 f843 	bl	8004864 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80047de:	f000 f9b5 	bl	8004b4c <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80047e2:	f000 f969 	bl	8004ab8 <MX_USART2_UART_Init>
	MX_SPI1_Init();
 80047e6:	f000 f931 	bl	8004a4c <MX_SPI1_Init>
	MX_DMA_Init();
 80047ea:	f000 f98f 	bl	8004b0c <MX_DMA_Init>
	MX_I2S3_Init();
 80047ee:	f000 f8ff 	bl	80049f0 <MX_I2S3_Init>
	MX_I2C1_Init();
 80047f2:	f000 f8a1 	bl	8004938 <MX_I2C1_Init>
	MX_I2C2_Init();
 80047f6:	f000 f8cd 	bl	8004994 <MX_I2C2_Init>
	/* USER CODE BEGIN 2 */

	LCD_Init();
 80047fa:	f7fc fb23 	bl	8000e44 <LCD_Init>

	// Init SD card here
	SD_init();
 80047fe:	f7ff fe23 	bl	8004448 <SD_init>

	// Start task here
	xTaskCreate(OLED_task, "OLED_task", STACK_SIZE, (void*) NULL, 14, NULL);
 8004802:	2300      	movs	r3, #0
 8004804:	9301      	str	r3, [sp, #4]
 8004806:	230e      	movs	r3, #14
 8004808:	9300      	str	r3, [sp, #0]
 800480a:	2300      	movs	r3, #0
 800480c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004810:	490e      	ldr	r1, [pc, #56]	; (800484c <main+0x7c>)
 8004812:	480f      	ldr	r0, [pc, #60]	; (8004850 <main+0x80>)
 8004814:	f007 fc58 	bl	800c0c8 <xTaskCreate>
	xTaskCreate(timer_task, "timer_task", STACK_SIZE, (void*) NULL, 1, NULL);
 8004818:	2300      	movs	r3, #0
 800481a:	9301      	str	r3, [sp, #4]
 800481c:	2301      	movs	r3, #1
 800481e:	9300      	str	r3, [sp, #0]
 8004820:	2300      	movs	r3, #0
 8004822:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004826:	490b      	ldr	r1, [pc, #44]	; (8004854 <main+0x84>)
 8004828:	480b      	ldr	r0, [pc, #44]	; (8004858 <main+0x88>)
 800482a:	f007 fc4d 	bl	800c0c8 <xTaskCreate>
	xTaskCreate(audio_task, "audio_task", STACK_SIZE, (void*) NULL, 3, NULL);
 800482e:	2300      	movs	r3, #0
 8004830:	9301      	str	r3, [sp, #4]
 8004832:	2303      	movs	r3, #3
 8004834:	9300      	str	r3, [sp, #0]
 8004836:	2300      	movs	r3, #0
 8004838:	f44f 7280 	mov.w	r2, #256	; 0x100
 800483c:	4907      	ldr	r1, [pc, #28]	; (800485c <main+0x8c>)
 800483e:	4808      	ldr	r0, [pc, #32]	; (8004860 <main+0x90>)
 8004840:	f007 fc42 	bl	800c0c8 <xTaskCreate>

	// Start scheduler here
	vTaskStartScheduler();
 8004844:	f007 fdb2 	bl	800c3ac <vTaskStartScheduler>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8004848:	e7fe      	b.n	8004848 <main+0x78>
 800484a:	bf00      	nop
 800484c:	0800e880 	.word	0x0800e880
 8004850:	08004531 	.word	0x08004531
 8004854:	0800e88c 	.word	0x0800e88c
 8004858:	08004799 	.word	0x08004799
 800485c:	0800e898 	.word	0x0800e898
 8004860:	080047b9 	.word	0x080047b9

08004864 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8004864:	b580      	push	{r7, lr}
 8004866:	b094      	sub	sp, #80	; 0x50
 8004868:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800486a:	f107 0320 	add.w	r3, r7, #32
 800486e:	2230      	movs	r2, #48	; 0x30
 8004870:	2100      	movs	r1, #0
 8004872:	4618      	mov	r0, r3
 8004874:	f009 fa22 	bl	800dcbc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8004878:	f107 030c 	add.w	r3, r7, #12
 800487c:	2200      	movs	r2, #0
 800487e:	601a      	str	r2, [r3, #0]
 8004880:	605a      	str	r2, [r3, #4]
 8004882:	609a      	str	r2, [r3, #8]
 8004884:	60da      	str	r2, [r3, #12]
 8004886:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8004888:	2300      	movs	r3, #0
 800488a:	60bb      	str	r3, [r7, #8]
 800488c:	4b28      	ldr	r3, [pc, #160]	; (8004930 <SystemClock_Config+0xcc>)
 800488e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004890:	4a27      	ldr	r2, [pc, #156]	; (8004930 <SystemClock_Config+0xcc>)
 8004892:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004896:	6413      	str	r3, [r2, #64]	; 0x40
 8004898:	4b25      	ldr	r3, [pc, #148]	; (8004930 <SystemClock_Config+0xcc>)
 800489a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048a0:	60bb      	str	r3, [r7, #8]
 80048a2:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80048a4:	2300      	movs	r3, #0
 80048a6:	607b      	str	r3, [r7, #4]
 80048a8:	4b22      	ldr	r3, [pc, #136]	; (8004934 <SystemClock_Config+0xd0>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a21      	ldr	r2, [pc, #132]	; (8004934 <SystemClock_Config+0xd0>)
 80048ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048b2:	6013      	str	r3, [r2, #0]
 80048b4:	4b1f      	ldr	r3, [pc, #124]	; (8004934 <SystemClock_Config+0xd0>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048bc:	607b      	str	r3, [r7, #4]
 80048be:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80048c0:	2301      	movs	r3, #1
 80048c2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80048c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80048c8:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80048ca:	2302      	movs	r3, #2
 80048cc:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80048ce:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80048d2:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80048d4:	2308      	movs	r3, #8
 80048d6:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 80048d8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80048dc:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80048de:	2302      	movs	r3, #2
 80048e0:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80048e2:	2304      	movs	r3, #4
 80048e4:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80048e6:	f107 0320 	add.w	r3, r7, #32
 80048ea:	4618      	mov	r0, r3
 80048ec:	f004 fec8 	bl	8009680 <HAL_RCC_OscConfig>
 80048f0:	4603      	mov	r3, r0
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d001      	beq.n	80048fa <SystemClock_Config+0x96>
		Error_Handler();
 80048f6:	f000 fb75 	bl	8004fe4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80048fa:	230f      	movs	r3, #15
 80048fc:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80048fe:	2302      	movs	r3, #2
 8004900:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004902:	2300      	movs	r3, #0
 8004904:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004906:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800490a:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800490c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004910:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8004912:	f107 030c 	add.w	r3, r7, #12
 8004916:	2105      	movs	r1, #5
 8004918:	4618      	mov	r0, r3
 800491a:	f005 f929 	bl	8009b70 <HAL_RCC_ClockConfig>
 800491e:	4603      	mov	r3, r0
 8004920:	2b00      	cmp	r3, #0
 8004922:	d001      	beq.n	8004928 <SystemClock_Config+0xc4>
		Error_Handler();
 8004924:	f000 fb5e 	bl	8004fe4 <Error_Handler>
	}
}
 8004928:	bf00      	nop
 800492a:	3750      	adds	r7, #80	; 0x50
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}
 8004930:	40023800 	.word	0x40023800
 8004934:	40007000 	.word	0x40007000

08004938 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8004938:	b580      	push	{r7, lr}
 800493a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 800493c:	4b12      	ldr	r3, [pc, #72]	; (8004988 <MX_I2C1_Init+0x50>)
 800493e:	4a13      	ldr	r2, [pc, #76]	; (800498c <MX_I2C1_Init+0x54>)
 8004940:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8004942:	4b11      	ldr	r3, [pc, #68]	; (8004988 <MX_I2C1_Init+0x50>)
 8004944:	4a12      	ldr	r2, [pc, #72]	; (8004990 <MX_I2C1_Init+0x58>)
 8004946:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004948:	4b0f      	ldr	r3, [pc, #60]	; (8004988 <MX_I2C1_Init+0x50>)
 800494a:	2200      	movs	r2, #0
 800494c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800494e:	4b0e      	ldr	r3, [pc, #56]	; (8004988 <MX_I2C1_Init+0x50>)
 8004950:	2200      	movs	r2, #0
 8004952:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004954:	4b0c      	ldr	r3, [pc, #48]	; (8004988 <MX_I2C1_Init+0x50>)
 8004956:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800495a:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800495c:	4b0a      	ldr	r3, [pc, #40]	; (8004988 <MX_I2C1_Init+0x50>)
 800495e:	2200      	movs	r2, #0
 8004960:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8004962:	4b09      	ldr	r3, [pc, #36]	; (8004988 <MX_I2C1_Init+0x50>)
 8004964:	2200      	movs	r2, #0
 8004966:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004968:	4b07      	ldr	r3, [pc, #28]	; (8004988 <MX_I2C1_Init+0x50>)
 800496a:	2200      	movs	r2, #0
 800496c:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800496e:	4b06      	ldr	r3, [pc, #24]	; (8004988 <MX_I2C1_Init+0x50>)
 8004970:	2200      	movs	r2, #0
 8004972:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8004974:	4804      	ldr	r0, [pc, #16]	; (8004988 <MX_I2C1_Init+0x50>)
 8004976:	f002 fc65 	bl	8007244 <HAL_I2C_Init>
 800497a:	4603      	mov	r3, r0
 800497c:	2b00      	cmp	r3, #0
 800497e:	d001      	beq.n	8004984 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8004980:	f000 fb30 	bl	8004fe4 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8004984:	bf00      	nop
 8004986:	bd80      	pop	{r7, pc}
 8004988:	20000668 	.word	0x20000668
 800498c:	40005400 	.word	0x40005400
 8004990:	000186a0 	.word	0x000186a0

08004994 <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 8004994:	b580      	push	{r7, lr}
 8004996:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 8004998:	4b12      	ldr	r3, [pc, #72]	; (80049e4 <MX_I2C2_Init+0x50>)
 800499a:	4a13      	ldr	r2, [pc, #76]	; (80049e8 <MX_I2C2_Init+0x54>)
 800499c:	601a      	str	r2, [r3, #0]
	hi2c2.Init.ClockSpeed = 100000;
 800499e:	4b11      	ldr	r3, [pc, #68]	; (80049e4 <MX_I2C2_Init+0x50>)
 80049a0:	4a12      	ldr	r2, [pc, #72]	; (80049ec <MX_I2C2_Init+0x58>)
 80049a2:	605a      	str	r2, [r3, #4]
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80049a4:	4b0f      	ldr	r3, [pc, #60]	; (80049e4 <MX_I2C2_Init+0x50>)
 80049a6:	2200      	movs	r2, #0
 80049a8:	609a      	str	r2, [r3, #8]
	hi2c2.Init.OwnAddress1 = 0;
 80049aa:	4b0e      	ldr	r3, [pc, #56]	; (80049e4 <MX_I2C2_Init+0x50>)
 80049ac:	2200      	movs	r2, #0
 80049ae:	60da      	str	r2, [r3, #12]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80049b0:	4b0c      	ldr	r3, [pc, #48]	; (80049e4 <MX_I2C2_Init+0x50>)
 80049b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80049b6:	611a      	str	r2, [r3, #16]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80049b8:	4b0a      	ldr	r3, [pc, #40]	; (80049e4 <MX_I2C2_Init+0x50>)
 80049ba:	2200      	movs	r2, #0
 80049bc:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2 = 0;
 80049be:	4b09      	ldr	r3, [pc, #36]	; (80049e4 <MX_I2C2_Init+0x50>)
 80049c0:	2200      	movs	r2, #0
 80049c2:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80049c4:	4b07      	ldr	r3, [pc, #28]	; (80049e4 <MX_I2C2_Init+0x50>)
 80049c6:	2200      	movs	r2, #0
 80049c8:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80049ca:	4b06      	ldr	r3, [pc, #24]	; (80049e4 <MX_I2C2_Init+0x50>)
 80049cc:	2200      	movs	r2, #0
 80049ce:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 80049d0:	4804      	ldr	r0, [pc, #16]	; (80049e4 <MX_I2C2_Init+0x50>)
 80049d2:	f002 fc37 	bl	8007244 <HAL_I2C_Init>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d001      	beq.n	80049e0 <MX_I2C2_Init+0x4c>
		Error_Handler();
 80049dc:	f000 fb02 	bl	8004fe4 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 80049e0:	bf00      	nop
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	200006bc 	.word	0x200006bc
 80049e8:	40005800 	.word	0x40005800
 80049ec:	000186a0 	.word	0x000186a0

080049f0 <MX_I2S3_Init>:
/**
 * @brief I2S3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S3_Init(void) {
 80049f0:	b580      	push	{r7, lr}
 80049f2:	af00      	add	r7, sp, #0
	/* USER CODE END I2S3_Init 0 */

	/* USER CODE BEGIN I2S3_Init 1 */

	/* USER CODE END I2S3_Init 1 */
	hi2s3.Instance = SPI3;
 80049f4:	4b13      	ldr	r3, [pc, #76]	; (8004a44 <MX_I2S3_Init+0x54>)
 80049f6:	4a14      	ldr	r2, [pc, #80]	; (8004a48 <MX_I2S3_Init+0x58>)
 80049f8:	601a      	str	r2, [r3, #0]
	hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80049fa:	4b12      	ldr	r3, [pc, #72]	; (8004a44 <MX_I2S3_Init+0x54>)
 80049fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a00:	605a      	str	r2, [r3, #4]
	hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8004a02:	4b10      	ldr	r3, [pc, #64]	; (8004a44 <MX_I2S3_Init+0x54>)
 8004a04:	2200      	movs	r2, #0
 8004a06:	609a      	str	r2, [r3, #8]
	hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8004a08:	4b0e      	ldr	r3, [pc, #56]	; (8004a44 <MX_I2S3_Init+0x54>)
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	60da      	str	r2, [r3, #12]
	hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8004a0e:	4b0d      	ldr	r3, [pc, #52]	; (8004a44 <MX_I2S3_Init+0x54>)
 8004a10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a14:	611a      	str	r2, [r3, #16]
	hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8004a16:	4b0b      	ldr	r3, [pc, #44]	; (8004a44 <MX_I2S3_Init+0x54>)
 8004a18:	f64a 4244 	movw	r2, #44100	; 0xac44
 8004a1c:	615a      	str	r2, [r3, #20]
	hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8004a1e:	4b09      	ldr	r3, [pc, #36]	; (8004a44 <MX_I2S3_Init+0x54>)
 8004a20:	2200      	movs	r2, #0
 8004a22:	619a      	str	r2, [r3, #24]
	hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8004a24:	4b07      	ldr	r3, [pc, #28]	; (8004a44 <MX_I2S3_Init+0x54>)
 8004a26:	2200      	movs	r2, #0
 8004a28:	61da      	str	r2, [r3, #28]
	hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8004a2a:	4b06      	ldr	r3, [pc, #24]	; (8004a44 <MX_I2S3_Init+0x54>)
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s3) != HAL_OK) {
 8004a30:	4804      	ldr	r0, [pc, #16]	; (8004a44 <MX_I2S3_Init+0x54>)
 8004a32:	f003 fd85 	bl	8008540 <HAL_I2S_Init>
 8004a36:	4603      	mov	r3, r0
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d001      	beq.n	8004a40 <MX_I2S3_Init+0x50>
		Error_Handler();
 8004a3c:	f000 fad2 	bl	8004fe4 <Error_Handler>
	}
	/* USER CODE BEGIN I2S3_Init 2 */

	/* USER CODE END I2S3_Init 2 */

}
 8004a40:	bf00      	nop
 8004a42:	bd80      	pop	{r7, pc}
 8004a44:	20000710 	.word	0x20000710
 8004a48:	40003c00 	.word	0x40003c00

08004a4c <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
void MX_SPI1_Init(void) {
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8004a50:	4b17      	ldr	r3, [pc, #92]	; (8004ab0 <MX_SPI1_Init+0x64>)
 8004a52:	4a18      	ldr	r2, [pc, #96]	; (8004ab4 <MX_SPI1_Init+0x68>)
 8004a54:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8004a56:	4b16      	ldr	r3, [pc, #88]	; (8004ab0 <MX_SPI1_Init+0x64>)
 8004a58:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004a5c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004a5e:	4b14      	ldr	r3, [pc, #80]	; (8004ab0 <MX_SPI1_Init+0x64>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004a64:	4b12      	ldr	r3, [pc, #72]	; (8004ab0 <MX_SPI1_Init+0x64>)
 8004a66:	2200      	movs	r2, #0
 8004a68:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a6a:	4b11      	ldr	r3, [pc, #68]	; (8004ab0 <MX_SPI1_Init+0x64>)
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004a70:	4b0f      	ldr	r3, [pc, #60]	; (8004ab0 <MX_SPI1_Init+0x64>)
 8004a72:	2200      	movs	r2, #0
 8004a74:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8004a76:	4b0e      	ldr	r3, [pc, #56]	; (8004ab0 <MX_SPI1_Init+0x64>)
 8004a78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a7c:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8004a7e:	4b0c      	ldr	r3, [pc, #48]	; (8004ab0 <MX_SPI1_Init+0x64>)
 8004a80:	2208      	movs	r2, #8
 8004a82:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004a84:	4b0a      	ldr	r3, [pc, #40]	; (8004ab0 <MX_SPI1_Init+0x64>)
 8004a86:	2200      	movs	r2, #0
 8004a88:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004a8a:	4b09      	ldr	r3, [pc, #36]	; (8004ab0 <MX_SPI1_Init+0x64>)
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a90:	4b07      	ldr	r3, [pc, #28]	; (8004ab0 <MX_SPI1_Init+0x64>)
 8004a92:	2200      	movs	r2, #0
 8004a94:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8004a96:	4b06      	ldr	r3, [pc, #24]	; (8004ab0 <MX_SPI1_Init+0x64>)
 8004a98:	220a      	movs	r2, #10
 8004a9a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8004a9c:	4804      	ldr	r0, [pc, #16]	; (8004ab0 <MX_SPI1_Init+0x64>)
 8004a9e:	f005 fc25 	bl	800a2ec <HAL_SPI_Init>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d001      	beq.n	8004aac <MX_SPI1_Init+0x60>
		Error_Handler();
 8004aa8:	f000 fa9c 	bl	8004fe4 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8004aac:	bf00      	nop
 8004aae:	bd80      	pop	{r7, pc}
 8004ab0:	200007b8 	.word	0x200007b8
 8004ab4:	40013000 	.word	0x40013000

08004ab8 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8004abc:	4b11      	ldr	r3, [pc, #68]	; (8004b04 <MX_USART2_UART_Init+0x4c>)
 8004abe:	4a12      	ldr	r2, [pc, #72]	; (8004b08 <MX_USART2_UART_Init+0x50>)
 8004ac0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8004ac2:	4b10      	ldr	r3, [pc, #64]	; (8004b04 <MX_USART2_UART_Init+0x4c>)
 8004ac4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004ac8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004aca:	4b0e      	ldr	r3, [pc, #56]	; (8004b04 <MX_USART2_UART_Init+0x4c>)
 8004acc:	2200      	movs	r2, #0
 8004ace:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8004ad0:	4b0c      	ldr	r3, [pc, #48]	; (8004b04 <MX_USART2_UART_Init+0x4c>)
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8004ad6:	4b0b      	ldr	r3, [pc, #44]	; (8004b04 <MX_USART2_UART_Init+0x4c>)
 8004ad8:	2200      	movs	r2, #0
 8004ada:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8004adc:	4b09      	ldr	r3, [pc, #36]	; (8004b04 <MX_USART2_UART_Init+0x4c>)
 8004ade:	220c      	movs	r2, #12
 8004ae0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004ae2:	4b08      	ldr	r3, [pc, #32]	; (8004b04 <MX_USART2_UART_Init+0x4c>)
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004ae8:	4b06      	ldr	r3, [pc, #24]	; (8004b04 <MX_USART2_UART_Init+0x4c>)
 8004aea:	2200      	movs	r2, #0
 8004aec:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8004aee:	4805      	ldr	r0, [pc, #20]	; (8004b04 <MX_USART2_UART_Init+0x4c>)
 8004af0:	f006 f9c8 	bl	800ae84 <HAL_UART_Init>
 8004af4:	4603      	mov	r3, r0
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d001      	beq.n	8004afe <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8004afa:	f000 fa73 	bl	8004fe4 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8004afe:	bf00      	nop
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	bf00      	nop
 8004b04:	20000810 	.word	0x20000810
 8004b08:	40004400 	.word	0x40004400

08004b0c <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8004b12:	2300      	movs	r3, #0
 8004b14:	607b      	str	r3, [r7, #4]
 8004b16:	4b0c      	ldr	r3, [pc, #48]	; (8004b48 <MX_DMA_Init+0x3c>)
 8004b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b1a:	4a0b      	ldr	r2, [pc, #44]	; (8004b48 <MX_DMA_Init+0x3c>)
 8004b1c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004b20:	6313      	str	r3, [r2, #48]	; 0x30
 8004b22:	4b09      	ldr	r3, [pc, #36]	; (8004b48 <MX_DMA_Init+0x3c>)
 8004b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b26:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b2a:	607b      	str	r3, [r7, #4]
 8004b2c:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8004b2e:	2200      	movs	r2, #0
 8004b30:	2100      	movs	r1, #0
 8004b32:	2010      	movs	r0, #16
 8004b34:	f001 fc54 	bl	80063e0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8004b38:	2010      	movs	r0, #16
 8004b3a:	f001 fc6d 	bl	8006418 <HAL_NVIC_EnableIRQ>

}
 8004b3e:	bf00      	nop
 8004b40:	3708      	adds	r7, #8
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	40023800 	.word	0x40023800

08004b4c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b08a      	sub	sp, #40	; 0x28
 8004b50:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8004b52:	f107 0314 	add.w	r3, r7, #20
 8004b56:	2200      	movs	r2, #0
 8004b58:	601a      	str	r2, [r3, #0]
 8004b5a:	605a      	str	r2, [r3, #4]
 8004b5c:	609a      	str	r2, [r3, #8]
 8004b5e:	60da      	str	r2, [r3, #12]
 8004b60:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8004b62:	2300      	movs	r3, #0
 8004b64:	613b      	str	r3, [r7, #16]
 8004b66:	4b48      	ldr	r3, [pc, #288]	; (8004c88 <MX_GPIO_Init+0x13c>)
 8004b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b6a:	4a47      	ldr	r2, [pc, #284]	; (8004c88 <MX_GPIO_Init+0x13c>)
 8004b6c:	f043 0310 	orr.w	r3, r3, #16
 8004b70:	6313      	str	r3, [r2, #48]	; 0x30
 8004b72:	4b45      	ldr	r3, [pc, #276]	; (8004c88 <MX_GPIO_Init+0x13c>)
 8004b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b76:	f003 0310 	and.w	r3, r3, #16
 8004b7a:	613b      	str	r3, [r7, #16]
 8004b7c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8004b7e:	2300      	movs	r3, #0
 8004b80:	60fb      	str	r3, [r7, #12]
 8004b82:	4b41      	ldr	r3, [pc, #260]	; (8004c88 <MX_GPIO_Init+0x13c>)
 8004b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b86:	4a40      	ldr	r2, [pc, #256]	; (8004c88 <MX_GPIO_Init+0x13c>)
 8004b88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b8c:	6313      	str	r3, [r2, #48]	; 0x30
 8004b8e:	4b3e      	ldr	r3, [pc, #248]	; (8004c88 <MX_GPIO_Init+0x13c>)
 8004b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b96:	60fb      	str	r3, [r7, #12]
 8004b98:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	60bb      	str	r3, [r7, #8]
 8004b9e:	4b3a      	ldr	r3, [pc, #232]	; (8004c88 <MX_GPIO_Init+0x13c>)
 8004ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ba2:	4a39      	ldr	r2, [pc, #228]	; (8004c88 <MX_GPIO_Init+0x13c>)
 8004ba4:	f043 0301 	orr.w	r3, r3, #1
 8004ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8004baa:	4b37      	ldr	r3, [pc, #220]	; (8004c88 <MX_GPIO_Init+0x13c>)
 8004bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bae:	f003 0301 	and.w	r3, r3, #1
 8004bb2:	60bb      	str	r3, [r7, #8]
 8004bb4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	607b      	str	r3, [r7, #4]
 8004bba:	4b33      	ldr	r3, [pc, #204]	; (8004c88 <MX_GPIO_Init+0x13c>)
 8004bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bbe:	4a32      	ldr	r2, [pc, #200]	; (8004c88 <MX_GPIO_Init+0x13c>)
 8004bc0:	f043 0304 	orr.w	r3, r3, #4
 8004bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8004bc6:	4b30      	ldr	r3, [pc, #192]	; (8004c88 <MX_GPIO_Init+0x13c>)
 8004bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bca:	f003 0304 	and.w	r3, r3, #4
 8004bce:	607b      	str	r3, [r7, #4]
 8004bd0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	603b      	str	r3, [r7, #0]
 8004bd6:	4b2c      	ldr	r3, [pc, #176]	; (8004c88 <MX_GPIO_Init+0x13c>)
 8004bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bda:	4a2b      	ldr	r2, [pc, #172]	; (8004c88 <MX_GPIO_Init+0x13c>)
 8004bdc:	f043 0302 	orr.w	r3, r3, #2
 8004be0:	6313      	str	r3, [r2, #48]	; 0x30
 8004be2:	4b29      	ldr	r3, [pc, #164]	; (8004c88 <MX_GPIO_Init+0x13c>)
 8004be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004be6:	f003 0302 	and.w	r3, r3, #2
 8004bea:	603b      	str	r3, [r7, #0]
 8004bec:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(SDcard_CS_GPIO_Port, SDcard_CS_Pin, GPIO_PIN_RESET);
 8004bee:	2200      	movs	r2, #0
 8004bf0:	2110      	movs	r1, #16
 8004bf2:	4826      	ldr	r0, [pc, #152]	; (8004c8c <MX_GPIO_Init+0x140>)
 8004bf4:	f002 faf4 	bl	80071e0 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PE2 PE3 PE4 PE0
	 PE1 */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_0
 8004bf8:	231f      	movs	r3, #31
 8004bfa:	617b      	str	r3, [r7, #20]
			| GPIO_PIN_1;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004bfc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004c00:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c02:	2300      	movs	r3, #0
 8004c04:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004c06:	f107 0314 	add.w	r3, r7, #20
 8004c0a:	4619      	mov	r1, r3
 8004c0c:	4820      	ldr	r0, [pc, #128]	; (8004c90 <MX_GPIO_Init+0x144>)
 8004c0e:	f002 f84f 	bl	8006cb0 <HAL_GPIO_Init>

	/*Configure GPIO pin : SDcard_CS_Pin */
	GPIO_InitStruct.Pin = SDcard_CS_Pin;
 8004c12:	2310      	movs	r3, #16
 8004c14:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c16:	2301      	movs	r3, #1
 8004c18:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(SDcard_CS_GPIO_Port, &GPIO_InitStruct);
 8004c22:	f107 0314 	add.w	r3, r7, #20
 8004c26:	4619      	mov	r1, r3
 8004c28:	4818      	ldr	r0, [pc, #96]	; (8004c8c <MX_GPIO_Init+0x140>)
 8004c2a:	f002 f841 	bl	8006cb0 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 15, 0);
 8004c2e:	2200      	movs	r2, #0
 8004c30:	210f      	movs	r1, #15
 8004c32:	2006      	movs	r0, #6
 8004c34:	f001 fbd4 	bl	80063e0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8004c38:	2006      	movs	r0, #6
 8004c3a:	f001 fbed 	bl	8006418 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI1_IRQn, 15, 0);
 8004c3e:	2200      	movs	r2, #0
 8004c40:	210f      	movs	r1, #15
 8004c42:	2007      	movs	r0, #7
 8004c44:	f001 fbcc 	bl	80063e0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8004c48:	2007      	movs	r0, #7
 8004c4a:	f001 fbe5 	bl	8006418 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI2_IRQn, 15, 0);
 8004c4e:	2200      	movs	r2, #0
 8004c50:	210f      	movs	r1, #15
 8004c52:	2008      	movs	r0, #8
 8004c54:	f001 fbc4 	bl	80063e0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8004c58:	2008      	movs	r0, #8
 8004c5a:	f001 fbdd 	bl	8006418 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI3_IRQn, 15, 0);
 8004c5e:	2200      	movs	r2, #0
 8004c60:	210f      	movs	r1, #15
 8004c62:	2009      	movs	r0, #9
 8004c64:	f001 fbbc 	bl	80063e0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8004c68:	2009      	movs	r0, #9
 8004c6a:	f001 fbd5 	bl	8006418 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI4_IRQn, 15, 0);
 8004c6e:	2200      	movs	r2, #0
 8004c70:	210f      	movs	r1, #15
 8004c72:	200a      	movs	r0, #10
 8004c74:	f001 fbb4 	bl	80063e0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8004c78:	200a      	movs	r0, #10
 8004c7a:	f001 fbcd 	bl	8006418 <HAL_NVIC_EnableIRQ>

}
 8004c7e:	bf00      	nop
 8004c80:	3728      	adds	r7, #40	; 0x28
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop
 8004c88:	40023800 	.word	0x40023800
 8004c8c:	40020800 	.word	0x40020800
 8004c90:	40021000 	.word	0x40021000

08004c94 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b0c4      	sub	sp, #272	; 0x110
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8004ca0:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 8004ca4:	801a      	strh	r2, [r3, #0]
	if ((globalTime - lastEventTime) < 1)
 8004ca6:	4b9b      	ldr	r3, [pc, #620]	; (8004f14 <HAL_GPIO_EXTI_Callback+0x280>)
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	4b9b      	ldr	r3, [pc, #620]	; (8004f18 <HAL_GPIO_EXTI_Callback+0x284>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	f340 8173 	ble.w	8004f9c <HAL_GPIO_EXTI_Callback+0x308>
		return;
	// Start interrupt event
	char buf[256];
	int button = -1;
 8004cb6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004cba:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	switch (GPIO_Pin) {
 8004cbe:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8004cc2:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 8004cc6:	881b      	ldrh	r3, [r3, #0]
 8004cc8:	3b01      	subs	r3, #1
 8004cca:	2b0f      	cmp	r3, #15
 8004ccc:	f200 8168 	bhi.w	8004fa0 <HAL_GPIO_EXTI_Callback+0x30c>
 8004cd0:	a201      	add	r2, pc, #4	; (adr r2, 8004cd8 <HAL_GPIO_EXTI_Callback+0x44>)
 8004cd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cd6:	bf00      	nop
 8004cd8:	08004d19 	.word	0x08004d19
 8004cdc:	08004d6b 	.word	0x08004d6b
 8004ce0:	08004fa1 	.word	0x08004fa1
 8004ce4:	08004e29 	.word	0x08004e29
 8004ce8:	08004fa1 	.word	0x08004fa1
 8004cec:	08004fa1 	.word	0x08004fa1
 8004cf0:	08004fa1 	.word	0x08004fa1
 8004cf4:	08004e81 	.word	0x08004e81
 8004cf8:	08004fa1 	.word	0x08004fa1
 8004cfc:	08004fa1 	.word	0x08004fa1
 8004d00:	08004fa1 	.word	0x08004fa1
 8004d04:	08004fa1 	.word	0x08004fa1
 8004d08:	08004fa1 	.word	0x08004fa1
 8004d0c:	08004fa1 	.word	0x08004fa1
 8004d10:	08004fa1 	.word	0x08004fa1
 8004d14:	08004ee3 	.word	0x08004ee3
	case GPIO_PIN_0:
		button = 0;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
		if (OLED_display_status == OLED_MENU) {
 8004d1e:	4b7f      	ldr	r3, [pc, #508]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	f000 8116 	beq.w	8004f54 <HAL_GPIO_EXTI_Callback+0x2c0>
			// Do nothing when at menu
		} else if (OLED_display_status == OLED_FILE_BROWSER) {
 8004d28:	4b7c      	ldr	r3, [pc, #496]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d103      	bne.n	8004d38 <HAL_GPIO_EXTI_Callback+0xa4>
			// When at file browser
			// Press first button to go back to menu
			OLED_display_status = OLED_MENU;
 8004d30:	4b7a      	ldr	r3, [pc, #488]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004d32:	2200      	movs	r2, #0
 8004d34:	601a      	str	r2, [r3, #0]
			OLED_display_status = OLED_MENU;
		} else if (OLED_display_status == OLED_ABOUT) {
			// Press any key to return to menu
			OLED_display_status = OLED_MENU;
		}
		break;
 8004d36:	e10d      	b.n	8004f54 <HAL_GPIO_EXTI_Callback+0x2c0>
		} else if (OLED_display_status == OLED_PLAYER) {
 8004d38:	4b78      	ldr	r3, [pc, #480]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	2b02      	cmp	r3, #2
 8004d3e:	d103      	bne.n	8004d48 <HAL_GPIO_EXTI_Callback+0xb4>
			OLED_display_status = OLED_MENU;
 8004d40:	4b76      	ldr	r3, [pc, #472]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004d42:	2200      	movs	r2, #0
 8004d44:	601a      	str	r2, [r3, #0]
		break;
 8004d46:	e105      	b.n	8004f54 <HAL_GPIO_EXTI_Callback+0x2c0>
		} else if (OLED_display_status == OLED_SETTING) {
 8004d48:	4b74      	ldr	r3, [pc, #464]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2b03      	cmp	r3, #3
 8004d4e:	d103      	bne.n	8004d58 <HAL_GPIO_EXTI_Callback+0xc4>
			OLED_display_status = OLED_MENU;
 8004d50:	4b72      	ldr	r3, [pc, #456]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004d52:	2200      	movs	r2, #0
 8004d54:	601a      	str	r2, [r3, #0]
		break;
 8004d56:	e0fd      	b.n	8004f54 <HAL_GPIO_EXTI_Callback+0x2c0>
		} else if (OLED_display_status == OLED_ABOUT) {
 8004d58:	4b70      	ldr	r3, [pc, #448]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	2b04      	cmp	r3, #4
 8004d5e:	f040 80f9 	bne.w	8004f54 <HAL_GPIO_EXTI_Callback+0x2c0>
			OLED_display_status = OLED_MENU;
 8004d62:	4b6e      	ldr	r3, [pc, #440]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004d64:	2200      	movs	r2, #0
 8004d66:	601a      	str	r2, [r3, #0]
		break;
 8004d68:	e0f4      	b.n	8004f54 <HAL_GPIO_EXTI_Callback+0x2c0>
	case GPIO_PIN_1:
		button = 1;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
		if (OLED_display_status == OLED_MENU) {
 8004d70:	4b6a      	ldr	r3, [pc, #424]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d122      	bne.n	8004dbe <HAL_GPIO_EXTI_Callback+0x12a>
			switch (menu_select) {
 8004d78:	4b69      	ldr	r3, [pc, #420]	; (8004f20 <HAL_GPIO_EXTI_Callback+0x28c>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2b03      	cmp	r3, #3
 8004d7e:	d851      	bhi.n	8004e24 <HAL_GPIO_EXTI_Callback+0x190>
 8004d80:	a201      	add	r2, pc, #4	; (adr r2, 8004d88 <HAL_GPIO_EXTI_Callback+0xf4>)
 8004d82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d86:	bf00      	nop
 8004d88:	08004d99 	.word	0x08004d99
 8004d8c:	08004da1 	.word	0x08004da1
 8004d90:	08004daf 	.word	0x08004daf
 8004d94:	08004db7 	.word	0x08004db7
			case MENU_FILE_BROWSER:
				OLED_display_status = OLED_FILE_BROWSER;
 8004d98:	4b60      	ldr	r3, [pc, #384]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	601a      	str	r2, [r3, #0]
				break;
 8004d9e:	e042      	b.n	8004e26 <HAL_GPIO_EXTI_Callback+0x192>
			case MENU_PLAYER:
				OLED_display_status = OLED_PLAYER;
 8004da0:	4b5e      	ldr	r3, [pc, #376]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004da2:	2202      	movs	r2, #2
 8004da4:	601a      	str	r2, [r3, #0]
				AUDIO_PLAYER_Start(1);
 8004da6:	2001      	movs	r0, #1
 8004da8:	f001 f830 	bl	8005e0c <AUDIO_PLAYER_Start>
				break;
 8004dac:	e03b      	b.n	8004e26 <HAL_GPIO_EXTI_Callback+0x192>
			case MENU_SETTING:
				OLED_display_status = OLED_SETTING;
 8004dae:	4b5b      	ldr	r3, [pc, #364]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004db0:	2203      	movs	r2, #3
 8004db2:	601a      	str	r2, [r3, #0]
				break;
 8004db4:	e037      	b.n	8004e26 <HAL_GPIO_EXTI_Callback+0x192>
			case MENU_ABOUT:
				OLED_display_status = OLED_ABOUT;
 8004db6:	4b59      	ldr	r3, [pc, #356]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004db8:	2204      	movs	r2, #4
 8004dba:	601a      	str	r2, [r3, #0]
				break;
 8004dbc:	e033      	b.n	8004e26 <HAL_GPIO_EXTI_Callback+0x192>
			default:
				break;
			}
		} else if (OLED_display_status == OLED_FILE_BROWSER) {
 8004dbe:	4b57      	ldr	r3, [pc, #348]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d103      	bne.n	8004dce <HAL_GPIO_EXTI_Callback+0x13a>
			// When at file browser
			// Press first button to go back to menu
			OLED_display_status = OLED_MENU;
 8004dc6:	4b55      	ldr	r3, [pc, #340]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004dc8:	2200      	movs	r2, #0
 8004dca:	601a      	str	r2, [r3, #0]
			}
		} else if (OLED_display_status == OLED_ABOUT) {
			// Press any key to return to menu
			OLED_display_status = OLED_MENU;
		}
		break;
 8004dcc:	e0c4      	b.n	8004f58 <HAL_GPIO_EXTI_Callback+0x2c4>
		} else if (OLED_display_status == OLED_PLAYER) {
 8004dce:	4b53      	ldr	r3, [pc, #332]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	d110      	bne.n	8004df8 <HAL_GPIO_EXTI_Callback+0x164>
			if (AudioState == AUDIO_STATE_PLAY)
 8004dd6:	4b53      	ldr	r3, [pc, #332]	; (8004f24 <HAL_GPIO_EXTI_Callback+0x290>)
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	2b03      	cmp	r3, #3
 8004ddc:	d103      	bne.n	8004de6 <HAL_GPIO_EXTI_Callback+0x152>
				AudioState = AUDIO_STATE_PAUSE;
 8004dde:	4b51      	ldr	r3, [pc, #324]	; (8004f24 <HAL_GPIO_EXTI_Callback+0x290>)
 8004de0:	220a      	movs	r2, #10
 8004de2:	701a      	strb	r2, [r3, #0]
		break;
 8004de4:	e0b8      	b.n	8004f58 <HAL_GPIO_EXTI_Callback+0x2c4>
			else if (AudioState == AUDIO_STATE_WAIT)
 8004de6:	4b4f      	ldr	r3, [pc, #316]	; (8004f24 <HAL_GPIO_EXTI_Callback+0x290>)
 8004de8:	781b      	ldrb	r3, [r3, #0]
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	f040 80b4 	bne.w	8004f58 <HAL_GPIO_EXTI_Callback+0x2c4>
				AudioState = AUDIO_STATE_RESUME;
 8004df0:	4b4c      	ldr	r3, [pc, #304]	; (8004f24 <HAL_GPIO_EXTI_Callback+0x290>)
 8004df2:	220b      	movs	r2, #11
 8004df4:	701a      	strb	r2, [r3, #0]
		break;
 8004df6:	e0af      	b.n	8004f58 <HAL_GPIO_EXTI_Callback+0x2c4>
		} else if (OLED_display_status == OLED_SETTING) {
 8004df8:	4b48      	ldr	r3, [pc, #288]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	2b03      	cmp	r3, #3
 8004dfe:	d108      	bne.n	8004e12 <HAL_GPIO_EXTI_Callback+0x17e>
			if (setting_select == SETTING_VOLUME) {
 8004e00:	4b49      	ldr	r3, [pc, #292]	; (8004f28 <HAL_GPIO_EXTI_Callback+0x294>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	f040 80a7 	bne.w	8004f58 <HAL_GPIO_EXTI_Callback+0x2c4>
				AudioState = AUDIO_STATE_VOLUME_DOWN;
 8004e0a:	4b46      	ldr	r3, [pc, #280]	; (8004f24 <HAL_GPIO_EXTI_Callback+0x290>)
 8004e0c:	220d      	movs	r2, #13
 8004e0e:	701a      	strb	r2, [r3, #0]
		break;
 8004e10:	e0a2      	b.n	8004f58 <HAL_GPIO_EXTI_Callback+0x2c4>
		} else if (OLED_display_status == OLED_ABOUT) {
 8004e12:	4b42      	ldr	r3, [pc, #264]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	2b04      	cmp	r3, #4
 8004e18:	f040 809e 	bne.w	8004f58 <HAL_GPIO_EXTI_Callback+0x2c4>
			OLED_display_status = OLED_MENU;
 8004e1c:	4b3f      	ldr	r3, [pc, #252]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004e1e:	2200      	movs	r2, #0
 8004e20:	601a      	str	r2, [r3, #0]
		break;
 8004e22:	e099      	b.n	8004f58 <HAL_GPIO_EXTI_Callback+0x2c4>
				break;
 8004e24:	bf00      	nop
		break;
 8004e26:	e097      	b.n	8004f58 <HAL_GPIO_EXTI_Callback+0x2c4>
	case GPIO_PIN_2:
		button = 2;
 8004e28:	2302      	movs	r3, #2
 8004e2a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
		if (OLED_display_status == OLED_MENU) {
 8004e2e:	4b3b      	ldr	r3, [pc, #236]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	f000 8092 	beq.w	8004f5c <HAL_GPIO_EXTI_Callback+0x2c8>
			// Do nothing
		} else if (OLED_display_status == OLED_FILE_BROWSER) {
 8004e38:	4b38      	ldr	r3, [pc, #224]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d103      	bne.n	8004e48 <HAL_GPIO_EXTI_Callback+0x1b4>
			// When at file browser
			// Press first button to go back to menu
			OLED_display_status = OLED_MENU;
 8004e40:	4b36      	ldr	r3, [pc, #216]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004e42:	2200      	movs	r2, #0
 8004e44:	601a      	str	r2, [r3, #0]
			}
		} else if (OLED_display_status == OLED_ABOUT) {
			// Press any key to return to menu
			OLED_display_status = OLED_MENU;
		}
		break;
 8004e46:	e089      	b.n	8004f5c <HAL_GPIO_EXTI_Callback+0x2c8>
		} else if (OLED_display_status == OLED_PLAYER) {
 8004e48:	4b34      	ldr	r3, [pc, #208]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2b02      	cmp	r3, #2
 8004e4e:	d103      	bne.n	8004e58 <HAL_GPIO_EXTI_Callback+0x1c4>
			AudioState = AUDIO_STATE_STOP;
 8004e50:	4b34      	ldr	r3, [pc, #208]	; (8004f24 <HAL_GPIO_EXTI_Callback+0x290>)
 8004e52:	2209      	movs	r2, #9
 8004e54:	701a      	strb	r2, [r3, #0]
		break;
 8004e56:	e081      	b.n	8004f5c <HAL_GPIO_EXTI_Callback+0x2c8>
		} else if (OLED_display_status == OLED_SETTING) {
 8004e58:	4b30      	ldr	r3, [pc, #192]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2b03      	cmp	r3, #3
 8004e5e:	d107      	bne.n	8004e70 <HAL_GPIO_EXTI_Callback+0x1dc>
			if (setting_select == SETTING_VOLUME) {
 8004e60:	4b31      	ldr	r3, [pc, #196]	; (8004f28 <HAL_GPIO_EXTI_Callback+0x294>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d179      	bne.n	8004f5c <HAL_GPIO_EXTI_Callback+0x2c8>
				AudioState = AUDIO_STATE_VOLUME_UP;
 8004e68:	4b2e      	ldr	r3, [pc, #184]	; (8004f24 <HAL_GPIO_EXTI_Callback+0x290>)
 8004e6a:	220c      	movs	r2, #12
 8004e6c:	701a      	strb	r2, [r3, #0]
		break;
 8004e6e:	e075      	b.n	8004f5c <HAL_GPIO_EXTI_Callback+0x2c8>
		} else if (OLED_display_status == OLED_ABOUT) {
 8004e70:	4b2a      	ldr	r3, [pc, #168]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	2b04      	cmp	r3, #4
 8004e76:	d171      	bne.n	8004f5c <HAL_GPIO_EXTI_Callback+0x2c8>
			OLED_display_status = OLED_MENU;
 8004e78:	4b28      	ldr	r3, [pc, #160]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	601a      	str	r2, [r3, #0]
		break;
 8004e7e:	e06d      	b.n	8004f5c <HAL_GPIO_EXTI_Callback+0x2c8>
	case GPIO_PIN_3:
		button = 3;
 8004e80:	2303      	movs	r3, #3
 8004e82:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
		if (OLED_display_status == OLED_MENU) {
 8004e86:	4b25      	ldr	r3, [pc, #148]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d109      	bne.n	8004ea2 <HAL_GPIO_EXTI_Callback+0x20e>
			if (menu_select != MENU_FILE_BROWSER)
 8004e8e:	4b24      	ldr	r3, [pc, #144]	; (8004f20 <HAL_GPIO_EXTI_Callback+0x28c>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d064      	beq.n	8004f60 <HAL_GPIO_EXTI_Callback+0x2cc>
				menu_select--;
 8004e96:	4b22      	ldr	r3, [pc, #136]	; (8004f20 <HAL_GPIO_EXTI_Callback+0x28c>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	3b01      	subs	r3, #1
 8004e9c:	4a20      	ldr	r2, [pc, #128]	; (8004f20 <HAL_GPIO_EXTI_Callback+0x28c>)
 8004e9e:	6013      	str	r3, [r2, #0]
			OLED_display_status = OLED_MENU;
		} else if (OLED_display_status == OLED_ABOUT) {
			// Press any key to return to menu
			OLED_display_status = OLED_MENU;
		}
		break;
 8004ea0:	e05e      	b.n	8004f60 <HAL_GPIO_EXTI_Callback+0x2cc>
		} else if (OLED_display_status == OLED_FILE_BROWSER) {
 8004ea2:	4b1e      	ldr	r3, [pc, #120]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d103      	bne.n	8004eb2 <HAL_GPIO_EXTI_Callback+0x21e>
			OLED_display_status = OLED_MENU;
 8004eaa:	4b1c      	ldr	r3, [pc, #112]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004eac:	2200      	movs	r2, #0
 8004eae:	601a      	str	r2, [r3, #0]
		break;
 8004eb0:	e056      	b.n	8004f60 <HAL_GPIO_EXTI_Callback+0x2cc>
		} else if (OLED_display_status == OLED_PLAYER) {
 8004eb2:	4b1a      	ldr	r3, [pc, #104]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d103      	bne.n	8004ec2 <HAL_GPIO_EXTI_Callback+0x22e>
			OLED_display_status = OLED_MENU;
 8004eba:	4b18      	ldr	r3, [pc, #96]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	601a      	str	r2, [r3, #0]
		break;
 8004ec0:	e04e      	b.n	8004f60 <HAL_GPIO_EXTI_Callback+0x2cc>
		} else if (OLED_display_status == OLED_SETTING) {
 8004ec2:	4b16      	ldr	r3, [pc, #88]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	2b03      	cmp	r3, #3
 8004ec8:	d103      	bne.n	8004ed2 <HAL_GPIO_EXTI_Callback+0x23e>
			OLED_display_status = OLED_MENU;
 8004eca:	4b14      	ldr	r3, [pc, #80]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	601a      	str	r2, [r3, #0]
		break;
 8004ed0:	e046      	b.n	8004f60 <HAL_GPIO_EXTI_Callback+0x2cc>
		} else if (OLED_display_status == OLED_ABOUT) {
 8004ed2:	4b12      	ldr	r3, [pc, #72]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	2b04      	cmp	r3, #4
 8004ed8:	d142      	bne.n	8004f60 <HAL_GPIO_EXTI_Callback+0x2cc>
			OLED_display_status = OLED_MENU;
 8004eda:	4b10      	ldr	r3, [pc, #64]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004edc:	2200      	movs	r2, #0
 8004ede:	601a      	str	r2, [r3, #0]
		break;
 8004ee0:	e03e      	b.n	8004f60 <HAL_GPIO_EXTI_Callback+0x2cc>
	case GPIO_PIN_4:
		button = 4;
 8004ee2:	2304      	movs	r3, #4
 8004ee4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
		if (OLED_display_status == OLED_MENU) {
 8004ee8:	4b0c      	ldr	r3, [pc, #48]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d109      	bne.n	8004f04 <HAL_GPIO_EXTI_Callback+0x270>
			if (menu_select != MENU_ABOUT)
 8004ef0:	4b0b      	ldr	r3, [pc, #44]	; (8004f20 <HAL_GPIO_EXTI_Callback+0x28c>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2b03      	cmp	r3, #3
 8004ef6:	d035      	beq.n	8004f64 <HAL_GPIO_EXTI_Callback+0x2d0>
				menu_select++;
 8004ef8:	4b09      	ldr	r3, [pc, #36]	; (8004f20 <HAL_GPIO_EXTI_Callback+0x28c>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	3301      	adds	r3, #1
 8004efe:	4a08      	ldr	r2, [pc, #32]	; (8004f20 <HAL_GPIO_EXTI_Callback+0x28c>)
 8004f00:	6013      	str	r3, [r2, #0]
			// Do nothing
		} else if (OLED_display_status == OLED_ABOUT) {
			// Press any key to return to menu
			OLED_display_status = OLED_MENU;
		}
		break;
 8004f02:	e02f      	b.n	8004f64 <HAL_GPIO_EXTI_Callback+0x2d0>
		} else if (OLED_display_status == OLED_FILE_BROWSER) {
 8004f04:	4b05      	ldr	r3, [pc, #20]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d10f      	bne.n	8004f2c <HAL_GPIO_EXTI_Callback+0x298>
			OLED_display_status = OLED_MENU;
 8004f0c:	4b03      	ldr	r3, [pc, #12]	; (8004f1c <HAL_GPIO_EXTI_Callback+0x288>)
 8004f0e:	2200      	movs	r2, #0
 8004f10:	601a      	str	r2, [r3, #0]
		break;
 8004f12:	e027      	b.n	8004f64 <HAL_GPIO_EXTI_Callback+0x2d0>
 8004f14:	2000085c 	.word	0x2000085c
 8004f18:	20000860 	.word	0x20000860
 8004f1c:	20000854 	.word	0x20000854
 8004f20:	20000858 	.word	0x20000858
 8004f24:	200018bc 	.word	0x200018bc
 8004f28:	20000054 	.word	0x20000054
		} else if (OLED_display_status == OLED_PLAYER) {
 8004f2c:	4b1f      	ldr	r3, [pc, #124]	; (8004fac <HAL_GPIO_EXTI_Callback+0x318>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2b02      	cmp	r3, #2
 8004f32:	d103      	bne.n	8004f3c <HAL_GPIO_EXTI_Callback+0x2a8>
			OLED_display_status = OLED_MENU;
 8004f34:	4b1d      	ldr	r3, [pc, #116]	; (8004fac <HAL_GPIO_EXTI_Callback+0x318>)
 8004f36:	2200      	movs	r2, #0
 8004f38:	601a      	str	r2, [r3, #0]
		break;
 8004f3a:	e013      	b.n	8004f64 <HAL_GPIO_EXTI_Callback+0x2d0>
		} else if (OLED_display_status == OLED_SETTING) {
 8004f3c:	4b1b      	ldr	r3, [pc, #108]	; (8004fac <HAL_GPIO_EXTI_Callback+0x318>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2b03      	cmp	r3, #3
 8004f42:	d00f      	beq.n	8004f64 <HAL_GPIO_EXTI_Callback+0x2d0>
		} else if (OLED_display_status == OLED_ABOUT) {
 8004f44:	4b19      	ldr	r3, [pc, #100]	; (8004fac <HAL_GPIO_EXTI_Callback+0x318>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	2b04      	cmp	r3, #4
 8004f4a:	d10b      	bne.n	8004f64 <HAL_GPIO_EXTI_Callback+0x2d0>
			OLED_display_status = OLED_MENU;
 8004f4c:	4b17      	ldr	r3, [pc, #92]	; (8004fac <HAL_GPIO_EXTI_Callback+0x318>)
 8004f4e:	2200      	movs	r2, #0
 8004f50:	601a      	str	r2, [r3, #0]
		break;
 8004f52:	e007      	b.n	8004f64 <HAL_GPIO_EXTI_Callback+0x2d0>
		break;
 8004f54:	bf00      	nop
 8004f56:	e006      	b.n	8004f66 <HAL_GPIO_EXTI_Callback+0x2d2>
		break;
 8004f58:	bf00      	nop
 8004f5a:	e004      	b.n	8004f66 <HAL_GPIO_EXTI_Callback+0x2d2>
		break;
 8004f5c:	bf00      	nop
 8004f5e:	e002      	b.n	8004f66 <HAL_GPIO_EXTI_Callback+0x2d2>
		break;
 8004f60:	bf00      	nop
 8004f62:	e000      	b.n	8004f66 <HAL_GPIO_EXTI_Callback+0x2d2>
		break;
 8004f64:	bf00      	nop
	default:
		return;
		break;
	}
	sprintf(buf, "External IO button %d pressed!\n\r", button);
 8004f66:	f107 030c 	add.w	r3, r7, #12
 8004f6a:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8004f6e:	4910      	ldr	r1, [pc, #64]	; (8004fb0 <HAL_GPIO_EXTI_Callback+0x31c>)
 8004f70:	4618      	mov	r0, r3
 8004f72:	f008 feab 	bl	800dccc <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), 0xffff);
 8004f76:	f107 030c 	add.w	r3, r7, #12
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f7fb f928 	bl	80001d0 <strlen>
 8004f80:	4603      	mov	r3, r0
 8004f82:	b29a      	uxth	r2, r3
 8004f84:	f107 010c 	add.w	r1, r7, #12
 8004f88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004f8c:	4809      	ldr	r0, [pc, #36]	; (8004fb4 <HAL_GPIO_EXTI_Callback+0x320>)
 8004f8e:	f005 ffc6 	bl	800af1e <HAL_UART_Transmit>

	// Update lastEventTime
	lastEventTime = globalTime;
 8004f92:	4b09      	ldr	r3, [pc, #36]	; (8004fb8 <HAL_GPIO_EXTI_Callback+0x324>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a09      	ldr	r2, [pc, #36]	; (8004fbc <HAL_GPIO_EXTI_Callback+0x328>)
 8004f98:	6013      	str	r3, [r2, #0]
	return;
 8004f9a:	e002      	b.n	8004fa2 <HAL_GPIO_EXTI_Callback+0x30e>
		return;
 8004f9c:	bf00      	nop
 8004f9e:	e000      	b.n	8004fa2 <HAL_GPIO_EXTI_Callback+0x30e>
		return;
 8004fa0:	bf00      	nop
}
 8004fa2:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}
 8004faa:	bf00      	nop
 8004fac:	20000854 	.word	0x20000854
 8004fb0:	0800e8a4 	.word	0x0800e8a4
 8004fb4:	20000810 	.word	0x20000810
 8004fb8:	2000085c 	.word	0x2000085c
 8004fbc:	20000860 	.word	0x20000860

08004fc0 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b082      	sub	sp, #8
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM7) {
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a04      	ldr	r2, [pc, #16]	; (8004fe0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d101      	bne.n	8004fd6 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8004fd2:	f001 f909 	bl	80061e8 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8004fd6:	bf00      	nop
 8004fd8:	3708      	adds	r7, #8
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	40001400 	.word	0x40001400

08004fe4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8004fe4:	b480      	push	{r7}
 8004fe6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004fe8:	b672      	cpsid	i
}
 8004fea:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004fec:	e7fe      	b.n	8004fec <Error_Handler+0x8>
	...

08004ff0 <SPI1_Error>:

/////////////////////////////////////////////////////// ï¿½ï¿½Ö²ï¿½Þ¸ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ //////////////////////////////////////////////////////////


void SPI1_Error(void)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	af00      	add	r7, sp, #0
	__HAL_SPI_DISABLE(&hspi1);
 8004ff4:	4b0b      	ldr	r3, [pc, #44]	; (8005024 <SPI1_Error+0x34>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	4b0a      	ldr	r3, [pc, #40]	; (8005024 <SPI1_Error+0x34>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005002:	601a      	str	r2, [r3, #0]
    HAL_SPI_DeInit(&hspi1);
 8005004:	4807      	ldr	r0, [pc, #28]	; (8005024 <SPI1_Error+0x34>)
 8005006:	f005 f9fa 	bl	800a3fe <HAL_SPI_DeInit>
    MX_SPI1_Init();
 800500a:	f7ff fd1f 	bl	8004a4c <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 800500e:	4b05      	ldr	r3, [pc, #20]	; (8005024 <SPI1_Error+0x34>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	4b03      	ldr	r3, [pc, #12]	; (8005024 <SPI1_Error+0x34>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800501c:	601a      	str	r2, [r3, #0]
}
 800501e:	bf00      	nop
 8005020:	bd80      	pop	{r7, pc}
 8005022:	bf00      	nop
 8005024:	200007b8 	.word	0x200007b8

08005028 <SPI1_ReadWriteByte>:

uint8_t SPI1_ReadWriteByte(uint8_t TxDate)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b086      	sub	sp, #24
 800502c:	af02      	add	r7, sp, #8
 800502e:	4603      	mov	r3, r0
 8005030:	71fb      	strb	r3, [r7, #7]
    uint8_t RxData = 0;
 8005032:	2300      	movs	r3, #0
 8005034:	73fb      	strb	r3, [r7, #15]
    if(HAL_SPI_TransmitReceive(&hspi1, &TxDate, &RxData, 1, 1000) != HAL_OK)
 8005036:	f107 020f 	add.w	r2, r7, #15
 800503a:	1df9      	adds	r1, r7, #7
 800503c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005040:	9300      	str	r3, [sp, #0]
 8005042:	2301      	movs	r3, #1
 8005044:	4806      	ldr	r0, [pc, #24]	; (8005060 <SPI1_ReadWriteByte+0x38>)
 8005046:	f005 fa02 	bl	800a44e <HAL_SPI_TransmitReceive>
 800504a:	4603      	mov	r3, r0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d001      	beq.n	8005054 <SPI1_ReadWriteByte+0x2c>
    {
        SPI1_Error();
 8005050:	f7ff ffce 	bl	8004ff0 <SPI1_Error>
    }
    return RxData;
 8005054:	7bfb      	ldrb	r3, [r7, #15]
}
 8005056:	4618      	mov	r0, r3
 8005058:	3710      	adds	r7, #16
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}
 800505e:	bf00      	nop
 8005060:	200007b8 	.word	0x200007b8

08005064 <SD_SPI_ReadWriteByte>:
 * SDï¿½ï¿½SPIï¿½Ó¿Ú¶ï¿½Ð´Ò»ï¿½ï¿½ï¿½Ö½ï¿½
 * @param  TxData ï¿½ï¿½Ð´ï¿½ï¿½ï¿½ï¿½Ö½ï¿½
 * @return        ï¿½ï¿½ï¿½ï¿½SPIï¿½Ä½ï¿½ï¿½ï¿½
 */
uint8_t SD_SPI_ReadWriteByte(uint8_t TxData)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b082      	sub	sp, #8
 8005068:	af00      	add	r7, sp, #0
 800506a:	4603      	mov	r3, r0
 800506c:	71fb      	strb	r3, [r7, #7]
    return SPI1_ReadWriteByte(TxData);
 800506e:	79fb      	ldrb	r3, [r7, #7]
 8005070:	4618      	mov	r0, r3
 8005072:	f7ff ffd9 	bl	8005028 <SPI1_ReadWriteByte>
 8005076:	4603      	mov	r3, r0
}
 8005078:	4618      	mov	r0, r3
 800507a:	3708      	adds	r7, #8
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}

08005080 <SD_SPI_Init>:

/// SPIÓ²ï¿½ï¿½ï¿½ï¿½ï¿½Ê¼ï¿½ï¿½
void SD_SPI_Init(void)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	af00      	add	r7, sp, #0
    MX_SPI1_Init();
 8005084:	f7ff fce2 	bl	8004a4c <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 8005088:	4b08      	ldr	r3, [pc, #32]	; (80050ac <SD_SPI_Init+0x2c>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	4b07      	ldr	r3, [pc, #28]	; (80050ac <SD_SPI_Init+0x2c>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005096:	601a      	str	r2, [r3, #0]
    SD_SPI_ReadWriteByte(0xFF);
 8005098:	20ff      	movs	r0, #255	; 0xff
 800509a:	f7ff ffe3 	bl	8005064 <SD_SPI_ReadWriteByte>
    SD_CS_H();
 800509e:	2201      	movs	r2, #1
 80050a0:	2110      	movs	r1, #16
 80050a2:	4803      	ldr	r0, [pc, #12]	; (80050b0 <SD_SPI_Init+0x30>)
 80050a4:	f002 f89c 	bl	80071e0 <HAL_GPIO_WritePin>
}
 80050a8:	bf00      	nop
 80050aa:	bd80      	pop	{r7, pc}
 80050ac:	200007b8 	.word	0x200007b8
 80050b0:	40020800 	.word	0x40020800

080050b4 <SD_DisSelect>:

////////////////////////////////////////////////////////  SD SPI ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½  /////////////////////////////////////////////////////////////

//È¡ï¿½ï¿½Ñ¡ï¿½ï¿½,ï¿½Í·ï¿½SPIï¿½ï¿½ï¿½ï¿½
void SD_DisSelect(void)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	af00      	add	r7, sp, #0
    SD_CS_H();
 80050b8:	2201      	movs	r2, #1
 80050ba:	2110      	movs	r1, #16
 80050bc:	4803      	ldr	r0, [pc, #12]	; (80050cc <SD_DisSelect+0x18>)
 80050be:	f002 f88f 	bl	80071e0 <HAL_GPIO_WritePin>
    SD_SPI_ReadWriteByte(0xff);//ï¿½á¹©ï¿½ï¿½ï¿½ï¿½ï¿½8ï¿½ï¿½Ê±ï¿½ï¿½
 80050c2:	20ff      	movs	r0, #255	; 0xff
 80050c4:	f7ff ffce 	bl	8005064 <SD_SPI_ReadWriteByte>
}
 80050c8:	bf00      	nop
 80050ca:	bd80      	pop	{r7, pc}
 80050cc:	40020800 	.word	0x40020800

080050d0 <SD_Select>:
/**
 * Ñ¡ï¿½ï¿½SDï¿½ï¿½ï¿½ï¿½ï¿½È´ï¿½ï¿½ï¿½×¼ï¿½ï¿½ï¿½ï¿½
 * @return  0ï¿½ï¿½ï¿½É¹ï¿½  1ï¿½ï¿½Ê§ï¿½ï¿½
 */
uint8_t SD_Select(void)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	af00      	add	r7, sp, #0
    SD_CS_L();
 80050d4:	2200      	movs	r2, #0
 80050d6:	2110      	movs	r1, #16
 80050d8:	4807      	ldr	r0, [pc, #28]	; (80050f8 <SD_Select+0x28>)
 80050da:	f002 f881 	bl	80071e0 <HAL_GPIO_WritePin>
    if (SD_WaitReady() == 0)return 0; //ï¿½È´ï¿½ï¿½É¹ï¿½
 80050de:	f000 f80d 	bl	80050fc <SD_WaitReady>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d101      	bne.n	80050ec <SD_Select+0x1c>
 80050e8:	2300      	movs	r3, #0
 80050ea:	e002      	b.n	80050f2 <SD_Select+0x22>
    SD_DisSelect();
 80050ec:	f7ff ffe2 	bl	80050b4 <SD_DisSelect>
    return 1;//ï¿½È´ï¿½Ê§ï¿½ï¿½
 80050f0:	2301      	movs	r3, #1
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	bd80      	pop	{r7, pc}
 80050f6:	bf00      	nop
 80050f8:	40020800 	.word	0x40020800

080050fc <SD_WaitReady>:
/**
 * ï¿½È´ï¿½SDï¿½ï¿½×¼ï¿½ï¿½ï¿½ï¿½
 * @return  0ï¿½ï¿½ï¿½É¹ï¿½  otherï¿½ï¿½Ê§ï¿½ï¿½
 */
uint8_t SD_WaitReady(void)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b082      	sub	sp, #8
 8005100:	af00      	add	r7, sp, #0
    uint32_t t = 0;
 8005102:	2300      	movs	r3, #0
 8005104:	607b      	str	r3, [r7, #4]
    do
    {
        if (SD_SPI_ReadWriteByte(0XFF) == 0XFF)return 0; //OK
 8005106:	20ff      	movs	r0, #255	; 0xff
 8005108:	f7ff ffac 	bl	8005064 <SD_SPI_ReadWriteByte>
 800510c:	4603      	mov	r3, r0
 800510e:	2bff      	cmp	r3, #255	; 0xff
 8005110:	d101      	bne.n	8005116 <SD_WaitReady+0x1a>
 8005112:	2300      	movs	r3, #0
 8005114:	e008      	b.n	8005128 <SD_WaitReady+0x2c>
        t++;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	3301      	adds	r3, #1
 800511a:	607b      	str	r3, [r7, #4]
    }
    while (t < 0xFFFFFF); //ï¿½È´ï¿½
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8005122:	4293      	cmp	r3, r2
 8005124:	d3ef      	bcc.n	8005106 <SD_WaitReady+0xa>
    return 1;
 8005126:	2301      	movs	r3, #1
}
 8005128:	4618      	mov	r0, r3
 800512a:	3708      	adds	r7, #8
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}

08005130 <SD_GetResponse>:
 * ï¿½È´ï¿½SDï¿½ï¿½ï¿½ï¿½Ó¦
 * @param  Response Òªï¿½Ãµï¿½ï¿½Ä»ï¿½Ó¦Öµ
 * @return          0ï¿½ï¿½ï¿½É¹ï¿½  otherï¿½ï¿½Ê§ï¿½ï¿½
 */
uint8_t SD_GetResponse(uint8_t Response)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b084      	sub	sp, #16
 8005134:	af00      	add	r7, sp, #0
 8005136:	4603      	mov	r3, r0
 8005138:	71fb      	strb	r3, [r7, #7]
    uint16_t Count = 0xFFF; //ï¿½È´ï¿½ï¿½ï¿½ï¿½ï¿½
 800513a:	f640 73ff 	movw	r3, #4095	; 0xfff
 800513e:	81fb      	strh	r3, [r7, #14]
    while ((SD_SPI_ReadWriteByte(0XFF) != Response) && Count)Count--; //ï¿½È´ï¿½ï¿½Ãµï¿½×¼È·ï¿½Ä»ï¿½Ó¦
 8005140:	e002      	b.n	8005148 <SD_GetResponse+0x18>
 8005142:	89fb      	ldrh	r3, [r7, #14]
 8005144:	3b01      	subs	r3, #1
 8005146:	81fb      	strh	r3, [r7, #14]
 8005148:	20ff      	movs	r0, #255	; 0xff
 800514a:	f7ff ff8b 	bl	8005064 <SD_SPI_ReadWriteByte>
 800514e:	4603      	mov	r3, r0
 8005150:	461a      	mov	r2, r3
 8005152:	79fb      	ldrb	r3, [r7, #7]
 8005154:	4293      	cmp	r3, r2
 8005156:	d002      	beq.n	800515e <SD_GetResponse+0x2e>
 8005158:	89fb      	ldrh	r3, [r7, #14]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d1f1      	bne.n	8005142 <SD_GetResponse+0x12>
    if (Count == 0)return MSD_RESPONSE_FAILURE; //ï¿½Ãµï¿½ï¿½ï¿½Ó¦Ê§ï¿½ï¿½
 800515e:	89fb      	ldrh	r3, [r7, #14]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d101      	bne.n	8005168 <SD_GetResponse+0x38>
 8005164:	23ff      	movs	r3, #255	; 0xff
 8005166:	e000      	b.n	800516a <SD_GetResponse+0x3a>
    else return MSD_RESPONSE_NO_ERROR;//ï¿½ï¿½È·ï¿½ï¿½Ó¦
 8005168:	2300      	movs	r3, #0
}
 800516a:	4618      	mov	r0, r3
 800516c:	3710      	adds	r7, #16
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}

08005172 <SD_RecvData>:
 * @param  buf ï¿½ï¿½Å½ï¿½ï¿½Õµï¿½ï¿½ï¿½ï¿½ï¿½
 * @param  len ï¿½ï¿½ï¿½Õµï¿½ï¿½ï¿½ï¿½Ý³ï¿½ï¿½ï¿½
 * @return     0ï¿½ï¿½ï¿½É¹ï¿½  otherï¿½ï¿½Ê§ï¿½ï¿½
 */
uint8_t SD_RecvData(uint8_t*buf, uint16_t len)
{
 8005172:	b580      	push	{r7, lr}
 8005174:	b082      	sub	sp, #8
 8005176:	af00      	add	r7, sp, #0
 8005178:	6078      	str	r0, [r7, #4]
 800517a:	460b      	mov	r3, r1
 800517c:	807b      	strh	r3, [r7, #2]
    if (SD_GetResponse(0xFE))return 1; //ï¿½È´ï¿½SDï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¼ï¿½ï¿½ï¿½ï¿½0xFE
 800517e:	20fe      	movs	r0, #254	; 0xfe
 8005180:	f7ff ffd6 	bl	8005130 <SD_GetResponse>
 8005184:	4603      	mov	r3, r0
 8005186:	2b00      	cmp	r3, #0
 8005188:	d00b      	beq.n	80051a2 <SD_RecvData+0x30>
 800518a:	2301      	movs	r3, #1
 800518c:	e015      	b.n	80051ba <SD_RecvData+0x48>
    while (len--) //ï¿½ï¿½Ê¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    {
        *buf = SD_SPI_ReadWriteByte(0xFF);
 800518e:	20ff      	movs	r0, #255	; 0xff
 8005190:	f7ff ff68 	bl	8005064 <SD_SPI_ReadWriteByte>
 8005194:	4603      	mov	r3, r0
 8005196:	461a      	mov	r2, r3
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	701a      	strb	r2, [r3, #0]
        buf++;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	3301      	adds	r3, #1
 80051a0:	607b      	str	r3, [r7, #4]
    while (len--) //ï¿½ï¿½Ê¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 80051a2:	887b      	ldrh	r3, [r7, #2]
 80051a4:	1e5a      	subs	r2, r3, #1
 80051a6:	807a      	strh	r2, [r7, #2]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d1f0      	bne.n	800518e <SD_RecvData+0x1c>
    }
    //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½2ï¿½ï¿½Î±CRCï¿½ï¿½dummy CRCï¿½ï¿½
    SD_SPI_ReadWriteByte(0xFF);
 80051ac:	20ff      	movs	r0, #255	; 0xff
 80051ae:	f7ff ff59 	bl	8005064 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(0xFF);
 80051b2:	20ff      	movs	r0, #255	; 0xff
 80051b4:	f7ff ff56 	bl	8005064 <SD_SPI_ReadWriteByte>
    return 0;//ï¿½ï¿½È¡ï¿½É¹ï¿½
 80051b8:	2300      	movs	r3, #0
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3708      	adds	r7, #8
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}

080051c2 <SD_SendBlock>:
 * @param  buf ï¿½ï¿½Ð´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ý£ï¿½size=512
 * @param  cmd Ö¸ï¿½ï¿½
 * @return     0ï¿½ï¿½ï¿½É¹ï¿½  otherï¿½ï¿½Ê§ï¿½ï¿½
 */
uint8_t SD_SendBlock(uint8_t*buf, uint8_t cmd)
{
 80051c2:	b580      	push	{r7, lr}
 80051c4:	b084      	sub	sp, #16
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	6078      	str	r0, [r7, #4]
 80051ca:	460b      	mov	r3, r1
 80051cc:	70fb      	strb	r3, [r7, #3]
    uint16_t t;
    if (SD_WaitReady())return 1; //ï¿½È´ï¿½×¼ï¿½ï¿½Ê§Ð§
 80051ce:	f7ff ff95 	bl	80050fc <SD_WaitReady>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d001      	beq.n	80051dc <SD_SendBlock+0x1a>
 80051d8:	2301      	movs	r3, #1
 80051da:	e02a      	b.n	8005232 <SD_SendBlock+0x70>
    SD_SPI_ReadWriteByte(cmd);
 80051dc:	78fb      	ldrb	r3, [r7, #3]
 80051de:	4618      	mov	r0, r3
 80051e0:	f7ff ff40 	bl	8005064 <SD_SPI_ReadWriteByte>
    if (cmd != 0XFD) //ï¿½ï¿½ï¿½Ç½ï¿½ï¿½ï¿½Ö¸ï¿½ï¿½
 80051e4:	78fb      	ldrb	r3, [r7, #3]
 80051e6:	2bfd      	cmp	r3, #253	; 0xfd
 80051e8:	d022      	beq.n	8005230 <SD_SendBlock+0x6e>
    {
        for (t = 0; t < 512; t++)SD_SPI_ReadWriteByte(buf[t]); //ï¿½ï¿½ï¿½ï¿½Ù¶ï¿½,ï¿½ï¿½ï¿½Ùºï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½
 80051ea:	2300      	movs	r3, #0
 80051ec:	81fb      	strh	r3, [r7, #14]
 80051ee:	e009      	b.n	8005204 <SD_SendBlock+0x42>
 80051f0:	89fb      	ldrh	r3, [r7, #14]
 80051f2:	687a      	ldr	r2, [r7, #4]
 80051f4:	4413      	add	r3, r2
 80051f6:	781b      	ldrb	r3, [r3, #0]
 80051f8:	4618      	mov	r0, r3
 80051fa:	f7ff ff33 	bl	8005064 <SD_SPI_ReadWriteByte>
 80051fe:	89fb      	ldrh	r3, [r7, #14]
 8005200:	3301      	adds	r3, #1
 8005202:	81fb      	strh	r3, [r7, #14]
 8005204:	89fb      	ldrh	r3, [r7, #14]
 8005206:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800520a:	d3f1      	bcc.n	80051f0 <SD_SendBlock+0x2e>
        SD_SPI_ReadWriteByte(0xFF);//ï¿½ï¿½ï¿½ï¿½crc
 800520c:	20ff      	movs	r0, #255	; 0xff
 800520e:	f7ff ff29 	bl	8005064 <SD_SPI_ReadWriteByte>
        SD_SPI_ReadWriteByte(0xFF);
 8005212:	20ff      	movs	r0, #255	; 0xff
 8005214:	f7ff ff26 	bl	8005064 <SD_SPI_ReadWriteByte>
        t = SD_SPI_ReadWriteByte(0xFF); //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ó¦
 8005218:	20ff      	movs	r0, #255	; 0xff
 800521a:	f7ff ff23 	bl	8005064 <SD_SPI_ReadWriteByte>
 800521e:	4603      	mov	r3, r0
 8005220:	81fb      	strh	r3, [r7, #14]
        if ((t & 0x1F) != 0x05)return 2; //ï¿½ï¿½Ó¦ï¿½ï¿½ï¿½ï¿½
 8005222:	89fb      	ldrh	r3, [r7, #14]
 8005224:	f003 031f 	and.w	r3, r3, #31
 8005228:	2b05      	cmp	r3, #5
 800522a:	d001      	beq.n	8005230 <SD_SendBlock+0x6e>
 800522c:	2302      	movs	r3, #2
 800522e:	e000      	b.n	8005232 <SD_SendBlock+0x70>
    }
    return 0;//Ð´ï¿½ï¿½É¹ï¿½
 8005230:	2300      	movs	r3, #0
}
 8005232:	4618      	mov	r0, r3
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}

0800523a <SD_SendCmd>:
 * @param  arg ï¿½ï¿½ï¿½ï¿½
 * @param  crc crcÐ£ï¿½ï¿½Öµ
 * @return     SDï¿½ï¿½ï¿½ï¿½ï¿½Øµï¿½ï¿½ï¿½Ó¦Öµ
 */
uint8_t SD_SendCmd(uint8_t cmd, uint32_t arg, uint8_t crc)
{
 800523a:	b580      	push	{r7, lr}
 800523c:	b084      	sub	sp, #16
 800523e:	af00      	add	r7, sp, #0
 8005240:	4603      	mov	r3, r0
 8005242:	6039      	str	r1, [r7, #0]
 8005244:	71fb      	strb	r3, [r7, #7]
 8005246:	4613      	mov	r3, r2
 8005248:	71bb      	strb	r3, [r7, #6]
    uint8_t r1;
    uint8_t Retry = 0;
 800524a:	2300      	movs	r3, #0
 800524c:	73fb      	strb	r3, [r7, #15]
    SD_DisSelect();//È¡ï¿½ï¿½ï¿½Ï´ï¿½Æ¬Ñ¡
 800524e:	f7ff ff31 	bl	80050b4 <SD_DisSelect>
    if (SD_Select())return 0XFF; //Æ¬Ñ¡Ê§Ð§
 8005252:	f7ff ff3d 	bl	80050d0 <SD_Select>
 8005256:	4603      	mov	r3, r0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d001      	beq.n	8005260 <SD_SendCmd+0x26>
 800525c:	23ff      	movs	r3, #255	; 0xff
 800525e:	e038      	b.n	80052d2 <SD_SendCmd+0x98>
    //ï¿½ï¿½ï¿½ï¿½
    SD_SPI_ReadWriteByte(cmd | 0x40);//ï¿½Ö±ï¿½Ð´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 8005260:	79fb      	ldrb	r3, [r7, #7]
 8005262:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005266:	b2db      	uxtb	r3, r3
 8005268:	4618      	mov	r0, r3
 800526a:	f7ff fefb 	bl	8005064 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 24);
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	0e1b      	lsrs	r3, r3, #24
 8005272:	b2db      	uxtb	r3, r3
 8005274:	4618      	mov	r0, r3
 8005276:	f7ff fef5 	bl	8005064 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 16);
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	0c1b      	lsrs	r3, r3, #16
 800527e:	b2db      	uxtb	r3, r3
 8005280:	4618      	mov	r0, r3
 8005282:	f7ff feef 	bl	8005064 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 8);
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	0a1b      	lsrs	r3, r3, #8
 800528a:	b2db      	uxtb	r3, r3
 800528c:	4618      	mov	r0, r3
 800528e:	f7ff fee9 	bl	8005064 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg);
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	b2db      	uxtb	r3, r3
 8005296:	4618      	mov	r0, r3
 8005298:	f7ff fee4 	bl	8005064 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(crc);
 800529c:	79bb      	ldrb	r3, [r7, #6]
 800529e:	4618      	mov	r0, r3
 80052a0:	f7ff fee0 	bl	8005064 <SD_SPI_ReadWriteByte>
    if (cmd == CMD12)SD_SPI_ReadWriteByte(0xff); //Skip a stuff byte when stop reading
 80052a4:	79fb      	ldrb	r3, [r7, #7]
 80052a6:	2b0c      	cmp	r3, #12
 80052a8:	d102      	bne.n	80052b0 <SD_SendCmd+0x76>
 80052aa:	20ff      	movs	r0, #255	; 0xff
 80052ac:	f7ff feda 	bl	8005064 <SD_SPI_ReadWriteByte>
    //ï¿½È´ï¿½ï¿½ï¿½Ó¦ï¿½ï¿½ï¿½ï¿½Ê±ï¿½Ë³ï¿½
    Retry = 0X1F;
 80052b0:	231f      	movs	r3, #31
 80052b2:	73fb      	strb	r3, [r7, #15]
    do
    {
        r1 = SD_SPI_ReadWriteByte(0xFF);
 80052b4:	20ff      	movs	r0, #255	; 0xff
 80052b6:	f7ff fed5 	bl	8005064 <SD_SPI_ReadWriteByte>
 80052ba:	4603      	mov	r3, r0
 80052bc:	73bb      	strb	r3, [r7, #14]
    }
    while ((r1 & 0X80) && Retry--);
 80052be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	da04      	bge.n	80052d0 <SD_SendCmd+0x96>
 80052c6:	7bfb      	ldrb	r3, [r7, #15]
 80052c8:	1e5a      	subs	r2, r3, #1
 80052ca:	73fa      	strb	r2, [r7, #15]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d1f1      	bne.n	80052b4 <SD_SendCmd+0x7a>
    //ï¿½ï¿½ï¿½ï¿½×´Ì¬Öµ
    return r1;
 80052d0:	7bbb      	ldrb	r3, [r7, #14]
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	3710      	adds	r7, #16
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}
	...

080052dc <SD_Initialize>:
    if (retry == 200)return 1; //Ê§ï¿½ï¿½
    return 0;//ï¿½É¹ï¿½
}
/// ï¿½ï¿½Ê¼ï¿½ï¿½SDï¿½ï¿½
uint8_t SD_Initialize(void)
{
 80052dc:	b590      	push	{r4, r7, lr}
 80052de:	b085      	sub	sp, #20
 80052e0:	af00      	add	r7, sp, #0
    uint8_t r1;      // ï¿½ï¿½ï¿½SDï¿½ï¿½ï¿½Ä·ï¿½ï¿½ï¿½Öµ
    uint16_t retry;  // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð³ï¿½Ê±ï¿½ï¿½ï¿½ï¿½
    uint8_t buf[4];
    uint16_t i;

    SD_SPI_Init();		//ï¿½ï¿½Ê¼ï¿½ï¿½IO
 80052e2:	f7ff fecd 	bl	8005080 <SD_SPI_Init>
	//for(i=0;i<0xf00;i++);//ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½ï¿½È´ï¿½SDï¿½ï¿½ï¿½Ïµï¿½ï¿½ï¿½ï¿½
//    SD_Select();
    for (i = 0; i < 10; i++)SD_SPI_ReadWriteByte(0XFF); //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½74ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 80052e6:	2300      	movs	r3, #0
 80052e8:	817b      	strh	r3, [r7, #10]
 80052ea:	e005      	b.n	80052f8 <SD_Initialize+0x1c>
 80052ec:	20ff      	movs	r0, #255	; 0xff
 80052ee:	f7ff feb9 	bl	8005064 <SD_SPI_ReadWriteByte>
 80052f2:	897b      	ldrh	r3, [r7, #10]
 80052f4:	3301      	adds	r3, #1
 80052f6:	817b      	strh	r3, [r7, #10]
 80052f8:	897b      	ldrh	r3, [r7, #10]
 80052fa:	2b09      	cmp	r3, #9
 80052fc:	d9f6      	bls.n	80052ec <SD_Initialize+0x10>
    retry = 20;
 80052fe:	2314      	movs	r3, #20
 8005300:	81bb      	strh	r3, [r7, #12]
    do
    {
        r1 = SD_SendCmd(CMD0, 0, 0x95); //ï¿½ï¿½ï¿½ï¿½IDLE×´Ì¬
 8005302:	2295      	movs	r2, #149	; 0x95
 8005304:	2100      	movs	r1, #0
 8005306:	2000      	movs	r0, #0
 8005308:	f7ff ff97 	bl	800523a <SD_SendCmd>
 800530c:	4603      	mov	r3, r0
 800530e:	73fb      	strb	r3, [r7, #15]
    }
    while ((r1 != 0X01) && retry--);
 8005310:	7bfb      	ldrb	r3, [r7, #15]
 8005312:	2b01      	cmp	r3, #1
 8005314:	d004      	beq.n	8005320 <SD_Initialize+0x44>
 8005316:	89bb      	ldrh	r3, [r7, #12]
 8005318:	1e5a      	subs	r2, r3, #1
 800531a:	81ba      	strh	r2, [r7, #12]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d1f0      	bne.n	8005302 <SD_Initialize+0x26>
    SD_Type = 0; //Ä¬ï¿½ï¿½ï¿½Þ¿ï¿½
 8005320:	4b67      	ldr	r3, [pc, #412]	; (80054c0 <SD_Initialize+0x1e4>)
 8005322:	2200      	movs	r2, #0
 8005324:	701a      	strb	r2, [r3, #0]
    if (r1 == 0X01)
 8005326:	7bfb      	ldrb	r3, [r7, #15]
 8005328:	2b01      	cmp	r3, #1
 800532a:	f040 80b7 	bne.w	800549c <SD_Initialize+0x1c0>
    {
        if (SD_SendCmd(CMD8, 0x1AA, 0x87) == 1) //SD V2.0
 800532e:	2287      	movs	r2, #135	; 0x87
 8005330:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005334:	2008      	movs	r0, #8
 8005336:	f7ff ff80 	bl	800523a <SD_SendCmd>
 800533a:	4603      	mov	r3, r0
 800533c:	2b01      	cmp	r3, #1
 800533e:	d15f      	bne.n	8005400 <SD_Initialize+0x124>
        {
            for (i = 0; i < 4; i++)buf[i] = SD_SPI_ReadWriteByte(0XFF);	//Get trailing return value of R7 resp
 8005340:	2300      	movs	r3, #0
 8005342:	817b      	strh	r3, [r7, #10]
 8005344:	e00d      	b.n	8005362 <SD_Initialize+0x86>
 8005346:	897c      	ldrh	r4, [r7, #10]
 8005348:	20ff      	movs	r0, #255	; 0xff
 800534a:	f7ff fe8b 	bl	8005064 <SD_SPI_ReadWriteByte>
 800534e:	4603      	mov	r3, r0
 8005350:	461a      	mov	r2, r3
 8005352:	f104 0310 	add.w	r3, r4, #16
 8005356:	443b      	add	r3, r7
 8005358:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800535c:	897b      	ldrh	r3, [r7, #10]
 800535e:	3301      	adds	r3, #1
 8005360:	817b      	strh	r3, [r7, #10]
 8005362:	897b      	ldrh	r3, [r7, #10]
 8005364:	2b03      	cmp	r3, #3
 8005366:	d9ee      	bls.n	8005346 <SD_Initialize+0x6a>
            if (buf[2] == 0X01 && buf[3] == 0XAA) //ï¿½ï¿½ï¿½Ç·ï¿½Ö§ï¿½ï¿½2.7~3.6V
 8005368:	79bb      	ldrb	r3, [r7, #6]
 800536a:	2b01      	cmp	r3, #1
 800536c:	f040 8096 	bne.w	800549c <SD_Initialize+0x1c0>
 8005370:	79fb      	ldrb	r3, [r7, #7]
 8005372:	2baa      	cmp	r3, #170	; 0xaa
 8005374:	f040 8092 	bne.w	800549c <SD_Initialize+0x1c0>
            {
                retry = 0XFFFE;
 8005378:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800537c:	81bb      	strh	r3, [r7, #12]
                do
                {
                    SD_SendCmd(CMD55, 0, 0X01);	//ï¿½ï¿½ï¿½ï¿½CMD55
 800537e:	2201      	movs	r2, #1
 8005380:	2100      	movs	r1, #0
 8005382:	2037      	movs	r0, #55	; 0x37
 8005384:	f7ff ff59 	bl	800523a <SD_SendCmd>
                    r1 = SD_SendCmd(CMD41, 0x40000000, 0X01); //ï¿½ï¿½ï¿½ï¿½CMD41
 8005388:	2201      	movs	r2, #1
 800538a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800538e:	2029      	movs	r0, #41	; 0x29
 8005390:	f7ff ff53 	bl	800523a <SD_SendCmd>
 8005394:	4603      	mov	r3, r0
 8005396:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 8005398:	7bfb      	ldrb	r3, [r7, #15]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d004      	beq.n	80053a8 <SD_Initialize+0xcc>
 800539e:	89bb      	ldrh	r3, [r7, #12]
 80053a0:	1e5a      	subs	r2, r3, #1
 80053a2:	81ba      	strh	r2, [r7, #12]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d1ea      	bne.n	800537e <SD_Initialize+0xa2>
                if (retry && SD_SendCmd(CMD58, 0, 0X01) == 0) //ï¿½ï¿½ï¿½ï¿½SD2.0ï¿½ï¿½ï¿½æ±¾ï¿½ï¿½Ê¼
 80053a8:	89bb      	ldrh	r3, [r7, #12]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d076      	beq.n	800549c <SD_Initialize+0x1c0>
 80053ae:	2201      	movs	r2, #1
 80053b0:	2100      	movs	r1, #0
 80053b2:	203a      	movs	r0, #58	; 0x3a
 80053b4:	f7ff ff41 	bl	800523a <SD_SendCmd>
 80053b8:	4603      	mov	r3, r0
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d16e      	bne.n	800549c <SD_Initialize+0x1c0>
                {
                    for (i = 0; i < 4; i++)buf[i] = SD_SPI_ReadWriteByte(0XFF); //ï¿½Ãµï¿½OCRÖµ
 80053be:	2300      	movs	r3, #0
 80053c0:	817b      	strh	r3, [r7, #10]
 80053c2:	e00d      	b.n	80053e0 <SD_Initialize+0x104>
 80053c4:	897c      	ldrh	r4, [r7, #10]
 80053c6:	20ff      	movs	r0, #255	; 0xff
 80053c8:	f7ff fe4c 	bl	8005064 <SD_SPI_ReadWriteByte>
 80053cc:	4603      	mov	r3, r0
 80053ce:	461a      	mov	r2, r3
 80053d0:	f104 0310 	add.w	r3, r4, #16
 80053d4:	443b      	add	r3, r7
 80053d6:	f803 2c0c 	strb.w	r2, [r3, #-12]
 80053da:	897b      	ldrh	r3, [r7, #10]
 80053dc:	3301      	adds	r3, #1
 80053de:	817b      	strh	r3, [r7, #10]
 80053e0:	897b      	ldrh	r3, [r7, #10]
 80053e2:	2b03      	cmp	r3, #3
 80053e4:	d9ee      	bls.n	80053c4 <SD_Initialize+0xe8>
                    if (buf[0] & 0x40)SD_Type = SD_TYPE_V2HC; //ï¿½ï¿½ï¿½CCS
 80053e6:	793b      	ldrb	r3, [r7, #4]
 80053e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d003      	beq.n	80053f8 <SD_Initialize+0x11c>
 80053f0:	4b33      	ldr	r3, [pc, #204]	; (80054c0 <SD_Initialize+0x1e4>)
 80053f2:	2206      	movs	r2, #6
 80053f4:	701a      	strb	r2, [r3, #0]
 80053f6:	e051      	b.n	800549c <SD_Initialize+0x1c0>
                    else SD_Type = SD_TYPE_V2;
 80053f8:	4b31      	ldr	r3, [pc, #196]	; (80054c0 <SD_Initialize+0x1e4>)
 80053fa:	2204      	movs	r2, #4
 80053fc:	701a      	strb	r2, [r3, #0]
 80053fe:	e04d      	b.n	800549c <SD_Initialize+0x1c0>
                }
            }
        }
        else //SD V1.x/ MMC	V3
        {
            SD_SendCmd(CMD55, 0, 0X01);		//ï¿½ï¿½ï¿½ï¿½CMD55
 8005400:	2201      	movs	r2, #1
 8005402:	2100      	movs	r1, #0
 8005404:	2037      	movs	r0, #55	; 0x37
 8005406:	f7ff ff18 	bl	800523a <SD_SendCmd>
            r1 = SD_SendCmd(CMD41, 0, 0X01);	//ï¿½ï¿½ï¿½ï¿½CMD41
 800540a:	2201      	movs	r2, #1
 800540c:	2100      	movs	r1, #0
 800540e:	2029      	movs	r0, #41	; 0x29
 8005410:	f7ff ff13 	bl	800523a <SD_SendCmd>
 8005414:	4603      	mov	r3, r0
 8005416:	73fb      	strb	r3, [r7, #15]
            if (r1 <= 1)
 8005418:	7bfb      	ldrb	r3, [r7, #15]
 800541a:	2b01      	cmp	r3, #1
 800541c:	d81a      	bhi.n	8005454 <SD_Initialize+0x178>
            {
                SD_Type = SD_TYPE_V1;
 800541e:	4b28      	ldr	r3, [pc, #160]	; (80054c0 <SD_Initialize+0x1e4>)
 8005420:	2202      	movs	r2, #2
 8005422:	701a      	strb	r2, [r3, #0]
                retry = 0XFFFE;
 8005424:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8005428:	81bb      	strh	r3, [r7, #12]
                do //ï¿½È´ï¿½ï¿½Ë³ï¿½IDLEÄ£Ê½
                {
                    SD_SendCmd(CMD55, 0, 0X01);	//ï¿½ï¿½ï¿½ï¿½CMD55
 800542a:	2201      	movs	r2, #1
 800542c:	2100      	movs	r1, #0
 800542e:	2037      	movs	r0, #55	; 0x37
 8005430:	f7ff ff03 	bl	800523a <SD_SendCmd>
                    r1 = SD_SendCmd(CMD41, 0, 0X01); //ï¿½ï¿½ï¿½ï¿½CMD41
 8005434:	2201      	movs	r2, #1
 8005436:	2100      	movs	r1, #0
 8005438:	2029      	movs	r0, #41	; 0x29
 800543a:	f7ff fefe 	bl	800523a <SD_SendCmd>
 800543e:	4603      	mov	r3, r0
 8005440:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 8005442:	7bfb      	ldrb	r3, [r7, #15]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d01a      	beq.n	800547e <SD_Initialize+0x1a2>
 8005448:	89bb      	ldrh	r3, [r7, #12]
 800544a:	1e5a      	subs	r2, r3, #1
 800544c:	81ba      	strh	r2, [r7, #12]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d1eb      	bne.n	800542a <SD_Initialize+0x14e>
 8005452:	e014      	b.n	800547e <SD_Initialize+0x1a2>
            }
            else
            {
                SD_Type = SD_TYPE_MMC; //MMC V3
 8005454:	4b1a      	ldr	r3, [pc, #104]	; (80054c0 <SD_Initialize+0x1e4>)
 8005456:	2201      	movs	r2, #1
 8005458:	701a      	strb	r2, [r3, #0]
                retry = 0XFFFE;
 800545a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800545e:	81bb      	strh	r3, [r7, #12]
                do //ï¿½È´ï¿½ï¿½Ë³ï¿½IDLEÄ£Ê½
                {
                    r1 = SD_SendCmd(CMD1, 0, 0X01); //ï¿½ï¿½ï¿½ï¿½CMD1
 8005460:	2201      	movs	r2, #1
 8005462:	2100      	movs	r1, #0
 8005464:	2001      	movs	r0, #1
 8005466:	f7ff fee8 	bl	800523a <SD_SendCmd>
 800546a:	4603      	mov	r3, r0
 800546c:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 800546e:	7bfb      	ldrb	r3, [r7, #15]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d004      	beq.n	800547e <SD_Initialize+0x1a2>
 8005474:	89bb      	ldrh	r3, [r7, #12]
 8005476:	1e5a      	subs	r2, r3, #1
 8005478:	81ba      	strh	r2, [r7, #12]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d1f0      	bne.n	8005460 <SD_Initialize+0x184>
            }
            if (retry == 0 || SD_SendCmd(CMD16, 512, 0X01) != 0)SD_Type = SD_TYPE_ERR; //ï¿½ï¿½ï¿½ï¿½Ä¿ï¿½
 800547e:	89bb      	ldrh	r3, [r7, #12]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d008      	beq.n	8005496 <SD_Initialize+0x1ba>
 8005484:	2201      	movs	r2, #1
 8005486:	f44f 7100 	mov.w	r1, #512	; 0x200
 800548a:	2010      	movs	r0, #16
 800548c:	f7ff fed5 	bl	800523a <SD_SendCmd>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d002      	beq.n	800549c <SD_Initialize+0x1c0>
 8005496:	4b0a      	ldr	r3, [pc, #40]	; (80054c0 <SD_Initialize+0x1e4>)
 8005498:	2200      	movs	r2, #0
 800549a:	701a      	strb	r2, [r3, #0]
        }
    }
    SD_DisSelect();//È¡ï¿½ï¿½Æ¬Ñ¡
 800549c:	f7ff fe0a 	bl	80050b4 <SD_DisSelect>
    if (SD_Type)return 0;
 80054a0:	4b07      	ldr	r3, [pc, #28]	; (80054c0 <SD_Initialize+0x1e4>)
 80054a2:	781b      	ldrb	r3, [r3, #0]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d001      	beq.n	80054ac <SD_Initialize+0x1d0>
 80054a8:	2300      	movs	r3, #0
 80054aa:	e005      	b.n	80054b8 <SD_Initialize+0x1dc>
    else if (r1)return r1;
 80054ac:	7bfb      	ldrb	r3, [r7, #15]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d001      	beq.n	80054b6 <SD_Initialize+0x1da>
 80054b2:	7bfb      	ldrb	r3, [r7, #15]
 80054b4:	e000      	b.n	80054b8 <SD_Initialize+0x1dc>
    return 0xaa;//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 80054b6:	23aa      	movs	r3, #170	; 0xaa
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	3714      	adds	r7, #20
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd90      	pop	{r4, r7, pc}
 80054c0:	20000864 	.word	0x20000864

080054c4 <SD_ReadDisk>:
 * @param  sector ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 * @param  cnt    Òªï¿½ï¿½È¡ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 * @return        0ï¿½ï¿½ï¿½É¹ï¿½  otherï¿½ï¿½Ê§ï¿½ï¿½
 */
uint8_t SD_ReadDisk(uint8_t*buf, uint32_t sector, uint8_t cnt)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b086      	sub	sp, #24
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	60f8      	str	r0, [r7, #12]
 80054cc:	60b9      	str	r1, [r7, #8]
 80054ce:	4613      	mov	r3, r2
 80054d0:	71fb      	strb	r3, [r7, #7]
    uint8_t r1;
    if (SD_Type != SD_TYPE_V2HC)sector <<= 9; //×ªï¿½ï¿½Îªï¿½Ö½Úµï¿½Ö·
 80054d2:	4b21      	ldr	r3, [pc, #132]	; (8005558 <SD_ReadDisk+0x94>)
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	2b06      	cmp	r3, #6
 80054d8:	d002      	beq.n	80054e0 <SD_ReadDisk+0x1c>
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	025b      	lsls	r3, r3, #9
 80054de:	60bb      	str	r3, [r7, #8]
    if (cnt == 1)
 80054e0:	79fb      	ldrb	r3, [r7, #7]
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d111      	bne.n	800550a <SD_ReadDisk+0x46>
    {
        r1 = SD_SendCmd(CMD17, sector, 0X01); //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 80054e6:	2201      	movs	r2, #1
 80054e8:	68b9      	ldr	r1, [r7, #8]
 80054ea:	2011      	movs	r0, #17
 80054ec:	f7ff fea5 	bl	800523a <SD_SendCmd>
 80054f0:	4603      	mov	r3, r0
 80054f2:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0) //Ö¸ï¿½î·¢ï¿½Í³É¹ï¿½
 80054f4:	7dfb      	ldrb	r3, [r7, #23]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d127      	bne.n	800554a <SD_ReadDisk+0x86>
        {
            r1 = SD_RecvData(buf, 512); //ï¿½ï¿½ï¿½ï¿½512ï¿½ï¿½ï¿½Ö½ï¿½
 80054fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80054fe:	68f8      	ldr	r0, [r7, #12]
 8005500:	f7ff fe37 	bl	8005172 <SD_RecvData>
 8005504:	4603      	mov	r3, r0
 8005506:	75fb      	strb	r3, [r7, #23]
 8005508:	e01f      	b.n	800554a <SD_ReadDisk+0x86>
        }
    }
    else
    {
        r1 = SD_SendCmd(CMD18, sector, 0X01); //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 800550a:	2201      	movs	r2, #1
 800550c:	68b9      	ldr	r1, [r7, #8]
 800550e:	2012      	movs	r0, #18
 8005510:	f7ff fe93 	bl	800523a <SD_SendCmd>
 8005514:	4603      	mov	r3, r0
 8005516:	75fb      	strb	r3, [r7, #23]
        do
        {
            r1 = SD_RecvData(buf, 512); //ï¿½ï¿½ï¿½ï¿½512ï¿½ï¿½ï¿½Ö½ï¿½
 8005518:	f44f 7100 	mov.w	r1, #512	; 0x200
 800551c:	68f8      	ldr	r0, [r7, #12]
 800551e:	f7ff fe28 	bl	8005172 <SD_RecvData>
 8005522:	4603      	mov	r3, r0
 8005524:	75fb      	strb	r3, [r7, #23]
            buf += 512;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800552c:	60fb      	str	r3, [r7, #12]
        }
        while (--cnt && r1 == 0);
 800552e:	79fb      	ldrb	r3, [r7, #7]
 8005530:	3b01      	subs	r3, #1
 8005532:	71fb      	strb	r3, [r7, #7]
 8005534:	79fb      	ldrb	r3, [r7, #7]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d002      	beq.n	8005540 <SD_ReadDisk+0x7c>
 800553a:	7dfb      	ldrb	r3, [r7, #23]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d0eb      	beq.n	8005518 <SD_ReadDisk+0x54>
        SD_SendCmd(CMD12, 0, 0X01);	//ï¿½ï¿½ï¿½ï¿½Í£Ö¹ï¿½ï¿½ï¿½ï¿½
 8005540:	2201      	movs	r2, #1
 8005542:	2100      	movs	r1, #0
 8005544:	200c      	movs	r0, #12
 8005546:	f7ff fe78 	bl	800523a <SD_SendCmd>
    }
    SD_DisSelect();//È¡ï¿½ï¿½Æ¬Ñ¡
 800554a:	f7ff fdb3 	bl	80050b4 <SD_DisSelect>
    return r1;//
 800554e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005550:	4618      	mov	r0, r3
 8005552:	3718      	adds	r7, #24
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}
 8005558:	20000864 	.word	0x20000864

0800555c <SD_WriteDisk>:
 * @param  sector ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 * @param  cnt    ÒªÐ´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 * @return        0ï¿½ï¿½ï¿½É¹ï¿½  otherï¿½ï¿½Ê§ï¿½ï¿½
 */
uint8_t SD_WriteDisk(uint8_t*buf, uint32_t sector, uint8_t cnt)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b086      	sub	sp, #24
 8005560:	af00      	add	r7, sp, #0
 8005562:	60f8      	str	r0, [r7, #12]
 8005564:	60b9      	str	r1, [r7, #8]
 8005566:	4613      	mov	r3, r2
 8005568:	71fb      	strb	r3, [r7, #7]
    uint8_t r1;
    if (SD_Type != SD_TYPE_V2HC)sector *= 512; //×ªï¿½ï¿½Îªï¿½Ö½Úµï¿½Ö·
 800556a:	4b2a      	ldr	r3, [pc, #168]	; (8005614 <SD_WriteDisk+0xb8>)
 800556c:	781b      	ldrb	r3, [r3, #0]
 800556e:	2b06      	cmp	r3, #6
 8005570:	d002      	beq.n	8005578 <SD_WriteDisk+0x1c>
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	025b      	lsls	r3, r3, #9
 8005576:	60bb      	str	r3, [r7, #8]
    if (cnt == 1)
 8005578:	79fb      	ldrb	r3, [r7, #7]
 800557a:	2b01      	cmp	r3, #1
 800557c:	d110      	bne.n	80055a0 <SD_WriteDisk+0x44>
    {
        r1 = SD_SendCmd(CMD24, sector, 0X01); //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 800557e:	2201      	movs	r2, #1
 8005580:	68b9      	ldr	r1, [r7, #8]
 8005582:	2018      	movs	r0, #24
 8005584:	f7ff fe59 	bl	800523a <SD_SendCmd>
 8005588:	4603      	mov	r3, r0
 800558a:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0) //Ö¸ï¿½î·¢ï¿½Í³É¹ï¿½
 800558c:	7dfb      	ldrb	r3, [r7, #23]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d138      	bne.n	8005604 <SD_WriteDisk+0xa8>
        {
            r1 = SD_SendBlock(buf, 0xFE); //Ð´512ï¿½ï¿½ï¿½Ö½ï¿½
 8005592:	21fe      	movs	r1, #254	; 0xfe
 8005594:	68f8      	ldr	r0, [r7, #12]
 8005596:	f7ff fe14 	bl	80051c2 <SD_SendBlock>
 800559a:	4603      	mov	r3, r0
 800559c:	75fb      	strb	r3, [r7, #23]
 800559e:	e031      	b.n	8005604 <SD_WriteDisk+0xa8>
        }
    }
    else
    {
        if (SD_Type != SD_TYPE_MMC)
 80055a0:	4b1c      	ldr	r3, [pc, #112]	; (8005614 <SD_WriteDisk+0xb8>)
 80055a2:	781b      	ldrb	r3, [r3, #0]
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d00a      	beq.n	80055be <SD_WriteDisk+0x62>
        {
            SD_SendCmd(CMD55, 0, 0X01);
 80055a8:	2201      	movs	r2, #1
 80055aa:	2100      	movs	r1, #0
 80055ac:	2037      	movs	r0, #55	; 0x37
 80055ae:	f7ff fe44 	bl	800523a <SD_SendCmd>
            SD_SendCmd(CMD23, cnt, 0X01); //ï¿½ï¿½ï¿½ï¿½Ö¸ï¿½ï¿½
 80055b2:	79fb      	ldrb	r3, [r7, #7]
 80055b4:	2201      	movs	r2, #1
 80055b6:	4619      	mov	r1, r3
 80055b8:	2017      	movs	r0, #23
 80055ba:	f7ff fe3e 	bl	800523a <SD_SendCmd>
        }
        r1 = SD_SendCmd(CMD25, sector, 0X01); //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 80055be:	2201      	movs	r2, #1
 80055c0:	68b9      	ldr	r1, [r7, #8]
 80055c2:	2019      	movs	r0, #25
 80055c4:	f7ff fe39 	bl	800523a <SD_SendCmd>
 80055c8:	4603      	mov	r3, r0
 80055ca:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0)
 80055cc:	7dfb      	ldrb	r3, [r7, #23]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d118      	bne.n	8005604 <SD_WriteDisk+0xa8>
        {
            do
            {
                r1 = SD_SendBlock(buf, 0xFC); //ï¿½ï¿½ï¿½ï¿½512ï¿½ï¿½ï¿½Ö½ï¿½
 80055d2:	21fc      	movs	r1, #252	; 0xfc
 80055d4:	68f8      	ldr	r0, [r7, #12]
 80055d6:	f7ff fdf4 	bl	80051c2 <SD_SendBlock>
 80055da:	4603      	mov	r3, r0
 80055dc:	75fb      	strb	r3, [r7, #23]
                buf += 512;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80055e4:	60fb      	str	r3, [r7, #12]
            }
            while (--cnt && r1 == 0);
 80055e6:	79fb      	ldrb	r3, [r7, #7]
 80055e8:	3b01      	subs	r3, #1
 80055ea:	71fb      	strb	r3, [r7, #7]
 80055ec:	79fb      	ldrb	r3, [r7, #7]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d002      	beq.n	80055f8 <SD_WriteDisk+0x9c>
 80055f2:	7dfb      	ldrb	r3, [r7, #23]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d0ec      	beq.n	80055d2 <SD_WriteDisk+0x76>
            r1 = SD_SendBlock(0, 0xFD); //ï¿½ï¿½ï¿½ï¿½512ï¿½ï¿½ï¿½Ö½ï¿½
 80055f8:	21fd      	movs	r1, #253	; 0xfd
 80055fa:	2000      	movs	r0, #0
 80055fc:	f7ff fde1 	bl	80051c2 <SD_SendBlock>
 8005600:	4603      	mov	r3, r0
 8005602:	75fb      	strb	r3, [r7, #23]
        }
    }
    SD_DisSelect();//È¡ï¿½ï¿½Æ¬Ñ¡
 8005604:	f7ff fd56 	bl	80050b4 <SD_DisSelect>
    return r1;//
 8005608:	7dfb      	ldrb	r3, [r7, #23]
}
 800560a:	4618      	mov	r0, r3
 800560c:	3718      	adds	r7, #24
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}
 8005612:	bf00      	nop
 8005614:	20000864 	.word	0x20000864

08005618 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800561e:	2300      	movs	r3, #0
 8005620:	607b      	str	r3, [r7, #4]
 8005622:	4b10      	ldr	r3, [pc, #64]	; (8005664 <HAL_MspInit+0x4c>)
 8005624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005626:	4a0f      	ldr	r2, [pc, #60]	; (8005664 <HAL_MspInit+0x4c>)
 8005628:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800562c:	6453      	str	r3, [r2, #68]	; 0x44
 800562e:	4b0d      	ldr	r3, [pc, #52]	; (8005664 <HAL_MspInit+0x4c>)
 8005630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005632:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005636:	607b      	str	r3, [r7, #4]
 8005638:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800563a:	2300      	movs	r3, #0
 800563c:	603b      	str	r3, [r7, #0]
 800563e:	4b09      	ldr	r3, [pc, #36]	; (8005664 <HAL_MspInit+0x4c>)
 8005640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005642:	4a08      	ldr	r2, [pc, #32]	; (8005664 <HAL_MspInit+0x4c>)
 8005644:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005648:	6413      	str	r3, [r2, #64]	; 0x40
 800564a:	4b06      	ldr	r3, [pc, #24]	; (8005664 <HAL_MspInit+0x4c>)
 800564c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005652:	603b      	str	r3, [r7, #0]
 8005654:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005656:	bf00      	nop
 8005658:	370c      	adds	r7, #12
 800565a:	46bd      	mov	sp, r7
 800565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005660:	4770      	bx	lr
 8005662:	bf00      	nop
 8005664:	40023800 	.word	0x40023800

08005668 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b08c      	sub	sp, #48	; 0x30
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005670:	f107 031c 	add.w	r3, r7, #28
 8005674:	2200      	movs	r2, #0
 8005676:	601a      	str	r2, [r3, #0]
 8005678:	605a      	str	r2, [r3, #4]
 800567a:	609a      	str	r2, [r3, #8]
 800567c:	60da      	str	r2, [r3, #12]
 800567e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a33      	ldr	r2, [pc, #204]	; (8005754 <HAL_I2C_MspInit+0xec>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d12d      	bne.n	80056e6 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800568a:	2300      	movs	r3, #0
 800568c:	61bb      	str	r3, [r7, #24]
 800568e:	4b32      	ldr	r3, [pc, #200]	; (8005758 <HAL_I2C_MspInit+0xf0>)
 8005690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005692:	4a31      	ldr	r2, [pc, #196]	; (8005758 <HAL_I2C_MspInit+0xf0>)
 8005694:	f043 0302 	orr.w	r3, r3, #2
 8005698:	6313      	str	r3, [r2, #48]	; 0x30
 800569a:	4b2f      	ldr	r3, [pc, #188]	; (8005758 <HAL_I2C_MspInit+0xf0>)
 800569c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800569e:	f003 0302 	and.w	r3, r3, #2
 80056a2:	61bb      	str	r3, [r7, #24]
 80056a4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80056a6:	f44f 7310 	mov.w	r3, #576	; 0x240
 80056aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80056ac:	2312      	movs	r3, #18
 80056ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056b0:	2300      	movs	r3, #0
 80056b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80056b4:	2303      	movs	r3, #3
 80056b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80056b8:	2304      	movs	r3, #4
 80056ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056bc:	f107 031c 	add.w	r3, r7, #28
 80056c0:	4619      	mov	r1, r3
 80056c2:	4826      	ldr	r0, [pc, #152]	; (800575c <HAL_I2C_MspInit+0xf4>)
 80056c4:	f001 faf4 	bl	8006cb0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80056c8:	2300      	movs	r3, #0
 80056ca:	617b      	str	r3, [r7, #20]
 80056cc:	4b22      	ldr	r3, [pc, #136]	; (8005758 <HAL_I2C_MspInit+0xf0>)
 80056ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d0:	4a21      	ldr	r2, [pc, #132]	; (8005758 <HAL_I2C_MspInit+0xf0>)
 80056d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80056d6:	6413      	str	r3, [r2, #64]	; 0x40
 80056d8:	4b1f      	ldr	r3, [pc, #124]	; (8005758 <HAL_I2C_MspInit+0xf0>)
 80056da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80056e0:	617b      	str	r3, [r7, #20]
 80056e2:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80056e4:	e031      	b.n	800574a <HAL_I2C_MspInit+0xe2>
  else if(hi2c->Instance==I2C2)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a1d      	ldr	r2, [pc, #116]	; (8005760 <HAL_I2C_MspInit+0xf8>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d12c      	bne.n	800574a <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056f0:	2300      	movs	r3, #0
 80056f2:	613b      	str	r3, [r7, #16]
 80056f4:	4b18      	ldr	r3, [pc, #96]	; (8005758 <HAL_I2C_MspInit+0xf0>)
 80056f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056f8:	4a17      	ldr	r2, [pc, #92]	; (8005758 <HAL_I2C_MspInit+0xf0>)
 80056fa:	f043 0302 	orr.w	r3, r3, #2
 80056fe:	6313      	str	r3, [r2, #48]	; 0x30
 8005700:	4b15      	ldr	r3, [pc, #84]	; (8005758 <HAL_I2C_MspInit+0xf0>)
 8005702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005704:	f003 0302 	and.w	r3, r3, #2
 8005708:	613b      	str	r3, [r7, #16]
 800570a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800570c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005710:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005712:	2312      	movs	r3, #18
 8005714:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005716:	2300      	movs	r3, #0
 8005718:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800571a:	2303      	movs	r3, #3
 800571c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800571e:	2304      	movs	r3, #4
 8005720:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005722:	f107 031c 	add.w	r3, r7, #28
 8005726:	4619      	mov	r1, r3
 8005728:	480c      	ldr	r0, [pc, #48]	; (800575c <HAL_I2C_MspInit+0xf4>)
 800572a:	f001 fac1 	bl	8006cb0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800572e:	2300      	movs	r3, #0
 8005730:	60fb      	str	r3, [r7, #12]
 8005732:	4b09      	ldr	r3, [pc, #36]	; (8005758 <HAL_I2C_MspInit+0xf0>)
 8005734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005736:	4a08      	ldr	r2, [pc, #32]	; (8005758 <HAL_I2C_MspInit+0xf0>)
 8005738:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800573c:	6413      	str	r3, [r2, #64]	; 0x40
 800573e:	4b06      	ldr	r3, [pc, #24]	; (8005758 <HAL_I2C_MspInit+0xf0>)
 8005740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005742:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005746:	60fb      	str	r3, [r7, #12]
 8005748:	68fb      	ldr	r3, [r7, #12]
}
 800574a:	bf00      	nop
 800574c:	3730      	adds	r7, #48	; 0x30
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}
 8005752:	bf00      	nop
 8005754:	40005400 	.word	0x40005400
 8005758:	40023800 	.word	0x40023800
 800575c:	40020400 	.word	0x40020400
 8005760:	40005800 	.word	0x40005800

08005764 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b082      	sub	sp, #8
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a15      	ldr	r2, [pc, #84]	; (80057c8 <HAL_I2C_MspDeInit+0x64>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d10f      	bne.n	8005796 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8005776:	4b15      	ldr	r3, [pc, #84]	; (80057cc <HAL_I2C_MspDeInit+0x68>)
 8005778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800577a:	4a14      	ldr	r2, [pc, #80]	; (80057cc <HAL_I2C_MspDeInit+0x68>)
 800577c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005780:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8005782:	2140      	movs	r1, #64	; 0x40
 8005784:	4812      	ldr	r0, [pc, #72]	; (80057d0 <HAL_I2C_MspDeInit+0x6c>)
 8005786:	f001 fc2f 	bl	8006fe8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 800578a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800578e:	4810      	ldr	r0, [pc, #64]	; (80057d0 <HAL_I2C_MspDeInit+0x6c>)
 8005790:	f001 fc2a 	bl	8006fe8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8005794:	e014      	b.n	80057c0 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C2)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a0e      	ldr	r2, [pc, #56]	; (80057d4 <HAL_I2C_MspDeInit+0x70>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d10f      	bne.n	80057c0 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C2_CLK_DISABLE();
 80057a0:	4b0a      	ldr	r3, [pc, #40]	; (80057cc <HAL_I2C_MspDeInit+0x68>)
 80057a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a4:	4a09      	ldr	r2, [pc, #36]	; (80057cc <HAL_I2C_MspDeInit+0x68>)
 80057a6:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80057aa:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 80057ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80057b0:	4807      	ldr	r0, [pc, #28]	; (80057d0 <HAL_I2C_MspDeInit+0x6c>)
 80057b2:	f001 fc19 	bl	8006fe8 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 80057b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80057ba:	4805      	ldr	r0, [pc, #20]	; (80057d0 <HAL_I2C_MspDeInit+0x6c>)
 80057bc:	f001 fc14 	bl	8006fe8 <HAL_GPIO_DeInit>
}
 80057c0:	bf00      	nop
 80057c2:	3708      	adds	r7, #8
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bd80      	pop	{r7, pc}
 80057c8:	40005400 	.word	0x40005400
 80057cc:	40023800 	.word	0x40023800
 80057d0:	40020400 	.word	0x40020400
 80057d4:	40005800 	.word	0x40005800

080057d8 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b08e      	sub	sp, #56	; 0x38
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80057e4:	2200      	movs	r2, #0
 80057e6:	601a      	str	r2, [r3, #0]
 80057e8:	605a      	str	r2, [r3, #4]
 80057ea:	609a      	str	r2, [r3, #8]
 80057ec:	60da      	str	r2, [r3, #12]
 80057ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80057f0:	f107 0314 	add.w	r3, r7, #20
 80057f4:	2200      	movs	r2, #0
 80057f6:	601a      	str	r2, [r3, #0]
 80057f8:	605a      	str	r2, [r3, #4]
 80057fa:	609a      	str	r2, [r3, #8]
 80057fc:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a4e      	ldr	r2, [pc, #312]	; (800593c <HAL_I2S_MspInit+0x164>)
 8005804:	4293      	cmp	r3, r2
 8005806:	f040 8095 	bne.w	8005934 <HAL_I2S_MspInit+0x15c>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800580a:	2301      	movs	r3, #1
 800580c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 271;
 800580e:	f240 130f 	movw	r3, #271	; 0x10f
 8005812:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 6;
 8005814:	2306      	movs	r3, #6
 8005816:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005818:	f107 0314 	add.w	r3, r7, #20
 800581c:	4618      	mov	r0, r3
 800581e:	f004 fbf9 	bl	800a014 <HAL_RCCEx_PeriphCLKConfig>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d001      	beq.n	800582c <HAL_I2S_MspInit+0x54>
    {
      Error_Handler();
 8005828:	f7ff fbdc 	bl	8004fe4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800582c:	2300      	movs	r3, #0
 800582e:	613b      	str	r3, [r7, #16]
 8005830:	4b43      	ldr	r3, [pc, #268]	; (8005940 <HAL_I2S_MspInit+0x168>)
 8005832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005834:	4a42      	ldr	r2, [pc, #264]	; (8005940 <HAL_I2S_MspInit+0x168>)
 8005836:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800583a:	6413      	str	r3, [r2, #64]	; 0x40
 800583c:	4b40      	ldr	r3, [pc, #256]	; (8005940 <HAL_I2S_MspInit+0x168>)
 800583e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005840:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005844:	613b      	str	r3, [r7, #16]
 8005846:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005848:	2300      	movs	r3, #0
 800584a:	60fb      	str	r3, [r7, #12]
 800584c:	4b3c      	ldr	r3, [pc, #240]	; (8005940 <HAL_I2S_MspInit+0x168>)
 800584e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005850:	4a3b      	ldr	r2, [pc, #236]	; (8005940 <HAL_I2S_MspInit+0x168>)
 8005852:	f043 0301 	orr.w	r3, r3, #1
 8005856:	6313      	str	r3, [r2, #48]	; 0x30
 8005858:	4b39      	ldr	r3, [pc, #228]	; (8005940 <HAL_I2S_MspInit+0x168>)
 800585a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800585c:	f003 0301 	and.w	r3, r3, #1
 8005860:	60fb      	str	r3, [r7, #12]
 8005862:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005864:	2300      	movs	r3, #0
 8005866:	60bb      	str	r3, [r7, #8]
 8005868:	4b35      	ldr	r3, [pc, #212]	; (8005940 <HAL_I2S_MspInit+0x168>)
 800586a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800586c:	4a34      	ldr	r2, [pc, #208]	; (8005940 <HAL_I2S_MspInit+0x168>)
 800586e:	f043 0304 	orr.w	r3, r3, #4
 8005872:	6313      	str	r3, [r2, #48]	; 0x30
 8005874:	4b32      	ldr	r3, [pc, #200]	; (8005940 <HAL_I2S_MspInit+0x168>)
 8005876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005878:	f003 0304 	and.w	r3, r3, #4
 800587c:	60bb      	str	r3, [r7, #8]
 800587e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8005880:	2310      	movs	r3, #16
 8005882:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005884:	2302      	movs	r3, #2
 8005886:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005888:	2300      	movs	r3, #0
 800588a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800588c:	2300      	movs	r3, #0
 800588e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005890:	2306      	movs	r3, #6
 8005892:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005894:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005898:	4619      	mov	r1, r3
 800589a:	482a      	ldr	r0, [pc, #168]	; (8005944 <HAL_I2S_MspInit+0x16c>)
 800589c:	f001 fa08 	bl	8006cb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 80058a0:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80058a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058a6:	2302      	movs	r3, #2
 80058a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058aa:	2300      	movs	r3, #0
 80058ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058ae:	2300      	movs	r3, #0
 80058b0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80058b2:	2306      	movs	r3, #6
 80058b4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80058b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80058ba:	4619      	mov	r1, r3
 80058bc:	4822      	ldr	r0, [pc, #136]	; (8005948 <HAL_I2S_MspInit+0x170>)
 80058be:	f001 f9f7 	bl	8006cb0 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80058c2:	4b22      	ldr	r3, [pc, #136]	; (800594c <HAL_I2S_MspInit+0x174>)
 80058c4:	4a22      	ldr	r2, [pc, #136]	; (8005950 <HAL_I2S_MspInit+0x178>)
 80058c6:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80058c8:	4b20      	ldr	r3, [pc, #128]	; (800594c <HAL_I2S_MspInit+0x174>)
 80058ca:	2200      	movs	r2, #0
 80058cc:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80058ce:	4b1f      	ldr	r3, [pc, #124]	; (800594c <HAL_I2S_MspInit+0x174>)
 80058d0:	2240      	movs	r2, #64	; 0x40
 80058d2:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80058d4:	4b1d      	ldr	r3, [pc, #116]	; (800594c <HAL_I2S_MspInit+0x174>)
 80058d6:	2200      	movs	r2, #0
 80058d8:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80058da:	4b1c      	ldr	r3, [pc, #112]	; (800594c <HAL_I2S_MspInit+0x174>)
 80058dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80058e0:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80058e2:	4b1a      	ldr	r3, [pc, #104]	; (800594c <HAL_I2S_MspInit+0x174>)
 80058e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80058e8:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80058ea:	4b18      	ldr	r3, [pc, #96]	; (800594c <HAL_I2S_MspInit+0x174>)
 80058ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80058f0:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 80058f2:	4b16      	ldr	r3, [pc, #88]	; (800594c <HAL_I2S_MspInit+0x174>)
 80058f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80058f8:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80058fa:	4b14      	ldr	r3, [pc, #80]	; (800594c <HAL_I2S_MspInit+0x174>)
 80058fc:	2200      	movs	r2, #0
 80058fe:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005900:	4b12      	ldr	r3, [pc, #72]	; (800594c <HAL_I2S_MspInit+0x174>)
 8005902:	2204      	movs	r2, #4
 8005904:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005906:	4b11      	ldr	r3, [pc, #68]	; (800594c <HAL_I2S_MspInit+0x174>)
 8005908:	2203      	movs	r2, #3
 800590a:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 800590c:	4b0f      	ldr	r3, [pc, #60]	; (800594c <HAL_I2S_MspInit+0x174>)
 800590e:	2200      	movs	r2, #0
 8005910:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8005912:	4b0e      	ldr	r3, [pc, #56]	; (800594c <HAL_I2S_MspInit+0x174>)
 8005914:	2200      	movs	r2, #0
 8005916:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8005918:	480c      	ldr	r0, [pc, #48]	; (800594c <HAL_I2S_MspInit+0x174>)
 800591a:	f000 fd8b 	bl	8006434 <HAL_DMA_Init>
 800591e:	4603      	mov	r3, r0
 8005920:	2b00      	cmp	r3, #0
 8005922:	d001      	beq.n	8005928 <HAL_I2S_MspInit+0x150>
    {
      Error_Handler();
 8005924:	f7ff fb5e 	bl	8004fe4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a08      	ldr	r2, [pc, #32]	; (800594c <HAL_I2S_MspInit+0x174>)
 800592c:	639a      	str	r2, [r3, #56]	; 0x38
 800592e:	4a07      	ldr	r2, [pc, #28]	; (800594c <HAL_I2S_MspInit+0x174>)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005934:	bf00      	nop
 8005936:	3738      	adds	r7, #56	; 0x38
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}
 800593c:	40003c00 	.word	0x40003c00
 8005940:	40023800 	.word	0x40023800
 8005944:	40020000 	.word	0x40020000
 8005948:	40020800 	.word	0x40020800
 800594c:	20000758 	.word	0x20000758
 8005950:	40026088 	.word	0x40026088

08005954 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b08a      	sub	sp, #40	; 0x28
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800595c:	f107 0314 	add.w	r3, r7, #20
 8005960:	2200      	movs	r2, #0
 8005962:	601a      	str	r2, [r3, #0]
 8005964:	605a      	str	r2, [r3, #4]
 8005966:	609a      	str	r2, [r3, #8]
 8005968:	60da      	str	r2, [r3, #12]
 800596a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a19      	ldr	r2, [pc, #100]	; (80059d8 <HAL_SPI_MspInit+0x84>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d12b      	bne.n	80059ce <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005976:	2300      	movs	r3, #0
 8005978:	613b      	str	r3, [r7, #16]
 800597a:	4b18      	ldr	r3, [pc, #96]	; (80059dc <HAL_SPI_MspInit+0x88>)
 800597c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800597e:	4a17      	ldr	r2, [pc, #92]	; (80059dc <HAL_SPI_MspInit+0x88>)
 8005980:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005984:	6453      	str	r3, [r2, #68]	; 0x44
 8005986:	4b15      	ldr	r3, [pc, #84]	; (80059dc <HAL_SPI_MspInit+0x88>)
 8005988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800598a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800598e:	613b      	str	r3, [r7, #16]
 8005990:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005992:	2300      	movs	r3, #0
 8005994:	60fb      	str	r3, [r7, #12]
 8005996:	4b11      	ldr	r3, [pc, #68]	; (80059dc <HAL_SPI_MspInit+0x88>)
 8005998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800599a:	4a10      	ldr	r2, [pc, #64]	; (80059dc <HAL_SPI_MspInit+0x88>)
 800599c:	f043 0301 	orr.w	r3, r3, #1
 80059a0:	6313      	str	r3, [r2, #48]	; 0x30
 80059a2:	4b0e      	ldr	r3, [pc, #56]	; (80059dc <HAL_SPI_MspInit+0x88>)
 80059a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059a6:	f003 0301 	and.w	r3, r3, #1
 80059aa:	60fb      	str	r3, [r7, #12]
 80059ac:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80059ae:	23e0      	movs	r3, #224	; 0xe0
 80059b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059b2:	2302      	movs	r3, #2
 80059b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059b6:	2300      	movs	r3, #0
 80059b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059ba:	2303      	movs	r3, #3
 80059bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80059be:	2305      	movs	r3, #5
 80059c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80059c2:	f107 0314 	add.w	r3, r7, #20
 80059c6:	4619      	mov	r1, r3
 80059c8:	4805      	ldr	r0, [pc, #20]	; (80059e0 <HAL_SPI_MspInit+0x8c>)
 80059ca:	f001 f971 	bl	8006cb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80059ce:	bf00      	nop
 80059d0:	3728      	adds	r7, #40	; 0x28
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
 80059d6:	bf00      	nop
 80059d8:	40013000 	.word	0x40013000
 80059dc:	40023800 	.word	0x40023800
 80059e0:	40020000 	.word	0x40020000

080059e4 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b082      	sub	sp, #8
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a08      	ldr	r2, [pc, #32]	; (8005a14 <HAL_SPI_MspDeInit+0x30>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d109      	bne.n	8005a0a <HAL_SPI_MspDeInit+0x26>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 80059f6:	4b08      	ldr	r3, [pc, #32]	; (8005a18 <HAL_SPI_MspDeInit+0x34>)
 80059f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059fa:	4a07      	ldr	r2, [pc, #28]	; (8005a18 <HAL_SPI_MspDeInit+0x34>)
 80059fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a00:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8005a02:	21e0      	movs	r1, #224	; 0xe0
 8005a04:	4805      	ldr	r0, [pc, #20]	; (8005a1c <HAL_SPI_MspDeInit+0x38>)
 8005a06:	f001 faef 	bl	8006fe8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8005a0a:	bf00      	nop
 8005a0c:	3708      	adds	r7, #8
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}
 8005a12:	bf00      	nop
 8005a14:	40013000 	.word	0x40013000
 8005a18:	40023800 	.word	0x40023800
 8005a1c:	40020000 	.word	0x40020000

08005a20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b08a      	sub	sp, #40	; 0x28
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a28:	f107 0314 	add.w	r3, r7, #20
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	601a      	str	r2, [r3, #0]
 8005a30:	605a      	str	r2, [r3, #4]
 8005a32:	609a      	str	r2, [r3, #8]
 8005a34:	60da      	str	r2, [r3, #12]
 8005a36:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a19      	ldr	r2, [pc, #100]	; (8005aa4 <HAL_UART_MspInit+0x84>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d12b      	bne.n	8005a9a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005a42:	2300      	movs	r3, #0
 8005a44:	613b      	str	r3, [r7, #16]
 8005a46:	4b18      	ldr	r3, [pc, #96]	; (8005aa8 <HAL_UART_MspInit+0x88>)
 8005a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4a:	4a17      	ldr	r2, [pc, #92]	; (8005aa8 <HAL_UART_MspInit+0x88>)
 8005a4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a50:	6413      	str	r3, [r2, #64]	; 0x40
 8005a52:	4b15      	ldr	r3, [pc, #84]	; (8005aa8 <HAL_UART_MspInit+0x88>)
 8005a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a5a:	613b      	str	r3, [r7, #16]
 8005a5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a5e:	2300      	movs	r3, #0
 8005a60:	60fb      	str	r3, [r7, #12]
 8005a62:	4b11      	ldr	r3, [pc, #68]	; (8005aa8 <HAL_UART_MspInit+0x88>)
 8005a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a66:	4a10      	ldr	r2, [pc, #64]	; (8005aa8 <HAL_UART_MspInit+0x88>)
 8005a68:	f043 0301 	orr.w	r3, r3, #1
 8005a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8005a6e:	4b0e      	ldr	r3, [pc, #56]	; (8005aa8 <HAL_UART_MspInit+0x88>)
 8005a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a72:	f003 0301 	and.w	r3, r3, #1
 8005a76:	60fb      	str	r3, [r7, #12]
 8005a78:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005a7a:	230c      	movs	r3, #12
 8005a7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a7e:	2302      	movs	r3, #2
 8005a80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a82:	2300      	movs	r3, #0
 8005a84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a86:	2303      	movs	r3, #3
 8005a88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005a8a:	2307      	movs	r3, #7
 8005a8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a8e:	f107 0314 	add.w	r3, r7, #20
 8005a92:	4619      	mov	r1, r3
 8005a94:	4805      	ldr	r0, [pc, #20]	; (8005aac <HAL_UART_MspInit+0x8c>)
 8005a96:	f001 f90b 	bl	8006cb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005a9a:	bf00      	nop
 8005a9c:	3728      	adds	r7, #40	; 0x28
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}
 8005aa2:	bf00      	nop
 8005aa4:	40004400 	.word	0x40004400
 8005aa8:	40023800 	.word	0x40023800
 8005aac:	40020000 	.word	0x40020000

08005ab0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b08c      	sub	sp, #48	; 0x30
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8005abc:	2300      	movs	r3, #0
 8005abe:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	6879      	ldr	r1, [r7, #4]
 8005ac4:	2037      	movs	r0, #55	; 0x37
 8005ac6:	f000 fc8b 	bl	80063e0 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005aca:	2037      	movs	r0, #55	; 0x37
 8005acc:	f000 fca4 	bl	8006418 <HAL_NVIC_EnableIRQ>

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	60fb      	str	r3, [r7, #12]
 8005ad4:	4b1f      	ldr	r3, [pc, #124]	; (8005b54 <HAL_InitTick+0xa4>)
 8005ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad8:	4a1e      	ldr	r2, [pc, #120]	; (8005b54 <HAL_InitTick+0xa4>)
 8005ada:	f043 0320 	orr.w	r3, r3, #32
 8005ade:	6413      	str	r3, [r2, #64]	; 0x40
 8005ae0:	4b1c      	ldr	r3, [pc, #112]	; (8005b54 <HAL_InitTick+0xa4>)
 8005ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae4:	f003 0320 	and.w	r3, r3, #32
 8005ae8:	60fb      	str	r3, [r7, #12]
 8005aea:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005aec:	f107 0210 	add.w	r2, r7, #16
 8005af0:	f107 0314 	add.w	r3, r7, #20
 8005af4:	4611      	mov	r1, r2
 8005af6:	4618      	mov	r0, r3
 8005af8:	f004 fa5a 	bl	8009fb0 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8005afc:	f004 fa30 	bl	8009f60 <HAL_RCC_GetPCLK1Freq>
 8005b00:	4603      	mov	r3, r0
 8005b02:	005b      	lsls	r3, r3, #1
 8005b04:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b08:	4a13      	ldr	r2, [pc, #76]	; (8005b58 <HAL_InitTick+0xa8>)
 8005b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b0e:	0c9b      	lsrs	r3, r3, #18
 8005b10:	3b01      	subs	r3, #1
 8005b12:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8005b14:	4b11      	ldr	r3, [pc, #68]	; (8005b5c <HAL_InitTick+0xac>)
 8005b16:	4a12      	ldr	r2, [pc, #72]	; (8005b60 <HAL_InitTick+0xb0>)
 8005b18:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8005b1a:	4b10      	ldr	r3, [pc, #64]	; (8005b5c <HAL_InitTick+0xac>)
 8005b1c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005b20:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8005b22:	4a0e      	ldr	r2, [pc, #56]	; (8005b5c <HAL_InitTick+0xac>)
 8005b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b26:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8005b28:	4b0c      	ldr	r3, [pc, #48]	; (8005b5c <HAL_InitTick+0xac>)
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b2e:	4b0b      	ldr	r3, [pc, #44]	; (8005b5c <HAL_InitTick+0xac>)
 8005b30:	2200      	movs	r2, #0
 8005b32:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8005b34:	4809      	ldr	r0, [pc, #36]	; (8005b5c <HAL_InitTick+0xac>)
 8005b36:	f004 fef7 	bl	800a928 <HAL_TIM_Base_Init>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d104      	bne.n	8005b4a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8005b40:	4806      	ldr	r0, [pc, #24]	; (8005b5c <HAL_InitTick+0xac>)
 8005b42:	f004 ff4b 	bl	800a9dc <HAL_TIM_Base_Start_IT>
 8005b46:	4603      	mov	r3, r0
 8005b48:	e000      	b.n	8005b4c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3730      	adds	r7, #48	; 0x30
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}
 8005b54:	40023800 	.word	0x40023800
 8005b58:	431bde83 	.word	0x431bde83
 8005b5c:	20000868 	.word	0x20000868
 8005b60:	40001400 	.word	0x40001400

08005b64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005b64:	b480      	push	{r7}
 8005b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005b68:	e7fe      	b.n	8005b68 <NMI_Handler+0x4>

08005b6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005b6a:	b480      	push	{r7}
 8005b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005b6e:	e7fe      	b.n	8005b6e <HardFault_Handler+0x4>

08005b70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005b70:	b480      	push	{r7}
 8005b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005b74:	e7fe      	b.n	8005b74 <MemManage_Handler+0x4>

08005b76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005b76:	b480      	push	{r7}
 8005b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005b7a:	e7fe      	b.n	8005b7a <BusFault_Handler+0x4>

08005b7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005b80:	e7fe      	b.n	8005b80 <UsageFault_Handler+0x4>

08005b82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005b82:	b480      	push	{r7}
 8005b84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005b86:	bf00      	nop
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr

08005b90 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8005b94:	2001      	movs	r0, #1
 8005b96:	f001 fb3d 	bl	8007214 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8005b9a:	bf00      	nop
 8005b9c:	bd80      	pop	{r7, pc}

08005b9e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8005b9e:	b580      	push	{r7, lr}
 8005ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8005ba2:	2002      	movs	r0, #2
 8005ba4:	f001 fb36 	bl	8007214 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8005ba8:	bf00      	nop
 8005baa:	bd80      	pop	{r7, pc}

08005bac <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8005bb0:	2004      	movs	r0, #4
 8005bb2:	f001 fb2f 	bl	8007214 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8005bb6:	bf00      	nop
 8005bb8:	bd80      	pop	{r7, pc}

08005bba <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8005bba:	b580      	push	{r7, lr}
 8005bbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8005bbe:	2008      	movs	r0, #8
 8005bc0:	f001 fb28 	bl	8007214 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8005bc4:	bf00      	nop
 8005bc6:	bd80      	pop	{r7, pc}

08005bc8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8005bcc:	2010      	movs	r0, #16
 8005bce:	f001 fb21 	bl	8007214 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8005bd2:	bf00      	nop
 8005bd4:	bd80      	pop	{r7, pc}
	...

08005bd8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8005bdc:	4802      	ldr	r0, [pc, #8]	; (8005be8 <DMA1_Stream5_IRQHandler+0x10>)
 8005bde:	f000 fdfd 	bl	80067dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8005be2:	bf00      	nop
 8005be4:	bd80      	pop	{r7, pc}
 8005be6:	bf00      	nop
 8005be8:	20000758 	.word	0x20000758

08005bec <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005bf0:	4802      	ldr	r0, [pc, #8]	; (8005bfc <TIM7_IRQHandler+0x10>)
 8005bf2:	f004 ff63 	bl	800aabc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005bf6:	bf00      	nop
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	20000868 	.word	0x20000868

08005c00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b086      	sub	sp, #24
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005c08:	4a14      	ldr	r2, [pc, #80]	; (8005c5c <_sbrk+0x5c>)
 8005c0a:	4b15      	ldr	r3, [pc, #84]	; (8005c60 <_sbrk+0x60>)
 8005c0c:	1ad3      	subs	r3, r2, r3
 8005c0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005c14:	4b13      	ldr	r3, [pc, #76]	; (8005c64 <_sbrk+0x64>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d102      	bne.n	8005c22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005c1c:	4b11      	ldr	r3, [pc, #68]	; (8005c64 <_sbrk+0x64>)
 8005c1e:	4a12      	ldr	r2, [pc, #72]	; (8005c68 <_sbrk+0x68>)
 8005c20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005c22:	4b10      	ldr	r3, [pc, #64]	; (8005c64 <_sbrk+0x64>)
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	4413      	add	r3, r2
 8005c2a:	693a      	ldr	r2, [r7, #16]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d207      	bcs.n	8005c40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005c30:	f008 f80c 	bl	800dc4c <__errno>
 8005c34:	4603      	mov	r3, r0
 8005c36:	220c      	movs	r2, #12
 8005c38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005c3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005c3e:	e009      	b.n	8005c54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005c40:	4b08      	ldr	r3, [pc, #32]	; (8005c64 <_sbrk+0x64>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005c46:	4b07      	ldr	r3, [pc, #28]	; (8005c64 <_sbrk+0x64>)
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4413      	add	r3, r2
 8005c4e:	4a05      	ldr	r2, [pc, #20]	; (8005c64 <_sbrk+0x64>)
 8005c50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005c52:	68fb      	ldr	r3, [r7, #12]
}
 8005c54:	4618      	mov	r0, r3
 8005c56:	3718      	adds	r7, #24
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}
 8005c5c:	20020000 	.word	0x20020000
 8005c60:	00000400 	.word	0x00000400
 8005c64:	200008b0 	.word	0x200008b0
 8005c68:	20014d88 	.word	0x20014d88

08005c6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005c70:	4b06      	ldr	r3, [pc, #24]	; (8005c8c <SystemInit+0x20>)
 8005c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c76:	4a05      	ldr	r2, [pc, #20]	; (8005c8c <SystemInit+0x20>)
 8005c78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005c7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005c80:	bf00      	nop
 8005c82:	46bd      	mov	sp, r7
 8005c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c88:	4770      	bx	lr
 8005c8a:	bf00      	nop
 8005c8c:	e000ed00 	.word	0xe000ed00

08005c90 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
    BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b0c2      	sub	sp, #264	; 0x108
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	4602      	mov	r2, r0
 8005c98:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005c9c:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 8005ca0:	701a      	strb	r2, [r3, #0]
    /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8005ca2:	4b21      	ldr	r3, [pc, #132]	; (8005d28 <USER_initialize+0x98>)
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	701a      	strb	r2, [r3, #0]

    char buf[256];
    sprintf(buf, "# SD Card Init ");
 8005ca8:	f107 0308 	add.w	r3, r7, #8
 8005cac:	491f      	ldr	r1, [pc, #124]	; (8005d2c <USER_initialize+0x9c>)
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f008 f80c 	bl	800dccc <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), 0xffff);
 8005cb4:	f107 0308 	add.w	r3, r7, #8
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f7fa fa89 	bl	80001d0 <strlen>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	b29a      	uxth	r2, r3
 8005cc2:	f107 0108 	add.w	r1, r7, #8
 8005cc6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005cca:	4819      	ldr	r0, [pc, #100]	; (8005d30 <USER_initialize+0xa0>)
 8005ccc:	f005 f927 	bl	800af1e <HAL_UART_Transmit>
    if(SD_Initialize() == 0)
 8005cd0:	f7ff fb04 	bl	80052dc <SD_Initialize>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d102      	bne.n	8005ce0 <USER_initialize+0x50>
    {
        Stat = RES_OK;
 8005cda:	4b13      	ldr	r3, [pc, #76]	; (8005d28 <USER_initialize+0x98>)
 8005cdc:	2200      	movs	r2, #0
 8005cde:	701a      	strb	r2, [r3, #0]
    }
    sprintf(buf, "%s!\r\n", Stat == RES_OK ? "Successfully" : "Failed");
 8005ce0:	4b11      	ldr	r3, [pc, #68]	; (8005d28 <USER_initialize+0x98>)
 8005ce2:	781b      	ldrb	r3, [r3, #0]
 8005ce4:	b2db      	uxtb	r3, r3
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d101      	bne.n	8005cee <USER_initialize+0x5e>
 8005cea:	4a12      	ldr	r2, [pc, #72]	; (8005d34 <USER_initialize+0xa4>)
 8005cec:	e000      	b.n	8005cf0 <USER_initialize+0x60>
 8005cee:	4a12      	ldr	r2, [pc, #72]	; (8005d38 <USER_initialize+0xa8>)
 8005cf0:	f107 0308 	add.w	r3, r7, #8
 8005cf4:	4911      	ldr	r1, [pc, #68]	; (8005d3c <USER_initialize+0xac>)
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f007 ffe8 	bl	800dccc <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*) buf, strlen(buf), 0xffff);
 8005cfc:	f107 0308 	add.w	r3, r7, #8
 8005d00:	4618      	mov	r0, r3
 8005d02:	f7fa fa65 	bl	80001d0 <strlen>
 8005d06:	4603      	mov	r3, r0
 8005d08:	b29a      	uxth	r2, r3
 8005d0a:	f107 0108 	add.w	r1, r7, #8
 8005d0e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005d12:	4807      	ldr	r0, [pc, #28]	; (8005d30 <USER_initialize+0xa0>)
 8005d14:	f005 f903 	bl	800af1e <HAL_UART_Transmit>

    return Stat;
 8005d18:	4b03      	ldr	r3, [pc, #12]	; (8005d28 <USER_initialize+0x98>)
 8005d1a:	781b      	ldrb	r3, [r3, #0]
 8005d1c:	b2db      	uxtb	r3, r3
    /* USER CODE END INIT */
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}
 8005d28:	2000005c 	.word	0x2000005c
 8005d2c:	0800e8c8 	.word	0x0800e8c8
 8005d30:	20000810 	.word	0x20000810
 8005d34:	0800e8d8 	.word	0x0800e8d8
 8005d38:	0800e8e8 	.word	0x0800e8e8
 8005d3c:	0800e8f0 	.word	0x0800e8f0

08005d40 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
    BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	4603      	mov	r3, r0
 8005d48:	71fb      	strb	r3, [r7, #7]
    /* USER CODE BEGIN STATUS */
    return RES_OK;
 8005d4a:	2300      	movs	r3, #0
    /* USER CODE END STATUS */
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	370c      	adds	r7, #12
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr

08005d58 <USER_read>:
    BYTE pdrv,      /* Physical drive nmuber to identify the drive */
    BYTE *buff,     /* Data buffer to store read data */
    DWORD sector,   /* Sector address in LBA */
    UINT count      /* Number of sectors to read */
)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b084      	sub	sp, #16
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	60b9      	str	r1, [r7, #8]
 8005d60:	607a      	str	r2, [r7, #4]
 8005d62:	603b      	str	r3, [r7, #0]
 8005d64:	4603      	mov	r3, r0
 8005d66:	73fb      	strb	r3, [r7, #15]
    /* USER CODE BEGIN READ */
    return SD_ReadDisk(buff, sector, count) == 0 ? RES_OK : RES_ERROR;
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	6879      	ldr	r1, [r7, #4]
 8005d70:	68b8      	ldr	r0, [r7, #8]
 8005d72:	f7ff fba7 	bl	80054c4 <SD_ReadDisk>
 8005d76:	4603      	mov	r3, r0
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	bf14      	ite	ne
 8005d7c:	2301      	movne	r3, #1
 8005d7e:	2300      	moveq	r3, #0
 8005d80:	b2db      	uxtb	r3, r3
    /* USER CODE END READ */
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3710      	adds	r7, #16
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}

08005d8a <USER_write>:
    BYTE pdrv,          /* Physical drive nmuber to identify the drive */
    const BYTE *buff,   /* Data to be written */
    DWORD sector,       /* Sector address in LBA */
    UINT count          /* Number of sectors to write */
)
{
 8005d8a:	b580      	push	{r7, lr}
 8005d8c:	b084      	sub	sp, #16
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	60b9      	str	r1, [r7, #8]
 8005d92:	607a      	str	r2, [r7, #4]
 8005d94:	603b      	str	r3, [r7, #0]
 8005d96:	4603      	mov	r3, r0
 8005d98:	73fb      	strb	r3, [r7, #15]
    /* USER CODE BEGIN WRITE */
    /* USER CODE HERE */
    return SD_WriteDisk((uint8_t *)buff, sector, count) == 0 ? RES_OK : RES_ERROR;;
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	b2db      	uxtb	r3, r3
 8005d9e:	461a      	mov	r2, r3
 8005da0:	6879      	ldr	r1, [r7, #4]
 8005da2:	68b8      	ldr	r0, [r7, #8]
 8005da4:	f7ff fbda 	bl	800555c <SD_WriteDisk>
 8005da8:	4603      	mov	r3, r0
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	bf14      	ite	ne
 8005dae:	2301      	movne	r3, #1
 8005db0:	2300      	moveq	r3, #0
 8005db2:	b2db      	uxtb	r3, r3
    /* USER CODE END WRITE */
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3710      	adds	r7, #16
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <USER_ioctl>:
DRESULT USER_ioctl (
    BYTE pdrv,      /* Physical drive nmuber (0..) */
    BYTE cmd,       /* Control code */
    void *buff      /* Buffer to send/receive control data */
)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b083      	sub	sp, #12
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	603a      	str	r2, [r7, #0]
 8005dc6:	71fb      	strb	r3, [r7, #7]
 8005dc8:	460b      	mov	r3, r1
 8005dca:	71bb      	strb	r3, [r7, #6]
    /* USER CODE BEGIN IOCTL */
    return RES_OK;
 8005dcc:	2300      	movs	r3, #0
    /* USER CODE END IOCTL */
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	370c      	adds	r7, #12
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd8:	4770      	bx	lr
	...

08005ddc <PlayerInit>:

FIL WavFile;

/* Private function prototypes -----------------------------------------------*/
uint8_t PlayerInit(uint32_t AudioFreq)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b082      	sub	sp, #8
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
	/* Initialize the Audio codec and all related peripherals (I2S, I2C, IOExpander, IOs...) */
	if(AUDIO_OUT_Init(OUTPUT_DEVICE_BOTH, uwVolume, AudioFreq) != 0)
 8005de4:	4b08      	ldr	r3, [pc, #32]	; (8005e08 <PlayerInit+0x2c>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	b2db      	uxtb	r3, r3
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	4619      	mov	r1, r3
 8005dee:	2003      	movs	r0, #3
 8005df0:	f7fa fbc8 	bl	8000584 <AUDIO_OUT_Init>
 8005df4:	4603      	mov	r3, r0
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d001      	beq.n	8005dfe <PlayerInit+0x22>
	{
		return 1;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e000      	b.n	8005e00 <PlayerInit+0x24>
	}
	else
	{
		return 0;
 8005dfe:	2300      	movs	r3, #0
	}
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3708      	adds	r7, #8
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}
 8005e08:	20000074 	.word	0x20000074

08005e0c <AUDIO_PLAYER_Start>:
  * @brief  Starts Audio streaming.    
  * @param  idx: File index
  * @retval Audio error
  */ 
AUDIO_ErrorTypeDef AUDIO_PLAYER_Start(uint8_t idx)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	4603      	mov	r3, r0
 8005e14:	71fb      	strb	r3, [r7, #7]
  uint bytesread;

  f_close(&WavFile);
 8005e16:	4828      	ldr	r0, [pc, #160]	; (8005eb8 <AUDIO_PLAYER_Start+0xac>)
 8005e18:	f7fd fe62 	bl	8003ae0 <f_close>
  if(AUDIO_GetWavObjectNumber() > idx)
 8005e1c:	f7fb f802 	bl	8000e24 <AUDIO_GetWavObjectNumber>
 8005e20:	4603      	mov	r3, r0
 8005e22:	461a      	mov	r2, r3
 8005e24:	79fb      	ldrb	r3, [r7, #7]
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d93f      	bls.n	8005eac <AUDIO_PLAYER_Start+0xa0>
  {

    //Open WAV file
    f_open(&WavFile, (char *)FileList.file[idx].name, FA_READ);
 8005e2c:	79fa      	ldrb	r2, [r7, #7]
 8005e2e:	4613      	mov	r3, r2
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	4413      	add	r3, r2
 8005e34:	00db      	lsls	r3, r3, #3
 8005e36:	4413      	add	r3, r2
 8005e38:	4a20      	ldr	r2, [pc, #128]	; (8005ebc <AUDIO_PLAYER_Start+0xb0>)
 8005e3a:	4413      	add	r3, r2
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	2201      	movs	r2, #1
 8005e40:	4619      	mov	r1, r3
 8005e42:	481d      	ldr	r0, [pc, #116]	; (8005eb8 <AUDIO_PLAYER_Start+0xac>)
 8005e44:	f7fd facc 	bl	80033e0 <f_open>
    //Read WAV file Header
    f_read(&WavFile, &WaveFormat, sizeof(WaveFormat), &bytesread);
 8005e48:	f107 030c 	add.w	r3, r7, #12
 8005e4c:	222c      	movs	r2, #44	; 0x2c
 8005e4e:	491c      	ldr	r1, [pc, #112]	; (8005ec0 <AUDIO_PLAYER_Start+0xb4>)
 8005e50:	4819      	ldr	r0, [pc, #100]	; (8005eb8 <AUDIO_PLAYER_Start+0xac>)
 8005e52:	f7fd fc85 	bl	8003760 <f_read>
    
    /*Adjust the Audio frequency */
    PlayerInit(WaveFormat.SampleRate);
 8005e56:	4b1a      	ldr	r3, [pc, #104]	; (8005ec0 <AUDIO_PLAYER_Start+0xb4>)
 8005e58:	699b      	ldr	r3, [r3, #24]
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f7ff ffbe 	bl	8005ddc <PlayerInit>
    
    BufferCtl.state = BUFFER_OFFSET_NONE;
 8005e60:	4b18      	ldr	r3, [pc, #96]	; (8005ec4 <AUDIO_PLAYER_Start+0xb8>)
 8005e62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e66:	2200      	movs	r2, #0
 8005e68:	701a      	strb	r2, [r3, #0]
    
    /* Get Data from USB Flash Disk */
    f_lseek(&WavFile, 0);
 8005e6a:	2100      	movs	r1, #0
 8005e6c:	4812      	ldr	r0, [pc, #72]	; (8005eb8 <AUDIO_PLAYER_Start+0xac>)
 8005e6e:	f7fd fe61 	bl	8003b34 <f_lseek>
    
    /* Fill whole buffer at first time */
    if(f_read(&WavFile,&BufferCtl.buff[0],AUDIO_OUT_BUFFER_SIZE,(void *)&bytesread) == FR_OK)
 8005e72:	f107 030c 	add.w	r3, r7, #12
 8005e76:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005e7a:	4912      	ldr	r1, [pc, #72]	; (8005ec4 <AUDIO_PLAYER_Start+0xb8>)
 8005e7c:	480e      	ldr	r0, [pc, #56]	; (8005eb8 <AUDIO_PLAYER_Start+0xac>)
 8005e7e:	f7fd fc6f 	bl	8003760 <f_read>
 8005e82:	4603      	mov	r3, r0
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d111      	bne.n	8005eac <AUDIO_PLAYER_Start+0xa0>
    {
      AudioState = AUDIO_STATE_PLAY;
 8005e88:	4b0f      	ldr	r3, [pc, #60]	; (8005ec8 <AUDIO_PLAYER_Start+0xbc>)
 8005e8a:	2203      	movs	r2, #3
 8005e8c:	701a      	strb	r2, [r3, #0]
        if(bytesread != 0)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d00b      	beq.n	8005eac <AUDIO_PLAYER_Start+0xa0>
        {
          AUDIO_OUT_Play((uint16_t*)&BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE);
 8005e94:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005e98:	480a      	ldr	r0, [pc, #40]	; (8005ec4 <AUDIO_PLAYER_Start+0xb8>)
 8005e9a:	f7fa fbc1 	bl	8000620 <AUDIO_OUT_Play>
          BufferCtl.fptr = bytesread;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	4a08      	ldr	r2, [pc, #32]	; (8005ec4 <AUDIO_PLAYER_Start+0xb8>)
 8005ea2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005ea6:	6053      	str	r3, [r2, #4]
          return AUDIO_ERROR_NONE;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	e000      	b.n	8005eae <AUDIO_PLAYER_Start+0xa2>
        }
      }
  }
  return AUDIO_ERROR_IO;
 8005eac:	2301      	movs	r3, #1
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3710      	adds	r7, #16
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}
 8005eb6:	bf00      	nop
 8005eb8:	20001cc8 	.word	0x20001cc8
 8005ebc:	200018c0 	.word	0x200018c0
 8005ec0:	20001c9c 	.word	0x20001c9c
 8005ec4:	200008b4 	.word	0x200008b4
 8005ec8:	200018bc 	.word	0x200018bc

08005ecc <AUDIO_PLAYER_Process>:
  * @brief  Manages Audio process. 
  * @param  None
  * @retval Audio error
  */
AUDIO_ErrorTypeDef AUDIO_PLAYER_Process(bool isLoop)
{
 8005ecc:	b590      	push	{r4, r7, lr}
 8005ece:	b085      	sub	sp, #20
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	71fb      	strb	r3, [r7, #7]
  uint32_t bytesread;
  AUDIO_ErrorTypeDef audio_error = AUDIO_ERROR_NONE;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	73fb      	strb	r3, [r7, #15]
  
  switch(AudioState)
 8005eda:	4b82      	ldr	r3, [pc, #520]	; (80060e4 <AUDIO_PLAYER_Process+0x218>)
 8005edc:	781b      	ldrb	r3, [r3, #0]
 8005ede:	3b03      	subs	r3, #3
 8005ee0:	2b0a      	cmp	r3, #10
 8005ee2:	f200 80f6 	bhi.w	80060d2 <AUDIO_PLAYER_Process+0x206>
 8005ee6:	a201      	add	r2, pc, #4	; (adr r2, 8005eec <AUDIO_PLAYER_Process+0x20>)
 8005ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eec:	08005f19 	.word	0x08005f19
 8005ef0:	080060d3 	.word	0x080060d3
 8005ef4:	08005fdf 	.word	0x08005fdf
 8005ef8:	0800602d 	.word	0x0800602d
 8005efc:	080060d3 	.word	0x080060d3
 8005f00:	080060d3 	.word	0x080060d3
 8005f04:	08005fcd 	.word	0x08005fcd
 8005f08:	0800606f 	.word	0x0800606f
 8005f0c:	0800607b 	.word	0x0800607b
 8005f10:	08006087 	.word	0x08006087
 8005f14:	080060ad 	.word	0x080060ad
  {
  case AUDIO_STATE_PLAY:
    if(BufferCtl.fptr >= WaveFormat.FileSize)
 8005f18:	4b73      	ldr	r3, [pc, #460]	; (80060e8 <AUDIO_PLAYER_Process+0x21c>)
 8005f1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f1e:	685a      	ldr	r2, [r3, #4]
 8005f20:	4b72      	ldr	r3, [pc, #456]	; (80060ec <AUDIO_PLAYER_Process+0x220>)
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	429a      	cmp	r2, r3
 8005f26:	d305      	bcc.n	8005f34 <AUDIO_PLAYER_Process+0x68>
    {
      AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8005f28:	2002      	movs	r0, #2
 8005f2a:	f7fa fbcf 	bl	80006cc <AUDIO_OUT_Stop>
      AudioState = AUDIO_STATE_NEXT;
 8005f2e:	4b6d      	ldr	r3, [pc, #436]	; (80060e4 <AUDIO_PLAYER_Process+0x218>)
 8005f30:	2205      	movs	r2, #5
 8005f32:	701a      	strb	r2, [r3, #0]
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_HALF)
 8005f34:	4b6c      	ldr	r3, [pc, #432]	; (80060e8 <AUDIO_PLAYER_Process+0x21c>)
 8005f36:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f3a:	781b      	ldrb	r3, [r3, #0]
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d11e      	bne.n	8005f7e <AUDIO_PLAYER_Process+0xb2>
    {
      if(f_read(&WavFile, &BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 8005f40:	f107 0308 	add.w	r3, r7, #8
 8005f44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f48:	4967      	ldr	r1, [pc, #412]	; (80060e8 <AUDIO_PLAYER_Process+0x21c>)
 8005f4a:	4869      	ldr	r0, [pc, #420]	; (80060f0 <AUDIO_PLAYER_Process+0x224>)
 8005f4c:	f7fd fc08 	bl	8003760 <f_read>
 8005f50:	4603      	mov	r3, r0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d004      	beq.n	8005f60 <AUDIO_PLAYER_Process+0x94>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8005f56:	2002      	movs	r0, #2
 8005f58:	f7fa fbb8 	bl	80006cc <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	e0bc      	b.n	80060da <AUDIO_PLAYER_Process+0x20e>
      } 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 8005f60:	4b61      	ldr	r3, [pc, #388]	; (80060e8 <AUDIO_PLAYER_Process+0x21c>)
 8005f62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f66:	2200      	movs	r2, #0
 8005f68:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 8005f6a:	4b5f      	ldr	r3, [pc, #380]	; (80060e8 <AUDIO_PLAYER_Process+0x21c>)
 8005f6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f70:	685a      	ldr	r2, [r3, #4]
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	4413      	add	r3, r2
 8005f76:	4a5c      	ldr	r2, [pc, #368]	; (80060e8 <AUDIO_PLAYER_Process+0x21c>)
 8005f78:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005f7c:	6053      	str	r3, [r2, #4]
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_FULL)
 8005f7e:	4b5a      	ldr	r3, [pc, #360]	; (80060e8 <AUDIO_PLAYER_Process+0x21c>)
 8005f80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f84:	781b      	ldrb	r3, [r3, #0]
 8005f86:	2b02      	cmp	r3, #2
 8005f88:	f040 80a5 	bne.w	80060d6 <AUDIO_PLAYER_Process+0x20a>
    {
      if(f_read(&WavFile, &BufferCtl.buff[AUDIO_OUT_BUFFER_SIZE /2], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 8005f8c:	f107 0308 	add.w	r3, r7, #8
 8005f90:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f94:	4957      	ldr	r1, [pc, #348]	; (80060f4 <AUDIO_PLAYER_Process+0x228>)
 8005f96:	4856      	ldr	r0, [pc, #344]	; (80060f0 <AUDIO_PLAYER_Process+0x224>)
 8005f98:	f7fd fbe2 	bl	8003760 <f_read>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d004      	beq.n	8005fac <AUDIO_PLAYER_Process+0xe0>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8005fa2:	2002      	movs	r0, #2
 8005fa4:	f7fa fb92 	bl	80006cc <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 8005fa8:	2301      	movs	r3, #1
 8005faa:	e096      	b.n	80060da <AUDIO_PLAYER_Process+0x20e>
      } 
 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 8005fac:	4b4e      	ldr	r3, [pc, #312]	; (80060e8 <AUDIO_PLAYER_Process+0x21c>)
 8005fae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 8005fb6:	4b4c      	ldr	r3, [pc, #304]	; (80060e8 <AUDIO_PLAYER_Process+0x21c>)
 8005fb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005fbc:	685a      	ldr	r2, [r3, #4]
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	4413      	add	r3, r2
 8005fc2:	4a49      	ldr	r2, [pc, #292]	; (80060e8 <AUDIO_PLAYER_Process+0x21c>)
 8005fc4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005fc8:	6053      	str	r3, [r2, #4]
    }
    break;
 8005fca:	e084      	b.n	80060d6 <AUDIO_PLAYER_Process+0x20a>
    
  case AUDIO_STATE_STOP:
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8005fcc:	2002      	movs	r0, #2
 8005fce:	f7fa fb7d 	bl	80006cc <AUDIO_OUT_Stop>
    AudioState = AUDIO_STATE_IDLE; 
 8005fd2:	4b44      	ldr	r3, [pc, #272]	; (80060e4 <AUDIO_PLAYER_Process+0x218>)
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	701a      	strb	r2, [r3, #0]
    audio_error = AUDIO_ERROR_IO;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	73fb      	strb	r3, [r7, #15]
    break;
 8005fdc:	e07c      	b.n	80060d8 <AUDIO_PLAYER_Process+0x20c>
    
  case AUDIO_STATE_NEXT:
    if(++FilePos >= AUDIO_GetWavObjectNumber())
 8005fde:	4b46      	ldr	r3, [pc, #280]	; (80060f8 <AUDIO_PLAYER_Process+0x22c>)
 8005fe0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005fe4:	b29b      	uxth	r3, r3
 8005fe6:	3301      	adds	r3, #1
 8005fe8:	b29b      	uxth	r3, r3
 8005fea:	b21a      	sxth	r2, r3
 8005fec:	4b42      	ldr	r3, [pc, #264]	; (80060f8 <AUDIO_PLAYER_Process+0x22c>)
 8005fee:	801a      	strh	r2, [r3, #0]
 8005ff0:	4b41      	ldr	r3, [pc, #260]	; (80060f8 <AUDIO_PLAYER_Process+0x22c>)
 8005ff2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005ff6:	461c      	mov	r4, r3
 8005ff8:	f7fa ff14 	bl	8000e24 <AUDIO_GetWavObjectNumber>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	429c      	cmp	r4, r3
 8006000:	db09      	blt.n	8006016 <AUDIO_PLAYER_Process+0x14a>
    {
    	if (isLoop)
 8006002:	79fb      	ldrb	r3, [r7, #7]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d003      	beq.n	8006010 <AUDIO_PLAYER_Process+0x144>
    	{
    		FilePos = 0;
 8006008:	4b3b      	ldr	r3, [pc, #236]	; (80060f8 <AUDIO_PLAYER_Process+0x22c>)
 800600a:	2200      	movs	r2, #0
 800600c:	801a      	strh	r2, [r3, #0]
 800600e:	e002      	b.n	8006016 <AUDIO_PLAYER_Process+0x14a>
    	}
    	else
    	{
    		AudioState =AUDIO_STATE_STOP;
 8006010:	4b34      	ldr	r3, [pc, #208]	; (80060e4 <AUDIO_PLAYER_Process+0x218>)
 8006012:	2209      	movs	r2, #9
 8006014:	701a      	strb	r2, [r3, #0]
    	}
    }
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8006016:	2002      	movs	r0, #2
 8006018:	f7fa fb58 	bl	80006cc <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 800601c:	4b36      	ldr	r3, [pc, #216]	; (80060f8 <AUDIO_PLAYER_Process+0x22c>)
 800601e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006022:	b2db      	uxtb	r3, r3
 8006024:	4618      	mov	r0, r3
 8006026:	f7ff fef1 	bl	8005e0c <AUDIO_PLAYER_Start>
    break;    
 800602a:	e055      	b.n	80060d8 <AUDIO_PLAYER_Process+0x20c>
    
  case AUDIO_STATE_PREVIOUS:
    if(--FilePos < 0)
 800602c:	4b32      	ldr	r3, [pc, #200]	; (80060f8 <AUDIO_PLAYER_Process+0x22c>)
 800602e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006032:	b29b      	uxth	r3, r3
 8006034:	3b01      	subs	r3, #1
 8006036:	b29b      	uxth	r3, r3
 8006038:	b21a      	sxth	r2, r3
 800603a:	4b2f      	ldr	r3, [pc, #188]	; (80060f8 <AUDIO_PLAYER_Process+0x22c>)
 800603c:	801a      	strh	r2, [r3, #0]
 800603e:	4b2e      	ldr	r3, [pc, #184]	; (80060f8 <AUDIO_PLAYER_Process+0x22c>)
 8006040:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006044:	2b00      	cmp	r3, #0
 8006046:	da07      	bge.n	8006058 <AUDIO_PLAYER_Process+0x18c>
    {
      FilePos = AUDIO_GetWavObjectNumber() - 1;
 8006048:	f7fa feec 	bl	8000e24 <AUDIO_GetWavObjectNumber>
 800604c:	4603      	mov	r3, r0
 800604e:	3b01      	subs	r3, #1
 8006050:	b29b      	uxth	r3, r3
 8006052:	b21a      	sxth	r2, r3
 8006054:	4b28      	ldr	r3, [pc, #160]	; (80060f8 <AUDIO_PLAYER_Process+0x22c>)
 8006056:	801a      	strh	r2, [r3, #0]
    }
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8006058:	2002      	movs	r0, #2
 800605a:	f7fa fb37 	bl	80006cc <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 800605e:	4b26      	ldr	r3, [pc, #152]	; (80060f8 <AUDIO_PLAYER_Process+0x22c>)
 8006060:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006064:	b2db      	uxtb	r3, r3
 8006066:	4618      	mov	r0, r3
 8006068:	f7ff fed0 	bl	8005e0c <AUDIO_PLAYER_Start>
    break;   
 800606c:	e034      	b.n	80060d8 <AUDIO_PLAYER_Process+0x20c>
    
  case AUDIO_STATE_PAUSE:
    AUDIO_OUT_Pause();
 800606e:	f7fa fb01 	bl	8000674 <AUDIO_OUT_Pause>
    AudioState = AUDIO_STATE_WAIT;
 8006072:	4b1c      	ldr	r3, [pc, #112]	; (80060e4 <AUDIO_PLAYER_Process+0x218>)
 8006074:	2201      	movs	r2, #1
 8006076:	701a      	strb	r2, [r3, #0]
    break;
 8006078:	e02e      	b.n	80060d8 <AUDIO_PLAYER_Process+0x20c>
    
  case AUDIO_STATE_RESUME:
    AUDIO_OUT_Resume();
 800607a:	f7fa fb11 	bl	80006a0 <AUDIO_OUT_Resume>
    AudioState = AUDIO_STATE_PLAY;
 800607e:	4b19      	ldr	r3, [pc, #100]	; (80060e4 <AUDIO_PLAYER_Process+0x218>)
 8006080:	2203      	movs	r2, #3
 8006082:	701a      	strb	r2, [r3, #0]
    break;
 8006084:	e028      	b.n	80060d8 <AUDIO_PLAYER_Process+0x20c>
    
  case AUDIO_STATE_VOLUME_UP: 
    if( uwVolume <= 90)
 8006086:	4b1d      	ldr	r3, [pc, #116]	; (80060fc <AUDIO_PLAYER_Process+0x230>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	2b5a      	cmp	r3, #90	; 0x5a
 800608c:	d804      	bhi.n	8006098 <AUDIO_PLAYER_Process+0x1cc>
    {
      uwVolume += 10;
 800608e:	4b1b      	ldr	r3, [pc, #108]	; (80060fc <AUDIO_PLAYER_Process+0x230>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	330a      	adds	r3, #10
 8006094:	4a19      	ldr	r2, [pc, #100]	; (80060fc <AUDIO_PLAYER_Process+0x230>)
 8006096:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 8006098:	4b18      	ldr	r3, [pc, #96]	; (80060fc <AUDIO_PLAYER_Process+0x230>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	b2db      	uxtb	r3, r3
 800609e:	4618      	mov	r0, r3
 80060a0:	f7fa fb3c 	bl	800071c <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 80060a4:	4b0f      	ldr	r3, [pc, #60]	; (80060e4 <AUDIO_PLAYER_Process+0x218>)
 80060a6:	2203      	movs	r2, #3
 80060a8:	701a      	strb	r2, [r3, #0]
    break;
 80060aa:	e015      	b.n	80060d8 <AUDIO_PLAYER_Process+0x20c>
    
  case AUDIO_STATE_VOLUME_DOWN:    
    if( uwVolume >= 10)
 80060ac:	4b13      	ldr	r3, [pc, #76]	; (80060fc <AUDIO_PLAYER_Process+0x230>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	2b09      	cmp	r3, #9
 80060b2:	d904      	bls.n	80060be <AUDIO_PLAYER_Process+0x1f2>
    {
      uwVolume -= 10;
 80060b4:	4b11      	ldr	r3, [pc, #68]	; (80060fc <AUDIO_PLAYER_Process+0x230>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	3b0a      	subs	r3, #10
 80060ba:	4a10      	ldr	r2, [pc, #64]	; (80060fc <AUDIO_PLAYER_Process+0x230>)
 80060bc:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 80060be:	4b0f      	ldr	r3, [pc, #60]	; (80060fc <AUDIO_PLAYER_Process+0x230>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	4618      	mov	r0, r3
 80060c6:	f7fa fb29 	bl	800071c <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 80060ca:	4b06      	ldr	r3, [pc, #24]	; (80060e4 <AUDIO_PLAYER_Process+0x218>)
 80060cc:	2203      	movs	r2, #3
 80060ce:	701a      	strb	r2, [r3, #0]
    break;
 80060d0:	e002      	b.n	80060d8 <AUDIO_PLAYER_Process+0x20c>
  case AUDIO_STATE_WAIT:
  case AUDIO_STATE_IDLE:
  case AUDIO_STATE_INIT:    
  default:
    /* Do Nothing */
    break;
 80060d2:	bf00      	nop
 80060d4:	e000      	b.n	80060d8 <AUDIO_PLAYER_Process+0x20c>
    break;
 80060d6:	bf00      	nop
  }
  return audio_error;
 80060d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3714      	adds	r7, #20
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd90      	pop	{r4, r7, pc}
 80060e2:	bf00      	nop
 80060e4:	200018bc 	.word	0x200018bc
 80060e8:	200008b4 	.word	0x200008b4
 80060ec:	20001c9c 	.word	0x20001c9c
 80060f0:	20001cc8 	.word	0x20001cc8
 80060f4:	200010b4 	.word	0x200010b4
 80060f8:	200018be 	.word	0x200018be
 80060fc:	20000074 	.word	0x20000074

08006100 <AUDIO_OUT_TransferComplete_CallBack>:
  * @brief  Calculates the remaining file size and new position of the pointer.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_TransferComplete_CallBack(void)
{
 8006100:	b480      	push	{r7}
 8006102:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 8006104:	4b06      	ldr	r3, [pc, #24]	; (8006120 <AUDIO_OUT_TransferComplete_CallBack+0x20>)
 8006106:	781b      	ldrb	r3, [r3, #0]
 8006108:	2b03      	cmp	r3, #3
 800610a:	d104      	bne.n	8006116 <AUDIO_OUT_TransferComplete_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_FULL;
 800610c:	4b05      	ldr	r3, [pc, #20]	; (8006124 <AUDIO_OUT_TransferComplete_CallBack+0x24>)
 800610e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006112:	2202      	movs	r2, #2
 8006114:	701a      	strb	r2, [r3, #0]
  }
}
 8006116:	bf00      	nop
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr
 8006120:	200018bc 	.word	0x200018bc
 8006124:	200008b4 	.word	0x200008b4

08006128 <AUDIO_OUT_HalfTransfer_CallBack>:
  * @brief  Manages the DMA Half Transfer complete interrupt.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_HalfTransfer_CallBack(void)
{ 
 8006128:	b480      	push	{r7}
 800612a:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 800612c:	4b06      	ldr	r3, [pc, #24]	; (8006148 <AUDIO_OUT_HalfTransfer_CallBack+0x20>)
 800612e:	781b      	ldrb	r3, [r3, #0]
 8006130:	2b03      	cmp	r3, #3
 8006132:	d104      	bne.n	800613e <AUDIO_OUT_HalfTransfer_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_HALF;
 8006134:	4b05      	ldr	r3, [pc, #20]	; (800614c <AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 8006136:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800613a:	2201      	movs	r2, #1
 800613c:	701a      	strb	r2, [r3, #0]
  }
}
 800613e:	bf00      	nop
 8006140:	46bd      	mov	sp, r7
 8006142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006146:	4770      	bx	lr
 8006148:	200018bc 	.word	0x200018bc
 800614c:	200008b4 	.word	0x200008b4

08006150 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006150:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006188 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006154:	480d      	ldr	r0, [pc, #52]	; (800618c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8006156:	490e      	ldr	r1, [pc, #56]	; (8006190 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8006158:	4a0e      	ldr	r2, [pc, #56]	; (8006194 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800615a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800615c:	e002      	b.n	8006164 <LoopCopyDataInit>

0800615e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800615e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006160:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006162:	3304      	adds	r3, #4

08006164 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006164:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006166:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006168:	d3f9      	bcc.n	800615e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800616a:	4a0b      	ldr	r2, [pc, #44]	; (8006198 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800616c:	4c0b      	ldr	r4, [pc, #44]	; (800619c <LoopFillZerobss+0x26>)
  movs r3, #0
 800616e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006170:	e001      	b.n	8006176 <LoopFillZerobss>

08006172 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006172:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006174:	3204      	adds	r2, #4

08006176 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006176:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006178:	d3fb      	bcc.n	8006172 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800617a:	f7ff fd77 	bl	8005c6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800617e:	f007 fd6b 	bl	800dc58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006182:	f7fe fb25 	bl	80047d0 <main>
  bx  lr    
 8006186:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006188:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800618c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006190:	200000e8 	.word	0x200000e8
  ldr r2, =_sidata
 8006194:	0800ec34 	.word	0x0800ec34
  ldr r2, =_sbss
 8006198:	200000e8 	.word	0x200000e8
  ldr r4, =_ebss
 800619c:	20014d88 	.word	0x20014d88

080061a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80061a0:	e7fe      	b.n	80061a0 <ADC_IRQHandler>
	...

080061a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80061a8:	4b0e      	ldr	r3, [pc, #56]	; (80061e4 <HAL_Init+0x40>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a0d      	ldr	r2, [pc, #52]	; (80061e4 <HAL_Init+0x40>)
 80061ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80061b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80061b4:	4b0b      	ldr	r3, [pc, #44]	; (80061e4 <HAL_Init+0x40>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4a0a      	ldr	r2, [pc, #40]	; (80061e4 <HAL_Init+0x40>)
 80061ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80061be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80061c0:	4b08      	ldr	r3, [pc, #32]	; (80061e4 <HAL_Init+0x40>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a07      	ldr	r2, [pc, #28]	; (80061e4 <HAL_Init+0x40>)
 80061c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80061cc:	2003      	movs	r0, #3
 80061ce:	f000 f8fc 	bl	80063ca <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80061d2:	200f      	movs	r0, #15
 80061d4:	f7ff fc6c 	bl	8005ab0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80061d8:	f7ff fa1e 	bl	8005618 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80061dc:	2300      	movs	r3, #0
}
 80061de:	4618      	mov	r0, r3
 80061e0:	bd80      	pop	{r7, pc}
 80061e2:	bf00      	nop
 80061e4:	40023c00 	.word	0x40023c00

080061e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80061e8:	b480      	push	{r7}
 80061ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80061ec:	4b06      	ldr	r3, [pc, #24]	; (8006208 <HAL_IncTick+0x20>)
 80061ee:	781b      	ldrb	r3, [r3, #0]
 80061f0:	461a      	mov	r2, r3
 80061f2:	4b06      	ldr	r3, [pc, #24]	; (800620c <HAL_IncTick+0x24>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4413      	add	r3, r2
 80061f8:	4a04      	ldr	r2, [pc, #16]	; (800620c <HAL_IncTick+0x24>)
 80061fa:	6013      	str	r3, [r2, #0]
}
 80061fc:	bf00      	nop
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr
 8006206:	bf00      	nop
 8006208:	2000007c 	.word	0x2000007c
 800620c:	20001ef8 	.word	0x20001ef8

08006210 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006210:	b480      	push	{r7}
 8006212:	af00      	add	r7, sp, #0
  return uwTick;
 8006214:	4b03      	ldr	r3, [pc, #12]	; (8006224 <HAL_GetTick+0x14>)
 8006216:	681b      	ldr	r3, [r3, #0]
}
 8006218:	4618      	mov	r0, r3
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr
 8006222:	bf00      	nop
 8006224:	20001ef8 	.word	0x20001ef8

08006228 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b084      	sub	sp, #16
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006230:	f7ff ffee 	bl	8006210 <HAL_GetTick>
 8006234:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006240:	d005      	beq.n	800624e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006242:	4b0a      	ldr	r3, [pc, #40]	; (800626c <HAL_Delay+0x44>)
 8006244:	781b      	ldrb	r3, [r3, #0]
 8006246:	461a      	mov	r2, r3
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	4413      	add	r3, r2
 800624c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800624e:	bf00      	nop
 8006250:	f7ff ffde 	bl	8006210 <HAL_GetTick>
 8006254:	4602      	mov	r2, r0
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	1ad3      	subs	r3, r2, r3
 800625a:	68fa      	ldr	r2, [r7, #12]
 800625c:	429a      	cmp	r2, r3
 800625e:	d8f7      	bhi.n	8006250 <HAL_Delay+0x28>
  {
  }
}
 8006260:	bf00      	nop
 8006262:	bf00      	nop
 8006264:	3710      	adds	r7, #16
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}
 800626a:	bf00      	nop
 800626c:	2000007c 	.word	0x2000007c

08006270 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006270:	b480      	push	{r7}
 8006272:	b085      	sub	sp, #20
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f003 0307 	and.w	r3, r3, #7
 800627e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006280:	4b0c      	ldr	r3, [pc, #48]	; (80062b4 <__NVIC_SetPriorityGrouping+0x44>)
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006286:	68ba      	ldr	r2, [r7, #8]
 8006288:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800628c:	4013      	ands	r3, r2
 800628e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006298:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800629c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80062a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80062a2:	4a04      	ldr	r2, [pc, #16]	; (80062b4 <__NVIC_SetPriorityGrouping+0x44>)
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	60d3      	str	r3, [r2, #12]
}
 80062a8:	bf00      	nop
 80062aa:	3714      	adds	r7, #20
 80062ac:	46bd      	mov	sp, r7
 80062ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b2:	4770      	bx	lr
 80062b4:	e000ed00 	.word	0xe000ed00

080062b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80062b8:	b480      	push	{r7}
 80062ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80062bc:	4b04      	ldr	r3, [pc, #16]	; (80062d0 <__NVIC_GetPriorityGrouping+0x18>)
 80062be:	68db      	ldr	r3, [r3, #12]
 80062c0:	0a1b      	lsrs	r3, r3, #8
 80062c2:	f003 0307 	and.w	r3, r3, #7
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr
 80062d0:	e000ed00 	.word	0xe000ed00

080062d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b083      	sub	sp, #12
 80062d8:	af00      	add	r7, sp, #0
 80062da:	4603      	mov	r3, r0
 80062dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80062de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	db0b      	blt.n	80062fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80062e6:	79fb      	ldrb	r3, [r7, #7]
 80062e8:	f003 021f 	and.w	r2, r3, #31
 80062ec:	4907      	ldr	r1, [pc, #28]	; (800630c <__NVIC_EnableIRQ+0x38>)
 80062ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062f2:	095b      	lsrs	r3, r3, #5
 80062f4:	2001      	movs	r0, #1
 80062f6:	fa00 f202 	lsl.w	r2, r0, r2
 80062fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80062fe:	bf00      	nop
 8006300:	370c      	adds	r7, #12
 8006302:	46bd      	mov	sp, r7
 8006304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006308:	4770      	bx	lr
 800630a:	bf00      	nop
 800630c:	e000e100 	.word	0xe000e100

08006310 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
 8006316:	4603      	mov	r3, r0
 8006318:	6039      	str	r1, [r7, #0]
 800631a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800631c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006320:	2b00      	cmp	r3, #0
 8006322:	db0a      	blt.n	800633a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	b2da      	uxtb	r2, r3
 8006328:	490c      	ldr	r1, [pc, #48]	; (800635c <__NVIC_SetPriority+0x4c>)
 800632a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800632e:	0112      	lsls	r2, r2, #4
 8006330:	b2d2      	uxtb	r2, r2
 8006332:	440b      	add	r3, r1
 8006334:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006338:	e00a      	b.n	8006350 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	b2da      	uxtb	r2, r3
 800633e:	4908      	ldr	r1, [pc, #32]	; (8006360 <__NVIC_SetPriority+0x50>)
 8006340:	79fb      	ldrb	r3, [r7, #7]
 8006342:	f003 030f 	and.w	r3, r3, #15
 8006346:	3b04      	subs	r3, #4
 8006348:	0112      	lsls	r2, r2, #4
 800634a:	b2d2      	uxtb	r2, r2
 800634c:	440b      	add	r3, r1
 800634e:	761a      	strb	r2, [r3, #24]
}
 8006350:	bf00      	nop
 8006352:	370c      	adds	r7, #12
 8006354:	46bd      	mov	sp, r7
 8006356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635a:	4770      	bx	lr
 800635c:	e000e100 	.word	0xe000e100
 8006360:	e000ed00 	.word	0xe000ed00

08006364 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006364:	b480      	push	{r7}
 8006366:	b089      	sub	sp, #36	; 0x24
 8006368:	af00      	add	r7, sp, #0
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f003 0307 	and.w	r3, r3, #7
 8006376:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006378:	69fb      	ldr	r3, [r7, #28]
 800637a:	f1c3 0307 	rsb	r3, r3, #7
 800637e:	2b04      	cmp	r3, #4
 8006380:	bf28      	it	cs
 8006382:	2304      	movcs	r3, #4
 8006384:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006386:	69fb      	ldr	r3, [r7, #28]
 8006388:	3304      	adds	r3, #4
 800638a:	2b06      	cmp	r3, #6
 800638c:	d902      	bls.n	8006394 <NVIC_EncodePriority+0x30>
 800638e:	69fb      	ldr	r3, [r7, #28]
 8006390:	3b03      	subs	r3, #3
 8006392:	e000      	b.n	8006396 <NVIC_EncodePriority+0x32>
 8006394:	2300      	movs	r3, #0
 8006396:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006398:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800639c:	69bb      	ldr	r3, [r7, #24]
 800639e:	fa02 f303 	lsl.w	r3, r2, r3
 80063a2:	43da      	mvns	r2, r3
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	401a      	ands	r2, r3
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80063ac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	fa01 f303 	lsl.w	r3, r1, r3
 80063b6:	43d9      	mvns	r1, r3
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063bc:	4313      	orrs	r3, r2
         );
}
 80063be:	4618      	mov	r0, r3
 80063c0:	3724      	adds	r7, #36	; 0x24
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr

080063ca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80063ca:	b580      	push	{r7, lr}
 80063cc:	b082      	sub	sp, #8
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f7ff ff4c 	bl	8006270 <__NVIC_SetPriorityGrouping>
}
 80063d8:	bf00      	nop
 80063da:	3708      	adds	r7, #8
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}

080063e0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b086      	sub	sp, #24
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	4603      	mov	r3, r0
 80063e8:	60b9      	str	r1, [r7, #8]
 80063ea:	607a      	str	r2, [r7, #4]
 80063ec:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80063ee:	2300      	movs	r3, #0
 80063f0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80063f2:	f7ff ff61 	bl	80062b8 <__NVIC_GetPriorityGrouping>
 80063f6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80063f8:	687a      	ldr	r2, [r7, #4]
 80063fa:	68b9      	ldr	r1, [r7, #8]
 80063fc:	6978      	ldr	r0, [r7, #20]
 80063fe:	f7ff ffb1 	bl	8006364 <NVIC_EncodePriority>
 8006402:	4602      	mov	r2, r0
 8006404:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006408:	4611      	mov	r1, r2
 800640a:	4618      	mov	r0, r3
 800640c:	f7ff ff80 	bl	8006310 <__NVIC_SetPriority>
}
 8006410:	bf00      	nop
 8006412:	3718      	adds	r7, #24
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}

08006418 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b082      	sub	sp, #8
 800641c:	af00      	add	r7, sp, #0
 800641e:	4603      	mov	r3, r0
 8006420:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006426:	4618      	mov	r0, r3
 8006428:	f7ff ff54 	bl	80062d4 <__NVIC_EnableIRQ>
}
 800642c:	bf00      	nop
 800642e:	3708      	adds	r7, #8
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}

08006434 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b086      	sub	sp, #24
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800643c:	2300      	movs	r3, #0
 800643e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006440:	f7ff fee6 	bl	8006210 <HAL_GetTick>
 8006444:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d101      	bne.n	8006450 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	e099      	b.n	8006584 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2202      	movs	r2, #2
 8006454:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2200      	movs	r2, #0
 800645c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f022 0201 	bic.w	r2, r2, #1
 800646e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006470:	e00f      	b.n	8006492 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006472:	f7ff fecd 	bl	8006210 <HAL_GetTick>
 8006476:	4602      	mov	r2, r0
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	1ad3      	subs	r3, r2, r3
 800647c:	2b05      	cmp	r3, #5
 800647e:	d908      	bls.n	8006492 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2220      	movs	r2, #32
 8006484:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2203      	movs	r2, #3
 800648a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800648e:	2303      	movs	r3, #3
 8006490:	e078      	b.n	8006584 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f003 0301 	and.w	r3, r3, #1
 800649c:	2b00      	cmp	r3, #0
 800649e:	d1e8      	bne.n	8006472 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80064a8:	697a      	ldr	r2, [r7, #20]
 80064aa:	4b38      	ldr	r3, [pc, #224]	; (800658c <HAL_DMA_Init+0x158>)
 80064ac:	4013      	ands	r3, r2
 80064ae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	685a      	ldr	r2, [r3, #4]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80064be:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	691b      	ldr	r3, [r3, #16]
 80064c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	699b      	ldr	r3, [r3, #24]
 80064d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6a1b      	ldr	r3, [r3, #32]
 80064dc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80064de:	697a      	ldr	r2, [r7, #20]
 80064e0:	4313      	orrs	r3, r2
 80064e2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e8:	2b04      	cmp	r3, #4
 80064ea:	d107      	bne.n	80064fc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064f4:	4313      	orrs	r3, r2
 80064f6:	697a      	ldr	r2, [r7, #20]
 80064f8:	4313      	orrs	r3, r2
 80064fa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	697a      	ldr	r2, [r7, #20]
 8006502:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	695b      	ldr	r3, [r3, #20]
 800650a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	f023 0307 	bic.w	r3, r3, #7
 8006512:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006518:	697a      	ldr	r2, [r7, #20]
 800651a:	4313      	orrs	r3, r2
 800651c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006522:	2b04      	cmp	r3, #4
 8006524:	d117      	bne.n	8006556 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800652a:	697a      	ldr	r2, [r7, #20]
 800652c:	4313      	orrs	r3, r2
 800652e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006534:	2b00      	cmp	r3, #0
 8006536:	d00e      	beq.n	8006556 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f000 fb3d 	bl	8006bb8 <DMA_CheckFifoParam>
 800653e:	4603      	mov	r3, r0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d008      	beq.n	8006556 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2240      	movs	r2, #64	; 0x40
 8006548:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2201      	movs	r2, #1
 800654e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006552:	2301      	movs	r3, #1
 8006554:	e016      	b.n	8006584 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	697a      	ldr	r2, [r7, #20]
 800655c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f000 faf4 	bl	8006b4c <DMA_CalcBaseAndBitshift>
 8006564:	4603      	mov	r3, r0
 8006566:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800656c:	223f      	movs	r2, #63	; 0x3f
 800656e:	409a      	lsls	r2, r3
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2200      	movs	r2, #0
 8006578:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2201      	movs	r2, #1
 800657e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006582:	2300      	movs	r3, #0
}
 8006584:	4618      	mov	r0, r3
 8006586:	3718      	adds	r7, #24
 8006588:	46bd      	mov	sp, r7
 800658a:	bd80      	pop	{r7, pc}
 800658c:	f010803f 	.word	0xf010803f

08006590 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b084      	sub	sp, #16
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d101      	bne.n	80065a2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	e050      	b.n	8006644 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80065a8:	b2db      	uxtb	r3, r3
 80065aa:	2b02      	cmp	r3, #2
 80065ac:	d101      	bne.n	80065b2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80065ae:	2302      	movs	r3, #2
 80065b0:	e048      	b.n	8006644 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f022 0201 	bic.w	r2, r2, #1
 80065c0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	2200      	movs	r2, #0
 80065c8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	2200      	movs	r2, #0
 80065d0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	2200      	movs	r2, #0
 80065d8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	2200      	movs	r2, #0
 80065e0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	2200      	movs	r2, #0
 80065e8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	2221      	movs	r2, #33	; 0x21
 80065f0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f000 faaa 	bl	8006b4c <DMA_CalcBaseAndBitshift>
 80065f8:	4603      	mov	r3, r0
 80065fa:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2200      	movs	r2, #0
 8006600:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2200      	movs	r2, #0
 800661e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006624:	223f      	movs	r2, #63	; 0x3f
 8006626:	409a      	lsls	r2, r3
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2200      	movs	r2, #0
 8006630:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2200      	movs	r2, #0
 8006636:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2200      	movs	r2, #0
 800663e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006642:	2300      	movs	r3, #0
}
 8006644:	4618      	mov	r0, r3
 8006646:	3710      	adds	r7, #16
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}

0800664c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b086      	sub	sp, #24
 8006650:	af00      	add	r7, sp, #0
 8006652:	60f8      	str	r0, [r7, #12]
 8006654:	60b9      	str	r1, [r7, #8]
 8006656:	607a      	str	r2, [r7, #4]
 8006658:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800665a:	2300      	movs	r3, #0
 800665c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006662:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800666a:	2b01      	cmp	r3, #1
 800666c:	d101      	bne.n	8006672 <HAL_DMA_Start_IT+0x26>
 800666e:	2302      	movs	r3, #2
 8006670:	e040      	b.n	80066f4 <HAL_DMA_Start_IT+0xa8>
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2201      	movs	r2, #1
 8006676:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006680:	b2db      	uxtb	r3, r3
 8006682:	2b01      	cmp	r3, #1
 8006684:	d12f      	bne.n	80066e6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2202      	movs	r2, #2
 800668a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2200      	movs	r2, #0
 8006692:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	687a      	ldr	r2, [r7, #4]
 8006698:	68b9      	ldr	r1, [r7, #8]
 800669a:	68f8      	ldr	r0, [r7, #12]
 800669c:	f000 fa28 	bl	8006af0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066a4:	223f      	movs	r2, #63	; 0x3f
 80066a6:	409a      	lsls	r2, r3
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f042 0216 	orr.w	r2, r2, #22
 80066ba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d007      	beq.n	80066d4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	681a      	ldr	r2, [r3, #0]
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f042 0208 	orr.w	r2, r2, #8
 80066d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f042 0201 	orr.w	r2, r2, #1
 80066e2:	601a      	str	r2, [r3, #0]
 80066e4:	e005      	b.n	80066f2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2200      	movs	r2, #0
 80066ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80066ee:	2302      	movs	r3, #2
 80066f0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80066f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3718      	adds	r7, #24
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b084      	sub	sp, #16
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006708:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800670a:	f7ff fd81 	bl	8006210 <HAL_GetTick>
 800670e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006716:	b2db      	uxtb	r3, r3
 8006718:	2b02      	cmp	r3, #2
 800671a:	d008      	beq.n	800672e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2280      	movs	r2, #128	; 0x80
 8006720:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800672a:	2301      	movs	r3, #1
 800672c:	e052      	b.n	80067d4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	681a      	ldr	r2, [r3, #0]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f022 0216 	bic.w	r2, r2, #22
 800673c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	695a      	ldr	r2, [r3, #20]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800674c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006752:	2b00      	cmp	r3, #0
 8006754:	d103      	bne.n	800675e <HAL_DMA_Abort+0x62>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800675a:	2b00      	cmp	r3, #0
 800675c:	d007      	beq.n	800676e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	681a      	ldr	r2, [r3, #0]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f022 0208 	bic.w	r2, r2, #8
 800676c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	681a      	ldr	r2, [r3, #0]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f022 0201 	bic.w	r2, r2, #1
 800677c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800677e:	e013      	b.n	80067a8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006780:	f7ff fd46 	bl	8006210 <HAL_GetTick>
 8006784:	4602      	mov	r2, r0
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	2b05      	cmp	r3, #5
 800678c:	d90c      	bls.n	80067a8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2220      	movs	r2, #32
 8006792:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2203      	movs	r2, #3
 8006798:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2200      	movs	r2, #0
 80067a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80067a4:	2303      	movs	r3, #3
 80067a6:	e015      	b.n	80067d4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f003 0301 	and.w	r3, r3, #1
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d1e4      	bne.n	8006780 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067ba:	223f      	movs	r2, #63	; 0x3f
 80067bc:	409a      	lsls	r2, r3
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2201      	movs	r2, #1
 80067c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80067d2:	2300      	movs	r3, #0
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	3710      	adds	r7, #16
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}

080067dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b086      	sub	sp, #24
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80067e4:	2300      	movs	r3, #0
 80067e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80067e8:	4b8e      	ldr	r3, [pc, #568]	; (8006a24 <HAL_DMA_IRQHandler+0x248>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a8e      	ldr	r2, [pc, #568]	; (8006a28 <HAL_DMA_IRQHandler+0x24c>)
 80067ee:	fba2 2303 	umull	r2, r3, r2, r3
 80067f2:	0a9b      	lsrs	r3, r3, #10
 80067f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80067fc:	693b      	ldr	r3, [r7, #16]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006806:	2208      	movs	r2, #8
 8006808:	409a      	lsls	r2, r3
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	4013      	ands	r3, r2
 800680e:	2b00      	cmp	r3, #0
 8006810:	d01a      	beq.n	8006848 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f003 0304 	and.w	r3, r3, #4
 800681c:	2b00      	cmp	r3, #0
 800681e:	d013      	beq.n	8006848 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	681a      	ldr	r2, [r3, #0]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f022 0204 	bic.w	r2, r2, #4
 800682e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006834:	2208      	movs	r2, #8
 8006836:	409a      	lsls	r2, r3
 8006838:	693b      	ldr	r3, [r7, #16]
 800683a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006840:	f043 0201 	orr.w	r2, r3, #1
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800684c:	2201      	movs	r2, #1
 800684e:	409a      	lsls	r2, r3
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	4013      	ands	r3, r2
 8006854:	2b00      	cmp	r3, #0
 8006856:	d012      	beq.n	800687e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	695b      	ldr	r3, [r3, #20]
 800685e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006862:	2b00      	cmp	r3, #0
 8006864:	d00b      	beq.n	800687e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800686a:	2201      	movs	r2, #1
 800686c:	409a      	lsls	r2, r3
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006876:	f043 0202 	orr.w	r2, r3, #2
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006882:	2204      	movs	r2, #4
 8006884:	409a      	lsls	r2, r3
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	4013      	ands	r3, r2
 800688a:	2b00      	cmp	r3, #0
 800688c:	d012      	beq.n	80068b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f003 0302 	and.w	r3, r3, #2
 8006898:	2b00      	cmp	r3, #0
 800689a:	d00b      	beq.n	80068b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068a0:	2204      	movs	r2, #4
 80068a2:	409a      	lsls	r2, r3
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068ac:	f043 0204 	orr.w	r2, r3, #4
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068b8:	2210      	movs	r2, #16
 80068ba:	409a      	lsls	r2, r3
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	4013      	ands	r3, r2
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d043      	beq.n	800694c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f003 0308 	and.w	r3, r3, #8
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d03c      	beq.n	800694c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068d6:	2210      	movs	r2, #16
 80068d8:	409a      	lsls	r2, r3
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d018      	beq.n	800691e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d108      	bne.n	800690c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d024      	beq.n	800694c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	4798      	blx	r3
 800690a:	e01f      	b.n	800694c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006910:	2b00      	cmp	r3, #0
 8006912:	d01b      	beq.n	800694c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	4798      	blx	r3
 800691c:	e016      	b.n	800694c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006928:	2b00      	cmp	r3, #0
 800692a:	d107      	bne.n	800693c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f022 0208 	bic.w	r2, r2, #8
 800693a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006940:	2b00      	cmp	r3, #0
 8006942:	d003      	beq.n	800694c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006948:	6878      	ldr	r0, [r7, #4]
 800694a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006950:	2220      	movs	r2, #32
 8006952:	409a      	lsls	r2, r3
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	4013      	ands	r3, r2
 8006958:	2b00      	cmp	r3, #0
 800695a:	f000 808f 	beq.w	8006a7c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f003 0310 	and.w	r3, r3, #16
 8006968:	2b00      	cmp	r3, #0
 800696a:	f000 8087 	beq.w	8006a7c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006972:	2220      	movs	r2, #32
 8006974:	409a      	lsls	r2, r3
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006980:	b2db      	uxtb	r3, r3
 8006982:	2b05      	cmp	r3, #5
 8006984:	d136      	bne.n	80069f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f022 0216 	bic.w	r2, r2, #22
 8006994:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	695a      	ldr	r2, [r3, #20]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80069a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d103      	bne.n	80069b6 <HAL_DMA_IRQHandler+0x1da>
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d007      	beq.n	80069c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	681a      	ldr	r2, [r3, #0]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f022 0208 	bic.w	r2, r2, #8
 80069c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069ca:	223f      	movs	r2, #63	; 0x3f
 80069cc:	409a      	lsls	r2, r3
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2201      	movs	r2, #1
 80069d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d07e      	beq.n	8006ae8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	4798      	blx	r3
        }
        return;
 80069f2:	e079      	b.n	8006ae8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d01d      	beq.n	8006a3e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d10d      	bne.n	8006a2c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d031      	beq.n	8006a7c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	4798      	blx	r3
 8006a20:	e02c      	b.n	8006a7c <HAL_DMA_IRQHandler+0x2a0>
 8006a22:	bf00      	nop
 8006a24:	20000058 	.word	0x20000058
 8006a28:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d023      	beq.n	8006a7c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	4798      	blx	r3
 8006a3c:	e01e      	b.n	8006a7c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d10f      	bne.n	8006a6c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f022 0210 	bic.w	r2, r2, #16
 8006a5a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2200      	movs	r2, #0
 8006a68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d003      	beq.n	8006a7c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d032      	beq.n	8006aea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a88:	f003 0301 	and.w	r3, r3, #1
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d022      	beq.n	8006ad6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2205      	movs	r2, #5
 8006a94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	681a      	ldr	r2, [r3, #0]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f022 0201 	bic.w	r2, r2, #1
 8006aa6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	3301      	adds	r3, #1
 8006aac:	60bb      	str	r3, [r7, #8]
 8006aae:	697a      	ldr	r2, [r7, #20]
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d307      	bcc.n	8006ac4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f003 0301 	and.w	r3, r3, #1
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d1f2      	bne.n	8006aa8 <HAL_DMA_IRQHandler+0x2cc>
 8006ac2:	e000      	b.n	8006ac6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006ac4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2201      	movs	r2, #1
 8006aca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d005      	beq.n	8006aea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	4798      	blx	r3
 8006ae6:	e000      	b.n	8006aea <HAL_DMA_IRQHandler+0x30e>
        return;
 8006ae8:	bf00      	nop
    }
  }
}
 8006aea:	3718      	adds	r7, #24
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}

08006af0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b085      	sub	sp, #20
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	60b9      	str	r1, [r7, #8]
 8006afa:	607a      	str	r2, [r7, #4]
 8006afc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	681a      	ldr	r2, [r3, #0]
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006b0c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	683a      	ldr	r2, [r7, #0]
 8006b14:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	689b      	ldr	r3, [r3, #8]
 8006b1a:	2b40      	cmp	r3, #64	; 0x40
 8006b1c:	d108      	bne.n	8006b30 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	687a      	ldr	r2, [r7, #4]
 8006b24:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	68ba      	ldr	r2, [r7, #8]
 8006b2c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006b2e:	e007      	b.n	8006b40 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	68ba      	ldr	r2, [r7, #8]
 8006b36:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	687a      	ldr	r2, [r7, #4]
 8006b3e:	60da      	str	r2, [r3, #12]
}
 8006b40:	bf00      	nop
 8006b42:	3714      	adds	r7, #20
 8006b44:	46bd      	mov	sp, r7
 8006b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4a:	4770      	bx	lr

08006b4c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b085      	sub	sp, #20
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	b2db      	uxtb	r3, r3
 8006b5a:	3b10      	subs	r3, #16
 8006b5c:	4a14      	ldr	r2, [pc, #80]	; (8006bb0 <DMA_CalcBaseAndBitshift+0x64>)
 8006b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8006b62:	091b      	lsrs	r3, r3, #4
 8006b64:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006b66:	4a13      	ldr	r2, [pc, #76]	; (8006bb4 <DMA_CalcBaseAndBitshift+0x68>)
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	4413      	add	r3, r2
 8006b6c:	781b      	ldrb	r3, [r3, #0]
 8006b6e:	461a      	mov	r2, r3
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	2b03      	cmp	r3, #3
 8006b78:	d909      	bls.n	8006b8e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006b82:	f023 0303 	bic.w	r3, r3, #3
 8006b86:	1d1a      	adds	r2, r3, #4
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	659a      	str	r2, [r3, #88]	; 0x58
 8006b8c:	e007      	b.n	8006b9e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006b96:	f023 0303 	bic.w	r3, r3, #3
 8006b9a:	687a      	ldr	r2, [r7, #4]
 8006b9c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3714      	adds	r7, #20
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bac:	4770      	bx	lr
 8006bae:	bf00      	nop
 8006bb0:	aaaaaaab 	.word	0xaaaaaaab
 8006bb4:	0800ebe8 	.word	0x0800ebe8

08006bb8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b085      	sub	sp, #20
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bc8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	699b      	ldr	r3, [r3, #24]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d11f      	bne.n	8006c12 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	2b03      	cmp	r3, #3
 8006bd6:	d856      	bhi.n	8006c86 <DMA_CheckFifoParam+0xce>
 8006bd8:	a201      	add	r2, pc, #4	; (adr r2, 8006be0 <DMA_CheckFifoParam+0x28>)
 8006bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bde:	bf00      	nop
 8006be0:	08006bf1 	.word	0x08006bf1
 8006be4:	08006c03 	.word	0x08006c03
 8006be8:	08006bf1 	.word	0x08006bf1
 8006bec:	08006c87 	.word	0x08006c87
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bf4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d046      	beq.n	8006c8a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006c00:	e043      	b.n	8006c8a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c06:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006c0a:	d140      	bne.n	8006c8e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006c10:	e03d      	b.n	8006c8e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	699b      	ldr	r3, [r3, #24]
 8006c16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c1a:	d121      	bne.n	8006c60 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	2b03      	cmp	r3, #3
 8006c20:	d837      	bhi.n	8006c92 <DMA_CheckFifoParam+0xda>
 8006c22:	a201      	add	r2, pc, #4	; (adr r2, 8006c28 <DMA_CheckFifoParam+0x70>)
 8006c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c28:	08006c39 	.word	0x08006c39
 8006c2c:	08006c3f 	.word	0x08006c3f
 8006c30:	08006c39 	.word	0x08006c39
 8006c34:	08006c51 	.word	0x08006c51
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006c38:	2301      	movs	r3, #1
 8006c3a:	73fb      	strb	r3, [r7, #15]
      break;
 8006c3c:	e030      	b.n	8006ca0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c42:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d025      	beq.n	8006c96 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006c4e:	e022      	b.n	8006c96 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c54:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006c58:	d11f      	bne.n	8006c9a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006c5e:	e01c      	b.n	8006c9a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	2b02      	cmp	r3, #2
 8006c64:	d903      	bls.n	8006c6e <DMA_CheckFifoParam+0xb6>
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	2b03      	cmp	r3, #3
 8006c6a:	d003      	beq.n	8006c74 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006c6c:	e018      	b.n	8006ca0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	73fb      	strb	r3, [r7, #15]
      break;
 8006c72:	e015      	b.n	8006ca0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d00e      	beq.n	8006c9e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	73fb      	strb	r3, [r7, #15]
      break;
 8006c84:	e00b      	b.n	8006c9e <DMA_CheckFifoParam+0xe6>
      break;
 8006c86:	bf00      	nop
 8006c88:	e00a      	b.n	8006ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8006c8a:	bf00      	nop
 8006c8c:	e008      	b.n	8006ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8006c8e:	bf00      	nop
 8006c90:	e006      	b.n	8006ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8006c92:	bf00      	nop
 8006c94:	e004      	b.n	8006ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8006c96:	bf00      	nop
 8006c98:	e002      	b.n	8006ca0 <DMA_CheckFifoParam+0xe8>
      break;   
 8006c9a:	bf00      	nop
 8006c9c:	e000      	b.n	8006ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8006c9e:	bf00      	nop
    }
  } 
  
  return status; 
 8006ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3714      	adds	r7, #20
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cac:	4770      	bx	lr
 8006cae:	bf00      	nop

08006cb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b089      	sub	sp, #36	; 0x24
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
 8006cb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	61fb      	str	r3, [r7, #28]
 8006cca:	e16b      	b.n	8006fa4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006ccc:	2201      	movs	r2, #1
 8006cce:	69fb      	ldr	r3, [r7, #28]
 8006cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8006cd4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	697a      	ldr	r2, [r7, #20]
 8006cdc:	4013      	ands	r3, r2
 8006cde:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006ce0:	693a      	ldr	r2, [r7, #16]
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	f040 815a 	bne.w	8006f9e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	f003 0303 	and.w	r3, r3, #3
 8006cf2:	2b01      	cmp	r3, #1
 8006cf4:	d005      	beq.n	8006d02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006cfe:	2b02      	cmp	r3, #2
 8006d00:	d130      	bne.n	8006d64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	689b      	ldr	r3, [r3, #8]
 8006d06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	005b      	lsls	r3, r3, #1
 8006d0c:	2203      	movs	r2, #3
 8006d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d12:	43db      	mvns	r3, r3
 8006d14:	69ba      	ldr	r2, [r7, #24]
 8006d16:	4013      	ands	r3, r2
 8006d18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	68da      	ldr	r2, [r3, #12]
 8006d1e:	69fb      	ldr	r3, [r7, #28]
 8006d20:	005b      	lsls	r3, r3, #1
 8006d22:	fa02 f303 	lsl.w	r3, r2, r3
 8006d26:	69ba      	ldr	r2, [r7, #24]
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	69ba      	ldr	r2, [r7, #24]
 8006d30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006d38:	2201      	movs	r2, #1
 8006d3a:	69fb      	ldr	r3, [r7, #28]
 8006d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d40:	43db      	mvns	r3, r3
 8006d42:	69ba      	ldr	r2, [r7, #24]
 8006d44:	4013      	ands	r3, r2
 8006d46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	091b      	lsrs	r3, r3, #4
 8006d4e:	f003 0201 	and.w	r2, r3, #1
 8006d52:	69fb      	ldr	r3, [r7, #28]
 8006d54:	fa02 f303 	lsl.w	r3, r2, r3
 8006d58:	69ba      	ldr	r2, [r7, #24]
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	69ba      	ldr	r2, [r7, #24]
 8006d62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	f003 0303 	and.w	r3, r3, #3
 8006d6c:	2b03      	cmp	r3, #3
 8006d6e:	d017      	beq.n	8006da0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	68db      	ldr	r3, [r3, #12]
 8006d74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006d76:	69fb      	ldr	r3, [r7, #28]
 8006d78:	005b      	lsls	r3, r3, #1
 8006d7a:	2203      	movs	r2, #3
 8006d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d80:	43db      	mvns	r3, r3
 8006d82:	69ba      	ldr	r2, [r7, #24]
 8006d84:	4013      	ands	r3, r2
 8006d86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	689a      	ldr	r2, [r3, #8]
 8006d8c:	69fb      	ldr	r3, [r7, #28]
 8006d8e:	005b      	lsls	r3, r3, #1
 8006d90:	fa02 f303 	lsl.w	r3, r2, r3
 8006d94:	69ba      	ldr	r2, [r7, #24]
 8006d96:	4313      	orrs	r3, r2
 8006d98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	69ba      	ldr	r2, [r7, #24]
 8006d9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	f003 0303 	and.w	r3, r3, #3
 8006da8:	2b02      	cmp	r3, #2
 8006daa:	d123      	bne.n	8006df4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006dac:	69fb      	ldr	r3, [r7, #28]
 8006dae:	08da      	lsrs	r2, r3, #3
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	3208      	adds	r2, #8
 8006db4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006db8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006dba:	69fb      	ldr	r3, [r7, #28]
 8006dbc:	f003 0307 	and.w	r3, r3, #7
 8006dc0:	009b      	lsls	r3, r3, #2
 8006dc2:	220f      	movs	r2, #15
 8006dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8006dc8:	43db      	mvns	r3, r3
 8006dca:	69ba      	ldr	r2, [r7, #24]
 8006dcc:	4013      	ands	r3, r2
 8006dce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	691a      	ldr	r2, [r3, #16]
 8006dd4:	69fb      	ldr	r3, [r7, #28]
 8006dd6:	f003 0307 	and.w	r3, r3, #7
 8006dda:	009b      	lsls	r3, r3, #2
 8006ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8006de0:	69ba      	ldr	r2, [r7, #24]
 8006de2:	4313      	orrs	r3, r2
 8006de4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006de6:	69fb      	ldr	r3, [r7, #28]
 8006de8:	08da      	lsrs	r2, r3, #3
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	3208      	adds	r2, #8
 8006dee:	69b9      	ldr	r1, [r7, #24]
 8006df0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006dfa:	69fb      	ldr	r3, [r7, #28]
 8006dfc:	005b      	lsls	r3, r3, #1
 8006dfe:	2203      	movs	r2, #3
 8006e00:	fa02 f303 	lsl.w	r3, r2, r3
 8006e04:	43db      	mvns	r3, r3
 8006e06:	69ba      	ldr	r2, [r7, #24]
 8006e08:	4013      	ands	r3, r2
 8006e0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	f003 0203 	and.w	r2, r3, #3
 8006e14:	69fb      	ldr	r3, [r7, #28]
 8006e16:	005b      	lsls	r3, r3, #1
 8006e18:	fa02 f303 	lsl.w	r3, r2, r3
 8006e1c:	69ba      	ldr	r2, [r7, #24]
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	69ba      	ldr	r2, [r7, #24]
 8006e26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	f000 80b4 	beq.w	8006f9e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006e36:	2300      	movs	r3, #0
 8006e38:	60fb      	str	r3, [r7, #12]
 8006e3a:	4b60      	ldr	r3, [pc, #384]	; (8006fbc <HAL_GPIO_Init+0x30c>)
 8006e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e3e:	4a5f      	ldr	r2, [pc, #380]	; (8006fbc <HAL_GPIO_Init+0x30c>)
 8006e40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006e44:	6453      	str	r3, [r2, #68]	; 0x44
 8006e46:	4b5d      	ldr	r3, [pc, #372]	; (8006fbc <HAL_GPIO_Init+0x30c>)
 8006e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e4e:	60fb      	str	r3, [r7, #12]
 8006e50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006e52:	4a5b      	ldr	r2, [pc, #364]	; (8006fc0 <HAL_GPIO_Init+0x310>)
 8006e54:	69fb      	ldr	r3, [r7, #28]
 8006e56:	089b      	lsrs	r3, r3, #2
 8006e58:	3302      	adds	r3, #2
 8006e5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006e60:	69fb      	ldr	r3, [r7, #28]
 8006e62:	f003 0303 	and.w	r3, r3, #3
 8006e66:	009b      	lsls	r3, r3, #2
 8006e68:	220f      	movs	r2, #15
 8006e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e6e:	43db      	mvns	r3, r3
 8006e70:	69ba      	ldr	r2, [r7, #24]
 8006e72:	4013      	ands	r3, r2
 8006e74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	4a52      	ldr	r2, [pc, #328]	; (8006fc4 <HAL_GPIO_Init+0x314>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d02b      	beq.n	8006ed6 <HAL_GPIO_Init+0x226>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	4a51      	ldr	r2, [pc, #324]	; (8006fc8 <HAL_GPIO_Init+0x318>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d025      	beq.n	8006ed2 <HAL_GPIO_Init+0x222>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	4a50      	ldr	r2, [pc, #320]	; (8006fcc <HAL_GPIO_Init+0x31c>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d01f      	beq.n	8006ece <HAL_GPIO_Init+0x21e>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4a4f      	ldr	r2, [pc, #316]	; (8006fd0 <HAL_GPIO_Init+0x320>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d019      	beq.n	8006eca <HAL_GPIO_Init+0x21a>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	4a4e      	ldr	r2, [pc, #312]	; (8006fd4 <HAL_GPIO_Init+0x324>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d013      	beq.n	8006ec6 <HAL_GPIO_Init+0x216>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4a4d      	ldr	r2, [pc, #308]	; (8006fd8 <HAL_GPIO_Init+0x328>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d00d      	beq.n	8006ec2 <HAL_GPIO_Init+0x212>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	4a4c      	ldr	r2, [pc, #304]	; (8006fdc <HAL_GPIO_Init+0x32c>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d007      	beq.n	8006ebe <HAL_GPIO_Init+0x20e>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4a4b      	ldr	r2, [pc, #300]	; (8006fe0 <HAL_GPIO_Init+0x330>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d101      	bne.n	8006eba <HAL_GPIO_Init+0x20a>
 8006eb6:	2307      	movs	r3, #7
 8006eb8:	e00e      	b.n	8006ed8 <HAL_GPIO_Init+0x228>
 8006eba:	2308      	movs	r3, #8
 8006ebc:	e00c      	b.n	8006ed8 <HAL_GPIO_Init+0x228>
 8006ebe:	2306      	movs	r3, #6
 8006ec0:	e00a      	b.n	8006ed8 <HAL_GPIO_Init+0x228>
 8006ec2:	2305      	movs	r3, #5
 8006ec4:	e008      	b.n	8006ed8 <HAL_GPIO_Init+0x228>
 8006ec6:	2304      	movs	r3, #4
 8006ec8:	e006      	b.n	8006ed8 <HAL_GPIO_Init+0x228>
 8006eca:	2303      	movs	r3, #3
 8006ecc:	e004      	b.n	8006ed8 <HAL_GPIO_Init+0x228>
 8006ece:	2302      	movs	r3, #2
 8006ed0:	e002      	b.n	8006ed8 <HAL_GPIO_Init+0x228>
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	e000      	b.n	8006ed8 <HAL_GPIO_Init+0x228>
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	69fa      	ldr	r2, [r7, #28]
 8006eda:	f002 0203 	and.w	r2, r2, #3
 8006ede:	0092      	lsls	r2, r2, #2
 8006ee0:	4093      	lsls	r3, r2
 8006ee2:	69ba      	ldr	r2, [r7, #24]
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006ee8:	4935      	ldr	r1, [pc, #212]	; (8006fc0 <HAL_GPIO_Init+0x310>)
 8006eea:	69fb      	ldr	r3, [r7, #28]
 8006eec:	089b      	lsrs	r3, r3, #2
 8006eee:	3302      	adds	r3, #2
 8006ef0:	69ba      	ldr	r2, [r7, #24]
 8006ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006ef6:	4b3b      	ldr	r3, [pc, #236]	; (8006fe4 <HAL_GPIO_Init+0x334>)
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006efc:	693b      	ldr	r3, [r7, #16]
 8006efe:	43db      	mvns	r3, r3
 8006f00:	69ba      	ldr	r2, [r7, #24]
 8006f02:	4013      	ands	r3, r2
 8006f04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d003      	beq.n	8006f1a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006f12:	69ba      	ldr	r2, [r7, #24]
 8006f14:	693b      	ldr	r3, [r7, #16]
 8006f16:	4313      	orrs	r3, r2
 8006f18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006f1a:	4a32      	ldr	r2, [pc, #200]	; (8006fe4 <HAL_GPIO_Init+0x334>)
 8006f1c:	69bb      	ldr	r3, [r7, #24]
 8006f1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006f20:	4b30      	ldr	r3, [pc, #192]	; (8006fe4 <HAL_GPIO_Init+0x334>)
 8006f22:	68db      	ldr	r3, [r3, #12]
 8006f24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	43db      	mvns	r3, r3
 8006f2a:	69ba      	ldr	r2, [r7, #24]
 8006f2c:	4013      	ands	r3, r2
 8006f2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d003      	beq.n	8006f44 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006f3c:	69ba      	ldr	r2, [r7, #24]
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	4313      	orrs	r3, r2
 8006f42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006f44:	4a27      	ldr	r2, [pc, #156]	; (8006fe4 <HAL_GPIO_Init+0x334>)
 8006f46:	69bb      	ldr	r3, [r7, #24]
 8006f48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006f4a:	4b26      	ldr	r3, [pc, #152]	; (8006fe4 <HAL_GPIO_Init+0x334>)
 8006f4c:	685b      	ldr	r3, [r3, #4]
 8006f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	43db      	mvns	r3, r3
 8006f54:	69ba      	ldr	r2, [r7, #24]
 8006f56:	4013      	ands	r3, r2
 8006f58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	685b      	ldr	r3, [r3, #4]
 8006f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d003      	beq.n	8006f6e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006f66:	69ba      	ldr	r2, [r7, #24]
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006f6e:	4a1d      	ldr	r2, [pc, #116]	; (8006fe4 <HAL_GPIO_Init+0x334>)
 8006f70:	69bb      	ldr	r3, [r7, #24]
 8006f72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006f74:	4b1b      	ldr	r3, [pc, #108]	; (8006fe4 <HAL_GPIO_Init+0x334>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	43db      	mvns	r3, r3
 8006f7e:	69ba      	ldr	r2, [r7, #24]
 8006f80:	4013      	ands	r3, r2
 8006f82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	685b      	ldr	r3, [r3, #4]
 8006f88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d003      	beq.n	8006f98 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006f90:	69ba      	ldr	r2, [r7, #24]
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	4313      	orrs	r3, r2
 8006f96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006f98:	4a12      	ldr	r2, [pc, #72]	; (8006fe4 <HAL_GPIO_Init+0x334>)
 8006f9a:	69bb      	ldr	r3, [r7, #24]
 8006f9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006f9e:	69fb      	ldr	r3, [r7, #28]
 8006fa0:	3301      	adds	r3, #1
 8006fa2:	61fb      	str	r3, [r7, #28]
 8006fa4:	69fb      	ldr	r3, [r7, #28]
 8006fa6:	2b0f      	cmp	r3, #15
 8006fa8:	f67f ae90 	bls.w	8006ccc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006fac:	bf00      	nop
 8006fae:	bf00      	nop
 8006fb0:	3724      	adds	r7, #36	; 0x24
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb8:	4770      	bx	lr
 8006fba:	bf00      	nop
 8006fbc:	40023800 	.word	0x40023800
 8006fc0:	40013800 	.word	0x40013800
 8006fc4:	40020000 	.word	0x40020000
 8006fc8:	40020400 	.word	0x40020400
 8006fcc:	40020800 	.word	0x40020800
 8006fd0:	40020c00 	.word	0x40020c00
 8006fd4:	40021000 	.word	0x40021000
 8006fd8:	40021400 	.word	0x40021400
 8006fdc:	40021800 	.word	0x40021800
 8006fe0:	40021c00 	.word	0x40021c00
 8006fe4:	40013c00 	.word	0x40013c00

08006fe8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b087      	sub	sp, #28
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
 8006ff0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006ffe:	2300      	movs	r3, #0
 8007000:	617b      	str	r3, [r7, #20]
 8007002:	e0cd      	b.n	80071a0 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007004:	2201      	movs	r2, #1
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	fa02 f303 	lsl.w	r3, r2, r3
 800700c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800700e:	683a      	ldr	r2, [r7, #0]
 8007010:	693b      	ldr	r3, [r7, #16]
 8007012:	4013      	ands	r3, r2
 8007014:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8007016:	68fa      	ldr	r2, [r7, #12]
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	429a      	cmp	r2, r3
 800701c:	f040 80bd 	bne.w	800719a <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8007020:	4a65      	ldr	r2, [pc, #404]	; (80071b8 <HAL_GPIO_DeInit+0x1d0>)
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	089b      	lsrs	r3, r3, #2
 8007026:	3302      	adds	r3, #2
 8007028:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800702c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	f003 0303 	and.w	r3, r3, #3
 8007034:	009b      	lsls	r3, r3, #2
 8007036:	220f      	movs	r2, #15
 8007038:	fa02 f303 	lsl.w	r3, r2, r3
 800703c:	68ba      	ldr	r2, [r7, #8]
 800703e:	4013      	ands	r3, r2
 8007040:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	4a5d      	ldr	r2, [pc, #372]	; (80071bc <HAL_GPIO_DeInit+0x1d4>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d02b      	beq.n	80070a2 <HAL_GPIO_DeInit+0xba>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	4a5c      	ldr	r2, [pc, #368]	; (80071c0 <HAL_GPIO_DeInit+0x1d8>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d025      	beq.n	800709e <HAL_GPIO_DeInit+0xb6>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	4a5b      	ldr	r2, [pc, #364]	; (80071c4 <HAL_GPIO_DeInit+0x1dc>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d01f      	beq.n	800709a <HAL_GPIO_DeInit+0xb2>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4a5a      	ldr	r2, [pc, #360]	; (80071c8 <HAL_GPIO_DeInit+0x1e0>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d019      	beq.n	8007096 <HAL_GPIO_DeInit+0xae>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	4a59      	ldr	r2, [pc, #356]	; (80071cc <HAL_GPIO_DeInit+0x1e4>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d013      	beq.n	8007092 <HAL_GPIO_DeInit+0xaa>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	4a58      	ldr	r2, [pc, #352]	; (80071d0 <HAL_GPIO_DeInit+0x1e8>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d00d      	beq.n	800708e <HAL_GPIO_DeInit+0xa6>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	4a57      	ldr	r2, [pc, #348]	; (80071d4 <HAL_GPIO_DeInit+0x1ec>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d007      	beq.n	800708a <HAL_GPIO_DeInit+0xa2>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	4a56      	ldr	r2, [pc, #344]	; (80071d8 <HAL_GPIO_DeInit+0x1f0>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d101      	bne.n	8007086 <HAL_GPIO_DeInit+0x9e>
 8007082:	2307      	movs	r3, #7
 8007084:	e00e      	b.n	80070a4 <HAL_GPIO_DeInit+0xbc>
 8007086:	2308      	movs	r3, #8
 8007088:	e00c      	b.n	80070a4 <HAL_GPIO_DeInit+0xbc>
 800708a:	2306      	movs	r3, #6
 800708c:	e00a      	b.n	80070a4 <HAL_GPIO_DeInit+0xbc>
 800708e:	2305      	movs	r3, #5
 8007090:	e008      	b.n	80070a4 <HAL_GPIO_DeInit+0xbc>
 8007092:	2304      	movs	r3, #4
 8007094:	e006      	b.n	80070a4 <HAL_GPIO_DeInit+0xbc>
 8007096:	2303      	movs	r3, #3
 8007098:	e004      	b.n	80070a4 <HAL_GPIO_DeInit+0xbc>
 800709a:	2302      	movs	r3, #2
 800709c:	e002      	b.n	80070a4 <HAL_GPIO_DeInit+0xbc>
 800709e:	2301      	movs	r3, #1
 80070a0:	e000      	b.n	80070a4 <HAL_GPIO_DeInit+0xbc>
 80070a2:	2300      	movs	r3, #0
 80070a4:	697a      	ldr	r2, [r7, #20]
 80070a6:	f002 0203 	and.w	r2, r2, #3
 80070aa:	0092      	lsls	r2, r2, #2
 80070ac:	4093      	lsls	r3, r2
 80070ae:	68ba      	ldr	r2, [r7, #8]
 80070b0:	429a      	cmp	r2, r3
 80070b2:	d132      	bne.n	800711a <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80070b4:	4b49      	ldr	r3, [pc, #292]	; (80071dc <HAL_GPIO_DeInit+0x1f4>)
 80070b6:	681a      	ldr	r2, [r3, #0]
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	43db      	mvns	r3, r3
 80070bc:	4947      	ldr	r1, [pc, #284]	; (80071dc <HAL_GPIO_DeInit+0x1f4>)
 80070be:	4013      	ands	r3, r2
 80070c0:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80070c2:	4b46      	ldr	r3, [pc, #280]	; (80071dc <HAL_GPIO_DeInit+0x1f4>)
 80070c4:	685a      	ldr	r2, [r3, #4]
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	43db      	mvns	r3, r3
 80070ca:	4944      	ldr	r1, [pc, #272]	; (80071dc <HAL_GPIO_DeInit+0x1f4>)
 80070cc:	4013      	ands	r3, r2
 80070ce:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80070d0:	4b42      	ldr	r3, [pc, #264]	; (80071dc <HAL_GPIO_DeInit+0x1f4>)
 80070d2:	68da      	ldr	r2, [r3, #12]
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	43db      	mvns	r3, r3
 80070d8:	4940      	ldr	r1, [pc, #256]	; (80071dc <HAL_GPIO_DeInit+0x1f4>)
 80070da:	4013      	ands	r3, r2
 80070dc:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80070de:	4b3f      	ldr	r3, [pc, #252]	; (80071dc <HAL_GPIO_DeInit+0x1f4>)
 80070e0:	689a      	ldr	r2, [r3, #8]
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	43db      	mvns	r3, r3
 80070e6:	493d      	ldr	r1, [pc, #244]	; (80071dc <HAL_GPIO_DeInit+0x1f4>)
 80070e8:	4013      	ands	r3, r2
 80070ea:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	f003 0303 	and.w	r3, r3, #3
 80070f2:	009b      	lsls	r3, r3, #2
 80070f4:	220f      	movs	r2, #15
 80070f6:	fa02 f303 	lsl.w	r3, r2, r3
 80070fa:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80070fc:	4a2e      	ldr	r2, [pc, #184]	; (80071b8 <HAL_GPIO_DeInit+0x1d0>)
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	089b      	lsrs	r3, r3, #2
 8007102:	3302      	adds	r3, #2
 8007104:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	43da      	mvns	r2, r3
 800710c:	482a      	ldr	r0, [pc, #168]	; (80071b8 <HAL_GPIO_DeInit+0x1d0>)
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	089b      	lsrs	r3, r3, #2
 8007112:	400a      	ands	r2, r1
 8007114:	3302      	adds	r3, #2
 8007116:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	697b      	ldr	r3, [r7, #20]
 8007120:	005b      	lsls	r3, r3, #1
 8007122:	2103      	movs	r1, #3
 8007124:	fa01 f303 	lsl.w	r3, r1, r3
 8007128:	43db      	mvns	r3, r3
 800712a:	401a      	ands	r2, r3
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007130:	697b      	ldr	r3, [r7, #20]
 8007132:	08da      	lsrs	r2, r3, #3
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	3208      	adds	r2, #8
 8007138:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	f003 0307 	and.w	r3, r3, #7
 8007142:	009b      	lsls	r3, r3, #2
 8007144:	220f      	movs	r2, #15
 8007146:	fa02 f303 	lsl.w	r3, r2, r3
 800714a:	43db      	mvns	r3, r3
 800714c:	697a      	ldr	r2, [r7, #20]
 800714e:	08d2      	lsrs	r2, r2, #3
 8007150:	4019      	ands	r1, r3
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	3208      	adds	r2, #8
 8007156:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	68da      	ldr	r2, [r3, #12]
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	005b      	lsls	r3, r3, #1
 8007162:	2103      	movs	r1, #3
 8007164:	fa01 f303 	lsl.w	r3, r1, r3
 8007168:	43db      	mvns	r3, r3
 800716a:	401a      	ands	r2, r3
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	685a      	ldr	r2, [r3, #4]
 8007174:	2101      	movs	r1, #1
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	fa01 f303 	lsl.w	r3, r1, r3
 800717c:	43db      	mvns	r3, r3
 800717e:	401a      	ands	r2, r3
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	689a      	ldr	r2, [r3, #8]
 8007188:	697b      	ldr	r3, [r7, #20]
 800718a:	005b      	lsls	r3, r3, #1
 800718c:	2103      	movs	r1, #3
 800718e:	fa01 f303 	lsl.w	r3, r1, r3
 8007192:	43db      	mvns	r3, r3
 8007194:	401a      	ands	r2, r3
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	3301      	adds	r3, #1
 800719e:	617b      	str	r3, [r7, #20]
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	2b0f      	cmp	r3, #15
 80071a4:	f67f af2e 	bls.w	8007004 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80071a8:	bf00      	nop
 80071aa:	bf00      	nop
 80071ac:	371c      	adds	r7, #28
 80071ae:	46bd      	mov	sp, r7
 80071b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b4:	4770      	bx	lr
 80071b6:	bf00      	nop
 80071b8:	40013800 	.word	0x40013800
 80071bc:	40020000 	.word	0x40020000
 80071c0:	40020400 	.word	0x40020400
 80071c4:	40020800 	.word	0x40020800
 80071c8:	40020c00 	.word	0x40020c00
 80071cc:	40021000 	.word	0x40021000
 80071d0:	40021400 	.word	0x40021400
 80071d4:	40021800 	.word	0x40021800
 80071d8:	40021c00 	.word	0x40021c00
 80071dc:	40013c00 	.word	0x40013c00

080071e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b083      	sub	sp, #12
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
 80071e8:	460b      	mov	r3, r1
 80071ea:	807b      	strh	r3, [r7, #2]
 80071ec:	4613      	mov	r3, r2
 80071ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80071f0:	787b      	ldrb	r3, [r7, #1]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d003      	beq.n	80071fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80071f6:	887a      	ldrh	r2, [r7, #2]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80071fc:	e003      	b.n	8007206 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80071fe:	887b      	ldrh	r3, [r7, #2]
 8007200:	041a      	lsls	r2, r3, #16
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	619a      	str	r2, [r3, #24]
}
 8007206:	bf00      	nop
 8007208:	370c      	adds	r7, #12
 800720a:	46bd      	mov	sp, r7
 800720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007210:	4770      	bx	lr
	...

08007214 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b082      	sub	sp, #8
 8007218:	af00      	add	r7, sp, #0
 800721a:	4603      	mov	r3, r0
 800721c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800721e:	4b08      	ldr	r3, [pc, #32]	; (8007240 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007220:	695a      	ldr	r2, [r3, #20]
 8007222:	88fb      	ldrh	r3, [r7, #6]
 8007224:	4013      	ands	r3, r2
 8007226:	2b00      	cmp	r3, #0
 8007228:	d006      	beq.n	8007238 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800722a:	4a05      	ldr	r2, [pc, #20]	; (8007240 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800722c:	88fb      	ldrh	r3, [r7, #6]
 800722e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007230:	88fb      	ldrh	r3, [r7, #6]
 8007232:	4618      	mov	r0, r3
 8007234:	f7fd fd2e 	bl	8004c94 <HAL_GPIO_EXTI_Callback>
  }
}
 8007238:	bf00      	nop
 800723a:	3708      	adds	r7, #8
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}
 8007240:	40013c00 	.word	0x40013c00

08007244 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b084      	sub	sp, #16
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d101      	bne.n	8007256 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007252:	2301      	movs	r3, #1
 8007254:	e12b      	b.n	80074ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800725c:	b2db      	uxtb	r3, r3
 800725e:	2b00      	cmp	r3, #0
 8007260:	d106      	bne.n	8007270 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2200      	movs	r2, #0
 8007266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f7fe f9fc 	bl	8005668 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2224      	movs	r2, #36	; 0x24
 8007274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	681a      	ldr	r2, [r3, #0]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f022 0201 	bic.w	r2, r2, #1
 8007286:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007296:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80072a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80072a8:	f002 fe5a 	bl	8009f60 <HAL_RCC_GetPCLK1Freq>
 80072ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	4a81      	ldr	r2, [pc, #516]	; (80074b8 <HAL_I2C_Init+0x274>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d807      	bhi.n	80072c8 <HAL_I2C_Init+0x84>
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	4a80      	ldr	r2, [pc, #512]	; (80074bc <HAL_I2C_Init+0x278>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	bf94      	ite	ls
 80072c0:	2301      	movls	r3, #1
 80072c2:	2300      	movhi	r3, #0
 80072c4:	b2db      	uxtb	r3, r3
 80072c6:	e006      	b.n	80072d6 <HAL_I2C_Init+0x92>
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	4a7d      	ldr	r2, [pc, #500]	; (80074c0 <HAL_I2C_Init+0x27c>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	bf94      	ite	ls
 80072d0:	2301      	movls	r3, #1
 80072d2:	2300      	movhi	r3, #0
 80072d4:	b2db      	uxtb	r3, r3
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d001      	beq.n	80072de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80072da:	2301      	movs	r3, #1
 80072dc:	e0e7      	b.n	80074ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	4a78      	ldr	r2, [pc, #480]	; (80074c4 <HAL_I2C_Init+0x280>)
 80072e2:	fba2 2303 	umull	r2, r3, r2, r3
 80072e6:	0c9b      	lsrs	r3, r3, #18
 80072e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	68ba      	ldr	r2, [r7, #8]
 80072fa:	430a      	orrs	r2, r1
 80072fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	6a1b      	ldr	r3, [r3, #32]
 8007304:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	685b      	ldr	r3, [r3, #4]
 800730c:	4a6a      	ldr	r2, [pc, #424]	; (80074b8 <HAL_I2C_Init+0x274>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d802      	bhi.n	8007318 <HAL_I2C_Init+0xd4>
 8007312:	68bb      	ldr	r3, [r7, #8]
 8007314:	3301      	adds	r3, #1
 8007316:	e009      	b.n	800732c <HAL_I2C_Init+0xe8>
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800731e:	fb02 f303 	mul.w	r3, r2, r3
 8007322:	4a69      	ldr	r2, [pc, #420]	; (80074c8 <HAL_I2C_Init+0x284>)
 8007324:	fba2 2303 	umull	r2, r3, r2, r3
 8007328:	099b      	lsrs	r3, r3, #6
 800732a:	3301      	adds	r3, #1
 800732c:	687a      	ldr	r2, [r7, #4]
 800732e:	6812      	ldr	r2, [r2, #0]
 8007330:	430b      	orrs	r3, r1
 8007332:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	69db      	ldr	r3, [r3, #28]
 800733a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800733e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	495c      	ldr	r1, [pc, #368]	; (80074b8 <HAL_I2C_Init+0x274>)
 8007348:	428b      	cmp	r3, r1
 800734a:	d819      	bhi.n	8007380 <HAL_I2C_Init+0x13c>
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	1e59      	subs	r1, r3, #1
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	005b      	lsls	r3, r3, #1
 8007356:	fbb1 f3f3 	udiv	r3, r1, r3
 800735a:	1c59      	adds	r1, r3, #1
 800735c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007360:	400b      	ands	r3, r1
 8007362:	2b00      	cmp	r3, #0
 8007364:	d00a      	beq.n	800737c <HAL_I2C_Init+0x138>
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	1e59      	subs	r1, r3, #1
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	005b      	lsls	r3, r3, #1
 8007370:	fbb1 f3f3 	udiv	r3, r1, r3
 8007374:	3301      	adds	r3, #1
 8007376:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800737a:	e051      	b.n	8007420 <HAL_I2C_Init+0x1dc>
 800737c:	2304      	movs	r3, #4
 800737e:	e04f      	b.n	8007420 <HAL_I2C_Init+0x1dc>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	689b      	ldr	r3, [r3, #8]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d111      	bne.n	80073ac <HAL_I2C_Init+0x168>
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	1e58      	subs	r0, r3, #1
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6859      	ldr	r1, [r3, #4]
 8007390:	460b      	mov	r3, r1
 8007392:	005b      	lsls	r3, r3, #1
 8007394:	440b      	add	r3, r1
 8007396:	fbb0 f3f3 	udiv	r3, r0, r3
 800739a:	3301      	adds	r3, #1
 800739c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	bf0c      	ite	eq
 80073a4:	2301      	moveq	r3, #1
 80073a6:	2300      	movne	r3, #0
 80073a8:	b2db      	uxtb	r3, r3
 80073aa:	e012      	b.n	80073d2 <HAL_I2C_Init+0x18e>
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	1e58      	subs	r0, r3, #1
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6859      	ldr	r1, [r3, #4]
 80073b4:	460b      	mov	r3, r1
 80073b6:	009b      	lsls	r3, r3, #2
 80073b8:	440b      	add	r3, r1
 80073ba:	0099      	lsls	r1, r3, #2
 80073bc:	440b      	add	r3, r1
 80073be:	fbb0 f3f3 	udiv	r3, r0, r3
 80073c2:	3301      	adds	r3, #1
 80073c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	bf0c      	ite	eq
 80073cc:	2301      	moveq	r3, #1
 80073ce:	2300      	movne	r3, #0
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d001      	beq.n	80073da <HAL_I2C_Init+0x196>
 80073d6:	2301      	movs	r3, #1
 80073d8:	e022      	b.n	8007420 <HAL_I2C_Init+0x1dc>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	689b      	ldr	r3, [r3, #8]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d10e      	bne.n	8007400 <HAL_I2C_Init+0x1bc>
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	1e58      	subs	r0, r3, #1
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6859      	ldr	r1, [r3, #4]
 80073ea:	460b      	mov	r3, r1
 80073ec:	005b      	lsls	r3, r3, #1
 80073ee:	440b      	add	r3, r1
 80073f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80073f4:	3301      	adds	r3, #1
 80073f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80073fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80073fe:	e00f      	b.n	8007420 <HAL_I2C_Init+0x1dc>
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	1e58      	subs	r0, r3, #1
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6859      	ldr	r1, [r3, #4]
 8007408:	460b      	mov	r3, r1
 800740a:	009b      	lsls	r3, r3, #2
 800740c:	440b      	add	r3, r1
 800740e:	0099      	lsls	r1, r3, #2
 8007410:	440b      	add	r3, r1
 8007412:	fbb0 f3f3 	udiv	r3, r0, r3
 8007416:	3301      	adds	r3, #1
 8007418:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800741c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007420:	6879      	ldr	r1, [r7, #4]
 8007422:	6809      	ldr	r1, [r1, #0]
 8007424:	4313      	orrs	r3, r2
 8007426:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	69da      	ldr	r2, [r3, #28]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6a1b      	ldr	r3, [r3, #32]
 800743a:	431a      	orrs	r2, r3
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	430a      	orrs	r2, r1
 8007442:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	689b      	ldr	r3, [r3, #8]
 800744a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800744e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007452:	687a      	ldr	r2, [r7, #4]
 8007454:	6911      	ldr	r1, [r2, #16]
 8007456:	687a      	ldr	r2, [r7, #4]
 8007458:	68d2      	ldr	r2, [r2, #12]
 800745a:	4311      	orrs	r1, r2
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	6812      	ldr	r2, [r2, #0]
 8007460:	430b      	orrs	r3, r1
 8007462:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	68db      	ldr	r3, [r3, #12]
 800746a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	695a      	ldr	r2, [r3, #20]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	699b      	ldr	r3, [r3, #24]
 8007476:	431a      	orrs	r2, r3
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	430a      	orrs	r2, r1
 800747e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	681a      	ldr	r2, [r3, #0]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f042 0201 	orr.w	r2, r2, #1
 800748e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2200      	movs	r2, #0
 8007494:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2220      	movs	r2, #32
 800749a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2200      	movs	r2, #0
 80074a2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2200      	movs	r2, #0
 80074a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80074ac:	2300      	movs	r3, #0
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	3710      	adds	r7, #16
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}
 80074b6:	bf00      	nop
 80074b8:	000186a0 	.word	0x000186a0
 80074bc:	001e847f 	.word	0x001e847f
 80074c0:	003d08ff 	.word	0x003d08ff
 80074c4:	431bde83 	.word	0x431bde83
 80074c8:	10624dd3 	.word	0x10624dd3

080074cc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b082      	sub	sp, #8
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d101      	bne.n	80074de <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80074da:	2301      	movs	r3, #1
 80074dc:	e021      	b.n	8007522 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2224      	movs	r2, #36	; 0x24
 80074e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f022 0201 	bic.w	r2, r2, #1
 80074f4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f7fe f934 	bl	8005764 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2200      	movs	r2, #0
 800750e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2200      	movs	r2, #0
 8007514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2200      	movs	r2, #0
 800751c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007520:	2300      	movs	r3, #0
}
 8007522:	4618      	mov	r0, r3
 8007524:	3708      	adds	r7, #8
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}
	...

0800752c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b088      	sub	sp, #32
 8007530:	af02      	add	r7, sp, #8
 8007532:	60f8      	str	r0, [r7, #12]
 8007534:	607a      	str	r2, [r7, #4]
 8007536:	461a      	mov	r2, r3
 8007538:	460b      	mov	r3, r1
 800753a:	817b      	strh	r3, [r7, #10]
 800753c:	4613      	mov	r3, r2
 800753e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007540:	f7fe fe66 	bl	8006210 <HAL_GetTick>
 8007544:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800754c:	b2db      	uxtb	r3, r3
 800754e:	2b20      	cmp	r3, #32
 8007550:	f040 80e0 	bne.w	8007714 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007554:	697b      	ldr	r3, [r7, #20]
 8007556:	9300      	str	r3, [sp, #0]
 8007558:	2319      	movs	r3, #25
 800755a:	2201      	movs	r2, #1
 800755c:	4970      	ldr	r1, [pc, #448]	; (8007720 <HAL_I2C_Master_Transmit+0x1f4>)
 800755e:	68f8      	ldr	r0, [r7, #12]
 8007560:	f000 fe10 	bl	8008184 <I2C_WaitOnFlagUntilTimeout>
 8007564:	4603      	mov	r3, r0
 8007566:	2b00      	cmp	r3, #0
 8007568:	d001      	beq.n	800756e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800756a:	2302      	movs	r3, #2
 800756c:	e0d3      	b.n	8007716 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007574:	2b01      	cmp	r3, #1
 8007576:	d101      	bne.n	800757c <HAL_I2C_Master_Transmit+0x50>
 8007578:	2302      	movs	r3, #2
 800757a:	e0cc      	b.n	8007716 <HAL_I2C_Master_Transmit+0x1ea>
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	2201      	movs	r2, #1
 8007580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f003 0301 	and.w	r3, r3, #1
 800758e:	2b01      	cmp	r3, #1
 8007590:	d007      	beq.n	80075a2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	681a      	ldr	r2, [r3, #0]
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f042 0201 	orr.w	r2, r2, #1
 80075a0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	681a      	ldr	r2, [r3, #0]
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80075b0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	2221      	movs	r2, #33	; 0x21
 80075b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2210      	movs	r2, #16
 80075be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2200      	movs	r2, #0
 80075c6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	687a      	ldr	r2, [r7, #4]
 80075cc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	893a      	ldrh	r2, [r7, #8]
 80075d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075d8:	b29a      	uxth	r2, r3
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	4a50      	ldr	r2, [pc, #320]	; (8007724 <HAL_I2C_Master_Transmit+0x1f8>)
 80075e2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80075e4:	8979      	ldrh	r1, [r7, #10]
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	6a3a      	ldr	r2, [r7, #32]
 80075ea:	68f8      	ldr	r0, [r7, #12]
 80075ec:	f000 fbca 	bl	8007d84 <I2C_MasterRequestWrite>
 80075f0:	4603      	mov	r3, r0
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d001      	beq.n	80075fa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80075f6:	2301      	movs	r3, #1
 80075f8:	e08d      	b.n	8007716 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80075fa:	2300      	movs	r3, #0
 80075fc:	613b      	str	r3, [r7, #16]
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	695b      	ldr	r3, [r3, #20]
 8007604:	613b      	str	r3, [r7, #16]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	699b      	ldr	r3, [r3, #24]
 800760c:	613b      	str	r3, [r7, #16]
 800760e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007610:	e066      	b.n	80076e0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007612:	697a      	ldr	r2, [r7, #20]
 8007614:	6a39      	ldr	r1, [r7, #32]
 8007616:	68f8      	ldr	r0, [r7, #12]
 8007618:	f000 fe8a 	bl	8008330 <I2C_WaitOnTXEFlagUntilTimeout>
 800761c:	4603      	mov	r3, r0
 800761e:	2b00      	cmp	r3, #0
 8007620:	d00d      	beq.n	800763e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007626:	2b04      	cmp	r3, #4
 8007628:	d107      	bne.n	800763a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681a      	ldr	r2, [r3, #0]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007638:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800763a:	2301      	movs	r3, #1
 800763c:	e06b      	b.n	8007716 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007642:	781a      	ldrb	r2, [r3, #0]
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800764e:	1c5a      	adds	r2, r3, #1
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007658:	b29b      	uxth	r3, r3
 800765a:	3b01      	subs	r3, #1
 800765c:	b29a      	uxth	r2, r3
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007666:	3b01      	subs	r3, #1
 8007668:	b29a      	uxth	r2, r3
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	695b      	ldr	r3, [r3, #20]
 8007674:	f003 0304 	and.w	r3, r3, #4
 8007678:	2b04      	cmp	r3, #4
 800767a:	d11b      	bne.n	80076b4 <HAL_I2C_Master_Transmit+0x188>
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007680:	2b00      	cmp	r3, #0
 8007682:	d017      	beq.n	80076b4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007688:	781a      	ldrb	r2, [r3, #0]
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007694:	1c5a      	adds	r2, r3, #1
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800769e:	b29b      	uxth	r3, r3
 80076a0:	3b01      	subs	r3, #1
 80076a2:	b29a      	uxth	r2, r3
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076ac:	3b01      	subs	r3, #1
 80076ae:	b29a      	uxth	r2, r3
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80076b4:	697a      	ldr	r2, [r7, #20]
 80076b6:	6a39      	ldr	r1, [r7, #32]
 80076b8:	68f8      	ldr	r0, [r7, #12]
 80076ba:	f000 fe7a 	bl	80083b2 <I2C_WaitOnBTFFlagUntilTimeout>
 80076be:	4603      	mov	r3, r0
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d00d      	beq.n	80076e0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076c8:	2b04      	cmp	r3, #4
 80076ca:	d107      	bne.n	80076dc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	681a      	ldr	r2, [r3, #0]
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076da:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80076dc:	2301      	movs	r3, #1
 80076de:	e01a      	b.n	8007716 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d194      	bne.n	8007612 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	681a      	ldr	r2, [r3, #0]
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80076f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2220      	movs	r2, #32
 80076fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2200      	movs	r2, #0
 8007704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2200      	movs	r2, #0
 800770c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007710:	2300      	movs	r3, #0
 8007712:	e000      	b.n	8007716 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007714:	2302      	movs	r3, #2
  }
}
 8007716:	4618      	mov	r0, r3
 8007718:	3718      	adds	r7, #24
 800771a:	46bd      	mov	sp, r7
 800771c:	bd80      	pop	{r7, pc}
 800771e:	bf00      	nop
 8007720:	00100002 	.word	0x00100002
 8007724:	ffff0000 	.word	0xffff0000

08007728 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b088      	sub	sp, #32
 800772c:	af02      	add	r7, sp, #8
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	4608      	mov	r0, r1
 8007732:	4611      	mov	r1, r2
 8007734:	461a      	mov	r2, r3
 8007736:	4603      	mov	r3, r0
 8007738:	817b      	strh	r3, [r7, #10]
 800773a:	460b      	mov	r3, r1
 800773c:	813b      	strh	r3, [r7, #8]
 800773e:	4613      	mov	r3, r2
 8007740:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007742:	f7fe fd65 	bl	8006210 <HAL_GetTick>
 8007746:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800774e:	b2db      	uxtb	r3, r3
 8007750:	2b20      	cmp	r3, #32
 8007752:	f040 80d9 	bne.w	8007908 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	9300      	str	r3, [sp, #0]
 800775a:	2319      	movs	r3, #25
 800775c:	2201      	movs	r2, #1
 800775e:	496d      	ldr	r1, [pc, #436]	; (8007914 <HAL_I2C_Mem_Write+0x1ec>)
 8007760:	68f8      	ldr	r0, [r7, #12]
 8007762:	f000 fd0f 	bl	8008184 <I2C_WaitOnFlagUntilTimeout>
 8007766:	4603      	mov	r3, r0
 8007768:	2b00      	cmp	r3, #0
 800776a:	d001      	beq.n	8007770 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800776c:	2302      	movs	r3, #2
 800776e:	e0cc      	b.n	800790a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007776:	2b01      	cmp	r3, #1
 8007778:	d101      	bne.n	800777e <HAL_I2C_Mem_Write+0x56>
 800777a:	2302      	movs	r3, #2
 800777c:	e0c5      	b.n	800790a <HAL_I2C_Mem_Write+0x1e2>
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2201      	movs	r2, #1
 8007782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f003 0301 	and.w	r3, r3, #1
 8007790:	2b01      	cmp	r3, #1
 8007792:	d007      	beq.n	80077a4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	681a      	ldr	r2, [r3, #0]
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f042 0201 	orr.w	r2, r2, #1
 80077a2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	681a      	ldr	r2, [r3, #0]
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80077b2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	2221      	movs	r2, #33	; 0x21
 80077b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2240      	movs	r2, #64	; 0x40
 80077c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2200      	movs	r2, #0
 80077c8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	6a3a      	ldr	r2, [r7, #32]
 80077ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80077d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077da:	b29a      	uxth	r2, r3
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	4a4d      	ldr	r2, [pc, #308]	; (8007918 <HAL_I2C_Mem_Write+0x1f0>)
 80077e4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80077e6:	88f8      	ldrh	r0, [r7, #6]
 80077e8:	893a      	ldrh	r2, [r7, #8]
 80077ea:	8979      	ldrh	r1, [r7, #10]
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	9301      	str	r3, [sp, #4]
 80077f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077f2:	9300      	str	r3, [sp, #0]
 80077f4:	4603      	mov	r3, r0
 80077f6:	68f8      	ldr	r0, [r7, #12]
 80077f8:	f000 fb46 	bl	8007e88 <I2C_RequestMemoryWrite>
 80077fc:	4603      	mov	r3, r0
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d052      	beq.n	80078a8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	e081      	b.n	800790a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007806:	697a      	ldr	r2, [r7, #20]
 8007808:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800780a:	68f8      	ldr	r0, [r7, #12]
 800780c:	f000 fd90 	bl	8008330 <I2C_WaitOnTXEFlagUntilTimeout>
 8007810:	4603      	mov	r3, r0
 8007812:	2b00      	cmp	r3, #0
 8007814:	d00d      	beq.n	8007832 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800781a:	2b04      	cmp	r3, #4
 800781c:	d107      	bne.n	800782e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	681a      	ldr	r2, [r3, #0]
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800782c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800782e:	2301      	movs	r3, #1
 8007830:	e06b      	b.n	800790a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007836:	781a      	ldrb	r2, [r3, #0]
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007842:	1c5a      	adds	r2, r3, #1
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800784c:	3b01      	subs	r3, #1
 800784e:	b29a      	uxth	r2, r3
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007858:	b29b      	uxth	r3, r3
 800785a:	3b01      	subs	r3, #1
 800785c:	b29a      	uxth	r2, r3
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	695b      	ldr	r3, [r3, #20]
 8007868:	f003 0304 	and.w	r3, r3, #4
 800786c:	2b04      	cmp	r3, #4
 800786e:	d11b      	bne.n	80078a8 <HAL_I2C_Mem_Write+0x180>
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007874:	2b00      	cmp	r3, #0
 8007876:	d017      	beq.n	80078a8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800787c:	781a      	ldrb	r2, [r3, #0]
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007888:	1c5a      	adds	r2, r3, #1
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007892:	3b01      	subs	r3, #1
 8007894:	b29a      	uxth	r2, r3
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800789e:	b29b      	uxth	r3, r3
 80078a0:	3b01      	subs	r3, #1
 80078a2:	b29a      	uxth	r2, r3
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d1aa      	bne.n	8007806 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078b0:	697a      	ldr	r2, [r7, #20]
 80078b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80078b4:	68f8      	ldr	r0, [r7, #12]
 80078b6:	f000 fd7c 	bl	80083b2 <I2C_WaitOnBTFFlagUntilTimeout>
 80078ba:	4603      	mov	r3, r0
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d00d      	beq.n	80078dc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078c4:	2b04      	cmp	r3, #4
 80078c6:	d107      	bne.n	80078d8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	681a      	ldr	r2, [r3, #0]
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078d6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	e016      	b.n	800790a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	681a      	ldr	r2, [r3, #0]
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	2220      	movs	r2, #32
 80078f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	2200      	movs	r2, #0
 80078f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	2200      	movs	r2, #0
 8007900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007904:	2300      	movs	r3, #0
 8007906:	e000      	b.n	800790a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007908:	2302      	movs	r3, #2
  }
}
 800790a:	4618      	mov	r0, r3
 800790c:	3718      	adds	r7, #24
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	bf00      	nop
 8007914:	00100002 	.word	0x00100002
 8007918:	ffff0000 	.word	0xffff0000

0800791c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b08c      	sub	sp, #48	; 0x30
 8007920:	af02      	add	r7, sp, #8
 8007922:	60f8      	str	r0, [r7, #12]
 8007924:	4608      	mov	r0, r1
 8007926:	4611      	mov	r1, r2
 8007928:	461a      	mov	r2, r3
 800792a:	4603      	mov	r3, r0
 800792c:	817b      	strh	r3, [r7, #10]
 800792e:	460b      	mov	r3, r1
 8007930:	813b      	strh	r3, [r7, #8]
 8007932:	4613      	mov	r3, r2
 8007934:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007936:	f7fe fc6b 	bl	8006210 <HAL_GetTick>
 800793a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007942:	b2db      	uxtb	r3, r3
 8007944:	2b20      	cmp	r3, #32
 8007946:	f040 8208 	bne.w	8007d5a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800794a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800794c:	9300      	str	r3, [sp, #0]
 800794e:	2319      	movs	r3, #25
 8007950:	2201      	movs	r2, #1
 8007952:	497b      	ldr	r1, [pc, #492]	; (8007b40 <HAL_I2C_Mem_Read+0x224>)
 8007954:	68f8      	ldr	r0, [r7, #12]
 8007956:	f000 fc15 	bl	8008184 <I2C_WaitOnFlagUntilTimeout>
 800795a:	4603      	mov	r3, r0
 800795c:	2b00      	cmp	r3, #0
 800795e:	d001      	beq.n	8007964 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007960:	2302      	movs	r3, #2
 8007962:	e1fb      	b.n	8007d5c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800796a:	2b01      	cmp	r3, #1
 800796c:	d101      	bne.n	8007972 <HAL_I2C_Mem_Read+0x56>
 800796e:	2302      	movs	r3, #2
 8007970:	e1f4      	b.n	8007d5c <HAL_I2C_Mem_Read+0x440>
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2201      	movs	r2, #1
 8007976:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f003 0301 	and.w	r3, r3, #1
 8007984:	2b01      	cmp	r3, #1
 8007986:	d007      	beq.n	8007998 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	681a      	ldr	r2, [r3, #0]
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f042 0201 	orr.w	r2, r2, #1
 8007996:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80079a6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	2222      	movs	r2, #34	; 0x22
 80079ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2240      	movs	r2, #64	; 0x40
 80079b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2200      	movs	r2, #0
 80079bc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079c2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80079c8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079ce:	b29a      	uxth	r2, r3
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	4a5b      	ldr	r2, [pc, #364]	; (8007b44 <HAL_I2C_Mem_Read+0x228>)
 80079d8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80079da:	88f8      	ldrh	r0, [r7, #6]
 80079dc:	893a      	ldrh	r2, [r7, #8]
 80079de:	8979      	ldrh	r1, [r7, #10]
 80079e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079e2:	9301      	str	r3, [sp, #4]
 80079e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079e6:	9300      	str	r3, [sp, #0]
 80079e8:	4603      	mov	r3, r0
 80079ea:	68f8      	ldr	r0, [r7, #12]
 80079ec:	f000 fae2 	bl	8007fb4 <I2C_RequestMemoryRead>
 80079f0:	4603      	mov	r3, r0
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d001      	beq.n	80079fa <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80079f6:	2301      	movs	r3, #1
 80079f8:	e1b0      	b.n	8007d5c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d113      	bne.n	8007a2a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a02:	2300      	movs	r3, #0
 8007a04:	623b      	str	r3, [r7, #32]
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	695b      	ldr	r3, [r3, #20]
 8007a0c:	623b      	str	r3, [r7, #32]
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	699b      	ldr	r3, [r3, #24]
 8007a14:	623b      	str	r3, [r7, #32]
 8007a16:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a26:	601a      	str	r2, [r3, #0]
 8007a28:	e184      	b.n	8007d34 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	d11b      	bne.n	8007a6a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	681a      	ldr	r2, [r3, #0]
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a40:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a42:	2300      	movs	r3, #0
 8007a44:	61fb      	str	r3, [r7, #28]
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	695b      	ldr	r3, [r3, #20]
 8007a4c:	61fb      	str	r3, [r7, #28]
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	699b      	ldr	r3, [r3, #24]
 8007a54:	61fb      	str	r3, [r7, #28]
 8007a56:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	681a      	ldr	r2, [r3, #0]
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a66:	601a      	str	r2, [r3, #0]
 8007a68:	e164      	b.n	8007d34 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a6e:	2b02      	cmp	r3, #2
 8007a70:	d11b      	bne.n	8007aaa <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	681a      	ldr	r2, [r3, #0]
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a80:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	681a      	ldr	r2, [r3, #0]
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a90:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a92:	2300      	movs	r3, #0
 8007a94:	61bb      	str	r3, [r7, #24]
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	695b      	ldr	r3, [r3, #20]
 8007a9c:	61bb      	str	r3, [r7, #24]
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	699b      	ldr	r3, [r3, #24]
 8007aa4:	61bb      	str	r3, [r7, #24]
 8007aa6:	69bb      	ldr	r3, [r7, #24]
 8007aa8:	e144      	b.n	8007d34 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007aaa:	2300      	movs	r3, #0
 8007aac:	617b      	str	r3, [r7, #20]
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	695b      	ldr	r3, [r3, #20]
 8007ab4:	617b      	str	r3, [r7, #20]
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	699b      	ldr	r3, [r3, #24]
 8007abc:	617b      	str	r3, [r7, #20]
 8007abe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007ac0:	e138      	b.n	8007d34 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ac6:	2b03      	cmp	r3, #3
 8007ac8:	f200 80f1 	bhi.w	8007cae <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d123      	bne.n	8007b1c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007ad4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ad6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007ad8:	68f8      	ldr	r0, [r7, #12]
 8007ada:	f000 fcab 	bl	8008434 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007ade:	4603      	mov	r3, r0
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d001      	beq.n	8007ae8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	e139      	b.n	8007d5c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	691a      	ldr	r2, [r3, #16]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007af2:	b2d2      	uxtb	r2, r2
 8007af4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007afa:	1c5a      	adds	r2, r3, #1
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b04:	3b01      	subs	r3, #1
 8007b06:	b29a      	uxth	r2, r3
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b10:	b29b      	uxth	r3, r3
 8007b12:	3b01      	subs	r3, #1
 8007b14:	b29a      	uxth	r2, r3
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007b1a:	e10b      	b.n	8007d34 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b20:	2b02      	cmp	r3, #2
 8007b22:	d14e      	bne.n	8007bc2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b26:	9300      	str	r3, [sp, #0]
 8007b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	4906      	ldr	r1, [pc, #24]	; (8007b48 <HAL_I2C_Mem_Read+0x22c>)
 8007b2e:	68f8      	ldr	r0, [r7, #12]
 8007b30:	f000 fb28 	bl	8008184 <I2C_WaitOnFlagUntilTimeout>
 8007b34:	4603      	mov	r3, r0
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d008      	beq.n	8007b4c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	e10e      	b.n	8007d5c <HAL_I2C_Mem_Read+0x440>
 8007b3e:	bf00      	nop
 8007b40:	00100002 	.word	0x00100002
 8007b44:	ffff0000 	.word	0xffff0000
 8007b48:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	681a      	ldr	r2, [r3, #0]
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	691a      	ldr	r2, [r3, #16]
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b66:	b2d2      	uxtb	r2, r2
 8007b68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b6e:	1c5a      	adds	r2, r3, #1
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b78:	3b01      	subs	r3, #1
 8007b7a:	b29a      	uxth	r2, r3
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b84:	b29b      	uxth	r3, r3
 8007b86:	3b01      	subs	r3, #1
 8007b88:	b29a      	uxth	r2, r3
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	691a      	ldr	r2, [r3, #16]
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b98:	b2d2      	uxtb	r2, r2
 8007b9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba0:	1c5a      	adds	r2, r3, #1
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007baa:	3b01      	subs	r3, #1
 8007bac:	b29a      	uxth	r2, r3
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bb6:	b29b      	uxth	r3, r3
 8007bb8:	3b01      	subs	r3, #1
 8007bba:	b29a      	uxth	r2, r3
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007bc0:	e0b8      	b.n	8007d34 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc4:	9300      	str	r3, [sp, #0]
 8007bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bc8:	2200      	movs	r2, #0
 8007bca:	4966      	ldr	r1, [pc, #408]	; (8007d64 <HAL_I2C_Mem_Read+0x448>)
 8007bcc:	68f8      	ldr	r0, [r7, #12]
 8007bce:	f000 fad9 	bl	8008184 <I2C_WaitOnFlagUntilTimeout>
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d001      	beq.n	8007bdc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	e0bf      	b.n	8007d5c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	681a      	ldr	r2, [r3, #0]
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007bea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	691a      	ldr	r2, [r3, #16]
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bf6:	b2d2      	uxtb	r2, r2
 8007bf8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bfe:	1c5a      	adds	r2, r3, #1
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c08:	3b01      	subs	r3, #1
 8007c0a:	b29a      	uxth	r2, r3
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c14:	b29b      	uxth	r3, r3
 8007c16:	3b01      	subs	r3, #1
 8007c18:	b29a      	uxth	r2, r3
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c20:	9300      	str	r3, [sp, #0]
 8007c22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c24:	2200      	movs	r2, #0
 8007c26:	494f      	ldr	r1, [pc, #316]	; (8007d64 <HAL_I2C_Mem_Read+0x448>)
 8007c28:	68f8      	ldr	r0, [r7, #12]
 8007c2a:	f000 faab 	bl	8008184 <I2C_WaitOnFlagUntilTimeout>
 8007c2e:	4603      	mov	r3, r0
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d001      	beq.n	8007c38 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007c34:	2301      	movs	r3, #1
 8007c36:	e091      	b.n	8007d5c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	681a      	ldr	r2, [r3, #0]
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c46:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	691a      	ldr	r2, [r3, #16]
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c52:	b2d2      	uxtb	r2, r2
 8007c54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c5a:	1c5a      	adds	r2, r3, #1
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c64:	3b01      	subs	r3, #1
 8007c66:	b29a      	uxth	r2, r3
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c70:	b29b      	uxth	r3, r3
 8007c72:	3b01      	subs	r3, #1
 8007c74:	b29a      	uxth	r2, r3
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	691a      	ldr	r2, [r3, #16]
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c84:	b2d2      	uxtb	r2, r2
 8007c86:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c8c:	1c5a      	adds	r2, r3, #1
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c96:	3b01      	subs	r3, #1
 8007c98:	b29a      	uxth	r2, r3
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ca2:	b29b      	uxth	r3, r3
 8007ca4:	3b01      	subs	r3, #1
 8007ca6:	b29a      	uxth	r2, r3
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007cac:	e042      	b.n	8007d34 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007cae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007cb0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007cb2:	68f8      	ldr	r0, [r7, #12]
 8007cb4:	f000 fbbe 	bl	8008434 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007cb8:	4603      	mov	r3, r0
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d001      	beq.n	8007cc2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	e04c      	b.n	8007d5c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	691a      	ldr	r2, [r3, #16]
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ccc:	b2d2      	uxtb	r2, r2
 8007cce:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cd4:	1c5a      	adds	r2, r3, #1
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cde:	3b01      	subs	r3, #1
 8007ce0:	b29a      	uxth	r2, r3
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cea:	b29b      	uxth	r3, r3
 8007cec:	3b01      	subs	r3, #1
 8007cee:	b29a      	uxth	r2, r3
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	695b      	ldr	r3, [r3, #20]
 8007cfa:	f003 0304 	and.w	r3, r3, #4
 8007cfe:	2b04      	cmp	r3, #4
 8007d00:	d118      	bne.n	8007d34 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	691a      	ldr	r2, [r3, #16]
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d0c:	b2d2      	uxtb	r2, r2
 8007d0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d14:	1c5a      	adds	r2, r3, #1
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d1e:	3b01      	subs	r3, #1
 8007d20:	b29a      	uxth	r2, r3
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d2a:	b29b      	uxth	r3, r3
 8007d2c:	3b01      	subs	r3, #1
 8007d2e:	b29a      	uxth	r2, r3
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	f47f aec2 	bne.w	8007ac2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2220      	movs	r2, #32
 8007d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2200      	movs	r2, #0
 8007d4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	2200      	movs	r2, #0
 8007d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007d56:	2300      	movs	r3, #0
 8007d58:	e000      	b.n	8007d5c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007d5a:	2302      	movs	r3, #2
  }
}
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	3728      	adds	r7, #40	; 0x28
 8007d60:	46bd      	mov	sp, r7
 8007d62:	bd80      	pop	{r7, pc}
 8007d64:	00010004 	.word	0x00010004

08007d68 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b083      	sub	sp, #12
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d76:	b2db      	uxtb	r3, r3
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	370c      	adds	r7, #12
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d82:	4770      	bx	lr

08007d84 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007d84:	b580      	push	{r7, lr}
 8007d86:	b088      	sub	sp, #32
 8007d88:	af02      	add	r7, sp, #8
 8007d8a:	60f8      	str	r0, [r7, #12]
 8007d8c:	607a      	str	r2, [r7, #4]
 8007d8e:	603b      	str	r3, [r7, #0]
 8007d90:	460b      	mov	r3, r1
 8007d92:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d98:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	2b08      	cmp	r3, #8
 8007d9e:	d006      	beq.n	8007dae <I2C_MasterRequestWrite+0x2a>
 8007da0:	697b      	ldr	r3, [r7, #20]
 8007da2:	2b01      	cmp	r3, #1
 8007da4:	d003      	beq.n	8007dae <I2C_MasterRequestWrite+0x2a>
 8007da6:	697b      	ldr	r3, [r7, #20]
 8007da8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007dac:	d108      	bne.n	8007dc0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	681a      	ldr	r2, [r3, #0]
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007dbc:	601a      	str	r2, [r3, #0]
 8007dbe:	e00b      	b.n	8007dd8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dc4:	2b12      	cmp	r3, #18
 8007dc6:	d107      	bne.n	8007dd8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	681a      	ldr	r2, [r3, #0]
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007dd6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	9300      	str	r3, [sp, #0]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2200      	movs	r2, #0
 8007de0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007de4:	68f8      	ldr	r0, [r7, #12]
 8007de6:	f000 f9cd 	bl	8008184 <I2C_WaitOnFlagUntilTimeout>
 8007dea:	4603      	mov	r3, r0
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d00d      	beq.n	8007e0c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007dfe:	d103      	bne.n	8007e08 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e06:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007e08:	2303      	movs	r3, #3
 8007e0a:	e035      	b.n	8007e78 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	691b      	ldr	r3, [r3, #16]
 8007e10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007e14:	d108      	bne.n	8007e28 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007e16:	897b      	ldrh	r3, [r7, #10]
 8007e18:	b2db      	uxtb	r3, r3
 8007e1a:	461a      	mov	r2, r3
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007e24:	611a      	str	r2, [r3, #16]
 8007e26:	e01b      	b.n	8007e60 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007e28:	897b      	ldrh	r3, [r7, #10]
 8007e2a:	11db      	asrs	r3, r3, #7
 8007e2c:	b2db      	uxtb	r3, r3
 8007e2e:	f003 0306 	and.w	r3, r3, #6
 8007e32:	b2db      	uxtb	r3, r3
 8007e34:	f063 030f 	orn	r3, r3, #15
 8007e38:	b2da      	uxtb	r2, r3
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	687a      	ldr	r2, [r7, #4]
 8007e44:	490e      	ldr	r1, [pc, #56]	; (8007e80 <I2C_MasterRequestWrite+0xfc>)
 8007e46:	68f8      	ldr	r0, [r7, #12]
 8007e48:	f000 f9f3 	bl	8008232 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d001      	beq.n	8007e56 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007e52:	2301      	movs	r3, #1
 8007e54:	e010      	b.n	8007e78 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007e56:	897b      	ldrh	r3, [r7, #10]
 8007e58:	b2da      	uxtb	r2, r3
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	687a      	ldr	r2, [r7, #4]
 8007e64:	4907      	ldr	r1, [pc, #28]	; (8007e84 <I2C_MasterRequestWrite+0x100>)
 8007e66:	68f8      	ldr	r0, [r7, #12]
 8007e68:	f000 f9e3 	bl	8008232 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d001      	beq.n	8007e76 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007e72:	2301      	movs	r3, #1
 8007e74:	e000      	b.n	8007e78 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007e76:	2300      	movs	r3, #0
}
 8007e78:	4618      	mov	r0, r3
 8007e7a:	3718      	adds	r7, #24
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bd80      	pop	{r7, pc}
 8007e80:	00010008 	.word	0x00010008
 8007e84:	00010002 	.word	0x00010002

08007e88 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b088      	sub	sp, #32
 8007e8c:	af02      	add	r7, sp, #8
 8007e8e:	60f8      	str	r0, [r7, #12]
 8007e90:	4608      	mov	r0, r1
 8007e92:	4611      	mov	r1, r2
 8007e94:	461a      	mov	r2, r3
 8007e96:	4603      	mov	r3, r0
 8007e98:	817b      	strh	r3, [r7, #10]
 8007e9a:	460b      	mov	r3, r1
 8007e9c:	813b      	strh	r3, [r7, #8]
 8007e9e:	4613      	mov	r3, r2
 8007ea0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	681a      	ldr	r2, [r3, #0]
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007eb0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eb4:	9300      	str	r3, [sp, #0]
 8007eb6:	6a3b      	ldr	r3, [r7, #32]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007ebe:	68f8      	ldr	r0, [r7, #12]
 8007ec0:	f000 f960 	bl	8008184 <I2C_WaitOnFlagUntilTimeout>
 8007ec4:	4603      	mov	r3, r0
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d00d      	beq.n	8007ee6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ed4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ed8:	d103      	bne.n	8007ee2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007ee0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007ee2:	2303      	movs	r3, #3
 8007ee4:	e05f      	b.n	8007fa6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007ee6:	897b      	ldrh	r3, [r7, #10]
 8007ee8:	b2db      	uxtb	r3, r3
 8007eea:	461a      	mov	r2, r3
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007ef4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ef8:	6a3a      	ldr	r2, [r7, #32]
 8007efa:	492d      	ldr	r1, [pc, #180]	; (8007fb0 <I2C_RequestMemoryWrite+0x128>)
 8007efc:	68f8      	ldr	r0, [r7, #12]
 8007efe:	f000 f998 	bl	8008232 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007f02:	4603      	mov	r3, r0
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d001      	beq.n	8007f0c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	e04c      	b.n	8007fa6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	617b      	str	r3, [r7, #20]
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	695b      	ldr	r3, [r3, #20]
 8007f16:	617b      	str	r3, [r7, #20]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	699b      	ldr	r3, [r3, #24]
 8007f1e:	617b      	str	r3, [r7, #20]
 8007f20:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f24:	6a39      	ldr	r1, [r7, #32]
 8007f26:	68f8      	ldr	r0, [r7, #12]
 8007f28:	f000 fa02 	bl	8008330 <I2C_WaitOnTXEFlagUntilTimeout>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d00d      	beq.n	8007f4e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f36:	2b04      	cmp	r3, #4
 8007f38:	d107      	bne.n	8007f4a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	681a      	ldr	r2, [r3, #0]
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f48:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e02b      	b.n	8007fa6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007f4e:	88fb      	ldrh	r3, [r7, #6]
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d105      	bne.n	8007f60 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007f54:	893b      	ldrh	r3, [r7, #8]
 8007f56:	b2da      	uxtb	r2, r3
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	611a      	str	r2, [r3, #16]
 8007f5e:	e021      	b.n	8007fa4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007f60:	893b      	ldrh	r3, [r7, #8]
 8007f62:	0a1b      	lsrs	r3, r3, #8
 8007f64:	b29b      	uxth	r3, r3
 8007f66:	b2da      	uxtb	r2, r3
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f70:	6a39      	ldr	r1, [r7, #32]
 8007f72:	68f8      	ldr	r0, [r7, #12]
 8007f74:	f000 f9dc 	bl	8008330 <I2C_WaitOnTXEFlagUntilTimeout>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d00d      	beq.n	8007f9a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f82:	2b04      	cmp	r3, #4
 8007f84:	d107      	bne.n	8007f96 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	681a      	ldr	r2, [r3, #0]
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f94:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007f96:	2301      	movs	r3, #1
 8007f98:	e005      	b.n	8007fa6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007f9a:	893b      	ldrh	r3, [r7, #8]
 8007f9c:	b2da      	uxtb	r2, r3
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007fa4:	2300      	movs	r3, #0
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	3718      	adds	r7, #24
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}
 8007fae:	bf00      	nop
 8007fb0:	00010002 	.word	0x00010002

08007fb4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b088      	sub	sp, #32
 8007fb8:	af02      	add	r7, sp, #8
 8007fba:	60f8      	str	r0, [r7, #12]
 8007fbc:	4608      	mov	r0, r1
 8007fbe:	4611      	mov	r1, r2
 8007fc0:	461a      	mov	r2, r3
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	817b      	strh	r3, [r7, #10]
 8007fc6:	460b      	mov	r3, r1
 8007fc8:	813b      	strh	r3, [r7, #8]
 8007fca:	4613      	mov	r3, r2
 8007fcc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	681a      	ldr	r2, [r3, #0]
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007fdc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	681a      	ldr	r2, [r3, #0]
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007fec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ff0:	9300      	str	r3, [sp, #0]
 8007ff2:	6a3b      	ldr	r3, [r7, #32]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007ffa:	68f8      	ldr	r0, [r7, #12]
 8007ffc:	f000 f8c2 	bl	8008184 <I2C_WaitOnFlagUntilTimeout>
 8008000:	4603      	mov	r3, r0
 8008002:	2b00      	cmp	r3, #0
 8008004:	d00d      	beq.n	8008022 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008010:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008014:	d103      	bne.n	800801e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	f44f 7200 	mov.w	r2, #512	; 0x200
 800801c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800801e:	2303      	movs	r3, #3
 8008020:	e0aa      	b.n	8008178 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008022:	897b      	ldrh	r3, [r7, #10]
 8008024:	b2db      	uxtb	r3, r3
 8008026:	461a      	mov	r2, r3
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008030:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008034:	6a3a      	ldr	r2, [r7, #32]
 8008036:	4952      	ldr	r1, [pc, #328]	; (8008180 <I2C_RequestMemoryRead+0x1cc>)
 8008038:	68f8      	ldr	r0, [r7, #12]
 800803a:	f000 f8fa 	bl	8008232 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800803e:	4603      	mov	r3, r0
 8008040:	2b00      	cmp	r3, #0
 8008042:	d001      	beq.n	8008048 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008044:	2301      	movs	r3, #1
 8008046:	e097      	b.n	8008178 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008048:	2300      	movs	r3, #0
 800804a:	617b      	str	r3, [r7, #20]
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	695b      	ldr	r3, [r3, #20]
 8008052:	617b      	str	r3, [r7, #20]
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	699b      	ldr	r3, [r3, #24]
 800805a:	617b      	str	r3, [r7, #20]
 800805c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800805e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008060:	6a39      	ldr	r1, [r7, #32]
 8008062:	68f8      	ldr	r0, [r7, #12]
 8008064:	f000 f964 	bl	8008330 <I2C_WaitOnTXEFlagUntilTimeout>
 8008068:	4603      	mov	r3, r0
 800806a:	2b00      	cmp	r3, #0
 800806c:	d00d      	beq.n	800808a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008072:	2b04      	cmp	r3, #4
 8008074:	d107      	bne.n	8008086 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	681a      	ldr	r2, [r3, #0]
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008084:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008086:	2301      	movs	r3, #1
 8008088:	e076      	b.n	8008178 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800808a:	88fb      	ldrh	r3, [r7, #6]
 800808c:	2b01      	cmp	r3, #1
 800808e:	d105      	bne.n	800809c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008090:	893b      	ldrh	r3, [r7, #8]
 8008092:	b2da      	uxtb	r2, r3
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	611a      	str	r2, [r3, #16]
 800809a:	e021      	b.n	80080e0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800809c:	893b      	ldrh	r3, [r7, #8]
 800809e:	0a1b      	lsrs	r3, r3, #8
 80080a0:	b29b      	uxth	r3, r3
 80080a2:	b2da      	uxtb	r2, r3
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80080aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080ac:	6a39      	ldr	r1, [r7, #32]
 80080ae:	68f8      	ldr	r0, [r7, #12]
 80080b0:	f000 f93e 	bl	8008330 <I2C_WaitOnTXEFlagUntilTimeout>
 80080b4:	4603      	mov	r3, r0
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d00d      	beq.n	80080d6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080be:	2b04      	cmp	r3, #4
 80080c0:	d107      	bne.n	80080d2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	681a      	ldr	r2, [r3, #0]
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80080d0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	e050      	b.n	8008178 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80080d6:	893b      	ldrh	r3, [r7, #8]
 80080d8:	b2da      	uxtb	r2, r3
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80080e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080e2:	6a39      	ldr	r1, [r7, #32]
 80080e4:	68f8      	ldr	r0, [r7, #12]
 80080e6:	f000 f923 	bl	8008330 <I2C_WaitOnTXEFlagUntilTimeout>
 80080ea:	4603      	mov	r3, r0
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d00d      	beq.n	800810c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080f4:	2b04      	cmp	r3, #4
 80080f6:	d107      	bne.n	8008108 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	681a      	ldr	r2, [r3, #0]
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008106:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008108:	2301      	movs	r3, #1
 800810a:	e035      	b.n	8008178 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	681a      	ldr	r2, [r3, #0]
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800811a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800811c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800811e:	9300      	str	r3, [sp, #0]
 8008120:	6a3b      	ldr	r3, [r7, #32]
 8008122:	2200      	movs	r2, #0
 8008124:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008128:	68f8      	ldr	r0, [r7, #12]
 800812a:	f000 f82b 	bl	8008184 <I2C_WaitOnFlagUntilTimeout>
 800812e:	4603      	mov	r3, r0
 8008130:	2b00      	cmp	r3, #0
 8008132:	d00d      	beq.n	8008150 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800813e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008142:	d103      	bne.n	800814c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	f44f 7200 	mov.w	r2, #512	; 0x200
 800814a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800814c:	2303      	movs	r3, #3
 800814e:	e013      	b.n	8008178 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008150:	897b      	ldrh	r3, [r7, #10]
 8008152:	b2db      	uxtb	r3, r3
 8008154:	f043 0301 	orr.w	r3, r3, #1
 8008158:	b2da      	uxtb	r2, r3
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008162:	6a3a      	ldr	r2, [r7, #32]
 8008164:	4906      	ldr	r1, [pc, #24]	; (8008180 <I2C_RequestMemoryRead+0x1cc>)
 8008166:	68f8      	ldr	r0, [r7, #12]
 8008168:	f000 f863 	bl	8008232 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800816c:	4603      	mov	r3, r0
 800816e:	2b00      	cmp	r3, #0
 8008170:	d001      	beq.n	8008176 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008172:	2301      	movs	r3, #1
 8008174:	e000      	b.n	8008178 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8008176:	2300      	movs	r3, #0
}
 8008178:	4618      	mov	r0, r3
 800817a:	3718      	adds	r7, #24
 800817c:	46bd      	mov	sp, r7
 800817e:	bd80      	pop	{r7, pc}
 8008180:	00010002 	.word	0x00010002

08008184 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b084      	sub	sp, #16
 8008188:	af00      	add	r7, sp, #0
 800818a:	60f8      	str	r0, [r7, #12]
 800818c:	60b9      	str	r1, [r7, #8]
 800818e:	603b      	str	r3, [r7, #0]
 8008190:	4613      	mov	r3, r2
 8008192:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008194:	e025      	b.n	80081e2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800819c:	d021      	beq.n	80081e2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800819e:	f7fe f837 	bl	8006210 <HAL_GetTick>
 80081a2:	4602      	mov	r2, r0
 80081a4:	69bb      	ldr	r3, [r7, #24]
 80081a6:	1ad3      	subs	r3, r2, r3
 80081a8:	683a      	ldr	r2, [r7, #0]
 80081aa:	429a      	cmp	r2, r3
 80081ac:	d302      	bcc.n	80081b4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d116      	bne.n	80081e2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2200      	movs	r2, #0
 80081b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	2220      	movs	r2, #32
 80081be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2200      	movs	r2, #0
 80081c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ce:	f043 0220 	orr.w	r2, r3, #32
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	2200      	movs	r2, #0
 80081da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80081de:	2301      	movs	r3, #1
 80081e0:	e023      	b.n	800822a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	0c1b      	lsrs	r3, r3, #16
 80081e6:	b2db      	uxtb	r3, r3
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d10d      	bne.n	8008208 <I2C_WaitOnFlagUntilTimeout+0x84>
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	695b      	ldr	r3, [r3, #20]
 80081f2:	43da      	mvns	r2, r3
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	4013      	ands	r3, r2
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	bf0c      	ite	eq
 80081fe:	2301      	moveq	r3, #1
 8008200:	2300      	movne	r3, #0
 8008202:	b2db      	uxtb	r3, r3
 8008204:	461a      	mov	r2, r3
 8008206:	e00c      	b.n	8008222 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	699b      	ldr	r3, [r3, #24]
 800820e:	43da      	mvns	r2, r3
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	4013      	ands	r3, r2
 8008214:	b29b      	uxth	r3, r3
 8008216:	2b00      	cmp	r3, #0
 8008218:	bf0c      	ite	eq
 800821a:	2301      	moveq	r3, #1
 800821c:	2300      	movne	r3, #0
 800821e:	b2db      	uxtb	r3, r3
 8008220:	461a      	mov	r2, r3
 8008222:	79fb      	ldrb	r3, [r7, #7]
 8008224:	429a      	cmp	r2, r3
 8008226:	d0b6      	beq.n	8008196 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008228:	2300      	movs	r3, #0
}
 800822a:	4618      	mov	r0, r3
 800822c:	3710      	adds	r7, #16
 800822e:	46bd      	mov	sp, r7
 8008230:	bd80      	pop	{r7, pc}

08008232 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008232:	b580      	push	{r7, lr}
 8008234:	b084      	sub	sp, #16
 8008236:	af00      	add	r7, sp, #0
 8008238:	60f8      	str	r0, [r7, #12]
 800823a:	60b9      	str	r1, [r7, #8]
 800823c:	607a      	str	r2, [r7, #4]
 800823e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008240:	e051      	b.n	80082e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	695b      	ldr	r3, [r3, #20]
 8008248:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800824c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008250:	d123      	bne.n	800829a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	681a      	ldr	r2, [r3, #0]
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008260:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800826a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	2200      	movs	r2, #0
 8008270:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2220      	movs	r2, #32
 8008276:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	2200      	movs	r2, #0
 800827e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008286:	f043 0204 	orr.w	r2, r3, #4
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	2200      	movs	r2, #0
 8008292:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008296:	2301      	movs	r3, #1
 8008298:	e046      	b.n	8008328 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80082a0:	d021      	beq.n	80082e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082a2:	f7fd ffb5 	bl	8006210 <HAL_GetTick>
 80082a6:	4602      	mov	r2, r0
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	1ad3      	subs	r3, r2, r3
 80082ac:	687a      	ldr	r2, [r7, #4]
 80082ae:	429a      	cmp	r2, r3
 80082b0:	d302      	bcc.n	80082b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d116      	bne.n	80082e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	2200      	movs	r2, #0
 80082bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	2220      	movs	r2, #32
 80082c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	2200      	movs	r2, #0
 80082ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082d2:	f043 0220 	orr.w	r2, r3, #32
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	2200      	movs	r2, #0
 80082de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80082e2:	2301      	movs	r3, #1
 80082e4:	e020      	b.n	8008328 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	0c1b      	lsrs	r3, r3, #16
 80082ea:	b2db      	uxtb	r3, r3
 80082ec:	2b01      	cmp	r3, #1
 80082ee:	d10c      	bne.n	800830a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	695b      	ldr	r3, [r3, #20]
 80082f6:	43da      	mvns	r2, r3
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	4013      	ands	r3, r2
 80082fc:	b29b      	uxth	r3, r3
 80082fe:	2b00      	cmp	r3, #0
 8008300:	bf14      	ite	ne
 8008302:	2301      	movne	r3, #1
 8008304:	2300      	moveq	r3, #0
 8008306:	b2db      	uxtb	r3, r3
 8008308:	e00b      	b.n	8008322 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	699b      	ldr	r3, [r3, #24]
 8008310:	43da      	mvns	r2, r3
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	4013      	ands	r3, r2
 8008316:	b29b      	uxth	r3, r3
 8008318:	2b00      	cmp	r3, #0
 800831a:	bf14      	ite	ne
 800831c:	2301      	movne	r3, #1
 800831e:	2300      	moveq	r3, #0
 8008320:	b2db      	uxtb	r3, r3
 8008322:	2b00      	cmp	r3, #0
 8008324:	d18d      	bne.n	8008242 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008326:	2300      	movs	r3, #0
}
 8008328:	4618      	mov	r0, r3
 800832a:	3710      	adds	r7, #16
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}

08008330 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b084      	sub	sp, #16
 8008334:	af00      	add	r7, sp, #0
 8008336:	60f8      	str	r0, [r7, #12]
 8008338:	60b9      	str	r1, [r7, #8]
 800833a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800833c:	e02d      	b.n	800839a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800833e:	68f8      	ldr	r0, [r7, #12]
 8008340:	f000 f8ce 	bl	80084e0 <I2C_IsAcknowledgeFailed>
 8008344:	4603      	mov	r3, r0
 8008346:	2b00      	cmp	r3, #0
 8008348:	d001      	beq.n	800834e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800834a:	2301      	movs	r3, #1
 800834c:	e02d      	b.n	80083aa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008354:	d021      	beq.n	800839a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008356:	f7fd ff5b 	bl	8006210 <HAL_GetTick>
 800835a:	4602      	mov	r2, r0
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	1ad3      	subs	r3, r2, r3
 8008360:	68ba      	ldr	r2, [r7, #8]
 8008362:	429a      	cmp	r2, r3
 8008364:	d302      	bcc.n	800836c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d116      	bne.n	800839a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	2200      	movs	r2, #0
 8008370:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	2220      	movs	r2, #32
 8008376:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	2200      	movs	r2, #0
 800837e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008386:	f043 0220 	orr.w	r2, r3, #32
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2200      	movs	r2, #0
 8008392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008396:	2301      	movs	r3, #1
 8008398:	e007      	b.n	80083aa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	695b      	ldr	r3, [r3, #20]
 80083a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083a4:	2b80      	cmp	r3, #128	; 0x80
 80083a6:	d1ca      	bne.n	800833e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80083a8:	2300      	movs	r3, #0
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3710      	adds	r7, #16
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}

080083b2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80083b2:	b580      	push	{r7, lr}
 80083b4:	b084      	sub	sp, #16
 80083b6:	af00      	add	r7, sp, #0
 80083b8:	60f8      	str	r0, [r7, #12]
 80083ba:	60b9      	str	r1, [r7, #8]
 80083bc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80083be:	e02d      	b.n	800841c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80083c0:	68f8      	ldr	r0, [r7, #12]
 80083c2:	f000 f88d 	bl	80084e0 <I2C_IsAcknowledgeFailed>
 80083c6:	4603      	mov	r3, r0
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d001      	beq.n	80083d0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80083cc:	2301      	movs	r3, #1
 80083ce:	e02d      	b.n	800842c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083d0:	68bb      	ldr	r3, [r7, #8]
 80083d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80083d6:	d021      	beq.n	800841c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083d8:	f7fd ff1a 	bl	8006210 <HAL_GetTick>
 80083dc:	4602      	mov	r2, r0
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	1ad3      	subs	r3, r2, r3
 80083e2:	68ba      	ldr	r2, [r7, #8]
 80083e4:	429a      	cmp	r2, r3
 80083e6:	d302      	bcc.n	80083ee <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d116      	bne.n	800841c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	2200      	movs	r2, #0
 80083f2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	2220      	movs	r2, #32
 80083f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	2200      	movs	r2, #0
 8008400:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008408:	f043 0220 	orr.w	r2, r3, #32
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2200      	movs	r2, #0
 8008414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008418:	2301      	movs	r3, #1
 800841a:	e007      	b.n	800842c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	695b      	ldr	r3, [r3, #20]
 8008422:	f003 0304 	and.w	r3, r3, #4
 8008426:	2b04      	cmp	r3, #4
 8008428:	d1ca      	bne.n	80083c0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800842a:	2300      	movs	r3, #0
}
 800842c:	4618      	mov	r0, r3
 800842e:	3710      	adds	r7, #16
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}

08008434 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b084      	sub	sp, #16
 8008438:	af00      	add	r7, sp, #0
 800843a:	60f8      	str	r0, [r7, #12]
 800843c:	60b9      	str	r1, [r7, #8]
 800843e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008440:	e042      	b.n	80084c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	695b      	ldr	r3, [r3, #20]
 8008448:	f003 0310 	and.w	r3, r3, #16
 800844c:	2b10      	cmp	r3, #16
 800844e:	d119      	bne.n	8008484 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f06f 0210 	mvn.w	r2, #16
 8008458:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2200      	movs	r2, #0
 800845e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	2220      	movs	r2, #32
 8008464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	2200      	movs	r2, #0
 800846c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	2200      	movs	r2, #0
 800847c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008480:	2301      	movs	r3, #1
 8008482:	e029      	b.n	80084d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008484:	f7fd fec4 	bl	8006210 <HAL_GetTick>
 8008488:	4602      	mov	r2, r0
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	1ad3      	subs	r3, r2, r3
 800848e:	68ba      	ldr	r2, [r7, #8]
 8008490:	429a      	cmp	r2, r3
 8008492:	d302      	bcc.n	800849a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d116      	bne.n	80084c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	2200      	movs	r2, #0
 800849e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	2220      	movs	r2, #32
 80084a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	2200      	movs	r2, #0
 80084ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084b4:	f043 0220 	orr.w	r2, r3, #32
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	2200      	movs	r2, #0
 80084c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80084c4:	2301      	movs	r3, #1
 80084c6:	e007      	b.n	80084d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	695b      	ldr	r3, [r3, #20]
 80084ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084d2:	2b40      	cmp	r3, #64	; 0x40
 80084d4:	d1b5      	bne.n	8008442 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80084d6:	2300      	movs	r3, #0
}
 80084d8:	4618      	mov	r0, r3
 80084da:	3710      	adds	r7, #16
 80084dc:	46bd      	mov	sp, r7
 80084de:	bd80      	pop	{r7, pc}

080084e0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80084e0:	b480      	push	{r7}
 80084e2:	b083      	sub	sp, #12
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	695b      	ldr	r3, [r3, #20]
 80084ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80084f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084f6:	d11b      	bne.n	8008530 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008500:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2200      	movs	r2, #0
 8008506:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2220      	movs	r2, #32
 800850c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2200      	movs	r2, #0
 8008514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800851c:	f043 0204 	orr.w	r2, r3, #4
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2200      	movs	r2, #0
 8008528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800852c:	2301      	movs	r3, #1
 800852e:	e000      	b.n	8008532 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008530:	2300      	movs	r3, #0
}
 8008532:	4618      	mov	r0, r3
 8008534:	370c      	adds	r7, #12
 8008536:	46bd      	mov	sp, r7
 8008538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853c:	4770      	bx	lr
	...

08008540 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b088      	sub	sp, #32
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d101      	bne.n	8008552 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800854e:	2301      	movs	r3, #1
 8008550:	e128      	b.n	80087a4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008558:	b2db      	uxtb	r3, r3
 800855a:	2b00      	cmp	r3, #0
 800855c:	d109      	bne.n	8008572 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2200      	movs	r2, #0
 8008562:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	4a90      	ldr	r2, [pc, #576]	; (80087ac <HAL_I2S_Init+0x26c>)
 800856a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f7fd f933 	bl	80057d8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2202      	movs	r2, #2
 8008576:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	69db      	ldr	r3, [r3, #28]
 8008580:	687a      	ldr	r2, [r7, #4]
 8008582:	6812      	ldr	r2, [r2, #0]
 8008584:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8008588:	f023 030f 	bic.w	r3, r3, #15
 800858c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	2202      	movs	r2, #2
 8008594:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	695b      	ldr	r3, [r3, #20]
 800859a:	2b02      	cmp	r3, #2
 800859c:	d060      	beq.n	8008660 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	68db      	ldr	r3, [r3, #12]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d102      	bne.n	80085ac <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80085a6:	2310      	movs	r3, #16
 80085a8:	617b      	str	r3, [r7, #20]
 80085aa:	e001      	b.n	80085b0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80085ac:	2320      	movs	r3, #32
 80085ae:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	689b      	ldr	r3, [r3, #8]
 80085b4:	2b20      	cmp	r3, #32
 80085b6:	d802      	bhi.n	80085be <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80085b8:	697b      	ldr	r3, [r7, #20]
 80085ba:	005b      	lsls	r3, r3, #1
 80085bc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80085be:	2001      	movs	r0, #1
 80085c0:	f001 fe36 	bl	800a230 <HAL_RCCEx_GetPeriphCLKFreq>
 80085c4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	691b      	ldr	r3, [r3, #16]
 80085ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80085ce:	d125      	bne.n	800861c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	68db      	ldr	r3, [r3, #12]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d010      	beq.n	80085fa <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	009b      	lsls	r3, r3, #2
 80085dc:	68fa      	ldr	r2, [r7, #12]
 80085de:	fbb2 f2f3 	udiv	r2, r2, r3
 80085e2:	4613      	mov	r3, r2
 80085e4:	009b      	lsls	r3, r3, #2
 80085e6:	4413      	add	r3, r2
 80085e8:	005b      	lsls	r3, r3, #1
 80085ea:	461a      	mov	r2, r3
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	695b      	ldr	r3, [r3, #20]
 80085f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80085f4:	3305      	adds	r3, #5
 80085f6:	613b      	str	r3, [r7, #16]
 80085f8:	e01f      	b.n	800863a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80085fa:	697b      	ldr	r3, [r7, #20]
 80085fc:	00db      	lsls	r3, r3, #3
 80085fe:	68fa      	ldr	r2, [r7, #12]
 8008600:	fbb2 f2f3 	udiv	r2, r2, r3
 8008604:	4613      	mov	r3, r2
 8008606:	009b      	lsls	r3, r3, #2
 8008608:	4413      	add	r3, r2
 800860a:	005b      	lsls	r3, r3, #1
 800860c:	461a      	mov	r2, r3
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	695b      	ldr	r3, [r3, #20]
 8008612:	fbb2 f3f3 	udiv	r3, r2, r3
 8008616:	3305      	adds	r3, #5
 8008618:	613b      	str	r3, [r7, #16]
 800861a:	e00e      	b.n	800863a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800861c:	68fa      	ldr	r2, [r7, #12]
 800861e:	697b      	ldr	r3, [r7, #20]
 8008620:	fbb2 f2f3 	udiv	r2, r2, r3
 8008624:	4613      	mov	r3, r2
 8008626:	009b      	lsls	r3, r3, #2
 8008628:	4413      	add	r3, r2
 800862a:	005b      	lsls	r3, r3, #1
 800862c:	461a      	mov	r2, r3
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	695b      	ldr	r3, [r3, #20]
 8008632:	fbb2 f3f3 	udiv	r3, r2, r3
 8008636:	3305      	adds	r3, #5
 8008638:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800863a:	693b      	ldr	r3, [r7, #16]
 800863c:	4a5c      	ldr	r2, [pc, #368]	; (80087b0 <HAL_I2S_Init+0x270>)
 800863e:	fba2 2303 	umull	r2, r3, r2, r3
 8008642:	08db      	lsrs	r3, r3, #3
 8008644:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8008646:	693b      	ldr	r3, [r7, #16]
 8008648:	f003 0301 	and.w	r3, r3, #1
 800864c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800864e:	693a      	ldr	r2, [r7, #16]
 8008650:	69bb      	ldr	r3, [r7, #24]
 8008652:	1ad3      	subs	r3, r2, r3
 8008654:	085b      	lsrs	r3, r3, #1
 8008656:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8008658:	69bb      	ldr	r3, [r7, #24]
 800865a:	021b      	lsls	r3, r3, #8
 800865c:	61bb      	str	r3, [r7, #24]
 800865e:	e003      	b.n	8008668 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8008660:	2302      	movs	r3, #2
 8008662:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8008664:	2300      	movs	r3, #0
 8008666:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8008668:	69fb      	ldr	r3, [r7, #28]
 800866a:	2b01      	cmp	r3, #1
 800866c:	d902      	bls.n	8008674 <HAL_I2S_Init+0x134>
 800866e:	69fb      	ldr	r3, [r7, #28]
 8008670:	2bff      	cmp	r3, #255	; 0xff
 8008672:	d907      	bls.n	8008684 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008678:	f043 0210 	orr.w	r2, r3, #16
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8008680:	2301      	movs	r3, #1
 8008682:	e08f      	b.n	80087a4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	691a      	ldr	r2, [r3, #16]
 8008688:	69bb      	ldr	r3, [r7, #24]
 800868a:	ea42 0103 	orr.w	r1, r2, r3
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	69fa      	ldr	r2, [r7, #28]
 8008694:	430a      	orrs	r2, r1
 8008696:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	69db      	ldr	r3, [r3, #28]
 800869e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80086a2:	f023 030f 	bic.w	r3, r3, #15
 80086a6:	687a      	ldr	r2, [r7, #4]
 80086a8:	6851      	ldr	r1, [r2, #4]
 80086aa:	687a      	ldr	r2, [r7, #4]
 80086ac:	6892      	ldr	r2, [r2, #8]
 80086ae:	4311      	orrs	r1, r2
 80086b0:	687a      	ldr	r2, [r7, #4]
 80086b2:	68d2      	ldr	r2, [r2, #12]
 80086b4:	4311      	orrs	r1, r2
 80086b6:	687a      	ldr	r2, [r7, #4]
 80086b8:	6992      	ldr	r2, [r2, #24]
 80086ba:	430a      	orrs	r2, r1
 80086bc:	431a      	orrs	r2, r3
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80086c6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6a1b      	ldr	r3, [r3, #32]
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	d161      	bne.n	8008794 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	4a38      	ldr	r2, [pc, #224]	; (80087b4 <HAL_I2S_Init+0x274>)
 80086d4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4a37      	ldr	r2, [pc, #220]	; (80087b8 <HAL_I2S_Init+0x278>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d101      	bne.n	80086e4 <HAL_I2S_Init+0x1a4>
 80086e0:	4b36      	ldr	r3, [pc, #216]	; (80087bc <HAL_I2S_Init+0x27c>)
 80086e2:	e001      	b.n	80086e8 <HAL_I2S_Init+0x1a8>
 80086e4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80086e8:	69db      	ldr	r3, [r3, #28]
 80086ea:	687a      	ldr	r2, [r7, #4]
 80086ec:	6812      	ldr	r2, [r2, #0]
 80086ee:	4932      	ldr	r1, [pc, #200]	; (80087b8 <HAL_I2S_Init+0x278>)
 80086f0:	428a      	cmp	r2, r1
 80086f2:	d101      	bne.n	80086f8 <HAL_I2S_Init+0x1b8>
 80086f4:	4a31      	ldr	r2, [pc, #196]	; (80087bc <HAL_I2S_Init+0x27c>)
 80086f6:	e001      	b.n	80086fc <HAL_I2S_Init+0x1bc>
 80086f8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80086fc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8008700:	f023 030f 	bic.w	r3, r3, #15
 8008704:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	4a2b      	ldr	r2, [pc, #172]	; (80087b8 <HAL_I2S_Init+0x278>)
 800870c:	4293      	cmp	r3, r2
 800870e:	d101      	bne.n	8008714 <HAL_I2S_Init+0x1d4>
 8008710:	4b2a      	ldr	r3, [pc, #168]	; (80087bc <HAL_I2S_Init+0x27c>)
 8008712:	e001      	b.n	8008718 <HAL_I2S_Init+0x1d8>
 8008714:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008718:	2202      	movs	r2, #2
 800871a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	4a25      	ldr	r2, [pc, #148]	; (80087b8 <HAL_I2S_Init+0x278>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d101      	bne.n	800872a <HAL_I2S_Init+0x1ea>
 8008726:	4b25      	ldr	r3, [pc, #148]	; (80087bc <HAL_I2S_Init+0x27c>)
 8008728:	e001      	b.n	800872e <HAL_I2S_Init+0x1ee>
 800872a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800872e:	69db      	ldr	r3, [r3, #28]
 8008730:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	685b      	ldr	r3, [r3, #4]
 8008736:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800873a:	d003      	beq.n	8008744 <HAL_I2S_Init+0x204>
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	685b      	ldr	r3, [r3, #4]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d103      	bne.n	800874c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8008744:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008748:	613b      	str	r3, [r7, #16]
 800874a:	e001      	b.n	8008750 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800874c:	2300      	movs	r3, #0
 800874e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8008750:	693b      	ldr	r3, [r7, #16]
 8008752:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	689b      	ldr	r3, [r3, #8]
 8008758:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800875a:	4313      	orrs	r3, r2
 800875c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	68db      	ldr	r3, [r3, #12]
 8008762:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8008764:	4313      	orrs	r3, r2
 8008766:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	699b      	ldr	r3, [r3, #24]
 800876c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800876e:	4313      	orrs	r3, r2
 8008770:	b29a      	uxth	r2, r3
 8008772:	897b      	ldrh	r3, [r7, #10]
 8008774:	4313      	orrs	r3, r2
 8008776:	b29b      	uxth	r3, r3
 8008778:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800877c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4a0d      	ldr	r2, [pc, #52]	; (80087b8 <HAL_I2S_Init+0x278>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d101      	bne.n	800878c <HAL_I2S_Init+0x24c>
 8008788:	4b0c      	ldr	r3, [pc, #48]	; (80087bc <HAL_I2S_Init+0x27c>)
 800878a:	e001      	b.n	8008790 <HAL_I2S_Init+0x250>
 800878c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008790:	897a      	ldrh	r2, [r7, #10]
 8008792:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2200      	movs	r2, #0
 8008798:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2201      	movs	r2, #1
 800879e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80087a2:	2300      	movs	r3, #0
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	3720      	adds	r7, #32
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bd80      	pop	{r7, pc}
 80087ac:	08009045 	.word	0x08009045
 80087b0:	cccccccd 	.word	0xcccccccd
 80087b4:	080091cd 	.word	0x080091cd
 80087b8:	40003800 	.word	0x40003800
 80087bc:	40003400 	.word	0x40003400

080087c0 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b086      	sub	sp, #24
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	60f8      	str	r0, [r7, #12]
 80087c8:	60b9      	str	r1, [r7, #8]
 80087ca:	4613      	mov	r3, r2
 80087cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d002      	beq.n	80087da <HAL_I2S_Transmit_DMA+0x1a>
 80087d4:	88fb      	ldrh	r3, [r7, #6]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d101      	bne.n	80087de <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80087da:	2301      	movs	r3, #1
 80087dc:	e08e      	b.n	80088fc <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80087e4:	b2db      	uxtb	r3, r3
 80087e6:	2b01      	cmp	r3, #1
 80087e8:	d101      	bne.n	80087ee <HAL_I2S_Transmit_DMA+0x2e>
 80087ea:	2302      	movs	r3, #2
 80087ec:	e086      	b.n	80088fc <HAL_I2S_Transmit_DMA+0x13c>
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	2201      	movs	r2, #1
 80087f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80087fc:	b2db      	uxtb	r3, r3
 80087fe:	2b01      	cmp	r3, #1
 8008800:	d005      	beq.n	800880e <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	2200      	movs	r2, #0
 8008806:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 800880a:	2302      	movs	r3, #2
 800880c:	e076      	b.n	80088fc <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2203      	movs	r2, #3
 8008812:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	2200      	movs	r2, #0
 800881a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	68ba      	ldr	r2, [r7, #8]
 8008820:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	69db      	ldr	r3, [r3, #28]
 8008828:	f003 0307 	and.w	r3, r3, #7
 800882c:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	2b03      	cmp	r3, #3
 8008832:	d002      	beq.n	800883a <HAL_I2S_Transmit_DMA+0x7a>
 8008834:	697b      	ldr	r3, [r7, #20]
 8008836:	2b05      	cmp	r3, #5
 8008838:	d10a      	bne.n	8008850 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 800883a:	88fb      	ldrh	r3, [r7, #6]
 800883c:	005b      	lsls	r3, r3, #1
 800883e:	b29a      	uxth	r2, r3
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8008844:	88fb      	ldrh	r3, [r7, #6]
 8008846:	005b      	lsls	r3, r3, #1
 8008848:	b29a      	uxth	r2, r3
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800884e:	e005      	b.n	800885c <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	88fa      	ldrh	r2, [r7, #6]
 8008854:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	88fa      	ldrh	r2, [r7, #6]
 800885a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008860:	4a28      	ldr	r2, [pc, #160]	; (8008904 <HAL_I2S_Transmit_DMA+0x144>)
 8008862:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008868:	4a27      	ldr	r2, [pc, #156]	; (8008908 <HAL_I2S_Transmit_DMA+0x148>)
 800886a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008870:	4a26      	ldr	r2, [pc, #152]	; (800890c <HAL_I2S_Transmit_DMA+0x14c>)
 8008872:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800887c:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8008884:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800888a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800888c:	f7fd fede 	bl	800664c <HAL_DMA_Start_IT>
 8008890:	4603      	mov	r3, r0
 8008892:	2b00      	cmp	r3, #0
 8008894:	d00f      	beq.n	80088b6 <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800889a:	f043 0208 	orr.w	r2, r3, #8
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	2201      	movs	r2, #1
 80088a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	2200      	movs	r2, #0
 80088ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 80088b2:	2301      	movs	r3, #1
 80088b4:	e022      	b.n	80088fc <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	69db      	ldr	r3, [r3, #28]
 80088bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d107      	bne.n	80088d4 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	69da      	ldr	r2, [r3, #28]
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80088d2:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	685b      	ldr	r3, [r3, #4]
 80088da:	f003 0302 	and.w	r3, r3, #2
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d107      	bne.n	80088f2 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	685a      	ldr	r2, [r3, #4]
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f042 0202 	orr.w	r2, r2, #2
 80088f0:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	2200      	movs	r2, #0
 80088f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 80088fa:	2300      	movs	r3, #0
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3718      	adds	r7, #24
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}
 8008904:	08008f23 	.word	0x08008f23
 8008908:	08008ee1 	.word	0x08008ee1
 800890c:	08008f3f 	.word	0x08008f3f

08008910 <HAL_I2S_DMAPause>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s)
{
 8008910:	b480      	push	{r7}
 8008912:	b083      	sub	sp, #12
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800891e:	b2db      	uxtb	r3, r3
 8008920:	2b01      	cmp	r3, #1
 8008922:	d101      	bne.n	8008928 <HAL_I2S_DMAPause+0x18>
 8008924:	2302      	movs	r3, #2
 8008926:	e04a      	b.n	80089be <HAL_I2S_DMAPause+0xae>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2201      	movs	r2, #1
 800892c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008936:	b2db      	uxtb	r3, r3
 8008938:	2b03      	cmp	r3, #3
 800893a:	d108      	bne.n	800894e <HAL_I2S_DMAPause+0x3e>
  {
    /* Disable the I2S DMA Tx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	685a      	ldr	r2, [r3, #4]
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f022 0202 	bic.w	r2, r2, #2
 800894a:	605a      	str	r2, [r3, #4]
 800894c:	e032      	b.n	80089b4 <HAL_I2S_DMAPause+0xa4>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008954:	b2db      	uxtb	r3, r3
 8008956:	2b04      	cmp	r3, #4
 8008958:	d108      	bne.n	800896c <HAL_I2S_DMAPause+0x5c>
  {
    /* Disable the I2S DMA Rx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	685a      	ldr	r2, [r3, #4]
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f022 0201 	bic.w	r2, r2, #1
 8008968:	605a      	str	r2, [r3, #4]
 800896a:	e023      	b.n	80089b4 <HAL_I2S_DMAPause+0xa4>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008972:	b2db      	uxtb	r3, r3
 8008974:	2b05      	cmp	r3, #5
 8008976:	d11d      	bne.n	80089b4 <HAL_I2S_DMAPause+0xa4>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	685a      	ldr	r2, [r3, #4]
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f022 0203 	bic.w	r2, r2, #3
 8008986:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a0f      	ldr	r2, [pc, #60]	; (80089cc <HAL_I2S_DMAPause+0xbc>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d101      	bne.n	8008996 <HAL_I2S_DMAPause+0x86>
 8008992:	4b0f      	ldr	r3, [pc, #60]	; (80089d0 <HAL_I2S_DMAPause+0xc0>)
 8008994:	e001      	b.n	800899a <HAL_I2S_DMAPause+0x8a>
 8008996:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800899a:	685a      	ldr	r2, [r3, #4]
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	490a      	ldr	r1, [pc, #40]	; (80089cc <HAL_I2S_DMAPause+0xbc>)
 80089a2:	428b      	cmp	r3, r1
 80089a4:	d101      	bne.n	80089aa <HAL_I2S_DMAPause+0x9a>
 80089a6:	4b0a      	ldr	r3, [pc, #40]	; (80089d0 <HAL_I2S_DMAPause+0xc0>)
 80089a8:	e001      	b.n	80089ae <HAL_I2S_DMAPause+0x9e>
 80089aa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80089ae:	f022 0203 	bic.w	r2, r2, #3
 80089b2:	605a      	str	r2, [r3, #4]
  {
    /* nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2200      	movs	r2, #0
 80089b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80089bc:	2300      	movs	r3, #0
}
 80089be:	4618      	mov	r0, r3
 80089c0:	370c      	adds	r7, #12
 80089c2:	46bd      	mov	sp, r7
 80089c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c8:	4770      	bx	lr
 80089ca:	bf00      	nop
 80089cc:	40003800 	.word	0x40003800
 80089d0:	40003400 	.word	0x40003400

080089d4 <HAL_I2S_DMAResume>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s)
{
 80089d4:	b480      	push	{r7}
 80089d6:	b083      	sub	sp, #12
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80089e2:	b2db      	uxtb	r3, r3
 80089e4:	2b01      	cmp	r3, #1
 80089e6:	d101      	bne.n	80089ec <HAL_I2S_DMAResume+0x18>
 80089e8:	2302      	movs	r3, #2
 80089ea:	e07d      	b.n	8008ae8 <HAL_I2S_DMAResume+0x114>
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2201      	movs	r2, #1
 80089f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80089fa:	b2db      	uxtb	r3, r3
 80089fc:	2b03      	cmp	r3, #3
 80089fe:	d108      	bne.n	8008a12 <HAL_I2S_DMAResume+0x3e>
  {
    /* Enable the I2S DMA Tx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	685a      	ldr	r2, [r3, #4]
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f042 0202 	orr.w	r2, r2, #2
 8008a0e:	605a      	str	r2, [r3, #4]
 8008a10:	e056      	b.n	8008ac0 <HAL_I2S_DMAResume+0xec>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008a18:	b2db      	uxtb	r3, r3
 8008a1a:	2b04      	cmp	r3, #4
 8008a1c:	d108      	bne.n	8008a30 <HAL_I2S_DMAResume+0x5c>
  {
    /* Enable the I2S DMA Rx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	685a      	ldr	r2, [r3, #4]
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f042 0201 	orr.w	r2, r2, #1
 8008a2c:	605a      	str	r2, [r3, #4]
 8008a2e:	e047      	b.n	8008ac0 <HAL_I2S_DMAResume+0xec>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008a36:	b2db      	uxtb	r3, r3
 8008a38:	2b05      	cmp	r3, #5
 8008a3a:	d141      	bne.n	8008ac0 <HAL_I2S_DMAResume+0xec>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    SET_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	685a      	ldr	r2, [r3, #4]
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f042 0203 	orr.w	r2, r2, #3
 8008a4a:	605a      	str	r2, [r3, #4]
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a28      	ldr	r2, [pc, #160]	; (8008af4 <HAL_I2S_DMAResume+0x120>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d101      	bne.n	8008a5a <HAL_I2S_DMAResume+0x86>
 8008a56:	4b28      	ldr	r3, [pc, #160]	; (8008af8 <HAL_I2S_DMAResume+0x124>)
 8008a58:	e001      	b.n	8008a5e <HAL_I2S_DMAResume+0x8a>
 8008a5a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a5e:	685a      	ldr	r2, [r3, #4]
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	4923      	ldr	r1, [pc, #140]	; (8008af4 <HAL_I2S_DMAResume+0x120>)
 8008a66:	428b      	cmp	r3, r1
 8008a68:	d101      	bne.n	8008a6e <HAL_I2S_DMAResume+0x9a>
 8008a6a:	4b23      	ldr	r3, [pc, #140]	; (8008af8 <HAL_I2S_DMAResume+0x124>)
 8008a6c:	e001      	b.n	8008a72 <HAL_I2S_DMAResume+0x9e>
 8008a6e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a72:	f042 0203 	orr.w	r2, r2, #3
 8008a76:	605a      	str	r2, [r3, #4]

    /* If the I2Sext peripheral is still not enabled, enable it */
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	4a1d      	ldr	r2, [pc, #116]	; (8008af4 <HAL_I2S_DMAResume+0x120>)
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d101      	bne.n	8008a86 <HAL_I2S_DMAResume+0xb2>
 8008a82:	4b1d      	ldr	r3, [pc, #116]	; (8008af8 <HAL_I2S_DMAResume+0x124>)
 8008a84:	e001      	b.n	8008a8a <HAL_I2S_DMAResume+0xb6>
 8008a86:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a8a:	69db      	ldr	r3, [r3, #28]
 8008a8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d115      	bne.n	8008ac0 <HAL_I2S_DMAResume+0xec>
    {
      /* Enable I2Sext peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4a16      	ldr	r2, [pc, #88]	; (8008af4 <HAL_I2S_DMAResume+0x120>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d101      	bne.n	8008aa2 <HAL_I2S_DMAResume+0xce>
 8008a9e:	4b16      	ldr	r3, [pc, #88]	; (8008af8 <HAL_I2S_DMAResume+0x124>)
 8008aa0:	e001      	b.n	8008aa6 <HAL_I2S_DMAResume+0xd2>
 8008aa2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008aa6:	69da      	ldr	r2, [r3, #28]
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	4911      	ldr	r1, [pc, #68]	; (8008af4 <HAL_I2S_DMAResume+0x120>)
 8008aae:	428b      	cmp	r3, r1
 8008ab0:	d101      	bne.n	8008ab6 <HAL_I2S_DMAResume+0xe2>
 8008ab2:	4b11      	ldr	r3, [pc, #68]	; (8008af8 <HAL_I2S_DMAResume+0x124>)
 8008ab4:	e001      	b.n	8008aba <HAL_I2S_DMAResume+0xe6>
 8008ab6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008aba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008abe:	61da      	str	r2, [r3, #28]
  {
    /* nothing to do */
  }

  /* If the I2S peripheral is still not enabled, enable it */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	69db      	ldr	r3, [r3, #28]
 8008ac6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d107      	bne.n	8008ade <HAL_I2S_DMAResume+0x10a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	69da      	ldr	r2, [r3, #28]
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008adc:	61da      	str	r2, [r3, #28]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008ae6:	2300      	movs	r3, #0
}
 8008ae8:	4618      	mov	r0, r3
 8008aea:	370c      	adds	r7, #12
 8008aec:	46bd      	mov	sp, r7
 8008aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af2:	4770      	bx	lr
 8008af4:	40003800 	.word	0x40003800
 8008af8:	40003400 	.word	0x40003400

08008afc <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b088      	sub	sp, #32
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008b04:	2300      	movs	r3, #0
 8008b06:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	685b      	ldr	r3, [r3, #4]
 8008b0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b10:	d004      	beq.n	8008b1c <HAL_I2S_DMAStop+0x20>
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	685b      	ldr	r3, [r3, #4]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	f040 80d1 	bne.w	8008cbe <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d00f      	beq.n	8008b44 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b28:	4618      	mov	r0, r3
 8008b2a:	f7fd fde7 	bl	80066fc <HAL_DMA_Abort>
 8008b2e:	4603      	mov	r3, r0
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d007      	beq.n	8008b44 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b38:	f043 0208 	orr.w	r2, r3, #8
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8008b40:	2301      	movs	r3, #1
 8008b42:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8008b44:	2364      	movs	r3, #100	; 0x64
 8008b46:	2201      	movs	r2, #1
 8008b48:	2102      	movs	r1, #2
 8008b4a:	6878      	ldr	r0, [r7, #4]
 8008b4c:	f000 fb04 	bl	8009158 <I2S_WaitFlagStateUntilTimeout>
 8008b50:	4603      	mov	r3, r0
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d00b      	beq.n	8008b6e <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b5a:	f043 0201 	orr.w	r2, r3, #1
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2201      	movs	r2, #1
 8008b66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8008b6e:	2364      	movs	r3, #100	; 0x64
 8008b70:	2200      	movs	r2, #0
 8008b72:	2180      	movs	r1, #128	; 0x80
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f000 faef 	bl	8009158 <I2S_WaitFlagStateUntilTimeout>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d00b      	beq.n	8008b98 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b84:	f043 0201 	orr.w	r2, r3, #1
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2201      	movs	r2, #1
 8008b90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8008b94:	2301      	movs	r3, #1
 8008b96:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	69da      	ldr	r2, [r3, #28]
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008ba6:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008ba8:	2300      	movs	r3, #0
 8008baa:	617b      	str	r3, [r7, #20]
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	689b      	ldr	r3, [r3, #8]
 8008bb2:	617b      	str	r3, [r7, #20]
 8008bb4:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	685a      	ldr	r2, [r3, #4]
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f022 0202 	bic.w	r2, r2, #2
 8008bc4:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008bcc:	b2db      	uxtb	r3, r3
 8008bce:	2b05      	cmp	r3, #5
 8008bd0:	f040 8165 	bne.w	8008e9e <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d00f      	beq.n	8008bfc <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008be0:	4618      	mov	r0, r3
 8008be2:	f7fd fd8b 	bl	80066fc <HAL_DMA_Abort>
 8008be6:	4603      	mov	r3, r0
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d007      	beq.n	8008bfc <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bf0:	f043 0208 	orr.w	r2, r3, #8
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	4a8a      	ldr	r2, [pc, #552]	; (8008e2c <HAL_I2S_DMAStop+0x330>)
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d101      	bne.n	8008c0a <HAL_I2S_DMAStop+0x10e>
 8008c06:	4b8a      	ldr	r3, [pc, #552]	; (8008e30 <HAL_I2S_DMAStop+0x334>)
 8008c08:	e001      	b.n	8008c0e <HAL_I2S_DMAStop+0x112>
 8008c0a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c0e:	69da      	ldr	r2, [r3, #28]
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	4985      	ldr	r1, [pc, #532]	; (8008e2c <HAL_I2S_DMAStop+0x330>)
 8008c16:	428b      	cmp	r3, r1
 8008c18:	d101      	bne.n	8008c1e <HAL_I2S_DMAStop+0x122>
 8008c1a:	4b85      	ldr	r3, [pc, #532]	; (8008e30 <HAL_I2S_DMAStop+0x334>)
 8008c1c:	e001      	b.n	8008c22 <HAL_I2S_DMAStop+0x126>
 8008c1e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c26:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8008c28:	2300      	movs	r3, #0
 8008c2a:	613b      	str	r3, [r7, #16]
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	4a7e      	ldr	r2, [pc, #504]	; (8008e2c <HAL_I2S_DMAStop+0x330>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d101      	bne.n	8008c3a <HAL_I2S_DMAStop+0x13e>
 8008c36:	4b7e      	ldr	r3, [pc, #504]	; (8008e30 <HAL_I2S_DMAStop+0x334>)
 8008c38:	e001      	b.n	8008c3e <HAL_I2S_DMAStop+0x142>
 8008c3a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c3e:	68db      	ldr	r3, [r3, #12]
 8008c40:	613b      	str	r3, [r7, #16]
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	4a79      	ldr	r2, [pc, #484]	; (8008e2c <HAL_I2S_DMAStop+0x330>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d101      	bne.n	8008c50 <HAL_I2S_DMAStop+0x154>
 8008c4c:	4b78      	ldr	r3, [pc, #480]	; (8008e30 <HAL_I2S_DMAStop+0x334>)
 8008c4e:	e001      	b.n	8008c54 <HAL_I2S_DMAStop+0x158>
 8008c50:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c54:	689b      	ldr	r3, [r3, #8]
 8008c56:	613b      	str	r3, [r7, #16]
 8008c58:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4a73      	ldr	r2, [pc, #460]	; (8008e2c <HAL_I2S_DMAStop+0x330>)
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d101      	bne.n	8008c68 <HAL_I2S_DMAStop+0x16c>
 8008c64:	4b72      	ldr	r3, [pc, #456]	; (8008e30 <HAL_I2S_DMAStop+0x334>)
 8008c66:	e001      	b.n	8008c6c <HAL_I2S_DMAStop+0x170>
 8008c68:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c6c:	685a      	ldr	r2, [r3, #4]
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	496e      	ldr	r1, [pc, #440]	; (8008e2c <HAL_I2S_DMAStop+0x330>)
 8008c74:	428b      	cmp	r3, r1
 8008c76:	d101      	bne.n	8008c7c <HAL_I2S_DMAStop+0x180>
 8008c78:	4b6d      	ldr	r3, [pc, #436]	; (8008e30 <HAL_I2S_DMAStop+0x334>)
 8008c7a:	e001      	b.n	8008c80 <HAL_I2S_DMAStop+0x184>
 8008c7c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008c80:	f022 0201 	bic.w	r2, r2, #1
 8008c84:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	685b      	ldr	r3, [r3, #4]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d10c      	bne.n	8008ca8 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c92:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2201      	movs	r2, #1
 8008c9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008ca6:	e0fa      	b.n	8008e9e <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	4a5f      	ldr	r2, [pc, #380]	; (8008e2c <HAL_I2S_DMAStop+0x330>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d101      	bne.n	8008cb6 <HAL_I2S_DMAStop+0x1ba>
 8008cb2:	4b5f      	ldr	r3, [pc, #380]	; (8008e30 <HAL_I2S_DMAStop+0x334>)
 8008cb4:	e001      	b.n	8008cba <HAL_I2S_DMAStop+0x1be>
 8008cb6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008cba:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008cbc:	e0ef      	b.n	8008e9e <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008cc6:	d005      	beq.n	8008cd4 <HAL_I2S_DMAStop+0x1d8>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008cd0:	f040 80e5 	bne.w	8008e9e <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d00f      	beq.n	8008cfc <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	f7fd fd0b 	bl	80066fc <HAL_DMA_Abort>
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d007      	beq.n	8008cfc <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cf0:	f043 0208 	orr.w	r2, r3, #8
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 8008cf8:	2301      	movs	r3, #1
 8008cfa:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008d02:	b2db      	uxtb	r3, r3
 8008d04:	2b05      	cmp	r3, #5
 8008d06:	f040 809a 	bne.w	8008e3e <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d00f      	beq.n	8008d32 <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d16:	4618      	mov	r0, r3
 8008d18:	f7fd fcf0 	bl	80066fc <HAL_DMA_Abort>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d007      	beq.n	8008d32 <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d26:	f043 0208 	orr.w	r2, r3, #8
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 8008d2e:	2301      	movs	r3, #1
 8008d30:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 8008d32:	f7fd fa6d 	bl	8006210 <HAL_GetTick>
 8008d36:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8008d38:	e012      	b.n	8008d60 <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8008d3a:	f7fd fa69 	bl	8006210 <HAL_GetTick>
 8008d3e:	4602      	mov	r2, r0
 8008d40:	69bb      	ldr	r3, [r7, #24]
 8008d42:	1ad3      	subs	r3, r2, r3
 8008d44:	2b64      	cmp	r3, #100	; 0x64
 8008d46:	d90b      	bls.n	8008d60 <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d4c:	f043 0201 	orr.w	r2, r3, #1
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2201      	movs	r2, #1
 8008d58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8008d5c:	2301      	movs	r3, #1
 8008d5e:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	4a31      	ldr	r2, [pc, #196]	; (8008e2c <HAL_I2S_DMAStop+0x330>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d101      	bne.n	8008d6e <HAL_I2S_DMAStop+0x272>
 8008d6a:	4b31      	ldr	r3, [pc, #196]	; (8008e30 <HAL_I2S_DMAStop+0x334>)
 8008d6c:	e001      	b.n	8008d72 <HAL_I2S_DMAStop+0x276>
 8008d6e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008d72:	689b      	ldr	r3, [r3, #8]
 8008d74:	f003 0302 	and.w	r3, r3, #2
 8008d78:	2b02      	cmp	r3, #2
 8008d7a:	d1de      	bne.n	8008d3a <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8008d7c:	e012      	b.n	8008da4 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8008d7e:	f7fd fa47 	bl	8006210 <HAL_GetTick>
 8008d82:	4602      	mov	r2, r0
 8008d84:	69bb      	ldr	r3, [r7, #24]
 8008d86:	1ad3      	subs	r3, r2, r3
 8008d88:	2b64      	cmp	r3, #100	; 0x64
 8008d8a:	d90b      	bls.n	8008da4 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d90:	f043 0201 	orr.w	r2, r3, #1
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8008da0:	2301      	movs	r3, #1
 8008da2:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4a20      	ldr	r2, [pc, #128]	; (8008e2c <HAL_I2S_DMAStop+0x330>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d101      	bne.n	8008db2 <HAL_I2S_DMAStop+0x2b6>
 8008dae:	4b20      	ldr	r3, [pc, #128]	; (8008e30 <HAL_I2S_DMAStop+0x334>)
 8008db0:	e001      	b.n	8008db6 <HAL_I2S_DMAStop+0x2ba>
 8008db2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008db6:	689b      	ldr	r3, [r3, #8]
 8008db8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008dbc:	2b80      	cmp	r3, #128	; 0x80
 8008dbe:	d0de      	beq.n	8008d7e <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	4a19      	ldr	r2, [pc, #100]	; (8008e2c <HAL_I2S_DMAStop+0x330>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d101      	bne.n	8008dce <HAL_I2S_DMAStop+0x2d2>
 8008dca:	4b19      	ldr	r3, [pc, #100]	; (8008e30 <HAL_I2S_DMAStop+0x334>)
 8008dcc:	e001      	b.n	8008dd2 <HAL_I2S_DMAStop+0x2d6>
 8008dce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008dd2:	69da      	ldr	r2, [r3, #28]
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	4914      	ldr	r1, [pc, #80]	; (8008e2c <HAL_I2S_DMAStop+0x330>)
 8008dda:	428b      	cmp	r3, r1
 8008ddc:	d101      	bne.n	8008de2 <HAL_I2S_DMAStop+0x2e6>
 8008dde:	4b14      	ldr	r3, [pc, #80]	; (8008e30 <HAL_I2S_DMAStop+0x334>)
 8008de0:	e001      	b.n	8008de6 <HAL_I2S_DMAStop+0x2ea>
 8008de2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008de6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008dea:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8008dec:	2300      	movs	r3, #0
 8008dee:	60fb      	str	r3, [r7, #12]
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	4a0d      	ldr	r2, [pc, #52]	; (8008e2c <HAL_I2S_DMAStop+0x330>)
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d101      	bne.n	8008dfe <HAL_I2S_DMAStop+0x302>
 8008dfa:	4b0d      	ldr	r3, [pc, #52]	; (8008e30 <HAL_I2S_DMAStop+0x334>)
 8008dfc:	e001      	b.n	8008e02 <HAL_I2S_DMAStop+0x306>
 8008dfe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008e02:	689b      	ldr	r3, [r3, #8]
 8008e04:	60fb      	str	r3, [r7, #12]
 8008e06:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	4a07      	ldr	r2, [pc, #28]	; (8008e2c <HAL_I2S_DMAStop+0x330>)
 8008e0e:	4293      	cmp	r3, r2
 8008e10:	d101      	bne.n	8008e16 <HAL_I2S_DMAStop+0x31a>
 8008e12:	4b07      	ldr	r3, [pc, #28]	; (8008e30 <HAL_I2S_DMAStop+0x334>)
 8008e14:	e001      	b.n	8008e1a <HAL_I2S_DMAStop+0x31e>
 8008e16:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008e1a:	685a      	ldr	r2, [r3, #4]
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4902      	ldr	r1, [pc, #8]	; (8008e2c <HAL_I2S_DMAStop+0x330>)
 8008e22:	428b      	cmp	r3, r1
 8008e24:	d106      	bne.n	8008e34 <HAL_I2S_DMAStop+0x338>
 8008e26:	4b02      	ldr	r3, [pc, #8]	; (8008e30 <HAL_I2S_DMAStop+0x334>)
 8008e28:	e006      	b.n	8008e38 <HAL_I2S_DMAStop+0x33c>
 8008e2a:	bf00      	nop
 8008e2c:	40003800 	.word	0x40003800
 8008e30:	40003400 	.word	0x40003400
 8008e34:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008e38:	f022 0202 	bic.w	r2, r2, #2
 8008e3c:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	69da      	ldr	r2, [r3, #28]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008e4c:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8008e4e:	2300      	movs	r3, #0
 8008e50:	60bb      	str	r3, [r7, #8]
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	68db      	ldr	r3, [r3, #12]
 8008e58:	60bb      	str	r3, [r7, #8]
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	689b      	ldr	r3, [r3, #8]
 8008e60:	60bb      	str	r3, [r7, #8]
 8008e62:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	685a      	ldr	r2, [r3, #4]
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f022 0201 	bic.w	r2, r2, #1
 8008e72:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	685b      	ldr	r3, [r3, #4]
 8008e78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e7c:	d10c      	bne.n	8008e98 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e82:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2201      	movs	r2, #1
 8008e8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 8008e92:	2301      	movs	r3, #1
 8008e94:	77fb      	strb	r3, [r7, #31]
 8008e96:	e002      	b.n	8008e9e <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	2201      	movs	r2, #1
 8008ea2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 8008ea6:	7ffb      	ldrb	r3, [r7, #31]
}
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	3720      	adds	r7, #32
 8008eac:	46bd      	mov	sp, r7
 8008eae:	bd80      	pop	{r7, pc}

08008eb0 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8008eb0:	b480      	push	{r7}
 8008eb2:	b083      	sub	sp, #12
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8008eb8:	bf00      	nop
 8008eba:	370c      	adds	r7, #12
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec2:	4770      	bx	lr

08008ec4 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b083      	sub	sp, #12
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ed2:	b2db      	uxtb	r3, r3
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	370c      	adds	r7, #12
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ede:	4770      	bx	lr

08008ee0 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b084      	sub	sp, #16
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eec:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	69db      	ldr	r3, [r3, #28]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d10e      	bne.n	8008f14 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	685a      	ldr	r2, [r3, #4]
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	f022 0202 	bic.w	r2, r2, #2
 8008f04:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	2201      	movs	r2, #1
 8008f10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8008f14:	68f8      	ldr	r0, [r7, #12]
 8008f16:	f7f7 fc19 	bl	800074c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8008f1a:	bf00      	nop
 8008f1c:	3710      	adds	r7, #16
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}

08008f22 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008f22:	b580      	push	{r7, lr}
 8008f24:	b084      	sub	sp, #16
 8008f26:	af00      	add	r7, sp, #0
 8008f28:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f2e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8008f30:	68f8      	ldr	r0, [r7, #12]
 8008f32:	f7f7 fc1d 	bl	8000770 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8008f36:	bf00      	nop
 8008f38:	3710      	adds	r7, #16
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	bd80      	pop	{r7, pc}

08008f3e <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8008f3e:	b580      	push	{r7, lr}
 8008f40:	b084      	sub	sp, #16
 8008f42:	af00      	add	r7, sp, #0
 8008f44:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f4a:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	685a      	ldr	r2, [r3, #4]
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f022 0203 	bic.w	r2, r2, #3
 8008f5a:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	2200      	movs	r2, #0
 8008f66:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	2201      	movs	r2, #1
 8008f6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f74:	f043 0208 	orr.w	r2, r3, #8
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8008f7c:	68f8      	ldr	r0, [r7, #12]
 8008f7e:	f7f7 fd63 	bl	8000a48 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8008f82:	bf00      	nop
 8008f84:	3710      	adds	r7, #16
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bd80      	pop	{r7, pc}

08008f8a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8008f8a:	b580      	push	{r7, lr}
 8008f8c:	b082      	sub	sp, #8
 8008f8e:	af00      	add	r7, sp, #0
 8008f90:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f96:	881a      	ldrh	r2, [r3, #0]
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fa2:	1c9a      	adds	r2, r3, #2
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008fac:	b29b      	uxth	r3, r3
 8008fae:	3b01      	subs	r3, #1
 8008fb0:	b29a      	uxth	r2, r3
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008fba:	b29b      	uxth	r3, r3
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d10e      	bne.n	8008fde <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	685a      	ldr	r2, [r3, #4]
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008fce:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f7f7 fbb7 	bl	800074c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8008fde:	bf00      	nop
 8008fe0:	3708      	adds	r7, #8
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}

08008fe6 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8008fe6:	b580      	push	{r7, lr}
 8008fe8:	b082      	sub	sp, #8
 8008fea:	af00      	add	r7, sp, #0
 8008fec:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	68da      	ldr	r2, [r3, #12]
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ff8:	b292      	uxth	r2, r2
 8008ffa:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009000:	1c9a      	adds	r2, r3, #2
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800900a:	b29b      	uxth	r3, r3
 800900c:	3b01      	subs	r3, #1
 800900e:	b29a      	uxth	r2, r3
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009018:	b29b      	uxth	r3, r3
 800901a:	2b00      	cmp	r3, #0
 800901c:	d10e      	bne.n	800903c <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	685a      	ldr	r2, [r3, #4]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800902c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2201      	movs	r2, #1
 8009032:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f7ff ff3a 	bl	8008eb0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800903c:	bf00      	nop
 800903e:	3708      	adds	r7, #8
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}

08009044 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b086      	sub	sp, #24
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	689b      	ldr	r3, [r3, #8]
 8009052:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800905a:	b2db      	uxtb	r3, r3
 800905c:	2b04      	cmp	r3, #4
 800905e:	d13a      	bne.n	80090d6 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8009060:	697b      	ldr	r3, [r7, #20]
 8009062:	f003 0301 	and.w	r3, r3, #1
 8009066:	2b01      	cmp	r3, #1
 8009068:	d109      	bne.n	800907e <I2S_IRQHandler+0x3a>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	685b      	ldr	r3, [r3, #4]
 8009070:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009074:	2b40      	cmp	r3, #64	; 0x40
 8009076:	d102      	bne.n	800907e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8009078:	6878      	ldr	r0, [r7, #4]
 800907a:	f7ff ffb4 	bl	8008fe6 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009084:	2b40      	cmp	r3, #64	; 0x40
 8009086:	d126      	bne.n	80090d6 <I2S_IRQHandler+0x92>
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	685b      	ldr	r3, [r3, #4]
 800908e:	f003 0320 	and.w	r3, r3, #32
 8009092:	2b20      	cmp	r3, #32
 8009094:	d11f      	bne.n	80090d6 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	685a      	ldr	r2, [r3, #4]
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80090a4:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80090a6:	2300      	movs	r3, #0
 80090a8:	613b      	str	r3, [r7, #16]
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	68db      	ldr	r3, [r3, #12]
 80090b0:	613b      	str	r3, [r7, #16]
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	689b      	ldr	r3, [r3, #8]
 80090b8:	613b      	str	r3, [r7, #16]
 80090ba:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2201      	movs	r2, #1
 80090c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090c8:	f043 0202 	orr.w	r2, r3, #2
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80090d0:	6878      	ldr	r0, [r7, #4]
 80090d2:	f7f7 fcb9 	bl	8000a48 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80090dc:	b2db      	uxtb	r3, r3
 80090de:	2b03      	cmp	r3, #3
 80090e0:	d136      	bne.n	8009150 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80090e2:	697b      	ldr	r3, [r7, #20]
 80090e4:	f003 0302 	and.w	r3, r3, #2
 80090e8:	2b02      	cmp	r3, #2
 80090ea:	d109      	bne.n	8009100 <I2S_IRQHandler+0xbc>
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090f6:	2b80      	cmp	r3, #128	; 0x80
 80090f8:	d102      	bne.n	8009100 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80090fa:	6878      	ldr	r0, [r7, #4]
 80090fc:	f7ff ff45 	bl	8008f8a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	f003 0308 	and.w	r3, r3, #8
 8009106:	2b08      	cmp	r3, #8
 8009108:	d122      	bne.n	8009150 <I2S_IRQHandler+0x10c>
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	685b      	ldr	r3, [r3, #4]
 8009110:	f003 0320 	and.w	r3, r3, #32
 8009114:	2b20      	cmp	r3, #32
 8009116:	d11b      	bne.n	8009150 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	685a      	ldr	r2, [r3, #4]
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009126:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8009128:	2300      	movs	r3, #0
 800912a:	60fb      	str	r3, [r7, #12]
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	689b      	ldr	r3, [r3, #8]
 8009132:	60fb      	str	r3, [r7, #12]
 8009134:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2201      	movs	r2, #1
 800913a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009142:	f043 0204 	orr.w	r2, r3, #4
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800914a:	6878      	ldr	r0, [r7, #4]
 800914c:	f7f7 fc7c 	bl	8000a48 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009150:	bf00      	nop
 8009152:	3718      	adds	r7, #24
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}

08009158 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b086      	sub	sp, #24
 800915c:	af00      	add	r7, sp, #0
 800915e:	60f8      	str	r0, [r7, #12]
 8009160:	60b9      	str	r1, [r7, #8]
 8009162:	603b      	str	r3, [r7, #0]
 8009164:	4613      	mov	r3, r2
 8009166:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8009168:	f7fd f852 	bl	8006210 <HAL_GetTick>
 800916c:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800916e:	e018      	b.n	80091a2 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009176:	d014      	beq.n	80091a2 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8009178:	f7fd f84a 	bl	8006210 <HAL_GetTick>
 800917c:	4602      	mov	r2, r0
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	1ad3      	subs	r3, r2, r3
 8009182:	683a      	ldr	r2, [r7, #0]
 8009184:	429a      	cmp	r2, r3
 8009186:	d902      	bls.n	800918e <I2S_WaitFlagStateUntilTimeout+0x36>
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d109      	bne.n	80091a2 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2201      	movs	r2, #1
 8009192:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	2200      	movs	r2, #0
 800919a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800919e:	2303      	movs	r3, #3
 80091a0:	e00f      	b.n	80091c2 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	689a      	ldr	r2, [r3, #8]
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	4013      	ands	r3, r2
 80091ac:	68ba      	ldr	r2, [r7, #8]
 80091ae:	429a      	cmp	r2, r3
 80091b0:	bf0c      	ite	eq
 80091b2:	2301      	moveq	r3, #1
 80091b4:	2300      	movne	r3, #0
 80091b6:	b2db      	uxtb	r3, r3
 80091b8:	461a      	mov	r2, r3
 80091ba:	79fb      	ldrb	r3, [r7, #7]
 80091bc:	429a      	cmp	r2, r3
 80091be:	d1d7      	bne.n	8009170 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 80091c0:	2300      	movs	r3, #0
}
 80091c2:	4618      	mov	r0, r3
 80091c4:	3718      	adds	r7, #24
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bd80      	pop	{r7, pc}
	...

080091cc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b088      	sub	sp, #32
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	689b      	ldr	r3, [r3, #8]
 80091da:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4a92      	ldr	r2, [pc, #584]	; (800942c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d101      	bne.n	80091ea <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80091e6:	4b92      	ldr	r3, [pc, #584]	; (8009430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80091e8:	e001      	b.n	80091ee <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80091ea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80091ee:	689b      	ldr	r3, [r3, #8]
 80091f0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	685b      	ldr	r3, [r3, #4]
 80091f8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4a8b      	ldr	r2, [pc, #556]	; (800942c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8009200:	4293      	cmp	r3, r2
 8009202:	d101      	bne.n	8009208 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8009204:	4b8a      	ldr	r3, [pc, #552]	; (8009430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8009206:	e001      	b.n	800920c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8009208:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800920c:	685b      	ldr	r3, [r3, #4]
 800920e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009218:	d004      	beq.n	8009224 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	685b      	ldr	r3, [r3, #4]
 800921e:	2b00      	cmp	r3, #0
 8009220:	f040 8099 	bne.w	8009356 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8009224:	69fb      	ldr	r3, [r7, #28]
 8009226:	f003 0302 	and.w	r3, r3, #2
 800922a:	2b02      	cmp	r3, #2
 800922c:	d107      	bne.n	800923e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800922e:	697b      	ldr	r3, [r7, #20]
 8009230:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009234:	2b00      	cmp	r3, #0
 8009236:	d002      	beq.n	800923e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	f000 f925 	bl	8009488 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800923e:	69bb      	ldr	r3, [r7, #24]
 8009240:	f003 0301 	and.w	r3, r3, #1
 8009244:	2b01      	cmp	r3, #1
 8009246:	d107      	bne.n	8009258 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8009248:	693b      	ldr	r3, [r7, #16]
 800924a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800924e:	2b00      	cmp	r3, #0
 8009250:	d002      	beq.n	8009258 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8009252:	6878      	ldr	r0, [r7, #4]
 8009254:	f000 f9c8 	bl	80095e8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8009258:	69bb      	ldr	r3, [r7, #24]
 800925a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800925e:	2b40      	cmp	r3, #64	; 0x40
 8009260:	d13a      	bne.n	80092d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8009262:	693b      	ldr	r3, [r7, #16]
 8009264:	f003 0320 	and.w	r3, r3, #32
 8009268:	2b00      	cmp	r3, #0
 800926a:	d035      	beq.n	80092d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	4a6e      	ldr	r2, [pc, #440]	; (800942c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8009272:	4293      	cmp	r3, r2
 8009274:	d101      	bne.n	800927a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8009276:	4b6e      	ldr	r3, [pc, #440]	; (8009430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8009278:	e001      	b.n	800927e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800927a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800927e:	685a      	ldr	r2, [r3, #4]
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	4969      	ldr	r1, [pc, #420]	; (800942c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8009286:	428b      	cmp	r3, r1
 8009288:	d101      	bne.n	800928e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800928a:	4b69      	ldr	r3, [pc, #420]	; (8009430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800928c:	e001      	b.n	8009292 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800928e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009292:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009296:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	685a      	ldr	r2, [r3, #4]
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80092a6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80092a8:	2300      	movs	r3, #0
 80092aa:	60fb      	str	r3, [r7, #12]
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	68db      	ldr	r3, [r3, #12]
 80092b2:	60fb      	str	r3, [r7, #12]
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	689b      	ldr	r3, [r3, #8]
 80092ba:	60fb      	str	r3, [r7, #12]
 80092bc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2201      	movs	r2, #1
 80092c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092ca:	f043 0202 	orr.w	r2, r3, #2
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	f7f7 fbb8 	bl	8000a48 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80092d8:	69fb      	ldr	r3, [r7, #28]
 80092da:	f003 0308 	and.w	r3, r3, #8
 80092de:	2b08      	cmp	r3, #8
 80092e0:	f040 80c3 	bne.w	800946a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80092e4:	697b      	ldr	r3, [r7, #20]
 80092e6:	f003 0320 	and.w	r3, r3, #32
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	f000 80bd 	beq.w	800946a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	685a      	ldr	r2, [r3, #4]
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80092fe:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	4a49      	ldr	r2, [pc, #292]	; (800942c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8009306:	4293      	cmp	r3, r2
 8009308:	d101      	bne.n	800930e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800930a:	4b49      	ldr	r3, [pc, #292]	; (8009430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800930c:	e001      	b.n	8009312 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800930e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009312:	685a      	ldr	r2, [r3, #4]
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	4944      	ldr	r1, [pc, #272]	; (800942c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800931a:	428b      	cmp	r3, r1
 800931c:	d101      	bne.n	8009322 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800931e:	4b44      	ldr	r3, [pc, #272]	; (8009430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8009320:	e001      	b.n	8009326 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8009322:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009326:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800932a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800932c:	2300      	movs	r3, #0
 800932e:	60bb      	str	r3, [r7, #8]
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	689b      	ldr	r3, [r3, #8]
 8009336:	60bb      	str	r3, [r7, #8]
 8009338:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2201      	movs	r2, #1
 800933e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009346:	f043 0204 	orr.w	r2, r3, #4
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800934e:	6878      	ldr	r0, [r7, #4]
 8009350:	f7f7 fb7a 	bl	8000a48 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8009354:	e089      	b.n	800946a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8009356:	69bb      	ldr	r3, [r7, #24]
 8009358:	f003 0302 	and.w	r3, r3, #2
 800935c:	2b02      	cmp	r3, #2
 800935e:	d107      	bne.n	8009370 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009366:	2b00      	cmp	r3, #0
 8009368:	d002      	beq.n	8009370 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800936a:	6878      	ldr	r0, [r7, #4]
 800936c:	f000 f8be 	bl	80094ec <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8009370:	69fb      	ldr	r3, [r7, #28]
 8009372:	f003 0301 	and.w	r3, r3, #1
 8009376:	2b01      	cmp	r3, #1
 8009378:	d107      	bne.n	800938a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009380:	2b00      	cmp	r3, #0
 8009382:	d002      	beq.n	800938a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8009384:	6878      	ldr	r0, [r7, #4]
 8009386:	f000 f8fd 	bl	8009584 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800938a:	69fb      	ldr	r3, [r7, #28]
 800938c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009390:	2b40      	cmp	r3, #64	; 0x40
 8009392:	d12f      	bne.n	80093f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	f003 0320 	and.w	r3, r3, #32
 800939a:	2b00      	cmp	r3, #0
 800939c:	d02a      	beq.n	80093f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	685a      	ldr	r2, [r3, #4]
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80093ac:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	4a1e      	ldr	r2, [pc, #120]	; (800942c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d101      	bne.n	80093bc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80093b8:	4b1d      	ldr	r3, [pc, #116]	; (8009430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80093ba:	e001      	b.n	80093c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80093bc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80093c0:	685a      	ldr	r2, [r3, #4]
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	4919      	ldr	r1, [pc, #100]	; (800942c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80093c8:	428b      	cmp	r3, r1
 80093ca:	d101      	bne.n	80093d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80093cc:	4b18      	ldr	r3, [pc, #96]	; (8009430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80093ce:	e001      	b.n	80093d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80093d0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80093d4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80093d8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2201      	movs	r2, #1
 80093de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093e6:	f043 0202 	orr.w	r2, r3, #2
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80093ee:	6878      	ldr	r0, [r7, #4]
 80093f0:	f7f7 fb2a 	bl	8000a48 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80093f4:	69bb      	ldr	r3, [r7, #24]
 80093f6:	f003 0308 	and.w	r3, r3, #8
 80093fa:	2b08      	cmp	r3, #8
 80093fc:	d136      	bne.n	800946c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80093fe:	693b      	ldr	r3, [r7, #16]
 8009400:	f003 0320 	and.w	r3, r3, #32
 8009404:	2b00      	cmp	r3, #0
 8009406:	d031      	beq.n	800946c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	4a07      	ldr	r2, [pc, #28]	; (800942c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800940e:	4293      	cmp	r3, r2
 8009410:	d101      	bne.n	8009416 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8009412:	4b07      	ldr	r3, [pc, #28]	; (8009430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8009414:	e001      	b.n	800941a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8009416:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800941a:	685a      	ldr	r2, [r3, #4]
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	4902      	ldr	r1, [pc, #8]	; (800942c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8009422:	428b      	cmp	r3, r1
 8009424:	d106      	bne.n	8009434 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8009426:	4b02      	ldr	r3, [pc, #8]	; (8009430 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8009428:	e006      	b.n	8009438 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800942a:	bf00      	nop
 800942c:	40003800 	.word	0x40003800
 8009430:	40003400 	.word	0x40003400
 8009434:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009438:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800943c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	685a      	ldr	r2, [r3, #4]
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800944c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2201      	movs	r2, #1
 8009452:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800945a:	f043 0204 	orr.w	r2, r3, #4
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8009462:	6878      	ldr	r0, [r7, #4]
 8009464:	f7f7 faf0 	bl	8000a48 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009468:	e000      	b.n	800946c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800946a:	bf00      	nop
}
 800946c:	bf00      	nop
 800946e:	3720      	adds	r7, #32
 8009470:	46bd      	mov	sp, r7
 8009472:	bd80      	pop	{r7, pc}

08009474 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8009474:	b480      	push	{r7}
 8009476:	b083      	sub	sp, #12
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800947c:	bf00      	nop
 800947e:	370c      	adds	r7, #12
 8009480:	46bd      	mov	sp, r7
 8009482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009486:	4770      	bx	lr

08009488 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b082      	sub	sp, #8
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009494:	1c99      	adds	r1, r3, #2
 8009496:	687a      	ldr	r2, [r7, #4]
 8009498:	6251      	str	r1, [r2, #36]	; 0x24
 800949a:	881a      	ldrh	r2, [r3, #0]
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094a6:	b29b      	uxth	r3, r3
 80094a8:	3b01      	subs	r3, #1
 80094aa:	b29a      	uxth	r2, r3
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094b4:	b29b      	uxth	r3, r3
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d113      	bne.n	80094e2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	685a      	ldr	r2, [r3, #4]
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80094c8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80094ce:	b29b      	uxth	r3, r3
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d106      	bne.n	80094e2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2201      	movs	r2, #1
 80094d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80094dc:	6878      	ldr	r0, [r7, #4]
 80094de:	f7ff ffc9 	bl	8009474 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80094e2:	bf00      	nop
 80094e4:	3708      	adds	r7, #8
 80094e6:	46bd      	mov	sp, r7
 80094e8:	bd80      	pop	{r7, pc}
	...

080094ec <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b082      	sub	sp, #8
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094f8:	1c99      	adds	r1, r3, #2
 80094fa:	687a      	ldr	r2, [r7, #4]
 80094fc:	6251      	str	r1, [r2, #36]	; 0x24
 80094fe:	8819      	ldrh	r1, [r3, #0]
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a1d      	ldr	r2, [pc, #116]	; (800957c <I2SEx_TxISR_I2SExt+0x90>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d101      	bne.n	800950e <I2SEx_TxISR_I2SExt+0x22>
 800950a:	4b1d      	ldr	r3, [pc, #116]	; (8009580 <I2SEx_TxISR_I2SExt+0x94>)
 800950c:	e001      	b.n	8009512 <I2SEx_TxISR_I2SExt+0x26>
 800950e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009512:	460a      	mov	r2, r1
 8009514:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800951a:	b29b      	uxth	r3, r3
 800951c:	3b01      	subs	r3, #1
 800951e:	b29a      	uxth	r2, r3
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009528:	b29b      	uxth	r3, r3
 800952a:	2b00      	cmp	r3, #0
 800952c:	d121      	bne.n	8009572 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	4a12      	ldr	r2, [pc, #72]	; (800957c <I2SEx_TxISR_I2SExt+0x90>)
 8009534:	4293      	cmp	r3, r2
 8009536:	d101      	bne.n	800953c <I2SEx_TxISR_I2SExt+0x50>
 8009538:	4b11      	ldr	r3, [pc, #68]	; (8009580 <I2SEx_TxISR_I2SExt+0x94>)
 800953a:	e001      	b.n	8009540 <I2SEx_TxISR_I2SExt+0x54>
 800953c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009540:	685a      	ldr	r2, [r3, #4]
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	490d      	ldr	r1, [pc, #52]	; (800957c <I2SEx_TxISR_I2SExt+0x90>)
 8009548:	428b      	cmp	r3, r1
 800954a:	d101      	bne.n	8009550 <I2SEx_TxISR_I2SExt+0x64>
 800954c:	4b0c      	ldr	r3, [pc, #48]	; (8009580 <I2SEx_TxISR_I2SExt+0x94>)
 800954e:	e001      	b.n	8009554 <I2SEx_TxISR_I2SExt+0x68>
 8009550:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009554:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009558:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800955e:	b29b      	uxth	r3, r3
 8009560:	2b00      	cmp	r3, #0
 8009562:	d106      	bne.n	8009572 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2201      	movs	r2, #1
 8009568:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	f7ff ff81 	bl	8009474 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009572:	bf00      	nop
 8009574:	3708      	adds	r7, #8
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}
 800957a:	bf00      	nop
 800957c:	40003800 	.word	0x40003800
 8009580:	40003400 	.word	0x40003400

08009584 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b082      	sub	sp, #8
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	68d8      	ldr	r0, [r3, #12]
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009596:	1c99      	adds	r1, r3, #2
 8009598:	687a      	ldr	r2, [r7, #4]
 800959a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800959c:	b282      	uxth	r2, r0
 800959e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80095a4:	b29b      	uxth	r3, r3
 80095a6:	3b01      	subs	r3, #1
 80095a8:	b29a      	uxth	r2, r3
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80095b2:	b29b      	uxth	r3, r3
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d113      	bne.n	80095e0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	685a      	ldr	r2, [r3, #4]
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80095c6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095cc:	b29b      	uxth	r3, r3
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d106      	bne.n	80095e0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	2201      	movs	r2, #1
 80095d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f7ff ff4a 	bl	8009474 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80095e0:	bf00      	nop
 80095e2:	3708      	adds	r7, #8
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}

080095e8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b082      	sub	sp, #8
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	4a20      	ldr	r2, [pc, #128]	; (8009678 <I2SEx_RxISR_I2SExt+0x90>)
 80095f6:	4293      	cmp	r3, r2
 80095f8:	d101      	bne.n	80095fe <I2SEx_RxISR_I2SExt+0x16>
 80095fa:	4b20      	ldr	r3, [pc, #128]	; (800967c <I2SEx_RxISR_I2SExt+0x94>)
 80095fc:	e001      	b.n	8009602 <I2SEx_RxISR_I2SExt+0x1a>
 80095fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009602:	68d8      	ldr	r0, [r3, #12]
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009608:	1c99      	adds	r1, r3, #2
 800960a:	687a      	ldr	r2, [r7, #4]
 800960c:	62d1      	str	r1, [r2, #44]	; 0x2c
 800960e:	b282      	uxth	r2, r0
 8009610:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009616:	b29b      	uxth	r3, r3
 8009618:	3b01      	subs	r3, #1
 800961a:	b29a      	uxth	r2, r3
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009624:	b29b      	uxth	r3, r3
 8009626:	2b00      	cmp	r3, #0
 8009628:	d121      	bne.n	800966e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	4a12      	ldr	r2, [pc, #72]	; (8009678 <I2SEx_RxISR_I2SExt+0x90>)
 8009630:	4293      	cmp	r3, r2
 8009632:	d101      	bne.n	8009638 <I2SEx_RxISR_I2SExt+0x50>
 8009634:	4b11      	ldr	r3, [pc, #68]	; (800967c <I2SEx_RxISR_I2SExt+0x94>)
 8009636:	e001      	b.n	800963c <I2SEx_RxISR_I2SExt+0x54>
 8009638:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800963c:	685a      	ldr	r2, [r3, #4]
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	490d      	ldr	r1, [pc, #52]	; (8009678 <I2SEx_RxISR_I2SExt+0x90>)
 8009644:	428b      	cmp	r3, r1
 8009646:	d101      	bne.n	800964c <I2SEx_RxISR_I2SExt+0x64>
 8009648:	4b0c      	ldr	r3, [pc, #48]	; (800967c <I2SEx_RxISR_I2SExt+0x94>)
 800964a:	e001      	b.n	8009650 <I2SEx_RxISR_I2SExt+0x68>
 800964c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009650:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009654:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800965a:	b29b      	uxth	r3, r3
 800965c:	2b00      	cmp	r3, #0
 800965e:	d106      	bne.n	800966e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2201      	movs	r2, #1
 8009664:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f7ff ff03 	bl	8009474 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800966e:	bf00      	nop
 8009670:	3708      	adds	r7, #8
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}
 8009676:	bf00      	nop
 8009678:	40003800 	.word	0x40003800
 800967c:	40003400 	.word	0x40003400

08009680 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b086      	sub	sp, #24
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d101      	bne.n	8009692 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800968e:	2301      	movs	r3, #1
 8009690:	e267      	b.n	8009b62 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f003 0301 	and.w	r3, r3, #1
 800969a:	2b00      	cmp	r3, #0
 800969c:	d075      	beq.n	800978a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800969e:	4b88      	ldr	r3, [pc, #544]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 80096a0:	689b      	ldr	r3, [r3, #8]
 80096a2:	f003 030c 	and.w	r3, r3, #12
 80096a6:	2b04      	cmp	r3, #4
 80096a8:	d00c      	beq.n	80096c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80096aa:	4b85      	ldr	r3, [pc, #532]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 80096ac:	689b      	ldr	r3, [r3, #8]
 80096ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80096b2:	2b08      	cmp	r3, #8
 80096b4:	d112      	bne.n	80096dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80096b6:	4b82      	ldr	r3, [pc, #520]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 80096b8:	685b      	ldr	r3, [r3, #4]
 80096ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80096be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80096c2:	d10b      	bne.n	80096dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80096c4:	4b7e      	ldr	r3, [pc, #504]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d05b      	beq.n	8009788 <HAL_RCC_OscConfig+0x108>
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	685b      	ldr	r3, [r3, #4]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d157      	bne.n	8009788 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80096d8:	2301      	movs	r3, #1
 80096da:	e242      	b.n	8009b62 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	685b      	ldr	r3, [r3, #4]
 80096e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80096e4:	d106      	bne.n	80096f4 <HAL_RCC_OscConfig+0x74>
 80096e6:	4b76      	ldr	r3, [pc, #472]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	4a75      	ldr	r2, [pc, #468]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 80096ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80096f0:	6013      	str	r3, [r2, #0]
 80096f2:	e01d      	b.n	8009730 <HAL_RCC_OscConfig+0xb0>
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	685b      	ldr	r3, [r3, #4]
 80096f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80096fc:	d10c      	bne.n	8009718 <HAL_RCC_OscConfig+0x98>
 80096fe:	4b70      	ldr	r3, [pc, #448]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	4a6f      	ldr	r2, [pc, #444]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 8009704:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009708:	6013      	str	r3, [r2, #0]
 800970a:	4b6d      	ldr	r3, [pc, #436]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	4a6c      	ldr	r2, [pc, #432]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 8009710:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009714:	6013      	str	r3, [r2, #0]
 8009716:	e00b      	b.n	8009730 <HAL_RCC_OscConfig+0xb0>
 8009718:	4b69      	ldr	r3, [pc, #420]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	4a68      	ldr	r2, [pc, #416]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 800971e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009722:	6013      	str	r3, [r2, #0]
 8009724:	4b66      	ldr	r3, [pc, #408]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	4a65      	ldr	r2, [pc, #404]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 800972a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800972e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	685b      	ldr	r3, [r3, #4]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d013      	beq.n	8009760 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009738:	f7fc fd6a 	bl	8006210 <HAL_GetTick>
 800973c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800973e:	e008      	b.n	8009752 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009740:	f7fc fd66 	bl	8006210 <HAL_GetTick>
 8009744:	4602      	mov	r2, r0
 8009746:	693b      	ldr	r3, [r7, #16]
 8009748:	1ad3      	subs	r3, r2, r3
 800974a:	2b64      	cmp	r3, #100	; 0x64
 800974c:	d901      	bls.n	8009752 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800974e:	2303      	movs	r3, #3
 8009750:	e207      	b.n	8009b62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009752:	4b5b      	ldr	r3, [pc, #364]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800975a:	2b00      	cmp	r3, #0
 800975c:	d0f0      	beq.n	8009740 <HAL_RCC_OscConfig+0xc0>
 800975e:	e014      	b.n	800978a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009760:	f7fc fd56 	bl	8006210 <HAL_GetTick>
 8009764:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009766:	e008      	b.n	800977a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009768:	f7fc fd52 	bl	8006210 <HAL_GetTick>
 800976c:	4602      	mov	r2, r0
 800976e:	693b      	ldr	r3, [r7, #16]
 8009770:	1ad3      	subs	r3, r2, r3
 8009772:	2b64      	cmp	r3, #100	; 0x64
 8009774:	d901      	bls.n	800977a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009776:	2303      	movs	r3, #3
 8009778:	e1f3      	b.n	8009b62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800977a:	4b51      	ldr	r3, [pc, #324]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009782:	2b00      	cmp	r3, #0
 8009784:	d1f0      	bne.n	8009768 <HAL_RCC_OscConfig+0xe8>
 8009786:	e000      	b.n	800978a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009788:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f003 0302 	and.w	r3, r3, #2
 8009792:	2b00      	cmp	r3, #0
 8009794:	d063      	beq.n	800985e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009796:	4b4a      	ldr	r3, [pc, #296]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 8009798:	689b      	ldr	r3, [r3, #8]
 800979a:	f003 030c 	and.w	r3, r3, #12
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d00b      	beq.n	80097ba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80097a2:	4b47      	ldr	r3, [pc, #284]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 80097a4:	689b      	ldr	r3, [r3, #8]
 80097a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80097aa:	2b08      	cmp	r3, #8
 80097ac:	d11c      	bne.n	80097e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80097ae:	4b44      	ldr	r3, [pc, #272]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 80097b0:	685b      	ldr	r3, [r3, #4]
 80097b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d116      	bne.n	80097e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80097ba:	4b41      	ldr	r3, [pc, #260]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f003 0302 	and.w	r3, r3, #2
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d005      	beq.n	80097d2 <HAL_RCC_OscConfig+0x152>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	68db      	ldr	r3, [r3, #12]
 80097ca:	2b01      	cmp	r3, #1
 80097cc:	d001      	beq.n	80097d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80097ce:	2301      	movs	r3, #1
 80097d0:	e1c7      	b.n	8009b62 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80097d2:	4b3b      	ldr	r3, [pc, #236]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	691b      	ldr	r3, [r3, #16]
 80097de:	00db      	lsls	r3, r3, #3
 80097e0:	4937      	ldr	r1, [pc, #220]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 80097e2:	4313      	orrs	r3, r2
 80097e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80097e6:	e03a      	b.n	800985e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	68db      	ldr	r3, [r3, #12]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d020      	beq.n	8009832 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80097f0:	4b34      	ldr	r3, [pc, #208]	; (80098c4 <HAL_RCC_OscConfig+0x244>)
 80097f2:	2201      	movs	r2, #1
 80097f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80097f6:	f7fc fd0b 	bl	8006210 <HAL_GetTick>
 80097fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80097fc:	e008      	b.n	8009810 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80097fe:	f7fc fd07 	bl	8006210 <HAL_GetTick>
 8009802:	4602      	mov	r2, r0
 8009804:	693b      	ldr	r3, [r7, #16]
 8009806:	1ad3      	subs	r3, r2, r3
 8009808:	2b02      	cmp	r3, #2
 800980a:	d901      	bls.n	8009810 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800980c:	2303      	movs	r3, #3
 800980e:	e1a8      	b.n	8009b62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009810:	4b2b      	ldr	r3, [pc, #172]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f003 0302 	and.w	r3, r3, #2
 8009818:	2b00      	cmp	r3, #0
 800981a:	d0f0      	beq.n	80097fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800981c:	4b28      	ldr	r3, [pc, #160]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	691b      	ldr	r3, [r3, #16]
 8009828:	00db      	lsls	r3, r3, #3
 800982a:	4925      	ldr	r1, [pc, #148]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 800982c:	4313      	orrs	r3, r2
 800982e:	600b      	str	r3, [r1, #0]
 8009830:	e015      	b.n	800985e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009832:	4b24      	ldr	r3, [pc, #144]	; (80098c4 <HAL_RCC_OscConfig+0x244>)
 8009834:	2200      	movs	r2, #0
 8009836:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009838:	f7fc fcea 	bl	8006210 <HAL_GetTick>
 800983c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800983e:	e008      	b.n	8009852 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009840:	f7fc fce6 	bl	8006210 <HAL_GetTick>
 8009844:	4602      	mov	r2, r0
 8009846:	693b      	ldr	r3, [r7, #16]
 8009848:	1ad3      	subs	r3, r2, r3
 800984a:	2b02      	cmp	r3, #2
 800984c:	d901      	bls.n	8009852 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800984e:	2303      	movs	r3, #3
 8009850:	e187      	b.n	8009b62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009852:	4b1b      	ldr	r3, [pc, #108]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f003 0302 	and.w	r3, r3, #2
 800985a:	2b00      	cmp	r3, #0
 800985c:	d1f0      	bne.n	8009840 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f003 0308 	and.w	r3, r3, #8
 8009866:	2b00      	cmp	r3, #0
 8009868:	d036      	beq.n	80098d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	695b      	ldr	r3, [r3, #20]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d016      	beq.n	80098a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009872:	4b15      	ldr	r3, [pc, #84]	; (80098c8 <HAL_RCC_OscConfig+0x248>)
 8009874:	2201      	movs	r2, #1
 8009876:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009878:	f7fc fcca 	bl	8006210 <HAL_GetTick>
 800987c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800987e:	e008      	b.n	8009892 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009880:	f7fc fcc6 	bl	8006210 <HAL_GetTick>
 8009884:	4602      	mov	r2, r0
 8009886:	693b      	ldr	r3, [r7, #16]
 8009888:	1ad3      	subs	r3, r2, r3
 800988a:	2b02      	cmp	r3, #2
 800988c:	d901      	bls.n	8009892 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800988e:	2303      	movs	r3, #3
 8009890:	e167      	b.n	8009b62 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009892:	4b0b      	ldr	r3, [pc, #44]	; (80098c0 <HAL_RCC_OscConfig+0x240>)
 8009894:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009896:	f003 0302 	and.w	r3, r3, #2
 800989a:	2b00      	cmp	r3, #0
 800989c:	d0f0      	beq.n	8009880 <HAL_RCC_OscConfig+0x200>
 800989e:	e01b      	b.n	80098d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80098a0:	4b09      	ldr	r3, [pc, #36]	; (80098c8 <HAL_RCC_OscConfig+0x248>)
 80098a2:	2200      	movs	r2, #0
 80098a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80098a6:	f7fc fcb3 	bl	8006210 <HAL_GetTick>
 80098aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80098ac:	e00e      	b.n	80098cc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80098ae:	f7fc fcaf 	bl	8006210 <HAL_GetTick>
 80098b2:	4602      	mov	r2, r0
 80098b4:	693b      	ldr	r3, [r7, #16]
 80098b6:	1ad3      	subs	r3, r2, r3
 80098b8:	2b02      	cmp	r3, #2
 80098ba:	d907      	bls.n	80098cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80098bc:	2303      	movs	r3, #3
 80098be:	e150      	b.n	8009b62 <HAL_RCC_OscConfig+0x4e2>
 80098c0:	40023800 	.word	0x40023800
 80098c4:	42470000 	.word	0x42470000
 80098c8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80098cc:	4b88      	ldr	r3, [pc, #544]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 80098ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80098d0:	f003 0302 	and.w	r3, r3, #2
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d1ea      	bne.n	80098ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f003 0304 	and.w	r3, r3, #4
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	f000 8097 	beq.w	8009a14 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80098e6:	2300      	movs	r3, #0
 80098e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80098ea:	4b81      	ldr	r3, [pc, #516]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 80098ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d10f      	bne.n	8009916 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80098f6:	2300      	movs	r3, #0
 80098f8:	60bb      	str	r3, [r7, #8]
 80098fa:	4b7d      	ldr	r3, [pc, #500]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 80098fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098fe:	4a7c      	ldr	r2, [pc, #496]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 8009900:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009904:	6413      	str	r3, [r2, #64]	; 0x40
 8009906:	4b7a      	ldr	r3, [pc, #488]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 8009908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800990a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800990e:	60bb      	str	r3, [r7, #8]
 8009910:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009912:	2301      	movs	r3, #1
 8009914:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009916:	4b77      	ldr	r3, [pc, #476]	; (8009af4 <HAL_RCC_OscConfig+0x474>)
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800991e:	2b00      	cmp	r3, #0
 8009920:	d118      	bne.n	8009954 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009922:	4b74      	ldr	r3, [pc, #464]	; (8009af4 <HAL_RCC_OscConfig+0x474>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	4a73      	ldr	r2, [pc, #460]	; (8009af4 <HAL_RCC_OscConfig+0x474>)
 8009928:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800992c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800992e:	f7fc fc6f 	bl	8006210 <HAL_GetTick>
 8009932:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009934:	e008      	b.n	8009948 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009936:	f7fc fc6b 	bl	8006210 <HAL_GetTick>
 800993a:	4602      	mov	r2, r0
 800993c:	693b      	ldr	r3, [r7, #16]
 800993e:	1ad3      	subs	r3, r2, r3
 8009940:	2b02      	cmp	r3, #2
 8009942:	d901      	bls.n	8009948 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8009944:	2303      	movs	r3, #3
 8009946:	e10c      	b.n	8009b62 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009948:	4b6a      	ldr	r3, [pc, #424]	; (8009af4 <HAL_RCC_OscConfig+0x474>)
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009950:	2b00      	cmp	r3, #0
 8009952:	d0f0      	beq.n	8009936 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	689b      	ldr	r3, [r3, #8]
 8009958:	2b01      	cmp	r3, #1
 800995a:	d106      	bne.n	800996a <HAL_RCC_OscConfig+0x2ea>
 800995c:	4b64      	ldr	r3, [pc, #400]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 800995e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009960:	4a63      	ldr	r2, [pc, #396]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 8009962:	f043 0301 	orr.w	r3, r3, #1
 8009966:	6713      	str	r3, [r2, #112]	; 0x70
 8009968:	e01c      	b.n	80099a4 <HAL_RCC_OscConfig+0x324>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	689b      	ldr	r3, [r3, #8]
 800996e:	2b05      	cmp	r3, #5
 8009970:	d10c      	bne.n	800998c <HAL_RCC_OscConfig+0x30c>
 8009972:	4b5f      	ldr	r3, [pc, #380]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 8009974:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009976:	4a5e      	ldr	r2, [pc, #376]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 8009978:	f043 0304 	orr.w	r3, r3, #4
 800997c:	6713      	str	r3, [r2, #112]	; 0x70
 800997e:	4b5c      	ldr	r3, [pc, #368]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 8009980:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009982:	4a5b      	ldr	r2, [pc, #364]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 8009984:	f043 0301 	orr.w	r3, r3, #1
 8009988:	6713      	str	r3, [r2, #112]	; 0x70
 800998a:	e00b      	b.n	80099a4 <HAL_RCC_OscConfig+0x324>
 800998c:	4b58      	ldr	r3, [pc, #352]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 800998e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009990:	4a57      	ldr	r2, [pc, #348]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 8009992:	f023 0301 	bic.w	r3, r3, #1
 8009996:	6713      	str	r3, [r2, #112]	; 0x70
 8009998:	4b55      	ldr	r3, [pc, #340]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 800999a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800999c:	4a54      	ldr	r2, [pc, #336]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 800999e:	f023 0304 	bic.w	r3, r3, #4
 80099a2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	689b      	ldr	r3, [r3, #8]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d015      	beq.n	80099d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80099ac:	f7fc fc30 	bl	8006210 <HAL_GetTick>
 80099b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80099b2:	e00a      	b.n	80099ca <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80099b4:	f7fc fc2c 	bl	8006210 <HAL_GetTick>
 80099b8:	4602      	mov	r2, r0
 80099ba:	693b      	ldr	r3, [r7, #16]
 80099bc:	1ad3      	subs	r3, r2, r3
 80099be:	f241 3288 	movw	r2, #5000	; 0x1388
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d901      	bls.n	80099ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80099c6:	2303      	movs	r3, #3
 80099c8:	e0cb      	b.n	8009b62 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80099ca:	4b49      	ldr	r3, [pc, #292]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 80099cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099ce:	f003 0302 	and.w	r3, r3, #2
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d0ee      	beq.n	80099b4 <HAL_RCC_OscConfig+0x334>
 80099d6:	e014      	b.n	8009a02 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80099d8:	f7fc fc1a 	bl	8006210 <HAL_GetTick>
 80099dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80099de:	e00a      	b.n	80099f6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80099e0:	f7fc fc16 	bl	8006210 <HAL_GetTick>
 80099e4:	4602      	mov	r2, r0
 80099e6:	693b      	ldr	r3, [r7, #16]
 80099e8:	1ad3      	subs	r3, r2, r3
 80099ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80099ee:	4293      	cmp	r3, r2
 80099f0:	d901      	bls.n	80099f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80099f2:	2303      	movs	r3, #3
 80099f4:	e0b5      	b.n	8009b62 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80099f6:	4b3e      	ldr	r3, [pc, #248]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 80099f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099fa:	f003 0302 	and.w	r3, r3, #2
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d1ee      	bne.n	80099e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009a02:	7dfb      	ldrb	r3, [r7, #23]
 8009a04:	2b01      	cmp	r3, #1
 8009a06:	d105      	bne.n	8009a14 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009a08:	4b39      	ldr	r3, [pc, #228]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 8009a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a0c:	4a38      	ldr	r2, [pc, #224]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 8009a0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009a12:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	699b      	ldr	r3, [r3, #24]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	f000 80a1 	beq.w	8009b60 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009a1e:	4b34      	ldr	r3, [pc, #208]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 8009a20:	689b      	ldr	r3, [r3, #8]
 8009a22:	f003 030c 	and.w	r3, r3, #12
 8009a26:	2b08      	cmp	r3, #8
 8009a28:	d05c      	beq.n	8009ae4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	699b      	ldr	r3, [r3, #24]
 8009a2e:	2b02      	cmp	r3, #2
 8009a30:	d141      	bne.n	8009ab6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009a32:	4b31      	ldr	r3, [pc, #196]	; (8009af8 <HAL_RCC_OscConfig+0x478>)
 8009a34:	2200      	movs	r2, #0
 8009a36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009a38:	f7fc fbea 	bl	8006210 <HAL_GetTick>
 8009a3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009a3e:	e008      	b.n	8009a52 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009a40:	f7fc fbe6 	bl	8006210 <HAL_GetTick>
 8009a44:	4602      	mov	r2, r0
 8009a46:	693b      	ldr	r3, [r7, #16]
 8009a48:	1ad3      	subs	r3, r2, r3
 8009a4a:	2b02      	cmp	r3, #2
 8009a4c:	d901      	bls.n	8009a52 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8009a4e:	2303      	movs	r3, #3
 8009a50:	e087      	b.n	8009b62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009a52:	4b27      	ldr	r3, [pc, #156]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d1f0      	bne.n	8009a40 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	69da      	ldr	r2, [r3, #28]
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	6a1b      	ldr	r3, [r3, #32]
 8009a66:	431a      	orrs	r2, r3
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a6c:	019b      	lsls	r3, r3, #6
 8009a6e:	431a      	orrs	r2, r3
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a74:	085b      	lsrs	r3, r3, #1
 8009a76:	3b01      	subs	r3, #1
 8009a78:	041b      	lsls	r3, r3, #16
 8009a7a:	431a      	orrs	r2, r3
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a80:	061b      	lsls	r3, r3, #24
 8009a82:	491b      	ldr	r1, [pc, #108]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 8009a84:	4313      	orrs	r3, r2
 8009a86:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009a88:	4b1b      	ldr	r3, [pc, #108]	; (8009af8 <HAL_RCC_OscConfig+0x478>)
 8009a8a:	2201      	movs	r2, #1
 8009a8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009a8e:	f7fc fbbf 	bl	8006210 <HAL_GetTick>
 8009a92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009a94:	e008      	b.n	8009aa8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009a96:	f7fc fbbb 	bl	8006210 <HAL_GetTick>
 8009a9a:	4602      	mov	r2, r0
 8009a9c:	693b      	ldr	r3, [r7, #16]
 8009a9e:	1ad3      	subs	r3, r2, r3
 8009aa0:	2b02      	cmp	r3, #2
 8009aa2:	d901      	bls.n	8009aa8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009aa4:	2303      	movs	r3, #3
 8009aa6:	e05c      	b.n	8009b62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009aa8:	4b11      	ldr	r3, [pc, #68]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d0f0      	beq.n	8009a96 <HAL_RCC_OscConfig+0x416>
 8009ab4:	e054      	b.n	8009b60 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009ab6:	4b10      	ldr	r3, [pc, #64]	; (8009af8 <HAL_RCC_OscConfig+0x478>)
 8009ab8:	2200      	movs	r2, #0
 8009aba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009abc:	f7fc fba8 	bl	8006210 <HAL_GetTick>
 8009ac0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009ac2:	e008      	b.n	8009ad6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009ac4:	f7fc fba4 	bl	8006210 <HAL_GetTick>
 8009ac8:	4602      	mov	r2, r0
 8009aca:	693b      	ldr	r3, [r7, #16]
 8009acc:	1ad3      	subs	r3, r2, r3
 8009ace:	2b02      	cmp	r3, #2
 8009ad0:	d901      	bls.n	8009ad6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8009ad2:	2303      	movs	r3, #3
 8009ad4:	e045      	b.n	8009b62 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009ad6:	4b06      	ldr	r3, [pc, #24]	; (8009af0 <HAL_RCC_OscConfig+0x470>)
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d1f0      	bne.n	8009ac4 <HAL_RCC_OscConfig+0x444>
 8009ae2:	e03d      	b.n	8009b60 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	699b      	ldr	r3, [r3, #24]
 8009ae8:	2b01      	cmp	r3, #1
 8009aea:	d107      	bne.n	8009afc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009aec:	2301      	movs	r3, #1
 8009aee:	e038      	b.n	8009b62 <HAL_RCC_OscConfig+0x4e2>
 8009af0:	40023800 	.word	0x40023800
 8009af4:	40007000 	.word	0x40007000
 8009af8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009afc:	4b1b      	ldr	r3, [pc, #108]	; (8009b6c <HAL_RCC_OscConfig+0x4ec>)
 8009afe:	685b      	ldr	r3, [r3, #4]
 8009b00:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	699b      	ldr	r3, [r3, #24]
 8009b06:	2b01      	cmp	r3, #1
 8009b08:	d028      	beq.n	8009b5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009b14:	429a      	cmp	r2, r3
 8009b16:	d121      	bne.n	8009b5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009b22:	429a      	cmp	r2, r3
 8009b24:	d11a      	bne.n	8009b5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009b26:	68fa      	ldr	r2, [r7, #12]
 8009b28:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009b2c:	4013      	ands	r3, r2
 8009b2e:	687a      	ldr	r2, [r7, #4]
 8009b30:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009b32:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009b34:	4293      	cmp	r3, r2
 8009b36:	d111      	bne.n	8009b5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b42:	085b      	lsrs	r3, r3, #1
 8009b44:	3b01      	subs	r3, #1
 8009b46:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009b48:	429a      	cmp	r2, r3
 8009b4a:	d107      	bne.n	8009b5c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b56:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009b58:	429a      	cmp	r2, r3
 8009b5a:	d001      	beq.n	8009b60 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	e000      	b.n	8009b62 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8009b60:	2300      	movs	r3, #0
}
 8009b62:	4618      	mov	r0, r3
 8009b64:	3718      	adds	r7, #24
 8009b66:	46bd      	mov	sp, r7
 8009b68:	bd80      	pop	{r7, pc}
 8009b6a:	bf00      	nop
 8009b6c:	40023800 	.word	0x40023800

08009b70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b084      	sub	sp, #16
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
 8009b78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d101      	bne.n	8009b84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009b80:	2301      	movs	r3, #1
 8009b82:	e0cc      	b.n	8009d1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009b84:	4b68      	ldr	r3, [pc, #416]	; (8009d28 <HAL_RCC_ClockConfig+0x1b8>)
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	f003 0307 	and.w	r3, r3, #7
 8009b8c:	683a      	ldr	r2, [r7, #0]
 8009b8e:	429a      	cmp	r2, r3
 8009b90:	d90c      	bls.n	8009bac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009b92:	4b65      	ldr	r3, [pc, #404]	; (8009d28 <HAL_RCC_ClockConfig+0x1b8>)
 8009b94:	683a      	ldr	r2, [r7, #0]
 8009b96:	b2d2      	uxtb	r2, r2
 8009b98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009b9a:	4b63      	ldr	r3, [pc, #396]	; (8009d28 <HAL_RCC_ClockConfig+0x1b8>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	f003 0307 	and.w	r3, r3, #7
 8009ba2:	683a      	ldr	r2, [r7, #0]
 8009ba4:	429a      	cmp	r2, r3
 8009ba6:	d001      	beq.n	8009bac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009ba8:	2301      	movs	r3, #1
 8009baa:	e0b8      	b.n	8009d1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	f003 0302 	and.w	r3, r3, #2
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d020      	beq.n	8009bfa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f003 0304 	and.w	r3, r3, #4
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d005      	beq.n	8009bd0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009bc4:	4b59      	ldr	r3, [pc, #356]	; (8009d2c <HAL_RCC_ClockConfig+0x1bc>)
 8009bc6:	689b      	ldr	r3, [r3, #8]
 8009bc8:	4a58      	ldr	r2, [pc, #352]	; (8009d2c <HAL_RCC_ClockConfig+0x1bc>)
 8009bca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009bce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	f003 0308 	and.w	r3, r3, #8
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d005      	beq.n	8009be8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009bdc:	4b53      	ldr	r3, [pc, #332]	; (8009d2c <HAL_RCC_ClockConfig+0x1bc>)
 8009bde:	689b      	ldr	r3, [r3, #8]
 8009be0:	4a52      	ldr	r2, [pc, #328]	; (8009d2c <HAL_RCC_ClockConfig+0x1bc>)
 8009be2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009be6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009be8:	4b50      	ldr	r3, [pc, #320]	; (8009d2c <HAL_RCC_ClockConfig+0x1bc>)
 8009bea:	689b      	ldr	r3, [r3, #8]
 8009bec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	689b      	ldr	r3, [r3, #8]
 8009bf4:	494d      	ldr	r1, [pc, #308]	; (8009d2c <HAL_RCC_ClockConfig+0x1bc>)
 8009bf6:	4313      	orrs	r3, r2
 8009bf8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f003 0301 	and.w	r3, r3, #1
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d044      	beq.n	8009c90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	2b01      	cmp	r3, #1
 8009c0c:	d107      	bne.n	8009c1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009c0e:	4b47      	ldr	r3, [pc, #284]	; (8009d2c <HAL_RCC_ClockConfig+0x1bc>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d119      	bne.n	8009c4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009c1a:	2301      	movs	r3, #1
 8009c1c:	e07f      	b.n	8009d1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	685b      	ldr	r3, [r3, #4]
 8009c22:	2b02      	cmp	r3, #2
 8009c24:	d003      	beq.n	8009c2e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009c2a:	2b03      	cmp	r3, #3
 8009c2c:	d107      	bne.n	8009c3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009c2e:	4b3f      	ldr	r3, [pc, #252]	; (8009d2c <HAL_RCC_ClockConfig+0x1bc>)
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d109      	bne.n	8009c4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009c3a:	2301      	movs	r3, #1
 8009c3c:	e06f      	b.n	8009d1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009c3e:	4b3b      	ldr	r3, [pc, #236]	; (8009d2c <HAL_RCC_ClockConfig+0x1bc>)
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	f003 0302 	and.w	r3, r3, #2
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d101      	bne.n	8009c4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	e067      	b.n	8009d1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009c4e:	4b37      	ldr	r3, [pc, #220]	; (8009d2c <HAL_RCC_ClockConfig+0x1bc>)
 8009c50:	689b      	ldr	r3, [r3, #8]
 8009c52:	f023 0203 	bic.w	r2, r3, #3
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	685b      	ldr	r3, [r3, #4]
 8009c5a:	4934      	ldr	r1, [pc, #208]	; (8009d2c <HAL_RCC_ClockConfig+0x1bc>)
 8009c5c:	4313      	orrs	r3, r2
 8009c5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009c60:	f7fc fad6 	bl	8006210 <HAL_GetTick>
 8009c64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009c66:	e00a      	b.n	8009c7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009c68:	f7fc fad2 	bl	8006210 <HAL_GetTick>
 8009c6c:	4602      	mov	r2, r0
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	1ad3      	subs	r3, r2, r3
 8009c72:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c76:	4293      	cmp	r3, r2
 8009c78:	d901      	bls.n	8009c7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009c7a:	2303      	movs	r3, #3
 8009c7c:	e04f      	b.n	8009d1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009c7e:	4b2b      	ldr	r3, [pc, #172]	; (8009d2c <HAL_RCC_ClockConfig+0x1bc>)
 8009c80:	689b      	ldr	r3, [r3, #8]
 8009c82:	f003 020c 	and.w	r2, r3, #12
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	685b      	ldr	r3, [r3, #4]
 8009c8a:	009b      	lsls	r3, r3, #2
 8009c8c:	429a      	cmp	r2, r3
 8009c8e:	d1eb      	bne.n	8009c68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009c90:	4b25      	ldr	r3, [pc, #148]	; (8009d28 <HAL_RCC_ClockConfig+0x1b8>)
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	f003 0307 	and.w	r3, r3, #7
 8009c98:	683a      	ldr	r2, [r7, #0]
 8009c9a:	429a      	cmp	r2, r3
 8009c9c:	d20c      	bcs.n	8009cb8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009c9e:	4b22      	ldr	r3, [pc, #136]	; (8009d28 <HAL_RCC_ClockConfig+0x1b8>)
 8009ca0:	683a      	ldr	r2, [r7, #0]
 8009ca2:	b2d2      	uxtb	r2, r2
 8009ca4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009ca6:	4b20      	ldr	r3, [pc, #128]	; (8009d28 <HAL_RCC_ClockConfig+0x1b8>)
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	f003 0307 	and.w	r3, r3, #7
 8009cae:	683a      	ldr	r2, [r7, #0]
 8009cb0:	429a      	cmp	r2, r3
 8009cb2:	d001      	beq.n	8009cb8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009cb4:	2301      	movs	r3, #1
 8009cb6:	e032      	b.n	8009d1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	f003 0304 	and.w	r3, r3, #4
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d008      	beq.n	8009cd6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009cc4:	4b19      	ldr	r3, [pc, #100]	; (8009d2c <HAL_RCC_ClockConfig+0x1bc>)
 8009cc6:	689b      	ldr	r3, [r3, #8]
 8009cc8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	68db      	ldr	r3, [r3, #12]
 8009cd0:	4916      	ldr	r1, [pc, #88]	; (8009d2c <HAL_RCC_ClockConfig+0x1bc>)
 8009cd2:	4313      	orrs	r3, r2
 8009cd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f003 0308 	and.w	r3, r3, #8
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d009      	beq.n	8009cf6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009ce2:	4b12      	ldr	r3, [pc, #72]	; (8009d2c <HAL_RCC_ClockConfig+0x1bc>)
 8009ce4:	689b      	ldr	r3, [r3, #8]
 8009ce6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	691b      	ldr	r3, [r3, #16]
 8009cee:	00db      	lsls	r3, r3, #3
 8009cf0:	490e      	ldr	r1, [pc, #56]	; (8009d2c <HAL_RCC_ClockConfig+0x1bc>)
 8009cf2:	4313      	orrs	r3, r2
 8009cf4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009cf6:	f000 f821 	bl	8009d3c <HAL_RCC_GetSysClockFreq>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	4b0b      	ldr	r3, [pc, #44]	; (8009d2c <HAL_RCC_ClockConfig+0x1bc>)
 8009cfe:	689b      	ldr	r3, [r3, #8]
 8009d00:	091b      	lsrs	r3, r3, #4
 8009d02:	f003 030f 	and.w	r3, r3, #15
 8009d06:	490a      	ldr	r1, [pc, #40]	; (8009d30 <HAL_RCC_ClockConfig+0x1c0>)
 8009d08:	5ccb      	ldrb	r3, [r1, r3]
 8009d0a:	fa22 f303 	lsr.w	r3, r2, r3
 8009d0e:	4a09      	ldr	r2, [pc, #36]	; (8009d34 <HAL_RCC_ClockConfig+0x1c4>)
 8009d10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009d12:	4b09      	ldr	r3, [pc, #36]	; (8009d38 <HAL_RCC_ClockConfig+0x1c8>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	4618      	mov	r0, r3
 8009d18:	f7fb feca 	bl	8005ab0 <HAL_InitTick>

  return HAL_OK;
 8009d1c:	2300      	movs	r3, #0
}
 8009d1e:	4618      	mov	r0, r3
 8009d20:	3710      	adds	r7, #16
 8009d22:	46bd      	mov	sp, r7
 8009d24:	bd80      	pop	{r7, pc}
 8009d26:	bf00      	nop
 8009d28:	40023c00 	.word	0x40023c00
 8009d2c:	40023800 	.word	0x40023800
 8009d30:	0800ebd0 	.word	0x0800ebd0
 8009d34:	20000058 	.word	0x20000058
 8009d38:	20000078 	.word	0x20000078

08009d3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009d3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009d40:	b094      	sub	sp, #80	; 0x50
 8009d42:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009d44:	2300      	movs	r3, #0
 8009d46:	647b      	str	r3, [r7, #68]	; 0x44
 8009d48:	2300      	movs	r3, #0
 8009d4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8009d50:	2300      	movs	r3, #0
 8009d52:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009d54:	4b79      	ldr	r3, [pc, #484]	; (8009f3c <HAL_RCC_GetSysClockFreq+0x200>)
 8009d56:	689b      	ldr	r3, [r3, #8]
 8009d58:	f003 030c 	and.w	r3, r3, #12
 8009d5c:	2b08      	cmp	r3, #8
 8009d5e:	d00d      	beq.n	8009d7c <HAL_RCC_GetSysClockFreq+0x40>
 8009d60:	2b08      	cmp	r3, #8
 8009d62:	f200 80e1 	bhi.w	8009f28 <HAL_RCC_GetSysClockFreq+0x1ec>
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d002      	beq.n	8009d70 <HAL_RCC_GetSysClockFreq+0x34>
 8009d6a:	2b04      	cmp	r3, #4
 8009d6c:	d003      	beq.n	8009d76 <HAL_RCC_GetSysClockFreq+0x3a>
 8009d6e:	e0db      	b.n	8009f28 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009d70:	4b73      	ldr	r3, [pc, #460]	; (8009f40 <HAL_RCC_GetSysClockFreq+0x204>)
 8009d72:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8009d74:	e0db      	b.n	8009f2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009d76:	4b73      	ldr	r3, [pc, #460]	; (8009f44 <HAL_RCC_GetSysClockFreq+0x208>)
 8009d78:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8009d7a:	e0d8      	b.n	8009f2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009d7c:	4b6f      	ldr	r3, [pc, #444]	; (8009f3c <HAL_RCC_GetSysClockFreq+0x200>)
 8009d7e:	685b      	ldr	r3, [r3, #4]
 8009d80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009d84:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009d86:	4b6d      	ldr	r3, [pc, #436]	; (8009f3c <HAL_RCC_GetSysClockFreq+0x200>)
 8009d88:	685b      	ldr	r3, [r3, #4]
 8009d8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d063      	beq.n	8009e5a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009d92:	4b6a      	ldr	r3, [pc, #424]	; (8009f3c <HAL_RCC_GetSysClockFreq+0x200>)
 8009d94:	685b      	ldr	r3, [r3, #4]
 8009d96:	099b      	lsrs	r3, r3, #6
 8009d98:	2200      	movs	r2, #0
 8009d9a:	63bb      	str	r3, [r7, #56]	; 0x38
 8009d9c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8009d9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009da0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009da4:	633b      	str	r3, [r7, #48]	; 0x30
 8009da6:	2300      	movs	r3, #0
 8009da8:	637b      	str	r3, [r7, #52]	; 0x34
 8009daa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8009dae:	4622      	mov	r2, r4
 8009db0:	462b      	mov	r3, r5
 8009db2:	f04f 0000 	mov.w	r0, #0
 8009db6:	f04f 0100 	mov.w	r1, #0
 8009dba:	0159      	lsls	r1, r3, #5
 8009dbc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009dc0:	0150      	lsls	r0, r2, #5
 8009dc2:	4602      	mov	r2, r0
 8009dc4:	460b      	mov	r3, r1
 8009dc6:	4621      	mov	r1, r4
 8009dc8:	1a51      	subs	r1, r2, r1
 8009dca:	6139      	str	r1, [r7, #16]
 8009dcc:	4629      	mov	r1, r5
 8009dce:	eb63 0301 	sbc.w	r3, r3, r1
 8009dd2:	617b      	str	r3, [r7, #20]
 8009dd4:	f04f 0200 	mov.w	r2, #0
 8009dd8:	f04f 0300 	mov.w	r3, #0
 8009ddc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009de0:	4659      	mov	r1, fp
 8009de2:	018b      	lsls	r3, r1, #6
 8009de4:	4651      	mov	r1, sl
 8009de6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009dea:	4651      	mov	r1, sl
 8009dec:	018a      	lsls	r2, r1, #6
 8009dee:	4651      	mov	r1, sl
 8009df0:	ebb2 0801 	subs.w	r8, r2, r1
 8009df4:	4659      	mov	r1, fp
 8009df6:	eb63 0901 	sbc.w	r9, r3, r1
 8009dfa:	f04f 0200 	mov.w	r2, #0
 8009dfe:	f04f 0300 	mov.w	r3, #0
 8009e02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009e06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009e0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009e0e:	4690      	mov	r8, r2
 8009e10:	4699      	mov	r9, r3
 8009e12:	4623      	mov	r3, r4
 8009e14:	eb18 0303 	adds.w	r3, r8, r3
 8009e18:	60bb      	str	r3, [r7, #8]
 8009e1a:	462b      	mov	r3, r5
 8009e1c:	eb49 0303 	adc.w	r3, r9, r3
 8009e20:	60fb      	str	r3, [r7, #12]
 8009e22:	f04f 0200 	mov.w	r2, #0
 8009e26:	f04f 0300 	mov.w	r3, #0
 8009e2a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8009e2e:	4629      	mov	r1, r5
 8009e30:	024b      	lsls	r3, r1, #9
 8009e32:	4621      	mov	r1, r4
 8009e34:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8009e38:	4621      	mov	r1, r4
 8009e3a:	024a      	lsls	r2, r1, #9
 8009e3c:	4610      	mov	r0, r2
 8009e3e:	4619      	mov	r1, r3
 8009e40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009e42:	2200      	movs	r2, #0
 8009e44:	62bb      	str	r3, [r7, #40]	; 0x28
 8009e46:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009e48:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009e4c:	f7f6 fa18 	bl	8000280 <__aeabi_uldivmod>
 8009e50:	4602      	mov	r2, r0
 8009e52:	460b      	mov	r3, r1
 8009e54:	4613      	mov	r3, r2
 8009e56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009e58:	e058      	b.n	8009f0c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009e5a:	4b38      	ldr	r3, [pc, #224]	; (8009f3c <HAL_RCC_GetSysClockFreq+0x200>)
 8009e5c:	685b      	ldr	r3, [r3, #4]
 8009e5e:	099b      	lsrs	r3, r3, #6
 8009e60:	2200      	movs	r2, #0
 8009e62:	4618      	mov	r0, r3
 8009e64:	4611      	mov	r1, r2
 8009e66:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8009e6a:	623b      	str	r3, [r7, #32]
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	627b      	str	r3, [r7, #36]	; 0x24
 8009e70:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8009e74:	4642      	mov	r2, r8
 8009e76:	464b      	mov	r3, r9
 8009e78:	f04f 0000 	mov.w	r0, #0
 8009e7c:	f04f 0100 	mov.w	r1, #0
 8009e80:	0159      	lsls	r1, r3, #5
 8009e82:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009e86:	0150      	lsls	r0, r2, #5
 8009e88:	4602      	mov	r2, r0
 8009e8a:	460b      	mov	r3, r1
 8009e8c:	4641      	mov	r1, r8
 8009e8e:	ebb2 0a01 	subs.w	sl, r2, r1
 8009e92:	4649      	mov	r1, r9
 8009e94:	eb63 0b01 	sbc.w	fp, r3, r1
 8009e98:	f04f 0200 	mov.w	r2, #0
 8009e9c:	f04f 0300 	mov.w	r3, #0
 8009ea0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8009ea4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8009ea8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8009eac:	ebb2 040a 	subs.w	r4, r2, sl
 8009eb0:	eb63 050b 	sbc.w	r5, r3, fp
 8009eb4:	f04f 0200 	mov.w	r2, #0
 8009eb8:	f04f 0300 	mov.w	r3, #0
 8009ebc:	00eb      	lsls	r3, r5, #3
 8009ebe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009ec2:	00e2      	lsls	r2, r4, #3
 8009ec4:	4614      	mov	r4, r2
 8009ec6:	461d      	mov	r5, r3
 8009ec8:	4643      	mov	r3, r8
 8009eca:	18e3      	adds	r3, r4, r3
 8009ecc:	603b      	str	r3, [r7, #0]
 8009ece:	464b      	mov	r3, r9
 8009ed0:	eb45 0303 	adc.w	r3, r5, r3
 8009ed4:	607b      	str	r3, [r7, #4]
 8009ed6:	f04f 0200 	mov.w	r2, #0
 8009eda:	f04f 0300 	mov.w	r3, #0
 8009ede:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009ee2:	4629      	mov	r1, r5
 8009ee4:	028b      	lsls	r3, r1, #10
 8009ee6:	4621      	mov	r1, r4
 8009ee8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009eec:	4621      	mov	r1, r4
 8009eee:	028a      	lsls	r2, r1, #10
 8009ef0:	4610      	mov	r0, r2
 8009ef2:	4619      	mov	r1, r3
 8009ef4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009ef6:	2200      	movs	r2, #0
 8009ef8:	61bb      	str	r3, [r7, #24]
 8009efa:	61fa      	str	r2, [r7, #28]
 8009efc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009f00:	f7f6 f9be 	bl	8000280 <__aeabi_uldivmod>
 8009f04:	4602      	mov	r2, r0
 8009f06:	460b      	mov	r3, r1
 8009f08:	4613      	mov	r3, r2
 8009f0a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009f0c:	4b0b      	ldr	r3, [pc, #44]	; (8009f3c <HAL_RCC_GetSysClockFreq+0x200>)
 8009f0e:	685b      	ldr	r3, [r3, #4]
 8009f10:	0c1b      	lsrs	r3, r3, #16
 8009f12:	f003 0303 	and.w	r3, r3, #3
 8009f16:	3301      	adds	r3, #1
 8009f18:	005b      	lsls	r3, r3, #1
 8009f1a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8009f1c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009f1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f24:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8009f26:	e002      	b.n	8009f2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009f28:	4b05      	ldr	r3, [pc, #20]	; (8009f40 <HAL_RCC_GetSysClockFreq+0x204>)
 8009f2a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8009f2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009f2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8009f30:	4618      	mov	r0, r3
 8009f32:	3750      	adds	r7, #80	; 0x50
 8009f34:	46bd      	mov	sp, r7
 8009f36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009f3a:	bf00      	nop
 8009f3c:	40023800 	.word	0x40023800
 8009f40:	00f42400 	.word	0x00f42400
 8009f44:	007a1200 	.word	0x007a1200

08009f48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009f48:	b480      	push	{r7}
 8009f4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009f4c:	4b03      	ldr	r3, [pc, #12]	; (8009f5c <HAL_RCC_GetHCLKFreq+0x14>)
 8009f4e:	681b      	ldr	r3, [r3, #0]
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	46bd      	mov	sp, r7
 8009f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f58:	4770      	bx	lr
 8009f5a:	bf00      	nop
 8009f5c:	20000058 	.word	0x20000058

08009f60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009f64:	f7ff fff0 	bl	8009f48 <HAL_RCC_GetHCLKFreq>
 8009f68:	4602      	mov	r2, r0
 8009f6a:	4b05      	ldr	r3, [pc, #20]	; (8009f80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009f6c:	689b      	ldr	r3, [r3, #8]
 8009f6e:	0a9b      	lsrs	r3, r3, #10
 8009f70:	f003 0307 	and.w	r3, r3, #7
 8009f74:	4903      	ldr	r1, [pc, #12]	; (8009f84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009f76:	5ccb      	ldrb	r3, [r1, r3]
 8009f78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	bd80      	pop	{r7, pc}
 8009f80:	40023800 	.word	0x40023800
 8009f84:	0800ebe0 	.word	0x0800ebe0

08009f88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8009f8c:	f7ff ffdc 	bl	8009f48 <HAL_RCC_GetHCLKFreq>
 8009f90:	4602      	mov	r2, r0
 8009f92:	4b05      	ldr	r3, [pc, #20]	; (8009fa8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009f94:	689b      	ldr	r3, [r3, #8]
 8009f96:	0b5b      	lsrs	r3, r3, #13
 8009f98:	f003 0307 	and.w	r3, r3, #7
 8009f9c:	4903      	ldr	r1, [pc, #12]	; (8009fac <HAL_RCC_GetPCLK2Freq+0x24>)
 8009f9e:	5ccb      	ldrb	r3, [r1, r3]
 8009fa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	bd80      	pop	{r7, pc}
 8009fa8:	40023800 	.word	0x40023800
 8009fac:	0800ebe0 	.word	0x0800ebe0

08009fb0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b083      	sub	sp, #12
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
 8009fb8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	220f      	movs	r2, #15
 8009fbe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009fc0:	4b12      	ldr	r3, [pc, #72]	; (800a00c <HAL_RCC_GetClockConfig+0x5c>)
 8009fc2:	689b      	ldr	r3, [r3, #8]
 8009fc4:	f003 0203 	and.w	r2, r3, #3
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8009fcc:	4b0f      	ldr	r3, [pc, #60]	; (800a00c <HAL_RCC_GetClockConfig+0x5c>)
 8009fce:	689b      	ldr	r3, [r3, #8]
 8009fd0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8009fd8:	4b0c      	ldr	r3, [pc, #48]	; (800a00c <HAL_RCC_GetClockConfig+0x5c>)
 8009fda:	689b      	ldr	r3, [r3, #8]
 8009fdc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8009fe4:	4b09      	ldr	r3, [pc, #36]	; (800a00c <HAL_RCC_GetClockConfig+0x5c>)
 8009fe6:	689b      	ldr	r3, [r3, #8]
 8009fe8:	08db      	lsrs	r3, r3, #3
 8009fea:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8009ff2:	4b07      	ldr	r3, [pc, #28]	; (800a010 <HAL_RCC_GetClockConfig+0x60>)
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	f003 0207 	and.w	r2, r3, #7
 8009ffa:	683b      	ldr	r3, [r7, #0]
 8009ffc:	601a      	str	r2, [r3, #0]
}
 8009ffe:	bf00      	nop
 800a000:	370c      	adds	r7, #12
 800a002:	46bd      	mov	sp, r7
 800a004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a008:	4770      	bx	lr
 800a00a:	bf00      	nop
 800a00c:	40023800 	.word	0x40023800
 800a010:	40023c00 	.word	0x40023c00

0800a014 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b086      	sub	sp, #24
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a01c:	2300      	movs	r3, #0
 800a01e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800a020:	2300      	movs	r3, #0
 800a022:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	f003 0301 	and.w	r3, r3, #1
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d105      	bne.n	800a03c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d035      	beq.n	800a0a8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a03c:	4b62      	ldr	r3, [pc, #392]	; (800a1c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a03e:	2200      	movs	r2, #0
 800a040:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a042:	f7fc f8e5 	bl	8006210 <HAL_GetTick>
 800a046:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a048:	e008      	b.n	800a05c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a04a:	f7fc f8e1 	bl	8006210 <HAL_GetTick>
 800a04e:	4602      	mov	r2, r0
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	1ad3      	subs	r3, r2, r3
 800a054:	2b02      	cmp	r3, #2
 800a056:	d901      	bls.n	800a05c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a058:	2303      	movs	r3, #3
 800a05a:	e0b0      	b.n	800a1be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a05c:	4b5b      	ldr	r3, [pc, #364]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a064:	2b00      	cmp	r3, #0
 800a066:	d1f0      	bne.n	800a04a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	685b      	ldr	r3, [r3, #4]
 800a06c:	019a      	lsls	r2, r3, #6
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	689b      	ldr	r3, [r3, #8]
 800a072:	071b      	lsls	r3, r3, #28
 800a074:	4955      	ldr	r1, [pc, #340]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a076:	4313      	orrs	r3, r2
 800a078:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a07c:	4b52      	ldr	r3, [pc, #328]	; (800a1c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a07e:	2201      	movs	r2, #1
 800a080:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a082:	f7fc f8c5 	bl	8006210 <HAL_GetTick>
 800a086:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a088:	e008      	b.n	800a09c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a08a:	f7fc f8c1 	bl	8006210 <HAL_GetTick>
 800a08e:	4602      	mov	r2, r0
 800a090:	697b      	ldr	r3, [r7, #20]
 800a092:	1ad3      	subs	r3, r2, r3
 800a094:	2b02      	cmp	r3, #2
 800a096:	d901      	bls.n	800a09c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a098:	2303      	movs	r3, #3
 800a09a:	e090      	b.n	800a1be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a09c:	4b4b      	ldr	r3, [pc, #300]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d0f0      	beq.n	800a08a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	f003 0302 	and.w	r3, r3, #2
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	f000 8083 	beq.w	800a1bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	60fb      	str	r3, [r7, #12]
 800a0ba:	4b44      	ldr	r3, [pc, #272]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a0bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0be:	4a43      	ldr	r2, [pc, #268]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a0c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a0c4:	6413      	str	r3, [r2, #64]	; 0x40
 800a0c6:	4b41      	ldr	r3, [pc, #260]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a0c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a0ce:	60fb      	str	r3, [r7, #12]
 800a0d0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a0d2:	4b3f      	ldr	r3, [pc, #252]	; (800a1d0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	4a3e      	ldr	r2, [pc, #248]	; (800a1d0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a0d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a0dc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a0de:	f7fc f897 	bl	8006210 <HAL_GetTick>
 800a0e2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a0e4:	e008      	b.n	800a0f8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a0e6:	f7fc f893 	bl	8006210 <HAL_GetTick>
 800a0ea:	4602      	mov	r2, r0
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	1ad3      	subs	r3, r2, r3
 800a0f0:	2b02      	cmp	r3, #2
 800a0f2:	d901      	bls.n	800a0f8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800a0f4:	2303      	movs	r3, #3
 800a0f6:	e062      	b.n	800a1be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a0f8:	4b35      	ldr	r3, [pc, #212]	; (800a1d0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a100:	2b00      	cmp	r3, #0
 800a102:	d0f0      	beq.n	800a0e6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a104:	4b31      	ldr	r3, [pc, #196]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a106:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a108:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a10c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a10e:	693b      	ldr	r3, [r7, #16]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d02f      	beq.n	800a174 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	68db      	ldr	r3, [r3, #12]
 800a118:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a11c:	693a      	ldr	r2, [r7, #16]
 800a11e:	429a      	cmp	r2, r3
 800a120:	d028      	beq.n	800a174 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a122:	4b2a      	ldr	r3, [pc, #168]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a124:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a126:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a12a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a12c:	4b29      	ldr	r3, [pc, #164]	; (800a1d4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a12e:	2201      	movs	r2, #1
 800a130:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a132:	4b28      	ldr	r3, [pc, #160]	; (800a1d4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a134:	2200      	movs	r2, #0
 800a136:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a138:	4a24      	ldr	r2, [pc, #144]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a13a:	693b      	ldr	r3, [r7, #16]
 800a13c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a13e:	4b23      	ldr	r3, [pc, #140]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a140:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a142:	f003 0301 	and.w	r3, r3, #1
 800a146:	2b01      	cmp	r3, #1
 800a148:	d114      	bne.n	800a174 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a14a:	f7fc f861 	bl	8006210 <HAL_GetTick>
 800a14e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a150:	e00a      	b.n	800a168 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a152:	f7fc f85d 	bl	8006210 <HAL_GetTick>
 800a156:	4602      	mov	r2, r0
 800a158:	697b      	ldr	r3, [r7, #20]
 800a15a:	1ad3      	subs	r3, r2, r3
 800a15c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a160:	4293      	cmp	r3, r2
 800a162:	d901      	bls.n	800a168 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800a164:	2303      	movs	r3, #3
 800a166:	e02a      	b.n	800a1be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a168:	4b18      	ldr	r3, [pc, #96]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a16a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a16c:	f003 0302 	and.w	r3, r3, #2
 800a170:	2b00      	cmp	r3, #0
 800a172:	d0ee      	beq.n	800a152 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	68db      	ldr	r3, [r3, #12]
 800a178:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a17c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a180:	d10d      	bne.n	800a19e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800a182:	4b12      	ldr	r3, [pc, #72]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a184:	689b      	ldr	r3, [r3, #8]
 800a186:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	68db      	ldr	r3, [r3, #12]
 800a18e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a192:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a196:	490d      	ldr	r1, [pc, #52]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a198:	4313      	orrs	r3, r2
 800a19a:	608b      	str	r3, [r1, #8]
 800a19c:	e005      	b.n	800a1aa <HAL_RCCEx_PeriphCLKConfig+0x196>
 800a19e:	4b0b      	ldr	r3, [pc, #44]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a1a0:	689b      	ldr	r3, [r3, #8]
 800a1a2:	4a0a      	ldr	r2, [pc, #40]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a1a4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a1a8:	6093      	str	r3, [r2, #8]
 800a1aa:	4b08      	ldr	r3, [pc, #32]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a1ac:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	68db      	ldr	r3, [r3, #12]
 800a1b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a1b6:	4905      	ldr	r1, [pc, #20]	; (800a1cc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a1b8:	4313      	orrs	r3, r2
 800a1ba:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800a1bc:	2300      	movs	r3, #0
}
 800a1be:	4618      	mov	r0, r3
 800a1c0:	3718      	adds	r7, #24
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	bd80      	pop	{r7, pc}
 800a1c6:	bf00      	nop
 800a1c8:	42470068 	.word	0x42470068
 800a1cc:	40023800 	.word	0x40023800
 800a1d0:	40007000 	.word	0x40007000
 800a1d4:	42470e40 	.word	0x42470e40

0800a1d8 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a1d8:	b480      	push	{r7}
 800a1da:	b085      	sub	sp, #20
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2203      	movs	r2, #3
 800a1e4:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800a1e6:	4b11      	ldr	r3, [pc, #68]	; (800a22c <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800a1e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a1ec:	099b      	lsrs	r3, r3, #6
 800a1ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a1f6:	4b0d      	ldr	r3, [pc, #52]	; (800a22c <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800a1f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a1fc:	0f1b      	lsrs	r3, r3, #28
 800a1fe:	f003 0207 	and.w	r2, r3, #7
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800a206:	4b09      	ldr	r3, [pc, #36]	; (800a22c <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800a208:	689b      	ldr	r3, [r3, #8]
 800a20a:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800a20e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800a210:	4b06      	ldr	r3, [pc, #24]	; (800a22c <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800a212:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a214:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	431a      	orrs	r2, r3
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 800a220:	bf00      	nop
 800a222:	3714      	adds	r7, #20
 800a224:	46bd      	mov	sp, r7
 800a226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22a:	4770      	bx	lr
 800a22c:	40023800 	.word	0x40023800

0800a230 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800a230:	b480      	push	{r7}
 800a232:	b087      	sub	sp, #28
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800a238:	2300      	movs	r3, #0
 800a23a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800a23c:	2300      	movs	r3, #0
 800a23e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800a240:	2300      	movs	r3, #0
 800a242:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800a244:	2300      	movs	r3, #0
 800a246:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2b01      	cmp	r3, #1
 800a24c:	d13e      	bne.n	800a2cc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800a24e:	4b23      	ldr	r3, [pc, #140]	; (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a250:	689b      	ldr	r3, [r3, #8]
 800a252:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a256:	60fb      	str	r3, [r7, #12]
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d005      	beq.n	800a26a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	2b01      	cmp	r3, #1
 800a262:	d12f      	bne.n	800a2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800a264:	4b1e      	ldr	r3, [pc, #120]	; (800a2e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800a266:	617b      	str	r3, [r7, #20]
          break;
 800a268:	e02f      	b.n	800a2ca <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800a26a:	4b1c      	ldr	r3, [pc, #112]	; (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a26c:	685b      	ldr	r3, [r3, #4]
 800a26e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a272:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a276:	d108      	bne.n	800a28a <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800a278:	4b18      	ldr	r3, [pc, #96]	; (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a27a:	685b      	ldr	r3, [r3, #4]
 800a27c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a280:	4a18      	ldr	r2, [pc, #96]	; (800a2e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800a282:	fbb2 f3f3 	udiv	r3, r2, r3
 800a286:	613b      	str	r3, [r7, #16]
 800a288:	e007      	b.n	800a29a <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800a28a:	4b14      	ldr	r3, [pc, #80]	; (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a28c:	685b      	ldr	r3, [r3, #4]
 800a28e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a292:	4a15      	ldr	r2, [pc, #84]	; (800a2e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800a294:	fbb2 f3f3 	udiv	r3, r2, r3
 800a298:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800a29a:	4b10      	ldr	r3, [pc, #64]	; (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a29c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a2a0:	099b      	lsrs	r3, r3, #6
 800a2a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a2a6:	693b      	ldr	r3, [r7, #16]
 800a2a8:	fb02 f303 	mul.w	r3, r2, r3
 800a2ac:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800a2ae:	4b0b      	ldr	r3, [pc, #44]	; (800a2dc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a2b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a2b4:	0f1b      	lsrs	r3, r3, #28
 800a2b6:	f003 0307 	and.w	r3, r3, #7
 800a2ba:	68ba      	ldr	r2, [r7, #8]
 800a2bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2c0:	617b      	str	r3, [r7, #20]
          break;
 800a2c2:	e002      	b.n	800a2ca <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	617b      	str	r3, [r7, #20]
          break;
 800a2c8:	bf00      	nop
        }
      }
      break;
 800a2ca:	bf00      	nop
    }
  }
  return frequency;
 800a2cc:	697b      	ldr	r3, [r7, #20]
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	371c      	adds	r7, #28
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d8:	4770      	bx	lr
 800a2da:	bf00      	nop
 800a2dc:	40023800 	.word	0x40023800
 800a2e0:	00bb8000 	.word	0x00bb8000
 800a2e4:	007a1200 	.word	0x007a1200
 800a2e8:	00f42400 	.word	0x00f42400

0800a2ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b082      	sub	sp, #8
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d101      	bne.n	800a2fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a2fa:	2301      	movs	r3, #1
 800a2fc:	e07b      	b.n	800a3f6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a302:	2b00      	cmp	r3, #0
 800a304:	d108      	bne.n	800a318 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	685b      	ldr	r3, [r3, #4]
 800a30a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a30e:	d009      	beq.n	800a324 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2200      	movs	r2, #0
 800a314:	61da      	str	r2, [r3, #28]
 800a316:	e005      	b.n	800a324 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2200      	movs	r2, #0
 800a31c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2200      	movs	r2, #0
 800a322:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2200      	movs	r2, #0
 800a328:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a330:	b2db      	uxtb	r3, r3
 800a332:	2b00      	cmp	r3, #0
 800a334:	d106      	bne.n	800a344 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	2200      	movs	r2, #0
 800a33a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	f7fb fb08 	bl	8005954 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	2202      	movs	r2, #2
 800a348:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	681a      	ldr	r2, [r3, #0]
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a35a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	685b      	ldr	r3, [r3, #4]
 800a360:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	689b      	ldr	r3, [r3, #8]
 800a368:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800a36c:	431a      	orrs	r2, r3
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	68db      	ldr	r3, [r3, #12]
 800a372:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a376:	431a      	orrs	r2, r3
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	691b      	ldr	r3, [r3, #16]
 800a37c:	f003 0302 	and.w	r3, r3, #2
 800a380:	431a      	orrs	r2, r3
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	695b      	ldr	r3, [r3, #20]
 800a386:	f003 0301 	and.w	r3, r3, #1
 800a38a:	431a      	orrs	r2, r3
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	699b      	ldr	r3, [r3, #24]
 800a390:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a394:	431a      	orrs	r2, r3
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	69db      	ldr	r3, [r3, #28]
 800a39a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a39e:	431a      	orrs	r2, r3
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	6a1b      	ldr	r3, [r3, #32]
 800a3a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a3a8:	ea42 0103 	orr.w	r1, r2, r3
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3b0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	430a      	orrs	r2, r1
 800a3ba:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	699b      	ldr	r3, [r3, #24]
 800a3c0:	0c1b      	lsrs	r3, r3, #16
 800a3c2:	f003 0104 	and.w	r1, r3, #4
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3ca:	f003 0210 	and.w	r2, r3, #16
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	430a      	orrs	r2, r1
 800a3d4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	69da      	ldr	r2, [r3, #28]
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a3e4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	2201      	movs	r2, #1
 800a3f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a3f4:	2300      	movs	r3, #0
}
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	3708      	adds	r7, #8
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bd80      	pop	{r7, pc}

0800a3fe <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800a3fe:	b580      	push	{r7, lr}
 800a400:	b082      	sub	sp, #8
 800a402:	af00      	add	r7, sp, #0
 800a404:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d101      	bne.n	800a410 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800a40c:	2301      	movs	r3, #1
 800a40e:	e01a      	b.n	800a446 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2202      	movs	r2, #2
 800a414:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	681a      	ldr	r2, [r3, #0]
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a426:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800a428:	6878      	ldr	r0, [r7, #4]
 800a42a:	f7fb fadb 	bl	80059e4 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	2200      	movs	r2, #0
 800a432:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2200      	movs	r2, #0
 800a438:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2200      	movs	r2, #0
 800a440:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800a444:	2300      	movs	r3, #0
}
 800a446:	4618      	mov	r0, r3
 800a448:	3708      	adds	r7, #8
 800a44a:	46bd      	mov	sp, r7
 800a44c:	bd80      	pop	{r7, pc}

0800a44e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a44e:	b580      	push	{r7, lr}
 800a450:	b08c      	sub	sp, #48	; 0x30
 800a452:	af00      	add	r7, sp, #0
 800a454:	60f8      	str	r0, [r7, #12]
 800a456:	60b9      	str	r1, [r7, #8]
 800a458:	607a      	str	r2, [r7, #4]
 800a45a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a45c:	2301      	movs	r3, #1
 800a45e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a460:	2300      	movs	r3, #0
 800a462:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a46c:	2b01      	cmp	r3, #1
 800a46e:	d101      	bne.n	800a474 <HAL_SPI_TransmitReceive+0x26>
 800a470:	2302      	movs	r3, #2
 800a472:	e18a      	b.n	800a78a <HAL_SPI_TransmitReceive+0x33c>
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	2201      	movs	r2, #1
 800a478:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a47c:	f7fb fec8 	bl	8006210 <HAL_GetTick>
 800a480:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a488:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	685b      	ldr	r3, [r3, #4]
 800a490:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800a492:	887b      	ldrh	r3, [r7, #2]
 800a494:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a496:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a49a:	2b01      	cmp	r3, #1
 800a49c:	d00f      	beq.n	800a4be <HAL_SPI_TransmitReceive+0x70>
 800a49e:	69fb      	ldr	r3, [r7, #28]
 800a4a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a4a4:	d107      	bne.n	800a4b6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	689b      	ldr	r3, [r3, #8]
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d103      	bne.n	800a4b6 <HAL_SPI_TransmitReceive+0x68>
 800a4ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a4b2:	2b04      	cmp	r3, #4
 800a4b4:	d003      	beq.n	800a4be <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800a4b6:	2302      	movs	r3, #2
 800a4b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a4bc:	e15b      	b.n	800a776 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a4be:	68bb      	ldr	r3, [r7, #8]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d005      	beq.n	800a4d0 <HAL_SPI_TransmitReceive+0x82>
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d002      	beq.n	800a4d0 <HAL_SPI_TransmitReceive+0x82>
 800a4ca:	887b      	ldrh	r3, [r7, #2]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d103      	bne.n	800a4d8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a4d6:	e14e      	b.n	800a776 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a4de:	b2db      	uxtb	r3, r3
 800a4e0:	2b04      	cmp	r3, #4
 800a4e2:	d003      	beq.n	800a4ec <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	2205      	movs	r2, #5
 800a4e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	687a      	ldr	r2, [r7, #4]
 800a4f6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	887a      	ldrh	r2, [r7, #2]
 800a4fc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	887a      	ldrh	r2, [r7, #2]
 800a502:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	68ba      	ldr	r2, [r7, #8]
 800a508:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	887a      	ldrh	r2, [r7, #2]
 800a50e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	887a      	ldrh	r2, [r7, #2]
 800a514:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	2200      	movs	r2, #0
 800a51a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	2200      	movs	r2, #0
 800a520:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a52c:	2b40      	cmp	r3, #64	; 0x40
 800a52e:	d007      	beq.n	800a540 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	681a      	ldr	r2, [r3, #0]
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a53e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	68db      	ldr	r3, [r3, #12]
 800a544:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a548:	d178      	bne.n	800a63c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	685b      	ldr	r3, [r3, #4]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d002      	beq.n	800a558 <HAL_SPI_TransmitReceive+0x10a>
 800a552:	8b7b      	ldrh	r3, [r7, #26]
 800a554:	2b01      	cmp	r3, #1
 800a556:	d166      	bne.n	800a626 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a55c:	881a      	ldrh	r2, [r3, #0]
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a568:	1c9a      	adds	r2, r3, #2
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a572:	b29b      	uxth	r3, r3
 800a574:	3b01      	subs	r3, #1
 800a576:	b29a      	uxth	r2, r3
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a57c:	e053      	b.n	800a626 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	689b      	ldr	r3, [r3, #8]
 800a584:	f003 0302 	and.w	r3, r3, #2
 800a588:	2b02      	cmp	r3, #2
 800a58a:	d11b      	bne.n	800a5c4 <HAL_SPI_TransmitReceive+0x176>
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a590:	b29b      	uxth	r3, r3
 800a592:	2b00      	cmp	r3, #0
 800a594:	d016      	beq.n	800a5c4 <HAL_SPI_TransmitReceive+0x176>
 800a596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a598:	2b01      	cmp	r3, #1
 800a59a:	d113      	bne.n	800a5c4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5a0:	881a      	ldrh	r2, [r3, #0]
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5ac:	1c9a      	adds	r2, r3, #2
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a5b6:	b29b      	uxth	r3, r3
 800a5b8:	3b01      	subs	r3, #1
 800a5ba:	b29a      	uxth	r2, r3
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	689b      	ldr	r3, [r3, #8]
 800a5ca:	f003 0301 	and.w	r3, r3, #1
 800a5ce:	2b01      	cmp	r3, #1
 800a5d0:	d119      	bne.n	800a606 <HAL_SPI_TransmitReceive+0x1b8>
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a5d6:	b29b      	uxth	r3, r3
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d014      	beq.n	800a606 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	68da      	ldr	r2, [r3, #12]
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5e6:	b292      	uxth	r2, r2
 800a5e8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5ee:	1c9a      	adds	r2, r3, #2
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a5f8:	b29b      	uxth	r3, r3
 800a5fa:	3b01      	subs	r3, #1
 800a5fc:	b29a      	uxth	r2, r3
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a602:	2301      	movs	r3, #1
 800a604:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a606:	f7fb fe03 	bl	8006210 <HAL_GetTick>
 800a60a:	4602      	mov	r2, r0
 800a60c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a60e:	1ad3      	subs	r3, r2, r3
 800a610:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a612:	429a      	cmp	r2, r3
 800a614:	d807      	bhi.n	800a626 <HAL_SPI_TransmitReceive+0x1d8>
 800a616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a618:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a61c:	d003      	beq.n	800a626 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800a61e:	2303      	movs	r3, #3
 800a620:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a624:	e0a7      	b.n	800a776 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a62a:	b29b      	uxth	r3, r3
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d1a6      	bne.n	800a57e <HAL_SPI_TransmitReceive+0x130>
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a634:	b29b      	uxth	r3, r3
 800a636:	2b00      	cmp	r3, #0
 800a638:	d1a1      	bne.n	800a57e <HAL_SPI_TransmitReceive+0x130>
 800a63a:	e07c      	b.n	800a736 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	685b      	ldr	r3, [r3, #4]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d002      	beq.n	800a64a <HAL_SPI_TransmitReceive+0x1fc>
 800a644:	8b7b      	ldrh	r3, [r7, #26]
 800a646:	2b01      	cmp	r3, #1
 800a648:	d16b      	bne.n	800a722 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	330c      	adds	r3, #12
 800a654:	7812      	ldrb	r2, [r2, #0]
 800a656:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a65c:	1c5a      	adds	r2, r3, #1
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a666:	b29b      	uxth	r3, r3
 800a668:	3b01      	subs	r3, #1
 800a66a:	b29a      	uxth	r2, r3
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a670:	e057      	b.n	800a722 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	689b      	ldr	r3, [r3, #8]
 800a678:	f003 0302 	and.w	r3, r3, #2
 800a67c:	2b02      	cmp	r3, #2
 800a67e:	d11c      	bne.n	800a6ba <HAL_SPI_TransmitReceive+0x26c>
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a684:	b29b      	uxth	r3, r3
 800a686:	2b00      	cmp	r3, #0
 800a688:	d017      	beq.n	800a6ba <HAL_SPI_TransmitReceive+0x26c>
 800a68a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a68c:	2b01      	cmp	r3, #1
 800a68e:	d114      	bne.n	800a6ba <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	330c      	adds	r3, #12
 800a69a:	7812      	ldrb	r2, [r2, #0]
 800a69c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6a2:	1c5a      	adds	r2, r3, #1
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a6ac:	b29b      	uxth	r3, r3
 800a6ae:	3b01      	subs	r3, #1
 800a6b0:	b29a      	uxth	r2, r3
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	689b      	ldr	r3, [r3, #8]
 800a6c0:	f003 0301 	and.w	r3, r3, #1
 800a6c4:	2b01      	cmp	r3, #1
 800a6c6:	d119      	bne.n	800a6fc <HAL_SPI_TransmitReceive+0x2ae>
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a6cc:	b29b      	uxth	r3, r3
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d014      	beq.n	800a6fc <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	68da      	ldr	r2, [r3, #12]
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6dc:	b2d2      	uxtb	r2, r2
 800a6de:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6e4:	1c5a      	adds	r2, r3, #1
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a6ee:	b29b      	uxth	r3, r3
 800a6f0:	3b01      	subs	r3, #1
 800a6f2:	b29a      	uxth	r2, r3
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a6f8:	2301      	movs	r3, #1
 800a6fa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a6fc:	f7fb fd88 	bl	8006210 <HAL_GetTick>
 800a700:	4602      	mov	r2, r0
 800a702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a704:	1ad3      	subs	r3, r2, r3
 800a706:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a708:	429a      	cmp	r2, r3
 800a70a:	d803      	bhi.n	800a714 <HAL_SPI_TransmitReceive+0x2c6>
 800a70c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a70e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a712:	d102      	bne.n	800a71a <HAL_SPI_TransmitReceive+0x2cc>
 800a714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a716:	2b00      	cmp	r3, #0
 800a718:	d103      	bne.n	800a722 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800a71a:	2303      	movs	r3, #3
 800a71c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a720:	e029      	b.n	800a776 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a726:	b29b      	uxth	r3, r3
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d1a2      	bne.n	800a672 <HAL_SPI_TransmitReceive+0x224>
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a730:	b29b      	uxth	r3, r3
 800a732:	2b00      	cmp	r3, #0
 800a734:	d19d      	bne.n	800a672 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a736:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a738:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a73a:	68f8      	ldr	r0, [r7, #12]
 800a73c:	f000 f8b2 	bl	800a8a4 <SPI_EndRxTxTransaction>
 800a740:	4603      	mov	r3, r0
 800a742:	2b00      	cmp	r3, #0
 800a744:	d006      	beq.n	800a754 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800a746:	2301      	movs	r3, #1
 800a748:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	2220      	movs	r2, #32
 800a750:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800a752:	e010      	b.n	800a776 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	689b      	ldr	r3, [r3, #8]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d10b      	bne.n	800a774 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a75c:	2300      	movs	r3, #0
 800a75e:	617b      	str	r3, [r7, #20]
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	68db      	ldr	r3, [r3, #12]
 800a766:	617b      	str	r3, [r7, #20]
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	689b      	ldr	r3, [r3, #8]
 800a76e:	617b      	str	r3, [r7, #20]
 800a770:	697b      	ldr	r3, [r7, #20]
 800a772:	e000      	b.n	800a776 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800a774:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	2201      	movs	r2, #1
 800a77a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	2200      	movs	r2, #0
 800a782:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a786:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800a78a:	4618      	mov	r0, r3
 800a78c:	3730      	adds	r7, #48	; 0x30
 800a78e:	46bd      	mov	sp, r7
 800a790:	bd80      	pop	{r7, pc}
	...

0800a794 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a794:	b580      	push	{r7, lr}
 800a796:	b088      	sub	sp, #32
 800a798:	af00      	add	r7, sp, #0
 800a79a:	60f8      	str	r0, [r7, #12]
 800a79c:	60b9      	str	r1, [r7, #8]
 800a79e:	603b      	str	r3, [r7, #0]
 800a7a0:	4613      	mov	r3, r2
 800a7a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a7a4:	f7fb fd34 	bl	8006210 <HAL_GetTick>
 800a7a8:	4602      	mov	r2, r0
 800a7aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7ac:	1a9b      	subs	r3, r3, r2
 800a7ae:	683a      	ldr	r2, [r7, #0]
 800a7b0:	4413      	add	r3, r2
 800a7b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a7b4:	f7fb fd2c 	bl	8006210 <HAL_GetTick>
 800a7b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a7ba:	4b39      	ldr	r3, [pc, #228]	; (800a8a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	015b      	lsls	r3, r3, #5
 800a7c0:	0d1b      	lsrs	r3, r3, #20
 800a7c2:	69fa      	ldr	r2, [r7, #28]
 800a7c4:	fb02 f303 	mul.w	r3, r2, r3
 800a7c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a7ca:	e054      	b.n	800a876 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a7d2:	d050      	beq.n	800a876 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a7d4:	f7fb fd1c 	bl	8006210 <HAL_GetTick>
 800a7d8:	4602      	mov	r2, r0
 800a7da:	69bb      	ldr	r3, [r7, #24]
 800a7dc:	1ad3      	subs	r3, r2, r3
 800a7de:	69fa      	ldr	r2, [r7, #28]
 800a7e0:	429a      	cmp	r2, r3
 800a7e2:	d902      	bls.n	800a7ea <SPI_WaitFlagStateUntilTimeout+0x56>
 800a7e4:	69fb      	ldr	r3, [r7, #28]
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d13d      	bne.n	800a866 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	685a      	ldr	r2, [r3, #4]
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a7f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	685b      	ldr	r3, [r3, #4]
 800a7fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a802:	d111      	bne.n	800a828 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	689b      	ldr	r3, [r3, #8]
 800a808:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a80c:	d004      	beq.n	800a818 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	689b      	ldr	r3, [r3, #8]
 800a812:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a816:	d107      	bne.n	800a828 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	681a      	ldr	r2, [r3, #0]
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a826:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a82c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a830:	d10f      	bne.n	800a852 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	681a      	ldr	r2, [r3, #0]
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a840:	601a      	str	r2, [r3, #0]
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	681a      	ldr	r2, [r3, #0]
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a850:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	2201      	movs	r2, #1
 800a856:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	2200      	movs	r2, #0
 800a85e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800a862:	2303      	movs	r3, #3
 800a864:	e017      	b.n	800a896 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a866:	697b      	ldr	r3, [r7, #20]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d101      	bne.n	800a870 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a86c:	2300      	movs	r3, #0
 800a86e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a870:	697b      	ldr	r3, [r7, #20]
 800a872:	3b01      	subs	r3, #1
 800a874:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	689a      	ldr	r2, [r3, #8]
 800a87c:	68bb      	ldr	r3, [r7, #8]
 800a87e:	4013      	ands	r3, r2
 800a880:	68ba      	ldr	r2, [r7, #8]
 800a882:	429a      	cmp	r2, r3
 800a884:	bf0c      	ite	eq
 800a886:	2301      	moveq	r3, #1
 800a888:	2300      	movne	r3, #0
 800a88a:	b2db      	uxtb	r3, r3
 800a88c:	461a      	mov	r2, r3
 800a88e:	79fb      	ldrb	r3, [r7, #7]
 800a890:	429a      	cmp	r2, r3
 800a892:	d19b      	bne.n	800a7cc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a894:	2300      	movs	r3, #0
}
 800a896:	4618      	mov	r0, r3
 800a898:	3720      	adds	r7, #32
 800a89a:	46bd      	mov	sp, r7
 800a89c:	bd80      	pop	{r7, pc}
 800a89e:	bf00      	nop
 800a8a0:	20000058 	.word	0x20000058

0800a8a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	b088      	sub	sp, #32
 800a8a8:	af02      	add	r7, sp, #8
 800a8aa:	60f8      	str	r0, [r7, #12]
 800a8ac:	60b9      	str	r1, [r7, #8]
 800a8ae:	607a      	str	r2, [r7, #4]
  /* Timeout in Âµs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a8b0:	4b1b      	ldr	r3, [pc, #108]	; (800a920 <SPI_EndRxTxTransaction+0x7c>)
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	4a1b      	ldr	r2, [pc, #108]	; (800a924 <SPI_EndRxTxTransaction+0x80>)
 800a8b6:	fba2 2303 	umull	r2, r3, r2, r3
 800a8ba:	0d5b      	lsrs	r3, r3, #21
 800a8bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a8c0:	fb02 f303 	mul.w	r3, r2, r3
 800a8c4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	685b      	ldr	r3, [r3, #4]
 800a8ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a8ce:	d112      	bne.n	800a8f6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	9300      	str	r3, [sp, #0]
 800a8d4:	68bb      	ldr	r3, [r7, #8]
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	2180      	movs	r1, #128	; 0x80
 800a8da:	68f8      	ldr	r0, [r7, #12]
 800a8dc:	f7ff ff5a 	bl	800a794 <SPI_WaitFlagStateUntilTimeout>
 800a8e0:	4603      	mov	r3, r0
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d016      	beq.n	800a914 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8ea:	f043 0220 	orr.w	r2, r3, #32
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a8f2:	2303      	movs	r3, #3
 800a8f4:	e00f      	b.n	800a916 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a8f6:	697b      	ldr	r3, [r7, #20]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d00a      	beq.n	800a912 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800a8fc:	697b      	ldr	r3, [r7, #20]
 800a8fe:	3b01      	subs	r3, #1
 800a900:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	689b      	ldr	r3, [r3, #8]
 800a908:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a90c:	2b80      	cmp	r3, #128	; 0x80
 800a90e:	d0f2      	beq.n	800a8f6 <SPI_EndRxTxTransaction+0x52>
 800a910:	e000      	b.n	800a914 <SPI_EndRxTxTransaction+0x70>
        break;
 800a912:	bf00      	nop
  }

  return HAL_OK;
 800a914:	2300      	movs	r3, #0
}
 800a916:	4618      	mov	r0, r3
 800a918:	3718      	adds	r7, #24
 800a91a:	46bd      	mov	sp, r7
 800a91c:	bd80      	pop	{r7, pc}
 800a91e:	bf00      	nop
 800a920:	20000058 	.word	0x20000058
 800a924:	165e9f81 	.word	0x165e9f81

0800a928 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a928:	b580      	push	{r7, lr}
 800a92a:	b082      	sub	sp, #8
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d101      	bne.n	800a93a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a936:	2301      	movs	r3, #1
 800a938:	e041      	b.n	800a9be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a940:	b2db      	uxtb	r3, r3
 800a942:	2b00      	cmp	r3, #0
 800a944:	d106      	bne.n	800a954 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	2200      	movs	r2, #0
 800a94a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a94e:	6878      	ldr	r0, [r7, #4]
 800a950:	f000 f839 	bl	800a9c6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	2202      	movs	r2, #2
 800a958:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681a      	ldr	r2, [r3, #0]
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	3304      	adds	r3, #4
 800a964:	4619      	mov	r1, r3
 800a966:	4610      	mov	r0, r2
 800a968:	f000 f9d8 	bl	800ad1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2201      	movs	r2, #1
 800a970:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2201      	movs	r2, #1
 800a978:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2201      	movs	r2, #1
 800a980:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2201      	movs	r2, #1
 800a988:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	2201      	movs	r2, #1
 800a990:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	2201      	movs	r2, #1
 800a998:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	2201      	movs	r2, #1
 800a9a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	2201      	movs	r2, #1
 800a9a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2201      	movs	r2, #1
 800a9b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	2201      	movs	r2, #1
 800a9b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a9bc:	2300      	movs	r3, #0
}
 800a9be:	4618      	mov	r0, r3
 800a9c0:	3708      	adds	r7, #8
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	bd80      	pop	{r7, pc}

0800a9c6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a9c6:	b480      	push	{r7}
 800a9c8:	b083      	sub	sp, #12
 800a9ca:	af00      	add	r7, sp, #0
 800a9cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a9ce:	bf00      	nop
 800a9d0:	370c      	adds	r7, #12
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d8:	4770      	bx	lr
	...

0800a9dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a9dc:	b480      	push	{r7}
 800a9de:	b085      	sub	sp, #20
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a9ea:	b2db      	uxtb	r3, r3
 800a9ec:	2b01      	cmp	r3, #1
 800a9ee:	d001      	beq.n	800a9f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a9f0:	2301      	movs	r3, #1
 800a9f2:	e04e      	b.n	800aa92 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2202      	movs	r2, #2
 800a9f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	68da      	ldr	r2, [r3, #12]
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	f042 0201 	orr.w	r2, r2, #1
 800aa0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	4a23      	ldr	r2, [pc, #140]	; (800aaa0 <HAL_TIM_Base_Start_IT+0xc4>)
 800aa12:	4293      	cmp	r3, r2
 800aa14:	d022      	beq.n	800aa5c <HAL_TIM_Base_Start_IT+0x80>
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa1e:	d01d      	beq.n	800aa5c <HAL_TIM_Base_Start_IT+0x80>
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	4a1f      	ldr	r2, [pc, #124]	; (800aaa4 <HAL_TIM_Base_Start_IT+0xc8>)
 800aa26:	4293      	cmp	r3, r2
 800aa28:	d018      	beq.n	800aa5c <HAL_TIM_Base_Start_IT+0x80>
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	4a1e      	ldr	r2, [pc, #120]	; (800aaa8 <HAL_TIM_Base_Start_IT+0xcc>)
 800aa30:	4293      	cmp	r3, r2
 800aa32:	d013      	beq.n	800aa5c <HAL_TIM_Base_Start_IT+0x80>
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	4a1c      	ldr	r2, [pc, #112]	; (800aaac <HAL_TIM_Base_Start_IT+0xd0>)
 800aa3a:	4293      	cmp	r3, r2
 800aa3c:	d00e      	beq.n	800aa5c <HAL_TIM_Base_Start_IT+0x80>
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	4a1b      	ldr	r2, [pc, #108]	; (800aab0 <HAL_TIM_Base_Start_IT+0xd4>)
 800aa44:	4293      	cmp	r3, r2
 800aa46:	d009      	beq.n	800aa5c <HAL_TIM_Base_Start_IT+0x80>
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	4a19      	ldr	r2, [pc, #100]	; (800aab4 <HAL_TIM_Base_Start_IT+0xd8>)
 800aa4e:	4293      	cmp	r3, r2
 800aa50:	d004      	beq.n	800aa5c <HAL_TIM_Base_Start_IT+0x80>
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	4a18      	ldr	r2, [pc, #96]	; (800aab8 <HAL_TIM_Base_Start_IT+0xdc>)
 800aa58:	4293      	cmp	r3, r2
 800aa5a:	d111      	bne.n	800aa80 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	689b      	ldr	r3, [r3, #8]
 800aa62:	f003 0307 	and.w	r3, r3, #7
 800aa66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	2b06      	cmp	r3, #6
 800aa6c:	d010      	beq.n	800aa90 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	681a      	ldr	r2, [r3, #0]
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	f042 0201 	orr.w	r2, r2, #1
 800aa7c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa7e:	e007      	b.n	800aa90 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	681a      	ldr	r2, [r3, #0]
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f042 0201 	orr.w	r2, r2, #1
 800aa8e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800aa90:	2300      	movs	r3, #0
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	3714      	adds	r7, #20
 800aa96:	46bd      	mov	sp, r7
 800aa98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9c:	4770      	bx	lr
 800aa9e:	bf00      	nop
 800aaa0:	40010000 	.word	0x40010000
 800aaa4:	40000400 	.word	0x40000400
 800aaa8:	40000800 	.word	0x40000800
 800aaac:	40000c00 	.word	0x40000c00
 800aab0:	40010400 	.word	0x40010400
 800aab4:	40014000 	.word	0x40014000
 800aab8:	40001800 	.word	0x40001800

0800aabc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b082      	sub	sp, #8
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	691b      	ldr	r3, [r3, #16]
 800aaca:	f003 0302 	and.w	r3, r3, #2
 800aace:	2b02      	cmp	r3, #2
 800aad0:	d122      	bne.n	800ab18 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	68db      	ldr	r3, [r3, #12]
 800aad8:	f003 0302 	and.w	r3, r3, #2
 800aadc:	2b02      	cmp	r3, #2
 800aade:	d11b      	bne.n	800ab18 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f06f 0202 	mvn.w	r2, #2
 800aae8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2201      	movs	r2, #1
 800aaee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	699b      	ldr	r3, [r3, #24]
 800aaf6:	f003 0303 	and.w	r3, r3, #3
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d003      	beq.n	800ab06 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800aafe:	6878      	ldr	r0, [r7, #4]
 800ab00:	f000 f8ee 	bl	800ace0 <HAL_TIM_IC_CaptureCallback>
 800ab04:	e005      	b.n	800ab12 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ab06:	6878      	ldr	r0, [r7, #4]
 800ab08:	f000 f8e0 	bl	800accc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab0c:	6878      	ldr	r0, [r7, #4]
 800ab0e:	f000 f8f1 	bl	800acf4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2200      	movs	r2, #0
 800ab16:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	691b      	ldr	r3, [r3, #16]
 800ab1e:	f003 0304 	and.w	r3, r3, #4
 800ab22:	2b04      	cmp	r3, #4
 800ab24:	d122      	bne.n	800ab6c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	68db      	ldr	r3, [r3, #12]
 800ab2c:	f003 0304 	and.w	r3, r3, #4
 800ab30:	2b04      	cmp	r3, #4
 800ab32:	d11b      	bne.n	800ab6c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	f06f 0204 	mvn.w	r2, #4
 800ab3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	2202      	movs	r2, #2
 800ab42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	699b      	ldr	r3, [r3, #24]
 800ab4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d003      	beq.n	800ab5a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ab52:	6878      	ldr	r0, [r7, #4]
 800ab54:	f000 f8c4 	bl	800ace0 <HAL_TIM_IC_CaptureCallback>
 800ab58:	e005      	b.n	800ab66 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ab5a:	6878      	ldr	r0, [r7, #4]
 800ab5c:	f000 f8b6 	bl	800accc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab60:	6878      	ldr	r0, [r7, #4]
 800ab62:	f000 f8c7 	bl	800acf4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	2200      	movs	r2, #0
 800ab6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	691b      	ldr	r3, [r3, #16]
 800ab72:	f003 0308 	and.w	r3, r3, #8
 800ab76:	2b08      	cmp	r3, #8
 800ab78:	d122      	bne.n	800abc0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	68db      	ldr	r3, [r3, #12]
 800ab80:	f003 0308 	and.w	r3, r3, #8
 800ab84:	2b08      	cmp	r3, #8
 800ab86:	d11b      	bne.n	800abc0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f06f 0208 	mvn.w	r2, #8
 800ab90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	2204      	movs	r2, #4
 800ab96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	69db      	ldr	r3, [r3, #28]
 800ab9e:	f003 0303 	and.w	r3, r3, #3
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d003      	beq.n	800abae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aba6:	6878      	ldr	r0, [r7, #4]
 800aba8:	f000 f89a 	bl	800ace0 <HAL_TIM_IC_CaptureCallback>
 800abac:	e005      	b.n	800abba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800abae:	6878      	ldr	r0, [r7, #4]
 800abb0:	f000 f88c 	bl	800accc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800abb4:	6878      	ldr	r0, [r7, #4]
 800abb6:	f000 f89d 	bl	800acf4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	2200      	movs	r2, #0
 800abbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	691b      	ldr	r3, [r3, #16]
 800abc6:	f003 0310 	and.w	r3, r3, #16
 800abca:	2b10      	cmp	r3, #16
 800abcc:	d122      	bne.n	800ac14 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	68db      	ldr	r3, [r3, #12]
 800abd4:	f003 0310 	and.w	r3, r3, #16
 800abd8:	2b10      	cmp	r3, #16
 800abda:	d11b      	bne.n	800ac14 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	f06f 0210 	mvn.w	r2, #16
 800abe4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	2208      	movs	r2, #8
 800abea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	69db      	ldr	r3, [r3, #28]
 800abf2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d003      	beq.n	800ac02 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800abfa:	6878      	ldr	r0, [r7, #4]
 800abfc:	f000 f870 	bl	800ace0 <HAL_TIM_IC_CaptureCallback>
 800ac00:	e005      	b.n	800ac0e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac02:	6878      	ldr	r0, [r7, #4]
 800ac04:	f000 f862 	bl	800accc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac08:	6878      	ldr	r0, [r7, #4]
 800ac0a:	f000 f873 	bl	800acf4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	2200      	movs	r2, #0
 800ac12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	691b      	ldr	r3, [r3, #16]
 800ac1a:	f003 0301 	and.w	r3, r3, #1
 800ac1e:	2b01      	cmp	r3, #1
 800ac20:	d10e      	bne.n	800ac40 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	68db      	ldr	r3, [r3, #12]
 800ac28:	f003 0301 	and.w	r3, r3, #1
 800ac2c:	2b01      	cmp	r3, #1
 800ac2e:	d107      	bne.n	800ac40 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	f06f 0201 	mvn.w	r2, #1
 800ac38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ac3a:	6878      	ldr	r0, [r7, #4]
 800ac3c:	f7fa f9c0 	bl	8004fc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	691b      	ldr	r3, [r3, #16]
 800ac46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac4a:	2b80      	cmp	r3, #128	; 0x80
 800ac4c:	d10e      	bne.n	800ac6c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	68db      	ldr	r3, [r3, #12]
 800ac54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac58:	2b80      	cmp	r3, #128	; 0x80
 800ac5a:	d107      	bne.n	800ac6c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800ac64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ac66:	6878      	ldr	r0, [r7, #4]
 800ac68:	f000 f902 	bl	800ae70 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	691b      	ldr	r3, [r3, #16]
 800ac72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac76:	2b40      	cmp	r3, #64	; 0x40
 800ac78:	d10e      	bne.n	800ac98 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	68db      	ldr	r3, [r3, #12]
 800ac80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac84:	2b40      	cmp	r3, #64	; 0x40
 800ac86:	d107      	bne.n	800ac98 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ac90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ac92:	6878      	ldr	r0, [r7, #4]
 800ac94:	f000 f838 	bl	800ad08 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	691b      	ldr	r3, [r3, #16]
 800ac9e:	f003 0320 	and.w	r3, r3, #32
 800aca2:	2b20      	cmp	r3, #32
 800aca4:	d10e      	bne.n	800acc4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	68db      	ldr	r3, [r3, #12]
 800acac:	f003 0320 	and.w	r3, r3, #32
 800acb0:	2b20      	cmp	r3, #32
 800acb2:	d107      	bne.n	800acc4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	f06f 0220 	mvn.w	r2, #32
 800acbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800acbe:	6878      	ldr	r0, [r7, #4]
 800acc0:	f000 f8cc 	bl	800ae5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800acc4:	bf00      	nop
 800acc6:	3708      	adds	r7, #8
 800acc8:	46bd      	mov	sp, r7
 800acca:	bd80      	pop	{r7, pc}

0800accc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800accc:	b480      	push	{r7}
 800acce:	b083      	sub	sp, #12
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800acd4:	bf00      	nop
 800acd6:	370c      	adds	r7, #12
 800acd8:	46bd      	mov	sp, r7
 800acda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acde:	4770      	bx	lr

0800ace0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ace0:	b480      	push	{r7}
 800ace2:	b083      	sub	sp, #12
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ace8:	bf00      	nop
 800acea:	370c      	adds	r7, #12
 800acec:	46bd      	mov	sp, r7
 800acee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf2:	4770      	bx	lr

0800acf4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800acf4:	b480      	push	{r7}
 800acf6:	b083      	sub	sp, #12
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800acfc:	bf00      	nop
 800acfe:	370c      	adds	r7, #12
 800ad00:	46bd      	mov	sp, r7
 800ad02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad06:	4770      	bx	lr

0800ad08 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ad08:	b480      	push	{r7}
 800ad0a:	b083      	sub	sp, #12
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ad10:	bf00      	nop
 800ad12:	370c      	adds	r7, #12
 800ad14:	46bd      	mov	sp, r7
 800ad16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1a:	4770      	bx	lr

0800ad1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ad1c:	b480      	push	{r7}
 800ad1e:	b085      	sub	sp, #20
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
 800ad24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	4a40      	ldr	r2, [pc, #256]	; (800ae30 <TIM_Base_SetConfig+0x114>)
 800ad30:	4293      	cmp	r3, r2
 800ad32:	d013      	beq.n	800ad5c <TIM_Base_SetConfig+0x40>
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad3a:	d00f      	beq.n	800ad5c <TIM_Base_SetConfig+0x40>
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	4a3d      	ldr	r2, [pc, #244]	; (800ae34 <TIM_Base_SetConfig+0x118>)
 800ad40:	4293      	cmp	r3, r2
 800ad42:	d00b      	beq.n	800ad5c <TIM_Base_SetConfig+0x40>
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	4a3c      	ldr	r2, [pc, #240]	; (800ae38 <TIM_Base_SetConfig+0x11c>)
 800ad48:	4293      	cmp	r3, r2
 800ad4a:	d007      	beq.n	800ad5c <TIM_Base_SetConfig+0x40>
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	4a3b      	ldr	r2, [pc, #236]	; (800ae3c <TIM_Base_SetConfig+0x120>)
 800ad50:	4293      	cmp	r3, r2
 800ad52:	d003      	beq.n	800ad5c <TIM_Base_SetConfig+0x40>
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	4a3a      	ldr	r2, [pc, #232]	; (800ae40 <TIM_Base_SetConfig+0x124>)
 800ad58:	4293      	cmp	r3, r2
 800ad5a:	d108      	bne.n	800ad6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	685b      	ldr	r3, [r3, #4]
 800ad68:	68fa      	ldr	r2, [r7, #12]
 800ad6a:	4313      	orrs	r3, r2
 800ad6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	4a2f      	ldr	r2, [pc, #188]	; (800ae30 <TIM_Base_SetConfig+0x114>)
 800ad72:	4293      	cmp	r3, r2
 800ad74:	d02b      	beq.n	800adce <TIM_Base_SetConfig+0xb2>
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad7c:	d027      	beq.n	800adce <TIM_Base_SetConfig+0xb2>
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	4a2c      	ldr	r2, [pc, #176]	; (800ae34 <TIM_Base_SetConfig+0x118>)
 800ad82:	4293      	cmp	r3, r2
 800ad84:	d023      	beq.n	800adce <TIM_Base_SetConfig+0xb2>
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	4a2b      	ldr	r2, [pc, #172]	; (800ae38 <TIM_Base_SetConfig+0x11c>)
 800ad8a:	4293      	cmp	r3, r2
 800ad8c:	d01f      	beq.n	800adce <TIM_Base_SetConfig+0xb2>
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	4a2a      	ldr	r2, [pc, #168]	; (800ae3c <TIM_Base_SetConfig+0x120>)
 800ad92:	4293      	cmp	r3, r2
 800ad94:	d01b      	beq.n	800adce <TIM_Base_SetConfig+0xb2>
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	4a29      	ldr	r2, [pc, #164]	; (800ae40 <TIM_Base_SetConfig+0x124>)
 800ad9a:	4293      	cmp	r3, r2
 800ad9c:	d017      	beq.n	800adce <TIM_Base_SetConfig+0xb2>
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	4a28      	ldr	r2, [pc, #160]	; (800ae44 <TIM_Base_SetConfig+0x128>)
 800ada2:	4293      	cmp	r3, r2
 800ada4:	d013      	beq.n	800adce <TIM_Base_SetConfig+0xb2>
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	4a27      	ldr	r2, [pc, #156]	; (800ae48 <TIM_Base_SetConfig+0x12c>)
 800adaa:	4293      	cmp	r3, r2
 800adac:	d00f      	beq.n	800adce <TIM_Base_SetConfig+0xb2>
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	4a26      	ldr	r2, [pc, #152]	; (800ae4c <TIM_Base_SetConfig+0x130>)
 800adb2:	4293      	cmp	r3, r2
 800adb4:	d00b      	beq.n	800adce <TIM_Base_SetConfig+0xb2>
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	4a25      	ldr	r2, [pc, #148]	; (800ae50 <TIM_Base_SetConfig+0x134>)
 800adba:	4293      	cmp	r3, r2
 800adbc:	d007      	beq.n	800adce <TIM_Base_SetConfig+0xb2>
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	4a24      	ldr	r2, [pc, #144]	; (800ae54 <TIM_Base_SetConfig+0x138>)
 800adc2:	4293      	cmp	r3, r2
 800adc4:	d003      	beq.n	800adce <TIM_Base_SetConfig+0xb2>
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	4a23      	ldr	r2, [pc, #140]	; (800ae58 <TIM_Base_SetConfig+0x13c>)
 800adca:	4293      	cmp	r3, r2
 800adcc:	d108      	bne.n	800ade0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800add4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800add6:	683b      	ldr	r3, [r7, #0]
 800add8:	68db      	ldr	r3, [r3, #12]
 800adda:	68fa      	ldr	r2, [r7, #12]
 800addc:	4313      	orrs	r3, r2
 800adde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	695b      	ldr	r3, [r3, #20]
 800adea:	4313      	orrs	r3, r2
 800adec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	68fa      	ldr	r2, [r7, #12]
 800adf2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800adf4:	683b      	ldr	r3, [r7, #0]
 800adf6:	689a      	ldr	r2, [r3, #8]
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800adfc:	683b      	ldr	r3, [r7, #0]
 800adfe:	681a      	ldr	r2, [r3, #0]
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	4a0a      	ldr	r2, [pc, #40]	; (800ae30 <TIM_Base_SetConfig+0x114>)
 800ae08:	4293      	cmp	r3, r2
 800ae0a:	d003      	beq.n	800ae14 <TIM_Base_SetConfig+0xf8>
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	4a0c      	ldr	r2, [pc, #48]	; (800ae40 <TIM_Base_SetConfig+0x124>)
 800ae10:	4293      	cmp	r3, r2
 800ae12:	d103      	bne.n	800ae1c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	691a      	ldr	r2, [r3, #16]
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	2201      	movs	r2, #1
 800ae20:	615a      	str	r2, [r3, #20]
}
 800ae22:	bf00      	nop
 800ae24:	3714      	adds	r7, #20
 800ae26:	46bd      	mov	sp, r7
 800ae28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2c:	4770      	bx	lr
 800ae2e:	bf00      	nop
 800ae30:	40010000 	.word	0x40010000
 800ae34:	40000400 	.word	0x40000400
 800ae38:	40000800 	.word	0x40000800
 800ae3c:	40000c00 	.word	0x40000c00
 800ae40:	40010400 	.word	0x40010400
 800ae44:	40014000 	.word	0x40014000
 800ae48:	40014400 	.word	0x40014400
 800ae4c:	40014800 	.word	0x40014800
 800ae50:	40001800 	.word	0x40001800
 800ae54:	40001c00 	.word	0x40001c00
 800ae58:	40002000 	.word	0x40002000

0800ae5c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ae5c:	b480      	push	{r7}
 800ae5e:	b083      	sub	sp, #12
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ae64:	bf00      	nop
 800ae66:	370c      	adds	r7, #12
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6e:	4770      	bx	lr

0800ae70 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ae70:	b480      	push	{r7}
 800ae72:	b083      	sub	sp, #12
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ae78:	bf00      	nop
 800ae7a:	370c      	adds	r7, #12
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae82:	4770      	bx	lr

0800ae84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b082      	sub	sp, #8
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d101      	bne.n	800ae96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ae92:	2301      	movs	r3, #1
 800ae94:	e03f      	b.n	800af16 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ae9c:	b2db      	uxtb	r3, r3
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d106      	bne.n	800aeb0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	2200      	movs	r2, #0
 800aea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aeaa:	6878      	ldr	r0, [r7, #4]
 800aeac:	f7fa fdb8 	bl	8005a20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2224      	movs	r2, #36	; 0x24
 800aeb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	68da      	ldr	r2, [r3, #12]
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aec6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800aec8:	6878      	ldr	r0, [r7, #4]
 800aeca:	f000 f929 	bl	800b120 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	691a      	ldr	r2, [r3, #16]
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800aedc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	695a      	ldr	r2, [r3, #20]
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800aeec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	68da      	ldr	r2, [r3, #12]
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800aefc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	2200      	movs	r2, #0
 800af02:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	2220      	movs	r2, #32
 800af08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	2220      	movs	r2, #32
 800af10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800af14:	2300      	movs	r3, #0
}
 800af16:	4618      	mov	r0, r3
 800af18:	3708      	adds	r7, #8
 800af1a:	46bd      	mov	sp, r7
 800af1c:	bd80      	pop	{r7, pc}

0800af1e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800af1e:	b580      	push	{r7, lr}
 800af20:	b08a      	sub	sp, #40	; 0x28
 800af22:	af02      	add	r7, sp, #8
 800af24:	60f8      	str	r0, [r7, #12]
 800af26:	60b9      	str	r1, [r7, #8]
 800af28:	603b      	str	r3, [r7, #0]
 800af2a:	4613      	mov	r3, r2
 800af2c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800af2e:	2300      	movs	r3, #0
 800af30:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800af38:	b2db      	uxtb	r3, r3
 800af3a:	2b20      	cmp	r3, #32
 800af3c:	d17c      	bne.n	800b038 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800af3e:	68bb      	ldr	r3, [r7, #8]
 800af40:	2b00      	cmp	r3, #0
 800af42:	d002      	beq.n	800af4a <HAL_UART_Transmit+0x2c>
 800af44:	88fb      	ldrh	r3, [r7, #6]
 800af46:	2b00      	cmp	r3, #0
 800af48:	d101      	bne.n	800af4e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800af4a:	2301      	movs	r3, #1
 800af4c:	e075      	b.n	800b03a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800af54:	2b01      	cmp	r3, #1
 800af56:	d101      	bne.n	800af5c <HAL_UART_Transmit+0x3e>
 800af58:	2302      	movs	r3, #2
 800af5a:	e06e      	b.n	800b03a <HAL_UART_Transmit+0x11c>
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	2201      	movs	r2, #1
 800af60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	2200      	movs	r2, #0
 800af68:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	2221      	movs	r2, #33	; 0x21
 800af6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800af72:	f7fb f94d 	bl	8006210 <HAL_GetTick>
 800af76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	88fa      	ldrh	r2, [r7, #6]
 800af7c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	88fa      	ldrh	r2, [r7, #6]
 800af82:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	689b      	ldr	r3, [r3, #8]
 800af88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af8c:	d108      	bne.n	800afa0 <HAL_UART_Transmit+0x82>
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	691b      	ldr	r3, [r3, #16]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d104      	bne.n	800afa0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800af96:	2300      	movs	r3, #0
 800af98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800af9a:	68bb      	ldr	r3, [r7, #8]
 800af9c:	61bb      	str	r3, [r7, #24]
 800af9e:	e003      	b.n	800afa8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800afa0:	68bb      	ldr	r3, [r7, #8]
 800afa2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800afa4:	2300      	movs	r3, #0
 800afa6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	2200      	movs	r2, #0
 800afac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800afb0:	e02a      	b.n	800b008 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	9300      	str	r3, [sp, #0]
 800afb6:	697b      	ldr	r3, [r7, #20]
 800afb8:	2200      	movs	r2, #0
 800afba:	2180      	movs	r1, #128	; 0x80
 800afbc:	68f8      	ldr	r0, [r7, #12]
 800afbe:	f000 f840 	bl	800b042 <UART_WaitOnFlagUntilTimeout>
 800afc2:	4603      	mov	r3, r0
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d001      	beq.n	800afcc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800afc8:	2303      	movs	r3, #3
 800afca:	e036      	b.n	800b03a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800afcc:	69fb      	ldr	r3, [r7, #28]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d10b      	bne.n	800afea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800afd2:	69bb      	ldr	r3, [r7, #24]
 800afd4:	881b      	ldrh	r3, [r3, #0]
 800afd6:	461a      	mov	r2, r3
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800afe0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800afe2:	69bb      	ldr	r3, [r7, #24]
 800afe4:	3302      	adds	r3, #2
 800afe6:	61bb      	str	r3, [r7, #24]
 800afe8:	e007      	b.n	800affa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800afea:	69fb      	ldr	r3, [r7, #28]
 800afec:	781a      	ldrb	r2, [r3, #0]
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800aff4:	69fb      	ldr	r3, [r7, #28]
 800aff6:	3301      	adds	r3, #1
 800aff8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800affe:	b29b      	uxth	r3, r3
 800b000:	3b01      	subs	r3, #1
 800b002:	b29a      	uxth	r2, r3
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b00c:	b29b      	uxth	r3, r3
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d1cf      	bne.n	800afb2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	9300      	str	r3, [sp, #0]
 800b016:	697b      	ldr	r3, [r7, #20]
 800b018:	2200      	movs	r2, #0
 800b01a:	2140      	movs	r1, #64	; 0x40
 800b01c:	68f8      	ldr	r0, [r7, #12]
 800b01e:	f000 f810 	bl	800b042 <UART_WaitOnFlagUntilTimeout>
 800b022:	4603      	mov	r3, r0
 800b024:	2b00      	cmp	r3, #0
 800b026:	d001      	beq.n	800b02c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800b028:	2303      	movs	r3, #3
 800b02a:	e006      	b.n	800b03a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	2220      	movs	r2, #32
 800b030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800b034:	2300      	movs	r3, #0
 800b036:	e000      	b.n	800b03a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800b038:	2302      	movs	r3, #2
  }
}
 800b03a:	4618      	mov	r0, r3
 800b03c:	3720      	adds	r7, #32
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}

0800b042 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b042:	b580      	push	{r7, lr}
 800b044:	b090      	sub	sp, #64	; 0x40
 800b046:	af00      	add	r7, sp, #0
 800b048:	60f8      	str	r0, [r7, #12]
 800b04a:	60b9      	str	r1, [r7, #8]
 800b04c:	603b      	str	r3, [r7, #0]
 800b04e:	4613      	mov	r3, r2
 800b050:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b052:	e050      	b.n	800b0f6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b054:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b056:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b05a:	d04c      	beq.n	800b0f6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b05c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d007      	beq.n	800b072 <UART_WaitOnFlagUntilTimeout+0x30>
 800b062:	f7fb f8d5 	bl	8006210 <HAL_GetTick>
 800b066:	4602      	mov	r2, r0
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	1ad3      	subs	r3, r2, r3
 800b06c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b06e:	429a      	cmp	r2, r3
 800b070:	d241      	bcs.n	800b0f6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	330c      	adds	r3, #12
 800b078:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b07a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b07c:	e853 3f00 	ldrex	r3, [r3]
 800b080:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b084:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b088:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	330c      	adds	r3, #12
 800b090:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b092:	637a      	str	r2, [r7, #52]	; 0x34
 800b094:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b096:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b098:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b09a:	e841 2300 	strex	r3, r2, [r1]
 800b09e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b0a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d1e5      	bne.n	800b072 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	3314      	adds	r3, #20
 800b0ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0ae:	697b      	ldr	r3, [r7, #20]
 800b0b0:	e853 3f00 	ldrex	r3, [r3]
 800b0b4:	613b      	str	r3, [r7, #16]
   return(result);
 800b0b6:	693b      	ldr	r3, [r7, #16]
 800b0b8:	f023 0301 	bic.w	r3, r3, #1
 800b0bc:	63bb      	str	r3, [r7, #56]	; 0x38
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	3314      	adds	r3, #20
 800b0c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b0c6:	623a      	str	r2, [r7, #32]
 800b0c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ca:	69f9      	ldr	r1, [r7, #28]
 800b0cc:	6a3a      	ldr	r2, [r7, #32]
 800b0ce:	e841 2300 	strex	r3, r2, [r1]
 800b0d2:	61bb      	str	r3, [r7, #24]
   return(result);
 800b0d4:	69bb      	ldr	r3, [r7, #24]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d1e5      	bne.n	800b0a6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	2220      	movs	r2, #32
 800b0de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	2220      	movs	r2, #32
 800b0e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	2200      	movs	r2, #0
 800b0ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800b0f2:	2303      	movs	r3, #3
 800b0f4:	e00f      	b.n	800b116 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	681a      	ldr	r2, [r3, #0]
 800b0fc:	68bb      	ldr	r3, [r7, #8]
 800b0fe:	4013      	ands	r3, r2
 800b100:	68ba      	ldr	r2, [r7, #8]
 800b102:	429a      	cmp	r2, r3
 800b104:	bf0c      	ite	eq
 800b106:	2301      	moveq	r3, #1
 800b108:	2300      	movne	r3, #0
 800b10a:	b2db      	uxtb	r3, r3
 800b10c:	461a      	mov	r2, r3
 800b10e:	79fb      	ldrb	r3, [r7, #7]
 800b110:	429a      	cmp	r2, r3
 800b112:	d09f      	beq.n	800b054 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b114:	2300      	movs	r3, #0
}
 800b116:	4618      	mov	r0, r3
 800b118:	3740      	adds	r7, #64	; 0x40
 800b11a:	46bd      	mov	sp, r7
 800b11c:	bd80      	pop	{r7, pc}
	...

0800b120 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b120:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b124:	b0c0      	sub	sp, #256	; 0x100
 800b126:	af00      	add	r7, sp, #0
 800b128:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b12c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	691b      	ldr	r3, [r3, #16]
 800b134:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b13c:	68d9      	ldr	r1, [r3, #12]
 800b13e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b142:	681a      	ldr	r2, [r3, #0]
 800b144:	ea40 0301 	orr.w	r3, r0, r1
 800b148:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b14a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b14e:	689a      	ldr	r2, [r3, #8]
 800b150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b154:	691b      	ldr	r3, [r3, #16]
 800b156:	431a      	orrs	r2, r3
 800b158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b15c:	695b      	ldr	r3, [r3, #20]
 800b15e:	431a      	orrs	r2, r3
 800b160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b164:	69db      	ldr	r3, [r3, #28]
 800b166:	4313      	orrs	r3, r2
 800b168:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b16c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	68db      	ldr	r3, [r3, #12]
 800b174:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b178:	f021 010c 	bic.w	r1, r1, #12
 800b17c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b180:	681a      	ldr	r2, [r3, #0]
 800b182:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b186:	430b      	orrs	r3, r1
 800b188:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b18a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	695b      	ldr	r3, [r3, #20]
 800b192:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b196:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b19a:	6999      	ldr	r1, [r3, #24]
 800b19c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b1a0:	681a      	ldr	r2, [r3, #0]
 800b1a2:	ea40 0301 	orr.w	r3, r0, r1
 800b1a6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b1a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b1ac:	681a      	ldr	r2, [r3, #0]
 800b1ae:	4b8f      	ldr	r3, [pc, #572]	; (800b3ec <UART_SetConfig+0x2cc>)
 800b1b0:	429a      	cmp	r2, r3
 800b1b2:	d005      	beq.n	800b1c0 <UART_SetConfig+0xa0>
 800b1b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b1b8:	681a      	ldr	r2, [r3, #0]
 800b1ba:	4b8d      	ldr	r3, [pc, #564]	; (800b3f0 <UART_SetConfig+0x2d0>)
 800b1bc:	429a      	cmp	r2, r3
 800b1be:	d104      	bne.n	800b1ca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b1c0:	f7fe fee2 	bl	8009f88 <HAL_RCC_GetPCLK2Freq>
 800b1c4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800b1c8:	e003      	b.n	800b1d2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b1ca:	f7fe fec9 	bl	8009f60 <HAL_RCC_GetPCLK1Freq>
 800b1ce:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b1d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b1d6:	69db      	ldr	r3, [r3, #28]
 800b1d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b1dc:	f040 810c 	bne.w	800b3f8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b1e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b1ea:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b1ee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800b1f2:	4622      	mov	r2, r4
 800b1f4:	462b      	mov	r3, r5
 800b1f6:	1891      	adds	r1, r2, r2
 800b1f8:	65b9      	str	r1, [r7, #88]	; 0x58
 800b1fa:	415b      	adcs	r3, r3
 800b1fc:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b1fe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b202:	4621      	mov	r1, r4
 800b204:	eb12 0801 	adds.w	r8, r2, r1
 800b208:	4629      	mov	r1, r5
 800b20a:	eb43 0901 	adc.w	r9, r3, r1
 800b20e:	f04f 0200 	mov.w	r2, #0
 800b212:	f04f 0300 	mov.w	r3, #0
 800b216:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b21a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b21e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b222:	4690      	mov	r8, r2
 800b224:	4699      	mov	r9, r3
 800b226:	4623      	mov	r3, r4
 800b228:	eb18 0303 	adds.w	r3, r8, r3
 800b22c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b230:	462b      	mov	r3, r5
 800b232:	eb49 0303 	adc.w	r3, r9, r3
 800b236:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b23a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b23e:	685b      	ldr	r3, [r3, #4]
 800b240:	2200      	movs	r2, #0
 800b242:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b246:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800b24a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b24e:	460b      	mov	r3, r1
 800b250:	18db      	adds	r3, r3, r3
 800b252:	653b      	str	r3, [r7, #80]	; 0x50
 800b254:	4613      	mov	r3, r2
 800b256:	eb42 0303 	adc.w	r3, r2, r3
 800b25a:	657b      	str	r3, [r7, #84]	; 0x54
 800b25c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b260:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800b264:	f7f5 f80c 	bl	8000280 <__aeabi_uldivmod>
 800b268:	4602      	mov	r2, r0
 800b26a:	460b      	mov	r3, r1
 800b26c:	4b61      	ldr	r3, [pc, #388]	; (800b3f4 <UART_SetConfig+0x2d4>)
 800b26e:	fba3 2302 	umull	r2, r3, r3, r2
 800b272:	095b      	lsrs	r3, r3, #5
 800b274:	011c      	lsls	r4, r3, #4
 800b276:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b27a:	2200      	movs	r2, #0
 800b27c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b280:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800b284:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800b288:	4642      	mov	r2, r8
 800b28a:	464b      	mov	r3, r9
 800b28c:	1891      	adds	r1, r2, r2
 800b28e:	64b9      	str	r1, [r7, #72]	; 0x48
 800b290:	415b      	adcs	r3, r3
 800b292:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b294:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b298:	4641      	mov	r1, r8
 800b29a:	eb12 0a01 	adds.w	sl, r2, r1
 800b29e:	4649      	mov	r1, r9
 800b2a0:	eb43 0b01 	adc.w	fp, r3, r1
 800b2a4:	f04f 0200 	mov.w	r2, #0
 800b2a8:	f04f 0300 	mov.w	r3, #0
 800b2ac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b2b0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b2b4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b2b8:	4692      	mov	sl, r2
 800b2ba:	469b      	mov	fp, r3
 800b2bc:	4643      	mov	r3, r8
 800b2be:	eb1a 0303 	adds.w	r3, sl, r3
 800b2c2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b2c6:	464b      	mov	r3, r9
 800b2c8:	eb4b 0303 	adc.w	r3, fp, r3
 800b2cc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b2d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b2d4:	685b      	ldr	r3, [r3, #4]
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b2dc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800b2e0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b2e4:	460b      	mov	r3, r1
 800b2e6:	18db      	adds	r3, r3, r3
 800b2e8:	643b      	str	r3, [r7, #64]	; 0x40
 800b2ea:	4613      	mov	r3, r2
 800b2ec:	eb42 0303 	adc.w	r3, r2, r3
 800b2f0:	647b      	str	r3, [r7, #68]	; 0x44
 800b2f2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b2f6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b2fa:	f7f4 ffc1 	bl	8000280 <__aeabi_uldivmod>
 800b2fe:	4602      	mov	r2, r0
 800b300:	460b      	mov	r3, r1
 800b302:	4611      	mov	r1, r2
 800b304:	4b3b      	ldr	r3, [pc, #236]	; (800b3f4 <UART_SetConfig+0x2d4>)
 800b306:	fba3 2301 	umull	r2, r3, r3, r1
 800b30a:	095b      	lsrs	r3, r3, #5
 800b30c:	2264      	movs	r2, #100	; 0x64
 800b30e:	fb02 f303 	mul.w	r3, r2, r3
 800b312:	1acb      	subs	r3, r1, r3
 800b314:	00db      	lsls	r3, r3, #3
 800b316:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b31a:	4b36      	ldr	r3, [pc, #216]	; (800b3f4 <UART_SetConfig+0x2d4>)
 800b31c:	fba3 2302 	umull	r2, r3, r3, r2
 800b320:	095b      	lsrs	r3, r3, #5
 800b322:	005b      	lsls	r3, r3, #1
 800b324:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b328:	441c      	add	r4, r3
 800b32a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b32e:	2200      	movs	r2, #0
 800b330:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b334:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800b338:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800b33c:	4642      	mov	r2, r8
 800b33e:	464b      	mov	r3, r9
 800b340:	1891      	adds	r1, r2, r2
 800b342:	63b9      	str	r1, [r7, #56]	; 0x38
 800b344:	415b      	adcs	r3, r3
 800b346:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b348:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b34c:	4641      	mov	r1, r8
 800b34e:	1851      	adds	r1, r2, r1
 800b350:	6339      	str	r1, [r7, #48]	; 0x30
 800b352:	4649      	mov	r1, r9
 800b354:	414b      	adcs	r3, r1
 800b356:	637b      	str	r3, [r7, #52]	; 0x34
 800b358:	f04f 0200 	mov.w	r2, #0
 800b35c:	f04f 0300 	mov.w	r3, #0
 800b360:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800b364:	4659      	mov	r1, fp
 800b366:	00cb      	lsls	r3, r1, #3
 800b368:	4651      	mov	r1, sl
 800b36a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b36e:	4651      	mov	r1, sl
 800b370:	00ca      	lsls	r2, r1, #3
 800b372:	4610      	mov	r0, r2
 800b374:	4619      	mov	r1, r3
 800b376:	4603      	mov	r3, r0
 800b378:	4642      	mov	r2, r8
 800b37a:	189b      	adds	r3, r3, r2
 800b37c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b380:	464b      	mov	r3, r9
 800b382:	460a      	mov	r2, r1
 800b384:	eb42 0303 	adc.w	r3, r2, r3
 800b388:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b38c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b390:	685b      	ldr	r3, [r3, #4]
 800b392:	2200      	movs	r2, #0
 800b394:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b398:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b39c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b3a0:	460b      	mov	r3, r1
 800b3a2:	18db      	adds	r3, r3, r3
 800b3a4:	62bb      	str	r3, [r7, #40]	; 0x28
 800b3a6:	4613      	mov	r3, r2
 800b3a8:	eb42 0303 	adc.w	r3, r2, r3
 800b3ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b3ae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b3b2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b3b6:	f7f4 ff63 	bl	8000280 <__aeabi_uldivmod>
 800b3ba:	4602      	mov	r2, r0
 800b3bc:	460b      	mov	r3, r1
 800b3be:	4b0d      	ldr	r3, [pc, #52]	; (800b3f4 <UART_SetConfig+0x2d4>)
 800b3c0:	fba3 1302 	umull	r1, r3, r3, r2
 800b3c4:	095b      	lsrs	r3, r3, #5
 800b3c6:	2164      	movs	r1, #100	; 0x64
 800b3c8:	fb01 f303 	mul.w	r3, r1, r3
 800b3cc:	1ad3      	subs	r3, r2, r3
 800b3ce:	00db      	lsls	r3, r3, #3
 800b3d0:	3332      	adds	r3, #50	; 0x32
 800b3d2:	4a08      	ldr	r2, [pc, #32]	; (800b3f4 <UART_SetConfig+0x2d4>)
 800b3d4:	fba2 2303 	umull	r2, r3, r2, r3
 800b3d8:	095b      	lsrs	r3, r3, #5
 800b3da:	f003 0207 	and.w	r2, r3, #7
 800b3de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	4422      	add	r2, r4
 800b3e6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b3e8:	e105      	b.n	800b5f6 <UART_SetConfig+0x4d6>
 800b3ea:	bf00      	nop
 800b3ec:	40011000 	.word	0x40011000
 800b3f0:	40011400 	.word	0x40011400
 800b3f4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b3f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b3fc:	2200      	movs	r2, #0
 800b3fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b402:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b406:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b40a:	4642      	mov	r2, r8
 800b40c:	464b      	mov	r3, r9
 800b40e:	1891      	adds	r1, r2, r2
 800b410:	6239      	str	r1, [r7, #32]
 800b412:	415b      	adcs	r3, r3
 800b414:	627b      	str	r3, [r7, #36]	; 0x24
 800b416:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b41a:	4641      	mov	r1, r8
 800b41c:	1854      	adds	r4, r2, r1
 800b41e:	4649      	mov	r1, r9
 800b420:	eb43 0501 	adc.w	r5, r3, r1
 800b424:	f04f 0200 	mov.w	r2, #0
 800b428:	f04f 0300 	mov.w	r3, #0
 800b42c:	00eb      	lsls	r3, r5, #3
 800b42e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b432:	00e2      	lsls	r2, r4, #3
 800b434:	4614      	mov	r4, r2
 800b436:	461d      	mov	r5, r3
 800b438:	4643      	mov	r3, r8
 800b43a:	18e3      	adds	r3, r4, r3
 800b43c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b440:	464b      	mov	r3, r9
 800b442:	eb45 0303 	adc.w	r3, r5, r3
 800b446:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b44a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b44e:	685b      	ldr	r3, [r3, #4]
 800b450:	2200      	movs	r2, #0
 800b452:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b456:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b45a:	f04f 0200 	mov.w	r2, #0
 800b45e:	f04f 0300 	mov.w	r3, #0
 800b462:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b466:	4629      	mov	r1, r5
 800b468:	008b      	lsls	r3, r1, #2
 800b46a:	4621      	mov	r1, r4
 800b46c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b470:	4621      	mov	r1, r4
 800b472:	008a      	lsls	r2, r1, #2
 800b474:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b478:	f7f4 ff02 	bl	8000280 <__aeabi_uldivmod>
 800b47c:	4602      	mov	r2, r0
 800b47e:	460b      	mov	r3, r1
 800b480:	4b60      	ldr	r3, [pc, #384]	; (800b604 <UART_SetConfig+0x4e4>)
 800b482:	fba3 2302 	umull	r2, r3, r3, r2
 800b486:	095b      	lsrs	r3, r3, #5
 800b488:	011c      	lsls	r4, r3, #4
 800b48a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b48e:	2200      	movs	r2, #0
 800b490:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b494:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b498:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b49c:	4642      	mov	r2, r8
 800b49e:	464b      	mov	r3, r9
 800b4a0:	1891      	adds	r1, r2, r2
 800b4a2:	61b9      	str	r1, [r7, #24]
 800b4a4:	415b      	adcs	r3, r3
 800b4a6:	61fb      	str	r3, [r7, #28]
 800b4a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b4ac:	4641      	mov	r1, r8
 800b4ae:	1851      	adds	r1, r2, r1
 800b4b0:	6139      	str	r1, [r7, #16]
 800b4b2:	4649      	mov	r1, r9
 800b4b4:	414b      	adcs	r3, r1
 800b4b6:	617b      	str	r3, [r7, #20]
 800b4b8:	f04f 0200 	mov.w	r2, #0
 800b4bc:	f04f 0300 	mov.w	r3, #0
 800b4c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b4c4:	4659      	mov	r1, fp
 800b4c6:	00cb      	lsls	r3, r1, #3
 800b4c8:	4651      	mov	r1, sl
 800b4ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b4ce:	4651      	mov	r1, sl
 800b4d0:	00ca      	lsls	r2, r1, #3
 800b4d2:	4610      	mov	r0, r2
 800b4d4:	4619      	mov	r1, r3
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	4642      	mov	r2, r8
 800b4da:	189b      	adds	r3, r3, r2
 800b4dc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b4e0:	464b      	mov	r3, r9
 800b4e2:	460a      	mov	r2, r1
 800b4e4:	eb42 0303 	adc.w	r3, r2, r3
 800b4e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b4ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b4f0:	685b      	ldr	r3, [r3, #4]
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	67bb      	str	r3, [r7, #120]	; 0x78
 800b4f6:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b4f8:	f04f 0200 	mov.w	r2, #0
 800b4fc:	f04f 0300 	mov.w	r3, #0
 800b500:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b504:	4649      	mov	r1, r9
 800b506:	008b      	lsls	r3, r1, #2
 800b508:	4641      	mov	r1, r8
 800b50a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b50e:	4641      	mov	r1, r8
 800b510:	008a      	lsls	r2, r1, #2
 800b512:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b516:	f7f4 feb3 	bl	8000280 <__aeabi_uldivmod>
 800b51a:	4602      	mov	r2, r0
 800b51c:	460b      	mov	r3, r1
 800b51e:	4b39      	ldr	r3, [pc, #228]	; (800b604 <UART_SetConfig+0x4e4>)
 800b520:	fba3 1302 	umull	r1, r3, r3, r2
 800b524:	095b      	lsrs	r3, r3, #5
 800b526:	2164      	movs	r1, #100	; 0x64
 800b528:	fb01 f303 	mul.w	r3, r1, r3
 800b52c:	1ad3      	subs	r3, r2, r3
 800b52e:	011b      	lsls	r3, r3, #4
 800b530:	3332      	adds	r3, #50	; 0x32
 800b532:	4a34      	ldr	r2, [pc, #208]	; (800b604 <UART_SetConfig+0x4e4>)
 800b534:	fba2 2303 	umull	r2, r3, r2, r3
 800b538:	095b      	lsrs	r3, r3, #5
 800b53a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b53e:	441c      	add	r4, r3
 800b540:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b544:	2200      	movs	r2, #0
 800b546:	673b      	str	r3, [r7, #112]	; 0x70
 800b548:	677a      	str	r2, [r7, #116]	; 0x74
 800b54a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b54e:	4642      	mov	r2, r8
 800b550:	464b      	mov	r3, r9
 800b552:	1891      	adds	r1, r2, r2
 800b554:	60b9      	str	r1, [r7, #8]
 800b556:	415b      	adcs	r3, r3
 800b558:	60fb      	str	r3, [r7, #12]
 800b55a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b55e:	4641      	mov	r1, r8
 800b560:	1851      	adds	r1, r2, r1
 800b562:	6039      	str	r1, [r7, #0]
 800b564:	4649      	mov	r1, r9
 800b566:	414b      	adcs	r3, r1
 800b568:	607b      	str	r3, [r7, #4]
 800b56a:	f04f 0200 	mov.w	r2, #0
 800b56e:	f04f 0300 	mov.w	r3, #0
 800b572:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b576:	4659      	mov	r1, fp
 800b578:	00cb      	lsls	r3, r1, #3
 800b57a:	4651      	mov	r1, sl
 800b57c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b580:	4651      	mov	r1, sl
 800b582:	00ca      	lsls	r2, r1, #3
 800b584:	4610      	mov	r0, r2
 800b586:	4619      	mov	r1, r3
 800b588:	4603      	mov	r3, r0
 800b58a:	4642      	mov	r2, r8
 800b58c:	189b      	adds	r3, r3, r2
 800b58e:	66bb      	str	r3, [r7, #104]	; 0x68
 800b590:	464b      	mov	r3, r9
 800b592:	460a      	mov	r2, r1
 800b594:	eb42 0303 	adc.w	r3, r2, r3
 800b598:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b59a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b59e:	685b      	ldr	r3, [r3, #4]
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	663b      	str	r3, [r7, #96]	; 0x60
 800b5a4:	667a      	str	r2, [r7, #100]	; 0x64
 800b5a6:	f04f 0200 	mov.w	r2, #0
 800b5aa:	f04f 0300 	mov.w	r3, #0
 800b5ae:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b5b2:	4649      	mov	r1, r9
 800b5b4:	008b      	lsls	r3, r1, #2
 800b5b6:	4641      	mov	r1, r8
 800b5b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b5bc:	4641      	mov	r1, r8
 800b5be:	008a      	lsls	r2, r1, #2
 800b5c0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b5c4:	f7f4 fe5c 	bl	8000280 <__aeabi_uldivmod>
 800b5c8:	4602      	mov	r2, r0
 800b5ca:	460b      	mov	r3, r1
 800b5cc:	4b0d      	ldr	r3, [pc, #52]	; (800b604 <UART_SetConfig+0x4e4>)
 800b5ce:	fba3 1302 	umull	r1, r3, r3, r2
 800b5d2:	095b      	lsrs	r3, r3, #5
 800b5d4:	2164      	movs	r1, #100	; 0x64
 800b5d6:	fb01 f303 	mul.w	r3, r1, r3
 800b5da:	1ad3      	subs	r3, r2, r3
 800b5dc:	011b      	lsls	r3, r3, #4
 800b5de:	3332      	adds	r3, #50	; 0x32
 800b5e0:	4a08      	ldr	r2, [pc, #32]	; (800b604 <UART_SetConfig+0x4e4>)
 800b5e2:	fba2 2303 	umull	r2, r3, r2, r3
 800b5e6:	095b      	lsrs	r3, r3, #5
 800b5e8:	f003 020f 	and.w	r2, r3, #15
 800b5ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	4422      	add	r2, r4
 800b5f4:	609a      	str	r2, [r3, #8]
}
 800b5f6:	bf00      	nop
 800b5f8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b602:	bf00      	nop
 800b604:	51eb851f 	.word	0x51eb851f

0800b608 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b608:	b480      	push	{r7}
 800b60a:	b083      	sub	sp, #12
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	f103 0208 	add.w	r2, r3, #8
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b620:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	f103 0208 	add.w	r2, r3, #8
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	f103 0208 	add.w	r2, r3, #8
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	2200      	movs	r2, #0
 800b63a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b63c:	bf00      	nop
 800b63e:	370c      	adds	r7, #12
 800b640:	46bd      	mov	sp, r7
 800b642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b646:	4770      	bx	lr

0800b648 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b648:	b480      	push	{r7}
 800b64a:	b083      	sub	sp, #12
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	2200      	movs	r2, #0
 800b654:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b656:	bf00      	nop
 800b658:	370c      	adds	r7, #12
 800b65a:	46bd      	mov	sp, r7
 800b65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b660:	4770      	bx	lr

0800b662 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b662:	b480      	push	{r7}
 800b664:	b085      	sub	sp, #20
 800b666:	af00      	add	r7, sp, #0
 800b668:	6078      	str	r0, [r7, #4]
 800b66a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	685b      	ldr	r3, [r3, #4]
 800b670:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	68fa      	ldr	r2, [r7, #12]
 800b676:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	689a      	ldr	r2, [r3, #8]
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	689b      	ldr	r3, [r3, #8]
 800b684:	683a      	ldr	r2, [r7, #0]
 800b686:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	683a      	ldr	r2, [r7, #0]
 800b68c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	687a      	ldr	r2, [r7, #4]
 800b692:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	1c5a      	adds	r2, r3, #1
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	601a      	str	r2, [r3, #0]
}
 800b69e:	bf00      	nop
 800b6a0:	3714      	adds	r7, #20
 800b6a2:	46bd      	mov	sp, r7
 800b6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a8:	4770      	bx	lr

0800b6aa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b6aa:	b480      	push	{r7}
 800b6ac:	b085      	sub	sp, #20
 800b6ae:	af00      	add	r7, sp, #0
 800b6b0:	6078      	str	r0, [r7, #4]
 800b6b2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b6b4:	683b      	ldr	r3, [r7, #0]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b6ba:	68bb      	ldr	r3, [r7, #8]
 800b6bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b6c0:	d103      	bne.n	800b6ca <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	691b      	ldr	r3, [r3, #16]
 800b6c6:	60fb      	str	r3, [r7, #12]
 800b6c8:	e00c      	b.n	800b6e4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	3308      	adds	r3, #8
 800b6ce:	60fb      	str	r3, [r7, #12]
 800b6d0:	e002      	b.n	800b6d8 <vListInsert+0x2e>
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	685b      	ldr	r3, [r3, #4]
 800b6d6:	60fb      	str	r3, [r7, #12]
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	685b      	ldr	r3, [r3, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	68ba      	ldr	r2, [r7, #8]
 800b6e0:	429a      	cmp	r2, r3
 800b6e2:	d2f6      	bcs.n	800b6d2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	685a      	ldr	r2, [r3, #4]
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	685b      	ldr	r3, [r3, #4]
 800b6f0:	683a      	ldr	r2, [r7, #0]
 800b6f2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b6f4:	683b      	ldr	r3, [r7, #0]
 800b6f6:	68fa      	ldr	r2, [r7, #12]
 800b6f8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	683a      	ldr	r2, [r7, #0]
 800b6fe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b700:	683b      	ldr	r3, [r7, #0]
 800b702:	687a      	ldr	r2, [r7, #4]
 800b704:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	1c5a      	adds	r2, r3, #1
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	601a      	str	r2, [r3, #0]
}
 800b710:	bf00      	nop
 800b712:	3714      	adds	r7, #20
 800b714:	46bd      	mov	sp, r7
 800b716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71a:	4770      	bx	lr

0800b71c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b71c:	b480      	push	{r7}
 800b71e:	b085      	sub	sp, #20
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	691b      	ldr	r3, [r3, #16]
 800b728:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	685b      	ldr	r3, [r3, #4]
 800b72e:	687a      	ldr	r2, [r7, #4]
 800b730:	6892      	ldr	r2, [r2, #8]
 800b732:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	689b      	ldr	r3, [r3, #8]
 800b738:	687a      	ldr	r2, [r7, #4]
 800b73a:	6852      	ldr	r2, [r2, #4]
 800b73c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	685b      	ldr	r3, [r3, #4]
 800b742:	687a      	ldr	r2, [r7, #4]
 800b744:	429a      	cmp	r2, r3
 800b746:	d103      	bne.n	800b750 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	689a      	ldr	r2, [r3, #8]
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	2200      	movs	r2, #0
 800b754:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	1e5a      	subs	r2, r3, #1
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	681b      	ldr	r3, [r3, #0]
}
 800b764:	4618      	mov	r0, r3
 800b766:	3714      	adds	r7, #20
 800b768:	46bd      	mov	sp, r7
 800b76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b76e:	4770      	bx	lr

0800b770 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b084      	sub	sp, #16
 800b774:	af00      	add	r7, sp, #0
 800b776:	6078      	str	r0, [r7, #4]
 800b778:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	2b00      	cmp	r3, #0
 800b782:	d10a      	bne.n	800b79a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b784:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b788:	f383 8811 	msr	BASEPRI, r3
 800b78c:	f3bf 8f6f 	isb	sy
 800b790:	f3bf 8f4f 	dsb	sy
 800b794:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b796:	bf00      	nop
 800b798:	e7fe      	b.n	800b798 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b79a:	f001 ff5b 	bl	800d654 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	681a      	ldr	r2, [r3, #0]
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7a6:	68f9      	ldr	r1, [r7, #12]
 800b7a8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b7aa:	fb01 f303 	mul.w	r3, r1, r3
 800b7ae:	441a      	add	r2, r3
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	2200      	movs	r2, #0
 800b7b8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	681a      	ldr	r2, [r3, #0]
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	681a      	ldr	r2, [r3, #0]
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7ca:	3b01      	subs	r3, #1
 800b7cc:	68f9      	ldr	r1, [r7, #12]
 800b7ce:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b7d0:	fb01 f303 	mul.w	r3, r1, r3
 800b7d4:	441a      	add	r2, r3
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	22ff      	movs	r2, #255	; 0xff
 800b7de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	22ff      	movs	r2, #255	; 0xff
 800b7e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b7ea:	683b      	ldr	r3, [r7, #0]
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d114      	bne.n	800b81a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	691b      	ldr	r3, [r3, #16]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d01a      	beq.n	800b82e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	3310      	adds	r3, #16
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	f001 f841 	bl	800c884 <xTaskRemoveFromEventList>
 800b802:	4603      	mov	r3, r0
 800b804:	2b00      	cmp	r3, #0
 800b806:	d012      	beq.n	800b82e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b808:	4b0c      	ldr	r3, [pc, #48]	; (800b83c <xQueueGenericReset+0xcc>)
 800b80a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b80e:	601a      	str	r2, [r3, #0]
 800b810:	f3bf 8f4f 	dsb	sy
 800b814:	f3bf 8f6f 	isb	sy
 800b818:	e009      	b.n	800b82e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	3310      	adds	r3, #16
 800b81e:	4618      	mov	r0, r3
 800b820:	f7ff fef2 	bl	800b608 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	3324      	adds	r3, #36	; 0x24
 800b828:	4618      	mov	r0, r3
 800b82a:	f7ff feed 	bl	800b608 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b82e:	f001 ff41 	bl	800d6b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b832:	2301      	movs	r3, #1
}
 800b834:	4618      	mov	r0, r3
 800b836:	3710      	adds	r7, #16
 800b838:	46bd      	mov	sp, r7
 800b83a:	bd80      	pop	{r7, pc}
 800b83c:	e000ed04 	.word	0xe000ed04

0800b840 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b840:	b580      	push	{r7, lr}
 800b842:	b08a      	sub	sp, #40	; 0x28
 800b844:	af02      	add	r7, sp, #8
 800b846:	60f8      	str	r0, [r7, #12]
 800b848:	60b9      	str	r1, [r7, #8]
 800b84a:	4613      	mov	r3, r2
 800b84c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	2b00      	cmp	r3, #0
 800b852:	d10a      	bne.n	800b86a <xQueueGenericCreate+0x2a>
	__asm volatile
 800b854:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b858:	f383 8811 	msr	BASEPRI, r3
 800b85c:	f3bf 8f6f 	isb	sy
 800b860:	f3bf 8f4f 	dsb	sy
 800b864:	613b      	str	r3, [r7, #16]
}
 800b866:	bf00      	nop
 800b868:	e7fe      	b.n	800b868 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800b86a:	68bb      	ldr	r3, [r7, #8]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d102      	bne.n	800b876 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800b870:	2300      	movs	r3, #0
 800b872:	61fb      	str	r3, [r7, #28]
 800b874:	e004      	b.n	800b880 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	68ba      	ldr	r2, [r7, #8]
 800b87a:	fb02 f303 	mul.w	r3, r2, r3
 800b87e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b880:	69fb      	ldr	r3, [r7, #28]
 800b882:	3350      	adds	r3, #80	; 0x50
 800b884:	4618      	mov	r0, r3
 800b886:	f002 f807 	bl	800d898 <pvPortMalloc>
 800b88a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b88c:	69bb      	ldr	r3, [r7, #24]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d00d      	beq.n	800b8ae <xQueueGenericCreate+0x6e>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b892:	69bb      	ldr	r3, [r7, #24]
 800b894:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b896:	697b      	ldr	r3, [r7, #20]
 800b898:	3350      	adds	r3, #80	; 0x50
 800b89a:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b89c:	79fa      	ldrb	r2, [r7, #7]
 800b89e:	69bb      	ldr	r3, [r7, #24]
 800b8a0:	9300      	str	r3, [sp, #0]
 800b8a2:	4613      	mov	r3, r2
 800b8a4:	697a      	ldr	r2, [r7, #20]
 800b8a6:	68b9      	ldr	r1, [r7, #8]
 800b8a8:	68f8      	ldr	r0, [r7, #12]
 800b8aa:	f000 f805 	bl	800b8b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b8ae:	69bb      	ldr	r3, [r7, #24]
	}
 800b8b0:	4618      	mov	r0, r3
 800b8b2:	3720      	adds	r7, #32
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	bd80      	pop	{r7, pc}

0800b8b8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b084      	sub	sp, #16
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	60f8      	str	r0, [r7, #12]
 800b8c0:	60b9      	str	r1, [r7, #8]
 800b8c2:	607a      	str	r2, [r7, #4]
 800b8c4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b8c6:	68bb      	ldr	r3, [r7, #8]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d103      	bne.n	800b8d4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b8cc:	69bb      	ldr	r3, [r7, #24]
 800b8ce:	69ba      	ldr	r2, [r7, #24]
 800b8d0:	601a      	str	r2, [r3, #0]
 800b8d2:	e002      	b.n	800b8da <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b8d4:	69bb      	ldr	r3, [r7, #24]
 800b8d6:	687a      	ldr	r2, [r7, #4]
 800b8d8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b8da:	69bb      	ldr	r3, [r7, #24]
 800b8dc:	68fa      	ldr	r2, [r7, #12]
 800b8de:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b8e0:	69bb      	ldr	r3, [r7, #24]
 800b8e2:	68ba      	ldr	r2, [r7, #8]
 800b8e4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b8e6:	2101      	movs	r1, #1
 800b8e8:	69b8      	ldr	r0, [r7, #24]
 800b8ea:	f7ff ff41 	bl	800b770 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b8ee:	69bb      	ldr	r3, [r7, #24]
 800b8f0:	78fa      	ldrb	r2, [r7, #3]
 800b8f2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b8f6:	bf00      	nop
 800b8f8:	3710      	adds	r7, #16
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bd80      	pop	{r7, pc}
	...

0800b900 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b900:	b580      	push	{r7, lr}
 800b902:	b08e      	sub	sp, #56	; 0x38
 800b904:	af00      	add	r7, sp, #0
 800b906:	60f8      	str	r0, [r7, #12]
 800b908:	60b9      	str	r1, [r7, #8]
 800b90a:	607a      	str	r2, [r7, #4]
 800b90c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b90e:	2300      	movs	r3, #0
 800b910:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d10a      	bne.n	800b932 <xQueueGenericSend+0x32>
	__asm volatile
 800b91c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b920:	f383 8811 	msr	BASEPRI, r3
 800b924:	f3bf 8f6f 	isb	sy
 800b928:	f3bf 8f4f 	dsb	sy
 800b92c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b92e:	bf00      	nop
 800b930:	e7fe      	b.n	800b930 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b932:	68bb      	ldr	r3, [r7, #8]
 800b934:	2b00      	cmp	r3, #0
 800b936:	d103      	bne.n	800b940 <xQueueGenericSend+0x40>
 800b938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b93a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d101      	bne.n	800b944 <xQueueGenericSend+0x44>
 800b940:	2301      	movs	r3, #1
 800b942:	e000      	b.n	800b946 <xQueueGenericSend+0x46>
 800b944:	2300      	movs	r3, #0
 800b946:	2b00      	cmp	r3, #0
 800b948:	d10a      	bne.n	800b960 <xQueueGenericSend+0x60>
	__asm volatile
 800b94a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b94e:	f383 8811 	msr	BASEPRI, r3
 800b952:	f3bf 8f6f 	isb	sy
 800b956:	f3bf 8f4f 	dsb	sy
 800b95a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b95c:	bf00      	nop
 800b95e:	e7fe      	b.n	800b95e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b960:	683b      	ldr	r3, [r7, #0]
 800b962:	2b02      	cmp	r3, #2
 800b964:	d103      	bne.n	800b96e <xQueueGenericSend+0x6e>
 800b966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b968:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b96a:	2b01      	cmp	r3, #1
 800b96c:	d101      	bne.n	800b972 <xQueueGenericSend+0x72>
 800b96e:	2301      	movs	r3, #1
 800b970:	e000      	b.n	800b974 <xQueueGenericSend+0x74>
 800b972:	2300      	movs	r3, #0
 800b974:	2b00      	cmp	r3, #0
 800b976:	d10a      	bne.n	800b98e <xQueueGenericSend+0x8e>
	__asm volatile
 800b978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b97c:	f383 8811 	msr	BASEPRI, r3
 800b980:	f3bf 8f6f 	isb	sy
 800b984:	f3bf 8f4f 	dsb	sy
 800b988:	623b      	str	r3, [r7, #32]
}
 800b98a:	bf00      	nop
 800b98c:	e7fe      	b.n	800b98c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b98e:	f001 f915 	bl	800cbbc <xTaskGetSchedulerState>
 800b992:	4603      	mov	r3, r0
 800b994:	2b00      	cmp	r3, #0
 800b996:	d102      	bne.n	800b99e <xQueueGenericSend+0x9e>
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d101      	bne.n	800b9a2 <xQueueGenericSend+0xa2>
 800b99e:	2301      	movs	r3, #1
 800b9a0:	e000      	b.n	800b9a4 <xQueueGenericSend+0xa4>
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d10a      	bne.n	800b9be <xQueueGenericSend+0xbe>
	__asm volatile
 800b9a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9ac:	f383 8811 	msr	BASEPRI, r3
 800b9b0:	f3bf 8f6f 	isb	sy
 800b9b4:	f3bf 8f4f 	dsb	sy
 800b9b8:	61fb      	str	r3, [r7, #28]
}
 800b9ba:	bf00      	nop
 800b9bc:	e7fe      	b.n	800b9bc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b9be:	f001 fe49 	bl	800d654 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b9c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b9c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9ca:	429a      	cmp	r2, r3
 800b9cc:	d302      	bcc.n	800b9d4 <xQueueGenericSend+0xd4>
 800b9ce:	683b      	ldr	r3, [r7, #0]
 800b9d0:	2b02      	cmp	r3, #2
 800b9d2:	d129      	bne.n	800ba28 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b9d4:	683a      	ldr	r2, [r7, #0]
 800b9d6:	68b9      	ldr	r1, [r7, #8]
 800b9d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b9da:	f000 fa07 	bl	800bdec <prvCopyDataToQueue>
 800b9de:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b9e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d010      	beq.n	800ba0a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b9e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9ea:	3324      	adds	r3, #36	; 0x24
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	f000 ff49 	bl	800c884 <xTaskRemoveFromEventList>
 800b9f2:	4603      	mov	r3, r0
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d013      	beq.n	800ba20 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b9f8:	4b3f      	ldr	r3, [pc, #252]	; (800baf8 <xQueueGenericSend+0x1f8>)
 800b9fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9fe:	601a      	str	r2, [r3, #0]
 800ba00:	f3bf 8f4f 	dsb	sy
 800ba04:	f3bf 8f6f 	isb	sy
 800ba08:	e00a      	b.n	800ba20 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ba0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d007      	beq.n	800ba20 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ba10:	4b39      	ldr	r3, [pc, #228]	; (800baf8 <xQueueGenericSend+0x1f8>)
 800ba12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba16:	601a      	str	r2, [r3, #0]
 800ba18:	f3bf 8f4f 	dsb	sy
 800ba1c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ba20:	f001 fe48 	bl	800d6b4 <vPortExitCritical>
				return pdPASS;
 800ba24:	2301      	movs	r3, #1
 800ba26:	e063      	b.n	800baf0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d103      	bne.n	800ba36 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ba2e:	f001 fe41 	bl	800d6b4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ba32:	2300      	movs	r3, #0
 800ba34:	e05c      	b.n	800baf0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ba36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d106      	bne.n	800ba4a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ba3c:	f107 0314 	add.w	r3, r7, #20
 800ba40:	4618      	mov	r0, r3
 800ba42:	f000 ff81 	bl	800c948 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ba46:	2301      	movs	r3, #1
 800ba48:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ba4a:	f001 fe33 	bl	800d6b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ba4e:	f000 fcfb 	bl	800c448 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ba52:	f001 fdff 	bl	800d654 <vPortEnterCritical>
 800ba56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba58:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ba5c:	b25b      	sxtb	r3, r3
 800ba5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ba62:	d103      	bne.n	800ba6c <xQueueGenericSend+0x16c>
 800ba64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba66:	2200      	movs	r2, #0
 800ba68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ba6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ba72:	b25b      	sxtb	r3, r3
 800ba74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ba78:	d103      	bne.n	800ba82 <xQueueGenericSend+0x182>
 800ba7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ba82:	f001 fe17 	bl	800d6b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ba86:	1d3a      	adds	r2, r7, #4
 800ba88:	f107 0314 	add.w	r3, r7, #20
 800ba8c:	4611      	mov	r1, r2
 800ba8e:	4618      	mov	r0, r3
 800ba90:	f000 ff70 	bl	800c974 <xTaskCheckForTimeOut>
 800ba94:	4603      	mov	r3, r0
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d124      	bne.n	800bae4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ba9a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ba9c:	f000 fa9e 	bl	800bfdc <prvIsQueueFull>
 800baa0:	4603      	mov	r3, r0
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d018      	beq.n	800bad8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800baa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baa8:	3310      	adds	r3, #16
 800baaa:	687a      	ldr	r2, [r7, #4]
 800baac:	4611      	mov	r1, r2
 800baae:	4618      	mov	r0, r3
 800bab0:	f000 fe98 	bl	800c7e4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bab4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bab6:	f000 fa29 	bl	800bf0c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800baba:	f000 fcd3 	bl	800c464 <xTaskResumeAll>
 800babe:	4603      	mov	r3, r0
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	f47f af7c 	bne.w	800b9be <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800bac6:	4b0c      	ldr	r3, [pc, #48]	; (800baf8 <xQueueGenericSend+0x1f8>)
 800bac8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bacc:	601a      	str	r2, [r3, #0]
 800bace:	f3bf 8f4f 	dsb	sy
 800bad2:	f3bf 8f6f 	isb	sy
 800bad6:	e772      	b.n	800b9be <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bad8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bada:	f000 fa17 	bl	800bf0c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bade:	f000 fcc1 	bl	800c464 <xTaskResumeAll>
 800bae2:	e76c      	b.n	800b9be <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bae4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bae6:	f000 fa11 	bl	800bf0c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800baea:	f000 fcbb 	bl	800c464 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800baee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800baf0:	4618      	mov	r0, r3
 800baf2:	3738      	adds	r7, #56	; 0x38
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}
 800baf8:	e000ed04 	.word	0xe000ed04

0800bafc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bafc:	b580      	push	{r7, lr}
 800bafe:	b08e      	sub	sp, #56	; 0x38
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	60f8      	str	r0, [r7, #12]
 800bb04:	60b9      	str	r1, [r7, #8]
 800bb06:	607a      	str	r2, [r7, #4]
 800bb08:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bb0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d10a      	bne.n	800bb2a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800bb14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb18:	f383 8811 	msr	BASEPRI, r3
 800bb1c:	f3bf 8f6f 	isb	sy
 800bb20:	f3bf 8f4f 	dsb	sy
 800bb24:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bb26:	bf00      	nop
 800bb28:	e7fe      	b.n	800bb28 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bb2a:	68bb      	ldr	r3, [r7, #8]
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d103      	bne.n	800bb38 <xQueueGenericSendFromISR+0x3c>
 800bb30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d101      	bne.n	800bb3c <xQueueGenericSendFromISR+0x40>
 800bb38:	2301      	movs	r3, #1
 800bb3a:	e000      	b.n	800bb3e <xQueueGenericSendFromISR+0x42>
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d10a      	bne.n	800bb58 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800bb42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb46:	f383 8811 	msr	BASEPRI, r3
 800bb4a:	f3bf 8f6f 	isb	sy
 800bb4e:	f3bf 8f4f 	dsb	sy
 800bb52:	623b      	str	r3, [r7, #32]
}
 800bb54:	bf00      	nop
 800bb56:	e7fe      	b.n	800bb56 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bb58:	683b      	ldr	r3, [r7, #0]
 800bb5a:	2b02      	cmp	r3, #2
 800bb5c:	d103      	bne.n	800bb66 <xQueueGenericSendFromISR+0x6a>
 800bb5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb62:	2b01      	cmp	r3, #1
 800bb64:	d101      	bne.n	800bb6a <xQueueGenericSendFromISR+0x6e>
 800bb66:	2301      	movs	r3, #1
 800bb68:	e000      	b.n	800bb6c <xQueueGenericSendFromISR+0x70>
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d10a      	bne.n	800bb86 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800bb70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb74:	f383 8811 	msr	BASEPRI, r3
 800bb78:	f3bf 8f6f 	isb	sy
 800bb7c:	f3bf 8f4f 	dsb	sy
 800bb80:	61fb      	str	r3, [r7, #28]
}
 800bb82:	bf00      	nop
 800bb84:	e7fe      	b.n	800bb84 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bb86:	f001 fe47 	bl	800d818 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bb8a:	f3ef 8211 	mrs	r2, BASEPRI
 800bb8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb92:	f383 8811 	msr	BASEPRI, r3
 800bb96:	f3bf 8f6f 	isb	sy
 800bb9a:	f3bf 8f4f 	dsb	sy
 800bb9e:	61ba      	str	r2, [r7, #24]
 800bba0:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bba2:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bba4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bba8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bbaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbae:	429a      	cmp	r2, r3
 800bbb0:	d302      	bcc.n	800bbb8 <xQueueGenericSendFromISR+0xbc>
 800bbb2:	683b      	ldr	r3, [r7, #0]
 800bbb4:	2b02      	cmp	r3, #2
 800bbb6:	d12c      	bne.n	800bc12 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bbb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bbbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bbc2:	683a      	ldr	r2, [r7, #0]
 800bbc4:	68b9      	ldr	r1, [r7, #8]
 800bbc6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bbc8:	f000 f910 	bl	800bdec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bbcc:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800bbd0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bbd4:	d112      	bne.n	800bbfc <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bbd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d016      	beq.n	800bc0c <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bbde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbe0:	3324      	adds	r3, #36	; 0x24
 800bbe2:	4618      	mov	r0, r3
 800bbe4:	f000 fe4e 	bl	800c884 <xTaskRemoveFromEventList>
 800bbe8:	4603      	mov	r3, r0
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d00e      	beq.n	800bc0c <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d00b      	beq.n	800bc0c <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	2201      	movs	r2, #1
 800bbf8:	601a      	str	r2, [r3, #0]
 800bbfa:	e007      	b.n	800bc0c <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bbfc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bc00:	3301      	adds	r3, #1
 800bc02:	b2db      	uxtb	r3, r3
 800bc04:	b25a      	sxtb	r2, r3
 800bc06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bc0c:	2301      	movs	r3, #1
 800bc0e:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800bc10:	e001      	b.n	800bc16 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bc12:	2300      	movs	r3, #0
 800bc14:	637b      	str	r3, [r7, #52]	; 0x34
 800bc16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc18:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bc1a:	693b      	ldr	r3, [r7, #16]
 800bc1c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bc20:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bc22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bc24:	4618      	mov	r0, r3
 800bc26:	3738      	adds	r7, #56	; 0x38
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	bd80      	pop	{r7, pc}

0800bc2c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	b08c      	sub	sp, #48	; 0x30
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	60f8      	str	r0, [r7, #12]
 800bc34:	60b9      	str	r1, [r7, #8]
 800bc36:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bc38:	2300      	movs	r3, #0
 800bc3a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bc40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d10a      	bne.n	800bc5c <xQueueReceive+0x30>
	__asm volatile
 800bc46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc4a:	f383 8811 	msr	BASEPRI, r3
 800bc4e:	f3bf 8f6f 	isb	sy
 800bc52:	f3bf 8f4f 	dsb	sy
 800bc56:	623b      	str	r3, [r7, #32]
}
 800bc58:	bf00      	nop
 800bc5a:	e7fe      	b.n	800bc5a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bc5c:	68bb      	ldr	r3, [r7, #8]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d103      	bne.n	800bc6a <xQueueReceive+0x3e>
 800bc62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d101      	bne.n	800bc6e <xQueueReceive+0x42>
 800bc6a:	2301      	movs	r3, #1
 800bc6c:	e000      	b.n	800bc70 <xQueueReceive+0x44>
 800bc6e:	2300      	movs	r3, #0
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d10a      	bne.n	800bc8a <xQueueReceive+0x5e>
	__asm volatile
 800bc74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc78:	f383 8811 	msr	BASEPRI, r3
 800bc7c:	f3bf 8f6f 	isb	sy
 800bc80:	f3bf 8f4f 	dsb	sy
 800bc84:	61fb      	str	r3, [r7, #28]
}
 800bc86:	bf00      	nop
 800bc88:	e7fe      	b.n	800bc88 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bc8a:	f000 ff97 	bl	800cbbc <xTaskGetSchedulerState>
 800bc8e:	4603      	mov	r3, r0
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d102      	bne.n	800bc9a <xQueueReceive+0x6e>
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d101      	bne.n	800bc9e <xQueueReceive+0x72>
 800bc9a:	2301      	movs	r3, #1
 800bc9c:	e000      	b.n	800bca0 <xQueueReceive+0x74>
 800bc9e:	2300      	movs	r3, #0
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d10a      	bne.n	800bcba <xQueueReceive+0x8e>
	__asm volatile
 800bca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bca8:	f383 8811 	msr	BASEPRI, r3
 800bcac:	f3bf 8f6f 	isb	sy
 800bcb0:	f3bf 8f4f 	dsb	sy
 800bcb4:	61bb      	str	r3, [r7, #24]
}
 800bcb6:	bf00      	nop
 800bcb8:	e7fe      	b.n	800bcb8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bcba:	f001 fccb 	bl	800d654 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bcbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcc2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bcc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d01f      	beq.n	800bd0a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bcca:	68b9      	ldr	r1, [r7, #8]
 800bccc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bcce:	f000 f8f7 	bl	800bec0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bcd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcd4:	1e5a      	subs	r2, r3, #1
 800bcd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcd8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bcda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcdc:	691b      	ldr	r3, [r3, #16]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d00f      	beq.n	800bd02 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bce4:	3310      	adds	r3, #16
 800bce6:	4618      	mov	r0, r3
 800bce8:	f000 fdcc 	bl	800c884 <xTaskRemoveFromEventList>
 800bcec:	4603      	mov	r3, r0
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d007      	beq.n	800bd02 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bcf2:	4b3d      	ldr	r3, [pc, #244]	; (800bde8 <xQueueReceive+0x1bc>)
 800bcf4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bcf8:	601a      	str	r2, [r3, #0]
 800bcfa:	f3bf 8f4f 	dsb	sy
 800bcfe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bd02:	f001 fcd7 	bl	800d6b4 <vPortExitCritical>
				return pdPASS;
 800bd06:	2301      	movs	r3, #1
 800bd08:	e069      	b.n	800bdde <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d103      	bne.n	800bd18 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bd10:	f001 fcd0 	bl	800d6b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bd14:	2300      	movs	r3, #0
 800bd16:	e062      	b.n	800bdde <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bd18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d106      	bne.n	800bd2c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bd1e:	f107 0310 	add.w	r3, r7, #16
 800bd22:	4618      	mov	r0, r3
 800bd24:	f000 fe10 	bl	800c948 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bd28:	2301      	movs	r3, #1
 800bd2a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bd2c:	f001 fcc2 	bl	800d6b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bd30:	f000 fb8a 	bl	800c448 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bd34:	f001 fc8e 	bl	800d654 <vPortEnterCritical>
 800bd38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd3a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bd3e:	b25b      	sxtb	r3, r3
 800bd40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bd44:	d103      	bne.n	800bd4e <xQueueReceive+0x122>
 800bd46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd48:	2200      	movs	r2, #0
 800bd4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bd4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd50:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bd54:	b25b      	sxtb	r3, r3
 800bd56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bd5a:	d103      	bne.n	800bd64 <xQueueReceive+0x138>
 800bd5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd5e:	2200      	movs	r2, #0
 800bd60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bd64:	f001 fca6 	bl	800d6b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bd68:	1d3a      	adds	r2, r7, #4
 800bd6a:	f107 0310 	add.w	r3, r7, #16
 800bd6e:	4611      	mov	r1, r2
 800bd70:	4618      	mov	r0, r3
 800bd72:	f000 fdff 	bl	800c974 <xTaskCheckForTimeOut>
 800bd76:	4603      	mov	r3, r0
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d123      	bne.n	800bdc4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bd7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bd7e:	f000 f917 	bl	800bfb0 <prvIsQueueEmpty>
 800bd82:	4603      	mov	r3, r0
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d017      	beq.n	800bdb8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bd88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd8a:	3324      	adds	r3, #36	; 0x24
 800bd8c:	687a      	ldr	r2, [r7, #4]
 800bd8e:	4611      	mov	r1, r2
 800bd90:	4618      	mov	r0, r3
 800bd92:	f000 fd27 	bl	800c7e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bd96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bd98:	f000 f8b8 	bl	800bf0c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bd9c:	f000 fb62 	bl	800c464 <xTaskResumeAll>
 800bda0:	4603      	mov	r3, r0
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d189      	bne.n	800bcba <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800bda6:	4b10      	ldr	r3, [pc, #64]	; (800bde8 <xQueueReceive+0x1bc>)
 800bda8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bdac:	601a      	str	r2, [r3, #0]
 800bdae:	f3bf 8f4f 	dsb	sy
 800bdb2:	f3bf 8f6f 	isb	sy
 800bdb6:	e780      	b.n	800bcba <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800bdb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdba:	f000 f8a7 	bl	800bf0c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bdbe:	f000 fb51 	bl	800c464 <xTaskResumeAll>
 800bdc2:	e77a      	b.n	800bcba <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800bdc4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdc6:	f000 f8a1 	bl	800bf0c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bdca:	f000 fb4b 	bl	800c464 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bdce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdd0:	f000 f8ee 	bl	800bfb0 <prvIsQueueEmpty>
 800bdd4:	4603      	mov	r3, r0
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	f43f af6f 	beq.w	800bcba <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bddc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bdde:	4618      	mov	r0, r3
 800bde0:	3730      	adds	r7, #48	; 0x30
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bd80      	pop	{r7, pc}
 800bde6:	bf00      	nop
 800bde8:	e000ed04 	.word	0xe000ed04

0800bdec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bdec:	b580      	push	{r7, lr}
 800bdee:	b086      	sub	sp, #24
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	60f8      	str	r0, [r7, #12]
 800bdf4:	60b9      	str	r1, [r7, #8]
 800bdf6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be00:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be06:	2b00      	cmp	r3, #0
 800be08:	d10d      	bne.n	800be26 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d14d      	bne.n	800beae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	689b      	ldr	r3, [r3, #8]
 800be16:	4618      	mov	r0, r3
 800be18:	f000 feee 	bl	800cbf8 <xTaskPriorityDisinherit>
 800be1c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	2200      	movs	r2, #0
 800be22:	609a      	str	r2, [r3, #8]
 800be24:	e043      	b.n	800beae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d119      	bne.n	800be60 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	6858      	ldr	r0, [r3, #4]
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be34:	461a      	mov	r2, r3
 800be36:	68b9      	ldr	r1, [r7, #8]
 800be38:	f001 ff32 	bl	800dca0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	685a      	ldr	r2, [r3, #4]
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be44:	441a      	add	r2, r3
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	685a      	ldr	r2, [r3, #4]
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	689b      	ldr	r3, [r3, #8]
 800be52:	429a      	cmp	r2, r3
 800be54:	d32b      	bcc.n	800beae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	681a      	ldr	r2, [r3, #0]
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	605a      	str	r2, [r3, #4]
 800be5e:	e026      	b.n	800beae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	68d8      	ldr	r0, [r3, #12]
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be68:	461a      	mov	r2, r3
 800be6a:	68b9      	ldr	r1, [r7, #8]
 800be6c:	f001 ff18 	bl	800dca0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	68da      	ldr	r2, [r3, #12]
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be78:	425b      	negs	r3, r3
 800be7a:	441a      	add	r2, r3
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	68da      	ldr	r2, [r3, #12]
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	429a      	cmp	r2, r3
 800be8a:	d207      	bcs.n	800be9c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	689a      	ldr	r2, [r3, #8]
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be94:	425b      	negs	r3, r3
 800be96:	441a      	add	r2, r3
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	2b02      	cmp	r3, #2
 800bea0:	d105      	bne.n	800beae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bea2:	693b      	ldr	r3, [r7, #16]
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d002      	beq.n	800beae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bea8:	693b      	ldr	r3, [r7, #16]
 800beaa:	3b01      	subs	r3, #1
 800beac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800beae:	693b      	ldr	r3, [r7, #16]
 800beb0:	1c5a      	adds	r2, r3, #1
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800beb6:	697b      	ldr	r3, [r7, #20]
}
 800beb8:	4618      	mov	r0, r3
 800beba:	3718      	adds	r7, #24
 800bebc:	46bd      	mov	sp, r7
 800bebe:	bd80      	pop	{r7, pc}

0800bec0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800bec0:	b580      	push	{r7, lr}
 800bec2:	b082      	sub	sp, #8
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	6078      	str	r0, [r7, #4]
 800bec8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d018      	beq.n	800bf04 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	68da      	ldr	r2, [r3, #12]
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800beda:	441a      	add	r2, r3
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	68da      	ldr	r2, [r3, #12]
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	689b      	ldr	r3, [r3, #8]
 800bee8:	429a      	cmp	r2, r3
 800beea:	d303      	bcc.n	800bef4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681a      	ldr	r2, [r3, #0]
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	68d9      	ldr	r1, [r3, #12]
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800befc:	461a      	mov	r2, r3
 800befe:	6838      	ldr	r0, [r7, #0]
 800bf00:	f001 fece 	bl	800dca0 <memcpy>
	}
}
 800bf04:	bf00      	nop
 800bf06:	3708      	adds	r7, #8
 800bf08:	46bd      	mov	sp, r7
 800bf0a:	bd80      	pop	{r7, pc}

0800bf0c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bf0c:	b580      	push	{r7, lr}
 800bf0e:	b084      	sub	sp, #16
 800bf10:	af00      	add	r7, sp, #0
 800bf12:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bf14:	f001 fb9e 	bl	800d654 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bf1e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bf20:	e011      	b.n	800bf46 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d012      	beq.n	800bf50 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	3324      	adds	r3, #36	; 0x24
 800bf2e:	4618      	mov	r0, r3
 800bf30:	f000 fca8 	bl	800c884 <xTaskRemoveFromEventList>
 800bf34:	4603      	mov	r3, r0
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d001      	beq.n	800bf3e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bf3a:	f000 fd7d 	bl	800ca38 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bf3e:	7bfb      	ldrb	r3, [r7, #15]
 800bf40:	3b01      	subs	r3, #1
 800bf42:	b2db      	uxtb	r3, r3
 800bf44:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bf46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	dce9      	bgt.n	800bf22 <prvUnlockQueue+0x16>
 800bf4e:	e000      	b.n	800bf52 <prvUnlockQueue+0x46>
					break;
 800bf50:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	22ff      	movs	r2, #255	; 0xff
 800bf56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bf5a:	f001 fbab 	bl	800d6b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bf5e:	f001 fb79 	bl	800d654 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bf68:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bf6a:	e011      	b.n	800bf90 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	691b      	ldr	r3, [r3, #16]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d012      	beq.n	800bf9a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	3310      	adds	r3, #16
 800bf78:	4618      	mov	r0, r3
 800bf7a:	f000 fc83 	bl	800c884 <xTaskRemoveFromEventList>
 800bf7e:	4603      	mov	r3, r0
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d001      	beq.n	800bf88 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bf84:	f000 fd58 	bl	800ca38 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bf88:	7bbb      	ldrb	r3, [r7, #14]
 800bf8a:	3b01      	subs	r3, #1
 800bf8c:	b2db      	uxtb	r3, r3
 800bf8e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bf90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	dce9      	bgt.n	800bf6c <prvUnlockQueue+0x60>
 800bf98:	e000      	b.n	800bf9c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bf9a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	22ff      	movs	r2, #255	; 0xff
 800bfa0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bfa4:	f001 fb86 	bl	800d6b4 <vPortExitCritical>
}
 800bfa8:	bf00      	nop
 800bfaa:	3710      	adds	r7, #16
 800bfac:	46bd      	mov	sp, r7
 800bfae:	bd80      	pop	{r7, pc}

0800bfb0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bfb0:	b580      	push	{r7, lr}
 800bfb2:	b084      	sub	sp, #16
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bfb8:	f001 fb4c 	bl	800d654 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d102      	bne.n	800bfca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bfc4:	2301      	movs	r3, #1
 800bfc6:	60fb      	str	r3, [r7, #12]
 800bfc8:	e001      	b.n	800bfce <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bfca:	2300      	movs	r3, #0
 800bfcc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bfce:	f001 fb71 	bl	800d6b4 <vPortExitCritical>

	return xReturn;
 800bfd2:	68fb      	ldr	r3, [r7, #12]
}
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	3710      	adds	r7, #16
 800bfd8:	46bd      	mov	sp, r7
 800bfda:	bd80      	pop	{r7, pc}

0800bfdc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bfdc:	b580      	push	{r7, lr}
 800bfde:	b084      	sub	sp, #16
 800bfe0:	af00      	add	r7, sp, #0
 800bfe2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bfe4:	f001 fb36 	bl	800d654 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bff0:	429a      	cmp	r2, r3
 800bff2:	d102      	bne.n	800bffa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bff4:	2301      	movs	r3, #1
 800bff6:	60fb      	str	r3, [r7, #12]
 800bff8:	e001      	b.n	800bffe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bffa:	2300      	movs	r3, #0
 800bffc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bffe:	f001 fb59 	bl	800d6b4 <vPortExitCritical>

	return xReturn;
 800c002:	68fb      	ldr	r3, [r7, #12]
}
 800c004:	4618      	mov	r0, r3
 800c006:	3710      	adds	r7, #16
 800c008:	46bd      	mov	sp, r7
 800c00a:	bd80      	pop	{r7, pc}

0800c00c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c00c:	b480      	push	{r7}
 800c00e:	b085      	sub	sp, #20
 800c010:	af00      	add	r7, sp, #0
 800c012:	6078      	str	r0, [r7, #4]
 800c014:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c016:	2300      	movs	r3, #0
 800c018:	60fb      	str	r3, [r7, #12]
 800c01a:	e014      	b.n	800c046 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c01c:	4a0f      	ldr	r2, [pc, #60]	; (800c05c <vQueueAddToRegistry+0x50>)
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c024:	2b00      	cmp	r3, #0
 800c026:	d10b      	bne.n	800c040 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c028:	490c      	ldr	r1, [pc, #48]	; (800c05c <vQueueAddToRegistry+0x50>)
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	683a      	ldr	r2, [r7, #0]
 800c02e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c032:	4a0a      	ldr	r2, [pc, #40]	; (800c05c <vQueueAddToRegistry+0x50>)
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	00db      	lsls	r3, r3, #3
 800c038:	4413      	add	r3, r2
 800c03a:	687a      	ldr	r2, [r7, #4]
 800c03c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c03e:	e006      	b.n	800c04e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	3301      	adds	r3, #1
 800c044:	60fb      	str	r3, [r7, #12]
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	2b07      	cmp	r3, #7
 800c04a:	d9e7      	bls.n	800c01c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c04c:	bf00      	nop
 800c04e:	bf00      	nop
 800c050:	3714      	adds	r7, #20
 800c052:	46bd      	mov	sp, r7
 800c054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c058:	4770      	bx	lr
 800c05a:	bf00      	nop
 800c05c:	20001efc 	.word	0x20001efc

0800c060 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c060:	b580      	push	{r7, lr}
 800c062:	b086      	sub	sp, #24
 800c064:	af00      	add	r7, sp, #0
 800c066:	60f8      	str	r0, [r7, #12]
 800c068:	60b9      	str	r1, [r7, #8]
 800c06a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c070:	f001 faf0 	bl	800d654 <vPortEnterCritical>
 800c074:	697b      	ldr	r3, [r7, #20]
 800c076:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c07a:	b25b      	sxtb	r3, r3
 800c07c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c080:	d103      	bne.n	800c08a <vQueueWaitForMessageRestricted+0x2a>
 800c082:	697b      	ldr	r3, [r7, #20]
 800c084:	2200      	movs	r2, #0
 800c086:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c08a:	697b      	ldr	r3, [r7, #20]
 800c08c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c090:	b25b      	sxtb	r3, r3
 800c092:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c096:	d103      	bne.n	800c0a0 <vQueueWaitForMessageRestricted+0x40>
 800c098:	697b      	ldr	r3, [r7, #20]
 800c09a:	2200      	movs	r2, #0
 800c09c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c0a0:	f001 fb08 	bl	800d6b4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c0a4:	697b      	ldr	r3, [r7, #20]
 800c0a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d106      	bne.n	800c0ba <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c0ac:	697b      	ldr	r3, [r7, #20]
 800c0ae:	3324      	adds	r3, #36	; 0x24
 800c0b0:	687a      	ldr	r2, [r7, #4]
 800c0b2:	68b9      	ldr	r1, [r7, #8]
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	f000 fbb9 	bl	800c82c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c0ba:	6978      	ldr	r0, [r7, #20]
 800c0bc:	f7ff ff26 	bl	800bf0c <prvUnlockQueue>
	}
 800c0c0:	bf00      	nop
 800c0c2:	3718      	adds	r7, #24
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	bd80      	pop	{r7, pc}

0800c0c8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b08c      	sub	sp, #48	; 0x30
 800c0cc:	af04      	add	r7, sp, #16
 800c0ce:	60f8      	str	r0, [r7, #12]
 800c0d0:	60b9      	str	r1, [r7, #8]
 800c0d2:	603b      	str	r3, [r7, #0]
 800c0d4:	4613      	mov	r3, r2
 800c0d6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c0d8:	88fb      	ldrh	r3, [r7, #6]
 800c0da:	009b      	lsls	r3, r3, #2
 800c0dc:	4618      	mov	r0, r3
 800c0de:	f001 fbdb 	bl	800d898 <pvPortMalloc>
 800c0e2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c0e4:	697b      	ldr	r3, [r7, #20]
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d00e      	beq.n	800c108 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c0ea:	2058      	movs	r0, #88	; 0x58
 800c0ec:	f001 fbd4 	bl	800d898 <pvPortMalloc>
 800c0f0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c0f2:	69fb      	ldr	r3, [r7, #28]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d003      	beq.n	800c100 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c0f8:	69fb      	ldr	r3, [r7, #28]
 800c0fa:	697a      	ldr	r2, [r7, #20]
 800c0fc:	631a      	str	r2, [r3, #48]	; 0x30
 800c0fe:	e005      	b.n	800c10c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c100:	6978      	ldr	r0, [r7, #20]
 800c102:	f001 fc8d 	bl	800da20 <vPortFree>
 800c106:	e001      	b.n	800c10c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c108:	2300      	movs	r3, #0
 800c10a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c10c:	69fb      	ldr	r3, [r7, #28]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d013      	beq.n	800c13a <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c112:	88fa      	ldrh	r2, [r7, #6]
 800c114:	2300      	movs	r3, #0
 800c116:	9303      	str	r3, [sp, #12]
 800c118:	69fb      	ldr	r3, [r7, #28]
 800c11a:	9302      	str	r3, [sp, #8]
 800c11c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c11e:	9301      	str	r3, [sp, #4]
 800c120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c122:	9300      	str	r3, [sp, #0]
 800c124:	683b      	ldr	r3, [r7, #0]
 800c126:	68b9      	ldr	r1, [r7, #8]
 800c128:	68f8      	ldr	r0, [r7, #12]
 800c12a:	f000 f80e 	bl	800c14a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c12e:	69f8      	ldr	r0, [r7, #28]
 800c130:	f000 f89a 	bl	800c268 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c134:	2301      	movs	r3, #1
 800c136:	61bb      	str	r3, [r7, #24]
 800c138:	e002      	b.n	800c140 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c13a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c13e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c140:	69bb      	ldr	r3, [r7, #24]
	}
 800c142:	4618      	mov	r0, r3
 800c144:	3720      	adds	r7, #32
 800c146:	46bd      	mov	sp, r7
 800c148:	bd80      	pop	{r7, pc}

0800c14a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c14a:	b580      	push	{r7, lr}
 800c14c:	b088      	sub	sp, #32
 800c14e:	af00      	add	r7, sp, #0
 800c150:	60f8      	str	r0, [r7, #12]
 800c152:	60b9      	str	r1, [r7, #8]
 800c154:	607a      	str	r2, [r7, #4]
 800c156:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c15a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	009b      	lsls	r3, r3, #2
 800c160:	461a      	mov	r2, r3
 800c162:	21a5      	movs	r1, #165	; 0xa5
 800c164:	f001 fdaa 	bl	800dcbc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c16a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c172:	3b01      	subs	r3, #1
 800c174:	009b      	lsls	r3, r3, #2
 800c176:	4413      	add	r3, r2
 800c178:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c17a:	69bb      	ldr	r3, [r7, #24]
 800c17c:	f023 0307 	bic.w	r3, r3, #7
 800c180:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c182:	69bb      	ldr	r3, [r7, #24]
 800c184:	f003 0307 	and.w	r3, r3, #7
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d00a      	beq.n	800c1a2 <prvInitialiseNewTask+0x58>
	__asm volatile
 800c18c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c190:	f383 8811 	msr	BASEPRI, r3
 800c194:	f3bf 8f6f 	isb	sy
 800c198:	f3bf 8f4f 	dsb	sy
 800c19c:	617b      	str	r3, [r7, #20]
}
 800c19e:	bf00      	nop
 800c1a0:	e7fe      	b.n	800c1a0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c1a2:	68bb      	ldr	r3, [r7, #8]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d01f      	beq.n	800c1e8 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	61fb      	str	r3, [r7, #28]
 800c1ac:	e012      	b.n	800c1d4 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c1ae:	68ba      	ldr	r2, [r7, #8]
 800c1b0:	69fb      	ldr	r3, [r7, #28]
 800c1b2:	4413      	add	r3, r2
 800c1b4:	7819      	ldrb	r1, [r3, #0]
 800c1b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c1b8:	69fb      	ldr	r3, [r7, #28]
 800c1ba:	4413      	add	r3, r2
 800c1bc:	3334      	adds	r3, #52	; 0x34
 800c1be:	460a      	mov	r2, r1
 800c1c0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c1c2:	68ba      	ldr	r2, [r7, #8]
 800c1c4:	69fb      	ldr	r3, [r7, #28]
 800c1c6:	4413      	add	r3, r2
 800c1c8:	781b      	ldrb	r3, [r3, #0]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d006      	beq.n	800c1dc <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c1ce:	69fb      	ldr	r3, [r7, #28]
 800c1d0:	3301      	adds	r3, #1
 800c1d2:	61fb      	str	r3, [r7, #28]
 800c1d4:	69fb      	ldr	r3, [r7, #28]
 800c1d6:	2b09      	cmp	r3, #9
 800c1d8:	d9e9      	bls.n	800c1ae <prvInitialiseNewTask+0x64>
 800c1da:	e000      	b.n	800c1de <prvInitialiseNewTask+0x94>
			{
				break;
 800c1dc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c1de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800c1e6:	e003      	b.n	800c1f0 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c1e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1ea:	2200      	movs	r2, #0
 800c1ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c1f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1f2:	2b0f      	cmp	r3, #15
 800c1f4:	d901      	bls.n	800c1fa <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c1f6:	230f      	movs	r3, #15
 800c1f8:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c1fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c1fe:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c202:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c204:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
 800c206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c208:	2200      	movs	r2, #0
 800c20a:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c20c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c20e:	3304      	adds	r3, #4
 800c210:	4618      	mov	r0, r3
 800c212:	f7ff fa19 	bl	800b648 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c218:	3318      	adds	r3, #24
 800c21a:	4618      	mov	r0, r3
 800c21c:	f7ff fa14 	bl	800b648 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c222:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c224:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c228:	f1c3 0210 	rsb	r2, r3, #16
 800c22c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c22e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c232:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c234:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c238:	2200      	movs	r2, #0
 800c23a:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c23c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c23e:	2200      	movs	r2, #0
 800c240:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c244:	683a      	ldr	r2, [r7, #0]
 800c246:	68f9      	ldr	r1, [r7, #12]
 800c248:	69b8      	ldr	r0, [r7, #24]
 800c24a:	f001 f8d3 	bl	800d3f4 <pxPortInitialiseStack>
 800c24e:	4602      	mov	r2, r0
 800c250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c252:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c256:	2b00      	cmp	r3, #0
 800c258:	d002      	beq.n	800c260 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c25a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c25c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c25e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c260:	bf00      	nop
 800c262:	3720      	adds	r7, #32
 800c264:	46bd      	mov	sp, r7
 800c266:	bd80      	pop	{r7, pc}

0800c268 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c268:	b580      	push	{r7, lr}
 800c26a:	b082      	sub	sp, #8
 800c26c:	af00      	add	r7, sp, #0
 800c26e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c270:	f001 f9f0 	bl	800d654 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c274:	4b2c      	ldr	r3, [pc, #176]	; (800c328 <prvAddNewTaskToReadyList+0xc0>)
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	3301      	adds	r3, #1
 800c27a:	4a2b      	ldr	r2, [pc, #172]	; (800c328 <prvAddNewTaskToReadyList+0xc0>)
 800c27c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c27e:	4b2b      	ldr	r3, [pc, #172]	; (800c32c <prvAddNewTaskToReadyList+0xc4>)
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	2b00      	cmp	r3, #0
 800c284:	d109      	bne.n	800c29a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c286:	4a29      	ldr	r2, [pc, #164]	; (800c32c <prvAddNewTaskToReadyList+0xc4>)
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c28c:	4b26      	ldr	r3, [pc, #152]	; (800c328 <prvAddNewTaskToReadyList+0xc0>)
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	2b01      	cmp	r3, #1
 800c292:	d110      	bne.n	800c2b6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c294:	f000 fbf4 	bl	800ca80 <prvInitialiseTaskLists>
 800c298:	e00d      	b.n	800c2b6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c29a:	4b25      	ldr	r3, [pc, #148]	; (800c330 <prvAddNewTaskToReadyList+0xc8>)
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d109      	bne.n	800c2b6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c2a2:	4b22      	ldr	r3, [pc, #136]	; (800c32c <prvAddNewTaskToReadyList+0xc4>)
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2ac:	429a      	cmp	r2, r3
 800c2ae:	d802      	bhi.n	800c2b6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c2b0:	4a1e      	ldr	r2, [pc, #120]	; (800c32c <prvAddNewTaskToReadyList+0xc4>)
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c2b6:	4b1f      	ldr	r3, [pc, #124]	; (800c334 <prvAddNewTaskToReadyList+0xcc>)
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	3301      	adds	r3, #1
 800c2bc:	4a1d      	ldr	r2, [pc, #116]	; (800c334 <prvAddNewTaskToReadyList+0xcc>)
 800c2be:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c2c0:	4b1c      	ldr	r3, [pc, #112]	; (800c334 <prvAddNewTaskToReadyList+0xcc>)
 800c2c2:	681a      	ldr	r2, [r3, #0]
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2cc:	2201      	movs	r2, #1
 800c2ce:	409a      	lsls	r2, r3
 800c2d0:	4b19      	ldr	r3, [pc, #100]	; (800c338 <prvAddNewTaskToReadyList+0xd0>)
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	4313      	orrs	r3, r2
 800c2d6:	4a18      	ldr	r2, [pc, #96]	; (800c338 <prvAddNewTaskToReadyList+0xd0>)
 800c2d8:	6013      	str	r3, [r2, #0]
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2de:	4613      	mov	r3, r2
 800c2e0:	009b      	lsls	r3, r3, #2
 800c2e2:	4413      	add	r3, r2
 800c2e4:	009b      	lsls	r3, r3, #2
 800c2e6:	4a15      	ldr	r2, [pc, #84]	; (800c33c <prvAddNewTaskToReadyList+0xd4>)
 800c2e8:	441a      	add	r2, r3
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	3304      	adds	r3, #4
 800c2ee:	4619      	mov	r1, r3
 800c2f0:	4610      	mov	r0, r2
 800c2f2:	f7ff f9b6 	bl	800b662 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c2f6:	f001 f9dd 	bl	800d6b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c2fa:	4b0d      	ldr	r3, [pc, #52]	; (800c330 <prvAddNewTaskToReadyList+0xc8>)
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d00e      	beq.n	800c320 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c302:	4b0a      	ldr	r3, [pc, #40]	; (800c32c <prvAddNewTaskToReadyList+0xc4>)
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c30c:	429a      	cmp	r2, r3
 800c30e:	d207      	bcs.n	800c320 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c310:	4b0b      	ldr	r3, [pc, #44]	; (800c340 <prvAddNewTaskToReadyList+0xd8>)
 800c312:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c316:	601a      	str	r2, [r3, #0]
 800c318:	f3bf 8f4f 	dsb	sy
 800c31c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c320:	bf00      	nop
 800c322:	3708      	adds	r7, #8
 800c324:	46bd      	mov	sp, r7
 800c326:	bd80      	pop	{r7, pc}
 800c328:	200020f0 	.word	0x200020f0
 800c32c:	20001f3c 	.word	0x20001f3c
 800c330:	200020fc 	.word	0x200020fc
 800c334:	2000210c 	.word	0x2000210c
 800c338:	200020f8 	.word	0x200020f8
 800c33c:	20001f40 	.word	0x20001f40
 800c340:	e000ed04 	.word	0xe000ed04

0800c344 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c344:	b580      	push	{r7, lr}
 800c346:	b084      	sub	sp, #16
 800c348:	af00      	add	r7, sp, #0
 800c34a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c34c:	2300      	movs	r3, #0
 800c34e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	2b00      	cmp	r3, #0
 800c354:	d017      	beq.n	800c386 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c356:	4b13      	ldr	r3, [pc, #76]	; (800c3a4 <vTaskDelay+0x60>)
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d00a      	beq.n	800c374 <vTaskDelay+0x30>
	__asm volatile
 800c35e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c362:	f383 8811 	msr	BASEPRI, r3
 800c366:	f3bf 8f6f 	isb	sy
 800c36a:	f3bf 8f4f 	dsb	sy
 800c36e:	60bb      	str	r3, [r7, #8]
}
 800c370:	bf00      	nop
 800c372:	e7fe      	b.n	800c372 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c374:	f000 f868 	bl	800c448 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c378:	2100      	movs	r1, #0
 800c37a:	6878      	ldr	r0, [r7, #4]
 800c37c:	f000 fcc2 	bl	800cd04 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c380:	f000 f870 	bl	800c464 <xTaskResumeAll>
 800c384:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d107      	bne.n	800c39c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c38c:	4b06      	ldr	r3, [pc, #24]	; (800c3a8 <vTaskDelay+0x64>)
 800c38e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c392:	601a      	str	r2, [r3, #0]
 800c394:	f3bf 8f4f 	dsb	sy
 800c398:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c39c:	bf00      	nop
 800c39e:	3710      	adds	r7, #16
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	bd80      	pop	{r7, pc}
 800c3a4:	20002118 	.word	0x20002118
 800c3a8:	e000ed04 	.word	0xe000ed04

0800c3ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c3ac:	b580      	push	{r7, lr}
 800c3ae:	b086      	sub	sp, #24
 800c3b0:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800c3b2:	4b1f      	ldr	r3, [pc, #124]	; (800c430 <vTaskStartScheduler+0x84>)
 800c3b4:	9301      	str	r3, [sp, #4]
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	9300      	str	r3, [sp, #0]
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	2282      	movs	r2, #130	; 0x82
 800c3be:	491d      	ldr	r1, [pc, #116]	; (800c434 <vTaskStartScheduler+0x88>)
 800c3c0:	481d      	ldr	r0, [pc, #116]	; (800c438 <vTaskStartScheduler+0x8c>)
 800c3c2:	f7ff fe81 	bl	800c0c8 <xTaskCreate>
 800c3c6:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	2b01      	cmp	r3, #1
 800c3cc:	d102      	bne.n	800c3d4 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 800c3ce:	f000 fcff 	bl	800cdd0 <xTimerCreateTimerTask>
 800c3d2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	2b01      	cmp	r3, #1
 800c3d8:	d116      	bne.n	800c408 <vTaskStartScheduler+0x5c>
	__asm volatile
 800c3da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3de:	f383 8811 	msr	BASEPRI, r3
 800c3e2:	f3bf 8f6f 	isb	sy
 800c3e6:	f3bf 8f4f 	dsb	sy
 800c3ea:	60bb      	str	r3, [r7, #8]
}
 800c3ec:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c3ee:	4b13      	ldr	r3, [pc, #76]	; (800c43c <vTaskStartScheduler+0x90>)
 800c3f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c3f4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c3f6:	4b12      	ldr	r3, [pc, #72]	; (800c440 <vTaskStartScheduler+0x94>)
 800c3f8:	2201      	movs	r2, #1
 800c3fa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c3fc:	4b11      	ldr	r3, [pc, #68]	; (800c444 <vTaskStartScheduler+0x98>)
 800c3fe:	2200      	movs	r2, #0
 800c400:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c402:	f001 f885 	bl	800d510 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c406:	e00e      	b.n	800c426 <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c40e:	d10a      	bne.n	800c426 <vTaskStartScheduler+0x7a>
	__asm volatile
 800c410:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c414:	f383 8811 	msr	BASEPRI, r3
 800c418:	f3bf 8f6f 	isb	sy
 800c41c:	f3bf 8f4f 	dsb	sy
 800c420:	607b      	str	r3, [r7, #4]
}
 800c422:	bf00      	nop
 800c424:	e7fe      	b.n	800c424 <vTaskStartScheduler+0x78>
}
 800c426:	bf00      	nop
 800c428:	3710      	adds	r7, #16
 800c42a:	46bd      	mov	sp, r7
 800c42c:	bd80      	pop	{r7, pc}
 800c42e:	bf00      	nop
 800c430:	20002114 	.word	0x20002114
 800c434:	0800e8f8 	.word	0x0800e8f8
 800c438:	0800ca51 	.word	0x0800ca51
 800c43c:	20002110 	.word	0x20002110
 800c440:	200020fc 	.word	0x200020fc
 800c444:	200020f4 	.word	0x200020f4

0800c448 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c448:	b480      	push	{r7}
 800c44a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800c44c:	4b04      	ldr	r3, [pc, #16]	; (800c460 <vTaskSuspendAll+0x18>)
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	3301      	adds	r3, #1
 800c452:	4a03      	ldr	r2, [pc, #12]	; (800c460 <vTaskSuspendAll+0x18>)
 800c454:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800c456:	bf00      	nop
 800c458:	46bd      	mov	sp, r7
 800c45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c45e:	4770      	bx	lr
 800c460:	20002118 	.word	0x20002118

0800c464 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c464:	b580      	push	{r7, lr}
 800c466:	b084      	sub	sp, #16
 800c468:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c46a:	2300      	movs	r3, #0
 800c46c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c46e:	2300      	movs	r3, #0
 800c470:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c472:	4b41      	ldr	r3, [pc, #260]	; (800c578 <xTaskResumeAll+0x114>)
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d10a      	bne.n	800c490 <xTaskResumeAll+0x2c>
	__asm volatile
 800c47a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c47e:	f383 8811 	msr	BASEPRI, r3
 800c482:	f3bf 8f6f 	isb	sy
 800c486:	f3bf 8f4f 	dsb	sy
 800c48a:	603b      	str	r3, [r7, #0]
}
 800c48c:	bf00      	nop
 800c48e:	e7fe      	b.n	800c48e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c490:	f001 f8e0 	bl	800d654 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c494:	4b38      	ldr	r3, [pc, #224]	; (800c578 <xTaskResumeAll+0x114>)
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	3b01      	subs	r3, #1
 800c49a:	4a37      	ldr	r2, [pc, #220]	; (800c578 <xTaskResumeAll+0x114>)
 800c49c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c49e:	4b36      	ldr	r3, [pc, #216]	; (800c578 <xTaskResumeAll+0x114>)
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d161      	bne.n	800c56a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c4a6:	4b35      	ldr	r3, [pc, #212]	; (800c57c <xTaskResumeAll+0x118>)
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d05d      	beq.n	800c56a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c4ae:	e02e      	b.n	800c50e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c4b0:	4b33      	ldr	r3, [pc, #204]	; (800c580 <xTaskResumeAll+0x11c>)
 800c4b2:	68db      	ldr	r3, [r3, #12]
 800c4b4:	68db      	ldr	r3, [r3, #12]
 800c4b6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	3318      	adds	r3, #24
 800c4bc:	4618      	mov	r0, r3
 800c4be:	f7ff f92d 	bl	800b71c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	3304      	adds	r3, #4
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	f7ff f928 	bl	800b71c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4d0:	2201      	movs	r2, #1
 800c4d2:	409a      	lsls	r2, r3
 800c4d4:	4b2b      	ldr	r3, [pc, #172]	; (800c584 <xTaskResumeAll+0x120>)
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	4313      	orrs	r3, r2
 800c4da:	4a2a      	ldr	r2, [pc, #168]	; (800c584 <xTaskResumeAll+0x120>)
 800c4dc:	6013      	str	r3, [r2, #0]
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4e2:	4613      	mov	r3, r2
 800c4e4:	009b      	lsls	r3, r3, #2
 800c4e6:	4413      	add	r3, r2
 800c4e8:	009b      	lsls	r3, r3, #2
 800c4ea:	4a27      	ldr	r2, [pc, #156]	; (800c588 <xTaskResumeAll+0x124>)
 800c4ec:	441a      	add	r2, r3
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	3304      	adds	r3, #4
 800c4f2:	4619      	mov	r1, r3
 800c4f4:	4610      	mov	r0, r2
 800c4f6:	f7ff f8b4 	bl	800b662 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4fe:	4b23      	ldr	r3, [pc, #140]	; (800c58c <xTaskResumeAll+0x128>)
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c504:	429a      	cmp	r2, r3
 800c506:	d302      	bcc.n	800c50e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800c508:	4b21      	ldr	r3, [pc, #132]	; (800c590 <xTaskResumeAll+0x12c>)
 800c50a:	2201      	movs	r2, #1
 800c50c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c50e:	4b1c      	ldr	r3, [pc, #112]	; (800c580 <xTaskResumeAll+0x11c>)
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	2b00      	cmp	r3, #0
 800c514:	d1cc      	bne.n	800c4b0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d001      	beq.n	800c520 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c51c:	f000 fb2e 	bl	800cb7c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800c520:	4b1c      	ldr	r3, [pc, #112]	; (800c594 <xTaskResumeAll+0x130>)
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d010      	beq.n	800c54e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c52c:	f000 f846 	bl	800c5bc <xTaskIncrementTick>
 800c530:	4603      	mov	r3, r0
 800c532:	2b00      	cmp	r3, #0
 800c534:	d002      	beq.n	800c53c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800c536:	4b16      	ldr	r3, [pc, #88]	; (800c590 <xTaskResumeAll+0x12c>)
 800c538:	2201      	movs	r2, #1
 800c53a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	3b01      	subs	r3, #1
 800c540:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	2b00      	cmp	r3, #0
 800c546:	d1f1      	bne.n	800c52c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800c548:	4b12      	ldr	r3, [pc, #72]	; (800c594 <xTaskResumeAll+0x130>)
 800c54a:	2200      	movs	r2, #0
 800c54c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c54e:	4b10      	ldr	r3, [pc, #64]	; (800c590 <xTaskResumeAll+0x12c>)
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	2b00      	cmp	r3, #0
 800c554:	d009      	beq.n	800c56a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c556:	2301      	movs	r3, #1
 800c558:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c55a:	4b0f      	ldr	r3, [pc, #60]	; (800c598 <xTaskResumeAll+0x134>)
 800c55c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c560:	601a      	str	r2, [r3, #0]
 800c562:	f3bf 8f4f 	dsb	sy
 800c566:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c56a:	f001 f8a3 	bl	800d6b4 <vPortExitCritical>

	return xAlreadyYielded;
 800c56e:	68bb      	ldr	r3, [r7, #8]
}
 800c570:	4618      	mov	r0, r3
 800c572:	3710      	adds	r7, #16
 800c574:	46bd      	mov	sp, r7
 800c576:	bd80      	pop	{r7, pc}
 800c578:	20002118 	.word	0x20002118
 800c57c:	200020f0 	.word	0x200020f0
 800c580:	200020b0 	.word	0x200020b0
 800c584:	200020f8 	.word	0x200020f8
 800c588:	20001f40 	.word	0x20001f40
 800c58c:	20001f3c 	.word	0x20001f3c
 800c590:	20002104 	.word	0x20002104
 800c594:	20002100 	.word	0x20002100
 800c598:	e000ed04 	.word	0xe000ed04

0800c59c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c59c:	b480      	push	{r7}
 800c59e:	b083      	sub	sp, #12
 800c5a0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c5a2:	4b05      	ldr	r3, [pc, #20]	; (800c5b8 <xTaskGetTickCount+0x1c>)
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c5a8:	687b      	ldr	r3, [r7, #4]
}
 800c5aa:	4618      	mov	r0, r3
 800c5ac:	370c      	adds	r7, #12
 800c5ae:	46bd      	mov	sp, r7
 800c5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b4:	4770      	bx	lr
 800c5b6:	bf00      	nop
 800c5b8:	200020f4 	.word	0x200020f4

0800c5bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c5bc:	b580      	push	{r7, lr}
 800c5be:	b086      	sub	sp, #24
 800c5c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c5c6:	4b4e      	ldr	r3, [pc, #312]	; (800c700 <xTaskIncrementTick+0x144>)
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	f040 8088 	bne.w	800c6e0 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c5d0:	4b4c      	ldr	r3, [pc, #304]	; (800c704 <xTaskIncrementTick+0x148>)
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	3301      	adds	r3, #1
 800c5d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c5d8:	4a4a      	ldr	r2, [pc, #296]	; (800c704 <xTaskIncrementTick+0x148>)
 800c5da:	693b      	ldr	r3, [r7, #16]
 800c5dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c5de:	693b      	ldr	r3, [r7, #16]
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d120      	bne.n	800c626 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c5e4:	4b48      	ldr	r3, [pc, #288]	; (800c708 <xTaskIncrementTick+0x14c>)
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d00a      	beq.n	800c604 <xTaskIncrementTick+0x48>
	__asm volatile
 800c5ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5f2:	f383 8811 	msr	BASEPRI, r3
 800c5f6:	f3bf 8f6f 	isb	sy
 800c5fa:	f3bf 8f4f 	dsb	sy
 800c5fe:	603b      	str	r3, [r7, #0]
}
 800c600:	bf00      	nop
 800c602:	e7fe      	b.n	800c602 <xTaskIncrementTick+0x46>
 800c604:	4b40      	ldr	r3, [pc, #256]	; (800c708 <xTaskIncrementTick+0x14c>)
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	60fb      	str	r3, [r7, #12]
 800c60a:	4b40      	ldr	r3, [pc, #256]	; (800c70c <xTaskIncrementTick+0x150>)
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	4a3e      	ldr	r2, [pc, #248]	; (800c708 <xTaskIncrementTick+0x14c>)
 800c610:	6013      	str	r3, [r2, #0]
 800c612:	4a3e      	ldr	r2, [pc, #248]	; (800c70c <xTaskIncrementTick+0x150>)
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	6013      	str	r3, [r2, #0]
 800c618:	4b3d      	ldr	r3, [pc, #244]	; (800c710 <xTaskIncrementTick+0x154>)
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	3301      	adds	r3, #1
 800c61e:	4a3c      	ldr	r2, [pc, #240]	; (800c710 <xTaskIncrementTick+0x154>)
 800c620:	6013      	str	r3, [r2, #0]
 800c622:	f000 faab 	bl	800cb7c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c626:	4b3b      	ldr	r3, [pc, #236]	; (800c714 <xTaskIncrementTick+0x158>)
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	693a      	ldr	r2, [r7, #16]
 800c62c:	429a      	cmp	r2, r3
 800c62e:	d348      	bcc.n	800c6c2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c630:	4b35      	ldr	r3, [pc, #212]	; (800c708 <xTaskIncrementTick+0x14c>)
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	2b00      	cmp	r3, #0
 800c638:	d104      	bne.n	800c644 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c63a:	4b36      	ldr	r3, [pc, #216]	; (800c714 <xTaskIncrementTick+0x158>)
 800c63c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c640:	601a      	str	r2, [r3, #0]
					break;
 800c642:	e03e      	b.n	800c6c2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c644:	4b30      	ldr	r3, [pc, #192]	; (800c708 <xTaskIncrementTick+0x14c>)
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	68db      	ldr	r3, [r3, #12]
 800c64a:	68db      	ldr	r3, [r3, #12]
 800c64c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c64e:	68bb      	ldr	r3, [r7, #8]
 800c650:	685b      	ldr	r3, [r3, #4]
 800c652:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c654:	693a      	ldr	r2, [r7, #16]
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	429a      	cmp	r2, r3
 800c65a:	d203      	bcs.n	800c664 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c65c:	4a2d      	ldr	r2, [pc, #180]	; (800c714 <xTaskIncrementTick+0x158>)
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c662:	e02e      	b.n	800c6c2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c664:	68bb      	ldr	r3, [r7, #8]
 800c666:	3304      	adds	r3, #4
 800c668:	4618      	mov	r0, r3
 800c66a:	f7ff f857 	bl	800b71c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c66e:	68bb      	ldr	r3, [r7, #8]
 800c670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c672:	2b00      	cmp	r3, #0
 800c674:	d004      	beq.n	800c680 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c676:	68bb      	ldr	r3, [r7, #8]
 800c678:	3318      	adds	r3, #24
 800c67a:	4618      	mov	r0, r3
 800c67c:	f7ff f84e 	bl	800b71c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c680:	68bb      	ldr	r3, [r7, #8]
 800c682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c684:	2201      	movs	r2, #1
 800c686:	409a      	lsls	r2, r3
 800c688:	4b23      	ldr	r3, [pc, #140]	; (800c718 <xTaskIncrementTick+0x15c>)
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	4313      	orrs	r3, r2
 800c68e:	4a22      	ldr	r2, [pc, #136]	; (800c718 <xTaskIncrementTick+0x15c>)
 800c690:	6013      	str	r3, [r2, #0]
 800c692:	68bb      	ldr	r3, [r7, #8]
 800c694:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c696:	4613      	mov	r3, r2
 800c698:	009b      	lsls	r3, r3, #2
 800c69a:	4413      	add	r3, r2
 800c69c:	009b      	lsls	r3, r3, #2
 800c69e:	4a1f      	ldr	r2, [pc, #124]	; (800c71c <xTaskIncrementTick+0x160>)
 800c6a0:	441a      	add	r2, r3
 800c6a2:	68bb      	ldr	r3, [r7, #8]
 800c6a4:	3304      	adds	r3, #4
 800c6a6:	4619      	mov	r1, r3
 800c6a8:	4610      	mov	r0, r2
 800c6aa:	f7fe ffda 	bl	800b662 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c6ae:	68bb      	ldr	r3, [r7, #8]
 800c6b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6b2:	4b1b      	ldr	r3, [pc, #108]	; (800c720 <xTaskIncrementTick+0x164>)
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6b8:	429a      	cmp	r2, r3
 800c6ba:	d3b9      	bcc.n	800c630 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c6bc:	2301      	movs	r3, #1
 800c6be:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c6c0:	e7b6      	b.n	800c630 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c6c2:	4b17      	ldr	r3, [pc, #92]	; (800c720 <xTaskIncrementTick+0x164>)
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c6c8:	4914      	ldr	r1, [pc, #80]	; (800c71c <xTaskIncrementTick+0x160>)
 800c6ca:	4613      	mov	r3, r2
 800c6cc:	009b      	lsls	r3, r3, #2
 800c6ce:	4413      	add	r3, r2
 800c6d0:	009b      	lsls	r3, r3, #2
 800c6d2:	440b      	add	r3, r1
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	2b01      	cmp	r3, #1
 800c6d8:	d907      	bls.n	800c6ea <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800c6da:	2301      	movs	r3, #1
 800c6dc:	617b      	str	r3, [r7, #20]
 800c6de:	e004      	b.n	800c6ea <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800c6e0:	4b10      	ldr	r3, [pc, #64]	; (800c724 <xTaskIncrementTick+0x168>)
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	3301      	adds	r3, #1
 800c6e6:	4a0f      	ldr	r2, [pc, #60]	; (800c724 <xTaskIncrementTick+0x168>)
 800c6e8:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800c6ea:	4b0f      	ldr	r3, [pc, #60]	; (800c728 <xTaskIncrementTick+0x16c>)
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d001      	beq.n	800c6f6 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800c6f2:	2301      	movs	r3, #1
 800c6f4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800c6f6:	697b      	ldr	r3, [r7, #20]
}
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	3718      	adds	r7, #24
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	bd80      	pop	{r7, pc}
 800c700:	20002118 	.word	0x20002118
 800c704:	200020f4 	.word	0x200020f4
 800c708:	200020a8 	.word	0x200020a8
 800c70c:	200020ac 	.word	0x200020ac
 800c710:	20002108 	.word	0x20002108
 800c714:	20002110 	.word	0x20002110
 800c718:	200020f8 	.word	0x200020f8
 800c71c:	20001f40 	.word	0x20001f40
 800c720:	20001f3c 	.word	0x20001f3c
 800c724:	20002100 	.word	0x20002100
 800c728:	20002104 	.word	0x20002104

0800c72c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c72c:	b480      	push	{r7}
 800c72e:	b087      	sub	sp, #28
 800c730:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c732:	4b27      	ldr	r3, [pc, #156]	; (800c7d0 <vTaskSwitchContext+0xa4>)
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	2b00      	cmp	r3, #0
 800c738:	d003      	beq.n	800c742 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c73a:	4b26      	ldr	r3, [pc, #152]	; (800c7d4 <vTaskSwitchContext+0xa8>)
 800c73c:	2201      	movs	r2, #1
 800c73e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c740:	e03f      	b.n	800c7c2 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800c742:	4b24      	ldr	r3, [pc, #144]	; (800c7d4 <vTaskSwitchContext+0xa8>)
 800c744:	2200      	movs	r2, #0
 800c746:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c748:	4b23      	ldr	r3, [pc, #140]	; (800c7d8 <vTaskSwitchContext+0xac>)
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	fab3 f383 	clz	r3, r3
 800c754:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800c756:	7afb      	ldrb	r3, [r7, #11]
 800c758:	f1c3 031f 	rsb	r3, r3, #31
 800c75c:	617b      	str	r3, [r7, #20]
 800c75e:	491f      	ldr	r1, [pc, #124]	; (800c7dc <vTaskSwitchContext+0xb0>)
 800c760:	697a      	ldr	r2, [r7, #20]
 800c762:	4613      	mov	r3, r2
 800c764:	009b      	lsls	r3, r3, #2
 800c766:	4413      	add	r3, r2
 800c768:	009b      	lsls	r3, r3, #2
 800c76a:	440b      	add	r3, r1
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d10a      	bne.n	800c788 <vTaskSwitchContext+0x5c>
	__asm volatile
 800c772:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c776:	f383 8811 	msr	BASEPRI, r3
 800c77a:	f3bf 8f6f 	isb	sy
 800c77e:	f3bf 8f4f 	dsb	sy
 800c782:	607b      	str	r3, [r7, #4]
}
 800c784:	bf00      	nop
 800c786:	e7fe      	b.n	800c786 <vTaskSwitchContext+0x5a>
 800c788:	697a      	ldr	r2, [r7, #20]
 800c78a:	4613      	mov	r3, r2
 800c78c:	009b      	lsls	r3, r3, #2
 800c78e:	4413      	add	r3, r2
 800c790:	009b      	lsls	r3, r3, #2
 800c792:	4a12      	ldr	r2, [pc, #72]	; (800c7dc <vTaskSwitchContext+0xb0>)
 800c794:	4413      	add	r3, r2
 800c796:	613b      	str	r3, [r7, #16]
 800c798:	693b      	ldr	r3, [r7, #16]
 800c79a:	685b      	ldr	r3, [r3, #4]
 800c79c:	685a      	ldr	r2, [r3, #4]
 800c79e:	693b      	ldr	r3, [r7, #16]
 800c7a0:	605a      	str	r2, [r3, #4]
 800c7a2:	693b      	ldr	r3, [r7, #16]
 800c7a4:	685a      	ldr	r2, [r3, #4]
 800c7a6:	693b      	ldr	r3, [r7, #16]
 800c7a8:	3308      	adds	r3, #8
 800c7aa:	429a      	cmp	r2, r3
 800c7ac:	d104      	bne.n	800c7b8 <vTaskSwitchContext+0x8c>
 800c7ae:	693b      	ldr	r3, [r7, #16]
 800c7b0:	685b      	ldr	r3, [r3, #4]
 800c7b2:	685a      	ldr	r2, [r3, #4]
 800c7b4:	693b      	ldr	r3, [r7, #16]
 800c7b6:	605a      	str	r2, [r3, #4]
 800c7b8:	693b      	ldr	r3, [r7, #16]
 800c7ba:	685b      	ldr	r3, [r3, #4]
 800c7bc:	68db      	ldr	r3, [r3, #12]
 800c7be:	4a08      	ldr	r2, [pc, #32]	; (800c7e0 <vTaskSwitchContext+0xb4>)
 800c7c0:	6013      	str	r3, [r2, #0]
}
 800c7c2:	bf00      	nop
 800c7c4:	371c      	adds	r7, #28
 800c7c6:	46bd      	mov	sp, r7
 800c7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7cc:	4770      	bx	lr
 800c7ce:	bf00      	nop
 800c7d0:	20002118 	.word	0x20002118
 800c7d4:	20002104 	.word	0x20002104
 800c7d8:	200020f8 	.word	0x200020f8
 800c7dc:	20001f40 	.word	0x20001f40
 800c7e0:	20001f3c 	.word	0x20001f3c

0800c7e4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c7e4:	b580      	push	{r7, lr}
 800c7e6:	b084      	sub	sp, #16
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	6078      	str	r0, [r7, #4]
 800c7ec:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d10a      	bne.n	800c80a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c7f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7f8:	f383 8811 	msr	BASEPRI, r3
 800c7fc:	f3bf 8f6f 	isb	sy
 800c800:	f3bf 8f4f 	dsb	sy
 800c804:	60fb      	str	r3, [r7, #12]
}
 800c806:	bf00      	nop
 800c808:	e7fe      	b.n	800c808 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c80a:	4b07      	ldr	r3, [pc, #28]	; (800c828 <vTaskPlaceOnEventList+0x44>)
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	3318      	adds	r3, #24
 800c810:	4619      	mov	r1, r3
 800c812:	6878      	ldr	r0, [r7, #4]
 800c814:	f7fe ff49 	bl	800b6aa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c818:	2101      	movs	r1, #1
 800c81a:	6838      	ldr	r0, [r7, #0]
 800c81c:	f000 fa72 	bl	800cd04 <prvAddCurrentTaskToDelayedList>
}
 800c820:	bf00      	nop
 800c822:	3710      	adds	r7, #16
 800c824:	46bd      	mov	sp, r7
 800c826:	bd80      	pop	{r7, pc}
 800c828:	20001f3c 	.word	0x20001f3c

0800c82c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c82c:	b580      	push	{r7, lr}
 800c82e:	b086      	sub	sp, #24
 800c830:	af00      	add	r7, sp, #0
 800c832:	60f8      	str	r0, [r7, #12]
 800c834:	60b9      	str	r1, [r7, #8]
 800c836:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d10a      	bne.n	800c854 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800c83e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c842:	f383 8811 	msr	BASEPRI, r3
 800c846:	f3bf 8f6f 	isb	sy
 800c84a:	f3bf 8f4f 	dsb	sy
 800c84e:	617b      	str	r3, [r7, #20]
}
 800c850:	bf00      	nop
 800c852:	e7fe      	b.n	800c852 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c854:	4b0a      	ldr	r3, [pc, #40]	; (800c880 <vTaskPlaceOnEventListRestricted+0x54>)
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	3318      	adds	r3, #24
 800c85a:	4619      	mov	r1, r3
 800c85c:	68f8      	ldr	r0, [r7, #12]
 800c85e:	f7fe ff00 	bl	800b662 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	2b00      	cmp	r3, #0
 800c866:	d002      	beq.n	800c86e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800c868:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c86c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c86e:	6879      	ldr	r1, [r7, #4]
 800c870:	68b8      	ldr	r0, [r7, #8]
 800c872:	f000 fa47 	bl	800cd04 <prvAddCurrentTaskToDelayedList>
	}
 800c876:	bf00      	nop
 800c878:	3718      	adds	r7, #24
 800c87a:	46bd      	mov	sp, r7
 800c87c:	bd80      	pop	{r7, pc}
 800c87e:	bf00      	nop
 800c880:	20001f3c 	.word	0x20001f3c

0800c884 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c884:	b580      	push	{r7, lr}
 800c886:	b086      	sub	sp, #24
 800c888:	af00      	add	r7, sp, #0
 800c88a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	68db      	ldr	r3, [r3, #12]
 800c890:	68db      	ldr	r3, [r3, #12]
 800c892:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c894:	693b      	ldr	r3, [r7, #16]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d10a      	bne.n	800c8b0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c89a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c89e:	f383 8811 	msr	BASEPRI, r3
 800c8a2:	f3bf 8f6f 	isb	sy
 800c8a6:	f3bf 8f4f 	dsb	sy
 800c8aa:	60fb      	str	r3, [r7, #12]
}
 800c8ac:	bf00      	nop
 800c8ae:	e7fe      	b.n	800c8ae <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c8b0:	693b      	ldr	r3, [r7, #16]
 800c8b2:	3318      	adds	r3, #24
 800c8b4:	4618      	mov	r0, r3
 800c8b6:	f7fe ff31 	bl	800b71c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c8ba:	4b1d      	ldr	r3, [pc, #116]	; (800c930 <xTaskRemoveFromEventList+0xac>)
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d11c      	bne.n	800c8fc <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c8c2:	693b      	ldr	r3, [r7, #16]
 800c8c4:	3304      	adds	r3, #4
 800c8c6:	4618      	mov	r0, r3
 800c8c8:	f7fe ff28 	bl	800b71c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c8cc:	693b      	ldr	r3, [r7, #16]
 800c8ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8d0:	2201      	movs	r2, #1
 800c8d2:	409a      	lsls	r2, r3
 800c8d4:	4b17      	ldr	r3, [pc, #92]	; (800c934 <xTaskRemoveFromEventList+0xb0>)
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	4313      	orrs	r3, r2
 800c8da:	4a16      	ldr	r2, [pc, #88]	; (800c934 <xTaskRemoveFromEventList+0xb0>)
 800c8dc:	6013      	str	r3, [r2, #0]
 800c8de:	693b      	ldr	r3, [r7, #16]
 800c8e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8e2:	4613      	mov	r3, r2
 800c8e4:	009b      	lsls	r3, r3, #2
 800c8e6:	4413      	add	r3, r2
 800c8e8:	009b      	lsls	r3, r3, #2
 800c8ea:	4a13      	ldr	r2, [pc, #76]	; (800c938 <xTaskRemoveFromEventList+0xb4>)
 800c8ec:	441a      	add	r2, r3
 800c8ee:	693b      	ldr	r3, [r7, #16]
 800c8f0:	3304      	adds	r3, #4
 800c8f2:	4619      	mov	r1, r3
 800c8f4:	4610      	mov	r0, r2
 800c8f6:	f7fe feb4 	bl	800b662 <vListInsertEnd>
 800c8fa:	e005      	b.n	800c908 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c8fc:	693b      	ldr	r3, [r7, #16]
 800c8fe:	3318      	adds	r3, #24
 800c900:	4619      	mov	r1, r3
 800c902:	480e      	ldr	r0, [pc, #56]	; (800c93c <xTaskRemoveFromEventList+0xb8>)
 800c904:	f7fe fead 	bl	800b662 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c908:	693b      	ldr	r3, [r7, #16]
 800c90a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c90c:	4b0c      	ldr	r3, [pc, #48]	; (800c940 <xTaskRemoveFromEventList+0xbc>)
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c912:	429a      	cmp	r2, r3
 800c914:	d905      	bls.n	800c922 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c916:	2301      	movs	r3, #1
 800c918:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c91a:	4b0a      	ldr	r3, [pc, #40]	; (800c944 <xTaskRemoveFromEventList+0xc0>)
 800c91c:	2201      	movs	r2, #1
 800c91e:	601a      	str	r2, [r3, #0]
 800c920:	e001      	b.n	800c926 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800c922:	2300      	movs	r3, #0
 800c924:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c926:	697b      	ldr	r3, [r7, #20]
}
 800c928:	4618      	mov	r0, r3
 800c92a:	3718      	adds	r7, #24
 800c92c:	46bd      	mov	sp, r7
 800c92e:	bd80      	pop	{r7, pc}
 800c930:	20002118 	.word	0x20002118
 800c934:	200020f8 	.word	0x200020f8
 800c938:	20001f40 	.word	0x20001f40
 800c93c:	200020b0 	.word	0x200020b0
 800c940:	20001f3c 	.word	0x20001f3c
 800c944:	20002104 	.word	0x20002104

0800c948 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c948:	b480      	push	{r7}
 800c94a:	b083      	sub	sp, #12
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c950:	4b06      	ldr	r3, [pc, #24]	; (800c96c <vTaskInternalSetTimeOutState+0x24>)
 800c952:	681a      	ldr	r2, [r3, #0]
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c958:	4b05      	ldr	r3, [pc, #20]	; (800c970 <vTaskInternalSetTimeOutState+0x28>)
 800c95a:	681a      	ldr	r2, [r3, #0]
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	605a      	str	r2, [r3, #4]
}
 800c960:	bf00      	nop
 800c962:	370c      	adds	r7, #12
 800c964:	46bd      	mov	sp, r7
 800c966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c96a:	4770      	bx	lr
 800c96c:	20002108 	.word	0x20002108
 800c970:	200020f4 	.word	0x200020f4

0800c974 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c974:	b580      	push	{r7, lr}
 800c976:	b088      	sub	sp, #32
 800c978:	af00      	add	r7, sp, #0
 800c97a:	6078      	str	r0, [r7, #4]
 800c97c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	2b00      	cmp	r3, #0
 800c982:	d10a      	bne.n	800c99a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c984:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c988:	f383 8811 	msr	BASEPRI, r3
 800c98c:	f3bf 8f6f 	isb	sy
 800c990:	f3bf 8f4f 	dsb	sy
 800c994:	613b      	str	r3, [r7, #16]
}
 800c996:	bf00      	nop
 800c998:	e7fe      	b.n	800c998 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c99a:	683b      	ldr	r3, [r7, #0]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d10a      	bne.n	800c9b6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c9a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9a4:	f383 8811 	msr	BASEPRI, r3
 800c9a8:	f3bf 8f6f 	isb	sy
 800c9ac:	f3bf 8f4f 	dsb	sy
 800c9b0:	60fb      	str	r3, [r7, #12]
}
 800c9b2:	bf00      	nop
 800c9b4:	e7fe      	b.n	800c9b4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c9b6:	f000 fe4d 	bl	800d654 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c9ba:	4b1d      	ldr	r3, [pc, #116]	; (800ca30 <xTaskCheckForTimeOut+0xbc>)
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	685b      	ldr	r3, [r3, #4]
 800c9c4:	69ba      	ldr	r2, [r7, #24]
 800c9c6:	1ad3      	subs	r3, r2, r3
 800c9c8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c9ca:	683b      	ldr	r3, [r7, #0]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c9d2:	d102      	bne.n	800c9da <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c9d4:	2300      	movs	r3, #0
 800c9d6:	61fb      	str	r3, [r7, #28]
 800c9d8:	e023      	b.n	800ca22 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	681a      	ldr	r2, [r3, #0]
 800c9de:	4b15      	ldr	r3, [pc, #84]	; (800ca34 <xTaskCheckForTimeOut+0xc0>)
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	429a      	cmp	r2, r3
 800c9e4:	d007      	beq.n	800c9f6 <xTaskCheckForTimeOut+0x82>
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	685b      	ldr	r3, [r3, #4]
 800c9ea:	69ba      	ldr	r2, [r7, #24]
 800c9ec:	429a      	cmp	r2, r3
 800c9ee:	d302      	bcc.n	800c9f6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c9f0:	2301      	movs	r3, #1
 800c9f2:	61fb      	str	r3, [r7, #28]
 800c9f4:	e015      	b.n	800ca22 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c9f6:	683b      	ldr	r3, [r7, #0]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	697a      	ldr	r2, [r7, #20]
 800c9fc:	429a      	cmp	r2, r3
 800c9fe:	d20b      	bcs.n	800ca18 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ca00:	683b      	ldr	r3, [r7, #0]
 800ca02:	681a      	ldr	r2, [r3, #0]
 800ca04:	697b      	ldr	r3, [r7, #20]
 800ca06:	1ad2      	subs	r2, r2, r3
 800ca08:	683b      	ldr	r3, [r7, #0]
 800ca0a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ca0c:	6878      	ldr	r0, [r7, #4]
 800ca0e:	f7ff ff9b 	bl	800c948 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ca12:	2300      	movs	r3, #0
 800ca14:	61fb      	str	r3, [r7, #28]
 800ca16:	e004      	b.n	800ca22 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800ca18:	683b      	ldr	r3, [r7, #0]
 800ca1a:	2200      	movs	r2, #0
 800ca1c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ca1e:	2301      	movs	r3, #1
 800ca20:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ca22:	f000 fe47 	bl	800d6b4 <vPortExitCritical>

	return xReturn;
 800ca26:	69fb      	ldr	r3, [r7, #28]
}
 800ca28:	4618      	mov	r0, r3
 800ca2a:	3720      	adds	r7, #32
 800ca2c:	46bd      	mov	sp, r7
 800ca2e:	bd80      	pop	{r7, pc}
 800ca30:	200020f4 	.word	0x200020f4
 800ca34:	20002108 	.word	0x20002108

0800ca38 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ca38:	b480      	push	{r7}
 800ca3a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ca3c:	4b03      	ldr	r3, [pc, #12]	; (800ca4c <vTaskMissedYield+0x14>)
 800ca3e:	2201      	movs	r2, #1
 800ca40:	601a      	str	r2, [r3, #0]
}
 800ca42:	bf00      	nop
 800ca44:	46bd      	mov	sp, r7
 800ca46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca4a:	4770      	bx	lr
 800ca4c:	20002104 	.word	0x20002104

0800ca50 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ca50:	b580      	push	{r7, lr}
 800ca52:	b082      	sub	sp, #8
 800ca54:	af00      	add	r7, sp, #0
 800ca56:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ca58:	f000 f852 	bl	800cb00 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ca5c:	4b06      	ldr	r3, [pc, #24]	; (800ca78 <prvIdleTask+0x28>)
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	2b01      	cmp	r3, #1
 800ca62:	d9f9      	bls.n	800ca58 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ca64:	4b05      	ldr	r3, [pc, #20]	; (800ca7c <prvIdleTask+0x2c>)
 800ca66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca6a:	601a      	str	r2, [r3, #0]
 800ca6c:	f3bf 8f4f 	dsb	sy
 800ca70:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ca74:	e7f0      	b.n	800ca58 <prvIdleTask+0x8>
 800ca76:	bf00      	nop
 800ca78:	20001f40 	.word	0x20001f40
 800ca7c:	e000ed04 	.word	0xe000ed04

0800ca80 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	b082      	sub	sp, #8
 800ca84:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ca86:	2300      	movs	r3, #0
 800ca88:	607b      	str	r3, [r7, #4]
 800ca8a:	e00c      	b.n	800caa6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ca8c:	687a      	ldr	r2, [r7, #4]
 800ca8e:	4613      	mov	r3, r2
 800ca90:	009b      	lsls	r3, r3, #2
 800ca92:	4413      	add	r3, r2
 800ca94:	009b      	lsls	r3, r3, #2
 800ca96:	4a12      	ldr	r2, [pc, #72]	; (800cae0 <prvInitialiseTaskLists+0x60>)
 800ca98:	4413      	add	r3, r2
 800ca9a:	4618      	mov	r0, r3
 800ca9c:	f7fe fdb4 	bl	800b608 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	3301      	adds	r3, #1
 800caa4:	607b      	str	r3, [r7, #4]
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	2b0f      	cmp	r3, #15
 800caaa:	d9ef      	bls.n	800ca8c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800caac:	480d      	ldr	r0, [pc, #52]	; (800cae4 <prvInitialiseTaskLists+0x64>)
 800caae:	f7fe fdab 	bl	800b608 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cab2:	480d      	ldr	r0, [pc, #52]	; (800cae8 <prvInitialiseTaskLists+0x68>)
 800cab4:	f7fe fda8 	bl	800b608 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cab8:	480c      	ldr	r0, [pc, #48]	; (800caec <prvInitialiseTaskLists+0x6c>)
 800caba:	f7fe fda5 	bl	800b608 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cabe:	480c      	ldr	r0, [pc, #48]	; (800caf0 <prvInitialiseTaskLists+0x70>)
 800cac0:	f7fe fda2 	bl	800b608 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800cac4:	480b      	ldr	r0, [pc, #44]	; (800caf4 <prvInitialiseTaskLists+0x74>)
 800cac6:	f7fe fd9f 	bl	800b608 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800caca:	4b0b      	ldr	r3, [pc, #44]	; (800caf8 <prvInitialiseTaskLists+0x78>)
 800cacc:	4a05      	ldr	r2, [pc, #20]	; (800cae4 <prvInitialiseTaskLists+0x64>)
 800cace:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cad0:	4b0a      	ldr	r3, [pc, #40]	; (800cafc <prvInitialiseTaskLists+0x7c>)
 800cad2:	4a05      	ldr	r2, [pc, #20]	; (800cae8 <prvInitialiseTaskLists+0x68>)
 800cad4:	601a      	str	r2, [r3, #0]
}
 800cad6:	bf00      	nop
 800cad8:	3708      	adds	r7, #8
 800cada:	46bd      	mov	sp, r7
 800cadc:	bd80      	pop	{r7, pc}
 800cade:	bf00      	nop
 800cae0:	20001f40 	.word	0x20001f40
 800cae4:	20002080 	.word	0x20002080
 800cae8:	20002094 	.word	0x20002094
 800caec:	200020b0 	.word	0x200020b0
 800caf0:	200020c4 	.word	0x200020c4
 800caf4:	200020dc 	.word	0x200020dc
 800caf8:	200020a8 	.word	0x200020a8
 800cafc:	200020ac 	.word	0x200020ac

0800cb00 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800cb00:	b580      	push	{r7, lr}
 800cb02:	b082      	sub	sp, #8
 800cb04:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cb06:	e019      	b.n	800cb3c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800cb08:	f000 fda4 	bl	800d654 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb0c:	4b10      	ldr	r3, [pc, #64]	; (800cb50 <prvCheckTasksWaitingTermination+0x50>)
 800cb0e:	68db      	ldr	r3, [r3, #12]
 800cb10:	68db      	ldr	r3, [r3, #12]
 800cb12:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	3304      	adds	r3, #4
 800cb18:	4618      	mov	r0, r3
 800cb1a:	f7fe fdff 	bl	800b71c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cb1e:	4b0d      	ldr	r3, [pc, #52]	; (800cb54 <prvCheckTasksWaitingTermination+0x54>)
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	3b01      	subs	r3, #1
 800cb24:	4a0b      	ldr	r2, [pc, #44]	; (800cb54 <prvCheckTasksWaitingTermination+0x54>)
 800cb26:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cb28:	4b0b      	ldr	r3, [pc, #44]	; (800cb58 <prvCheckTasksWaitingTermination+0x58>)
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	3b01      	subs	r3, #1
 800cb2e:	4a0a      	ldr	r2, [pc, #40]	; (800cb58 <prvCheckTasksWaitingTermination+0x58>)
 800cb30:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cb32:	f000 fdbf 	bl	800d6b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cb36:	6878      	ldr	r0, [r7, #4]
 800cb38:	f000 f810 	bl	800cb5c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cb3c:	4b06      	ldr	r3, [pc, #24]	; (800cb58 <prvCheckTasksWaitingTermination+0x58>)
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d1e1      	bne.n	800cb08 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cb44:	bf00      	nop
 800cb46:	bf00      	nop
 800cb48:	3708      	adds	r7, #8
 800cb4a:	46bd      	mov	sp, r7
 800cb4c:	bd80      	pop	{r7, pc}
 800cb4e:	bf00      	nop
 800cb50:	200020c4 	.word	0x200020c4
 800cb54:	200020f0 	.word	0x200020f0
 800cb58:	200020d8 	.word	0x200020d8

0800cb5c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	b082      	sub	sp, #8
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb68:	4618      	mov	r0, r3
 800cb6a:	f000 ff59 	bl	800da20 <vPortFree>
			vPortFree( pxTCB );
 800cb6e:	6878      	ldr	r0, [r7, #4]
 800cb70:	f000 ff56 	bl	800da20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cb74:	bf00      	nop
 800cb76:	3708      	adds	r7, #8
 800cb78:	46bd      	mov	sp, r7
 800cb7a:	bd80      	pop	{r7, pc}

0800cb7c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cb7c:	b480      	push	{r7}
 800cb7e:	b083      	sub	sp, #12
 800cb80:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cb82:	4b0c      	ldr	r3, [pc, #48]	; (800cbb4 <prvResetNextTaskUnblockTime+0x38>)
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d104      	bne.n	800cb96 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cb8c:	4b0a      	ldr	r3, [pc, #40]	; (800cbb8 <prvResetNextTaskUnblockTime+0x3c>)
 800cb8e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cb92:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cb94:	e008      	b.n	800cba8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb96:	4b07      	ldr	r3, [pc, #28]	; (800cbb4 <prvResetNextTaskUnblockTime+0x38>)
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	68db      	ldr	r3, [r3, #12]
 800cb9c:	68db      	ldr	r3, [r3, #12]
 800cb9e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	685b      	ldr	r3, [r3, #4]
 800cba4:	4a04      	ldr	r2, [pc, #16]	; (800cbb8 <prvResetNextTaskUnblockTime+0x3c>)
 800cba6:	6013      	str	r3, [r2, #0]
}
 800cba8:	bf00      	nop
 800cbaa:	370c      	adds	r7, #12
 800cbac:	46bd      	mov	sp, r7
 800cbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb2:	4770      	bx	lr
 800cbb4:	200020a8 	.word	0x200020a8
 800cbb8:	20002110 	.word	0x20002110

0800cbbc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800cbbc:	b480      	push	{r7}
 800cbbe:	b083      	sub	sp, #12
 800cbc0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800cbc2:	4b0b      	ldr	r3, [pc, #44]	; (800cbf0 <xTaskGetSchedulerState+0x34>)
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d102      	bne.n	800cbd0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800cbca:	2301      	movs	r3, #1
 800cbcc:	607b      	str	r3, [r7, #4]
 800cbce:	e008      	b.n	800cbe2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cbd0:	4b08      	ldr	r3, [pc, #32]	; (800cbf4 <xTaskGetSchedulerState+0x38>)
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d102      	bne.n	800cbde <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800cbd8:	2302      	movs	r3, #2
 800cbda:	607b      	str	r3, [r7, #4]
 800cbdc:	e001      	b.n	800cbe2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800cbde:	2300      	movs	r3, #0
 800cbe0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cbe2:	687b      	ldr	r3, [r7, #4]
	}
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	370c      	adds	r7, #12
 800cbe8:	46bd      	mov	sp, r7
 800cbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbee:	4770      	bx	lr
 800cbf0:	200020fc 	.word	0x200020fc
 800cbf4:	20002118 	.word	0x20002118

0800cbf8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b086      	sub	sp, #24
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cc04:	2300      	movs	r3, #0
 800cc06:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d06e      	beq.n	800ccec <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800cc0e:	4b3a      	ldr	r3, [pc, #232]	; (800ccf8 <xTaskPriorityDisinherit+0x100>)
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	693a      	ldr	r2, [r7, #16]
 800cc14:	429a      	cmp	r2, r3
 800cc16:	d00a      	beq.n	800cc2e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800cc18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc1c:	f383 8811 	msr	BASEPRI, r3
 800cc20:	f3bf 8f6f 	isb	sy
 800cc24:	f3bf 8f4f 	dsb	sy
 800cc28:	60fb      	str	r3, [r7, #12]
}
 800cc2a:	bf00      	nop
 800cc2c:	e7fe      	b.n	800cc2c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800cc2e:	693b      	ldr	r3, [r7, #16]
 800cc30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d10a      	bne.n	800cc4c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800cc36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc3a:	f383 8811 	msr	BASEPRI, r3
 800cc3e:	f3bf 8f6f 	isb	sy
 800cc42:	f3bf 8f4f 	dsb	sy
 800cc46:	60bb      	str	r3, [r7, #8]
}
 800cc48:	bf00      	nop
 800cc4a:	e7fe      	b.n	800cc4a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800cc4c:	693b      	ldr	r3, [r7, #16]
 800cc4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cc50:	1e5a      	subs	r2, r3, #1
 800cc52:	693b      	ldr	r3, [r7, #16]
 800cc54:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800cc56:	693b      	ldr	r3, [r7, #16]
 800cc58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc5a:	693b      	ldr	r3, [r7, #16]
 800cc5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cc5e:	429a      	cmp	r2, r3
 800cc60:	d044      	beq.n	800ccec <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800cc62:	693b      	ldr	r3, [r7, #16]
 800cc64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d140      	bne.n	800ccec <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cc6a:	693b      	ldr	r3, [r7, #16]
 800cc6c:	3304      	adds	r3, #4
 800cc6e:	4618      	mov	r0, r3
 800cc70:	f7fe fd54 	bl	800b71c <uxListRemove>
 800cc74:	4603      	mov	r3, r0
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d115      	bne.n	800cca6 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800cc7a:	693b      	ldr	r3, [r7, #16]
 800cc7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc7e:	491f      	ldr	r1, [pc, #124]	; (800ccfc <xTaskPriorityDisinherit+0x104>)
 800cc80:	4613      	mov	r3, r2
 800cc82:	009b      	lsls	r3, r3, #2
 800cc84:	4413      	add	r3, r2
 800cc86:	009b      	lsls	r3, r3, #2
 800cc88:	440b      	add	r3, r1
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d10a      	bne.n	800cca6 <xTaskPriorityDisinherit+0xae>
 800cc90:	693b      	ldr	r3, [r7, #16]
 800cc92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc94:	2201      	movs	r2, #1
 800cc96:	fa02 f303 	lsl.w	r3, r2, r3
 800cc9a:	43da      	mvns	r2, r3
 800cc9c:	4b18      	ldr	r3, [pc, #96]	; (800cd00 <xTaskPriorityDisinherit+0x108>)
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	4013      	ands	r3, r2
 800cca2:	4a17      	ldr	r2, [pc, #92]	; (800cd00 <xTaskPriorityDisinherit+0x108>)
 800cca4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800cca6:	693b      	ldr	r3, [r7, #16]
 800cca8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ccaa:	693b      	ldr	r3, [r7, #16]
 800ccac:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ccae:	693b      	ldr	r3, [r7, #16]
 800ccb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccb2:	f1c3 0210 	rsb	r2, r3, #16
 800ccb6:	693b      	ldr	r3, [r7, #16]
 800ccb8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ccba:	693b      	ldr	r3, [r7, #16]
 800ccbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccbe:	2201      	movs	r2, #1
 800ccc0:	409a      	lsls	r2, r3
 800ccc2:	4b0f      	ldr	r3, [pc, #60]	; (800cd00 <xTaskPriorityDisinherit+0x108>)
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	4313      	orrs	r3, r2
 800ccc8:	4a0d      	ldr	r2, [pc, #52]	; (800cd00 <xTaskPriorityDisinherit+0x108>)
 800ccca:	6013      	str	r3, [r2, #0]
 800cccc:	693b      	ldr	r3, [r7, #16]
 800ccce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ccd0:	4613      	mov	r3, r2
 800ccd2:	009b      	lsls	r3, r3, #2
 800ccd4:	4413      	add	r3, r2
 800ccd6:	009b      	lsls	r3, r3, #2
 800ccd8:	4a08      	ldr	r2, [pc, #32]	; (800ccfc <xTaskPriorityDisinherit+0x104>)
 800ccda:	441a      	add	r2, r3
 800ccdc:	693b      	ldr	r3, [r7, #16]
 800ccde:	3304      	adds	r3, #4
 800cce0:	4619      	mov	r1, r3
 800cce2:	4610      	mov	r0, r2
 800cce4:	f7fe fcbd 	bl	800b662 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cce8:	2301      	movs	r3, #1
 800ccea:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ccec:	697b      	ldr	r3, [r7, #20]
	}
 800ccee:	4618      	mov	r0, r3
 800ccf0:	3718      	adds	r7, #24
 800ccf2:	46bd      	mov	sp, r7
 800ccf4:	bd80      	pop	{r7, pc}
 800ccf6:	bf00      	nop
 800ccf8:	20001f3c 	.word	0x20001f3c
 800ccfc:	20001f40 	.word	0x20001f40
 800cd00:	200020f8 	.word	0x200020f8

0800cd04 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cd04:	b580      	push	{r7, lr}
 800cd06:	b084      	sub	sp, #16
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	6078      	str	r0, [r7, #4]
 800cd0c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800cd0e:	4b29      	ldr	r3, [pc, #164]	; (800cdb4 <prvAddCurrentTaskToDelayedList+0xb0>)
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cd14:	4b28      	ldr	r3, [pc, #160]	; (800cdb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	3304      	adds	r3, #4
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	f7fe fcfe 	bl	800b71c <uxListRemove>
 800cd20:	4603      	mov	r3, r0
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d10b      	bne.n	800cd3e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800cd26:	4b24      	ldr	r3, [pc, #144]	; (800cdb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd2c:	2201      	movs	r2, #1
 800cd2e:	fa02 f303 	lsl.w	r3, r2, r3
 800cd32:	43da      	mvns	r2, r3
 800cd34:	4b21      	ldr	r3, [pc, #132]	; (800cdbc <prvAddCurrentTaskToDelayedList+0xb8>)
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	4013      	ands	r3, r2
 800cd3a:	4a20      	ldr	r2, [pc, #128]	; (800cdbc <prvAddCurrentTaskToDelayedList+0xb8>)
 800cd3c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cd44:	d10a      	bne.n	800cd5c <prvAddCurrentTaskToDelayedList+0x58>
 800cd46:	683b      	ldr	r3, [r7, #0]
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d007      	beq.n	800cd5c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cd4c:	4b1a      	ldr	r3, [pc, #104]	; (800cdb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	3304      	adds	r3, #4
 800cd52:	4619      	mov	r1, r3
 800cd54:	481a      	ldr	r0, [pc, #104]	; (800cdc0 <prvAddCurrentTaskToDelayedList+0xbc>)
 800cd56:	f7fe fc84 	bl	800b662 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cd5a:	e026      	b.n	800cdaa <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cd5c:	68fa      	ldr	r2, [r7, #12]
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	4413      	add	r3, r2
 800cd62:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cd64:	4b14      	ldr	r3, [pc, #80]	; (800cdb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	68ba      	ldr	r2, [r7, #8]
 800cd6a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800cd6c:	68ba      	ldr	r2, [r7, #8]
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	429a      	cmp	r2, r3
 800cd72:	d209      	bcs.n	800cd88 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cd74:	4b13      	ldr	r3, [pc, #76]	; (800cdc4 <prvAddCurrentTaskToDelayedList+0xc0>)
 800cd76:	681a      	ldr	r2, [r3, #0]
 800cd78:	4b0f      	ldr	r3, [pc, #60]	; (800cdb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	3304      	adds	r3, #4
 800cd7e:	4619      	mov	r1, r3
 800cd80:	4610      	mov	r0, r2
 800cd82:	f7fe fc92 	bl	800b6aa <vListInsert>
}
 800cd86:	e010      	b.n	800cdaa <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cd88:	4b0f      	ldr	r3, [pc, #60]	; (800cdc8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800cd8a:	681a      	ldr	r2, [r3, #0]
 800cd8c:	4b0a      	ldr	r3, [pc, #40]	; (800cdb8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	3304      	adds	r3, #4
 800cd92:	4619      	mov	r1, r3
 800cd94:	4610      	mov	r0, r2
 800cd96:	f7fe fc88 	bl	800b6aa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cd9a:	4b0c      	ldr	r3, [pc, #48]	; (800cdcc <prvAddCurrentTaskToDelayedList+0xc8>)
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	68ba      	ldr	r2, [r7, #8]
 800cda0:	429a      	cmp	r2, r3
 800cda2:	d202      	bcs.n	800cdaa <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800cda4:	4a09      	ldr	r2, [pc, #36]	; (800cdcc <prvAddCurrentTaskToDelayedList+0xc8>)
 800cda6:	68bb      	ldr	r3, [r7, #8]
 800cda8:	6013      	str	r3, [r2, #0]
}
 800cdaa:	bf00      	nop
 800cdac:	3710      	adds	r7, #16
 800cdae:	46bd      	mov	sp, r7
 800cdb0:	bd80      	pop	{r7, pc}
 800cdb2:	bf00      	nop
 800cdb4:	200020f4 	.word	0x200020f4
 800cdb8:	20001f3c 	.word	0x20001f3c
 800cdbc:	200020f8 	.word	0x200020f8
 800cdc0:	200020dc 	.word	0x200020dc
 800cdc4:	200020ac 	.word	0x200020ac
 800cdc8:	200020a8 	.word	0x200020a8
 800cdcc:	20002110 	.word	0x20002110

0800cdd0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800cdd0:	b580      	push	{r7, lr}
 800cdd2:	b084      	sub	sp, #16
 800cdd4:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 800cdd6:	2300      	movs	r3, #0
 800cdd8:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800cdda:	f000 fad5 	bl	800d388 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800cdde:	4b11      	ldr	r3, [pc, #68]	; (800ce24 <xTimerCreateTimerTask+0x54>)
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d00b      	beq.n	800cdfe <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 800cde6:	4b10      	ldr	r3, [pc, #64]	; (800ce28 <xTimerCreateTimerTask+0x58>)
 800cde8:	9301      	str	r3, [sp, #4]
 800cdea:	2302      	movs	r3, #2
 800cdec:	9300      	str	r3, [sp, #0]
 800cdee:	2300      	movs	r3, #0
 800cdf0:	f44f 7282 	mov.w	r2, #260	; 0x104
 800cdf4:	490d      	ldr	r1, [pc, #52]	; (800ce2c <xTimerCreateTimerTask+0x5c>)
 800cdf6:	480e      	ldr	r0, [pc, #56]	; (800ce30 <xTimerCreateTimerTask+0x60>)
 800cdf8:	f7ff f966 	bl	800c0c8 <xTaskCreate>
 800cdfc:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d10a      	bne.n	800ce1a <xTimerCreateTimerTask+0x4a>
	__asm volatile
 800ce04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce08:	f383 8811 	msr	BASEPRI, r3
 800ce0c:	f3bf 8f6f 	isb	sy
 800ce10:	f3bf 8f4f 	dsb	sy
 800ce14:	603b      	str	r3, [r7, #0]
}
 800ce16:	bf00      	nop
 800ce18:	e7fe      	b.n	800ce18 <xTimerCreateTimerTask+0x48>
	return xReturn;
 800ce1a:	687b      	ldr	r3, [r7, #4]
}
 800ce1c:	4618      	mov	r0, r3
 800ce1e:	3708      	adds	r7, #8
 800ce20:	46bd      	mov	sp, r7
 800ce22:	bd80      	pop	{r7, pc}
 800ce24:	2000214c 	.word	0x2000214c
 800ce28:	20002150 	.word	0x20002150
 800ce2c:	0800e900 	.word	0x0800e900
 800ce30:	0800cf69 	.word	0x0800cf69

0800ce34 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ce34:	b580      	push	{r7, lr}
 800ce36:	b08a      	sub	sp, #40	; 0x28
 800ce38:	af00      	add	r7, sp, #0
 800ce3a:	60f8      	str	r0, [r7, #12]
 800ce3c:	60b9      	str	r1, [r7, #8]
 800ce3e:	607a      	str	r2, [r7, #4]
 800ce40:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ce42:	2300      	movs	r3, #0
 800ce44:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d10a      	bne.n	800ce62 <xTimerGenericCommand+0x2e>
	__asm volatile
 800ce4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce50:	f383 8811 	msr	BASEPRI, r3
 800ce54:	f3bf 8f6f 	isb	sy
 800ce58:	f3bf 8f4f 	dsb	sy
 800ce5c:	623b      	str	r3, [r7, #32]
}
 800ce5e:	bf00      	nop
 800ce60:	e7fe      	b.n	800ce60 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ce62:	4b1a      	ldr	r3, [pc, #104]	; (800cecc <xTimerGenericCommand+0x98>)
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d02a      	beq.n	800cec0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ce6a:	68bb      	ldr	r3, [r7, #8]
 800ce6c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ce76:	68bb      	ldr	r3, [r7, #8]
 800ce78:	2b05      	cmp	r3, #5
 800ce7a:	dc18      	bgt.n	800ceae <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ce7c:	f7ff fe9e 	bl	800cbbc <xTaskGetSchedulerState>
 800ce80:	4603      	mov	r3, r0
 800ce82:	2b02      	cmp	r3, #2
 800ce84:	d109      	bne.n	800ce9a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ce86:	4b11      	ldr	r3, [pc, #68]	; (800cecc <xTimerGenericCommand+0x98>)
 800ce88:	6818      	ldr	r0, [r3, #0]
 800ce8a:	f107 0114 	add.w	r1, r7, #20
 800ce8e:	2300      	movs	r3, #0
 800ce90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ce92:	f7fe fd35 	bl	800b900 <xQueueGenericSend>
 800ce96:	6278      	str	r0, [r7, #36]	; 0x24
 800ce98:	e012      	b.n	800cec0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ce9a:	4b0c      	ldr	r3, [pc, #48]	; (800cecc <xTimerGenericCommand+0x98>)
 800ce9c:	6818      	ldr	r0, [r3, #0]
 800ce9e:	f107 0114 	add.w	r1, r7, #20
 800cea2:	2300      	movs	r3, #0
 800cea4:	2200      	movs	r2, #0
 800cea6:	f7fe fd2b 	bl	800b900 <xQueueGenericSend>
 800ceaa:	6278      	str	r0, [r7, #36]	; 0x24
 800ceac:	e008      	b.n	800cec0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ceae:	4b07      	ldr	r3, [pc, #28]	; (800cecc <xTimerGenericCommand+0x98>)
 800ceb0:	6818      	ldr	r0, [r3, #0]
 800ceb2:	f107 0114 	add.w	r1, r7, #20
 800ceb6:	2300      	movs	r3, #0
 800ceb8:	683a      	ldr	r2, [r7, #0]
 800ceba:	f7fe fe1f 	bl	800bafc <xQueueGenericSendFromISR>
 800cebe:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800cec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800cec2:	4618      	mov	r0, r3
 800cec4:	3728      	adds	r7, #40	; 0x28
 800cec6:	46bd      	mov	sp, r7
 800cec8:	bd80      	pop	{r7, pc}
 800ceca:	bf00      	nop
 800cecc:	2000214c 	.word	0x2000214c

0800ced0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ced0:	b580      	push	{r7, lr}
 800ced2:	b088      	sub	sp, #32
 800ced4:	af02      	add	r7, sp, #8
 800ced6:	6078      	str	r0, [r7, #4]
 800ced8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ceda:	4b22      	ldr	r3, [pc, #136]	; (800cf64 <prvProcessExpiredTimer+0x94>)
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	68db      	ldr	r3, [r3, #12]
 800cee0:	68db      	ldr	r3, [r3, #12]
 800cee2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cee4:	697b      	ldr	r3, [r7, #20]
 800cee6:	3304      	adds	r3, #4
 800cee8:	4618      	mov	r0, r3
 800ceea:	f7fe fc17 	bl	800b71c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ceee:	697b      	ldr	r3, [r7, #20]
 800cef0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cef4:	f003 0304 	and.w	r3, r3, #4
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d022      	beq.n	800cf42 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800cefc:	697b      	ldr	r3, [r7, #20]
 800cefe:	699a      	ldr	r2, [r3, #24]
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	18d1      	adds	r1, r2, r3
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	683a      	ldr	r2, [r7, #0]
 800cf08:	6978      	ldr	r0, [r7, #20]
 800cf0a:	f000 f8d1 	bl	800d0b0 <prvInsertTimerInActiveList>
 800cf0e:	4603      	mov	r3, r0
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d01f      	beq.n	800cf54 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cf14:	2300      	movs	r3, #0
 800cf16:	9300      	str	r3, [sp, #0]
 800cf18:	2300      	movs	r3, #0
 800cf1a:	687a      	ldr	r2, [r7, #4]
 800cf1c:	2100      	movs	r1, #0
 800cf1e:	6978      	ldr	r0, [r7, #20]
 800cf20:	f7ff ff88 	bl	800ce34 <xTimerGenericCommand>
 800cf24:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cf26:	693b      	ldr	r3, [r7, #16]
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d113      	bne.n	800cf54 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800cf2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf30:	f383 8811 	msr	BASEPRI, r3
 800cf34:	f3bf 8f6f 	isb	sy
 800cf38:	f3bf 8f4f 	dsb	sy
 800cf3c:	60fb      	str	r3, [r7, #12]
}
 800cf3e:	bf00      	nop
 800cf40:	e7fe      	b.n	800cf40 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cf42:	697b      	ldr	r3, [r7, #20]
 800cf44:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cf48:	f023 0301 	bic.w	r3, r3, #1
 800cf4c:	b2da      	uxtb	r2, r3
 800cf4e:	697b      	ldr	r3, [r7, #20]
 800cf50:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cf54:	697b      	ldr	r3, [r7, #20]
 800cf56:	6a1b      	ldr	r3, [r3, #32]
 800cf58:	6978      	ldr	r0, [r7, #20]
 800cf5a:	4798      	blx	r3
}
 800cf5c:	bf00      	nop
 800cf5e:	3718      	adds	r7, #24
 800cf60:	46bd      	mov	sp, r7
 800cf62:	bd80      	pop	{r7, pc}
 800cf64:	20002144 	.word	0x20002144

0800cf68 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cf68:	b580      	push	{r7, lr}
 800cf6a:	b084      	sub	sp, #16
 800cf6c:	af00      	add	r7, sp, #0
 800cf6e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cf70:	f107 0308 	add.w	r3, r7, #8
 800cf74:	4618      	mov	r0, r3
 800cf76:	f000 f857 	bl	800d028 <prvGetNextExpireTime>
 800cf7a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800cf7c:	68bb      	ldr	r3, [r7, #8]
 800cf7e:	4619      	mov	r1, r3
 800cf80:	68f8      	ldr	r0, [r7, #12]
 800cf82:	f000 f803 	bl	800cf8c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800cf86:	f000 f8d5 	bl	800d134 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cf8a:	e7f1      	b.n	800cf70 <prvTimerTask+0x8>

0800cf8c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800cf8c:	b580      	push	{r7, lr}
 800cf8e:	b084      	sub	sp, #16
 800cf90:	af00      	add	r7, sp, #0
 800cf92:	6078      	str	r0, [r7, #4]
 800cf94:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800cf96:	f7ff fa57 	bl	800c448 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cf9a:	f107 0308 	add.w	r3, r7, #8
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	f000 f866 	bl	800d070 <prvSampleTimeNow>
 800cfa4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800cfa6:	68bb      	ldr	r3, [r7, #8]
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d130      	bne.n	800d00e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800cfac:	683b      	ldr	r3, [r7, #0]
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d10a      	bne.n	800cfc8 <prvProcessTimerOrBlockTask+0x3c>
 800cfb2:	687a      	ldr	r2, [r7, #4]
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	429a      	cmp	r2, r3
 800cfb8:	d806      	bhi.n	800cfc8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800cfba:	f7ff fa53 	bl	800c464 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800cfbe:	68f9      	ldr	r1, [r7, #12]
 800cfc0:	6878      	ldr	r0, [r7, #4]
 800cfc2:	f7ff ff85 	bl	800ced0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800cfc6:	e024      	b.n	800d012 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800cfc8:	683b      	ldr	r3, [r7, #0]
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d008      	beq.n	800cfe0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800cfce:	4b13      	ldr	r3, [pc, #76]	; (800d01c <prvProcessTimerOrBlockTask+0x90>)
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d101      	bne.n	800cfdc <prvProcessTimerOrBlockTask+0x50>
 800cfd8:	2301      	movs	r3, #1
 800cfda:	e000      	b.n	800cfde <prvProcessTimerOrBlockTask+0x52>
 800cfdc:	2300      	movs	r3, #0
 800cfde:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800cfe0:	4b0f      	ldr	r3, [pc, #60]	; (800d020 <prvProcessTimerOrBlockTask+0x94>)
 800cfe2:	6818      	ldr	r0, [r3, #0]
 800cfe4:	687a      	ldr	r2, [r7, #4]
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	1ad3      	subs	r3, r2, r3
 800cfea:	683a      	ldr	r2, [r7, #0]
 800cfec:	4619      	mov	r1, r3
 800cfee:	f7ff f837 	bl	800c060 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800cff2:	f7ff fa37 	bl	800c464 <xTaskResumeAll>
 800cff6:	4603      	mov	r3, r0
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d10a      	bne.n	800d012 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800cffc:	4b09      	ldr	r3, [pc, #36]	; (800d024 <prvProcessTimerOrBlockTask+0x98>)
 800cffe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d002:	601a      	str	r2, [r3, #0]
 800d004:	f3bf 8f4f 	dsb	sy
 800d008:	f3bf 8f6f 	isb	sy
}
 800d00c:	e001      	b.n	800d012 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d00e:	f7ff fa29 	bl	800c464 <xTaskResumeAll>
}
 800d012:	bf00      	nop
 800d014:	3710      	adds	r7, #16
 800d016:	46bd      	mov	sp, r7
 800d018:	bd80      	pop	{r7, pc}
 800d01a:	bf00      	nop
 800d01c:	20002148 	.word	0x20002148
 800d020:	2000214c 	.word	0x2000214c
 800d024:	e000ed04 	.word	0xe000ed04

0800d028 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d028:	b480      	push	{r7}
 800d02a:	b085      	sub	sp, #20
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d030:	4b0e      	ldr	r3, [pc, #56]	; (800d06c <prvGetNextExpireTime+0x44>)
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	2b00      	cmp	r3, #0
 800d038:	d101      	bne.n	800d03e <prvGetNextExpireTime+0x16>
 800d03a:	2201      	movs	r2, #1
 800d03c:	e000      	b.n	800d040 <prvGetNextExpireTime+0x18>
 800d03e:	2200      	movs	r2, #0
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d105      	bne.n	800d058 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d04c:	4b07      	ldr	r3, [pc, #28]	; (800d06c <prvGetNextExpireTime+0x44>)
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	68db      	ldr	r3, [r3, #12]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	60fb      	str	r3, [r7, #12]
 800d056:	e001      	b.n	800d05c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d058:	2300      	movs	r3, #0
 800d05a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d05c:	68fb      	ldr	r3, [r7, #12]
}
 800d05e:	4618      	mov	r0, r3
 800d060:	3714      	adds	r7, #20
 800d062:	46bd      	mov	sp, r7
 800d064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d068:	4770      	bx	lr
 800d06a:	bf00      	nop
 800d06c:	20002144 	.word	0x20002144

0800d070 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d070:	b580      	push	{r7, lr}
 800d072:	b084      	sub	sp, #16
 800d074:	af00      	add	r7, sp, #0
 800d076:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d078:	f7ff fa90 	bl	800c59c <xTaskGetTickCount>
 800d07c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d07e:	4b0b      	ldr	r3, [pc, #44]	; (800d0ac <prvSampleTimeNow+0x3c>)
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	68fa      	ldr	r2, [r7, #12]
 800d084:	429a      	cmp	r2, r3
 800d086:	d205      	bcs.n	800d094 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d088:	f000 f91a 	bl	800d2c0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	2201      	movs	r2, #1
 800d090:	601a      	str	r2, [r3, #0]
 800d092:	e002      	b.n	800d09a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	2200      	movs	r2, #0
 800d098:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d09a:	4a04      	ldr	r2, [pc, #16]	; (800d0ac <prvSampleTimeNow+0x3c>)
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d0a0:	68fb      	ldr	r3, [r7, #12]
}
 800d0a2:	4618      	mov	r0, r3
 800d0a4:	3710      	adds	r7, #16
 800d0a6:	46bd      	mov	sp, r7
 800d0a8:	bd80      	pop	{r7, pc}
 800d0aa:	bf00      	nop
 800d0ac:	20002154 	.word	0x20002154

0800d0b0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b086      	sub	sp, #24
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	60f8      	str	r0, [r7, #12]
 800d0b8:	60b9      	str	r1, [r7, #8]
 800d0ba:	607a      	str	r2, [r7, #4]
 800d0bc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d0be:	2300      	movs	r3, #0
 800d0c0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	68ba      	ldr	r2, [r7, #8]
 800d0c6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	68fa      	ldr	r2, [r7, #12]
 800d0cc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d0ce:	68ba      	ldr	r2, [r7, #8]
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	429a      	cmp	r2, r3
 800d0d4:	d812      	bhi.n	800d0fc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d0d6:	687a      	ldr	r2, [r7, #4]
 800d0d8:	683b      	ldr	r3, [r7, #0]
 800d0da:	1ad2      	subs	r2, r2, r3
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	699b      	ldr	r3, [r3, #24]
 800d0e0:	429a      	cmp	r2, r3
 800d0e2:	d302      	bcc.n	800d0ea <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d0e4:	2301      	movs	r3, #1
 800d0e6:	617b      	str	r3, [r7, #20]
 800d0e8:	e01b      	b.n	800d122 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d0ea:	4b10      	ldr	r3, [pc, #64]	; (800d12c <prvInsertTimerInActiveList+0x7c>)
 800d0ec:	681a      	ldr	r2, [r3, #0]
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	3304      	adds	r3, #4
 800d0f2:	4619      	mov	r1, r3
 800d0f4:	4610      	mov	r0, r2
 800d0f6:	f7fe fad8 	bl	800b6aa <vListInsert>
 800d0fa:	e012      	b.n	800d122 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d0fc:	687a      	ldr	r2, [r7, #4]
 800d0fe:	683b      	ldr	r3, [r7, #0]
 800d100:	429a      	cmp	r2, r3
 800d102:	d206      	bcs.n	800d112 <prvInsertTimerInActiveList+0x62>
 800d104:	68ba      	ldr	r2, [r7, #8]
 800d106:	683b      	ldr	r3, [r7, #0]
 800d108:	429a      	cmp	r2, r3
 800d10a:	d302      	bcc.n	800d112 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d10c:	2301      	movs	r3, #1
 800d10e:	617b      	str	r3, [r7, #20]
 800d110:	e007      	b.n	800d122 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d112:	4b07      	ldr	r3, [pc, #28]	; (800d130 <prvInsertTimerInActiveList+0x80>)
 800d114:	681a      	ldr	r2, [r3, #0]
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	3304      	adds	r3, #4
 800d11a:	4619      	mov	r1, r3
 800d11c:	4610      	mov	r0, r2
 800d11e:	f7fe fac4 	bl	800b6aa <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d122:	697b      	ldr	r3, [r7, #20]
}
 800d124:	4618      	mov	r0, r3
 800d126:	3718      	adds	r7, #24
 800d128:	46bd      	mov	sp, r7
 800d12a:	bd80      	pop	{r7, pc}
 800d12c:	20002148 	.word	0x20002148
 800d130:	20002144 	.word	0x20002144

0800d134 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d134:	b580      	push	{r7, lr}
 800d136:	b08c      	sub	sp, #48	; 0x30
 800d138:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d13a:	e0ae      	b.n	800d29a <prvProcessReceivedCommands+0x166>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d13c:	68bb      	ldr	r3, [r7, #8]
 800d13e:	2b00      	cmp	r3, #0
 800d140:	f2c0 80aa 	blt.w	800d298 <prvProcessReceivedCommands+0x164>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d144:	693b      	ldr	r3, [r7, #16]
 800d146:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d14a:	695b      	ldr	r3, [r3, #20]
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d004      	beq.n	800d15a <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d152:	3304      	adds	r3, #4
 800d154:	4618      	mov	r0, r3
 800d156:	f7fe fae1 	bl	800b71c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d15a:	1d3b      	adds	r3, r7, #4
 800d15c:	4618      	mov	r0, r3
 800d15e:	f7ff ff87 	bl	800d070 <prvSampleTimeNow>
 800d162:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800d164:	68bb      	ldr	r3, [r7, #8]
 800d166:	2b09      	cmp	r3, #9
 800d168:	f200 8097 	bhi.w	800d29a <prvProcessReceivedCommands+0x166>
 800d16c:	a201      	add	r2, pc, #4	; (adr r2, 800d174 <prvProcessReceivedCommands+0x40>)
 800d16e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d172:	bf00      	nop
 800d174:	0800d19d 	.word	0x0800d19d
 800d178:	0800d19d 	.word	0x0800d19d
 800d17c:	0800d19d 	.word	0x0800d19d
 800d180:	0800d211 	.word	0x0800d211
 800d184:	0800d225 	.word	0x0800d225
 800d188:	0800d26f 	.word	0x0800d26f
 800d18c:	0800d19d 	.word	0x0800d19d
 800d190:	0800d19d 	.word	0x0800d19d
 800d194:	0800d211 	.word	0x0800d211
 800d198:	0800d225 	.word	0x0800d225
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d19c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d19e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d1a2:	f043 0301 	orr.w	r3, r3, #1
 800d1a6:	b2da      	uxtb	r2, r3
 800d1a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d1ae:	68fa      	ldr	r2, [r7, #12]
 800d1b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1b2:	699b      	ldr	r3, [r3, #24]
 800d1b4:	18d1      	adds	r1, r2, r3
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	6a3a      	ldr	r2, [r7, #32]
 800d1ba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d1bc:	f7ff ff78 	bl	800d0b0 <prvInsertTimerInActiveList>
 800d1c0:	4603      	mov	r3, r0
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d069      	beq.n	800d29a <prvProcessReceivedCommands+0x166>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d1c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1c8:	6a1b      	ldr	r3, [r3, #32]
 800d1ca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d1cc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d1ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d1d4:	f003 0304 	and.w	r3, r3, #4
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d05e      	beq.n	800d29a <prvProcessReceivedCommands+0x166>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d1dc:	68fa      	ldr	r2, [r7, #12]
 800d1de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1e0:	699b      	ldr	r3, [r3, #24]
 800d1e2:	441a      	add	r2, r3
 800d1e4:	2300      	movs	r3, #0
 800d1e6:	9300      	str	r3, [sp, #0]
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	2100      	movs	r1, #0
 800d1ec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d1ee:	f7ff fe21 	bl	800ce34 <xTimerGenericCommand>
 800d1f2:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800d1f4:	69fb      	ldr	r3, [r7, #28]
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d14f      	bne.n	800d29a <prvProcessReceivedCommands+0x166>
	__asm volatile
 800d1fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1fe:	f383 8811 	msr	BASEPRI, r3
 800d202:	f3bf 8f6f 	isb	sy
 800d206:	f3bf 8f4f 	dsb	sy
 800d20a:	61bb      	str	r3, [r7, #24]
}
 800d20c:	bf00      	nop
 800d20e:	e7fe      	b.n	800d20e <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d212:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d216:	f023 0301 	bic.w	r3, r3, #1
 800d21a:	b2da      	uxtb	r2, r3
 800d21c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d21e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d222:	e03a      	b.n	800d29a <prvProcessReceivedCommands+0x166>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d226:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d22a:	f043 0301 	orr.w	r3, r3, #1
 800d22e:	b2da      	uxtb	r2, r3
 800d230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d232:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d236:	68fa      	ldr	r2, [r7, #12]
 800d238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d23a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d23c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d23e:	699b      	ldr	r3, [r3, #24]
 800d240:	2b00      	cmp	r3, #0
 800d242:	d10a      	bne.n	800d25a <prvProcessReceivedCommands+0x126>
	__asm volatile
 800d244:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d248:	f383 8811 	msr	BASEPRI, r3
 800d24c:	f3bf 8f6f 	isb	sy
 800d250:	f3bf 8f4f 	dsb	sy
 800d254:	617b      	str	r3, [r7, #20]
}
 800d256:	bf00      	nop
 800d258:	e7fe      	b.n	800d258 <prvProcessReceivedCommands+0x124>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d25a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d25c:	699a      	ldr	r2, [r3, #24]
 800d25e:	6a3b      	ldr	r3, [r7, #32]
 800d260:	18d1      	adds	r1, r2, r3
 800d262:	6a3b      	ldr	r3, [r7, #32]
 800d264:	6a3a      	ldr	r2, [r7, #32]
 800d266:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d268:	f7ff ff22 	bl	800d0b0 <prvInsertTimerInActiveList>
					break;
 800d26c:	e015      	b.n	800d29a <prvProcessReceivedCommands+0x166>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d26e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d270:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d274:	f003 0302 	and.w	r3, r3, #2
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d103      	bne.n	800d284 <prvProcessReceivedCommands+0x150>
						{
							vPortFree( pxTimer );
 800d27c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d27e:	f000 fbcf 	bl	800da20 <vPortFree>
 800d282:	e00a      	b.n	800d29a <prvProcessReceivedCommands+0x166>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d286:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d28a:	f023 0301 	bic.w	r3, r3, #1
 800d28e:	b2da      	uxtb	r2, r3
 800d290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d292:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d296:	e000      	b.n	800d29a <prvProcessReceivedCommands+0x166>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d298:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d29a:	4b08      	ldr	r3, [pc, #32]	; (800d2bc <prvProcessReceivedCommands+0x188>)
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	f107 0108 	add.w	r1, r7, #8
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	4618      	mov	r0, r3
 800d2a6:	f7fe fcc1 	bl	800bc2c <xQueueReceive>
 800d2aa:	4603      	mov	r3, r0
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	f47f af45 	bne.w	800d13c <prvProcessReceivedCommands+0x8>
	}
}
 800d2b2:	bf00      	nop
 800d2b4:	bf00      	nop
 800d2b6:	3728      	adds	r7, #40	; 0x28
 800d2b8:	46bd      	mov	sp, r7
 800d2ba:	bd80      	pop	{r7, pc}
 800d2bc:	2000214c 	.word	0x2000214c

0800d2c0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d2c0:	b580      	push	{r7, lr}
 800d2c2:	b088      	sub	sp, #32
 800d2c4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d2c6:	e048      	b.n	800d35a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d2c8:	4b2d      	ldr	r3, [pc, #180]	; (800d380 <prvSwitchTimerLists+0xc0>)
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	68db      	ldr	r3, [r3, #12]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d2d2:	4b2b      	ldr	r3, [pc, #172]	; (800d380 <prvSwitchTimerLists+0xc0>)
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	68db      	ldr	r3, [r3, #12]
 800d2d8:	68db      	ldr	r3, [r3, #12]
 800d2da:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	3304      	adds	r3, #4
 800d2e0:	4618      	mov	r0, r3
 800d2e2:	f7fe fa1b 	bl	800b71c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	6a1b      	ldr	r3, [r3, #32]
 800d2ea:	68f8      	ldr	r0, [r7, #12]
 800d2ec:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d2f4:	f003 0304 	and.w	r3, r3, #4
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d02e      	beq.n	800d35a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	699b      	ldr	r3, [r3, #24]
 800d300:	693a      	ldr	r2, [r7, #16]
 800d302:	4413      	add	r3, r2
 800d304:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d306:	68ba      	ldr	r2, [r7, #8]
 800d308:	693b      	ldr	r3, [r7, #16]
 800d30a:	429a      	cmp	r2, r3
 800d30c:	d90e      	bls.n	800d32c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	68ba      	ldr	r2, [r7, #8]
 800d312:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	68fa      	ldr	r2, [r7, #12]
 800d318:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d31a:	4b19      	ldr	r3, [pc, #100]	; (800d380 <prvSwitchTimerLists+0xc0>)
 800d31c:	681a      	ldr	r2, [r3, #0]
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	3304      	adds	r3, #4
 800d322:	4619      	mov	r1, r3
 800d324:	4610      	mov	r0, r2
 800d326:	f7fe f9c0 	bl	800b6aa <vListInsert>
 800d32a:	e016      	b.n	800d35a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d32c:	2300      	movs	r3, #0
 800d32e:	9300      	str	r3, [sp, #0]
 800d330:	2300      	movs	r3, #0
 800d332:	693a      	ldr	r2, [r7, #16]
 800d334:	2100      	movs	r1, #0
 800d336:	68f8      	ldr	r0, [r7, #12]
 800d338:	f7ff fd7c 	bl	800ce34 <xTimerGenericCommand>
 800d33c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	2b00      	cmp	r3, #0
 800d342:	d10a      	bne.n	800d35a <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d344:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d348:	f383 8811 	msr	BASEPRI, r3
 800d34c:	f3bf 8f6f 	isb	sy
 800d350:	f3bf 8f4f 	dsb	sy
 800d354:	603b      	str	r3, [r7, #0]
}
 800d356:	bf00      	nop
 800d358:	e7fe      	b.n	800d358 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d35a:	4b09      	ldr	r3, [pc, #36]	; (800d380 <prvSwitchTimerLists+0xc0>)
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	2b00      	cmp	r3, #0
 800d362:	d1b1      	bne.n	800d2c8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d364:	4b06      	ldr	r3, [pc, #24]	; (800d380 <prvSwitchTimerLists+0xc0>)
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d36a:	4b06      	ldr	r3, [pc, #24]	; (800d384 <prvSwitchTimerLists+0xc4>)
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	4a04      	ldr	r2, [pc, #16]	; (800d380 <prvSwitchTimerLists+0xc0>)
 800d370:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d372:	4a04      	ldr	r2, [pc, #16]	; (800d384 <prvSwitchTimerLists+0xc4>)
 800d374:	697b      	ldr	r3, [r7, #20]
 800d376:	6013      	str	r3, [r2, #0]
}
 800d378:	bf00      	nop
 800d37a:	3718      	adds	r7, #24
 800d37c:	46bd      	mov	sp, r7
 800d37e:	bd80      	pop	{r7, pc}
 800d380:	20002144 	.word	0x20002144
 800d384:	20002148 	.word	0x20002148

0800d388 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d388:	b580      	push	{r7, lr}
 800d38a:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d38c:	f000 f962 	bl	800d654 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d390:	4b12      	ldr	r3, [pc, #72]	; (800d3dc <prvCheckForValidListAndQueue+0x54>)
 800d392:	681b      	ldr	r3, [r3, #0]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d11d      	bne.n	800d3d4 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 800d398:	4811      	ldr	r0, [pc, #68]	; (800d3e0 <prvCheckForValidListAndQueue+0x58>)
 800d39a:	f7fe f935 	bl	800b608 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d39e:	4811      	ldr	r0, [pc, #68]	; (800d3e4 <prvCheckForValidListAndQueue+0x5c>)
 800d3a0:	f7fe f932 	bl	800b608 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d3a4:	4b10      	ldr	r3, [pc, #64]	; (800d3e8 <prvCheckForValidListAndQueue+0x60>)
 800d3a6:	4a0e      	ldr	r2, [pc, #56]	; (800d3e0 <prvCheckForValidListAndQueue+0x58>)
 800d3a8:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d3aa:	4b10      	ldr	r3, [pc, #64]	; (800d3ec <prvCheckForValidListAndQueue+0x64>)
 800d3ac:	4a0d      	ldr	r2, [pc, #52]	; (800d3e4 <prvCheckForValidListAndQueue+0x5c>)
 800d3ae:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800d3b0:	2200      	movs	r2, #0
 800d3b2:	210c      	movs	r1, #12
 800d3b4:	200a      	movs	r0, #10
 800d3b6:	f7fe fa43 	bl	800b840 <xQueueGenericCreate>
 800d3ba:	4603      	mov	r3, r0
 800d3bc:	4a07      	ldr	r2, [pc, #28]	; (800d3dc <prvCheckForValidListAndQueue+0x54>)
 800d3be:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d3c0:	4b06      	ldr	r3, [pc, #24]	; (800d3dc <prvCheckForValidListAndQueue+0x54>)
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d005      	beq.n	800d3d4 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d3c8:	4b04      	ldr	r3, [pc, #16]	; (800d3dc <prvCheckForValidListAndQueue+0x54>)
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	4908      	ldr	r1, [pc, #32]	; (800d3f0 <prvCheckForValidListAndQueue+0x68>)
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	f7fe fe1c 	bl	800c00c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d3d4:	f000 f96e 	bl	800d6b4 <vPortExitCritical>
}
 800d3d8:	bf00      	nop
 800d3da:	bd80      	pop	{r7, pc}
 800d3dc:	2000214c 	.word	0x2000214c
 800d3e0:	2000211c 	.word	0x2000211c
 800d3e4:	20002130 	.word	0x20002130
 800d3e8:	20002144 	.word	0x20002144
 800d3ec:	20002148 	.word	0x20002148
 800d3f0:	0800e908 	.word	0x0800e908

0800d3f4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d3f4:	b480      	push	{r7}
 800d3f6:	b085      	sub	sp, #20
 800d3f8:	af00      	add	r7, sp, #0
 800d3fa:	60f8      	str	r0, [r7, #12]
 800d3fc:	60b9      	str	r1, [r7, #8]
 800d3fe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	3b04      	subs	r3, #4
 800d404:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d40c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	3b04      	subs	r3, #4
 800d412:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d414:	68bb      	ldr	r3, [r7, #8]
 800d416:	f023 0201 	bic.w	r2, r3, #1
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	3b04      	subs	r3, #4
 800d422:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d424:	4a0c      	ldr	r2, [pc, #48]	; (800d458 <pxPortInitialiseStack+0x64>)
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	3b14      	subs	r3, #20
 800d42e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d430:	687a      	ldr	r2, [r7, #4]
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	3b04      	subs	r3, #4
 800d43a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	f06f 0202 	mvn.w	r2, #2
 800d442:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	3b20      	subs	r3, #32
 800d448:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d44a:	68fb      	ldr	r3, [r7, #12]
}
 800d44c:	4618      	mov	r0, r3
 800d44e:	3714      	adds	r7, #20
 800d450:	46bd      	mov	sp, r7
 800d452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d456:	4770      	bx	lr
 800d458:	0800d45d 	.word	0x0800d45d

0800d45c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d45c:	b480      	push	{r7}
 800d45e:	b085      	sub	sp, #20
 800d460:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d462:	2300      	movs	r3, #0
 800d464:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d466:	4b12      	ldr	r3, [pc, #72]	; (800d4b0 <prvTaskExitError+0x54>)
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d46e:	d00a      	beq.n	800d486 <prvTaskExitError+0x2a>
	__asm volatile
 800d470:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d474:	f383 8811 	msr	BASEPRI, r3
 800d478:	f3bf 8f6f 	isb	sy
 800d47c:	f3bf 8f4f 	dsb	sy
 800d480:	60fb      	str	r3, [r7, #12]
}
 800d482:	bf00      	nop
 800d484:	e7fe      	b.n	800d484 <prvTaskExitError+0x28>
	__asm volatile
 800d486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d48a:	f383 8811 	msr	BASEPRI, r3
 800d48e:	f3bf 8f6f 	isb	sy
 800d492:	f3bf 8f4f 	dsb	sy
 800d496:	60bb      	str	r3, [r7, #8]
}
 800d498:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d49a:	bf00      	nop
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d0fc      	beq.n	800d49c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d4a2:	bf00      	nop
 800d4a4:	bf00      	nop
 800d4a6:	3714      	adds	r7, #20
 800d4a8:	46bd      	mov	sp, r7
 800d4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ae:	4770      	bx	lr
 800d4b0:	20000080 	.word	0x20000080
	...

0800d4c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d4c0:	4b07      	ldr	r3, [pc, #28]	; (800d4e0 <pxCurrentTCBConst2>)
 800d4c2:	6819      	ldr	r1, [r3, #0]
 800d4c4:	6808      	ldr	r0, [r1, #0]
 800d4c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4ca:	f380 8809 	msr	PSP, r0
 800d4ce:	f3bf 8f6f 	isb	sy
 800d4d2:	f04f 0000 	mov.w	r0, #0
 800d4d6:	f380 8811 	msr	BASEPRI, r0
 800d4da:	4770      	bx	lr
 800d4dc:	f3af 8000 	nop.w

0800d4e0 <pxCurrentTCBConst2>:
 800d4e0:	20001f3c 	.word	0x20001f3c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d4e4:	bf00      	nop
 800d4e6:	bf00      	nop

0800d4e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d4e8:	4808      	ldr	r0, [pc, #32]	; (800d50c <prvPortStartFirstTask+0x24>)
 800d4ea:	6800      	ldr	r0, [r0, #0]
 800d4ec:	6800      	ldr	r0, [r0, #0]
 800d4ee:	f380 8808 	msr	MSP, r0
 800d4f2:	f04f 0000 	mov.w	r0, #0
 800d4f6:	f380 8814 	msr	CONTROL, r0
 800d4fa:	b662      	cpsie	i
 800d4fc:	b661      	cpsie	f
 800d4fe:	f3bf 8f4f 	dsb	sy
 800d502:	f3bf 8f6f 	isb	sy
 800d506:	df00      	svc	0
 800d508:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d50a:	bf00      	nop
 800d50c:	e000ed08 	.word	0xe000ed08

0800d510 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d510:	b580      	push	{r7, lr}
 800d512:	b086      	sub	sp, #24
 800d514:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d516:	4b46      	ldr	r3, [pc, #280]	; (800d630 <xPortStartScheduler+0x120>)
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	4a46      	ldr	r2, [pc, #280]	; (800d634 <xPortStartScheduler+0x124>)
 800d51c:	4293      	cmp	r3, r2
 800d51e:	d10a      	bne.n	800d536 <xPortStartScheduler+0x26>
	__asm volatile
 800d520:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d524:	f383 8811 	msr	BASEPRI, r3
 800d528:	f3bf 8f6f 	isb	sy
 800d52c:	f3bf 8f4f 	dsb	sy
 800d530:	613b      	str	r3, [r7, #16]
}
 800d532:	bf00      	nop
 800d534:	e7fe      	b.n	800d534 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d536:	4b3e      	ldr	r3, [pc, #248]	; (800d630 <xPortStartScheduler+0x120>)
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	4a3f      	ldr	r2, [pc, #252]	; (800d638 <xPortStartScheduler+0x128>)
 800d53c:	4293      	cmp	r3, r2
 800d53e:	d10a      	bne.n	800d556 <xPortStartScheduler+0x46>
	__asm volatile
 800d540:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d544:	f383 8811 	msr	BASEPRI, r3
 800d548:	f3bf 8f6f 	isb	sy
 800d54c:	f3bf 8f4f 	dsb	sy
 800d550:	60fb      	str	r3, [r7, #12]
}
 800d552:	bf00      	nop
 800d554:	e7fe      	b.n	800d554 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d556:	4b39      	ldr	r3, [pc, #228]	; (800d63c <xPortStartScheduler+0x12c>)
 800d558:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d55a:	697b      	ldr	r3, [r7, #20]
 800d55c:	781b      	ldrb	r3, [r3, #0]
 800d55e:	b2db      	uxtb	r3, r3
 800d560:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d562:	697b      	ldr	r3, [r7, #20]
 800d564:	22ff      	movs	r2, #255	; 0xff
 800d566:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d568:	697b      	ldr	r3, [r7, #20]
 800d56a:	781b      	ldrb	r3, [r3, #0]
 800d56c:	b2db      	uxtb	r3, r3
 800d56e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d570:	78fb      	ldrb	r3, [r7, #3]
 800d572:	b2db      	uxtb	r3, r3
 800d574:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d578:	b2da      	uxtb	r2, r3
 800d57a:	4b31      	ldr	r3, [pc, #196]	; (800d640 <xPortStartScheduler+0x130>)
 800d57c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d57e:	4b31      	ldr	r3, [pc, #196]	; (800d644 <xPortStartScheduler+0x134>)
 800d580:	2207      	movs	r2, #7
 800d582:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d584:	e009      	b.n	800d59a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800d586:	4b2f      	ldr	r3, [pc, #188]	; (800d644 <xPortStartScheduler+0x134>)
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	3b01      	subs	r3, #1
 800d58c:	4a2d      	ldr	r2, [pc, #180]	; (800d644 <xPortStartScheduler+0x134>)
 800d58e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d590:	78fb      	ldrb	r3, [r7, #3]
 800d592:	b2db      	uxtb	r3, r3
 800d594:	005b      	lsls	r3, r3, #1
 800d596:	b2db      	uxtb	r3, r3
 800d598:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d59a:	78fb      	ldrb	r3, [r7, #3]
 800d59c:	b2db      	uxtb	r3, r3
 800d59e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d5a2:	2b80      	cmp	r3, #128	; 0x80
 800d5a4:	d0ef      	beq.n	800d586 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d5a6:	4b27      	ldr	r3, [pc, #156]	; (800d644 <xPortStartScheduler+0x134>)
 800d5a8:	681b      	ldr	r3, [r3, #0]
 800d5aa:	f1c3 0307 	rsb	r3, r3, #7
 800d5ae:	2b04      	cmp	r3, #4
 800d5b0:	d00a      	beq.n	800d5c8 <xPortStartScheduler+0xb8>
	__asm volatile
 800d5b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5b6:	f383 8811 	msr	BASEPRI, r3
 800d5ba:	f3bf 8f6f 	isb	sy
 800d5be:	f3bf 8f4f 	dsb	sy
 800d5c2:	60bb      	str	r3, [r7, #8]
}
 800d5c4:	bf00      	nop
 800d5c6:	e7fe      	b.n	800d5c6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d5c8:	4b1e      	ldr	r3, [pc, #120]	; (800d644 <xPortStartScheduler+0x134>)
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	021b      	lsls	r3, r3, #8
 800d5ce:	4a1d      	ldr	r2, [pc, #116]	; (800d644 <xPortStartScheduler+0x134>)
 800d5d0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d5d2:	4b1c      	ldr	r3, [pc, #112]	; (800d644 <xPortStartScheduler+0x134>)
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d5da:	4a1a      	ldr	r2, [pc, #104]	; (800d644 <xPortStartScheduler+0x134>)
 800d5dc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	b2da      	uxtb	r2, r3
 800d5e2:	697b      	ldr	r3, [r7, #20]
 800d5e4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d5e6:	4b18      	ldr	r3, [pc, #96]	; (800d648 <xPortStartScheduler+0x138>)
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	4a17      	ldr	r2, [pc, #92]	; (800d648 <xPortStartScheduler+0x138>)
 800d5ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d5f0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d5f2:	4b15      	ldr	r3, [pc, #84]	; (800d648 <xPortStartScheduler+0x138>)
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	4a14      	ldr	r2, [pc, #80]	; (800d648 <xPortStartScheduler+0x138>)
 800d5f8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d5fc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d5fe:	f000 f8dd 	bl	800d7bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d602:	4b12      	ldr	r3, [pc, #72]	; (800d64c <xPortStartScheduler+0x13c>)
 800d604:	2200      	movs	r2, #0
 800d606:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d608:	f000 f8fc 	bl	800d804 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d60c:	4b10      	ldr	r3, [pc, #64]	; (800d650 <xPortStartScheduler+0x140>)
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	4a0f      	ldr	r2, [pc, #60]	; (800d650 <xPortStartScheduler+0x140>)
 800d612:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d616:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d618:	f7ff ff66 	bl	800d4e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d61c:	f7ff f886 	bl	800c72c <vTaskSwitchContext>
	prvTaskExitError();
 800d620:	f7ff ff1c 	bl	800d45c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d624:	2300      	movs	r3, #0
}
 800d626:	4618      	mov	r0, r3
 800d628:	3718      	adds	r7, #24
 800d62a:	46bd      	mov	sp, r7
 800d62c:	bd80      	pop	{r7, pc}
 800d62e:	bf00      	nop
 800d630:	e000ed00 	.word	0xe000ed00
 800d634:	410fc271 	.word	0x410fc271
 800d638:	410fc270 	.word	0x410fc270
 800d63c:	e000e400 	.word	0xe000e400
 800d640:	20002158 	.word	0x20002158
 800d644:	2000215c 	.word	0x2000215c
 800d648:	e000ed20 	.word	0xe000ed20
 800d64c:	20000080 	.word	0x20000080
 800d650:	e000ef34 	.word	0xe000ef34

0800d654 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d654:	b480      	push	{r7}
 800d656:	b083      	sub	sp, #12
 800d658:	af00      	add	r7, sp, #0
	__asm volatile
 800d65a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d65e:	f383 8811 	msr	BASEPRI, r3
 800d662:	f3bf 8f6f 	isb	sy
 800d666:	f3bf 8f4f 	dsb	sy
 800d66a:	607b      	str	r3, [r7, #4]
}
 800d66c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d66e:	4b0f      	ldr	r3, [pc, #60]	; (800d6ac <vPortEnterCritical+0x58>)
 800d670:	681b      	ldr	r3, [r3, #0]
 800d672:	3301      	adds	r3, #1
 800d674:	4a0d      	ldr	r2, [pc, #52]	; (800d6ac <vPortEnterCritical+0x58>)
 800d676:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d678:	4b0c      	ldr	r3, [pc, #48]	; (800d6ac <vPortEnterCritical+0x58>)
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	2b01      	cmp	r3, #1
 800d67e:	d10f      	bne.n	800d6a0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d680:	4b0b      	ldr	r3, [pc, #44]	; (800d6b0 <vPortEnterCritical+0x5c>)
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	b2db      	uxtb	r3, r3
 800d686:	2b00      	cmp	r3, #0
 800d688:	d00a      	beq.n	800d6a0 <vPortEnterCritical+0x4c>
	__asm volatile
 800d68a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d68e:	f383 8811 	msr	BASEPRI, r3
 800d692:	f3bf 8f6f 	isb	sy
 800d696:	f3bf 8f4f 	dsb	sy
 800d69a:	603b      	str	r3, [r7, #0]
}
 800d69c:	bf00      	nop
 800d69e:	e7fe      	b.n	800d69e <vPortEnterCritical+0x4a>
	}
}
 800d6a0:	bf00      	nop
 800d6a2:	370c      	adds	r7, #12
 800d6a4:	46bd      	mov	sp, r7
 800d6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6aa:	4770      	bx	lr
 800d6ac:	20000080 	.word	0x20000080
 800d6b0:	e000ed04 	.word	0xe000ed04

0800d6b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d6b4:	b480      	push	{r7}
 800d6b6:	b083      	sub	sp, #12
 800d6b8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d6ba:	4b12      	ldr	r3, [pc, #72]	; (800d704 <vPortExitCritical+0x50>)
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d10a      	bne.n	800d6d8 <vPortExitCritical+0x24>
	__asm volatile
 800d6c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6c6:	f383 8811 	msr	BASEPRI, r3
 800d6ca:	f3bf 8f6f 	isb	sy
 800d6ce:	f3bf 8f4f 	dsb	sy
 800d6d2:	607b      	str	r3, [r7, #4]
}
 800d6d4:	bf00      	nop
 800d6d6:	e7fe      	b.n	800d6d6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d6d8:	4b0a      	ldr	r3, [pc, #40]	; (800d704 <vPortExitCritical+0x50>)
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	3b01      	subs	r3, #1
 800d6de:	4a09      	ldr	r2, [pc, #36]	; (800d704 <vPortExitCritical+0x50>)
 800d6e0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d6e2:	4b08      	ldr	r3, [pc, #32]	; (800d704 <vPortExitCritical+0x50>)
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d105      	bne.n	800d6f6 <vPortExitCritical+0x42>
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d6ee:	683b      	ldr	r3, [r7, #0]
 800d6f0:	f383 8811 	msr	BASEPRI, r3
}
 800d6f4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d6f6:	bf00      	nop
 800d6f8:	370c      	adds	r7, #12
 800d6fa:	46bd      	mov	sp, r7
 800d6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d700:	4770      	bx	lr
 800d702:	bf00      	nop
 800d704:	20000080 	.word	0x20000080
	...

0800d710 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d710:	f3ef 8009 	mrs	r0, PSP
 800d714:	f3bf 8f6f 	isb	sy
 800d718:	4b15      	ldr	r3, [pc, #84]	; (800d770 <pxCurrentTCBConst>)
 800d71a:	681a      	ldr	r2, [r3, #0]
 800d71c:	f01e 0f10 	tst.w	lr, #16
 800d720:	bf08      	it	eq
 800d722:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d726:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d72a:	6010      	str	r0, [r2, #0]
 800d72c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d730:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d734:	f380 8811 	msr	BASEPRI, r0
 800d738:	f3bf 8f4f 	dsb	sy
 800d73c:	f3bf 8f6f 	isb	sy
 800d740:	f7fe fff4 	bl	800c72c <vTaskSwitchContext>
 800d744:	f04f 0000 	mov.w	r0, #0
 800d748:	f380 8811 	msr	BASEPRI, r0
 800d74c:	bc09      	pop	{r0, r3}
 800d74e:	6819      	ldr	r1, [r3, #0]
 800d750:	6808      	ldr	r0, [r1, #0]
 800d752:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d756:	f01e 0f10 	tst.w	lr, #16
 800d75a:	bf08      	it	eq
 800d75c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d760:	f380 8809 	msr	PSP, r0
 800d764:	f3bf 8f6f 	isb	sy
 800d768:	4770      	bx	lr
 800d76a:	bf00      	nop
 800d76c:	f3af 8000 	nop.w

0800d770 <pxCurrentTCBConst>:
 800d770:	20001f3c 	.word	0x20001f3c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d774:	bf00      	nop
 800d776:	bf00      	nop

0800d778 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d778:	b580      	push	{r7, lr}
 800d77a:	b082      	sub	sp, #8
 800d77c:	af00      	add	r7, sp, #0
	__asm volatile
 800d77e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d782:	f383 8811 	msr	BASEPRI, r3
 800d786:	f3bf 8f6f 	isb	sy
 800d78a:	f3bf 8f4f 	dsb	sy
 800d78e:	607b      	str	r3, [r7, #4]
}
 800d790:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d792:	f7fe ff13 	bl	800c5bc <xTaskIncrementTick>
 800d796:	4603      	mov	r3, r0
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d003      	beq.n	800d7a4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d79c:	4b06      	ldr	r3, [pc, #24]	; (800d7b8 <SysTick_Handler+0x40>)
 800d79e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d7a2:	601a      	str	r2, [r3, #0]
 800d7a4:	2300      	movs	r3, #0
 800d7a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d7a8:	683b      	ldr	r3, [r7, #0]
 800d7aa:	f383 8811 	msr	BASEPRI, r3
}
 800d7ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d7b0:	bf00      	nop
 800d7b2:	3708      	adds	r7, #8
 800d7b4:	46bd      	mov	sp, r7
 800d7b6:	bd80      	pop	{r7, pc}
 800d7b8:	e000ed04 	.word	0xe000ed04

0800d7bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d7bc:	b480      	push	{r7}
 800d7be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d7c0:	4b0b      	ldr	r3, [pc, #44]	; (800d7f0 <vPortSetupTimerInterrupt+0x34>)
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d7c6:	4b0b      	ldr	r3, [pc, #44]	; (800d7f4 <vPortSetupTimerInterrupt+0x38>)
 800d7c8:	2200      	movs	r2, #0
 800d7ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d7cc:	4b0a      	ldr	r3, [pc, #40]	; (800d7f8 <vPortSetupTimerInterrupt+0x3c>)
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	4a0a      	ldr	r2, [pc, #40]	; (800d7fc <vPortSetupTimerInterrupt+0x40>)
 800d7d2:	fba2 2303 	umull	r2, r3, r2, r3
 800d7d6:	099b      	lsrs	r3, r3, #6
 800d7d8:	4a09      	ldr	r2, [pc, #36]	; (800d800 <vPortSetupTimerInterrupt+0x44>)
 800d7da:	3b01      	subs	r3, #1
 800d7dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d7de:	4b04      	ldr	r3, [pc, #16]	; (800d7f0 <vPortSetupTimerInterrupt+0x34>)
 800d7e0:	2207      	movs	r2, #7
 800d7e2:	601a      	str	r2, [r3, #0]
}
 800d7e4:	bf00      	nop
 800d7e6:	46bd      	mov	sp, r7
 800d7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ec:	4770      	bx	lr
 800d7ee:	bf00      	nop
 800d7f0:	e000e010 	.word	0xe000e010
 800d7f4:	e000e018 	.word	0xe000e018
 800d7f8:	20000058 	.word	0x20000058
 800d7fc:	10624dd3 	.word	0x10624dd3
 800d800:	e000e014 	.word	0xe000e014

0800d804 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d804:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d814 <vPortEnableVFP+0x10>
 800d808:	6801      	ldr	r1, [r0, #0]
 800d80a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d80e:	6001      	str	r1, [r0, #0]
 800d810:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d812:	bf00      	nop
 800d814:	e000ed88 	.word	0xe000ed88

0800d818 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d818:	b480      	push	{r7}
 800d81a:	b085      	sub	sp, #20
 800d81c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d81e:	f3ef 8305 	mrs	r3, IPSR
 800d822:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	2b0f      	cmp	r3, #15
 800d828:	d914      	bls.n	800d854 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d82a:	4a17      	ldr	r2, [pc, #92]	; (800d888 <vPortValidateInterruptPriority+0x70>)
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	4413      	add	r3, r2
 800d830:	781b      	ldrb	r3, [r3, #0]
 800d832:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d834:	4b15      	ldr	r3, [pc, #84]	; (800d88c <vPortValidateInterruptPriority+0x74>)
 800d836:	781b      	ldrb	r3, [r3, #0]
 800d838:	7afa      	ldrb	r2, [r7, #11]
 800d83a:	429a      	cmp	r2, r3
 800d83c:	d20a      	bcs.n	800d854 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d83e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d842:	f383 8811 	msr	BASEPRI, r3
 800d846:	f3bf 8f6f 	isb	sy
 800d84a:	f3bf 8f4f 	dsb	sy
 800d84e:	607b      	str	r3, [r7, #4]
}
 800d850:	bf00      	nop
 800d852:	e7fe      	b.n	800d852 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d854:	4b0e      	ldr	r3, [pc, #56]	; (800d890 <vPortValidateInterruptPriority+0x78>)
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d85c:	4b0d      	ldr	r3, [pc, #52]	; (800d894 <vPortValidateInterruptPriority+0x7c>)
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	429a      	cmp	r2, r3
 800d862:	d90a      	bls.n	800d87a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d864:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d868:	f383 8811 	msr	BASEPRI, r3
 800d86c:	f3bf 8f6f 	isb	sy
 800d870:	f3bf 8f4f 	dsb	sy
 800d874:	603b      	str	r3, [r7, #0]
}
 800d876:	bf00      	nop
 800d878:	e7fe      	b.n	800d878 <vPortValidateInterruptPriority+0x60>
	}
 800d87a:	bf00      	nop
 800d87c:	3714      	adds	r7, #20
 800d87e:	46bd      	mov	sp, r7
 800d880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d884:	4770      	bx	lr
 800d886:	bf00      	nop
 800d888:	e000e3f0 	.word	0xe000e3f0
 800d88c:	20002158 	.word	0x20002158
 800d890:	e000ed0c 	.word	0xe000ed0c
 800d894:	2000215c 	.word	0x2000215c

0800d898 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d898:	b580      	push	{r7, lr}
 800d89a:	b08a      	sub	sp, #40	; 0x28
 800d89c:	af00      	add	r7, sp, #0
 800d89e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d8a0:	2300      	movs	r3, #0
 800d8a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d8a4:	f7fe fdd0 	bl	800c448 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d8a8:	4b58      	ldr	r3, [pc, #352]	; (800da0c <pvPortMalloc+0x174>)
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d101      	bne.n	800d8b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d8b0:	f000 f910 	bl	800dad4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d8b4:	4b56      	ldr	r3, [pc, #344]	; (800da10 <pvPortMalloc+0x178>)
 800d8b6:	681a      	ldr	r2, [r3, #0]
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	4013      	ands	r3, r2
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	f040 808e 	bne.w	800d9de <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d01d      	beq.n	800d904 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d8c8:	2208      	movs	r2, #8
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	4413      	add	r3, r2
 800d8ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	f003 0307 	and.w	r3, r3, #7
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d014      	beq.n	800d904 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	f023 0307 	bic.w	r3, r3, #7
 800d8e0:	3308      	adds	r3, #8
 800d8e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	f003 0307 	and.w	r3, r3, #7
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d00a      	beq.n	800d904 <pvPortMalloc+0x6c>
	__asm volatile
 800d8ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8f2:	f383 8811 	msr	BASEPRI, r3
 800d8f6:	f3bf 8f6f 	isb	sy
 800d8fa:	f3bf 8f4f 	dsb	sy
 800d8fe:	617b      	str	r3, [r7, #20]
}
 800d900:	bf00      	nop
 800d902:	e7fe      	b.n	800d902 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	2b00      	cmp	r3, #0
 800d908:	d069      	beq.n	800d9de <pvPortMalloc+0x146>
 800d90a:	4b42      	ldr	r3, [pc, #264]	; (800da14 <pvPortMalloc+0x17c>)
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	687a      	ldr	r2, [r7, #4]
 800d910:	429a      	cmp	r2, r3
 800d912:	d864      	bhi.n	800d9de <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d914:	4b40      	ldr	r3, [pc, #256]	; (800da18 <pvPortMalloc+0x180>)
 800d916:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d918:	4b3f      	ldr	r3, [pc, #252]	; (800da18 <pvPortMalloc+0x180>)
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d91e:	e004      	b.n	800d92a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d922:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d92a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d92c:	685b      	ldr	r3, [r3, #4]
 800d92e:	687a      	ldr	r2, [r7, #4]
 800d930:	429a      	cmp	r2, r3
 800d932:	d903      	bls.n	800d93c <pvPortMalloc+0xa4>
 800d934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d1f1      	bne.n	800d920 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d93c:	4b33      	ldr	r3, [pc, #204]	; (800da0c <pvPortMalloc+0x174>)
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d942:	429a      	cmp	r2, r3
 800d944:	d04b      	beq.n	800d9de <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d946:	6a3b      	ldr	r3, [r7, #32]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	2208      	movs	r2, #8
 800d94c:	4413      	add	r3, r2
 800d94e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d952:	681a      	ldr	r2, [r3, #0]
 800d954:	6a3b      	ldr	r3, [r7, #32]
 800d956:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d95a:	685a      	ldr	r2, [r3, #4]
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	1ad2      	subs	r2, r2, r3
 800d960:	2308      	movs	r3, #8
 800d962:	005b      	lsls	r3, r3, #1
 800d964:	429a      	cmp	r2, r3
 800d966:	d91f      	bls.n	800d9a8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d968:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	4413      	add	r3, r2
 800d96e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d970:	69bb      	ldr	r3, [r7, #24]
 800d972:	f003 0307 	and.w	r3, r3, #7
 800d976:	2b00      	cmp	r3, #0
 800d978:	d00a      	beq.n	800d990 <pvPortMalloc+0xf8>
	__asm volatile
 800d97a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d97e:	f383 8811 	msr	BASEPRI, r3
 800d982:	f3bf 8f6f 	isb	sy
 800d986:	f3bf 8f4f 	dsb	sy
 800d98a:	613b      	str	r3, [r7, #16]
}
 800d98c:	bf00      	nop
 800d98e:	e7fe      	b.n	800d98e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d992:	685a      	ldr	r2, [r3, #4]
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	1ad2      	subs	r2, r2, r3
 800d998:	69bb      	ldr	r3, [r7, #24]
 800d99a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d99c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d99e:	687a      	ldr	r2, [r7, #4]
 800d9a0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d9a2:	69b8      	ldr	r0, [r7, #24]
 800d9a4:	f000 f8f8 	bl	800db98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d9a8:	4b1a      	ldr	r3, [pc, #104]	; (800da14 <pvPortMalloc+0x17c>)
 800d9aa:	681a      	ldr	r2, [r3, #0]
 800d9ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9ae:	685b      	ldr	r3, [r3, #4]
 800d9b0:	1ad3      	subs	r3, r2, r3
 800d9b2:	4a18      	ldr	r2, [pc, #96]	; (800da14 <pvPortMalloc+0x17c>)
 800d9b4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d9b6:	4b17      	ldr	r3, [pc, #92]	; (800da14 <pvPortMalloc+0x17c>)
 800d9b8:	681a      	ldr	r2, [r3, #0]
 800d9ba:	4b18      	ldr	r3, [pc, #96]	; (800da1c <pvPortMalloc+0x184>)
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	429a      	cmp	r2, r3
 800d9c0:	d203      	bcs.n	800d9ca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d9c2:	4b14      	ldr	r3, [pc, #80]	; (800da14 <pvPortMalloc+0x17c>)
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	4a15      	ldr	r2, [pc, #84]	; (800da1c <pvPortMalloc+0x184>)
 800d9c8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d9ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9cc:	685a      	ldr	r2, [r3, #4]
 800d9ce:	4b10      	ldr	r3, [pc, #64]	; (800da10 <pvPortMalloc+0x178>)
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	431a      	orrs	r2, r3
 800d9d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9d6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d9d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9da:	2200      	movs	r2, #0
 800d9dc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d9de:	f7fe fd41 	bl	800c464 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d9e2:	69fb      	ldr	r3, [r7, #28]
 800d9e4:	f003 0307 	and.w	r3, r3, #7
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d00a      	beq.n	800da02 <pvPortMalloc+0x16a>
	__asm volatile
 800d9ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9f0:	f383 8811 	msr	BASEPRI, r3
 800d9f4:	f3bf 8f6f 	isb	sy
 800d9f8:	f3bf 8f4f 	dsb	sy
 800d9fc:	60fb      	str	r3, [r7, #12]
}
 800d9fe:	bf00      	nop
 800da00:	e7fe      	b.n	800da00 <pvPortMalloc+0x168>
	return pvReturn;
 800da02:	69fb      	ldr	r3, [r7, #28]
}
 800da04:	4618      	mov	r0, r3
 800da06:	3728      	adds	r7, #40	; 0x28
 800da08:	46bd      	mov	sp, r7
 800da0a:	bd80      	pop	{r7, pc}
 800da0c:	20014d68 	.word	0x20014d68
 800da10:	20014d74 	.word	0x20014d74
 800da14:	20014d6c 	.word	0x20014d6c
 800da18:	20014d60 	.word	0x20014d60
 800da1c:	20014d70 	.word	0x20014d70

0800da20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800da20:	b580      	push	{r7, lr}
 800da22:	b086      	sub	sp, #24
 800da24:	af00      	add	r7, sp, #0
 800da26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d048      	beq.n	800dac4 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800da32:	2308      	movs	r3, #8
 800da34:	425b      	negs	r3, r3
 800da36:	697a      	ldr	r2, [r7, #20]
 800da38:	4413      	add	r3, r2
 800da3a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800da3c:	697b      	ldr	r3, [r7, #20]
 800da3e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800da40:	693b      	ldr	r3, [r7, #16]
 800da42:	685a      	ldr	r2, [r3, #4]
 800da44:	4b21      	ldr	r3, [pc, #132]	; (800dacc <vPortFree+0xac>)
 800da46:	681b      	ldr	r3, [r3, #0]
 800da48:	4013      	ands	r3, r2
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d10a      	bne.n	800da64 <vPortFree+0x44>
	__asm volatile
 800da4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da52:	f383 8811 	msr	BASEPRI, r3
 800da56:	f3bf 8f6f 	isb	sy
 800da5a:	f3bf 8f4f 	dsb	sy
 800da5e:	60fb      	str	r3, [r7, #12]
}
 800da60:	bf00      	nop
 800da62:	e7fe      	b.n	800da62 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800da64:	693b      	ldr	r3, [r7, #16]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d00a      	beq.n	800da82 <vPortFree+0x62>
	__asm volatile
 800da6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da70:	f383 8811 	msr	BASEPRI, r3
 800da74:	f3bf 8f6f 	isb	sy
 800da78:	f3bf 8f4f 	dsb	sy
 800da7c:	60bb      	str	r3, [r7, #8]
}
 800da7e:	bf00      	nop
 800da80:	e7fe      	b.n	800da80 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800da82:	693b      	ldr	r3, [r7, #16]
 800da84:	685a      	ldr	r2, [r3, #4]
 800da86:	4b11      	ldr	r3, [pc, #68]	; (800dacc <vPortFree+0xac>)
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	4013      	ands	r3, r2
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d019      	beq.n	800dac4 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800da90:	693b      	ldr	r3, [r7, #16]
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	2b00      	cmp	r3, #0
 800da96:	d115      	bne.n	800dac4 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800da98:	693b      	ldr	r3, [r7, #16]
 800da9a:	685a      	ldr	r2, [r3, #4]
 800da9c:	4b0b      	ldr	r3, [pc, #44]	; (800dacc <vPortFree+0xac>)
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	43db      	mvns	r3, r3
 800daa2:	401a      	ands	r2, r3
 800daa4:	693b      	ldr	r3, [r7, #16]
 800daa6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800daa8:	f7fe fcce 	bl	800c448 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800daac:	693b      	ldr	r3, [r7, #16]
 800daae:	685a      	ldr	r2, [r3, #4]
 800dab0:	4b07      	ldr	r3, [pc, #28]	; (800dad0 <vPortFree+0xb0>)
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	4413      	add	r3, r2
 800dab6:	4a06      	ldr	r2, [pc, #24]	; (800dad0 <vPortFree+0xb0>)
 800dab8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800daba:	6938      	ldr	r0, [r7, #16]
 800dabc:	f000 f86c 	bl	800db98 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800dac0:	f7fe fcd0 	bl	800c464 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800dac4:	bf00      	nop
 800dac6:	3718      	adds	r7, #24
 800dac8:	46bd      	mov	sp, r7
 800daca:	bd80      	pop	{r7, pc}
 800dacc:	20014d74 	.word	0x20014d74
 800dad0:	20014d6c 	.word	0x20014d6c

0800dad4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800dad4:	b480      	push	{r7}
 800dad6:	b085      	sub	sp, #20
 800dad8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800dada:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800dade:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800dae0:	4b27      	ldr	r3, [pc, #156]	; (800db80 <prvHeapInit+0xac>)
 800dae2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	f003 0307 	and.w	r3, r3, #7
 800daea:	2b00      	cmp	r3, #0
 800daec:	d00c      	beq.n	800db08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	3307      	adds	r3, #7
 800daf2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	f023 0307 	bic.w	r3, r3, #7
 800dafa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800dafc:	68ba      	ldr	r2, [r7, #8]
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	1ad3      	subs	r3, r2, r3
 800db02:	4a1f      	ldr	r2, [pc, #124]	; (800db80 <prvHeapInit+0xac>)
 800db04:	4413      	add	r3, r2
 800db06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800db08:	68fb      	ldr	r3, [r7, #12]
 800db0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800db0c:	4a1d      	ldr	r2, [pc, #116]	; (800db84 <prvHeapInit+0xb0>)
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800db12:	4b1c      	ldr	r3, [pc, #112]	; (800db84 <prvHeapInit+0xb0>)
 800db14:	2200      	movs	r2, #0
 800db16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	68ba      	ldr	r2, [r7, #8]
 800db1c:	4413      	add	r3, r2
 800db1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800db20:	2208      	movs	r2, #8
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	1a9b      	subs	r3, r3, r2
 800db26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800db28:	68fb      	ldr	r3, [r7, #12]
 800db2a:	f023 0307 	bic.w	r3, r3, #7
 800db2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	4a15      	ldr	r2, [pc, #84]	; (800db88 <prvHeapInit+0xb4>)
 800db34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800db36:	4b14      	ldr	r3, [pc, #80]	; (800db88 <prvHeapInit+0xb4>)
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	2200      	movs	r2, #0
 800db3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800db3e:	4b12      	ldr	r3, [pc, #72]	; (800db88 <prvHeapInit+0xb4>)
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	2200      	movs	r2, #0
 800db44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800db4a:	683b      	ldr	r3, [r7, #0]
 800db4c:	68fa      	ldr	r2, [r7, #12]
 800db4e:	1ad2      	subs	r2, r2, r3
 800db50:	683b      	ldr	r3, [r7, #0]
 800db52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800db54:	4b0c      	ldr	r3, [pc, #48]	; (800db88 <prvHeapInit+0xb4>)
 800db56:	681a      	ldr	r2, [r3, #0]
 800db58:	683b      	ldr	r3, [r7, #0]
 800db5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800db5c:	683b      	ldr	r3, [r7, #0]
 800db5e:	685b      	ldr	r3, [r3, #4]
 800db60:	4a0a      	ldr	r2, [pc, #40]	; (800db8c <prvHeapInit+0xb8>)
 800db62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800db64:	683b      	ldr	r3, [r7, #0]
 800db66:	685b      	ldr	r3, [r3, #4]
 800db68:	4a09      	ldr	r2, [pc, #36]	; (800db90 <prvHeapInit+0xbc>)
 800db6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800db6c:	4b09      	ldr	r3, [pc, #36]	; (800db94 <prvHeapInit+0xc0>)
 800db6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800db72:	601a      	str	r2, [r3, #0]
}
 800db74:	bf00      	nop
 800db76:	3714      	adds	r7, #20
 800db78:	46bd      	mov	sp, r7
 800db7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db7e:	4770      	bx	lr
 800db80:	20002160 	.word	0x20002160
 800db84:	20014d60 	.word	0x20014d60
 800db88:	20014d68 	.word	0x20014d68
 800db8c:	20014d70 	.word	0x20014d70
 800db90:	20014d6c 	.word	0x20014d6c
 800db94:	20014d74 	.word	0x20014d74

0800db98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800db98:	b480      	push	{r7}
 800db9a:	b085      	sub	sp, #20
 800db9c:	af00      	add	r7, sp, #0
 800db9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800dba0:	4b28      	ldr	r3, [pc, #160]	; (800dc44 <prvInsertBlockIntoFreeList+0xac>)
 800dba2:	60fb      	str	r3, [r7, #12]
 800dba4:	e002      	b.n	800dbac <prvInsertBlockIntoFreeList+0x14>
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	60fb      	str	r3, [r7, #12]
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	687a      	ldr	r2, [r7, #4]
 800dbb2:	429a      	cmp	r2, r3
 800dbb4:	d8f7      	bhi.n	800dba6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	685b      	ldr	r3, [r3, #4]
 800dbbe:	68ba      	ldr	r2, [r7, #8]
 800dbc0:	4413      	add	r3, r2
 800dbc2:	687a      	ldr	r2, [r7, #4]
 800dbc4:	429a      	cmp	r2, r3
 800dbc6:	d108      	bne.n	800dbda <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	685a      	ldr	r2, [r3, #4]
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	685b      	ldr	r3, [r3, #4]
 800dbd0:	441a      	add	r2, r3
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	685b      	ldr	r3, [r3, #4]
 800dbe2:	68ba      	ldr	r2, [r7, #8]
 800dbe4:	441a      	add	r2, r3
 800dbe6:	68fb      	ldr	r3, [r7, #12]
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	429a      	cmp	r2, r3
 800dbec:	d118      	bne.n	800dc20 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	681a      	ldr	r2, [r3, #0]
 800dbf2:	4b15      	ldr	r3, [pc, #84]	; (800dc48 <prvInsertBlockIntoFreeList+0xb0>)
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	429a      	cmp	r2, r3
 800dbf8:	d00d      	beq.n	800dc16 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	685a      	ldr	r2, [r3, #4]
 800dbfe:	68fb      	ldr	r3, [r7, #12]
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	685b      	ldr	r3, [r3, #4]
 800dc04:	441a      	add	r2, r3
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	681a      	ldr	r2, [r3, #0]
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	601a      	str	r2, [r3, #0]
 800dc14:	e008      	b.n	800dc28 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800dc16:	4b0c      	ldr	r3, [pc, #48]	; (800dc48 <prvInsertBlockIntoFreeList+0xb0>)
 800dc18:	681a      	ldr	r2, [r3, #0]
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	601a      	str	r2, [r3, #0]
 800dc1e:	e003      	b.n	800dc28 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	681a      	ldr	r2, [r3, #0]
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800dc28:	68fa      	ldr	r2, [r7, #12]
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	429a      	cmp	r2, r3
 800dc2e:	d002      	beq.n	800dc36 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	687a      	ldr	r2, [r7, #4]
 800dc34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dc36:	bf00      	nop
 800dc38:	3714      	adds	r7, #20
 800dc3a:	46bd      	mov	sp, r7
 800dc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc40:	4770      	bx	lr
 800dc42:	bf00      	nop
 800dc44:	20014d60 	.word	0x20014d60
 800dc48:	20014d68 	.word	0x20014d68

0800dc4c <__errno>:
 800dc4c:	4b01      	ldr	r3, [pc, #4]	; (800dc54 <__errno+0x8>)
 800dc4e:	6818      	ldr	r0, [r3, #0]
 800dc50:	4770      	bx	lr
 800dc52:	bf00      	nop
 800dc54:	20000084 	.word	0x20000084

0800dc58 <__libc_init_array>:
 800dc58:	b570      	push	{r4, r5, r6, lr}
 800dc5a:	4d0d      	ldr	r5, [pc, #52]	; (800dc90 <__libc_init_array+0x38>)
 800dc5c:	4c0d      	ldr	r4, [pc, #52]	; (800dc94 <__libc_init_array+0x3c>)
 800dc5e:	1b64      	subs	r4, r4, r5
 800dc60:	10a4      	asrs	r4, r4, #2
 800dc62:	2600      	movs	r6, #0
 800dc64:	42a6      	cmp	r6, r4
 800dc66:	d109      	bne.n	800dc7c <__libc_init_array+0x24>
 800dc68:	4d0b      	ldr	r5, [pc, #44]	; (800dc98 <__libc_init_array+0x40>)
 800dc6a:	4c0c      	ldr	r4, [pc, #48]	; (800dc9c <__libc_init_array+0x44>)
 800dc6c:	f000 fcb6 	bl	800e5dc <_init>
 800dc70:	1b64      	subs	r4, r4, r5
 800dc72:	10a4      	asrs	r4, r4, #2
 800dc74:	2600      	movs	r6, #0
 800dc76:	42a6      	cmp	r6, r4
 800dc78:	d105      	bne.n	800dc86 <__libc_init_array+0x2e>
 800dc7a:	bd70      	pop	{r4, r5, r6, pc}
 800dc7c:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc80:	4798      	blx	r3
 800dc82:	3601      	adds	r6, #1
 800dc84:	e7ee      	b.n	800dc64 <__libc_init_array+0xc>
 800dc86:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc8a:	4798      	blx	r3
 800dc8c:	3601      	adds	r6, #1
 800dc8e:	e7f2      	b.n	800dc76 <__libc_init_array+0x1e>
 800dc90:	0800ec2c 	.word	0x0800ec2c
 800dc94:	0800ec2c 	.word	0x0800ec2c
 800dc98:	0800ec2c 	.word	0x0800ec2c
 800dc9c:	0800ec30 	.word	0x0800ec30

0800dca0 <memcpy>:
 800dca0:	440a      	add	r2, r1
 800dca2:	4291      	cmp	r1, r2
 800dca4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800dca8:	d100      	bne.n	800dcac <memcpy+0xc>
 800dcaa:	4770      	bx	lr
 800dcac:	b510      	push	{r4, lr}
 800dcae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dcb2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dcb6:	4291      	cmp	r1, r2
 800dcb8:	d1f9      	bne.n	800dcae <memcpy+0xe>
 800dcba:	bd10      	pop	{r4, pc}

0800dcbc <memset>:
 800dcbc:	4402      	add	r2, r0
 800dcbe:	4603      	mov	r3, r0
 800dcc0:	4293      	cmp	r3, r2
 800dcc2:	d100      	bne.n	800dcc6 <memset+0xa>
 800dcc4:	4770      	bx	lr
 800dcc6:	f803 1b01 	strb.w	r1, [r3], #1
 800dcca:	e7f9      	b.n	800dcc0 <memset+0x4>

0800dccc <siprintf>:
 800dccc:	b40e      	push	{r1, r2, r3}
 800dcce:	b500      	push	{lr}
 800dcd0:	b09c      	sub	sp, #112	; 0x70
 800dcd2:	ab1d      	add	r3, sp, #116	; 0x74
 800dcd4:	9002      	str	r0, [sp, #8]
 800dcd6:	9006      	str	r0, [sp, #24]
 800dcd8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800dcdc:	4809      	ldr	r0, [pc, #36]	; (800dd04 <siprintf+0x38>)
 800dcde:	9107      	str	r1, [sp, #28]
 800dce0:	9104      	str	r1, [sp, #16]
 800dce2:	4909      	ldr	r1, [pc, #36]	; (800dd08 <siprintf+0x3c>)
 800dce4:	f853 2b04 	ldr.w	r2, [r3], #4
 800dce8:	9105      	str	r1, [sp, #20]
 800dcea:	6800      	ldr	r0, [r0, #0]
 800dcec:	9301      	str	r3, [sp, #4]
 800dcee:	a902      	add	r1, sp, #8
 800dcf0:	f000 f890 	bl	800de14 <_svfiprintf_r>
 800dcf4:	9b02      	ldr	r3, [sp, #8]
 800dcf6:	2200      	movs	r2, #0
 800dcf8:	701a      	strb	r2, [r3, #0]
 800dcfa:	b01c      	add	sp, #112	; 0x70
 800dcfc:	f85d eb04 	ldr.w	lr, [sp], #4
 800dd00:	b003      	add	sp, #12
 800dd02:	4770      	bx	lr
 800dd04:	20000084 	.word	0x20000084
 800dd08:	ffff0208 	.word	0xffff0208

0800dd0c <strncpy>:
 800dd0c:	b510      	push	{r4, lr}
 800dd0e:	3901      	subs	r1, #1
 800dd10:	4603      	mov	r3, r0
 800dd12:	b132      	cbz	r2, 800dd22 <strncpy+0x16>
 800dd14:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800dd18:	f803 4b01 	strb.w	r4, [r3], #1
 800dd1c:	3a01      	subs	r2, #1
 800dd1e:	2c00      	cmp	r4, #0
 800dd20:	d1f7      	bne.n	800dd12 <strncpy+0x6>
 800dd22:	441a      	add	r2, r3
 800dd24:	2100      	movs	r1, #0
 800dd26:	4293      	cmp	r3, r2
 800dd28:	d100      	bne.n	800dd2c <strncpy+0x20>
 800dd2a:	bd10      	pop	{r4, pc}
 800dd2c:	f803 1b01 	strb.w	r1, [r3], #1
 800dd30:	e7f9      	b.n	800dd26 <strncpy+0x1a>

0800dd32 <strstr>:
 800dd32:	780a      	ldrb	r2, [r1, #0]
 800dd34:	b570      	push	{r4, r5, r6, lr}
 800dd36:	b96a      	cbnz	r2, 800dd54 <strstr+0x22>
 800dd38:	bd70      	pop	{r4, r5, r6, pc}
 800dd3a:	429a      	cmp	r2, r3
 800dd3c:	d109      	bne.n	800dd52 <strstr+0x20>
 800dd3e:	460c      	mov	r4, r1
 800dd40:	4605      	mov	r5, r0
 800dd42:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d0f6      	beq.n	800dd38 <strstr+0x6>
 800dd4a:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800dd4e:	429e      	cmp	r6, r3
 800dd50:	d0f7      	beq.n	800dd42 <strstr+0x10>
 800dd52:	3001      	adds	r0, #1
 800dd54:	7803      	ldrb	r3, [r0, #0]
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d1ef      	bne.n	800dd3a <strstr+0x8>
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	e7ec      	b.n	800dd38 <strstr+0x6>

0800dd5e <__ssputs_r>:
 800dd5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd62:	688e      	ldr	r6, [r1, #8]
 800dd64:	429e      	cmp	r6, r3
 800dd66:	4682      	mov	sl, r0
 800dd68:	460c      	mov	r4, r1
 800dd6a:	4690      	mov	r8, r2
 800dd6c:	461f      	mov	r7, r3
 800dd6e:	d838      	bhi.n	800dde2 <__ssputs_r+0x84>
 800dd70:	898a      	ldrh	r2, [r1, #12]
 800dd72:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dd76:	d032      	beq.n	800ddde <__ssputs_r+0x80>
 800dd78:	6825      	ldr	r5, [r4, #0]
 800dd7a:	6909      	ldr	r1, [r1, #16]
 800dd7c:	eba5 0901 	sub.w	r9, r5, r1
 800dd80:	6965      	ldr	r5, [r4, #20]
 800dd82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dd86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dd8a:	3301      	adds	r3, #1
 800dd8c:	444b      	add	r3, r9
 800dd8e:	106d      	asrs	r5, r5, #1
 800dd90:	429d      	cmp	r5, r3
 800dd92:	bf38      	it	cc
 800dd94:	461d      	movcc	r5, r3
 800dd96:	0553      	lsls	r3, r2, #21
 800dd98:	d531      	bpl.n	800ddfe <__ssputs_r+0xa0>
 800dd9a:	4629      	mov	r1, r5
 800dd9c:	f000 fb54 	bl	800e448 <_malloc_r>
 800dda0:	4606      	mov	r6, r0
 800dda2:	b950      	cbnz	r0, 800ddba <__ssputs_r+0x5c>
 800dda4:	230c      	movs	r3, #12
 800dda6:	f8ca 3000 	str.w	r3, [sl]
 800ddaa:	89a3      	ldrh	r3, [r4, #12]
 800ddac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ddb0:	81a3      	strh	r3, [r4, #12]
 800ddb2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ddb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ddba:	6921      	ldr	r1, [r4, #16]
 800ddbc:	464a      	mov	r2, r9
 800ddbe:	f7ff ff6f 	bl	800dca0 <memcpy>
 800ddc2:	89a3      	ldrh	r3, [r4, #12]
 800ddc4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ddc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ddcc:	81a3      	strh	r3, [r4, #12]
 800ddce:	6126      	str	r6, [r4, #16]
 800ddd0:	6165      	str	r5, [r4, #20]
 800ddd2:	444e      	add	r6, r9
 800ddd4:	eba5 0509 	sub.w	r5, r5, r9
 800ddd8:	6026      	str	r6, [r4, #0]
 800ddda:	60a5      	str	r5, [r4, #8]
 800dddc:	463e      	mov	r6, r7
 800ddde:	42be      	cmp	r6, r7
 800dde0:	d900      	bls.n	800dde4 <__ssputs_r+0x86>
 800dde2:	463e      	mov	r6, r7
 800dde4:	6820      	ldr	r0, [r4, #0]
 800dde6:	4632      	mov	r2, r6
 800dde8:	4641      	mov	r1, r8
 800ddea:	f000 faa7 	bl	800e33c <memmove>
 800ddee:	68a3      	ldr	r3, [r4, #8]
 800ddf0:	1b9b      	subs	r3, r3, r6
 800ddf2:	60a3      	str	r3, [r4, #8]
 800ddf4:	6823      	ldr	r3, [r4, #0]
 800ddf6:	4433      	add	r3, r6
 800ddf8:	6023      	str	r3, [r4, #0]
 800ddfa:	2000      	movs	r0, #0
 800ddfc:	e7db      	b.n	800ddb6 <__ssputs_r+0x58>
 800ddfe:	462a      	mov	r2, r5
 800de00:	f000 fb96 	bl	800e530 <_realloc_r>
 800de04:	4606      	mov	r6, r0
 800de06:	2800      	cmp	r0, #0
 800de08:	d1e1      	bne.n	800ddce <__ssputs_r+0x70>
 800de0a:	6921      	ldr	r1, [r4, #16]
 800de0c:	4650      	mov	r0, sl
 800de0e:	f000 faaf 	bl	800e370 <_free_r>
 800de12:	e7c7      	b.n	800dda4 <__ssputs_r+0x46>

0800de14 <_svfiprintf_r>:
 800de14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de18:	4698      	mov	r8, r3
 800de1a:	898b      	ldrh	r3, [r1, #12]
 800de1c:	061b      	lsls	r3, r3, #24
 800de1e:	b09d      	sub	sp, #116	; 0x74
 800de20:	4607      	mov	r7, r0
 800de22:	460d      	mov	r5, r1
 800de24:	4614      	mov	r4, r2
 800de26:	d50e      	bpl.n	800de46 <_svfiprintf_r+0x32>
 800de28:	690b      	ldr	r3, [r1, #16]
 800de2a:	b963      	cbnz	r3, 800de46 <_svfiprintf_r+0x32>
 800de2c:	2140      	movs	r1, #64	; 0x40
 800de2e:	f000 fb0b 	bl	800e448 <_malloc_r>
 800de32:	6028      	str	r0, [r5, #0]
 800de34:	6128      	str	r0, [r5, #16]
 800de36:	b920      	cbnz	r0, 800de42 <_svfiprintf_r+0x2e>
 800de38:	230c      	movs	r3, #12
 800de3a:	603b      	str	r3, [r7, #0]
 800de3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800de40:	e0d1      	b.n	800dfe6 <_svfiprintf_r+0x1d2>
 800de42:	2340      	movs	r3, #64	; 0x40
 800de44:	616b      	str	r3, [r5, #20]
 800de46:	2300      	movs	r3, #0
 800de48:	9309      	str	r3, [sp, #36]	; 0x24
 800de4a:	2320      	movs	r3, #32
 800de4c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800de50:	f8cd 800c 	str.w	r8, [sp, #12]
 800de54:	2330      	movs	r3, #48	; 0x30
 800de56:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e000 <_svfiprintf_r+0x1ec>
 800de5a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800de5e:	f04f 0901 	mov.w	r9, #1
 800de62:	4623      	mov	r3, r4
 800de64:	469a      	mov	sl, r3
 800de66:	f813 2b01 	ldrb.w	r2, [r3], #1
 800de6a:	b10a      	cbz	r2, 800de70 <_svfiprintf_r+0x5c>
 800de6c:	2a25      	cmp	r2, #37	; 0x25
 800de6e:	d1f9      	bne.n	800de64 <_svfiprintf_r+0x50>
 800de70:	ebba 0b04 	subs.w	fp, sl, r4
 800de74:	d00b      	beq.n	800de8e <_svfiprintf_r+0x7a>
 800de76:	465b      	mov	r3, fp
 800de78:	4622      	mov	r2, r4
 800de7a:	4629      	mov	r1, r5
 800de7c:	4638      	mov	r0, r7
 800de7e:	f7ff ff6e 	bl	800dd5e <__ssputs_r>
 800de82:	3001      	adds	r0, #1
 800de84:	f000 80aa 	beq.w	800dfdc <_svfiprintf_r+0x1c8>
 800de88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800de8a:	445a      	add	r2, fp
 800de8c:	9209      	str	r2, [sp, #36]	; 0x24
 800de8e:	f89a 3000 	ldrb.w	r3, [sl]
 800de92:	2b00      	cmp	r3, #0
 800de94:	f000 80a2 	beq.w	800dfdc <_svfiprintf_r+0x1c8>
 800de98:	2300      	movs	r3, #0
 800de9a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800de9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dea2:	f10a 0a01 	add.w	sl, sl, #1
 800dea6:	9304      	str	r3, [sp, #16]
 800dea8:	9307      	str	r3, [sp, #28]
 800deaa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800deae:	931a      	str	r3, [sp, #104]	; 0x68
 800deb0:	4654      	mov	r4, sl
 800deb2:	2205      	movs	r2, #5
 800deb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800deb8:	4851      	ldr	r0, [pc, #324]	; (800e000 <_svfiprintf_r+0x1ec>)
 800deba:	f7f2 f991 	bl	80001e0 <memchr>
 800debe:	9a04      	ldr	r2, [sp, #16]
 800dec0:	b9d8      	cbnz	r0, 800defa <_svfiprintf_r+0xe6>
 800dec2:	06d0      	lsls	r0, r2, #27
 800dec4:	bf44      	itt	mi
 800dec6:	2320      	movmi	r3, #32
 800dec8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800decc:	0711      	lsls	r1, r2, #28
 800dece:	bf44      	itt	mi
 800ded0:	232b      	movmi	r3, #43	; 0x2b
 800ded2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ded6:	f89a 3000 	ldrb.w	r3, [sl]
 800deda:	2b2a      	cmp	r3, #42	; 0x2a
 800dedc:	d015      	beq.n	800df0a <_svfiprintf_r+0xf6>
 800dede:	9a07      	ldr	r2, [sp, #28]
 800dee0:	4654      	mov	r4, sl
 800dee2:	2000      	movs	r0, #0
 800dee4:	f04f 0c0a 	mov.w	ip, #10
 800dee8:	4621      	mov	r1, r4
 800deea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800deee:	3b30      	subs	r3, #48	; 0x30
 800def0:	2b09      	cmp	r3, #9
 800def2:	d94e      	bls.n	800df92 <_svfiprintf_r+0x17e>
 800def4:	b1b0      	cbz	r0, 800df24 <_svfiprintf_r+0x110>
 800def6:	9207      	str	r2, [sp, #28]
 800def8:	e014      	b.n	800df24 <_svfiprintf_r+0x110>
 800defa:	eba0 0308 	sub.w	r3, r0, r8
 800defe:	fa09 f303 	lsl.w	r3, r9, r3
 800df02:	4313      	orrs	r3, r2
 800df04:	9304      	str	r3, [sp, #16]
 800df06:	46a2      	mov	sl, r4
 800df08:	e7d2      	b.n	800deb0 <_svfiprintf_r+0x9c>
 800df0a:	9b03      	ldr	r3, [sp, #12]
 800df0c:	1d19      	adds	r1, r3, #4
 800df0e:	681b      	ldr	r3, [r3, #0]
 800df10:	9103      	str	r1, [sp, #12]
 800df12:	2b00      	cmp	r3, #0
 800df14:	bfbb      	ittet	lt
 800df16:	425b      	neglt	r3, r3
 800df18:	f042 0202 	orrlt.w	r2, r2, #2
 800df1c:	9307      	strge	r3, [sp, #28]
 800df1e:	9307      	strlt	r3, [sp, #28]
 800df20:	bfb8      	it	lt
 800df22:	9204      	strlt	r2, [sp, #16]
 800df24:	7823      	ldrb	r3, [r4, #0]
 800df26:	2b2e      	cmp	r3, #46	; 0x2e
 800df28:	d10c      	bne.n	800df44 <_svfiprintf_r+0x130>
 800df2a:	7863      	ldrb	r3, [r4, #1]
 800df2c:	2b2a      	cmp	r3, #42	; 0x2a
 800df2e:	d135      	bne.n	800df9c <_svfiprintf_r+0x188>
 800df30:	9b03      	ldr	r3, [sp, #12]
 800df32:	1d1a      	adds	r2, r3, #4
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	9203      	str	r2, [sp, #12]
 800df38:	2b00      	cmp	r3, #0
 800df3a:	bfb8      	it	lt
 800df3c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800df40:	3402      	adds	r4, #2
 800df42:	9305      	str	r3, [sp, #20]
 800df44:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e010 <_svfiprintf_r+0x1fc>
 800df48:	7821      	ldrb	r1, [r4, #0]
 800df4a:	2203      	movs	r2, #3
 800df4c:	4650      	mov	r0, sl
 800df4e:	f7f2 f947 	bl	80001e0 <memchr>
 800df52:	b140      	cbz	r0, 800df66 <_svfiprintf_r+0x152>
 800df54:	2340      	movs	r3, #64	; 0x40
 800df56:	eba0 000a 	sub.w	r0, r0, sl
 800df5a:	fa03 f000 	lsl.w	r0, r3, r0
 800df5e:	9b04      	ldr	r3, [sp, #16]
 800df60:	4303      	orrs	r3, r0
 800df62:	3401      	adds	r4, #1
 800df64:	9304      	str	r3, [sp, #16]
 800df66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df6a:	4826      	ldr	r0, [pc, #152]	; (800e004 <_svfiprintf_r+0x1f0>)
 800df6c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800df70:	2206      	movs	r2, #6
 800df72:	f7f2 f935 	bl	80001e0 <memchr>
 800df76:	2800      	cmp	r0, #0
 800df78:	d038      	beq.n	800dfec <_svfiprintf_r+0x1d8>
 800df7a:	4b23      	ldr	r3, [pc, #140]	; (800e008 <_svfiprintf_r+0x1f4>)
 800df7c:	bb1b      	cbnz	r3, 800dfc6 <_svfiprintf_r+0x1b2>
 800df7e:	9b03      	ldr	r3, [sp, #12]
 800df80:	3307      	adds	r3, #7
 800df82:	f023 0307 	bic.w	r3, r3, #7
 800df86:	3308      	adds	r3, #8
 800df88:	9303      	str	r3, [sp, #12]
 800df8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df8c:	4433      	add	r3, r6
 800df8e:	9309      	str	r3, [sp, #36]	; 0x24
 800df90:	e767      	b.n	800de62 <_svfiprintf_r+0x4e>
 800df92:	fb0c 3202 	mla	r2, ip, r2, r3
 800df96:	460c      	mov	r4, r1
 800df98:	2001      	movs	r0, #1
 800df9a:	e7a5      	b.n	800dee8 <_svfiprintf_r+0xd4>
 800df9c:	2300      	movs	r3, #0
 800df9e:	3401      	adds	r4, #1
 800dfa0:	9305      	str	r3, [sp, #20]
 800dfa2:	4619      	mov	r1, r3
 800dfa4:	f04f 0c0a 	mov.w	ip, #10
 800dfa8:	4620      	mov	r0, r4
 800dfaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dfae:	3a30      	subs	r2, #48	; 0x30
 800dfb0:	2a09      	cmp	r2, #9
 800dfb2:	d903      	bls.n	800dfbc <_svfiprintf_r+0x1a8>
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d0c5      	beq.n	800df44 <_svfiprintf_r+0x130>
 800dfb8:	9105      	str	r1, [sp, #20]
 800dfba:	e7c3      	b.n	800df44 <_svfiprintf_r+0x130>
 800dfbc:	fb0c 2101 	mla	r1, ip, r1, r2
 800dfc0:	4604      	mov	r4, r0
 800dfc2:	2301      	movs	r3, #1
 800dfc4:	e7f0      	b.n	800dfa8 <_svfiprintf_r+0x194>
 800dfc6:	ab03      	add	r3, sp, #12
 800dfc8:	9300      	str	r3, [sp, #0]
 800dfca:	462a      	mov	r2, r5
 800dfcc:	4b0f      	ldr	r3, [pc, #60]	; (800e00c <_svfiprintf_r+0x1f8>)
 800dfce:	a904      	add	r1, sp, #16
 800dfd0:	4638      	mov	r0, r7
 800dfd2:	f3af 8000 	nop.w
 800dfd6:	1c42      	adds	r2, r0, #1
 800dfd8:	4606      	mov	r6, r0
 800dfda:	d1d6      	bne.n	800df8a <_svfiprintf_r+0x176>
 800dfdc:	89ab      	ldrh	r3, [r5, #12]
 800dfde:	065b      	lsls	r3, r3, #25
 800dfe0:	f53f af2c 	bmi.w	800de3c <_svfiprintf_r+0x28>
 800dfe4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dfe6:	b01d      	add	sp, #116	; 0x74
 800dfe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfec:	ab03      	add	r3, sp, #12
 800dfee:	9300      	str	r3, [sp, #0]
 800dff0:	462a      	mov	r2, r5
 800dff2:	4b06      	ldr	r3, [pc, #24]	; (800e00c <_svfiprintf_r+0x1f8>)
 800dff4:	a904      	add	r1, sp, #16
 800dff6:	4638      	mov	r0, r7
 800dff8:	f000 f87a 	bl	800e0f0 <_printf_i>
 800dffc:	e7eb      	b.n	800dfd6 <_svfiprintf_r+0x1c2>
 800dffe:	bf00      	nop
 800e000:	0800ebf0 	.word	0x0800ebf0
 800e004:	0800ebfa 	.word	0x0800ebfa
 800e008:	00000000 	.word	0x00000000
 800e00c:	0800dd5f 	.word	0x0800dd5f
 800e010:	0800ebf6 	.word	0x0800ebf6

0800e014 <_printf_common>:
 800e014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e018:	4616      	mov	r6, r2
 800e01a:	4699      	mov	r9, r3
 800e01c:	688a      	ldr	r2, [r1, #8]
 800e01e:	690b      	ldr	r3, [r1, #16]
 800e020:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e024:	4293      	cmp	r3, r2
 800e026:	bfb8      	it	lt
 800e028:	4613      	movlt	r3, r2
 800e02a:	6033      	str	r3, [r6, #0]
 800e02c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e030:	4607      	mov	r7, r0
 800e032:	460c      	mov	r4, r1
 800e034:	b10a      	cbz	r2, 800e03a <_printf_common+0x26>
 800e036:	3301      	adds	r3, #1
 800e038:	6033      	str	r3, [r6, #0]
 800e03a:	6823      	ldr	r3, [r4, #0]
 800e03c:	0699      	lsls	r1, r3, #26
 800e03e:	bf42      	ittt	mi
 800e040:	6833      	ldrmi	r3, [r6, #0]
 800e042:	3302      	addmi	r3, #2
 800e044:	6033      	strmi	r3, [r6, #0]
 800e046:	6825      	ldr	r5, [r4, #0]
 800e048:	f015 0506 	ands.w	r5, r5, #6
 800e04c:	d106      	bne.n	800e05c <_printf_common+0x48>
 800e04e:	f104 0a19 	add.w	sl, r4, #25
 800e052:	68e3      	ldr	r3, [r4, #12]
 800e054:	6832      	ldr	r2, [r6, #0]
 800e056:	1a9b      	subs	r3, r3, r2
 800e058:	42ab      	cmp	r3, r5
 800e05a:	dc26      	bgt.n	800e0aa <_printf_common+0x96>
 800e05c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e060:	1e13      	subs	r3, r2, #0
 800e062:	6822      	ldr	r2, [r4, #0]
 800e064:	bf18      	it	ne
 800e066:	2301      	movne	r3, #1
 800e068:	0692      	lsls	r2, r2, #26
 800e06a:	d42b      	bmi.n	800e0c4 <_printf_common+0xb0>
 800e06c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e070:	4649      	mov	r1, r9
 800e072:	4638      	mov	r0, r7
 800e074:	47c0      	blx	r8
 800e076:	3001      	adds	r0, #1
 800e078:	d01e      	beq.n	800e0b8 <_printf_common+0xa4>
 800e07a:	6823      	ldr	r3, [r4, #0]
 800e07c:	68e5      	ldr	r5, [r4, #12]
 800e07e:	6832      	ldr	r2, [r6, #0]
 800e080:	f003 0306 	and.w	r3, r3, #6
 800e084:	2b04      	cmp	r3, #4
 800e086:	bf08      	it	eq
 800e088:	1aad      	subeq	r5, r5, r2
 800e08a:	68a3      	ldr	r3, [r4, #8]
 800e08c:	6922      	ldr	r2, [r4, #16]
 800e08e:	bf0c      	ite	eq
 800e090:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e094:	2500      	movne	r5, #0
 800e096:	4293      	cmp	r3, r2
 800e098:	bfc4      	itt	gt
 800e09a:	1a9b      	subgt	r3, r3, r2
 800e09c:	18ed      	addgt	r5, r5, r3
 800e09e:	2600      	movs	r6, #0
 800e0a0:	341a      	adds	r4, #26
 800e0a2:	42b5      	cmp	r5, r6
 800e0a4:	d11a      	bne.n	800e0dc <_printf_common+0xc8>
 800e0a6:	2000      	movs	r0, #0
 800e0a8:	e008      	b.n	800e0bc <_printf_common+0xa8>
 800e0aa:	2301      	movs	r3, #1
 800e0ac:	4652      	mov	r2, sl
 800e0ae:	4649      	mov	r1, r9
 800e0b0:	4638      	mov	r0, r7
 800e0b2:	47c0      	blx	r8
 800e0b4:	3001      	adds	r0, #1
 800e0b6:	d103      	bne.n	800e0c0 <_printf_common+0xac>
 800e0b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e0bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0c0:	3501      	adds	r5, #1
 800e0c2:	e7c6      	b.n	800e052 <_printf_common+0x3e>
 800e0c4:	18e1      	adds	r1, r4, r3
 800e0c6:	1c5a      	adds	r2, r3, #1
 800e0c8:	2030      	movs	r0, #48	; 0x30
 800e0ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e0ce:	4422      	add	r2, r4
 800e0d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e0d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e0d8:	3302      	adds	r3, #2
 800e0da:	e7c7      	b.n	800e06c <_printf_common+0x58>
 800e0dc:	2301      	movs	r3, #1
 800e0de:	4622      	mov	r2, r4
 800e0e0:	4649      	mov	r1, r9
 800e0e2:	4638      	mov	r0, r7
 800e0e4:	47c0      	blx	r8
 800e0e6:	3001      	adds	r0, #1
 800e0e8:	d0e6      	beq.n	800e0b8 <_printf_common+0xa4>
 800e0ea:	3601      	adds	r6, #1
 800e0ec:	e7d9      	b.n	800e0a2 <_printf_common+0x8e>
	...

0800e0f0 <_printf_i>:
 800e0f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e0f4:	7e0f      	ldrb	r7, [r1, #24]
 800e0f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e0f8:	2f78      	cmp	r7, #120	; 0x78
 800e0fa:	4691      	mov	r9, r2
 800e0fc:	4680      	mov	r8, r0
 800e0fe:	460c      	mov	r4, r1
 800e100:	469a      	mov	sl, r3
 800e102:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e106:	d807      	bhi.n	800e118 <_printf_i+0x28>
 800e108:	2f62      	cmp	r7, #98	; 0x62
 800e10a:	d80a      	bhi.n	800e122 <_printf_i+0x32>
 800e10c:	2f00      	cmp	r7, #0
 800e10e:	f000 80d8 	beq.w	800e2c2 <_printf_i+0x1d2>
 800e112:	2f58      	cmp	r7, #88	; 0x58
 800e114:	f000 80a3 	beq.w	800e25e <_printf_i+0x16e>
 800e118:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e11c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e120:	e03a      	b.n	800e198 <_printf_i+0xa8>
 800e122:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e126:	2b15      	cmp	r3, #21
 800e128:	d8f6      	bhi.n	800e118 <_printf_i+0x28>
 800e12a:	a101      	add	r1, pc, #4	; (adr r1, 800e130 <_printf_i+0x40>)
 800e12c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e130:	0800e189 	.word	0x0800e189
 800e134:	0800e19d 	.word	0x0800e19d
 800e138:	0800e119 	.word	0x0800e119
 800e13c:	0800e119 	.word	0x0800e119
 800e140:	0800e119 	.word	0x0800e119
 800e144:	0800e119 	.word	0x0800e119
 800e148:	0800e19d 	.word	0x0800e19d
 800e14c:	0800e119 	.word	0x0800e119
 800e150:	0800e119 	.word	0x0800e119
 800e154:	0800e119 	.word	0x0800e119
 800e158:	0800e119 	.word	0x0800e119
 800e15c:	0800e2a9 	.word	0x0800e2a9
 800e160:	0800e1cd 	.word	0x0800e1cd
 800e164:	0800e28b 	.word	0x0800e28b
 800e168:	0800e119 	.word	0x0800e119
 800e16c:	0800e119 	.word	0x0800e119
 800e170:	0800e2cb 	.word	0x0800e2cb
 800e174:	0800e119 	.word	0x0800e119
 800e178:	0800e1cd 	.word	0x0800e1cd
 800e17c:	0800e119 	.word	0x0800e119
 800e180:	0800e119 	.word	0x0800e119
 800e184:	0800e293 	.word	0x0800e293
 800e188:	682b      	ldr	r3, [r5, #0]
 800e18a:	1d1a      	adds	r2, r3, #4
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	602a      	str	r2, [r5, #0]
 800e190:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e194:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e198:	2301      	movs	r3, #1
 800e19a:	e0a3      	b.n	800e2e4 <_printf_i+0x1f4>
 800e19c:	6820      	ldr	r0, [r4, #0]
 800e19e:	6829      	ldr	r1, [r5, #0]
 800e1a0:	0606      	lsls	r6, r0, #24
 800e1a2:	f101 0304 	add.w	r3, r1, #4
 800e1a6:	d50a      	bpl.n	800e1be <_printf_i+0xce>
 800e1a8:	680e      	ldr	r6, [r1, #0]
 800e1aa:	602b      	str	r3, [r5, #0]
 800e1ac:	2e00      	cmp	r6, #0
 800e1ae:	da03      	bge.n	800e1b8 <_printf_i+0xc8>
 800e1b0:	232d      	movs	r3, #45	; 0x2d
 800e1b2:	4276      	negs	r6, r6
 800e1b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e1b8:	485e      	ldr	r0, [pc, #376]	; (800e334 <_printf_i+0x244>)
 800e1ba:	230a      	movs	r3, #10
 800e1bc:	e019      	b.n	800e1f2 <_printf_i+0x102>
 800e1be:	680e      	ldr	r6, [r1, #0]
 800e1c0:	602b      	str	r3, [r5, #0]
 800e1c2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e1c6:	bf18      	it	ne
 800e1c8:	b236      	sxthne	r6, r6
 800e1ca:	e7ef      	b.n	800e1ac <_printf_i+0xbc>
 800e1cc:	682b      	ldr	r3, [r5, #0]
 800e1ce:	6820      	ldr	r0, [r4, #0]
 800e1d0:	1d19      	adds	r1, r3, #4
 800e1d2:	6029      	str	r1, [r5, #0]
 800e1d4:	0601      	lsls	r1, r0, #24
 800e1d6:	d501      	bpl.n	800e1dc <_printf_i+0xec>
 800e1d8:	681e      	ldr	r6, [r3, #0]
 800e1da:	e002      	b.n	800e1e2 <_printf_i+0xf2>
 800e1dc:	0646      	lsls	r6, r0, #25
 800e1de:	d5fb      	bpl.n	800e1d8 <_printf_i+0xe8>
 800e1e0:	881e      	ldrh	r6, [r3, #0]
 800e1e2:	4854      	ldr	r0, [pc, #336]	; (800e334 <_printf_i+0x244>)
 800e1e4:	2f6f      	cmp	r7, #111	; 0x6f
 800e1e6:	bf0c      	ite	eq
 800e1e8:	2308      	moveq	r3, #8
 800e1ea:	230a      	movne	r3, #10
 800e1ec:	2100      	movs	r1, #0
 800e1ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e1f2:	6865      	ldr	r5, [r4, #4]
 800e1f4:	60a5      	str	r5, [r4, #8]
 800e1f6:	2d00      	cmp	r5, #0
 800e1f8:	bfa2      	ittt	ge
 800e1fa:	6821      	ldrge	r1, [r4, #0]
 800e1fc:	f021 0104 	bicge.w	r1, r1, #4
 800e200:	6021      	strge	r1, [r4, #0]
 800e202:	b90e      	cbnz	r6, 800e208 <_printf_i+0x118>
 800e204:	2d00      	cmp	r5, #0
 800e206:	d04d      	beq.n	800e2a4 <_printf_i+0x1b4>
 800e208:	4615      	mov	r5, r2
 800e20a:	fbb6 f1f3 	udiv	r1, r6, r3
 800e20e:	fb03 6711 	mls	r7, r3, r1, r6
 800e212:	5dc7      	ldrb	r7, [r0, r7]
 800e214:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e218:	4637      	mov	r7, r6
 800e21a:	42bb      	cmp	r3, r7
 800e21c:	460e      	mov	r6, r1
 800e21e:	d9f4      	bls.n	800e20a <_printf_i+0x11a>
 800e220:	2b08      	cmp	r3, #8
 800e222:	d10b      	bne.n	800e23c <_printf_i+0x14c>
 800e224:	6823      	ldr	r3, [r4, #0]
 800e226:	07de      	lsls	r6, r3, #31
 800e228:	d508      	bpl.n	800e23c <_printf_i+0x14c>
 800e22a:	6923      	ldr	r3, [r4, #16]
 800e22c:	6861      	ldr	r1, [r4, #4]
 800e22e:	4299      	cmp	r1, r3
 800e230:	bfde      	ittt	le
 800e232:	2330      	movle	r3, #48	; 0x30
 800e234:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e238:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800e23c:	1b52      	subs	r2, r2, r5
 800e23e:	6122      	str	r2, [r4, #16]
 800e240:	f8cd a000 	str.w	sl, [sp]
 800e244:	464b      	mov	r3, r9
 800e246:	aa03      	add	r2, sp, #12
 800e248:	4621      	mov	r1, r4
 800e24a:	4640      	mov	r0, r8
 800e24c:	f7ff fee2 	bl	800e014 <_printf_common>
 800e250:	3001      	adds	r0, #1
 800e252:	d14c      	bne.n	800e2ee <_printf_i+0x1fe>
 800e254:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e258:	b004      	add	sp, #16
 800e25a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e25e:	4835      	ldr	r0, [pc, #212]	; (800e334 <_printf_i+0x244>)
 800e260:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e264:	6829      	ldr	r1, [r5, #0]
 800e266:	6823      	ldr	r3, [r4, #0]
 800e268:	f851 6b04 	ldr.w	r6, [r1], #4
 800e26c:	6029      	str	r1, [r5, #0]
 800e26e:	061d      	lsls	r5, r3, #24
 800e270:	d514      	bpl.n	800e29c <_printf_i+0x1ac>
 800e272:	07df      	lsls	r7, r3, #31
 800e274:	bf44      	itt	mi
 800e276:	f043 0320 	orrmi.w	r3, r3, #32
 800e27a:	6023      	strmi	r3, [r4, #0]
 800e27c:	b91e      	cbnz	r6, 800e286 <_printf_i+0x196>
 800e27e:	6823      	ldr	r3, [r4, #0]
 800e280:	f023 0320 	bic.w	r3, r3, #32
 800e284:	6023      	str	r3, [r4, #0]
 800e286:	2310      	movs	r3, #16
 800e288:	e7b0      	b.n	800e1ec <_printf_i+0xfc>
 800e28a:	6823      	ldr	r3, [r4, #0]
 800e28c:	f043 0320 	orr.w	r3, r3, #32
 800e290:	6023      	str	r3, [r4, #0]
 800e292:	2378      	movs	r3, #120	; 0x78
 800e294:	4828      	ldr	r0, [pc, #160]	; (800e338 <_printf_i+0x248>)
 800e296:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e29a:	e7e3      	b.n	800e264 <_printf_i+0x174>
 800e29c:	0659      	lsls	r1, r3, #25
 800e29e:	bf48      	it	mi
 800e2a0:	b2b6      	uxthmi	r6, r6
 800e2a2:	e7e6      	b.n	800e272 <_printf_i+0x182>
 800e2a4:	4615      	mov	r5, r2
 800e2a6:	e7bb      	b.n	800e220 <_printf_i+0x130>
 800e2a8:	682b      	ldr	r3, [r5, #0]
 800e2aa:	6826      	ldr	r6, [r4, #0]
 800e2ac:	6961      	ldr	r1, [r4, #20]
 800e2ae:	1d18      	adds	r0, r3, #4
 800e2b0:	6028      	str	r0, [r5, #0]
 800e2b2:	0635      	lsls	r5, r6, #24
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	d501      	bpl.n	800e2bc <_printf_i+0x1cc>
 800e2b8:	6019      	str	r1, [r3, #0]
 800e2ba:	e002      	b.n	800e2c2 <_printf_i+0x1d2>
 800e2bc:	0670      	lsls	r0, r6, #25
 800e2be:	d5fb      	bpl.n	800e2b8 <_printf_i+0x1c8>
 800e2c0:	8019      	strh	r1, [r3, #0]
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	6123      	str	r3, [r4, #16]
 800e2c6:	4615      	mov	r5, r2
 800e2c8:	e7ba      	b.n	800e240 <_printf_i+0x150>
 800e2ca:	682b      	ldr	r3, [r5, #0]
 800e2cc:	1d1a      	adds	r2, r3, #4
 800e2ce:	602a      	str	r2, [r5, #0]
 800e2d0:	681d      	ldr	r5, [r3, #0]
 800e2d2:	6862      	ldr	r2, [r4, #4]
 800e2d4:	2100      	movs	r1, #0
 800e2d6:	4628      	mov	r0, r5
 800e2d8:	f7f1 ff82 	bl	80001e0 <memchr>
 800e2dc:	b108      	cbz	r0, 800e2e2 <_printf_i+0x1f2>
 800e2de:	1b40      	subs	r0, r0, r5
 800e2e0:	6060      	str	r0, [r4, #4]
 800e2e2:	6863      	ldr	r3, [r4, #4]
 800e2e4:	6123      	str	r3, [r4, #16]
 800e2e6:	2300      	movs	r3, #0
 800e2e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e2ec:	e7a8      	b.n	800e240 <_printf_i+0x150>
 800e2ee:	6923      	ldr	r3, [r4, #16]
 800e2f0:	462a      	mov	r2, r5
 800e2f2:	4649      	mov	r1, r9
 800e2f4:	4640      	mov	r0, r8
 800e2f6:	47d0      	blx	sl
 800e2f8:	3001      	adds	r0, #1
 800e2fa:	d0ab      	beq.n	800e254 <_printf_i+0x164>
 800e2fc:	6823      	ldr	r3, [r4, #0]
 800e2fe:	079b      	lsls	r3, r3, #30
 800e300:	d413      	bmi.n	800e32a <_printf_i+0x23a>
 800e302:	68e0      	ldr	r0, [r4, #12]
 800e304:	9b03      	ldr	r3, [sp, #12]
 800e306:	4298      	cmp	r0, r3
 800e308:	bfb8      	it	lt
 800e30a:	4618      	movlt	r0, r3
 800e30c:	e7a4      	b.n	800e258 <_printf_i+0x168>
 800e30e:	2301      	movs	r3, #1
 800e310:	4632      	mov	r2, r6
 800e312:	4649      	mov	r1, r9
 800e314:	4640      	mov	r0, r8
 800e316:	47d0      	blx	sl
 800e318:	3001      	adds	r0, #1
 800e31a:	d09b      	beq.n	800e254 <_printf_i+0x164>
 800e31c:	3501      	adds	r5, #1
 800e31e:	68e3      	ldr	r3, [r4, #12]
 800e320:	9903      	ldr	r1, [sp, #12]
 800e322:	1a5b      	subs	r3, r3, r1
 800e324:	42ab      	cmp	r3, r5
 800e326:	dcf2      	bgt.n	800e30e <_printf_i+0x21e>
 800e328:	e7eb      	b.n	800e302 <_printf_i+0x212>
 800e32a:	2500      	movs	r5, #0
 800e32c:	f104 0619 	add.w	r6, r4, #25
 800e330:	e7f5      	b.n	800e31e <_printf_i+0x22e>
 800e332:	bf00      	nop
 800e334:	0800ec01 	.word	0x0800ec01
 800e338:	0800ec12 	.word	0x0800ec12

0800e33c <memmove>:
 800e33c:	4288      	cmp	r0, r1
 800e33e:	b510      	push	{r4, lr}
 800e340:	eb01 0402 	add.w	r4, r1, r2
 800e344:	d902      	bls.n	800e34c <memmove+0x10>
 800e346:	4284      	cmp	r4, r0
 800e348:	4623      	mov	r3, r4
 800e34a:	d807      	bhi.n	800e35c <memmove+0x20>
 800e34c:	1e43      	subs	r3, r0, #1
 800e34e:	42a1      	cmp	r1, r4
 800e350:	d008      	beq.n	800e364 <memmove+0x28>
 800e352:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e356:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e35a:	e7f8      	b.n	800e34e <memmove+0x12>
 800e35c:	4402      	add	r2, r0
 800e35e:	4601      	mov	r1, r0
 800e360:	428a      	cmp	r2, r1
 800e362:	d100      	bne.n	800e366 <memmove+0x2a>
 800e364:	bd10      	pop	{r4, pc}
 800e366:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e36a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e36e:	e7f7      	b.n	800e360 <memmove+0x24>

0800e370 <_free_r>:
 800e370:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e372:	2900      	cmp	r1, #0
 800e374:	d044      	beq.n	800e400 <_free_r+0x90>
 800e376:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e37a:	9001      	str	r0, [sp, #4]
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	f1a1 0404 	sub.w	r4, r1, #4
 800e382:	bfb8      	it	lt
 800e384:	18e4      	addlt	r4, r4, r3
 800e386:	f000 f913 	bl	800e5b0 <__malloc_lock>
 800e38a:	4a1e      	ldr	r2, [pc, #120]	; (800e404 <_free_r+0x94>)
 800e38c:	9801      	ldr	r0, [sp, #4]
 800e38e:	6813      	ldr	r3, [r2, #0]
 800e390:	b933      	cbnz	r3, 800e3a0 <_free_r+0x30>
 800e392:	6063      	str	r3, [r4, #4]
 800e394:	6014      	str	r4, [r2, #0]
 800e396:	b003      	add	sp, #12
 800e398:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e39c:	f000 b90e 	b.w	800e5bc <__malloc_unlock>
 800e3a0:	42a3      	cmp	r3, r4
 800e3a2:	d908      	bls.n	800e3b6 <_free_r+0x46>
 800e3a4:	6825      	ldr	r5, [r4, #0]
 800e3a6:	1961      	adds	r1, r4, r5
 800e3a8:	428b      	cmp	r3, r1
 800e3aa:	bf01      	itttt	eq
 800e3ac:	6819      	ldreq	r1, [r3, #0]
 800e3ae:	685b      	ldreq	r3, [r3, #4]
 800e3b0:	1949      	addeq	r1, r1, r5
 800e3b2:	6021      	streq	r1, [r4, #0]
 800e3b4:	e7ed      	b.n	800e392 <_free_r+0x22>
 800e3b6:	461a      	mov	r2, r3
 800e3b8:	685b      	ldr	r3, [r3, #4]
 800e3ba:	b10b      	cbz	r3, 800e3c0 <_free_r+0x50>
 800e3bc:	42a3      	cmp	r3, r4
 800e3be:	d9fa      	bls.n	800e3b6 <_free_r+0x46>
 800e3c0:	6811      	ldr	r1, [r2, #0]
 800e3c2:	1855      	adds	r5, r2, r1
 800e3c4:	42a5      	cmp	r5, r4
 800e3c6:	d10b      	bne.n	800e3e0 <_free_r+0x70>
 800e3c8:	6824      	ldr	r4, [r4, #0]
 800e3ca:	4421      	add	r1, r4
 800e3cc:	1854      	adds	r4, r2, r1
 800e3ce:	42a3      	cmp	r3, r4
 800e3d0:	6011      	str	r1, [r2, #0]
 800e3d2:	d1e0      	bne.n	800e396 <_free_r+0x26>
 800e3d4:	681c      	ldr	r4, [r3, #0]
 800e3d6:	685b      	ldr	r3, [r3, #4]
 800e3d8:	6053      	str	r3, [r2, #4]
 800e3da:	4421      	add	r1, r4
 800e3dc:	6011      	str	r1, [r2, #0]
 800e3de:	e7da      	b.n	800e396 <_free_r+0x26>
 800e3e0:	d902      	bls.n	800e3e8 <_free_r+0x78>
 800e3e2:	230c      	movs	r3, #12
 800e3e4:	6003      	str	r3, [r0, #0]
 800e3e6:	e7d6      	b.n	800e396 <_free_r+0x26>
 800e3e8:	6825      	ldr	r5, [r4, #0]
 800e3ea:	1961      	adds	r1, r4, r5
 800e3ec:	428b      	cmp	r3, r1
 800e3ee:	bf04      	itt	eq
 800e3f0:	6819      	ldreq	r1, [r3, #0]
 800e3f2:	685b      	ldreq	r3, [r3, #4]
 800e3f4:	6063      	str	r3, [r4, #4]
 800e3f6:	bf04      	itt	eq
 800e3f8:	1949      	addeq	r1, r1, r5
 800e3fa:	6021      	streq	r1, [r4, #0]
 800e3fc:	6054      	str	r4, [r2, #4]
 800e3fe:	e7ca      	b.n	800e396 <_free_r+0x26>
 800e400:	b003      	add	sp, #12
 800e402:	bd30      	pop	{r4, r5, pc}
 800e404:	20014d78 	.word	0x20014d78

0800e408 <sbrk_aligned>:
 800e408:	b570      	push	{r4, r5, r6, lr}
 800e40a:	4e0e      	ldr	r6, [pc, #56]	; (800e444 <sbrk_aligned+0x3c>)
 800e40c:	460c      	mov	r4, r1
 800e40e:	6831      	ldr	r1, [r6, #0]
 800e410:	4605      	mov	r5, r0
 800e412:	b911      	cbnz	r1, 800e41a <sbrk_aligned+0x12>
 800e414:	f000 f8bc 	bl	800e590 <_sbrk_r>
 800e418:	6030      	str	r0, [r6, #0]
 800e41a:	4621      	mov	r1, r4
 800e41c:	4628      	mov	r0, r5
 800e41e:	f000 f8b7 	bl	800e590 <_sbrk_r>
 800e422:	1c43      	adds	r3, r0, #1
 800e424:	d00a      	beq.n	800e43c <sbrk_aligned+0x34>
 800e426:	1cc4      	adds	r4, r0, #3
 800e428:	f024 0403 	bic.w	r4, r4, #3
 800e42c:	42a0      	cmp	r0, r4
 800e42e:	d007      	beq.n	800e440 <sbrk_aligned+0x38>
 800e430:	1a21      	subs	r1, r4, r0
 800e432:	4628      	mov	r0, r5
 800e434:	f000 f8ac 	bl	800e590 <_sbrk_r>
 800e438:	3001      	adds	r0, #1
 800e43a:	d101      	bne.n	800e440 <sbrk_aligned+0x38>
 800e43c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800e440:	4620      	mov	r0, r4
 800e442:	bd70      	pop	{r4, r5, r6, pc}
 800e444:	20014d7c 	.word	0x20014d7c

0800e448 <_malloc_r>:
 800e448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e44c:	1ccd      	adds	r5, r1, #3
 800e44e:	f025 0503 	bic.w	r5, r5, #3
 800e452:	3508      	adds	r5, #8
 800e454:	2d0c      	cmp	r5, #12
 800e456:	bf38      	it	cc
 800e458:	250c      	movcc	r5, #12
 800e45a:	2d00      	cmp	r5, #0
 800e45c:	4607      	mov	r7, r0
 800e45e:	db01      	blt.n	800e464 <_malloc_r+0x1c>
 800e460:	42a9      	cmp	r1, r5
 800e462:	d905      	bls.n	800e470 <_malloc_r+0x28>
 800e464:	230c      	movs	r3, #12
 800e466:	603b      	str	r3, [r7, #0]
 800e468:	2600      	movs	r6, #0
 800e46a:	4630      	mov	r0, r6
 800e46c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e470:	4e2e      	ldr	r6, [pc, #184]	; (800e52c <_malloc_r+0xe4>)
 800e472:	f000 f89d 	bl	800e5b0 <__malloc_lock>
 800e476:	6833      	ldr	r3, [r6, #0]
 800e478:	461c      	mov	r4, r3
 800e47a:	bb34      	cbnz	r4, 800e4ca <_malloc_r+0x82>
 800e47c:	4629      	mov	r1, r5
 800e47e:	4638      	mov	r0, r7
 800e480:	f7ff ffc2 	bl	800e408 <sbrk_aligned>
 800e484:	1c43      	adds	r3, r0, #1
 800e486:	4604      	mov	r4, r0
 800e488:	d14d      	bne.n	800e526 <_malloc_r+0xde>
 800e48a:	6834      	ldr	r4, [r6, #0]
 800e48c:	4626      	mov	r6, r4
 800e48e:	2e00      	cmp	r6, #0
 800e490:	d140      	bne.n	800e514 <_malloc_r+0xcc>
 800e492:	6823      	ldr	r3, [r4, #0]
 800e494:	4631      	mov	r1, r6
 800e496:	4638      	mov	r0, r7
 800e498:	eb04 0803 	add.w	r8, r4, r3
 800e49c:	f000 f878 	bl	800e590 <_sbrk_r>
 800e4a0:	4580      	cmp	r8, r0
 800e4a2:	d13a      	bne.n	800e51a <_malloc_r+0xd2>
 800e4a4:	6821      	ldr	r1, [r4, #0]
 800e4a6:	3503      	adds	r5, #3
 800e4a8:	1a6d      	subs	r5, r5, r1
 800e4aa:	f025 0503 	bic.w	r5, r5, #3
 800e4ae:	3508      	adds	r5, #8
 800e4b0:	2d0c      	cmp	r5, #12
 800e4b2:	bf38      	it	cc
 800e4b4:	250c      	movcc	r5, #12
 800e4b6:	4629      	mov	r1, r5
 800e4b8:	4638      	mov	r0, r7
 800e4ba:	f7ff ffa5 	bl	800e408 <sbrk_aligned>
 800e4be:	3001      	adds	r0, #1
 800e4c0:	d02b      	beq.n	800e51a <_malloc_r+0xd2>
 800e4c2:	6823      	ldr	r3, [r4, #0]
 800e4c4:	442b      	add	r3, r5
 800e4c6:	6023      	str	r3, [r4, #0]
 800e4c8:	e00e      	b.n	800e4e8 <_malloc_r+0xa0>
 800e4ca:	6822      	ldr	r2, [r4, #0]
 800e4cc:	1b52      	subs	r2, r2, r5
 800e4ce:	d41e      	bmi.n	800e50e <_malloc_r+0xc6>
 800e4d0:	2a0b      	cmp	r2, #11
 800e4d2:	d916      	bls.n	800e502 <_malloc_r+0xba>
 800e4d4:	1961      	adds	r1, r4, r5
 800e4d6:	42a3      	cmp	r3, r4
 800e4d8:	6025      	str	r5, [r4, #0]
 800e4da:	bf18      	it	ne
 800e4dc:	6059      	strne	r1, [r3, #4]
 800e4de:	6863      	ldr	r3, [r4, #4]
 800e4e0:	bf08      	it	eq
 800e4e2:	6031      	streq	r1, [r6, #0]
 800e4e4:	5162      	str	r2, [r4, r5]
 800e4e6:	604b      	str	r3, [r1, #4]
 800e4e8:	4638      	mov	r0, r7
 800e4ea:	f104 060b 	add.w	r6, r4, #11
 800e4ee:	f000 f865 	bl	800e5bc <__malloc_unlock>
 800e4f2:	f026 0607 	bic.w	r6, r6, #7
 800e4f6:	1d23      	adds	r3, r4, #4
 800e4f8:	1af2      	subs	r2, r6, r3
 800e4fa:	d0b6      	beq.n	800e46a <_malloc_r+0x22>
 800e4fc:	1b9b      	subs	r3, r3, r6
 800e4fe:	50a3      	str	r3, [r4, r2]
 800e500:	e7b3      	b.n	800e46a <_malloc_r+0x22>
 800e502:	6862      	ldr	r2, [r4, #4]
 800e504:	42a3      	cmp	r3, r4
 800e506:	bf0c      	ite	eq
 800e508:	6032      	streq	r2, [r6, #0]
 800e50a:	605a      	strne	r2, [r3, #4]
 800e50c:	e7ec      	b.n	800e4e8 <_malloc_r+0xa0>
 800e50e:	4623      	mov	r3, r4
 800e510:	6864      	ldr	r4, [r4, #4]
 800e512:	e7b2      	b.n	800e47a <_malloc_r+0x32>
 800e514:	4634      	mov	r4, r6
 800e516:	6876      	ldr	r6, [r6, #4]
 800e518:	e7b9      	b.n	800e48e <_malloc_r+0x46>
 800e51a:	230c      	movs	r3, #12
 800e51c:	603b      	str	r3, [r7, #0]
 800e51e:	4638      	mov	r0, r7
 800e520:	f000 f84c 	bl	800e5bc <__malloc_unlock>
 800e524:	e7a1      	b.n	800e46a <_malloc_r+0x22>
 800e526:	6025      	str	r5, [r4, #0]
 800e528:	e7de      	b.n	800e4e8 <_malloc_r+0xa0>
 800e52a:	bf00      	nop
 800e52c:	20014d78 	.word	0x20014d78

0800e530 <_realloc_r>:
 800e530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e534:	4680      	mov	r8, r0
 800e536:	4614      	mov	r4, r2
 800e538:	460e      	mov	r6, r1
 800e53a:	b921      	cbnz	r1, 800e546 <_realloc_r+0x16>
 800e53c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e540:	4611      	mov	r1, r2
 800e542:	f7ff bf81 	b.w	800e448 <_malloc_r>
 800e546:	b92a      	cbnz	r2, 800e554 <_realloc_r+0x24>
 800e548:	f7ff ff12 	bl	800e370 <_free_r>
 800e54c:	4625      	mov	r5, r4
 800e54e:	4628      	mov	r0, r5
 800e550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e554:	f000 f838 	bl	800e5c8 <_malloc_usable_size_r>
 800e558:	4284      	cmp	r4, r0
 800e55a:	4607      	mov	r7, r0
 800e55c:	d802      	bhi.n	800e564 <_realloc_r+0x34>
 800e55e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e562:	d812      	bhi.n	800e58a <_realloc_r+0x5a>
 800e564:	4621      	mov	r1, r4
 800e566:	4640      	mov	r0, r8
 800e568:	f7ff ff6e 	bl	800e448 <_malloc_r>
 800e56c:	4605      	mov	r5, r0
 800e56e:	2800      	cmp	r0, #0
 800e570:	d0ed      	beq.n	800e54e <_realloc_r+0x1e>
 800e572:	42bc      	cmp	r4, r7
 800e574:	4622      	mov	r2, r4
 800e576:	4631      	mov	r1, r6
 800e578:	bf28      	it	cs
 800e57a:	463a      	movcs	r2, r7
 800e57c:	f7ff fb90 	bl	800dca0 <memcpy>
 800e580:	4631      	mov	r1, r6
 800e582:	4640      	mov	r0, r8
 800e584:	f7ff fef4 	bl	800e370 <_free_r>
 800e588:	e7e1      	b.n	800e54e <_realloc_r+0x1e>
 800e58a:	4635      	mov	r5, r6
 800e58c:	e7df      	b.n	800e54e <_realloc_r+0x1e>
	...

0800e590 <_sbrk_r>:
 800e590:	b538      	push	{r3, r4, r5, lr}
 800e592:	4d06      	ldr	r5, [pc, #24]	; (800e5ac <_sbrk_r+0x1c>)
 800e594:	2300      	movs	r3, #0
 800e596:	4604      	mov	r4, r0
 800e598:	4608      	mov	r0, r1
 800e59a:	602b      	str	r3, [r5, #0]
 800e59c:	f7f7 fb30 	bl	8005c00 <_sbrk>
 800e5a0:	1c43      	adds	r3, r0, #1
 800e5a2:	d102      	bne.n	800e5aa <_sbrk_r+0x1a>
 800e5a4:	682b      	ldr	r3, [r5, #0]
 800e5a6:	b103      	cbz	r3, 800e5aa <_sbrk_r+0x1a>
 800e5a8:	6023      	str	r3, [r4, #0]
 800e5aa:	bd38      	pop	{r3, r4, r5, pc}
 800e5ac:	20014d80 	.word	0x20014d80

0800e5b0 <__malloc_lock>:
 800e5b0:	4801      	ldr	r0, [pc, #4]	; (800e5b8 <__malloc_lock+0x8>)
 800e5b2:	f000 b811 	b.w	800e5d8 <__retarget_lock_acquire_recursive>
 800e5b6:	bf00      	nop
 800e5b8:	20014d84 	.word	0x20014d84

0800e5bc <__malloc_unlock>:
 800e5bc:	4801      	ldr	r0, [pc, #4]	; (800e5c4 <__malloc_unlock+0x8>)
 800e5be:	f000 b80c 	b.w	800e5da <__retarget_lock_release_recursive>
 800e5c2:	bf00      	nop
 800e5c4:	20014d84 	.word	0x20014d84

0800e5c8 <_malloc_usable_size_r>:
 800e5c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e5cc:	1f18      	subs	r0, r3, #4
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	bfbc      	itt	lt
 800e5d2:	580b      	ldrlt	r3, [r1, r0]
 800e5d4:	18c0      	addlt	r0, r0, r3
 800e5d6:	4770      	bx	lr

0800e5d8 <__retarget_lock_acquire_recursive>:
 800e5d8:	4770      	bx	lr

0800e5da <__retarget_lock_release_recursive>:
 800e5da:	4770      	bx	lr

0800e5dc <_init>:
 800e5dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5de:	bf00      	nop
 800e5e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5e2:	bc08      	pop	{r3}
 800e5e4:	469e      	mov	lr, r3
 800e5e6:	4770      	bx	lr

0800e5e8 <_fini>:
 800e5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5ea:	bf00      	nop
 800e5ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5ee:	bc08      	pop	{r3}
 800e5f0:	469e      	mov	lr, r3
 800e5f2:	4770      	bx	lr
