<?xml version="1.0" encoding="UTF-8"?><intel_fpga_monitor_program_project version="1.0">
    <architecture>ARM Cortex-A9</architecture>
    <system>
        <system_info filepath="true">../_FPGA_ENV/HPS_PDMA_IP.sopcinfo</system_info>
        <system_sof filepath="true">../_FPGA_ENV/HT32F87251.sof</system_sof>
        <board>DE1-SoC</board>
        <cable>DE-SoC [USB-1]</cable>
        <processor>HPS_arm_a9_0</processor>
        <reset_processor_during_load>true</reset_processor_during_load>
        <terminal>Semihosting</terminal>
    </system>
    <program>
        <type>C Program</type>
        <source_files>
            <source_file filepath="true">bc5602b_host.c</source_file>
            <source_file filepath="true">bc5602b_irq1_ISR.c</source_file>
            <source_file filepath="true">usart.c</source_file>
            <source_file filepath="true">hc.c</source_file>
            <source_file filepath="true">hcmsg.c</source_file>
            <source_file filepath="true">htqueue.c</source_file>
            <source_file filepath="true">advrxq.c</source_file>
            <source_file filepath="true">leconfig.c</source_file>
            <source_file filepath="true">leacl.c</source_file>
            <source_file filepath="true">llc.c</source_file>
            <source_file filepath="true">lldata.c</source_file>
            <source_file filepath="true">pdma.c</source_file>
            <source_file filepath="true">aes128.c</source_file>
            <source_file filepath="true">bch_5602.c</source_file>
            <source_file filepath="true">interrupt_example.c</source_file>
            <source_file filepath="true">exceptions.c</source_file>
            <source_file filepath="true">HPS_timer_ISR.c</source_file>
            <source_file filepath="true">hwlib/alt_clock_manager.c</source_file>
        </source_files>
        <options>
            <compiler_flags>-g -O2</compiler_flags>
        </options>
        <linker_sections type="Custom">
            <linker_section name=".text">
                <memory_device>ARM_DDR3_SDRAM.axi_slave</memory_device>
                <base_address>0x00000000</base_address>
                <end_address>0x3FFFFFDF</end_address>
                <required_section/>
            </linker_section>
            <linker_section name=".stack">
                <memory_device>ARM_DDR3_SDRAM.axi_slave</memory_device>
                <base_address>0x3FFFFFE0</base_address>
                <end_address>0x3FFFFFFF</end_address>
                <required_section/>
            </linker_section>
        </linker_sections>
    </program>
</intel_fpga_monitor_program_project>
