git clone --depth 1 --no-tags https://github.com/kazkojima/ad9874iq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503970840
git clone --depth 1 --no-tags https://github.com/crlarsen/fp_as.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504636490
git clone --depth 1 --no-tags https://github.com/benkyd/fpga-basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496794715
git clone --depth 1 --no-tags https://github.com/akramazizz/RISC_v_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495560229
git clone --depth 1 --no-tags https://github.com/fervenceslau/fpga-de-lite10-vga-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500949307
git clone --depth 1 --no-tags https://github.com/Alex-Young1113/2022S-CS207-Digital-logic-final-project-Wordle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496112857
git clone --depth 1 --no-tags https://github.com/ombhilare999/Interconnect-from-scratch-in-chisel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501700128
git clone --depth 1 --no-tags https://github.com/surefire01/Sm-bot-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501928408
git clone --depth 1 --no-tags https://github.com/landingcloud/USTB-SingleCycleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502097513
git clone --depth 1 --no-tags https://github.com/ashuthosh-mr/LDPC-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494988765
git clone --depth 1 --no-tags https://github.com/h-shawn/CS2306-ArchLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496980287
git clone --depth 1 --no-tags https://github.com/mcleod-ideafix/driver-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495056011
git clone --depth 1 --no-tags https://github.com/UDXS/ece260c_adpcm_xls.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501057239
git clone --depth 1 --no-tags https://github.com/mattvenn/wrapped_mbsFSK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501402725
git clone --depth 1 --no-tags https://github.com/saraa-mohamedd/Basys3-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502195971
git clone --depth 1 --no-tags https://github.com/Sandesh-Ideal/5-stage-RISC-V-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505514178
git clone --depth 1 --no-tags https://github.com/shihjimmy/NTUEE_Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500899809
git clone --depth 1 --no-tags https://github.com/DhurgaJ/ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497616484
git clone --depth 1 --no-tags https://github.com/dvaleriu/maze-solver-square-root-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498465586
git clone --depth 1 --no-tags https://github.com/samin50/Wall-EE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495580506
git clone --depth 1 --no-tags https://github.com/khancuteee/Median_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501194254
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Athena_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500947188
git clone --depth 1 --no-tags https://github.com/osynea/ram-handshakes-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497774057
git clone --depth 1 --no-tags https://github.com/3ab3at/PacMan-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494747611
git clone --depth 1 --no-tags https://github.com/Madfet/TangNano-serv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499656048
git clone --depth 1 --no-tags https://github.com/Jon3Y/RTC_UART_I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502885576
git clone --depth 1 --no-tags https://github.com/pocy9901/fpga-odocrypt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496894426
git clone --depth 1 --no-tags https://github.com/somewhatdistracted/OpenEnclaveCaravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503961482
git clone --depth 1 --no-tags https://github.com/cobo238/Accelerator-Based-Video-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496936133
git clone --depth 1 --no-tags https://github.com/kerong2002/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499818013
git clone --depth 1 --no-tags https://github.com/Nguyen-C-Dao/TinyRocket_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500134772
git clone --depth 1 --no-tags https://github.com/semify-eda/caravel_wfg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500717851
git clone --depth 1 --no-tags https://github.com/NPJ-NPJ/Pulse-Width-Modulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495034495
git clone --depth 1 --no-tags https://github.com/ElefunAi/risc-proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497457523
git clone --depth 1 --no-tags https://github.com/Dignity-ghost/easy_ldpc_bf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496151140
git clone --depth 1 --no-tags https://github.com/tlevaur/spgd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503053625
git clone --depth 1 --no-tags https://github.com/ireneann713/vsdriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495870830
git clone --depth 1 --no-tags https://github.com/IanBoyanZhang/SystolicArray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499625432
git clone --depth 1 --no-tags https://github.com/LCT429/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498630992
git clone --depth 1 --no-tags https://github.com/Birdium/dlco_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498977918
git clone --depth 1 --no-tags https://github.com/1261843107/handshake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506273811
git clone --depth 1 --no-tags https://github.com/fangjh21/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502518248
git clone --depth 1 --no-tags https://github.com/feliscatuss/32-bit_SinglePrecision_FPU_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502796404
git clone --depth 1 --no-tags https://github.com/junshiuanhsieh/FPGA_RealTimeFaceFilter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504097915
git clone --depth 1 --no-tags https://github.com/Jashshor/4bits_Carry-lookahead_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497828879
git clone --depth 1 --no-tags https://github.com/andy39866821/CVAE-seq2seq-Inference-Model-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497944475
git clone --depth 1 --no-tags https://github.com/buggins/bcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498621834
git clone --depth 1 --no-tags https://github.com/buraktoker/POSIT_THESIS_ITU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497996612
git clone --depth 1 --no-tags https://github.com/duchungle/acor_dct32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500341183
git clone --depth 1 --no-tags https://github.com/jotego/jttms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504839815
git clone --depth 1 --no-tags https://github.com/chrislepore/Game-Trinity.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504361123
git clone --depth 1 --no-tags https://github.com/3ab3at/Digital-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494746448
git clone --depth 1 --no-tags https://github.com/AirsFyp/caravel_FPU_Bfloat_16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494962889
git clone --depth 1 --no-tags https://github.com/jlykhnnw/riscv_basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503714629
git clone --depth 1 --no-tags https://github.com/NimraAzmat/Neural-Network-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499568349
git clone --depth 1 --no-tags https://github.com/lansen31/learngit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500819068
git clone --depth 1 --no-tags https://github.com/Antares-Hans/Valid-Ready-Handshakes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500009933
git clone --depth 1 --no-tags https://github.com/IObundle/iob-uart16550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496966848
git clone --depth 1 --no-tags https://github.com/BaselAbuHamed/ProjectDigital-ENCS2340-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502535629
git clone --depth 1 --no-tags https://github.com/hardiksingh933/32_bit_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499699017
git clone --depth 1 --no-tags https://github.com/JuliusAndreas/Carry-select-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502743502
git clone --depth 1 --no-tags https://github.com/darrinj22/ConvolutionalNeuralNetwork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502496556
git clone --depth 1 --no-tags https://github.com/Yogesh0211/Washing_Machine_Automatic_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496698946
git clone --depth 1 --no-tags https://github.com/Ther-nullptr/CPU_model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496599666
git clone --depth 1 --no-tags https://github.com/migliom/USB-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501425753
git clone --depth 1 --no-tags https://github.com/agonbor11/cosim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505385691
git clone --depth 1 --no-tags https://github.com/kimd98/Cair2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500682520
git clone --depth 1 --no-tags https://github.com/SavourySnaX/8088_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495430815
git clone --depth 1 --no-tags https://github.com/wassimramy/MTNCL-Stream-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496096072
git clone --depth 1 --no-tags https://github.com/mertcarabaci/BLG222E-Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494425373
git clone --depth 1 --no-tags https://github.com/Jashshor/3_FIFO_MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500002145
git clone --depth 1 --no-tags https://github.com/MaxMorning/Phosphorus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502540587
git clone --depth 1 --no-tags https://github.com/niannyyu/Bus_Handshakes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499514519
git clone --depth 1 --no-tags https://github.com/eemreeh/wrapped_PrimitiveCalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498484626
git clone --depth 1 --no-tags https://github.com/Chenfei-Liao/Great-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496164110
git clone --depth 1 --no-tags https://github.com/S-Jahania-Shah/T-Rex-Chrome-Dino-Game-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496590496
git clone --depth 1 --no-tags https://github.com/secworks/qarma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496142134
git clone --depth 1 --no-tags https://github.com/crlarsen/fp_add_exact.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499228314
git clone --depth 1 --no-tags https://github.com/DDPlay123/FPGA-Hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505354870
git clone --depth 1 --no-tags https://github.com/Jazeljung/Multi_Channels_BCI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496912243
git clone --depth 1 --no-tags https://github.com/milovanovic/gbemac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504513002
git clone --depth 1 --no-tags https://github.com/minghungumich/OpenFASOC-RoT-IBEX-AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501457949
git clone --depth 1 --no-tags https://github.com/Manar20575/Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501346107
git clone --depth 1 --no-tags https://github.com/Abhijith18/Approximate-FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494374865
git clone --depth 1 --no-tags https://github.com/birdx-007/MIPS_single_cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505278364
git clone --depth 1 --no-tags https://github.com/Tech-Gipsy/AHB2APB-BRIDGE-RTL-DESIGN-USING-VERILOG-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504482123
git clone --depth 1 --no-tags https://github.com/eric070021/2019-Spring-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503438933
git clone --depth 1 --no-tags https://github.com/aerrojuakhil/Verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501562476
git clone --depth 1 --no-tags https://github.com/Kiyanda/miniCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503763413
git clone --depth 1 --no-tags https://github.com/mbuku/Polar-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495709021
git clone --depth 1 --no-tags https://github.com/zona8815/Reliable-Advanced-Encryption-Standard-System-Design-with-PUF-based-Key-Generators.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494905093
git clone --depth 1 --no-tags https://github.com/duonglvtnaist/scrypt_multi_romix_fpgas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496266817
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/RMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495833545
git clone --depth 1 --no-tags https://github.com/LamTS72/Verilog_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496131511
git clone --depth 1 --no-tags https://github.com/qianchen-123/spinal_axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497720734
