 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MatrixMultiplier
Version: T-2022.03-SP4
Date   : Wed Apr 17 19:28:10 2024
****************************************

Operating Conditions: PVT_0P9V_125C   Library: slow_vdd1v0
Wire Load Model Mode: top

  Startpoint: loaded_num_b2[0]
              (input port clocked by clk)
  Endpoint: result3_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.1000     0.1000 r
  loaded_num_b2[0] (in)                  0.0302     0.1302 r
  U6438/Y (INVX2)                        0.0626     0.1928 f
  U6655/Y (NAND2BX1)                     0.1035     0.2963 f
  U6194/Y (OR2XL)                        0.1279     0.4241 f
  U3320/Y (OAI2BB1XL)                    0.0521     0.4763 r
  U3993/Y (XNOR2XL)                      0.1693     0.6455 f
  U6657/Y (XOR2XL)                       0.1791     0.8247 r
  U6259/Y (OAI2BB1X1)                    0.1283     0.9530 r
  U6258/Y (OAI2BB1X1)                    0.0723     1.0253 f
  U3319/Y (OAI2BB1XL)                    0.0643     1.0895 r
  U3575/Y (NAND3BXL)                     0.0984     1.1879 f
  U4019/Y (AO22X1)                       0.1806     1.3685 f
  U6144/Y (OAI21X1)                      0.0672     1.4357 r
  U6143/Y (OAI2BB1X1)                    0.1046     1.5403 f
  U4186/Y (OAI2BB1X1)                    0.0763     1.6166 r
  U3979/Y (OAI2BB1X1)                    0.0692     1.6857 f
  U6744/Y (NAND2BX1)                     0.1000     1.7858 f
  U4463/Y (OAI2BB1X1)                    0.1083     1.8941 f
  U6304/Y (INVXL)                        0.0576     1.9516 r
  U6776/Y (XOR2XL)                       0.1376     2.0892 f
  U4097/Y (XOR2XL)                       0.1785     2.2677 r
  U4455/Y (INVXL)                        0.0440     2.3117 f
  U6797/Y (NAND2BX1)                     0.0963     2.4081 f
  U6798/Y (OAI2BB1XL)                    0.0544     2.4625 r
  U6234/Y (INVXL)                        0.0544     2.5169 f
  U6233/Y (NAND2BX1)                     0.0476     2.5645 r
  U4130/Y (INVX1)                        0.0376     2.6021 f
  U6822/Y (AOI211X2)                     0.0927     2.6948 r
  U6307/Y (AOI2BB1X1)                    0.0686     2.7633 f
  U6282/Y (OAI2BB1X1)                    0.0419     2.8052 r
  U3340/Y (OAI2BB1X1)                    0.0782     2.8835 f
  U3957/Y (XOR2XL)                       0.1329     3.0164 r
  U6823/Y (MX2XL)                        0.1424     3.1587 r
  result3_reg_reg[14]/D (DFFRHQX1)       0.0000     3.1587 r
  data arrival time                                 3.1587

  clock clk (rise edge)                  3.3300     3.3300
  clock network delay (ideal)            0.0000     3.3300
  clock uncertainty                     -0.0500     3.2800
  result3_reg_reg[14]/CK (DFFRHQX1)      0.0000     3.2800 r
  library setup time                    -0.1211     3.1589
  data required time                                3.1589
  -----------------------------------------------------------
  data required time                                3.1589
  data arrival time                                -3.1587
  -----------------------------------------------------------
  slack (MET)                                       0.0001


1
