INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol rsD, assumed default net type wire [D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/mycpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol rtD, assumed default net type wire [D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/mycpu.v:51]
INFO: [VRFC 10-2458] undeclared symbol stallE, assumed default net type wire [D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/mycpu.v:66]
INFO: [VRFC 10-2458] undeclared symbol stallM, assumed default net type wire [D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/mycpu.v:73]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/mycpu.v:74]
INFO: [VRFC 10-2458] undeclared symbol stallW, assumed default net type wire [D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/mycpu.v:80]
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/mycpu.v:81]
WARNING: [VRFC 10-2938] 'rsD' is already implicitly declared on line 51 [D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/mycpu.v:94]
WARNING: [VRFC 10-2938] 'stallE' is already implicitly declared on line 66 [D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/mycpu.v:108]
INFO: [VRFC 10-2458] undeclared symbol instrE, assumed default net type wire [D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/mycpu.v:192]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/rtl/write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadowork/yingzong/--L_S/--L_S/--1-3/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
