
FlightController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf10  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f58  0800d020  0800d020  0001d020  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800df78  0800df78  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800df78  0800df78  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800df78  0800df78  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800df78  0800df78  0001df78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800df7c  0800df7c  0001df7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800df80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007bc  200001e8  0800e164  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200009a4  0800e164  000209a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017d6d  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002e8c  00000000  00000000  00037f7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001588  00000000  00000000  0003ae08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001440  00000000  00000000  0003c390  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001719a  00000000  00000000  0003d7d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f749  00000000  00000000  0005496a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007f1cd  00000000  00000000  000640b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e3280  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a28  00000000  00000000  000e32fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d008 	.word	0x0800d008

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	0800d008 	.word	0x0800d008

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c24:	f1a2 0201 	sub.w	r2, r2, #1
 8000c28:	d1ed      	bne.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <MPU6050_Write_Single_Bit>:
	0xB9, 0xA7, 0xF1, 0x26, 0x26, 0x26, 0xFE, 0xD8, 0xFF,

};

void MPU6050_Write_Single_Bit(I2C_HandleTypeDef* I2Cx,uint8_t DeviceAddress, uint8_t RegisterAddress, uint8_t BitPosition, uint8_t BitValue)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b088      	sub	sp, #32
 8001154:	af04      	add	r7, sp, #16
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	4608      	mov	r0, r1
 800115a:	4611      	mov	r1, r2
 800115c:	461a      	mov	r2, r3
 800115e:	4603      	mov	r3, r0
 8001160:	70fb      	strb	r3, [r7, #3]
 8001162:	460b      	mov	r3, r1
 8001164:	70bb      	strb	r3, [r7, #2]
 8001166:	4613      	mov	r3, r2
 8001168:	707b      	strb	r3, [r7, #1]
	uint8_t data;
	HAL_I2C_Mem_Read (I2Cx, DeviceAddress, RegisterAddress, 1, &data, 1, 1000);//read whole Register
 800116a:	78fb      	ldrb	r3, [r7, #3]
 800116c:	b299      	uxth	r1, r3
 800116e:	78bb      	ldrb	r3, [r7, #2]
 8001170:	b29a      	uxth	r2, r3
 8001172:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001176:	9302      	str	r3, [sp, #8]
 8001178:	2301      	movs	r3, #1
 800117a:	9301      	str	r3, [sp, #4]
 800117c:	f107 030f 	add.w	r3, r7, #15
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	2301      	movs	r3, #1
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f006 f843 	bl	8007210 <HAL_I2C_Mem_Read>

	if(BitValue==1)			data|= 1<<BitPosition; 		 //force 1 to bit in BitPosition
 800118a:	7e3b      	ldrb	r3, [r7, #24]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d10b      	bne.n	80011a8 <MPU6050_Write_Single_Bit+0x58>
 8001190:	787b      	ldrb	r3, [r7, #1]
 8001192:	2201      	movs	r2, #1
 8001194:	fa02 f303 	lsl.w	r3, r2, r3
 8001198:	b25a      	sxtb	r2, r3
 800119a:	7bfb      	ldrb	r3, [r7, #15]
 800119c:	b25b      	sxtb	r3, r3
 800119e:	4313      	orrs	r3, r2
 80011a0:	b25b      	sxtb	r3, r3
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	73fb      	strb	r3, [r7, #15]
 80011a6:	e00f      	b.n	80011c8 <MPU6050_Write_Single_Bit+0x78>
	else if(BitValue==0) 	data&=~(1<<BitPosition); 	 //force 0 to bit in BitPosition
 80011a8:	7e3b      	ldrb	r3, [r7, #24]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d10c      	bne.n	80011c8 <MPU6050_Write_Single_Bit+0x78>
 80011ae:	787b      	ldrb	r3, [r7, #1]
 80011b0:	2201      	movs	r2, #1
 80011b2:	fa02 f303 	lsl.w	r3, r2, r3
 80011b6:	b25b      	sxtb	r3, r3
 80011b8:	43db      	mvns	r3, r3
 80011ba:	b25a      	sxtb	r2, r3
 80011bc:	7bfb      	ldrb	r3, [r7, #15]
 80011be:	b25b      	sxtb	r3, r3
 80011c0:	4013      	ands	r3, r2
 80011c2:	b25b      	sxtb	r3, r3
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	73fb      	strb	r3, [r7, #15]

	HAL_I2C_Mem_Write(I2Cx, DeviceAddress, RegisterAddress, 1,&data, 1, 1000); //write corected data (1 bit only) back to register
 80011c8:	78fb      	ldrb	r3, [r7, #3]
 80011ca:	b299      	uxth	r1, r3
 80011cc:	78bb      	ldrb	r3, [r7, #2]
 80011ce:	b29a      	uxth	r2, r3
 80011d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011d4:	9302      	str	r3, [sp, #8]
 80011d6:	2301      	movs	r3, #1
 80011d8:	9301      	str	r3, [sp, #4]
 80011da:	f107 030f 	add.w	r3, r7, #15
 80011de:	9300      	str	r3, [sp, #0]
 80011e0:	2301      	movs	r3, #1
 80011e2:	6878      	ldr	r0, [r7, #4]
 80011e4:	f005 ff1a 	bl	800701c <HAL_I2C_Mem_Write>
}
 80011e8:	bf00      	nop
 80011ea:	3710      	adds	r7, #16
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <MPU6050_Write_Few_Bits>:

void MPU6050_Write_Few_Bits(I2C_HandleTypeDef* I2Cx,uint8_t DeviceAddress, uint8_t RegisterAddress, uint8_t BitStart, uint8_t Length, uint8_t data)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b088      	sub	sp, #32
 80011f4:	af04      	add	r7, sp, #16
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	4608      	mov	r0, r1
 80011fa:	4611      	mov	r1, r2
 80011fc:	461a      	mov	r2, r3
 80011fe:	4603      	mov	r3, r0
 8001200:	70fb      	strb	r3, [r7, #3]
 8001202:	460b      	mov	r3, r1
 8001204:	70bb      	strb	r3, [r7, #2]
 8001206:	4613      	mov	r3, r2
 8001208:	707b      	strb	r3, [r7, #1]
	uint8_t mask;
	uint8_t temp;

	HAL_I2C_Mem_Read (I2Cx, DeviceAddress, RegisterAddress, 1, &temp, 1, 1000);//read whole Register
 800120a:	78fb      	ldrb	r3, [r7, #3]
 800120c:	b299      	uxth	r1, r3
 800120e:	78bb      	ldrb	r3, [r7, #2]
 8001210:	b29a      	uxth	r2, r3
 8001212:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001216:	9302      	str	r3, [sp, #8]
 8001218:	2301      	movs	r3, #1
 800121a:	9301      	str	r3, [sp, #4]
 800121c:	f107 030e 	add.w	r3, r7, #14
 8001220:	9300      	str	r3, [sp, #0]
 8001222:	2301      	movs	r3, #1
 8001224:	6878      	ldr	r0, [r7, #4]
 8001226:	f005 fff3 	bl	8007210 <HAL_I2C_Mem_Read>

    mask = ((1 << Length) - 1) << (BitStart - Length + 1);
 800122a:	7e3b      	ldrb	r3, [r7, #24]
 800122c:	2201      	movs	r2, #1
 800122e:	fa02 f303 	lsl.w	r3, r2, r3
 8001232:	1e5a      	subs	r2, r3, #1
 8001234:	7879      	ldrb	r1, [r7, #1]
 8001236:	7e3b      	ldrb	r3, [r7, #24]
 8001238:	1acb      	subs	r3, r1, r3
 800123a:	3301      	adds	r3, #1
 800123c:	fa02 f303 	lsl.w	r3, r2, r3
 8001240:	73fb      	strb	r3, [r7, #15]
    data <<= (BitStart - Length + 1); // shift data into correct position
 8001242:	7f3a      	ldrb	r2, [r7, #28]
 8001244:	7879      	ldrb	r1, [r7, #1]
 8001246:	7e3b      	ldrb	r3, [r7, #24]
 8001248:	1acb      	subs	r3, r1, r3
 800124a:	3301      	adds	r3, #1
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	773b      	strb	r3, [r7, #28]
    data &= mask; // zero all non-important bits in data
 8001252:	7f3a      	ldrb	r2, [r7, #28]
 8001254:	7bfb      	ldrb	r3, [r7, #15]
 8001256:	4013      	ands	r3, r2
 8001258:	773b      	strb	r3, [r7, #28]
    temp &= ~(mask); // zero all important bits in existing word
 800125a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800125e:	43db      	mvns	r3, r3
 8001260:	b25a      	sxtb	r2, r3
 8001262:	7bbb      	ldrb	r3, [r7, #14]
 8001264:	b25b      	sxtb	r3, r3
 8001266:	4013      	ands	r3, r2
 8001268:	b25b      	sxtb	r3, r3
 800126a:	b2db      	uxtb	r3, r3
 800126c:	73bb      	strb	r3, [r7, #14]
    temp |= data; // combine data with existing word
 800126e:	7bba      	ldrb	r2, [r7, #14]
 8001270:	7f3b      	ldrb	r3, [r7, #28]
 8001272:	4313      	orrs	r3, r2
 8001274:	b2db      	uxtb	r3, r3
 8001276:	73bb      	strb	r3, [r7, #14]

	HAL_I2C_Mem_Write(I2Cx, DeviceAddress, RegisterAddress, 1,&temp, 1, 1000); //write corected data (1 bit only) back to register
 8001278:	78fb      	ldrb	r3, [r7, #3]
 800127a:	b299      	uxth	r1, r3
 800127c:	78bb      	ldrb	r3, [r7, #2]
 800127e:	b29a      	uxth	r2, r3
 8001280:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001284:	9302      	str	r3, [sp, #8]
 8001286:	2301      	movs	r3, #1
 8001288:	9301      	str	r3, [sp, #4]
 800128a:	f107 030e 	add.w	r3, r7, #14
 800128e:	9300      	str	r3, [sp, #0]
 8001290:	2301      	movs	r3, #1
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f005 fec2 	bl	800701c <HAL_I2C_Mem_Write>
}
 8001298:	bf00      	nop
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}

080012a0 <MPU6050_Read_Single_Bit>:


uint8_t MPU6050_Read_Single_Bit(I2C_HandleTypeDef* I2Cx,uint8_t DeviceAddress, uint8_t RegisterAddress, uint8_t BitPosition)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b088      	sub	sp, #32
 80012a4:	af04      	add	r7, sp, #16
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	4608      	mov	r0, r1
 80012aa:	4611      	mov	r1, r2
 80012ac:	461a      	mov	r2, r3
 80012ae:	4603      	mov	r3, r0
 80012b0:	70fb      	strb	r3, [r7, #3]
 80012b2:	460b      	mov	r3, r1
 80012b4:	70bb      	strb	r3, [r7, #2]
 80012b6:	4613      	mov	r3, r2
 80012b8:	707b      	strb	r3, [r7, #1]
	uint8_t data;
	HAL_I2C_Mem_Read (I2Cx, DeviceAddress, RegisterAddress, 1, &data, 1, 1000);//read whole Register
 80012ba:	78fb      	ldrb	r3, [r7, #3]
 80012bc:	b299      	uxth	r1, r3
 80012be:	78bb      	ldrb	r3, [r7, #2]
 80012c0:	b29a      	uxth	r2, r3
 80012c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012c6:	9302      	str	r3, [sp, #8]
 80012c8:	2301      	movs	r3, #1
 80012ca:	9301      	str	r3, [sp, #4]
 80012cc:	f107 030f 	add.w	r3, r7, #15
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	2301      	movs	r3, #1
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f005 ff9b 	bl	8007210 <HAL_I2C_Mem_Read>

	//filter bit data
	data&=(1<<BitPosition);
 80012da:	787b      	ldrb	r3, [r7, #1]
 80012dc:	2201      	movs	r2, #1
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	b25a      	sxtb	r2, r3
 80012e4:	7bfb      	ldrb	r3, [r7, #15]
 80012e6:	b25b      	sxtb	r3, r3
 80012e8:	4013      	ands	r3, r2
 80012ea:	b25b      	sxtb	r3, r3
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	73fb      	strb	r3, [r7, #15]
	//shift bit
	data=data>>BitPosition;
 80012f0:	7bfb      	ldrb	r3, [r7, #15]
 80012f2:	461a      	mov	r2, r3
 80012f4:	787b      	ldrb	r3, [r7, #1]
 80012f6:	fa42 f303 	asr.w	r3, r2, r3
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	73fb      	strb	r3, [r7, #15]

	return data;
 80012fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001300:	4618      	mov	r0, r3
 8001302:	3710      	adds	r7, #16
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <MPU6050_check>:




MPU6050_Result MPU6050_check(I2C_HandleTypeDef* I2Cx)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b088      	sub	sp, #32
 800130c:	af04      	add	r7, sp, #16
 800130e:	6078      	str	r0, [r7, #4]
	//I2C_HandleTypeDef* Handle = I2Cx;
	uint8_t data;

	HAL_I2C_Mem_Read (I2Cx, MPU6050_ADDRESS,MPU6050_WHO_AM_I,1, &data, 1, 1000);
 8001310:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001314:	9302      	str	r3, [sp, #8]
 8001316:	2301      	movs	r3, #1
 8001318:	9301      	str	r3, [sp, #4]
 800131a:	f107 030f 	add.w	r3, r7, #15
 800131e:	9300      	str	r3, [sp, #0]
 8001320:	2301      	movs	r3, #1
 8001322:	2275      	movs	r2, #117	; 0x75
 8001324:	21d0      	movs	r1, #208	; 0xd0
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f005 ff72 	bl	8007210 <HAL_I2C_Mem_Read>

	if(data==MPU6050_I_AM_VAL) return MPU6050_DETECTED;
 800132c:	7bfb      	ldrb	r3, [r7, #15]
 800132e:	2b68      	cmp	r3, #104	; 0x68
 8001330:	d101      	bne.n	8001336 <MPU6050_check+0x2e>
 8001332:	2301      	movs	r3, #1
 8001334:	e000      	b.n	8001338 <MPU6050_check+0x30>
	else return MPU6050_NOTDETECTED;
 8001336:	2300      	movs	r3, #0

}
 8001338:	4618      	mov	r0, r3
 800133a:	3710      	adds	r7, #16
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}

08001340 <MPU6050_init>:
	DataStruct->Gyroscope_Y = (int16_t)(data[2] << 8 | data [3]);
	DataStruct->Gyroscope_Z = (int16_t)(data[4] << 8 | data [5]);
}

void MPU6050_init(I2C_HandleTypeDef* I2Cx)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
	//MPU6050_SetRate(I2Cx,MPU6050_ADDRESS, 7);//8khz(1+7) WITH DLPF DISABLED
	//MPU6050_SetGyroRange(I2Cx,MPU6050_ADDRESS, MPU6050_GYRO_FS_1000);
	//MPU6050_SetAccelRange(I2Cx,MPU6050_ADDRESS, MPU6050_ACCEL_FS_8);

	//example init with DMP later
	MPU6050_Set_CLK_Source(I2Cx,MPU6050_ADDRESS,MPU6050_CLOCK_PLL_XGYRO);
 8001348:	2201      	movs	r2, #1
 800134a:	21d0      	movs	r1, #208	; 0xd0
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f000 f900 	bl	8001552 <MPU6050_Set_CLK_Source>
	MPU6050_SetSleepEnabled(I2Cx,MPU6050_ADDRESS,0);
 8001352:	2200      	movs	r2, #0
 8001354:	21d0      	movs	r1, #208	; 0xd0
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f000 f923 	bl	80015a2 <MPU6050_SetSleepEnabled>
	MPU6050_SetGyroRange(I2Cx,MPU6050_ADDRESS, MPU6050_GYRO_FS_250);
 800135c:	2200      	movs	r2, #0
 800135e:	21d0      	movs	r1, #208	; 0xd0
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f000 f966 	bl	8001632 <MPU6050_SetGyroRange>
	MPU6050_SetAccelRange(I2Cx,MPU6050_ADDRESS, MPU6050_ACCEL_FS_2);
 8001366:	2200      	movs	r2, #0
 8001368:	21d0      	movs	r1, #208	; 0xd0
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f000 f977 	bl	800165e <MPU6050_SetAccelRange>


}
 8001370:	bf00      	nop
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <MPU6050_DMP_Enable>:


void MPU6050_DMP_Enable(I2C_HandleTypeDef* I2Cx,uint8_t DeviceAddress, uint8_t enable)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af02      	add	r7, sp, #8
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	460b      	mov	r3, r1
 8001382:	70fb      	strb	r3, [r7, #3]
 8001384:	4613      	mov	r3, r2
 8001386:	70bb      	strb	r3, [r7, #2]
	MPU6050_Write_Single_Bit(I2Cx,DeviceAddress, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_DMP_EN_BIT, enable);
 8001388:	78f9      	ldrb	r1, [r7, #3]
 800138a:	78bb      	ldrb	r3, [r7, #2]
 800138c:	9300      	str	r3, [sp, #0]
 800138e:	2307      	movs	r3, #7
 8001390:	226a      	movs	r2, #106	; 0x6a
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f7ff fedc 	bl	8001150 <MPU6050_Write_Single_Bit>
}
 8001398:	bf00      	nop
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <MPU6050_DMP_Reset>:

void MPU6050_DMP_Reset(I2C_HandleTypeDef* I2Cx,uint8_t DeviceAddres)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af02      	add	r7, sp, #8
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	460b      	mov	r3, r1
 80013aa:	70fb      	strb	r3, [r7, #3]
	MPU6050_Write_Single_Bit(I2Cx,DeviceAddres, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_DMP_RESET_BIT, 1);
 80013ac:	78f9      	ldrb	r1, [r7, #3]
 80013ae:	2301      	movs	r3, #1
 80013b0:	9300      	str	r3, [sp, #0]
 80013b2:	2303      	movs	r3, #3
 80013b4:	226a      	movs	r2, #106	; 0x6a
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	f7ff feca 	bl	8001150 <MPU6050_Write_Single_Bit>
}
 80013bc:	bf00      	nop
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <MPU6050_Set_Memory_Bank>:
	data=MPU6050_Read_Single_Bit(I2Cx, MPU6050_ADDRESS, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_DMP_EN_BIT);
	return data;
}

void MPU6050_Set_Memory_Bank(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress, uint8_t bank, uint8_t prefetchEnabled, uint8_t userBank)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af04      	add	r7, sp, #16
 80013ca:	6078      	str	r0, [r7, #4]
 80013cc:	4608      	mov	r0, r1
 80013ce:	4611      	mov	r1, r2
 80013d0:	461a      	mov	r2, r3
 80013d2:	4603      	mov	r3, r0
 80013d4:	70fb      	strb	r3, [r7, #3]
 80013d6:	460b      	mov	r3, r1
 80013d8:	70bb      	strb	r3, [r7, #2]
 80013da:	4613      	mov	r3, r2
 80013dc:	707b      	strb	r3, [r7, #1]
	bank &= 0x1F;
 80013de:	78bb      	ldrb	r3, [r7, #2]
 80013e0:	f003 031f 	and.w	r3, r3, #31
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	70bb      	strb	r3, [r7, #2]
	if (userBank) bank |= 0x20;
 80013e8:	7c3b      	ldrb	r3, [r7, #16]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d004      	beq.n	80013f8 <MPU6050_Set_Memory_Bank+0x34>
 80013ee:	78bb      	ldrb	r3, [r7, #2]
 80013f0:	f043 0320 	orr.w	r3, r3, #32
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	70bb      	strb	r3, [r7, #2]
	if (prefetchEnabled) bank |= 0x40;
 80013f8:	787b      	ldrb	r3, [r7, #1]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d004      	beq.n	8001408 <MPU6050_Set_Memory_Bank+0x44>
 80013fe:	78bb      	ldrb	r3, [r7, #2]
 8001400:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001404:	b2db      	uxtb	r3, r3
 8001406:	70bb      	strb	r3, [r7, #2]

	HAL_I2C_Mem_Write(I2Cx, DeviceAddress, MPU6050_RA_BANK_SEL, 1,&bank, 1, 1000);
 8001408:	78fb      	ldrb	r3, [r7, #3]
 800140a:	b299      	uxth	r1, r3
 800140c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001410:	9302      	str	r3, [sp, #8]
 8001412:	2301      	movs	r3, #1
 8001414:	9301      	str	r3, [sp, #4]
 8001416:	1cbb      	adds	r3, r7, #2
 8001418:	9300      	str	r3, [sp, #0]
 800141a:	2301      	movs	r3, #1
 800141c:	226d      	movs	r2, #109	; 0x6d
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f005 fdfc 	bl	800701c <HAL_I2C_Mem_Write>
}
 8001424:	bf00      	nop
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <MPU6050_Set_Memory_Start_Address>:

void MPU6050_Set_Memory_Start_Address(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress, uint8_t address)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b086      	sub	sp, #24
 8001430:	af04      	add	r7, sp, #16
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	460b      	mov	r3, r1
 8001436:	70fb      	strb	r3, [r7, #3]
 8001438:	4613      	mov	r3, r2
 800143a:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(I2Cx, DeviceAddress, MPU6050_RA_MEM_START_ADDR, 1, &address, 1, 1000);
 800143c:	78fb      	ldrb	r3, [r7, #3]
 800143e:	b299      	uxth	r1, r3
 8001440:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001444:	9302      	str	r3, [sp, #8]
 8001446:	2301      	movs	r3, #1
 8001448:	9301      	str	r3, [sp, #4]
 800144a:	1cbb      	adds	r3, r7, #2
 800144c:	9300      	str	r3, [sp, #0]
 800144e:	2301      	movs	r3, #1
 8001450:	226e      	movs	r2, #110	; 0x6e
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f005 fde2 	bl	800701c <HAL_I2C_Mem_Write>
}
 8001458:	bf00      	nop
 800145a:	3708      	adds	r7, #8
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}

08001460 <MPU6050_Read_Memory_Bank>:

uint8_t MPU6050_Read_Memory_Bank(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b088      	sub	sp, #32
 8001464:	af04      	add	r7, sp, #16
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	460b      	mov	r3, r1
 800146a:	70fb      	strb	r3, [r7, #3]
	uint8_t data;
	HAL_I2C_Mem_Read (I2Cx, DeviceAddress, MPU6050_RA_MEM_R_W, 1, &data, 1, 1000);
 800146c:	78fb      	ldrb	r3, [r7, #3]
 800146e:	b299      	uxth	r1, r3
 8001470:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001474:	9302      	str	r3, [sp, #8]
 8001476:	2301      	movs	r3, #1
 8001478:	9301      	str	r3, [sp, #4]
 800147a:	f107 030f 	add.w	r3, r7, #15
 800147e:	9300      	str	r3, [sp, #0]
 8001480:	2301      	movs	r3, #1
 8001482:	226f      	movs	r2, #111	; 0x6f
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f005 fec3 	bl	8007210 <HAL_I2C_Mem_Read>
	return data;
 800148a:	7bfb      	ldrb	r3, [r7, #15]
}
 800148c:	4618      	mov	r0, r3
 800148e:	3710      	adds	r7, #16
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}

08001494 <MPU6050_getOTPBankValid>:

uint8_t MPU6050_getOTPBankValid(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	460b      	mov	r3, r1
 800149e:	70fb      	strb	r3, [r7, #3]
	uint8_t data;
	data=MPU6050_Read_Single_Bit(I2Cx, DeviceAddress, MPU6050_RA_XG_OFFS_TC, MPU6050_TC_OTP_BNK_VLD_BIT);
 80014a0:	78f9      	ldrb	r1, [r7, #3]
 80014a2:	2300      	movs	r3, #0
 80014a4:	2200      	movs	r2, #0
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f7ff fefa 	bl	80012a0 <MPU6050_Read_Single_Bit>
 80014ac:	4603      	mov	r3, r0
 80014ae:	73fb      	strb	r3, [r7, #15]
	return data;
 80014b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3710      	adds	r7, #16
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}

080014ba <MPU6050_Set_SlaveAddress>:

void MPU6050_Set_SlaveAddress(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress,uint8_t num, uint8_t address)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b086      	sub	sp, #24
 80014be:	af04      	add	r7, sp, #16
 80014c0:	6078      	str	r0, [r7, #4]
 80014c2:	4608      	mov	r0, r1
 80014c4:	4611      	mov	r1, r2
 80014c6:	461a      	mov	r2, r3
 80014c8:	4603      	mov	r3, r0
 80014ca:	70fb      	strb	r3, [r7, #3]
 80014cc:	460b      	mov	r3, r1
 80014ce:	70bb      	strb	r3, [r7, #2]
 80014d0:	4613      	mov	r3, r2
 80014d2:	707b      	strb	r3, [r7, #1]
	HAL_I2C_Mem_Write(I2Cx, DeviceAddress, MPU6050_RA_I2C_SLV0_ADDR + num*3, 1, &address, 1, 1000);
 80014d4:	78fb      	ldrb	r3, [r7, #3]
 80014d6:	b299      	uxth	r1, r3
 80014d8:	78bb      	ldrb	r3, [r7, #2]
 80014da:	b29b      	uxth	r3, r3
 80014dc:	461a      	mov	r2, r3
 80014de:	0052      	lsls	r2, r2, #1
 80014e0:	4413      	add	r3, r2
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	3325      	adds	r3, #37	; 0x25
 80014e6:	b29a      	uxth	r2, r3
 80014e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ec:	9302      	str	r3, [sp, #8]
 80014ee:	2301      	movs	r3, #1
 80014f0:	9301      	str	r3, [sp, #4]
 80014f2:	1c7b      	adds	r3, r7, #1
 80014f4:	9300      	str	r3, [sp, #0]
 80014f6:	2301      	movs	r3, #1
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f005 fd8f 	bl	800701c <HAL_I2C_Mem_Write>
}
 80014fe:	bf00      	nop
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <MPU6050_Set_MasterModeEnable>:

void MPU6050_Set_MasterModeEnable(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress,uint8_t enable)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	b084      	sub	sp, #16
 800150a:	af02      	add	r7, sp, #8
 800150c:	6078      	str	r0, [r7, #4]
 800150e:	460b      	mov	r3, r1
 8001510:	70fb      	strb	r3, [r7, #3]
 8001512:	4613      	mov	r3, r2
 8001514:	70bb      	strb	r3, [r7, #2]
	MPU6050_Write_Single_Bit(I2Cx,DeviceAddress, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_I2C_MST_EN_BIT ,enable);
 8001516:	78f9      	ldrb	r1, [r7, #3]
 8001518:	78bb      	ldrb	r3, [r7, #2]
 800151a:	9300      	str	r3, [sp, #0]
 800151c:	2305      	movs	r3, #5
 800151e:	226a      	movs	r2, #106	; 0x6a
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f7ff fe15 	bl	8001150 <MPU6050_Write_Single_Bit>
}
 8001526:	bf00      	nop
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <MPU6050_Reset_I2CMaster>:

void MPU6050_Reset_I2CMaster(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b084      	sub	sp, #16
 8001532:	af02      	add	r7, sp, #8
 8001534:	6078      	str	r0, [r7, #4]
 8001536:	460b      	mov	r3, r1
 8001538:	70fb      	strb	r3, [r7, #3]
	MPU6050_Write_Single_Bit(I2Cx,DeviceAddress, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_I2C_MST_RESET_BIT ,1);
 800153a:	78f9      	ldrb	r1, [r7, #3]
 800153c:	2301      	movs	r3, #1
 800153e:	9300      	str	r3, [sp, #0]
 8001540:	2301      	movs	r3, #1
 8001542:	226a      	movs	r2, #106	; 0x6a
 8001544:	6878      	ldr	r0, [r7, #4]
 8001546:	f7ff fe03 	bl	8001150 <MPU6050_Write_Single_Bit>
}
 800154a:	bf00      	nop
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}

08001552 <MPU6050_Set_CLK_Source>:

void MPU6050_Set_CLK_Source(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress, uint8_t source)
{
 8001552:	b580      	push	{r7, lr}
 8001554:	b084      	sub	sp, #16
 8001556:	af02      	add	r7, sp, #8
 8001558:	6078      	str	r0, [r7, #4]
 800155a:	460b      	mov	r3, r1
 800155c:	70fb      	strb	r3, [r7, #3]
 800155e:	4613      	mov	r3, r2
 8001560:	70bb      	strb	r3, [r7, #2]
	MPU6050_Write_Few_Bits(I2Cx,DeviceAddress, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH ,source);
 8001562:	78f9      	ldrb	r1, [r7, #3]
 8001564:	78bb      	ldrb	r3, [r7, #2]
 8001566:	9301      	str	r3, [sp, #4]
 8001568:	2303      	movs	r3, #3
 800156a:	9300      	str	r3, [sp, #0]
 800156c:	2302      	movs	r3, #2
 800156e:	226b      	movs	r2, #107	; 0x6b
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f7ff fe3d 	bl	80011f0 <MPU6050_Write_Few_Bits>
}
 8001576:	bf00      	nop
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}

0800157e <MPU6050_Reset>:

void MPU6050_Reset(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress)
{
 800157e:	b580      	push	{r7, lr}
 8001580:	b084      	sub	sp, #16
 8001582:	af02      	add	r7, sp, #8
 8001584:	6078      	str	r0, [r7, #4]
 8001586:	460b      	mov	r3, r1
 8001588:	70fb      	strb	r3, [r7, #3]
	MPU6050_Write_Single_Bit(I2Cx,MPU6050_ADDRESS, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_DEVICE_RESET_BIT ,1);
 800158a:	2301      	movs	r3, #1
 800158c:	9300      	str	r3, [sp, #0]
 800158e:	2307      	movs	r3, #7
 8001590:	226b      	movs	r2, #107	; 0x6b
 8001592:	21d0      	movs	r1, #208	; 0xd0
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f7ff fddb 	bl	8001150 <MPU6050_Write_Single_Bit>
}
 800159a:	bf00      	nop
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <MPU6050_SetSleepEnabled>:

void MPU6050_SetSleepEnabled(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress,uint8_t enable)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b084      	sub	sp, #16
 80015a6:	af02      	add	r7, sp, #8
 80015a8:	6078      	str	r0, [r7, #4]
 80015aa:	460b      	mov	r3, r1
 80015ac:	70fb      	strb	r3, [r7, #3]
 80015ae:	4613      	mov	r3, r2
 80015b0:	70bb      	strb	r3, [r7, #2]
	MPU6050_Write_Single_Bit(I2Cx,MPU6050_ADDRESS, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT ,enable);
 80015b2:	78bb      	ldrb	r3, [r7, #2]
 80015b4:	9300      	str	r3, [sp, #0]
 80015b6:	2306      	movs	r3, #6
 80015b8:	226b      	movs	r2, #107	; 0x6b
 80015ba:	21d0      	movs	r1, #208	; 0xd0
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f7ff fdc7 	bl	8001150 <MPU6050_Write_Single_Bit>
}
 80015c2:	bf00      	nop
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <MPU6050_SetIntEnabled>:

void MPU6050_SetIntEnabled(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress, uint8_t enable)
{
 80015ca:	b580      	push	{r7, lr}
 80015cc:	b086      	sub	sp, #24
 80015ce:	af04      	add	r7, sp, #16
 80015d0:	6078      	str	r0, [r7, #4]
 80015d2:	460b      	mov	r3, r1
 80015d4:	70fb      	strb	r3, [r7, #3]
 80015d6:	4613      	mov	r3, r2
 80015d8:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(I2Cx, DeviceAddress, MPU6050_RA_INT_ENABLE, 1, &enable, 1, 1000);
 80015da:	78fb      	ldrb	r3, [r7, #3]
 80015dc:	b299      	uxth	r1, r3
 80015de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015e2:	9302      	str	r3, [sp, #8]
 80015e4:	2301      	movs	r3, #1
 80015e6:	9301      	str	r3, [sp, #4]
 80015e8:	1cbb      	adds	r3, r7, #2
 80015ea:	9300      	str	r3, [sp, #0]
 80015ec:	2301      	movs	r3, #1
 80015ee:	2238      	movs	r2, #56	; 0x38
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	f005 fd13 	bl	800701c <HAL_I2C_Mem_Write>
}
 80015f6:	bf00      	nop
 80015f8:	3708      	adds	r7, #8
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <MPU6050_SetRate>:

void MPU6050_SetRate(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress, uint8_t rate)
{
 80015fe:	b580      	push	{r7, lr}
 8001600:	b086      	sub	sp, #24
 8001602:	af04      	add	r7, sp, #16
 8001604:	6078      	str	r0, [r7, #4]
 8001606:	460b      	mov	r3, r1
 8001608:	70fb      	strb	r3, [r7, #3]
 800160a:	4613      	mov	r3, r2
 800160c:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(I2Cx, DeviceAddress, MPU6050_RA_SMPLRT_DIV, 1, &rate, 1, 1000);
 800160e:	78fb      	ldrb	r3, [r7, #3]
 8001610:	b299      	uxth	r1, r3
 8001612:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001616:	9302      	str	r3, [sp, #8]
 8001618:	2301      	movs	r3, #1
 800161a:	9301      	str	r3, [sp, #4]
 800161c:	1cbb      	adds	r3, r7, #2
 800161e:	9300      	str	r3, [sp, #0]
 8001620:	2301      	movs	r3, #1
 8001622:	2219      	movs	r2, #25
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f005 fcf9 	bl	800701c <HAL_I2C_Mem_Write>
}
 800162a:	bf00      	nop
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <MPU6050_SetGyroRange>:

void MPU6050_SetGyroRange(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress, uint8_t range)
{
 8001632:	b580      	push	{r7, lr}
 8001634:	b084      	sub	sp, #16
 8001636:	af02      	add	r7, sp, #8
 8001638:	6078      	str	r0, [r7, #4]
 800163a:	460b      	mov	r3, r1
 800163c:	70fb      	strb	r3, [r7, #3]
 800163e:	4613      	mov	r3, r2
 8001640:	70bb      	strb	r3, [r7, #2]
	MPU6050_Write_Few_Bits(I2Cx, DeviceAddress, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH,range);
 8001642:	78f9      	ldrb	r1, [r7, #3]
 8001644:	78bb      	ldrb	r3, [r7, #2]
 8001646:	9301      	str	r3, [sp, #4]
 8001648:	2302      	movs	r3, #2
 800164a:	9300      	str	r3, [sp, #0]
 800164c:	2304      	movs	r3, #4
 800164e:	221b      	movs	r2, #27
 8001650:	6878      	ldr	r0, [r7, #4]
 8001652:	f7ff fdcd 	bl	80011f0 <MPU6050_Write_Few_Bits>
}
 8001656:	bf00      	nop
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <MPU6050_SetAccelRange>:

void MPU6050_SetAccelRange(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress, uint8_t range)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b084      	sub	sp, #16
 8001662:	af02      	add	r7, sp, #8
 8001664:	6078      	str	r0, [r7, #4]
 8001666:	460b      	mov	r3, r1
 8001668:	70fb      	strb	r3, [r7, #3]
 800166a:	4613      	mov	r3, r2
 800166c:	70bb      	strb	r3, [r7, #2]
	MPU6050_Write_Few_Bits(I2Cx, DeviceAddress, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH,range);
 800166e:	78f9      	ldrb	r1, [r7, #3]
 8001670:	78bb      	ldrb	r3, [r7, #2]
 8001672:	9301      	str	r3, [sp, #4]
 8001674:	2302      	movs	r3, #2
 8001676:	9300      	str	r3, [sp, #0]
 8001678:	2304      	movs	r3, #4
 800167a:	221c      	movs	r2, #28
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	f7ff fdb7 	bl	80011f0 <MPU6050_Write_Few_Bits>
}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <SetExternalFrameSync>:

void SetExternalFrameSync(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress, uint8_t sync)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b084      	sub	sp, #16
 800168e:	af02      	add	r7, sp, #8
 8001690:	6078      	str	r0, [r7, #4]
 8001692:	460b      	mov	r3, r1
 8001694:	70fb      	strb	r3, [r7, #3]
 8001696:	4613      	mov	r3, r2
 8001698:	70bb      	strb	r3, [r7, #2]
	MPU6050_Write_Few_Bits(I2Cx, DeviceAddress, MPU6050_RA_CONFIG, MPU6050_CFG_EXT_SYNC_SET_BIT, MPU6050_CFG_EXT_SYNC_SET_LENGTH,sync);
 800169a:	78f9      	ldrb	r1, [r7, #3]
 800169c:	78bb      	ldrb	r3, [r7, #2]
 800169e:	9301      	str	r3, [sp, #4]
 80016a0:	2303      	movs	r3, #3
 80016a2:	9300      	str	r3, [sp, #0]
 80016a4:	2305      	movs	r3, #5
 80016a6:	221a      	movs	r2, #26
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f7ff fda1 	bl	80011f0 <MPU6050_Write_Few_Bits>
}
 80016ae:	bf00      	nop
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}

080016b6 <SetDLPFMode>:

void SetDLPFMode(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress, uint8_t mode)
{
 80016b6:	b580      	push	{r7, lr}
 80016b8:	b084      	sub	sp, #16
 80016ba:	af02      	add	r7, sp, #8
 80016bc:	6078      	str	r0, [r7, #4]
 80016be:	460b      	mov	r3, r1
 80016c0:	70fb      	strb	r3, [r7, #3]
 80016c2:	4613      	mov	r3, r2
 80016c4:	70bb      	strb	r3, [r7, #2]
	MPU6050_Write_Few_Bits(I2Cx, DeviceAddress, MPU6050_RA_CONFIG, MPU6050_CFG_DLPF_CFG_BIT, MPU6050_CFG_DLPF_CFG_LENGTH,mode);
 80016c6:	78f9      	ldrb	r1, [r7, #3]
 80016c8:	78bb      	ldrb	r3, [r7, #2]
 80016ca:	9301      	str	r3, [sp, #4]
 80016cc:	2303      	movs	r3, #3
 80016ce:	9300      	str	r3, [sp, #0]
 80016d0:	2302      	movs	r3, #2
 80016d2:	221a      	movs	r2, #26
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f7ff fd8b 	bl	80011f0 <MPU6050_Write_Few_Bits>
}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}

080016e2 <MPU6050_DMPConfig1>:

void MPU6050_DMPConfig1(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress, uint8_t config)
{
 80016e2:	b580      	push	{r7, lr}
 80016e4:	b086      	sub	sp, #24
 80016e6:	af04      	add	r7, sp, #16
 80016e8:	6078      	str	r0, [r7, #4]
 80016ea:	460b      	mov	r3, r1
 80016ec:	70fb      	strb	r3, [r7, #3]
 80016ee:	4613      	mov	r3, r2
 80016f0:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(I2Cx, DeviceAddress, MPU6050_RA_DMP_CFG_1, 1, &config, 1, 1000);
 80016f2:	78fb      	ldrb	r3, [r7, #3]
 80016f4:	b299      	uxth	r1, r3
 80016f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016fa:	9302      	str	r3, [sp, #8]
 80016fc:	2301      	movs	r3, #1
 80016fe:	9301      	str	r3, [sp, #4]
 8001700:	1cbb      	adds	r3, r7, #2
 8001702:	9300      	str	r3, [sp, #0]
 8001704:	2301      	movs	r3, #1
 8001706:	2270      	movs	r2, #112	; 0x70
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	f005 fc87 	bl	800701c <HAL_I2C_Mem_Write>
}
 800170e:	bf00      	nop
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}

08001716 <MPU6050_DMPConfig2>:

void MPU6050_DMPConfig2(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress, uint8_t config)
{
 8001716:	b580      	push	{r7, lr}
 8001718:	b086      	sub	sp, #24
 800171a:	af04      	add	r7, sp, #16
 800171c:	6078      	str	r0, [r7, #4]
 800171e:	460b      	mov	r3, r1
 8001720:	70fb      	strb	r3, [r7, #3]
 8001722:	4613      	mov	r3, r2
 8001724:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(I2Cx, DeviceAddress, MPU6050_RA_DMP_CFG_2, 1, &config, 1, 1000);
 8001726:	78fb      	ldrb	r3, [r7, #3]
 8001728:	b299      	uxth	r1, r3
 800172a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800172e:	9302      	str	r3, [sp, #8]
 8001730:	2301      	movs	r3, #1
 8001732:	9301      	str	r3, [sp, #4]
 8001734:	1cbb      	adds	r3, r7, #2
 8001736:	9300      	str	r3, [sp, #0]
 8001738:	2301      	movs	r3, #1
 800173a:	2271      	movs	r2, #113	; 0x71
 800173c:	6878      	ldr	r0, [r7, #4]
 800173e:	f005 fc6d 	bl	800701c <HAL_I2C_Mem_Write>
}
 8001742:	bf00      	nop
 8001744:	3708      	adds	r7, #8
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <MPU6050_SetOTPBankValid>:

void MPU6050_SetOTPBankValid(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress,uint8_t enable)
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b084      	sub	sp, #16
 800174e:	af02      	add	r7, sp, #8
 8001750:	6078      	str	r0, [r7, #4]
 8001752:	460b      	mov	r3, r1
 8001754:	70fb      	strb	r3, [r7, #3]
 8001756:	4613      	mov	r3, r2
 8001758:	70bb      	strb	r3, [r7, #2]
	MPU6050_Write_Single_Bit(I2Cx,MPU6050_ADDRESS, MPU6050_RA_XG_OFFS_TC, MPU6050_TC_OTP_BNK_VLD_BIT ,enable);
 800175a:	78bb      	ldrb	r3, [r7, #2]
 800175c:	9300      	str	r3, [sp, #0]
 800175e:	2300      	movs	r3, #0
 8001760:	2200      	movs	r2, #0
 8001762:	21d0      	movs	r1, #208	; 0xd0
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	f7ff fcf3 	bl	8001150 <MPU6050_Write_Single_Bit>
}
 800176a:	bf00      	nop
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <MPU6050_SetMotionDetectionThreshold>:

void MPU6050_SetMotionDetectionThreshold(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress, uint8_t threshold)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b086      	sub	sp, #24
 8001776:	af04      	add	r7, sp, #16
 8001778:	6078      	str	r0, [r7, #4]
 800177a:	460b      	mov	r3, r1
 800177c:	70fb      	strb	r3, [r7, #3]
 800177e:	4613      	mov	r3, r2
 8001780:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(I2Cx, DeviceAddress, MPU6050_RA_MOT_THR, 1, &threshold, 1, 1000);
 8001782:	78fb      	ldrb	r3, [r7, #3]
 8001784:	b299      	uxth	r1, r3
 8001786:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800178a:	9302      	str	r3, [sp, #8]
 800178c:	2301      	movs	r3, #1
 800178e:	9301      	str	r3, [sp, #4]
 8001790:	1cbb      	adds	r3, r7, #2
 8001792:	9300      	str	r3, [sp, #0]
 8001794:	2301      	movs	r3, #1
 8001796:	221f      	movs	r2, #31
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f005 fc3f 	bl	800701c <HAL_I2C_Mem_Write>
}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <MPU6050_SetZeroMotionDetectionThreshold>:

void MPU6050_SetZeroMotionDetectionThreshold(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress, uint8_t threshold)
{
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b086      	sub	sp, #24
 80017aa:	af04      	add	r7, sp, #16
 80017ac:	6078      	str	r0, [r7, #4]
 80017ae:	460b      	mov	r3, r1
 80017b0:	70fb      	strb	r3, [r7, #3]
 80017b2:	4613      	mov	r3, r2
 80017b4:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(I2Cx, DeviceAddress, MPU6050_RA_ZRMOT_THR, 1, &threshold, 1, 1000);
 80017b6:	78fb      	ldrb	r3, [r7, #3]
 80017b8:	b299      	uxth	r1, r3
 80017ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017be:	9302      	str	r3, [sp, #8]
 80017c0:	2301      	movs	r3, #1
 80017c2:	9301      	str	r3, [sp, #4]
 80017c4:	1cbb      	adds	r3, r7, #2
 80017c6:	9300      	str	r3, [sp, #0]
 80017c8:	2301      	movs	r3, #1
 80017ca:	2221      	movs	r2, #33	; 0x21
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f005 fc25 	bl	800701c <HAL_I2C_Mem_Write>
}
 80017d2:	bf00      	nop
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <MPU6050_SetMotionDetectionDuration>:

void MPU6050_SetMotionDetectionDuration(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress, uint8_t duration)
{
 80017da:	b580      	push	{r7, lr}
 80017dc:	b086      	sub	sp, #24
 80017de:	af04      	add	r7, sp, #16
 80017e0:	6078      	str	r0, [r7, #4]
 80017e2:	460b      	mov	r3, r1
 80017e4:	70fb      	strb	r3, [r7, #3]
 80017e6:	4613      	mov	r3, r2
 80017e8:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(I2Cx, DeviceAddress, MPU6050_RA_MOT_DUR, 1, &duration, 1, 1000);
 80017ea:	78fb      	ldrb	r3, [r7, #3]
 80017ec:	b299      	uxth	r1, r3
 80017ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017f2:	9302      	str	r3, [sp, #8]
 80017f4:	2301      	movs	r3, #1
 80017f6:	9301      	str	r3, [sp, #4]
 80017f8:	1cbb      	adds	r3, r7, #2
 80017fa:	9300      	str	r3, [sp, #0]
 80017fc:	2301      	movs	r3, #1
 80017fe:	2220      	movs	r2, #32
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f005 fc0b 	bl	800701c <HAL_I2C_Mem_Write>
}
 8001806:	bf00      	nop
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}

0800180e <MPU6050_SetZeroMotionDetectionDuration>:

void MPU6050_SetZeroMotionDetectionDuration(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress, uint8_t duration)
{
 800180e:	b580      	push	{r7, lr}
 8001810:	b086      	sub	sp, #24
 8001812:	af04      	add	r7, sp, #16
 8001814:	6078      	str	r0, [r7, #4]
 8001816:	460b      	mov	r3, r1
 8001818:	70fb      	strb	r3, [r7, #3]
 800181a:	4613      	mov	r3, r2
 800181c:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(I2Cx, DeviceAddress, MPU6050_RA_ZRMOT_DUR, 1, &duration, 1, 1000);
 800181e:	78fb      	ldrb	r3, [r7, #3]
 8001820:	b299      	uxth	r1, r3
 8001822:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001826:	9302      	str	r3, [sp, #8]
 8001828:	2301      	movs	r3, #1
 800182a:	9301      	str	r3, [sp, #4]
 800182c:	1cbb      	adds	r3, r7, #2
 800182e:	9300      	str	r3, [sp, #0]
 8001830:	2301      	movs	r3, #1
 8001832:	2222      	movs	r2, #34	; 0x22
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f005 fbf1 	bl	800701c <HAL_I2C_Mem_Write>
}
 800183a:	bf00      	nop
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <MPU6050_SetFIFOenabled>:

void MPU6050_SetFIFOenabled(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress,uint8_t enable)
{
 8001842:	b580      	push	{r7, lr}
 8001844:	b084      	sub	sp, #16
 8001846:	af02      	add	r7, sp, #8
 8001848:	6078      	str	r0, [r7, #4]
 800184a:	460b      	mov	r3, r1
 800184c:	70fb      	strb	r3, [r7, #3]
 800184e:	4613      	mov	r3, r2
 8001850:	70bb      	strb	r3, [r7, #2]
	MPU6050_Write_Single_Bit(I2Cx,MPU6050_ADDRESS, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_FIFO_EN_BIT ,enable);
 8001852:	78bb      	ldrb	r3, [r7, #2]
 8001854:	9300      	str	r3, [sp, #0]
 8001856:	2306      	movs	r3, #6
 8001858:	226a      	movs	r2, #106	; 0x6a
 800185a:	21d0      	movs	r1, #208	; 0xd0
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f7ff fc77 	bl	8001150 <MPU6050_Write_Single_Bit>
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <MPU6050_ResetFIFO>:

void MPU6050_ResetFIFO(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress)
{
 800186a:	b580      	push	{r7, lr}
 800186c:	b084      	sub	sp, #16
 800186e:	af02      	add	r7, sp, #8
 8001870:	6078      	str	r0, [r7, #4]
 8001872:	460b      	mov	r3, r1
 8001874:	70fb      	strb	r3, [r7, #3]
	MPU6050_Write_Single_Bit(I2Cx,MPU6050_ADDRESS, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_FIFO_RESET_BIT ,1);
 8001876:	2301      	movs	r3, #1
 8001878:	9300      	str	r3, [sp, #0]
 800187a:	2302      	movs	r3, #2
 800187c:	226a      	movs	r2, #106	; 0x6a
 800187e:	21d0      	movs	r1, #208	; 0xd0
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f7ff fc65 	bl	8001150 <MPU6050_Write_Single_Bit>
}
 8001886:	bf00      	nop
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}

0800188e <MPU6050_GetFifoBytes>:
	data=MPU6050_Read_Single_Bit(I2Cx, DeviceAddress, MPU6050_RA_INT_STATUS, MPU6050_INTERRUPT_FIFO_OFLOW_BIT);
	return data;
}

void MPU6050_GetFifoBytes(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress,uint8_t *data, uint8_t length)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	b088      	sub	sp, #32
 8001892:	af04      	add	r7, sp, #16
 8001894:	60f8      	str	r0, [r7, #12]
 8001896:	607a      	str	r2, [r7, #4]
 8001898:	461a      	mov	r2, r3
 800189a:	460b      	mov	r3, r1
 800189c:	72fb      	strb	r3, [r7, #11]
 800189e:	4613      	mov	r3, r2
 80018a0:	72bb      	strb	r3, [r7, #10]
    if(length > 0)
 80018a2:	7abb      	ldrb	r3, [r7, #10]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d010      	beq.n	80018ca <MPU6050_GetFifoBytes+0x3c>
    {
    	HAL_I2C_Mem_Read (I2Cx, DeviceAddress, MPU6050_RA_FIFO_R_W, length, data, 1, 1000);
 80018a8:	7afb      	ldrb	r3, [r7, #11]
 80018aa:	b299      	uxth	r1, r3
 80018ac:	7abb      	ldrb	r3, [r7, #10]
 80018ae:	b29a      	uxth	r2, r3
 80018b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018b4:	9302      	str	r3, [sp, #8]
 80018b6:	2301      	movs	r3, #1
 80018b8:	9301      	str	r3, [sp, #4]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	9300      	str	r3, [sp, #0]
 80018be:	4613      	mov	r3, r2
 80018c0:	2274      	movs	r2, #116	; 0x74
 80018c2:	68f8      	ldr	r0, [r7, #12]
 80018c4:	f005 fca4 	bl	8007210 <HAL_I2C_Mem_Read>

    else
    {
    	*data = 0;
    }
}
 80018c8:	e002      	b.n	80018d0 <MPU6050_GetFifoBytes+0x42>
    	*data = 0;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2200      	movs	r2, #0
 80018ce:	701a      	strb	r2, [r3, #0]
}
 80018d0:	bf00      	nop
 80018d2:	3710      	adds	r7, #16
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <MPU6050_GetIntStatus>:
	data=MPU6050_Read_Single_Bit(I2Cx, DeviceAddress, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_FIFO_EN_BIT);
	return data;
}

uint8_t MPU6050_GetIntStatus(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b088      	sub	sp, #32
 80018dc:	af04      	add	r7, sp, #16
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	460b      	mov	r3, r1
 80018e2:	70fb      	strb	r3, [r7, #3]
	uint8_t data;
	HAL_I2C_Mem_Read (I2Cx, DeviceAddress, MPU6050_RA_INT_STATUS, 1, &data, 1, 1000);
 80018e4:	78fb      	ldrb	r3, [r7, #3]
 80018e6:	b299      	uxth	r1, r3
 80018e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018ec:	9302      	str	r3, [sp, #8]
 80018ee:	2301      	movs	r3, #1
 80018f0:	9301      	str	r3, [sp, #4]
 80018f2:	f107 030f 	add.w	r3, r7, #15
 80018f6:	9300      	str	r3, [sp, #0]
 80018f8:	2301      	movs	r3, #1
 80018fa:	223a      	movs	r2, #58	; 0x3a
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f005 fc87 	bl	8007210 <HAL_I2C_Mem_Read>
	return data;
 8001902:	7bfb      	ldrb	r3, [r7, #15]
}
 8001904:	4618      	mov	r0, r3
 8001906:	3710      	adds	r7, #16
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}

0800190c <MPU6050_WriteMemoryBlock>:

    return 1;
}

uint8_t MPU6050_WriteMemoryBlock(I2C_HandleTypeDef* I2Cx, uint8_t DeviceAddress,const uint8_t *data, uint16_t dataSize, uint8_t bank, uint8_t address,uint8_t verify, uint8_t useProgMem)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b08c      	sub	sp, #48	; 0x30
 8001910:	af04      	add	r7, sp, #16
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	607a      	str	r2, [r7, #4]
 8001916:	461a      	mov	r2, r3
 8001918:	460b      	mov	r3, r1
 800191a:	72fb      	strb	r3, [r7, #11]
 800191c:	4613      	mov	r3, r2
 800191e:	813b      	strh	r3, [r7, #8]
	MPU6050_Set_Memory_Bank(I2Cx,DeviceAddress,bank,0,0);
 8001920:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001924:	7af9      	ldrb	r1, [r7, #11]
 8001926:	2300      	movs	r3, #0
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	2300      	movs	r3, #0
 800192c:	68f8      	ldr	r0, [r7, #12]
 800192e:	f7ff fd49 	bl	80013c4 <MPU6050_Set_Memory_Bank>
	MPU6050_Set_Memory_Start_Address(I2Cx,DeviceAddress,address);
 8001932:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001936:	7afb      	ldrb	r3, [r7, #11]
 8001938:	4619      	mov	r1, r3
 800193a:	68f8      	ldr	r0, [r7, #12]
 800193c:	f7ff fd76 	bl	800142c <MPU6050_Set_Memory_Start_Address>

    uint8_t chunkSize;
    uint8_t *verifyBuffer=0;
 8001940:	2300      	movs	r3, #0
 8001942:	61bb      	str	r3, [r7, #24]
    uint8_t *progBuffer=0;
 8001944:	2300      	movs	r3, #0
 8001946:	617b      	str	r3, [r7, #20]
    uint16_t i;
    uint8_t j;
    if (verify) 	verifyBuffer = (uint8_t *)malloc(MPU6050_DMP_MEMORY_CHUNK_SIZE);
 8001948:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800194c:	2b00      	cmp	r3, #0
 800194e:	d004      	beq.n	800195a <MPU6050_WriteMemoryBlock+0x4e>
 8001950:	2010      	movs	r0, #16
 8001952:	f007 ffbb 	bl	80098cc <malloc>
 8001956:	4603      	mov	r3, r0
 8001958:	61bb      	str	r3, [r7, #24]
    if (useProgMem) progBuffer = (uint8_t *)malloc(MPU6050_DMP_MEMORY_CHUNK_SIZE);
 800195a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800195e:	2b00      	cmp	r3, #0
 8001960:	d004      	beq.n	800196c <MPU6050_WriteMemoryBlock+0x60>
 8001962:	2010      	movs	r0, #16
 8001964:	f007 ffb2 	bl	80098cc <malloc>
 8001968:	4603      	mov	r3, r0
 800196a:	617b      	str	r3, [r7, #20]

    for (i = 0; i < dataSize;)
 800196c:	2300      	movs	r3, #0
 800196e:	827b      	strh	r3, [r7, #18]
 8001970:	e0a7      	b.n	8001ac2 <MPU6050_WriteMemoryBlock+0x1b6>
    {
        // determine correct chunk size according to bank position and data size
        chunkSize = MPU6050_DMP_MEMORY_CHUNK_SIZE;
 8001972:	2310      	movs	r3, #16
 8001974:	77fb      	strb	r3, [r7, #31]

        // make sure we don't go past the data size
        if (i + chunkSize > dataSize) chunkSize = dataSize - i;
 8001976:	8a7a      	ldrh	r2, [r7, #18]
 8001978:	7ffb      	ldrb	r3, [r7, #31]
 800197a:	441a      	add	r2, r3
 800197c:	893b      	ldrh	r3, [r7, #8]
 800197e:	429a      	cmp	r2, r3
 8001980:	dd05      	ble.n	800198e <MPU6050_WriteMemoryBlock+0x82>
 8001982:	893b      	ldrh	r3, [r7, #8]
 8001984:	b2da      	uxtb	r2, r3
 8001986:	8a7b      	ldrh	r3, [r7, #18]
 8001988:	b2db      	uxtb	r3, r3
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	77fb      	strb	r3, [r7, #31]

        // make sure this chunk doesn't go past the bank boundary (256 bytes)
        if (chunkSize > 256 - address) chunkSize = 256 - address;
 800198e:	7ffa      	ldrb	r2, [r7, #31]
 8001990:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001994:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8001998:	429a      	cmp	r2, r3
 800199a:	dd03      	ble.n	80019a4 <MPU6050_WriteMemoryBlock+0x98>
 800199c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019a0:	425b      	negs	r3, r3
 80019a2:	77fb      	strb	r3, [r7, #31]

        if (useProgMem) {
 80019a4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d014      	beq.n	80019d6 <MPU6050_WriteMemoryBlock+0xca>
            // write the chunk of data as specified
            for (j = 0; j < chunkSize; j++) progBuffer[j] = pgm_read_byte(data + i + j);
 80019ac:	2300      	movs	r3, #0
 80019ae:	747b      	strb	r3, [r7, #17]
 80019b0:	e00c      	b.n	80019cc <MPU6050_WriteMemoryBlock+0xc0>
 80019b2:	8a7a      	ldrh	r2, [r7, #18]
 80019b4:	7c7b      	ldrb	r3, [r7, #17]
 80019b6:	4413      	add	r3, r2
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	441a      	add	r2, r3
 80019bc:	7c7b      	ldrb	r3, [r7, #17]
 80019be:	6979      	ldr	r1, [r7, #20]
 80019c0:	440b      	add	r3, r1
 80019c2:	7812      	ldrb	r2, [r2, #0]
 80019c4:	701a      	strb	r2, [r3, #0]
 80019c6:	7c7b      	ldrb	r3, [r7, #17]
 80019c8:	3301      	adds	r3, #1
 80019ca:	747b      	strb	r3, [r7, #17]
 80019cc:	7c7a      	ldrb	r2, [r7, #17]
 80019ce:	7ffb      	ldrb	r3, [r7, #31]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d3ee      	bcc.n	80019b2 <MPU6050_WriteMemoryBlock+0xa6>
 80019d4:	e003      	b.n	80019de <MPU6050_WriteMemoryBlock+0xd2>
        } else {
            // write the chunk of data as specified
            progBuffer = (uint8_t *)data + i;
 80019d6:	8a7b      	ldrh	r3, [r7, #18]
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	4413      	add	r3, r2
 80019dc:	617b      	str	r3, [r7, #20]
        }

        HAL_I2C_Mem_Write(I2Cx, DeviceAddress, MPU6050_RA_MEM_R_W, 1, progBuffer, chunkSize, 1000);
 80019de:	7afb      	ldrb	r3, [r7, #11]
 80019e0:	b299      	uxth	r1, r3
 80019e2:	7ffb      	ldrb	r3, [r7, #31]
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80019ea:	9202      	str	r2, [sp, #8]
 80019ec:	9301      	str	r3, [sp, #4]
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	9300      	str	r3, [sp, #0]
 80019f2:	2301      	movs	r3, #1
 80019f4:	226f      	movs	r2, #111	; 0x6f
 80019f6:	68f8      	ldr	r0, [r7, #12]
 80019f8:	f005 fb10 	bl	800701c <HAL_I2C_Mem_Write>

        // verify data if needed
        if (verify && verifyBuffer)
 80019fc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d036      	beq.n	8001a72 <MPU6050_WriteMemoryBlock+0x166>
 8001a04:	69bb      	ldr	r3, [r7, #24]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d033      	beq.n	8001a72 <MPU6050_WriteMemoryBlock+0x166>
        {
        	MPU6050_Set_Memory_Bank(I2Cx,DeviceAddress,bank,0,0);
 8001a0a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001a0e:	7af9      	ldrb	r1, [r7, #11]
 8001a10:	2300      	movs	r3, #0
 8001a12:	9300      	str	r3, [sp, #0]
 8001a14:	2300      	movs	r3, #0
 8001a16:	68f8      	ldr	r0, [r7, #12]
 8001a18:	f7ff fcd4 	bl	80013c4 <MPU6050_Set_Memory_Bank>
        	MPU6050_Set_Memory_Start_Address(I2Cx,DeviceAddress,address);
 8001a1c:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001a20:	7afb      	ldrb	r3, [r7, #11]
 8001a22:	4619      	mov	r1, r3
 8001a24:	68f8      	ldr	r0, [r7, #12]
 8001a26:	f7ff fd01 	bl	800142c <MPU6050_Set_Memory_Start_Address>

        	HAL_I2C_Mem_Read (I2Cx, DeviceAddress, MPU6050_RA_MEM_R_W, 1, verifyBuffer, chunkSize, 1000);
 8001a2a:	7afb      	ldrb	r3, [r7, #11]
 8001a2c:	b299      	uxth	r1, r3
 8001a2e:	7ffb      	ldrb	r3, [r7, #31]
 8001a30:	b29b      	uxth	r3, r3
 8001a32:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a36:	9202      	str	r2, [sp, #8]
 8001a38:	9301      	str	r3, [sp, #4]
 8001a3a:	69bb      	ldr	r3, [r7, #24]
 8001a3c:	9300      	str	r3, [sp, #0]
 8001a3e:	2301      	movs	r3, #1
 8001a40:	226f      	movs	r2, #111	; 0x6f
 8001a42:	68f8      	ldr	r0, [r7, #12]
 8001a44:	f005 fbe4 	bl	8007210 <HAL_I2C_Mem_Read>

            if (memcmp(progBuffer, verifyBuffer, chunkSize) != 0)
 8001a48:	7ffb      	ldrb	r3, [r7, #31]
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	69b9      	ldr	r1, [r7, #24]
 8001a4e:	6978      	ldr	r0, [r7, #20]
 8001a50:	f007 ff4c 	bl	80098ec <memcmp>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d00b      	beq.n	8001a72 <MPU6050_WriteMemoryBlock+0x166>
            {
                free(verifyBuffer);
 8001a5a:	69b8      	ldr	r0, [r7, #24]
 8001a5c:	f007 ff3e 	bl	80098dc <free>
                if (useProgMem) free(progBuffer);
 8001a60:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d002      	beq.n	8001a6e <MPU6050_WriteMemoryBlock+0x162>
 8001a68:	6978      	ldr	r0, [r7, #20]
 8001a6a:	f007 ff37 	bl	80098dc <free>
                return 0; // uh oh.
 8001a6e:	2300      	movs	r3, #0
 8001a70:	e03b      	b.n	8001aea <MPU6050_WriteMemoryBlock+0x1de>
            }
        }

        // increase byte index by [chunkSize]
        i += chunkSize;
 8001a72:	7ffb      	ldrb	r3, [r7, #31]
 8001a74:	b29a      	uxth	r2, r3
 8001a76:	8a7b      	ldrh	r3, [r7, #18]
 8001a78:	4413      	add	r3, r2
 8001a7a:	827b      	strh	r3, [r7, #18]

        // uint8_t automatically wraps to 0 at 256
        address += chunkSize;
 8001a7c:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001a80:	7ffb      	ldrb	r3, [r7, #31]
 8001a82:	4413      	add	r3, r2
 8001a84:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

        // if we aren't done, update bank (if necessary) and address
        if (i < dataSize)
 8001a88:	8a7a      	ldrh	r2, [r7, #18]
 8001a8a:	893b      	ldrh	r3, [r7, #8]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d218      	bcs.n	8001ac2 <MPU6050_WriteMemoryBlock+0x1b6>
        {
            if (address == 0) bank++;
 8001a90:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d104      	bne.n	8001aa2 <MPU6050_WriteMemoryBlock+0x196>
 8001a98:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        	MPU6050_Set_Memory_Bank(I2Cx,DeviceAddress,bank,0,0);
 8001aa2:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001aa6:	7af9      	ldrb	r1, [r7, #11]
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	9300      	str	r3, [sp, #0]
 8001aac:	2300      	movs	r3, #0
 8001aae:	68f8      	ldr	r0, [r7, #12]
 8001ab0:	f7ff fc88 	bl	80013c4 <MPU6050_Set_Memory_Bank>
        	MPU6050_Set_Memory_Start_Address(I2Cx,DeviceAddress,address);
 8001ab4:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001ab8:	7afb      	ldrb	r3, [r7, #11]
 8001aba:	4619      	mov	r1, r3
 8001abc:	68f8      	ldr	r0, [r7, #12]
 8001abe:	f7ff fcb5 	bl	800142c <MPU6050_Set_Memory_Start_Address>
    for (i = 0; i < dataSize;)
 8001ac2:	8a7a      	ldrh	r2, [r7, #18]
 8001ac4:	893b      	ldrh	r3, [r7, #8]
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	f4ff af53 	bcc.w	8001972 <MPU6050_WriteMemoryBlock+0x66>
        }
    }
    if (verify) free(verifyBuffer);
 8001acc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d002      	beq.n	8001ada <MPU6050_WriteMemoryBlock+0x1ce>
 8001ad4:	69b8      	ldr	r0, [r7, #24]
 8001ad6:	f007 ff01 	bl	80098dc <free>
    if (useProgMem) free(progBuffer);
 8001ada:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d002      	beq.n	8001ae8 <MPU6050_WriteMemoryBlock+0x1dc>
 8001ae2:	6978      	ldr	r0, [r7, #20]
 8001ae4:	f007 fefa 	bl	80098dc <free>
    return 1;
 8001ae8:	2301      	movs	r3, #1
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3720      	adds	r7, #32
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
	...

08001af4 <MPU6050_DMP_Init>:

uint8_t MPU6050_DMP_Init(I2C_HandleTypeDef* I2Cx)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b088      	sub	sp, #32
 8001af8:	af04      	add	r7, sp, #16
 8001afa:	6078      	str	r0, [r7, #4]

	//reset Device
	MPU6050_Reset(I2Cx,MPU6050_ADDRESS);
 8001afc:	21d0      	movs	r1, #208	; 0xd0
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f7ff fd3d 	bl	800157e <MPU6050_Reset>

	HAL_Delay(30);
 8001b04:	201e      	movs	r0, #30
 8001b06:	f003 ffd9 	bl	8005abc <HAL_Delay>

	//Sleep False
	MPU6050_SetSleepEnabled(I2Cx,MPU6050_ADDRESS,0);
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	21d0      	movs	r1, #208	; 0xd0
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f7ff fd47 	bl	80015a2 <MPU6050_SetSleepEnabled>

	MPU6050_Set_Memory_Bank(I2Cx,MPU6050_ADDRESS, 0x10, 1, 1);
 8001b14:	2301      	movs	r3, #1
 8001b16:	9300      	str	r3, [sp, #0]
 8001b18:	2301      	movs	r3, #1
 8001b1a:	2210      	movs	r2, #16
 8001b1c:	21d0      	movs	r1, #208	; 0xd0
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f7ff fc50 	bl	80013c4 <MPU6050_Set_Memory_Bank>
	MPU6050_Set_Memory_Start_Address(I2Cx,MPU6050_ADDRESS,0x06);
 8001b24:	2206      	movs	r2, #6
 8001b26:	21d0      	movs	r1, #208	; 0xd0
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f7ff fc7f 	bl	800142c <MPU6050_Set_Memory_Start_Address>
	MPU6050_Read_Memory_Bank(I2Cx,MPU6050_ADDRESS);
 8001b2e:	21d0      	movs	r1, #208	; 0xd0
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f7ff fc95 	bl	8001460 <MPU6050_Read_Memory_Bank>
	MPU6050_Set_Memory_Bank(I2Cx,MPU6050_ADDRESS, 0, 0, 0);
 8001b36:	2300      	movs	r3, #0
 8001b38:	9300      	str	r3, [sp, #0]
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	21d0      	movs	r1, #208	; 0xd0
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f7ff fc3f 	bl	80013c4 <MPU6050_Set_Memory_Bank>
	MPU6050_getOTPBankValid(I2Cx,MPU6050_ADDRESS);
 8001b46:	21d0      	movs	r1, #208	; 0xd0
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	f7ff fca3 	bl	8001494 <MPU6050_getOTPBankValid>

	//Set Slave Stuff
	MPU6050_Set_SlaveAddress(I2Cx, MPU6050_ADDRESS, 0, 0x7F);	//slave 0 to address 0x7F
 8001b4e:	237f      	movs	r3, #127	; 0x7f
 8001b50:	2200      	movs	r2, #0
 8001b52:	21d0      	movs	r1, #208	; 0xd0
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f7ff fcb0 	bl	80014ba <MPU6050_Set_SlaveAddress>
	MPU6050_Set_MasterModeEnable(I2Cx, MPU6050_ADDRESS,0); 		//disable master mode
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	21d0      	movs	r1, #208	; 0xd0
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f7ff fcd1 	bl	8001506 <MPU6050_Set_MasterModeEnable>
	MPU6050_Set_SlaveAddress(I2Cx, MPU6050_ADDRESS, 0, 0x68);	//slave 0 to address 0x68
 8001b64:	2368      	movs	r3, #104	; 0x68
 8001b66:	2200      	movs	r2, #0
 8001b68:	21d0      	movs	r1, #208	; 0xd0
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f7ff fca5 	bl	80014ba <MPU6050_Set_SlaveAddress>
	MPU6050_Reset_I2CMaster(I2Cx,MPU6050_ADDRESS);
 8001b70:	21d0      	movs	r1, #208	; 0xd0
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f7ff fcdb 	bl	800152e <MPU6050_Reset_I2CMaster>

	HAL_Delay(20);
 8001b78:	2014      	movs	r0, #20
 8001b7a:	f003 ff9f 	bl	8005abc <HAL_Delay>

	MPU6050_Set_CLK_Source(I2Cx,MPU6050_ADDRESS,MPU6050_CLOCK_PLL_ZGYRO);
 8001b7e:	2203      	movs	r2, #3
 8001b80:	21d0      	movs	r1, #208	; 0xd0
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f7ff fce5 	bl	8001552 <MPU6050_Set_CLK_Source>
	MPU6050_SetIntEnabled(I2Cx,MPU6050_ADDRESS,1<<MPU6050_INTERRUPT_FIFO_OFLOW_BIT|1<<MPU6050_INTERRUPT_DMP_INT_BIT);
 8001b88:	2212      	movs	r2, #18
 8001b8a:	21d0      	movs	r1, #208	; 0xd0
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f7ff fd1c 	bl	80015ca <MPU6050_SetIntEnabled>

	MPU6050_SetRate(I2Cx,MPU6050_ADDRESS, 4);//Set rate to 200Hz   1Khz / (1+4)
 8001b92:	2204      	movs	r2, #4
 8001b94:	21d0      	movs	r1, #208	; 0xd0
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f7ff fd31 	bl	80015fe <MPU6050_SetRate>

	SetExternalFrameSync(I2Cx,MPU6050_ADDRESS, MPU6050_EXT_SYNC_TEMP_OUT_L);
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	21d0      	movs	r1, #208	; 0xd0
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f7ff fd72 	bl	800168a <SetExternalFrameSync>

	SetDLPFMode(I2Cx,MPU6050_ADDRESS, MPU6050_DLPF_BW_42);
 8001ba6:	2203      	movs	r2, #3
 8001ba8:	21d0      	movs	r1, #208	; 0xd0
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f7ff fd83 	bl	80016b6 <SetDLPFMode>

	MPU6050_SetGyroRange(I2Cx,MPU6050_ADDRESS, MPU6050_GYRO_FS_2000); //Gyro range +/- 2000 deg/sec
 8001bb0:	2203      	movs	r2, #3
 8001bb2:	21d0      	movs	r1, #208	; 0xd0
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f7ff fd3c 	bl	8001632 <MPU6050_SetGyroRange>

	//Load DMP Code in Memory Bank
	MPU6050_WriteMemoryBlock(I2Cx,MPU6050_ADDRESS,dmpMemory, MPU6050_DMP_CODE_SIZE, 0, 0,1,0);
 8001bba:	2300      	movs	r3, #0
 8001bbc:	9303      	str	r3, [sp, #12]
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	9302      	str	r3, [sp, #8]
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	9301      	str	r3, [sp, #4]
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	9300      	str	r3, [sp, #0]
 8001bca:	f240 7389 	movw	r3, #1929	; 0x789
 8001bce:	4a2b      	ldr	r2, [pc, #172]	; (8001c7c <MPU6050_DMP_Init+0x188>)
 8001bd0:	21d0      	movs	r1, #208	; 0xd0
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f7ff fe9a 	bl	800190c <MPU6050_WriteMemoryBlock>

	// Set the FIFO Rate Divisor int the DMP Firmware Memory
	unsigned char dmpUpdate[] = {0x00, MPU6050_DMP_FIFO_RATE_DIVISOR};
 8001bd8:	2300      	movs	r3, #0
 8001bda:	733b      	strb	r3, [r7, #12]
 8001bdc:	2301      	movs	r3, #1
 8001bde:	737b      	strb	r3, [r7, #13]
	MPU6050_WriteMemoryBlock(I2Cx,MPU6050_ADDRESS,dmpUpdate, 0x02, 0x02, 0x16,1,0); // Lets write the dmpUpdate data to the Firmware image, we have 2 bytes to write in bank 0x02 with the Offset 0x16
 8001be0:	f107 020c 	add.w	r2, r7, #12
 8001be4:	2300      	movs	r3, #0
 8001be6:	9303      	str	r3, [sp, #12]
 8001be8:	2301      	movs	r3, #1
 8001bea:	9302      	str	r3, [sp, #8]
 8001bec:	2316      	movs	r3, #22
 8001bee:	9301      	str	r3, [sp, #4]
 8001bf0:	2302      	movs	r3, #2
 8001bf2:	9300      	str	r3, [sp, #0]
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	21d0      	movs	r1, #208	; 0xd0
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f7ff fe87 	bl	800190c <MPU6050_WriteMemoryBlock>

	//write start address MSB into register
	MPU6050_DMPConfig1(I2Cx,MPU6050_ADDRESS, 0x03);
 8001bfe:	2203      	movs	r2, #3
 8001c00:	21d0      	movs	r1, #208	; 0xd0
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	f7ff fd6d 	bl	80016e2 <MPU6050_DMPConfig1>

	//write start address LSB into register
	MPU6050_DMPConfig2(I2Cx,MPU6050_ADDRESS, 0x00);
 8001c08:	2200      	movs	r2, #0
 8001c0a:	21d0      	movs	r1, #208	; 0xd0
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f7ff fd82 	bl	8001716 <MPU6050_DMPConfig2>

	MPU6050_SetOTPBankValid(I2Cx,MPU6050_ADDRESS,0);// Clear OTP flag
 8001c12:	2200      	movs	r2, #0
 8001c14:	21d0      	movs	r1, #208	; 0xd0
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f7ff fd97 	bl	800174a <MPU6050_SetOTPBankValid>

	MPU6050_SetMotionDetectionThreshold(I2Cx,MPU6050_ADDRESS,2);
 8001c1c:	2202      	movs	r2, #2
 8001c1e:	21d0      	movs	r1, #208	; 0xd0
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f7ff fda6 	bl	8001772 <MPU6050_SetMotionDetectionThreshold>
	MPU6050_SetZeroMotionDetectionThreshold(I2Cx,MPU6050_ADDRESS,156);
 8001c26:	229c      	movs	r2, #156	; 0x9c
 8001c28:	21d0      	movs	r1, #208	; 0xd0
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f7ff fdbb 	bl	80017a6 <MPU6050_SetZeroMotionDetectionThreshold>
	MPU6050_SetMotionDetectionDuration(I2Cx,MPU6050_ADDRESS,80);
 8001c30:	2250      	movs	r2, #80	; 0x50
 8001c32:	21d0      	movs	r1, #208	; 0xd0
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	f7ff fdd0 	bl	80017da <MPU6050_SetMotionDetectionDuration>
	MPU6050_SetZeroMotionDetectionDuration(I2Cx,MPU6050_ADDRESS,0);
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	21d0      	movs	r1, #208	; 0xd0
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f7ff fde5 	bl	800180e <MPU6050_SetZeroMotionDetectionDuration>

	MPU6050_SetFIFOenabled(I2Cx,MPU6050_ADDRESS,1);//enable FIFO
 8001c44:	2201      	movs	r2, #1
 8001c46:	21d0      	movs	r1, #208	; 0xd0
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f7ff fdfa 	bl	8001842 <MPU6050_SetFIFOenabled>

	MPU6050_DMP_Reset(I2Cx,MPU6050_ADDRESS);
 8001c4e:	21d0      	movs	r1, #208	; 0xd0
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f7ff fba5 	bl	80013a0 <MPU6050_DMP_Reset>

	MPU6050_DMP_Enable(I2Cx,MPU6050_ADDRESS,0);//disable DMP
 8001c56:	2200      	movs	r2, #0
 8001c58:	21d0      	movs	r1, #208	; 0xd0
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f7ff fb8c 	bl	8001378 <MPU6050_DMP_Enable>

	MPU6050_ResetFIFO(I2Cx,MPU6050_ADDRESS); //reset FIFO
 8001c60:	21d0      	movs	r1, #208	; 0xd0
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f7ff fe01 	bl	800186a <MPU6050_ResetFIFO>

	MPU6050_GetIntStatus(I2Cx,MPU6050_ADDRESS);
 8001c68:	21d0      	movs	r1, #208	; 0xd0
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f7ff fe34 	bl	80018d8 <MPU6050_GetIntStatus>
}
 8001c70:	bf00      	nop
 8001c72:	4618      	mov	r0, r3
 8001c74:	3710      	adds	r7, #16
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	0800d378 	.word	0x0800d378

08001c80 <SPI_I2S_SendData>:
#define I2S_MUL_MASK         ((uint32_t)(0x0000F000))
#define I2S_DIV_MASK         ((uint32_t)(0x000000F0))


void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	460b      	mov	r3, r1
 8001c8a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8001c8c:	887a      	ldrh	r2, [r7, #2]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	60da      	str	r2, [r3, #12]
}
 8001c92:	bf00      	nop
 8001c94:	370c      	adds	r7, #12
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr

08001c9c <SPI_I2S_ReceiveData>:

uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  /* Return the data in the DR register */
  return SPIx->DR;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	b29b      	uxth	r3, r3
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bc80      	pop	{r7}
 8001cb2:	4770      	bx	lr

08001cb4 <SPI_I2S_GetFlagStatus>:


FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	689a      	ldr	r2, [r3, #8]
 8001cc8:	887b      	ldrh	r3, [r7, #2]
 8001cca:	4013      	ands	r3, r2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d002      	beq.n	8001cd6 <SPI_I2S_GetFlagStatus+0x22>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	73fb      	strb	r3, [r7, #15]
 8001cd4:	e001      	b.n	8001cda <SPI_I2S_GetFlagStatus+0x26>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8001cda:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3714      	adds	r7, #20
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bc80      	pop	{r7}
 8001ce4:	4770      	bx	lr
	...

08001ce8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001cec:	b087      	sub	sp, #28
 8001cee:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */

	//test timings DWT counter
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001cf0:	4b3c      	ldr	r3, [pc, #240]	; (8001de4 <main+0xfc>)
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	4a3b      	ldr	r2, [pc, #236]	; (8001de4 <main+0xfc>)
 8001cf6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001cfa:	60d3      	str	r3, [r2, #12]
	DWT->CYCCNT = 0;
 8001cfc:	4b3a      	ldr	r3, [pc, #232]	; (8001de8 <main+0x100>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	605a      	str	r2, [r3, #4]
	DWT->CTRL |= 1;
 8001d02:	4b39      	ldr	r3, [pc, #228]	; (8001de8 <main+0x100>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a38      	ldr	r2, [pc, #224]	; (8001de8 <main+0x100>)
 8001d08:	f043 0301 	orr.w	r3, r3, #1
 8001d0c:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d0e:	f003 fe73 	bl	80059f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d12:	f000 fd9b 	bl	800284c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d16:	f000 ffd3 	bl	8002cc0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001d1a:	f000 fdf3 	bl	8002904 <MX_ADC1_Init>
  MX_I2C2_Init();
 8001d1e:	f000 fe2f 	bl	8002980 <MX_I2C2_Init>
  MX_SPI2_Init();
 8001d22:	f000 fe5b 	bl	80029dc <MX_SPI2_Init>
  MX_TIM1_Init();
 8001d26:	f000 fe8f 	bl	8002a48 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001d2a:	f000 ff9f 	bl	8002c6c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001d2e:	f000 ff51 	bl	8002bd4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADCEx_Calibration_Start(&hadc1);
 8001d32:	482e      	ldr	r0, [pc, #184]	; (8001dec <main+0x104>)
 8001d34:	f004 faf4 	bl	8006320 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc1);
 8001d38:	482c      	ldr	r0, [pc, #176]	; (8001dec <main+0x104>)
 8001d3a:	f003 ffb9 	bl	8005cb0 <HAL_ADC_Start>

  //DEFAULT FLASH CONSTANTS--------------------------------------------------------------------------
  FlashDataDefault.controlData=CONTROLWORD;
 8001d3e:	4b2c      	ldr	r3, [pc, #176]	; (8001df0 <main+0x108>)
 8001d40:	2207      	movs	r2, #7
 8001d42:	601a      	str	r2, [r3, #0]
  FlashDataDefault.pid_p_gain_pitch=5.0;
 8001d44:	4b2a      	ldr	r3, [pc, #168]	; (8001df0 <main+0x108>)
 8001d46:	4a2b      	ldr	r2, [pc, #172]	; (8001df4 <main+0x10c>)
 8001d48:	605a      	str	r2, [r3, #4]
  FlashDataDefault.pid_i_gain_pitch=0.001;
 8001d4a:	4b29      	ldr	r3, [pc, #164]	; (8001df0 <main+0x108>)
 8001d4c:	4a2a      	ldr	r2, [pc, #168]	; (8001df8 <main+0x110>)
 8001d4e:	609a      	str	r2, [r3, #8]
  FlashDataDefault.pid_d_gain_pitch=500.0;
 8001d50:	4b27      	ldr	r3, [pc, #156]	; (8001df0 <main+0x108>)
 8001d52:	4a2a      	ldr	r2, [pc, #168]	; (8001dfc <main+0x114>)
 8001d54:	60da      	str	r2, [r3, #12]
  FlashDataDefault.pid_p_gain_roll=5.0;
 8001d56:	4b26      	ldr	r3, [pc, #152]	; (8001df0 <main+0x108>)
 8001d58:	4a26      	ldr	r2, [pc, #152]	; (8001df4 <main+0x10c>)
 8001d5a:	611a      	str	r2, [r3, #16]
  FlashDataDefault.pid_i_gain_roll=0.001;
 8001d5c:	4b24      	ldr	r3, [pc, #144]	; (8001df0 <main+0x108>)
 8001d5e:	4a26      	ldr	r2, [pc, #152]	; (8001df8 <main+0x110>)
 8001d60:	615a      	str	r2, [r3, #20]
  FlashDataDefault.pid_d_gain_roll=500.0;
 8001d62:	4b23      	ldr	r3, [pc, #140]	; (8001df0 <main+0x108>)
 8001d64:	4a25      	ldr	r2, [pc, #148]	; (8001dfc <main+0x114>)
 8001d66:	619a      	str	r2, [r3, #24]
  FlashDataDefault.pid_p_gain_yaw=4;
 8001d68:	4b21      	ldr	r3, [pc, #132]	; (8001df0 <main+0x108>)
 8001d6a:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8001d6e:	61da      	str	r2, [r3, #28]
  FlashDataDefault.pid_i_gain_yaw=0;
 8001d70:	4b1f      	ldr	r3, [pc, #124]	; (8001df0 <main+0x108>)
 8001d72:	f04f 0200 	mov.w	r2, #0
 8001d76:	621a      	str	r2, [r3, #32]
  FlashDataDefault.pid_d_gain_yaw=0;
 8001d78:	4b1d      	ldr	r3, [pc, #116]	; (8001df0 <main+0x108>)
 8001d7a:	f04f 0200 	mov.w	r2, #0
 8001d7e:	625a      	str	r2, [r3, #36]	; 0x24
  FlashDataDefault.pid_max_pitch = 400;
 8001d80:	4b1b      	ldr	r3, [pc, #108]	; (8001df0 <main+0x108>)
 8001d82:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001d86:	629a      	str	r2, [r3, #40]	; 0x28
  FlashDataDefault.pid_i_max_pitch = 100;
 8001d88:	4b19      	ldr	r3, [pc, #100]	; (8001df0 <main+0x108>)
 8001d8a:	2264      	movs	r2, #100	; 0x64
 8001d8c:	62da      	str	r2, [r3, #44]	; 0x2c
  FlashDataDefault.pid_max_roll = 400;
 8001d8e:	4b18      	ldr	r3, [pc, #96]	; (8001df0 <main+0x108>)
 8001d90:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001d94:	631a      	str	r2, [r3, #48]	; 0x30
  FlashDataDefault.pid_i_max_roll = 100;
 8001d96:	4b16      	ldr	r3, [pc, #88]	; (8001df0 <main+0x108>)
 8001d98:	2264      	movs	r2, #100	; 0x64
 8001d9a:	635a      	str	r2, [r3, #52]	; 0x34
  FlashDataDefault.pid_max_yaw = 0;
 8001d9c:	4b14      	ldr	r3, [pc, #80]	; (8001df0 <main+0x108>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	639a      	str	r2, [r3, #56]	; 0x38
  FlashDataDefault.pid_i_max_yaw = 0;
 8001da2:	4b13      	ldr	r3, [pc, #76]	; (8001df0 <main+0x108>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	63da      	str	r2, [r3, #60]	; 0x3c
  FlashDataDefault.maxpitchdegree=20; //degrees
 8001da8:	4b11      	ldr	r3, [pc, #68]	; (8001df0 <main+0x108>)
 8001daa:	4a15      	ldr	r2, [pc, #84]	; (8001e00 <main+0x118>)
 8001dac:	641a      	str	r2, [r3, #64]	; 0x40
  FlashDataDefault.maxrolldegree=20;  //degrees
 8001dae:	4b10      	ldr	r3, [pc, #64]	; (8001df0 <main+0x108>)
 8001db0:	4a13      	ldr	r2, [pc, #76]	; (8001e00 <main+0x118>)
 8001db2:	645a      	str	r2, [r3, #68]	; 0x44
  FlashDataDefault.maxyawdegree=180;  //degrees
 8001db4:	4b0e      	ldr	r3, [pc, #56]	; (8001df0 <main+0x108>)
 8001db6:	4a13      	ldr	r2, [pc, #76]	; (8001e04 <main+0x11c>)
 8001db8:	649a      	str	r2, [r3, #72]	; 0x48
  FlashDataDefault.minthrottle=80;    //80counts of 1000 to spin rotors
 8001dba:	4b0d      	ldr	r3, [pc, #52]	; (8001df0 <main+0x108>)
 8001dbc:	4a12      	ldr	r2, [pc, #72]	; (8001e08 <main+0x120>)
 8001dbe:	64da      	str	r2, [r3, #76]	; 0x4c
  FlashDataDefault.maxthrottle=800;   //800counts of 1000 (80%)
 8001dc0:	4b0b      	ldr	r3, [pc, #44]	; (8001df0 <main+0x108>)
 8001dc2:	4a12      	ldr	r2, [pc, #72]	; (8001e0c <main+0x124>)
 8001dc4:	651a      	str	r2, [r3, #80]	; 0x50


  if( CheckFlashData(FLASHCONSTADDR) == CONTROLWORD ) //Check if any Data is present
 8001dc6:	4812      	ldr	r0, [pc, #72]	; (8001e10 <main+0x128>)
 8001dc8:	f001 f9d6 	bl	8003178 <CheckFlashData>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b07      	cmp	r3, #7
 8001dd0:	d124      	bne.n	8001e1c <main+0x134>
  {
	  //Read Data and Save parameters into ACTIVE structure
	  ReadFlashData(FLASHCONSTADDR, &FlashDataActive);
 8001dd2:	4910      	ldr	r1, [pc, #64]	; (8001e14 <main+0x12c>)
 8001dd4:	480e      	ldr	r0, [pc, #56]	; (8001e10 <main+0x128>)
 8001dd6:	f001 f9db 	bl	8003190 <ReadFlashData>
	  ReadFlashData(FLASHCONSTADDR, &FlashDataFlash);
 8001dda:	490f      	ldr	r1, [pc, #60]	; (8001e18 <main+0x130>)
 8001ddc:	480c      	ldr	r0, [pc, #48]	; (8001e10 <main+0x128>)
 8001dde:	f001 f9d7 	bl	8003190 <ReadFlashData>
 8001de2:	e027      	b.n	8001e34 <main+0x14c>
 8001de4:	e000edf0 	.word	0xe000edf0
 8001de8:	e0001000 	.word	0xe0001000
 8001dec:	200004b0 	.word	0x200004b0
 8001df0:	200003b8 	.word	0x200003b8
 8001df4:	40a00000 	.word	0x40a00000
 8001df8:	3a83126f 	.word	0x3a83126f
 8001dfc:	43fa0000 	.word	0x43fa0000
 8001e00:	41a00000 	.word	0x41a00000
 8001e04:	43340000 	.word	0x43340000
 8001e08:	42a00000 	.word	0x42a00000
 8001e0c:	44480000 	.word	0x44480000
 8001e10:	0800fc00 	.word	0x0800fc00
 8001e14:	20000598 	.word	0x20000598
 8001e18:	20000640 	.word	0x20000640

  }
  else
  {
	  //Write default values into Flash, Read back data into Active Structure
	  WriteFlashData(FLASHCONSTADDR, &FlashDataDefault);
 8001e1c:	49b6      	ldr	r1, [pc, #728]	; (80020f8 <main+0x410>)
 8001e1e:	48b7      	ldr	r0, [pc, #732]	; (80020fc <main+0x414>)
 8001e20:	f001 f806 	bl	8002e30 <WriteFlashData>
	  ReadFlashData(FLASHCONSTADDR, &FlashDataActive);
 8001e24:	49b6      	ldr	r1, [pc, #728]	; (8002100 <main+0x418>)
 8001e26:	48b5      	ldr	r0, [pc, #724]	; (80020fc <main+0x414>)
 8001e28:	f001 f9b2 	bl	8003190 <ReadFlashData>
	  ReadFlashData(FLASHCONSTADDR, &FlashDataFlash);
 8001e2c:	49b5      	ldr	r1, [pc, #724]	; (8002104 <main+0x41c>)
 8001e2e:	48b3      	ldr	r0, [pc, #716]	; (80020fc <main+0x414>)
 8001e30:	f001 f9ae 	bl	8003190 <ReadFlashData>
  }//------------------------------------------------------------------------------------------------------


  HAL_Delay(400);//wait for stable power
 8001e34:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001e38:	f003 fe40 	bl	8005abc <HAL_Delay>

  //MPU6050 Init
  MPU6050rezulatat=MPU6050_check(&hi2c2);
 8001e3c:	48b2      	ldr	r0, [pc, #712]	; (8002108 <main+0x420>)
 8001e3e:	f7ff fa63 	bl	8001308 <MPU6050_check>
 8001e42:	4603      	mov	r3, r0
 8001e44:	461a      	mov	r2, r3
 8001e46:	4bb1      	ldr	r3, [pc, #708]	; (800210c <main+0x424>)
 8001e48:	701a      	strb	r2, [r3, #0]
  MPU6050_init(&hi2c2);
 8001e4a:	48af      	ldr	r0, [pc, #700]	; (8002108 <main+0x420>)
 8001e4c:	f7ff fa78 	bl	8001340 <MPU6050_init>
  MPU6050_DMP_Init(&hi2c2);
 8001e50:	48ad      	ldr	r0, [pc, #692]	; (8002108 <main+0x420>)
 8001e52:	f7ff fe4f 	bl	8001af4 <MPU6050_DMP_Init>

  HAL_Delay(400);//for stable MPU6050 readings after init
 8001e56:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001e5a:	f003 fe2f 	bl	8005abc <HAL_Delay>

  //NRF24 INIT
  SPI2->CR1|=SPI_CR1_SPE; //enable SPI
 8001e5e:	4bac      	ldr	r3, [pc, #688]	; (8002110 <main+0x428>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4aab      	ldr	r2, [pc, #684]	; (8002110 <main+0x428>)
 8001e64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e68:	6013      	str	r3, [r2, #0]

  nRF24_CE_L(); // RX/TX disabled
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e70:	48a8      	ldr	r0, [pc, #672]	; (8002114 <main+0x42c>)
 8001e72:	f004 ff59 	bl	8006d28 <HAL_GPIO_WritePin>

  wifiOK=nRF24_Check();
 8001e76:	f001 fc33 	bl	80036e0 <nRF24_Check>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	4ba6      	ldr	r3, [pc, #664]	; (8002118 <main+0x430>)
 8001e80:	601a      	str	r2, [r3, #0]

  nRF24_Init(); //Default init
 8001e82:	f001 fbdb 	bl	800363c <nRF24_Init>

  // Disable ShockBurst for all RX pipes
  nRF24_DisableAA(0xFF);
 8001e86:	20ff      	movs	r0, #255	; 0xff
 8001e88:	f001 fdbc 	bl	8003a04 <nRF24_DisableAA>

  // Set RF channel
  nRF24_SetRFChannel(15); //2400Mhz + 15Mhz
 8001e8c:	200f      	movs	r0, #15
 8001e8e:	f001 fcb6 	bl	80037fe <nRF24_SetRFChannel>

  // Set data rate
  nRF24_SetDataRate(nRF24_DR_250kbps);
 8001e92:	2020      	movs	r0, #32
 8001e94:	f001 fd47 	bl	8003926 <nRF24_SetDataRate>

  // Set CRC scheme
  nRF24_SetCRCScheme(nRF24_CRC_1byte);
 8001e98:	2008      	movs	r0, #8
 8001e9a:	f001 fc8f 	bl	80037bc <nRF24_SetCRCScheme>

  // Set address width, its common for all pipes (RX and TX)
  nRF24_SetAddrWidth(3);
 8001e9e:	2003      	movs	r0, #3
 8001ea0:	f001 fcbb 	bl	800381a <nRF24_SetAddrWidth>

  nRF24_SetAddr(nRF24_PIPE1, nRF24_ADDR); //PROGRAM PIPE1!! for RX
 8001ea4:	499d      	ldr	r1, [pc, #628]	; (800211c <main+0x434>)
 8001ea6:	2001      	movs	r0, #1
 8001ea8:	f001 fcc8 	bl	800383c <nRF24_SetAddr>

  nRF24_SetRXPipe(nRF24_PIPE1, nRF24_AA_OFF, 8); // Auto-ACK: disabled
 8001eac:	2208      	movs	r2, #8
 8001eae:	2100      	movs	r1, #0
 8001eb0:	2001      	movs	r0, #1
 8001eb2:	f001 fd53 	bl	800395c <nRF24_SetRXPipe>


  nRF24_SetAddr(nRF24_PIPETX, nRF24_ADDR);
 8001eb6:	4999      	ldr	r1, [pc, #612]	; (800211c <main+0x434>)
 8001eb8:	2006      	movs	r0, #6
 8001eba:	f001 fcbf 	bl	800383c <nRF24_SetAddr>

  // Set TX power
  nRF24_SetTXPower(nRF24_TXPWR_18dBm);
 8001ebe:	2000      	movs	r0, #0
 8001ec0:	f001 fd16 	bl	80038f0 <nRF24_SetTXPower>

  // Set operational mode
  nRF24_SetOperationalMode(nRF24_MODE_RX);
 8001ec4:	2001      	movs	r0, #1
 8001ec6:	f001 fc58 	bl	800377a <nRF24_SetOperationalMode>

  // Clear any pending IRQ flags
  nRF24_ClearIRQFlags();
 8001eca:	f001 fde5 	bl	8003a98 <nRF24_ClearIRQFlags>

  // Wake the transceiver
  nRF24_SetPowerMode(nRF24_PWR_UP);
 8001ece:	2002      	movs	r0, #2
 8001ed0:	f001 fc34 	bl	800373c <nRF24_SetPowerMode>

  nRF24_CE_H();//Enable RX
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001eda:	488e      	ldr	r0, [pc, #568]	; (8002114 <main+0x42c>)
 8001edc:	f004 ff24 	bl	8006d28 <HAL_GPIO_WritePin>

  AnglePitchGyro=AnglePitchAccel;
  AngleRollGyro=AngleRollAccel;
  AngleYawGyro=0;*/

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	488f      	ldr	r0, [pc, #572]	; (8002120 <main+0x438>)
 8001ee4:	f006 fd72 	bl	80089cc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001ee8:	2104      	movs	r1, #4
 8001eea:	488d      	ldr	r0, [pc, #564]	; (8002120 <main+0x438>)
 8001eec:	f006 fd6e 	bl	80089cc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001ef0:	2108      	movs	r1, #8
 8001ef2:	488b      	ldr	r0, [pc, #556]	; (8002120 <main+0x438>)
 8001ef4:	f006 fd6a 	bl	80089cc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001ef8:	210c      	movs	r1, #12
 8001efa:	4889      	ldr	r0, [pc, #548]	; (8002120 <main+0x438>)
 8001efc:	f006 fd66 	bl	80089cc <HAL_TIM_PWM_Start>

  MotorStatus=MOTOROFF;
 8001f00:	4b88      	ldr	r3, [pc, #544]	; (8002124 <main+0x43c>)
 8001f02:	2201      	movs	r2, #1
 8001f04:	601a      	str	r2, [r3, #0]

  MPU6050_DMP_Enable(&hi2c2,MPU6050_ADDRESS,1);//enable DMP (writing to FIFO)
 8001f06:	2201      	movs	r2, #1
 8001f08:	21d0      	movs	r1, #208	; 0xd0
 8001f0a:	487f      	ldr	r0, [pc, #508]	; (8002108 <main+0x420>)
 8001f0c:	f7ff fa34 	bl	8001378 <MPU6050_DMP_Enable>

  HAL_TIM_Base_Start_IT(&htim2);//Start at the END of Main Initialization
 8001f10:	4885      	ldr	r0, [pc, #532]	; (8002128 <main+0x440>)
 8001f12:	f006 fd03 	bl	800891c <HAL_TIM_Base_Start_IT>
    /* USER CODE BEGIN 3 */

	  //own function is used for UART TX, very basic function for direct Register write one char at the time
	  //HAL_UART_Transmit ( &huart1, UartTXbuff0, strlen( UartTXbuff0 ), 1 ); //removed ->missing bytes on occasion

	  HAL_Delay(100);
 8001f16:	2064      	movs	r0, #100	; 0x64
 8001f18:	f003 fdd0 	bl	8005abc <HAL_Delay>

	  sprintf(UartTXbuff0,T_HIDE_CUR);
 8001f1c:	4b83      	ldr	r3, [pc, #524]	; (800212c <main+0x444>)
 8001f1e:	4a84      	ldr	r2, [pc, #528]	; (8002130 <main+0x448>)
 8001f20:	6810      	ldr	r0, [r2, #0]
 8001f22:	6018      	str	r0, [r3, #0]
 8001f24:	8891      	ldrh	r1, [r2, #4]
 8001f26:	7992      	ldrb	r2, [r2, #6]
 8001f28:	8099      	strh	r1, [r3, #4]
 8001f2a:	719a      	strb	r2, [r3, #6]
	  WriteString(UartTXbuff0);
 8001f2c:	487f      	ldr	r0, [pc, #508]	; (800212c <main+0x444>)
 8001f2e:	f001 fa17 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0,T_GO_TO,1,1); //Go to start Screen
 8001f32:	2301      	movs	r3, #1
 8001f34:	2201      	movs	r2, #1
 8001f36:	497f      	ldr	r1, [pc, #508]	; (8002134 <main+0x44c>)
 8001f38:	487c      	ldr	r0, [pc, #496]	; (800212c <main+0x444>)
 8001f3a:	f008 f9ff 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8001f3e:	487b      	ldr	r0, [pc, #492]	; (800212c <main+0x444>)
 8001f40:	f001 fa0e 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0,T_CLR_SCREEN);
 8001f44:	4b79      	ldr	r3, [pc, #484]	; (800212c <main+0x444>)
 8001f46:	4a7c      	ldr	r2, [pc, #496]	; (8002138 <main+0x450>)
 8001f48:	6810      	ldr	r0, [r2, #0]
 8001f4a:	6018      	str	r0, [r3, #0]
 8001f4c:	7912      	ldrb	r2, [r2, #4]
 8001f4e:	711a      	strb	r2, [r3, #4]
	  WriteString(UartTXbuff0);
 8001f50:	4876      	ldr	r0, [pc, #472]	; (800212c <main+0x444>)
 8001f52:	f001 fa05 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Motor Status %u MPU=%u \n\r",MotorStatus,MPU6050rezulatat);
 8001f56:	4b73      	ldr	r3, [pc, #460]	; (8002124 <main+0x43c>)
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	4b6c      	ldr	r3, [pc, #432]	; (800210c <main+0x424>)
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	4977      	ldr	r1, [pc, #476]	; (800213c <main+0x454>)
 8001f60:	4872      	ldr	r0, [pc, #456]	; (800212c <main+0x444>)
 8001f62:	f008 f9eb 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8001f66:	4871      	ldr	r0, [pc, #452]	; (800212c <main+0x444>)
 8001f68:	f001 f9fa 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "ThrottleIN %.2f \n\r",ThrottleINscaled);
 8001f6c:	4b74      	ldr	r3, [pc, #464]	; (8002140 <main+0x458>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7fe fa59 	bl	8000428 <__aeabi_f2d>
 8001f76:	4603      	mov	r3, r0
 8001f78:	460c      	mov	r4, r1
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	4623      	mov	r3, r4
 8001f7e:	4971      	ldr	r1, [pc, #452]	; (8002144 <main+0x45c>)
 8001f80:	486a      	ldr	r0, [pc, #424]	; (800212c <main+0x444>)
 8001f82:	f008 f9db 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8001f86:	4869      	ldr	r0, [pc, #420]	; (800212c <main+0x444>)
 8001f88:	f001 f9ea 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "PitchIN %.2f \n\r",PitchINscaled);
 8001f8c:	4b6e      	ldr	r3, [pc, #440]	; (8002148 <main+0x460>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7fe fa49 	bl	8000428 <__aeabi_f2d>
 8001f96:	4603      	mov	r3, r0
 8001f98:	460c      	mov	r4, r1
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	4623      	mov	r3, r4
 8001f9e:	496b      	ldr	r1, [pc, #428]	; (800214c <main+0x464>)
 8001fa0:	4862      	ldr	r0, [pc, #392]	; (800212c <main+0x444>)
 8001fa2:	f008 f9cb 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8001fa6:	4861      	ldr	r0, [pc, #388]	; (800212c <main+0x444>)
 8001fa8:	f001 f9da 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "RollIN %.2f \n\r",RollINscaled);
 8001fac:	4b68      	ldr	r3, [pc, #416]	; (8002150 <main+0x468>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7fe fa39 	bl	8000428 <__aeabi_f2d>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	460c      	mov	r4, r1
 8001fba:	461a      	mov	r2, r3
 8001fbc:	4623      	mov	r3, r4
 8001fbe:	4965      	ldr	r1, [pc, #404]	; (8002154 <main+0x46c>)
 8001fc0:	485a      	ldr	r0, [pc, #360]	; (800212c <main+0x444>)
 8001fc2:	f008 f9bb 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8001fc6:	4859      	ldr	r0, [pc, #356]	; (800212c <main+0x444>)
 8001fc8:	f001 f9ca 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "YawIN %.2f \n\r",YawINscaled);
 8001fcc:	4b62      	ldr	r3, [pc, #392]	; (8002158 <main+0x470>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7fe fa29 	bl	8000428 <__aeabi_f2d>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	460c      	mov	r4, r1
 8001fda:	461a      	mov	r2, r3
 8001fdc:	4623      	mov	r3, r4
 8001fde:	495f      	ldr	r1, [pc, #380]	; (800215c <main+0x474>)
 8001fe0:	4852      	ldr	r0, [pc, #328]	; (800212c <main+0x444>)
 8001fe2:	f008 f9ab 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8001fe6:	4851      	ldr	r0, [pc, #324]	; (800212c <main+0x444>)
 8001fe8:	f001 f9ba 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "\n\r" );
 8001fec:	4b4f      	ldr	r3, [pc, #316]	; (800212c <main+0x444>)
 8001fee:	4a5c      	ldr	r2, [pc, #368]	; (8002160 <main+0x478>)
 8001ff0:	8811      	ldrh	r1, [r2, #0]
 8001ff2:	7892      	ldrb	r2, [r2, #2]
 8001ff4:	8019      	strh	r1, [r3, #0]
 8001ff6:	709a      	strb	r2, [r3, #2]
	  WriteString(UartTXbuff0);
 8001ff8:	484c      	ldr	r0, [pc, #304]	; (800212c <main+0x444>)
 8001ffa:	f001 f9b1 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Pitch DMP=%.2f \n\r",AnglesMPU6050_DMP.pitch);
 8001ffe:	4b59      	ldr	r3, [pc, #356]	; (8002164 <main+0x47c>)
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	4618      	mov	r0, r3
 8002004:	f7fe fa10 	bl	8000428 <__aeabi_f2d>
 8002008:	4603      	mov	r3, r0
 800200a:	460c      	mov	r4, r1
 800200c:	461a      	mov	r2, r3
 800200e:	4623      	mov	r3, r4
 8002010:	4955      	ldr	r1, [pc, #340]	; (8002168 <main+0x480>)
 8002012:	4846      	ldr	r0, [pc, #280]	; (800212c <main+0x444>)
 8002014:	f008 f992 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8002018:	4844      	ldr	r0, [pc, #272]	; (800212c <main+0x444>)
 800201a:	f001 f9a1 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Roll DMP=%.2f \n\r",AnglesMPU6050_DMP.roll);
 800201e:	4b51      	ldr	r3, [pc, #324]	; (8002164 <main+0x47c>)
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	4618      	mov	r0, r3
 8002024:	f7fe fa00 	bl	8000428 <__aeabi_f2d>
 8002028:	4603      	mov	r3, r0
 800202a:	460c      	mov	r4, r1
 800202c:	461a      	mov	r2, r3
 800202e:	4623      	mov	r3, r4
 8002030:	494e      	ldr	r1, [pc, #312]	; (800216c <main+0x484>)
 8002032:	483e      	ldr	r0, [pc, #248]	; (800212c <main+0x444>)
 8002034:	f008 f982 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8002038:	483c      	ldr	r0, [pc, #240]	; (800212c <main+0x444>)
 800203a:	f001 f991 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Yaw DMP=%.2f \n\r",AnglesMPU6050_DMP.yaw);
 800203e:	4b49      	ldr	r3, [pc, #292]	; (8002164 <main+0x47c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4618      	mov	r0, r3
 8002044:	f7fe f9f0 	bl	8000428 <__aeabi_f2d>
 8002048:	4603      	mov	r3, r0
 800204a:	460c      	mov	r4, r1
 800204c:	461a      	mov	r2, r3
 800204e:	4623      	mov	r3, r4
 8002050:	4947      	ldr	r1, [pc, #284]	; (8002170 <main+0x488>)
 8002052:	4836      	ldr	r0, [pc, #216]	; (800212c <main+0x444>)
 8002054:	f008 f972 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8002058:	4834      	ldr	r0, [pc, #208]	; (800212c <main+0x444>)
 800205a:	f001 f981 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "\n\r" );
 800205e:	4b33      	ldr	r3, [pc, #204]	; (800212c <main+0x444>)
 8002060:	4a3f      	ldr	r2, [pc, #252]	; (8002160 <main+0x478>)
 8002062:	8811      	ldrh	r1, [r2, #0]
 8002064:	7892      	ldrb	r2, [r2, #2]
 8002066:	8019      	strh	r1, [r3, #0]
 8002068:	709a      	strb	r2, [r3, #2]
	  WriteString(UartTXbuff0);
 800206a:	4830      	ldr	r0, [pc, #192]	; (800212c <main+0x444>)
 800206c:	f001 f978 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Pitch=%.2f \n\r",AnglePitch);
 8002070:	4b40      	ldr	r3, [pc, #256]	; (8002174 <main+0x48c>)
 8002072:	cb18      	ldmia	r3, {r3, r4}
 8002074:	461a      	mov	r2, r3
 8002076:	4623      	mov	r3, r4
 8002078:	493f      	ldr	r1, [pc, #252]	; (8002178 <main+0x490>)
 800207a:	482c      	ldr	r0, [pc, #176]	; (800212c <main+0x444>)
 800207c:	f008 f95e 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8002080:	482a      	ldr	r0, [pc, #168]	; (800212c <main+0x444>)
 8002082:	f001 f96d 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Roll=%.2f \n\r",AngleRoll);
 8002086:	4b3d      	ldr	r3, [pc, #244]	; (800217c <main+0x494>)
 8002088:	cb18      	ldmia	r3, {r3, r4}
 800208a:	461a      	mov	r2, r3
 800208c:	4623      	mov	r3, r4
 800208e:	493c      	ldr	r1, [pc, #240]	; (8002180 <main+0x498>)
 8002090:	4826      	ldr	r0, [pc, #152]	; (800212c <main+0x444>)
 8002092:	f008 f953 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8002096:	4825      	ldr	r0, [pc, #148]	; (800212c <main+0x444>)
 8002098:	f001 f962 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Yaw=%.2f \n\r",AngleYaw);
 800209c:	4b39      	ldr	r3, [pc, #228]	; (8002184 <main+0x49c>)
 800209e:	cb18      	ldmia	r3, {r3, r4}
 80020a0:	461a      	mov	r2, r3
 80020a2:	4623      	mov	r3, r4
 80020a4:	4938      	ldr	r1, [pc, #224]	; (8002188 <main+0x4a0>)
 80020a6:	4821      	ldr	r0, [pc, #132]	; (800212c <main+0x444>)
 80020a8:	f008 f948 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 80020ac:	481f      	ldr	r0, [pc, #124]	; (800212c <main+0x444>)
 80020ae:	f001 f957 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Pitch ACC=%.2f GYRO=%.2f\n\r",AnglePitchAccel,AnglePitchGyro);
 80020b2:	4b36      	ldr	r3, [pc, #216]	; (800218c <main+0x4a4>)
 80020b4:	e9d3 1200 	ldrd	r1, r2, [r3]
 80020b8:	4b35      	ldr	r3, [pc, #212]	; (8002190 <main+0x4a8>)
 80020ba:	cb18      	ldmia	r3, {r3, r4}
 80020bc:	e9cd 3400 	strd	r3, r4, [sp]
 80020c0:	4613      	mov	r3, r2
 80020c2:	460a      	mov	r2, r1
 80020c4:	4933      	ldr	r1, [pc, #204]	; (8002194 <main+0x4ac>)
 80020c6:	4819      	ldr	r0, [pc, #100]	; (800212c <main+0x444>)
 80020c8:	f008 f938 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 80020cc:	4817      	ldr	r0, [pc, #92]	; (800212c <main+0x444>)
 80020ce:	f001 f947 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Roll ACC=%.2f GYRO=%.2f\n\r",AngleRollAccel,AngleRollGyro);
 80020d2:	4b31      	ldr	r3, [pc, #196]	; (8002198 <main+0x4b0>)
 80020d4:	e9d3 1200 	ldrd	r1, r2, [r3]
 80020d8:	4b30      	ldr	r3, [pc, #192]	; (800219c <main+0x4b4>)
 80020da:	cb18      	ldmia	r3, {r3, r4}
 80020dc:	e9cd 3400 	strd	r3, r4, [sp]
 80020e0:	4613      	mov	r3, r2
 80020e2:	460a      	mov	r2, r1
 80020e4:	492e      	ldr	r1, [pc, #184]	; (80021a0 <main+0x4b8>)
 80020e6:	4811      	ldr	r0, [pc, #68]	; (800212c <main+0x444>)
 80020e8:	f008 f928 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 80020ec:	480f      	ldr	r0, [pc, #60]	; (800212c <main+0x444>)
 80020ee:	f001 f937 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Yaw GYRO=%.2f\n\r",AngleYawGyro);
 80020f2:	4b2c      	ldr	r3, [pc, #176]	; (80021a4 <main+0x4bc>)
 80020f4:	cb18      	ldmia	r3, {r3, r4}
 80020f6:	e057      	b.n	80021a8 <main+0x4c0>
 80020f8:	200003b8 	.word	0x200003b8
 80020fc:	0800fc00 	.word	0x0800fc00
 8002100:	20000598 	.word	0x20000598
 8002104:	20000640 	.word	0x20000640
 8002108:	200002ec 	.word	0x200002ec
 800210c:	20000530 	.word	0x20000530
 8002110:	40003800 	.word	0x40003800
 8002114:	40010c00 	.word	0x40010c00
 8002118:	20000414 	.word	0x20000414
 800211c:	0800db04 	.word	0x0800db04
 8002120:	20000540 	.word	0x20000540
 8002124:	2000020c 	.word	0x2000020c
 8002128:	200005f4 	.word	0x200005f4
 800212c:	20000420 	.word	0x20000420
 8002130:	0800d020 	.word	0x0800d020
 8002134:	0800d028 	.word	0x0800d028
 8002138:	0800d034 	.word	0x0800d034
 800213c:	0800d03c 	.word	0x0800d03c
 8002140:	2000022c 	.word	0x2000022c
 8002144:	0800d058 	.word	0x0800d058
 8002148:	20000230 	.word	0x20000230
 800214c:	0800d06c 	.word	0x0800d06c
 8002150:	20000234 	.word	0x20000234
 8002154:	0800d07c 	.word	0x0800d07c
 8002158:	20000238 	.word	0x20000238
 800215c:	0800d08c 	.word	0x0800d08c
 8002160:	0800d09c 	.word	0x0800d09c
 8002164:	20000584 	.word	0x20000584
 8002168:	0800d0a0 	.word	0x0800d0a0
 800216c:	0800d0b4 	.word	0x0800d0b4
 8002170:	0800d0c8 	.word	0x0800d0c8
 8002174:	20000890 	.word	0x20000890
 8002178:	0800d0d8 	.word	0x0800d0d8
 800217c:	20000968 	.word	0x20000968
 8002180:	0800d0e8 	.word	0x0800d0e8
 8002184:	20000950 	.word	0x20000950
 8002188:	0800d0f8 	.word	0x0800d0f8
 800218c:	200008b8 	.word	0x200008b8
 8002190:	200008a8 	.word	0x200008a8
 8002194:	0800d104 	.word	0x0800d104
 8002198:	200007c0 	.word	0x200007c0
 800219c:	200006c0 	.word	0x200006c0
 80021a0:	0800d120 	.word	0x0800d120
 80021a4:	20000938 	.word	0x20000938
 80021a8:	461a      	mov	r2, r3
 80021aa:	4623      	mov	r3, r4
 80021ac:	49a9      	ldr	r1, [pc, #676]	; (8002454 <main+0x76c>)
 80021ae:	48aa      	ldr	r0, [pc, #680]	; (8002458 <main+0x770>)
 80021b0:	f008 f8c4 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 80021b4:	48a8      	ldr	r0, [pc, #672]	; (8002458 <main+0x770>)
 80021b6:	f001 f8d3 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "\n\r" );
 80021ba:	4ba7      	ldr	r3, [pc, #668]	; (8002458 <main+0x770>)
 80021bc:	4aa7      	ldr	r2, [pc, #668]	; (800245c <main+0x774>)
 80021be:	8811      	ldrh	r1, [r2, #0]
 80021c0:	7892      	ldrb	r2, [r2, #2]
 80021c2:	8019      	strh	r1, [r3, #0]
 80021c4:	709a      	strb	r2, [r3, #2]
	  WriteString(UartTXbuff0);
 80021c6:	48a4      	ldr	r0, [pc, #656]	; (8002458 <main+0x770>)
 80021c8:	f001 f8ca 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "PWM 1:%u  2:%u  3:%u  4:%u   \n\r",PWM_Mot1,PWM_Mot2,PWM_Mot3,PWM_Mot4);
 80021cc:	4ba4      	ldr	r3, [pc, #656]	; (8002460 <main+0x778>)
 80021ce:	6819      	ldr	r1, [r3, #0]
 80021d0:	4ba4      	ldr	r3, [pc, #656]	; (8002464 <main+0x77c>)
 80021d2:	6818      	ldr	r0, [r3, #0]
 80021d4:	4ba4      	ldr	r3, [pc, #656]	; (8002468 <main+0x780>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4aa4      	ldr	r2, [pc, #656]	; (800246c <main+0x784>)
 80021da:	6812      	ldr	r2, [r2, #0]
 80021dc:	9201      	str	r2, [sp, #4]
 80021de:	9300      	str	r3, [sp, #0]
 80021e0:	4603      	mov	r3, r0
 80021e2:	460a      	mov	r2, r1
 80021e4:	49a2      	ldr	r1, [pc, #648]	; (8002470 <main+0x788>)
 80021e6:	489c      	ldr	r0, [pc, #624]	; (8002458 <main+0x770>)
 80021e8:	f008 f8a8 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 80021ec:	489a      	ldr	r0, [pc, #616]	; (8002458 <main+0x770>)
 80021ee:	f001 f8b7 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Toggle %d %d %d %d %d %d  ",togg1,togg2,togg3,togg4,togg5,togg6);
 80021f2:	4ba0      	ldr	r3, [pc, #640]	; (8002474 <main+0x78c>)
 80021f4:	681c      	ldr	r4, [r3, #0]
 80021f6:	4ba0      	ldr	r3, [pc, #640]	; (8002478 <main+0x790>)
 80021f8:	681d      	ldr	r5, [r3, #0]
 80021fa:	4ba0      	ldr	r3, [pc, #640]	; (800247c <main+0x794>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4aa0      	ldr	r2, [pc, #640]	; (8002480 <main+0x798>)
 8002200:	6812      	ldr	r2, [r2, #0]
 8002202:	49a0      	ldr	r1, [pc, #640]	; (8002484 <main+0x79c>)
 8002204:	6809      	ldr	r1, [r1, #0]
 8002206:	48a0      	ldr	r0, [pc, #640]	; (8002488 <main+0x7a0>)
 8002208:	6800      	ldr	r0, [r0, #0]
 800220a:	9003      	str	r0, [sp, #12]
 800220c:	9102      	str	r1, [sp, #8]
 800220e:	9201      	str	r2, [sp, #4]
 8002210:	9300      	str	r3, [sp, #0]
 8002212:	462b      	mov	r3, r5
 8002214:	4622      	mov	r2, r4
 8002216:	499d      	ldr	r1, [pc, #628]	; (800248c <main+0x7a4>)
 8002218:	488f      	ldr	r0, [pc, #572]	; (8002458 <main+0x770>)
 800221a:	f008 f88f 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 800221e:	488e      	ldr	r0, [pc, #568]	; (8002458 <main+0x770>)
 8002220:	f001 f89e 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Potenc %d %d  ",potenc1,potenc2);
 8002224:	4b9a      	ldr	r3, [pc, #616]	; (8002490 <main+0x7a8>)
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	4b9a      	ldr	r3, [pc, #616]	; (8002494 <main+0x7ac>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	499a      	ldr	r1, [pc, #616]	; (8002498 <main+0x7b0>)
 800222e:	488a      	ldr	r0, [pc, #552]	; (8002458 <main+0x770>)
 8002230:	f008 f884 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8002234:	4888      	ldr	r0, [pc, #544]	; (8002458 <main+0x770>)
 8002236:	f001 f893 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "YL %d %d  YD %d %d \n\r",Ljoyupdown, Ljoyleftright, Djoyupdown, Djoyleftright);
 800223a:	4b98      	ldr	r3, [pc, #608]	; (800249c <main+0x7b4>)
 800223c:	6819      	ldr	r1, [r3, #0]
 800223e:	4b98      	ldr	r3, [pc, #608]	; (80024a0 <main+0x7b8>)
 8002240:	6818      	ldr	r0, [r3, #0]
 8002242:	4b98      	ldr	r3, [pc, #608]	; (80024a4 <main+0x7bc>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a98      	ldr	r2, [pc, #608]	; (80024a8 <main+0x7c0>)
 8002248:	6812      	ldr	r2, [r2, #0]
 800224a:	9201      	str	r2, [sp, #4]
 800224c:	9300      	str	r3, [sp, #0]
 800224e:	4603      	mov	r3, r0
 8002250:	460a      	mov	r2, r1
 8002252:	4996      	ldr	r1, [pc, #600]	; (80024ac <main+0x7c4>)
 8002254:	4880      	ldr	r0, [pc, #512]	; (8002458 <main+0x770>)
 8002256:	f008 f871 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 800225a:	487f      	ldr	r0, [pc, #508]	; (8002458 <main+0x770>)
 800225c:	f001 f880 	bl	8003360 <WriteString>

	  //ACTIVE PID CONSTANTS
	  sprintf(UartTXbuff0, "\n\rPID Constants Active  \n\r" );
 8002260:	4a7d      	ldr	r2, [pc, #500]	; (8002458 <main+0x770>)
 8002262:	4b93      	ldr	r3, [pc, #588]	; (80024b0 <main+0x7c8>)
 8002264:	4615      	mov	r5, r2
 8002266:	461c      	mov	r4, r3
 8002268:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800226a:	6028      	str	r0, [r5, #0]
 800226c:	6069      	str	r1, [r5, #4]
 800226e:	60aa      	str	r2, [r5, #8]
 8002270:	60eb      	str	r3, [r5, #12]
 8002272:	cc03      	ldmia	r4!, {r0, r1}
 8002274:	6128      	str	r0, [r5, #16]
 8002276:	6169      	str	r1, [r5, #20]
 8002278:	8823      	ldrh	r3, [r4, #0]
 800227a:	78a2      	ldrb	r2, [r4, #2]
 800227c:	832b      	strh	r3, [r5, #24]
 800227e:	4613      	mov	r3, r2
 8002280:	76ab      	strb	r3, [r5, #26]
	  WriteString(UartTXbuff0);
 8002282:	4875      	ldr	r0, [pc, #468]	; (8002458 <main+0x770>)
 8002284:	f001 f86c 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Pitch P=%.2f I=%.5f D=%.2f \n\r",FlashDataActive.pid_p_gain_pitch, FlashDataActive.pid_i_gain_pitch, FlashDataActive.pid_d_gain_pitch);
 8002288:	4b8a      	ldr	r3, [pc, #552]	; (80024b4 <main+0x7cc>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	4618      	mov	r0, r3
 800228e:	f7fe f8cb 	bl	8000428 <__aeabi_f2d>
 8002292:	4680      	mov	r8, r0
 8002294:	4689      	mov	r9, r1
 8002296:	4b87      	ldr	r3, [pc, #540]	; (80024b4 <main+0x7cc>)
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	4618      	mov	r0, r3
 800229c:	f7fe f8c4 	bl	8000428 <__aeabi_f2d>
 80022a0:	4604      	mov	r4, r0
 80022a2:	460d      	mov	r5, r1
 80022a4:	4b83      	ldr	r3, [pc, #524]	; (80024b4 <main+0x7cc>)
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7fe f8bd 	bl	8000428 <__aeabi_f2d>
 80022ae:	4602      	mov	r2, r0
 80022b0:	460b      	mov	r3, r1
 80022b2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80022b6:	e9cd 4500 	strd	r4, r5, [sp]
 80022ba:	4642      	mov	r2, r8
 80022bc:	464b      	mov	r3, r9
 80022be:	497e      	ldr	r1, [pc, #504]	; (80024b8 <main+0x7d0>)
 80022c0:	4865      	ldr	r0, [pc, #404]	; (8002458 <main+0x770>)
 80022c2:	f008 f83b 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 80022c6:	4864      	ldr	r0, [pc, #400]	; (8002458 <main+0x770>)
 80022c8:	f001 f84a 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Roll P=%.2f I=%.5f D=%.2f \n\r",FlashDataActive.pid_p_gain_roll, FlashDataActive.pid_i_gain_roll, FlashDataActive.pid_d_gain_roll);
 80022cc:	4b79      	ldr	r3, [pc, #484]	; (80024b4 <main+0x7cc>)
 80022ce:	691b      	ldr	r3, [r3, #16]
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7fe f8a9 	bl	8000428 <__aeabi_f2d>
 80022d6:	4680      	mov	r8, r0
 80022d8:	4689      	mov	r9, r1
 80022da:	4b76      	ldr	r3, [pc, #472]	; (80024b4 <main+0x7cc>)
 80022dc:	695b      	ldr	r3, [r3, #20]
 80022de:	4618      	mov	r0, r3
 80022e0:	f7fe f8a2 	bl	8000428 <__aeabi_f2d>
 80022e4:	4604      	mov	r4, r0
 80022e6:	460d      	mov	r5, r1
 80022e8:	4b72      	ldr	r3, [pc, #456]	; (80024b4 <main+0x7cc>)
 80022ea:	699b      	ldr	r3, [r3, #24]
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7fe f89b 	bl	8000428 <__aeabi_f2d>
 80022f2:	4602      	mov	r2, r0
 80022f4:	460b      	mov	r3, r1
 80022f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80022fa:	e9cd 4500 	strd	r4, r5, [sp]
 80022fe:	4642      	mov	r2, r8
 8002300:	464b      	mov	r3, r9
 8002302:	496e      	ldr	r1, [pc, #440]	; (80024bc <main+0x7d4>)
 8002304:	4854      	ldr	r0, [pc, #336]	; (8002458 <main+0x770>)
 8002306:	f008 f819 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 800230a:	4853      	ldr	r0, [pc, #332]	; (8002458 <main+0x770>)
 800230c:	f001 f828 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Yaw P=%.2f I=%.5f D=%.2f \n\r",FlashDataActive.pid_p_gain_yaw, FlashDataActive.pid_i_gain_yaw, FlashDataActive.pid_d_gain_yaw);
 8002310:	4b68      	ldr	r3, [pc, #416]	; (80024b4 <main+0x7cc>)
 8002312:	69db      	ldr	r3, [r3, #28]
 8002314:	4618      	mov	r0, r3
 8002316:	f7fe f887 	bl	8000428 <__aeabi_f2d>
 800231a:	4680      	mov	r8, r0
 800231c:	4689      	mov	r9, r1
 800231e:	4b65      	ldr	r3, [pc, #404]	; (80024b4 <main+0x7cc>)
 8002320:	6a1b      	ldr	r3, [r3, #32]
 8002322:	4618      	mov	r0, r3
 8002324:	f7fe f880 	bl	8000428 <__aeabi_f2d>
 8002328:	4604      	mov	r4, r0
 800232a:	460d      	mov	r5, r1
 800232c:	4b61      	ldr	r3, [pc, #388]	; (80024b4 <main+0x7cc>)
 800232e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002330:	4618      	mov	r0, r3
 8002332:	f7fe f879 	bl	8000428 <__aeabi_f2d>
 8002336:	4602      	mov	r2, r0
 8002338:	460b      	mov	r3, r1
 800233a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800233e:	e9cd 4500 	strd	r4, r5, [sp]
 8002342:	4642      	mov	r2, r8
 8002344:	464b      	mov	r3, r9
 8002346:	495e      	ldr	r1, [pc, #376]	; (80024c0 <main+0x7d8>)
 8002348:	4843      	ldr	r0, [pc, #268]	; (8002458 <main+0x770>)
 800234a:	f007 fff7 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 800234e:	4842      	ldr	r0, [pc, #264]	; (8002458 <main+0x770>)
 8002350:	f001 f806 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Pitch Max %d Max I %d \n\r",FlashDataActive.pid_max_pitch, FlashDataActive.pid_i_max_pitch);
 8002354:	4b57      	ldr	r3, [pc, #348]	; (80024b4 <main+0x7cc>)
 8002356:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002358:	4b56      	ldr	r3, [pc, #344]	; (80024b4 <main+0x7cc>)
 800235a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800235c:	4959      	ldr	r1, [pc, #356]	; (80024c4 <main+0x7dc>)
 800235e:	483e      	ldr	r0, [pc, #248]	; (8002458 <main+0x770>)
 8002360:	f007 ffec 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8002364:	483c      	ldr	r0, [pc, #240]	; (8002458 <main+0x770>)
 8002366:	f000 fffb 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Roll Max %d Max I %d \n\r",FlashDataActive.pid_max_roll, FlashDataActive.pid_i_max_roll);
 800236a:	4b52      	ldr	r3, [pc, #328]	; (80024b4 <main+0x7cc>)
 800236c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800236e:	4b51      	ldr	r3, [pc, #324]	; (80024b4 <main+0x7cc>)
 8002370:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002372:	4955      	ldr	r1, [pc, #340]	; (80024c8 <main+0x7e0>)
 8002374:	4838      	ldr	r0, [pc, #224]	; (8002458 <main+0x770>)
 8002376:	f007 ffe1 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 800237a:	4837      	ldr	r0, [pc, #220]	; (8002458 <main+0x770>)
 800237c:	f000 fff0 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Yaw Max %d Max I %d \n\r",FlashDataActive.pid_max_yaw, FlashDataActive.pid_i_max_yaw);
 8002380:	4b4c      	ldr	r3, [pc, #304]	; (80024b4 <main+0x7cc>)
 8002382:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002384:	4b4b      	ldr	r3, [pc, #300]	; (80024b4 <main+0x7cc>)
 8002386:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002388:	4950      	ldr	r1, [pc, #320]	; (80024cc <main+0x7e4>)
 800238a:	4833      	ldr	r0, [pc, #204]	; (8002458 <main+0x770>)
 800238c:	f007 ffd6 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8002390:	4831      	ldr	r0, [pc, #196]	; (8002458 <main+0x770>)
 8002392:	f000 ffe5 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Pitch Max Degree %.2f \n\r",FlashDataActive.maxpitchdegree);
 8002396:	4b47      	ldr	r3, [pc, #284]	; (80024b4 <main+0x7cc>)
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	4618      	mov	r0, r3
 800239c:	f7fe f844 	bl	8000428 <__aeabi_f2d>
 80023a0:	4603      	mov	r3, r0
 80023a2:	460c      	mov	r4, r1
 80023a4:	461a      	mov	r2, r3
 80023a6:	4623      	mov	r3, r4
 80023a8:	4949      	ldr	r1, [pc, #292]	; (80024d0 <main+0x7e8>)
 80023aa:	482b      	ldr	r0, [pc, #172]	; (8002458 <main+0x770>)
 80023ac:	f007 ffc6 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 80023b0:	4829      	ldr	r0, [pc, #164]	; (8002458 <main+0x770>)
 80023b2:	f000 ffd5 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Roll Max Degree %.2f \n\r",FlashDataActive.maxrolldegree);
 80023b6:	4b3f      	ldr	r3, [pc, #252]	; (80024b4 <main+0x7cc>)
 80023b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7fe f834 	bl	8000428 <__aeabi_f2d>
 80023c0:	4603      	mov	r3, r0
 80023c2:	460c      	mov	r4, r1
 80023c4:	461a      	mov	r2, r3
 80023c6:	4623      	mov	r3, r4
 80023c8:	4942      	ldr	r1, [pc, #264]	; (80024d4 <main+0x7ec>)
 80023ca:	4823      	ldr	r0, [pc, #140]	; (8002458 <main+0x770>)
 80023cc:	f007 ffb6 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 80023d0:	4821      	ldr	r0, [pc, #132]	; (8002458 <main+0x770>)
 80023d2:	f000 ffc5 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Yaw Max Degree %.2f \n\r",FlashDataActive.maxyawdegree);
 80023d6:	4b37      	ldr	r3, [pc, #220]	; (80024b4 <main+0x7cc>)
 80023d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023da:	4618      	mov	r0, r3
 80023dc:	f7fe f824 	bl	8000428 <__aeabi_f2d>
 80023e0:	4603      	mov	r3, r0
 80023e2:	460c      	mov	r4, r1
 80023e4:	461a      	mov	r2, r3
 80023e6:	4623      	mov	r3, r4
 80023e8:	493b      	ldr	r1, [pc, #236]	; (80024d8 <main+0x7f0>)
 80023ea:	481b      	ldr	r0, [pc, #108]	; (8002458 <main+0x770>)
 80023ec:	f007 ffa6 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 80023f0:	4819      	ldr	r0, [pc, #100]	; (8002458 <main+0x770>)
 80023f2:	f000 ffb5 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Throttle Max %.2f Min I %.2f \n\r",FlashDataActive.maxthrottle, FlashDataActive.minthrottle);
 80023f6:	4b2f      	ldr	r3, [pc, #188]	; (80024b4 <main+0x7cc>)
 80023f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7fe f814 	bl	8000428 <__aeabi_f2d>
 8002400:	4605      	mov	r5, r0
 8002402:	460e      	mov	r6, r1
 8002404:	4b2b      	ldr	r3, [pc, #172]	; (80024b4 <main+0x7cc>)
 8002406:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002408:	4618      	mov	r0, r3
 800240a:	f7fe f80d 	bl	8000428 <__aeabi_f2d>
 800240e:	4603      	mov	r3, r0
 8002410:	460c      	mov	r4, r1
 8002412:	e9cd 3400 	strd	r3, r4, [sp]
 8002416:	462a      	mov	r2, r5
 8002418:	4633      	mov	r3, r6
 800241a:	4930      	ldr	r1, [pc, #192]	; (80024dc <main+0x7f4>)
 800241c:	480e      	ldr	r0, [pc, #56]	; (8002458 <main+0x770>)
 800241e:	f007 ff8d 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8002422:	480d      	ldr	r0, [pc, #52]	; (8002458 <main+0x770>)
 8002424:	f000 ff9c 	bl	8003360 <WriteString>


	  //FLASH PID CONSTANTS
	  sprintf(UartTXbuff0, "\n\rPID Constants Flash  \n\r" );
 8002428:	4a0b      	ldr	r2, [pc, #44]	; (8002458 <main+0x770>)
 800242a:	4b2d      	ldr	r3, [pc, #180]	; (80024e0 <main+0x7f8>)
 800242c:	4615      	mov	r5, r2
 800242e:	461c      	mov	r4, r3
 8002430:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002432:	6028      	str	r0, [r5, #0]
 8002434:	6069      	str	r1, [r5, #4]
 8002436:	60aa      	str	r2, [r5, #8]
 8002438:	60eb      	str	r3, [r5, #12]
 800243a:	cc03      	ldmia	r4!, {r0, r1}
 800243c:	6128      	str	r0, [r5, #16]
 800243e:	6169      	str	r1, [r5, #20]
 8002440:	8823      	ldrh	r3, [r4, #0]
 8002442:	832b      	strh	r3, [r5, #24]
	  WriteString(UartTXbuff0);
 8002444:	4804      	ldr	r0, [pc, #16]	; (8002458 <main+0x770>)
 8002446:	f000 ff8b 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Pitch P=%.2f I=%.5f D=%.2f \n\r",FlashDataFlash.pid_p_gain_pitch, FlashDataFlash.pid_i_gain_pitch, FlashDataFlash.pid_d_gain_pitch);
 800244a:	4b26      	ldr	r3, [pc, #152]	; (80024e4 <main+0x7fc>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	4618      	mov	r0, r3
 8002450:	e04a      	b.n	80024e8 <main+0x800>
 8002452:	bf00      	nop
 8002454:	0800d13c 	.word	0x0800d13c
 8002458:	20000420 	.word	0x20000420
 800245c:	0800d09c 	.word	0x0800d09c
 8002460:	200008cc 	.word	0x200008cc
 8002464:	200006d0 	.word	0x200006d0
 8002468:	200006c8 	.word	0x200006c8
 800246c:	20000898 	.word	0x20000898
 8002470:	0800d14c 	.word	0x0800d14c
 8002474:	20000538 	.word	0x20000538
 8002478:	200006a0 	.word	0x200006a0
 800247c:	200002e4 	.word	0x200002e4
 8002480:	20000594 	.word	0x20000594
 8002484:	20000484 	.word	0x20000484
 8002488:	200002e8 	.word	0x200002e8
 800248c:	0800d16c 	.word	0x0800d16c
 8002490:	200005f0 	.word	0x200005f0
 8002494:	20000698 	.word	0x20000698
 8002498:	0800d188 	.word	0x0800d188
 800249c:	20000580 	.word	0x20000580
 80024a0:	200004e0 	.word	0x200004e0
 80024a4:	20000694 	.word	0x20000694
 80024a8:	20000278 	.word	0x20000278
 80024ac:	0800d198 	.word	0x0800d198
 80024b0:	0800d1b0 	.word	0x0800d1b0
 80024b4:	20000598 	.word	0x20000598
 80024b8:	0800d1cc 	.word	0x0800d1cc
 80024bc:	0800d1ec 	.word	0x0800d1ec
 80024c0:	0800d20c 	.word	0x0800d20c
 80024c4:	0800d228 	.word	0x0800d228
 80024c8:	0800d244 	.word	0x0800d244
 80024cc:	0800d25c 	.word	0x0800d25c
 80024d0:	0800d274 	.word	0x0800d274
 80024d4:	0800d290 	.word	0x0800d290
 80024d8:	0800d2a8 	.word	0x0800d2a8
 80024dc:	0800d2c0 	.word	0x0800d2c0
 80024e0:	0800d2e0 	.word	0x0800d2e0
 80024e4:	20000640 	.word	0x20000640
 80024e8:	f7fd ff9e 	bl	8000428 <__aeabi_f2d>
 80024ec:	4680      	mov	r8, r0
 80024ee:	4689      	mov	r9, r1
 80024f0:	4ba7      	ldr	r3, [pc, #668]	; (8002790 <main+0xaa8>)
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7fd ff97 	bl	8000428 <__aeabi_f2d>
 80024fa:	4604      	mov	r4, r0
 80024fc:	460d      	mov	r5, r1
 80024fe:	4ba4      	ldr	r3, [pc, #656]	; (8002790 <main+0xaa8>)
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	4618      	mov	r0, r3
 8002504:	f7fd ff90 	bl	8000428 <__aeabi_f2d>
 8002508:	4602      	mov	r2, r0
 800250a:	460b      	mov	r3, r1
 800250c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002510:	e9cd 4500 	strd	r4, r5, [sp]
 8002514:	4642      	mov	r2, r8
 8002516:	464b      	mov	r3, r9
 8002518:	499e      	ldr	r1, [pc, #632]	; (8002794 <main+0xaac>)
 800251a:	489f      	ldr	r0, [pc, #636]	; (8002798 <main+0xab0>)
 800251c:	f007 ff0e 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8002520:	489d      	ldr	r0, [pc, #628]	; (8002798 <main+0xab0>)
 8002522:	f000 ff1d 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Roll P=%.2f I=%.5f D=%.2f \n\r",FlashDataFlash.pid_p_gain_roll, FlashDataFlash.pid_i_gain_roll, FlashDataFlash.pid_d_gain_roll);
 8002526:	4b9a      	ldr	r3, [pc, #616]	; (8002790 <main+0xaa8>)
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	4618      	mov	r0, r3
 800252c:	f7fd ff7c 	bl	8000428 <__aeabi_f2d>
 8002530:	4680      	mov	r8, r0
 8002532:	4689      	mov	r9, r1
 8002534:	4b96      	ldr	r3, [pc, #600]	; (8002790 <main+0xaa8>)
 8002536:	695b      	ldr	r3, [r3, #20]
 8002538:	4618      	mov	r0, r3
 800253a:	f7fd ff75 	bl	8000428 <__aeabi_f2d>
 800253e:	4604      	mov	r4, r0
 8002540:	460d      	mov	r5, r1
 8002542:	4b93      	ldr	r3, [pc, #588]	; (8002790 <main+0xaa8>)
 8002544:	699b      	ldr	r3, [r3, #24]
 8002546:	4618      	mov	r0, r3
 8002548:	f7fd ff6e 	bl	8000428 <__aeabi_f2d>
 800254c:	4602      	mov	r2, r0
 800254e:	460b      	mov	r3, r1
 8002550:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002554:	e9cd 4500 	strd	r4, r5, [sp]
 8002558:	4642      	mov	r2, r8
 800255a:	464b      	mov	r3, r9
 800255c:	498f      	ldr	r1, [pc, #572]	; (800279c <main+0xab4>)
 800255e:	488e      	ldr	r0, [pc, #568]	; (8002798 <main+0xab0>)
 8002560:	f007 feec 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8002564:	488c      	ldr	r0, [pc, #560]	; (8002798 <main+0xab0>)
 8002566:	f000 fefb 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Yaw P=%.2f I=%.5f D=%.2f \n\r",FlashDataFlash.pid_p_gain_yaw, FlashDataFlash.pid_i_gain_yaw, FlashDataFlash.pid_d_gain_yaw);
 800256a:	4b89      	ldr	r3, [pc, #548]	; (8002790 <main+0xaa8>)
 800256c:	69db      	ldr	r3, [r3, #28]
 800256e:	4618      	mov	r0, r3
 8002570:	f7fd ff5a 	bl	8000428 <__aeabi_f2d>
 8002574:	4680      	mov	r8, r0
 8002576:	4689      	mov	r9, r1
 8002578:	4b85      	ldr	r3, [pc, #532]	; (8002790 <main+0xaa8>)
 800257a:	6a1b      	ldr	r3, [r3, #32]
 800257c:	4618      	mov	r0, r3
 800257e:	f7fd ff53 	bl	8000428 <__aeabi_f2d>
 8002582:	4604      	mov	r4, r0
 8002584:	460d      	mov	r5, r1
 8002586:	4b82      	ldr	r3, [pc, #520]	; (8002790 <main+0xaa8>)
 8002588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258a:	4618      	mov	r0, r3
 800258c:	f7fd ff4c 	bl	8000428 <__aeabi_f2d>
 8002590:	4602      	mov	r2, r0
 8002592:	460b      	mov	r3, r1
 8002594:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002598:	e9cd 4500 	strd	r4, r5, [sp]
 800259c:	4642      	mov	r2, r8
 800259e:	464b      	mov	r3, r9
 80025a0:	497f      	ldr	r1, [pc, #508]	; (80027a0 <main+0xab8>)
 80025a2:	487d      	ldr	r0, [pc, #500]	; (8002798 <main+0xab0>)
 80025a4:	f007 feca 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 80025a8:	487b      	ldr	r0, [pc, #492]	; (8002798 <main+0xab0>)
 80025aa:	f000 fed9 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Pitch Max %d Max I %d \n\r",FlashDataFlash.pid_max_pitch, FlashDataFlash.pid_i_max_pitch);
 80025ae:	4b78      	ldr	r3, [pc, #480]	; (8002790 <main+0xaa8>)
 80025b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80025b2:	4b77      	ldr	r3, [pc, #476]	; (8002790 <main+0xaa8>)
 80025b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b6:	497b      	ldr	r1, [pc, #492]	; (80027a4 <main+0xabc>)
 80025b8:	4877      	ldr	r0, [pc, #476]	; (8002798 <main+0xab0>)
 80025ba:	f007 febf 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 80025be:	4876      	ldr	r0, [pc, #472]	; (8002798 <main+0xab0>)
 80025c0:	f000 fece 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Roll Max %d Max I %d \n\r",FlashDataFlash.pid_max_roll, FlashDataFlash.pid_i_max_roll);
 80025c4:	4b72      	ldr	r3, [pc, #456]	; (8002790 <main+0xaa8>)
 80025c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025c8:	4b71      	ldr	r3, [pc, #452]	; (8002790 <main+0xaa8>)
 80025ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025cc:	4976      	ldr	r1, [pc, #472]	; (80027a8 <main+0xac0>)
 80025ce:	4872      	ldr	r0, [pc, #456]	; (8002798 <main+0xab0>)
 80025d0:	f007 feb4 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 80025d4:	4870      	ldr	r0, [pc, #448]	; (8002798 <main+0xab0>)
 80025d6:	f000 fec3 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Yaw Max %d Max I %d \n\r",FlashDataFlash.pid_max_yaw, FlashDataFlash.pid_i_max_yaw);
 80025da:	4b6d      	ldr	r3, [pc, #436]	; (8002790 <main+0xaa8>)
 80025dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80025de:	4b6c      	ldr	r3, [pc, #432]	; (8002790 <main+0xaa8>)
 80025e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025e2:	4972      	ldr	r1, [pc, #456]	; (80027ac <main+0xac4>)
 80025e4:	486c      	ldr	r0, [pc, #432]	; (8002798 <main+0xab0>)
 80025e6:	f007 fea9 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 80025ea:	486b      	ldr	r0, [pc, #428]	; (8002798 <main+0xab0>)
 80025ec:	f000 feb8 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Pitch Max Degree %.2f \n\r",FlashDataFlash.maxpitchdegree);
 80025f0:	4b67      	ldr	r3, [pc, #412]	; (8002790 <main+0xaa8>)
 80025f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7fd ff17 	bl	8000428 <__aeabi_f2d>
 80025fa:	4603      	mov	r3, r0
 80025fc:	460c      	mov	r4, r1
 80025fe:	461a      	mov	r2, r3
 8002600:	4623      	mov	r3, r4
 8002602:	496b      	ldr	r1, [pc, #428]	; (80027b0 <main+0xac8>)
 8002604:	4864      	ldr	r0, [pc, #400]	; (8002798 <main+0xab0>)
 8002606:	f007 fe99 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 800260a:	4863      	ldr	r0, [pc, #396]	; (8002798 <main+0xab0>)
 800260c:	f000 fea8 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Roll Max Degree %.2f \n\r",FlashDataFlash.maxrolldegree);
 8002610:	4b5f      	ldr	r3, [pc, #380]	; (8002790 <main+0xaa8>)
 8002612:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002614:	4618      	mov	r0, r3
 8002616:	f7fd ff07 	bl	8000428 <__aeabi_f2d>
 800261a:	4603      	mov	r3, r0
 800261c:	460c      	mov	r4, r1
 800261e:	461a      	mov	r2, r3
 8002620:	4623      	mov	r3, r4
 8002622:	4964      	ldr	r1, [pc, #400]	; (80027b4 <main+0xacc>)
 8002624:	485c      	ldr	r0, [pc, #368]	; (8002798 <main+0xab0>)
 8002626:	f007 fe89 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 800262a:	485b      	ldr	r0, [pc, #364]	; (8002798 <main+0xab0>)
 800262c:	f000 fe98 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Yaw Max Degree %.2f \n\r",FlashDataFlash.maxyawdegree);
 8002630:	4b57      	ldr	r3, [pc, #348]	; (8002790 <main+0xaa8>)
 8002632:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002634:	4618      	mov	r0, r3
 8002636:	f7fd fef7 	bl	8000428 <__aeabi_f2d>
 800263a:	4603      	mov	r3, r0
 800263c:	460c      	mov	r4, r1
 800263e:	461a      	mov	r2, r3
 8002640:	4623      	mov	r3, r4
 8002642:	495d      	ldr	r1, [pc, #372]	; (80027b8 <main+0xad0>)
 8002644:	4854      	ldr	r0, [pc, #336]	; (8002798 <main+0xab0>)
 8002646:	f007 fe79 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 800264a:	4853      	ldr	r0, [pc, #332]	; (8002798 <main+0xab0>)
 800264c:	f000 fe88 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "Throttle Max %.2f Min I %.2f \n\r",FlashDataFlash.maxthrottle, FlashDataFlash.minthrottle);
 8002650:	4b4f      	ldr	r3, [pc, #316]	; (8002790 <main+0xaa8>)
 8002652:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002654:	4618      	mov	r0, r3
 8002656:	f7fd fee7 	bl	8000428 <__aeabi_f2d>
 800265a:	4605      	mov	r5, r0
 800265c:	460e      	mov	r6, r1
 800265e:	4b4c      	ldr	r3, [pc, #304]	; (8002790 <main+0xaa8>)
 8002660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002662:	4618      	mov	r0, r3
 8002664:	f7fd fee0 	bl	8000428 <__aeabi_f2d>
 8002668:	4603      	mov	r3, r0
 800266a:	460c      	mov	r4, r1
 800266c:	e9cd 3400 	strd	r3, r4, [sp]
 8002670:	462a      	mov	r2, r5
 8002672:	4633      	mov	r3, r6
 8002674:	4951      	ldr	r1, [pc, #324]	; (80027bc <main+0xad4>)
 8002676:	4848      	ldr	r0, [pc, #288]	; (8002798 <main+0xab0>)
 8002678:	f007 fe60 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 800267c:	4846      	ldr	r0, [pc, #280]	; (8002798 <main+0xab0>)
 800267e:	f000 fe6f 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "\n\r" );
 8002682:	4b45      	ldr	r3, [pc, #276]	; (8002798 <main+0xab0>)
 8002684:	4a4e      	ldr	r2, [pc, #312]	; (80027c0 <main+0xad8>)
 8002686:	8811      	ldrh	r1, [r2, #0]
 8002688:	7892      	ldrb	r2, [r2, #2]
 800268a:	8019      	strh	r1, [r3, #0]
 800268c:	709a      	strb	r2, [r3, #2]
	  WriteString(UartTXbuff0);
 800268e:	4842      	ldr	r0, [pc, #264]	; (8002798 <main+0xab0>)
 8002690:	f000 fe66 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "watch %d %d %d %d %d %d\n\r",watch1,watch2,watch3,watch4,watch5,watch6);
 8002694:	4b4b      	ldr	r3, [pc, #300]	; (80027c4 <main+0xadc>)
 8002696:	681c      	ldr	r4, [r3, #0]
 8002698:	4b4b      	ldr	r3, [pc, #300]	; (80027c8 <main+0xae0>)
 800269a:	681d      	ldr	r5, [r3, #0]
 800269c:	4b4b      	ldr	r3, [pc, #300]	; (80027cc <main+0xae4>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a4b      	ldr	r2, [pc, #300]	; (80027d0 <main+0xae8>)
 80026a2:	6812      	ldr	r2, [r2, #0]
 80026a4:	494b      	ldr	r1, [pc, #300]	; (80027d4 <main+0xaec>)
 80026a6:	6809      	ldr	r1, [r1, #0]
 80026a8:	484b      	ldr	r0, [pc, #300]	; (80027d8 <main+0xaf0>)
 80026aa:	6800      	ldr	r0, [r0, #0]
 80026ac:	9003      	str	r0, [sp, #12]
 80026ae:	9102      	str	r1, [sp, #8]
 80026b0:	9201      	str	r2, [sp, #4]
 80026b2:	9300      	str	r3, [sp, #0]
 80026b4:	462b      	mov	r3, r5
 80026b6:	4622      	mov	r2, r4
 80026b8:	4948      	ldr	r1, [pc, #288]	; (80027dc <main+0xaf4>)
 80026ba:	4837      	ldr	r0, [pc, #220]	; (8002798 <main+0xab0>)
 80026bc:	f007 fe3e 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 80026c0:	4835      	ldr	r0, [pc, #212]	; (8002798 <main+0xab0>)
 80026c2:	f000 fe4d 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "watch %.2f %2.f %.2f %.2f \n\r",watch1fl,watch2fl,watch3fl,watch4fl);
 80026c6:	4b46      	ldr	r3, [pc, #280]	; (80027e0 <main+0xaf8>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7fd feac 	bl	8000428 <__aeabi_f2d>
 80026d0:	4682      	mov	sl, r0
 80026d2:	468b      	mov	fp, r1
 80026d4:	4b43      	ldr	r3, [pc, #268]	; (80027e4 <main+0xafc>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4618      	mov	r0, r3
 80026da:	f7fd fea5 	bl	8000428 <__aeabi_f2d>
 80026de:	4604      	mov	r4, r0
 80026e0:	460d      	mov	r5, r1
 80026e2:	4b41      	ldr	r3, [pc, #260]	; (80027e8 <main+0xb00>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7fd fe9e 	bl	8000428 <__aeabi_f2d>
 80026ec:	4680      	mov	r8, r0
 80026ee:	4689      	mov	r9, r1
 80026f0:	4b3e      	ldr	r3, [pc, #248]	; (80027ec <main+0xb04>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4618      	mov	r0, r3
 80026f6:	f7fd fe97 	bl	8000428 <__aeabi_f2d>
 80026fa:	4602      	mov	r2, r0
 80026fc:	460b      	mov	r3, r1
 80026fe:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002702:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002706:	e9cd 4500 	strd	r4, r5, [sp]
 800270a:	4652      	mov	r2, sl
 800270c:	465b      	mov	r3, fp
 800270e:	4938      	ldr	r1, [pc, #224]	; (80027f0 <main+0xb08>)
 8002710:	4821      	ldr	r0, [pc, #132]	; (8002798 <main+0xab0>)
 8002712:	f007 fe13 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8002716:	4820      	ldr	r0, [pc, #128]	; (8002798 <main+0xab0>)
 8002718:	f000 fe22 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "%d %d %d %d\n\r",fifoBuffer[0],fifoBuffer[1],fifoBuffer[2],fifoBuffer[3]);
 800271c:	4b35      	ldr	r3, [pc, #212]	; (80027f4 <main+0xb0c>)
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	4619      	mov	r1, r3
 8002722:	4b34      	ldr	r3, [pc, #208]	; (80027f4 <main+0xb0c>)
 8002724:	785b      	ldrb	r3, [r3, #1]
 8002726:	4618      	mov	r0, r3
 8002728:	4b32      	ldr	r3, [pc, #200]	; (80027f4 <main+0xb0c>)
 800272a:	789b      	ldrb	r3, [r3, #2]
 800272c:	461a      	mov	r2, r3
 800272e:	4b31      	ldr	r3, [pc, #196]	; (80027f4 <main+0xb0c>)
 8002730:	78db      	ldrb	r3, [r3, #3]
 8002732:	9301      	str	r3, [sp, #4]
 8002734:	9200      	str	r2, [sp, #0]
 8002736:	4603      	mov	r3, r0
 8002738:	460a      	mov	r2, r1
 800273a:	492f      	ldr	r1, [pc, #188]	; (80027f8 <main+0xb10>)
 800273c:	4816      	ldr	r0, [pc, #88]	; (8002798 <main+0xab0>)
 800273e:	f007 fdfd 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8002742:	4815      	ldr	r0, [pc, #84]	; (8002798 <main+0xab0>)
 8002744:	f000 fe0c 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "%d %d %d %d\n\r",fifoBuffer[4],fifoBuffer[5],fifoBuffer[6],fifoBuffer[7]);
 8002748:	4b2a      	ldr	r3, [pc, #168]	; (80027f4 <main+0xb0c>)
 800274a:	791b      	ldrb	r3, [r3, #4]
 800274c:	4619      	mov	r1, r3
 800274e:	4b29      	ldr	r3, [pc, #164]	; (80027f4 <main+0xb0c>)
 8002750:	795b      	ldrb	r3, [r3, #5]
 8002752:	4618      	mov	r0, r3
 8002754:	4b27      	ldr	r3, [pc, #156]	; (80027f4 <main+0xb0c>)
 8002756:	799b      	ldrb	r3, [r3, #6]
 8002758:	461a      	mov	r2, r3
 800275a:	4b26      	ldr	r3, [pc, #152]	; (80027f4 <main+0xb0c>)
 800275c:	79db      	ldrb	r3, [r3, #7]
 800275e:	9301      	str	r3, [sp, #4]
 8002760:	9200      	str	r2, [sp, #0]
 8002762:	4603      	mov	r3, r0
 8002764:	460a      	mov	r2, r1
 8002766:	4924      	ldr	r1, [pc, #144]	; (80027f8 <main+0xb10>)
 8002768:	480b      	ldr	r0, [pc, #44]	; (8002798 <main+0xab0>)
 800276a:	f007 fde7 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 800276e:	480a      	ldr	r0, [pc, #40]	; (8002798 <main+0xab0>)
 8002770:	f000 fdf6 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "%d %d %d %d\n\r",fifoBuffer[8],fifoBuffer[9],fifoBuffer[10],fifoBuffer[11]);
 8002774:	4b1f      	ldr	r3, [pc, #124]	; (80027f4 <main+0xb0c>)
 8002776:	7a1b      	ldrb	r3, [r3, #8]
 8002778:	4619      	mov	r1, r3
 800277a:	4b1e      	ldr	r3, [pc, #120]	; (80027f4 <main+0xb0c>)
 800277c:	7a5b      	ldrb	r3, [r3, #9]
 800277e:	4618      	mov	r0, r3
 8002780:	4b1c      	ldr	r3, [pc, #112]	; (80027f4 <main+0xb0c>)
 8002782:	7a9b      	ldrb	r3, [r3, #10]
 8002784:	461a      	mov	r2, r3
 8002786:	4b1b      	ldr	r3, [pc, #108]	; (80027f4 <main+0xb0c>)
 8002788:	7adb      	ldrb	r3, [r3, #11]
 800278a:	9301      	str	r3, [sp, #4]
 800278c:	e036      	b.n	80027fc <main+0xb14>
 800278e:	bf00      	nop
 8002790:	20000640 	.word	0x20000640
 8002794:	0800d1cc 	.word	0x0800d1cc
 8002798:	20000420 	.word	0x20000420
 800279c:	0800d1ec 	.word	0x0800d1ec
 80027a0:	0800d20c 	.word	0x0800d20c
 80027a4:	0800d228 	.word	0x0800d228
 80027a8:	0800d244 	.word	0x0800d244
 80027ac:	0800d25c 	.word	0x0800d25c
 80027b0:	0800d274 	.word	0x0800d274
 80027b4:	0800d290 	.word	0x0800d290
 80027b8:	0800d2a8 	.word	0x0800d2a8
 80027bc:	0800d2c0 	.word	0x0800d2c0
 80027c0:	0800d09c 	.word	0x0800d09c
 80027c4:	2000041c 	.word	0x2000041c
 80027c8:	2000040c 	.word	0x2000040c
 80027cc:	20000590 	.word	0x20000590
 80027d0:	20000410 	.word	0x20000410
 80027d4:	200006a8 	.word	0x200006a8
 80027d8:	200004e4 	.word	0x200004e4
 80027dc:	0800d2fc 	.word	0x0800d2fc
 80027e0:	20000534 	.word	0x20000534
 80027e4:	200005ec 	.word	0x200005ec
 80027e8:	20000364 	.word	0x20000364
 80027ec:	2000052c 	.word	0x2000052c
 80027f0:	0800d318 	.word	0x0800d318
 80027f4:	20000368 	.word	0x20000368
 80027f8:	0800d338 	.word	0x0800d338
 80027fc:	9200      	str	r2, [sp, #0]
 80027fe:	4603      	mov	r3, r0
 8002800:	460a      	mov	r2, r1
 8002802:	490f      	ldr	r1, [pc, #60]	; (8002840 <main+0xb58>)
 8002804:	480f      	ldr	r0, [pc, #60]	; (8002844 <main+0xb5c>)
 8002806:	f007 fd99 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 800280a:	480e      	ldr	r0, [pc, #56]	; (8002844 <main+0xb5c>)
 800280c:	f000 fda8 	bl	8003360 <WriteString>

	  sprintf(UartTXbuff0, "%d %d %d %d\n\r",fifoBuffer[12],fifoBuffer[13],fifoBuffer[14],fifoBuffer[15]);
 8002810:	4b0d      	ldr	r3, [pc, #52]	; (8002848 <main+0xb60>)
 8002812:	7b1b      	ldrb	r3, [r3, #12]
 8002814:	4619      	mov	r1, r3
 8002816:	4b0c      	ldr	r3, [pc, #48]	; (8002848 <main+0xb60>)
 8002818:	7b5b      	ldrb	r3, [r3, #13]
 800281a:	4618      	mov	r0, r3
 800281c:	4b0a      	ldr	r3, [pc, #40]	; (8002848 <main+0xb60>)
 800281e:	7b9b      	ldrb	r3, [r3, #14]
 8002820:	461a      	mov	r2, r3
 8002822:	4b09      	ldr	r3, [pc, #36]	; (8002848 <main+0xb60>)
 8002824:	7bdb      	ldrb	r3, [r3, #15]
 8002826:	9301      	str	r3, [sp, #4]
 8002828:	9200      	str	r2, [sp, #0]
 800282a:	4603      	mov	r3, r0
 800282c:	460a      	mov	r2, r1
 800282e:	4904      	ldr	r1, [pc, #16]	; (8002840 <main+0xb58>)
 8002830:	4804      	ldr	r0, [pc, #16]	; (8002844 <main+0xb5c>)
 8002832:	f007 fd83 	bl	800a33c <siprintf>
	  WriteString(UartTXbuff0);
 8002836:	4803      	ldr	r0, [pc, #12]	; (8002844 <main+0xb5c>)
 8002838:	f000 fd92 	bl	8003360 <WriteString>
	  HAL_Delay(100);
 800283c:	f7ff bb6b 	b.w	8001f16 <main+0x22e>
 8002840:	0800d338 	.word	0x0800d338
 8002844:	20000420 	.word	0x20000420
 8002848:	20000368 	.word	0x20000368

0800284c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b094      	sub	sp, #80	; 0x50
 8002850:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002852:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002856:	2228      	movs	r2, #40	; 0x28
 8002858:	2100      	movs	r1, #0
 800285a:	4618      	mov	r0, r3
 800285c:	f007 f860 	bl	8009920 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002860:	f107 0314 	add.w	r3, r7, #20
 8002864:	2200      	movs	r2, #0
 8002866:	601a      	str	r2, [r3, #0]
 8002868:	605a      	str	r2, [r3, #4]
 800286a:	609a      	str	r2, [r3, #8]
 800286c:	60da      	str	r2, [r3, #12]
 800286e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002870:	1d3b      	adds	r3, r7, #4
 8002872:	2200      	movs	r2, #0
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	605a      	str	r2, [r3, #4]
 8002878:	609a      	str	r2, [r3, #8]
 800287a:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800287c:	2301      	movs	r3, #1
 800287e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002880:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002884:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002886:	2300      	movs	r3, #0
 8002888:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800288a:	2301      	movs	r3, #1
 800288c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800288e:	2302      	movs	r3, #2
 8002890:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002892:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002896:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002898:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800289c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800289e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80028a2:	4618      	mov	r0, r3
 80028a4:	f005 fa20 	bl	8007ce8 <HAL_RCC_OscConfig>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80028ae:	f000 fd8b 	bl	80033c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028b2:	230f      	movs	r3, #15
 80028b4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028b6:	2302      	movs	r3, #2
 80028b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028ba:	2300      	movs	r3, #0
 80028bc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80028be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028c2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80028c4:	2300      	movs	r3, #0
 80028c6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80028c8:	f107 0314 	add.w	r3, r7, #20
 80028cc:	2102      	movs	r1, #2
 80028ce:	4618      	mov	r0, r3
 80028d0:	f005 fc8a 	bl	80081e8 <HAL_RCC_ClockConfig>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <SystemClock_Config+0x92>
  {
    Error_Handler();
 80028da:	f000 fd75 	bl	80033c8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80028de:	2302      	movs	r3, #2
 80028e0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80028e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80028e6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028e8:	1d3b      	adds	r3, r7, #4
 80028ea:	4618      	mov	r0, r3
 80028ec:	f005 fe18 	bl	8008520 <HAL_RCCEx_PeriphCLKConfig>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <SystemClock_Config+0xae>
  {
    Error_Handler();
 80028f6:	f000 fd67 	bl	80033c8 <Error_Handler>
  }
}
 80028fa:	bf00      	nop
 80028fc:	3750      	adds	r7, #80	; 0x50
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
	...

08002904 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800290a:	1d3b      	adds	r3, r7, #4
 800290c:	2200      	movs	r2, #0
 800290e:	601a      	str	r2, [r3, #0]
 8002910:	605a      	str	r2, [r3, #4]
 8002912:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8002914:	4b18      	ldr	r3, [pc, #96]	; (8002978 <MX_ADC1_Init+0x74>)
 8002916:	4a19      	ldr	r2, [pc, #100]	; (800297c <MX_ADC1_Init+0x78>)
 8002918:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800291a:	4b17      	ldr	r3, [pc, #92]	; (8002978 <MX_ADC1_Init+0x74>)
 800291c:	2200      	movs	r2, #0
 800291e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002920:	4b15      	ldr	r3, [pc, #84]	; (8002978 <MX_ADC1_Init+0x74>)
 8002922:	2201      	movs	r2, #1
 8002924:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002926:	4b14      	ldr	r3, [pc, #80]	; (8002978 <MX_ADC1_Init+0x74>)
 8002928:	2200      	movs	r2, #0
 800292a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800292c:	4b12      	ldr	r3, [pc, #72]	; (8002978 <MX_ADC1_Init+0x74>)
 800292e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002932:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002934:	4b10      	ldr	r3, [pc, #64]	; (8002978 <MX_ADC1_Init+0x74>)
 8002936:	2200      	movs	r2, #0
 8002938:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800293a:	4b0f      	ldr	r3, [pc, #60]	; (8002978 <MX_ADC1_Init+0x74>)
 800293c:	2201      	movs	r2, #1
 800293e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002940:	480d      	ldr	r0, [pc, #52]	; (8002978 <MX_ADC1_Init+0x74>)
 8002942:	f003 f8dd 	bl	8005b00 <HAL_ADC_Init>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800294c:	f000 fd3c 	bl	80033c8 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002950:	2300      	movs	r3, #0
 8002952:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002954:	2301      	movs	r3, #1
 8002956:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8002958:	2302      	movs	r3, #2
 800295a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800295c:	1d3b      	adds	r3, r7, #4
 800295e:	4619      	mov	r1, r3
 8002960:	4805      	ldr	r0, [pc, #20]	; (8002978 <MX_ADC1_Init+0x74>)
 8002962:	f003 fb59 	bl	8006018 <HAL_ADC_ConfigChannel>
 8002966:	4603      	mov	r3, r0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d001      	beq.n	8002970 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800296c:	f000 fd2c 	bl	80033c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002970:	bf00      	nop
 8002972:	3710      	adds	r7, #16
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	200004b0 	.word	0x200004b0
 800297c:	40012400 	.word	0x40012400

08002980 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002984:	4b12      	ldr	r3, [pc, #72]	; (80029d0 <MX_I2C2_Init+0x50>)
 8002986:	4a13      	ldr	r2, [pc, #76]	; (80029d4 <MX_I2C2_Init+0x54>)
 8002988:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 800298a:	4b11      	ldr	r3, [pc, #68]	; (80029d0 <MX_I2C2_Init+0x50>)
 800298c:	4a12      	ldr	r2, [pc, #72]	; (80029d8 <MX_I2C2_Init+0x58>)
 800298e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002990:	4b0f      	ldr	r3, [pc, #60]	; (80029d0 <MX_I2C2_Init+0x50>)
 8002992:	2200      	movs	r2, #0
 8002994:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002996:	4b0e      	ldr	r3, [pc, #56]	; (80029d0 <MX_I2C2_Init+0x50>)
 8002998:	2200      	movs	r2, #0
 800299a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800299c:	4b0c      	ldr	r3, [pc, #48]	; (80029d0 <MX_I2C2_Init+0x50>)
 800299e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80029a2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80029a4:	4b0a      	ldr	r3, [pc, #40]	; (80029d0 <MX_I2C2_Init+0x50>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80029aa:	4b09      	ldr	r3, [pc, #36]	; (80029d0 <MX_I2C2_Init+0x50>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80029b0:	4b07      	ldr	r3, [pc, #28]	; (80029d0 <MX_I2C2_Init+0x50>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80029b6:	4b06      	ldr	r3, [pc, #24]	; (80029d0 <MX_I2C2_Init+0x50>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80029bc:	4804      	ldr	r0, [pc, #16]	; (80029d0 <MX_I2C2_Init+0x50>)
 80029be:	f004 fa05 	bl	8006dcc <HAL_I2C_Init>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d001      	beq.n	80029cc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80029c8:	f000 fcfe 	bl	80033c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80029cc:	bf00      	nop
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	200002ec 	.word	0x200002ec
 80029d4:	40005800 	.word	0x40005800
 80029d8:	00061a80 	.word	0x00061a80

080029dc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80029e0:	4b17      	ldr	r3, [pc, #92]	; (8002a40 <MX_SPI2_Init+0x64>)
 80029e2:	4a18      	ldr	r2, [pc, #96]	; (8002a44 <MX_SPI2_Init+0x68>)
 80029e4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80029e6:	4b16      	ldr	r3, [pc, #88]	; (8002a40 <MX_SPI2_Init+0x64>)
 80029e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80029ec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80029ee:	4b14      	ldr	r3, [pc, #80]	; (8002a40 <MX_SPI2_Init+0x64>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80029f4:	4b12      	ldr	r3, [pc, #72]	; (8002a40 <MX_SPI2_Init+0x64>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80029fa:	4b11      	ldr	r3, [pc, #68]	; (8002a40 <MX_SPI2_Init+0x64>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a00:	4b0f      	ldr	r3, [pc, #60]	; (8002a40 <MX_SPI2_Init+0x64>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002a06:	4b0e      	ldr	r3, [pc, #56]	; (8002a40 <MX_SPI2_Init+0x64>)
 8002a08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a0c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002a0e:	4b0c      	ldr	r3, [pc, #48]	; (8002a40 <MX_SPI2_Init+0x64>)
 8002a10:	2208      	movs	r2, #8
 8002a12:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a14:	4b0a      	ldr	r3, [pc, #40]	; (8002a40 <MX_SPI2_Init+0x64>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a1a:	4b09      	ldr	r3, [pc, #36]	; (8002a40 <MX_SPI2_Init+0x64>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a20:	4b07      	ldr	r3, [pc, #28]	; (8002a40 <MX_SPI2_Init+0x64>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002a26:	4b06      	ldr	r3, [pc, #24]	; (8002a40 <MX_SPI2_Init+0x64>)
 8002a28:	220a      	movs	r2, #10
 8002a2a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002a2c:	4804      	ldr	r0, [pc, #16]	; (8002a40 <MX_SPI2_Init+0x64>)
 8002a2e:	f005 fee9 	bl	8008804 <HAL_SPI_Init>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002a38:	f000 fcc6 	bl	80033c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002a3c:	bf00      	nop
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	2000028c 	.word	0x2000028c
 8002a44:	40003800 	.word	0x40003800

08002a48 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b096      	sub	sp, #88	; 0x58
 8002a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a4e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002a52:	2200      	movs	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]
 8002a56:	605a      	str	r2, [r3, #4]
 8002a58:	609a      	str	r2, [r3, #8]
 8002a5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a5c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002a60:	2200      	movs	r2, #0
 8002a62:	601a      	str	r2, [r3, #0]
 8002a64:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	601a      	str	r2, [r3, #0]
 8002a6e:	605a      	str	r2, [r3, #4]
 8002a70:	609a      	str	r2, [r3, #8]
 8002a72:	60da      	str	r2, [r3, #12]
 8002a74:	611a      	str	r2, [r3, #16]
 8002a76:	615a      	str	r2, [r3, #20]
 8002a78:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002a7a:	1d3b      	adds	r3, r7, #4
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	2100      	movs	r1, #0
 8002a80:	4618      	mov	r0, r3
 8002a82:	f006 ff4d 	bl	8009920 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002a86:	4b51      	ldr	r3, [pc, #324]	; (8002bcc <MX_TIM1_Init+0x184>)
 8002a88:	4a51      	ldr	r2, [pc, #324]	; (8002bd0 <MX_TIM1_Init+0x188>)
 8002a8a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8002a8c:	4b4f      	ldr	r3, [pc, #316]	; (8002bcc <MX_TIM1_Init+0x184>)
 8002a8e:	2247      	movs	r2, #71	; 0x47
 8002a90:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a92:	4b4e      	ldr	r3, [pc, #312]	; (8002bcc <MX_TIM1_Init+0x184>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000;
 8002a98:	4b4c      	ldr	r3, [pc, #304]	; (8002bcc <MX_TIM1_Init+0x184>)
 8002a9a:	f644 6220 	movw	r2, #20000	; 0x4e20
 8002a9e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002aa0:	4b4a      	ldr	r3, [pc, #296]	; (8002bcc <MX_TIM1_Init+0x184>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002aa6:	4b49      	ldr	r3, [pc, #292]	; (8002bcc <MX_TIM1_Init+0x184>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002aac:	4b47      	ldr	r3, [pc, #284]	; (8002bcc <MX_TIM1_Init+0x184>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002ab2:	4846      	ldr	r0, [pc, #280]	; (8002bcc <MX_TIM1_Init+0x184>)
 8002ab4:	f005 ff07 	bl	80088c6 <HAL_TIM_Base_Init>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d001      	beq.n	8002ac2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002abe:	f000 fc83 	bl	80033c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ac2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ac6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002ac8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002acc:	4619      	mov	r1, r3
 8002ace:	483f      	ldr	r0, [pc, #252]	; (8002bcc <MX_TIM1_Init+0x184>)
 8002ad0:	f006 f97c 	bl	8008dcc <HAL_TIM_ConfigClockSource>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d001      	beq.n	8002ade <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002ada:	f000 fc75 	bl	80033c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002ade:	483b      	ldr	r0, [pc, #236]	; (8002bcc <MX_TIM1_Init+0x184>)
 8002ae0:	f005 ff3f 	bl	8008962 <HAL_TIM_PWM_Init>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d001      	beq.n	8002aee <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002aea:	f000 fc6d 	bl	80033c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002aee:	2300      	movs	r3, #0
 8002af0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002af2:	2300      	movs	r3, #0
 8002af4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002af6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002afa:	4619      	mov	r1, r3
 8002afc:	4833      	ldr	r0, [pc, #204]	; (8002bcc <MX_TIM1_Init+0x184>)
 8002afe:	f006 fced 	bl	80094dc <HAL_TIMEx_MasterConfigSynchronization>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002b08:	f000 fc5e 	bl	80033c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b0c:	2360      	movs	r3, #96	; 0x60
 8002b0e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 1000;
 8002b10:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b14:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b16:	2300      	movs	r3, #0
 8002b18:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002b1e:	2304      	movs	r3, #4
 8002b20:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002b22:	2300      	movs	r3, #0
 8002b24:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002b26:	2300      	movs	r3, #0
 8002b28:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b2e:	2200      	movs	r2, #0
 8002b30:	4619      	mov	r1, r3
 8002b32:	4826      	ldr	r0, [pc, #152]	; (8002bcc <MX_TIM1_Init+0x184>)
 8002b34:	f006 f884 	bl	8008c40 <HAL_TIM_PWM_ConfigChannel>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8002b3e:	f000 fc43 	bl	80033c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002b42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b46:	2204      	movs	r2, #4
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4820      	ldr	r0, [pc, #128]	; (8002bcc <MX_TIM1_Init+0x184>)
 8002b4c:	f006 f878 	bl	8008c40 <HAL_TIM_PWM_ConfigChannel>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d001      	beq.n	8002b5a <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 8002b56:	f000 fc37 	bl	80033c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002b5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b5e:	2208      	movs	r2, #8
 8002b60:	4619      	mov	r1, r3
 8002b62:	481a      	ldr	r0, [pc, #104]	; (8002bcc <MX_TIM1_Init+0x184>)
 8002b64:	f006 f86c 	bl	8008c40 <HAL_TIM_PWM_ConfigChannel>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d001      	beq.n	8002b72 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8002b6e:	f000 fc2b 	bl	80033c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002b72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b76:	220c      	movs	r2, #12
 8002b78:	4619      	mov	r1, r3
 8002b7a:	4814      	ldr	r0, [pc, #80]	; (8002bcc <MX_TIM1_Init+0x184>)
 8002b7c:	f006 f860 	bl	8008c40 <HAL_TIM_PWM_ConfigChannel>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d001      	beq.n	8002b8a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8002b86:	f000 fc1f 	bl	80033c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002b92:	2300      	movs	r3, #0
 8002b94:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002b96:	2300      	movs	r3, #0
 8002b98:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002b9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ba2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002ba8:	1d3b      	adds	r3, r7, #4
 8002baa:	4619      	mov	r1, r3
 8002bac:	4807      	ldr	r0, [pc, #28]	; (8002bcc <MX_TIM1_Init+0x184>)
 8002bae:	f006 fcd9 	bl	8009564 <HAL_TIMEx_ConfigBreakDeadTime>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d001      	beq.n	8002bbc <MX_TIM1_Init+0x174>
  {
    Error_Handler();
 8002bb8:	f000 fc06 	bl	80033c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002bbc:	4803      	ldr	r0, [pc, #12]	; (8002bcc <MX_TIM1_Init+0x184>)
 8002bbe:	f001 f8f5 	bl	8003dac <HAL_TIM_MspPostInit>

}
 8002bc2:	bf00      	nop
 8002bc4:	3758      	adds	r7, #88	; 0x58
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	20000540 	.word	0x20000540
 8002bd0:	40012c00 	.word	0x40012c00

08002bd4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b086      	sub	sp, #24
 8002bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bda:	f107 0308 	add.w	r3, r7, #8
 8002bde:	2200      	movs	r2, #0
 8002be0:	601a      	str	r2, [r3, #0]
 8002be2:	605a      	str	r2, [r3, #4]
 8002be4:	609a      	str	r2, [r3, #8]
 8002be6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002be8:	463b      	mov	r3, r7
 8002bea:	2200      	movs	r2, #0
 8002bec:	601a      	str	r2, [r3, #0]
 8002bee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002bf0:	4b1d      	ldr	r3, [pc, #116]	; (8002c68 <MX_TIM2_Init+0x94>)
 8002bf2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002bf6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8002bf8:	4b1b      	ldr	r3, [pc, #108]	; (8002c68 <MX_TIM2_Init+0x94>)
 8002bfa:	2247      	movs	r2, #71	; 0x47
 8002bfc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bfe:	4b1a      	ldr	r3, [pc, #104]	; (8002c68 <MX_TIM2_Init+0x94>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 8002c04:	4b18      	ldr	r3, [pc, #96]	; (8002c68 <MX_TIM2_Init+0x94>)
 8002c06:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002c0a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c0c:	4b16      	ldr	r3, [pc, #88]	; (8002c68 <MX_TIM2_Init+0x94>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002c12:	4b15      	ldr	r3, [pc, #84]	; (8002c68 <MX_TIM2_Init+0x94>)
 8002c14:	2280      	movs	r2, #128	; 0x80
 8002c16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002c18:	4813      	ldr	r0, [pc, #76]	; (8002c68 <MX_TIM2_Init+0x94>)
 8002c1a:	f005 fe54 	bl	80088c6 <HAL_TIM_Base_Init>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d001      	beq.n	8002c28 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002c24:	f000 fbd0 	bl	80033c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c2c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002c2e:	f107 0308 	add.w	r3, r7, #8
 8002c32:	4619      	mov	r1, r3
 8002c34:	480c      	ldr	r0, [pc, #48]	; (8002c68 <MX_TIM2_Init+0x94>)
 8002c36:	f006 f8c9 	bl	8008dcc <HAL_TIM_ConfigClockSource>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002c40:	f000 fbc2 	bl	80033c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c44:	2300      	movs	r3, #0
 8002c46:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002c4c:	463b      	mov	r3, r7
 8002c4e:	4619      	mov	r1, r3
 8002c50:	4805      	ldr	r0, [pc, #20]	; (8002c68 <MX_TIM2_Init+0x94>)
 8002c52:	f006 fc43 	bl	80094dc <HAL_TIMEx_MasterConfigSynchronization>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002c5c:	f000 fbb4 	bl	80033c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002c60:	bf00      	nop
 8002c62:	3718      	adds	r7, #24
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	200005f4 	.word	0x200005f4

08002c6c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c70:	4b11      	ldr	r3, [pc, #68]	; (8002cb8 <MX_USART1_UART_Init+0x4c>)
 8002c72:	4a12      	ldr	r2, [pc, #72]	; (8002cbc <MX_USART1_UART_Init+0x50>)
 8002c74:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 8002c76:	4b10      	ldr	r3, [pc, #64]	; (8002cb8 <MX_USART1_UART_Init+0x4c>)
 8002c78:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8002c7c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c7e:	4b0e      	ldr	r3, [pc, #56]	; (8002cb8 <MX_USART1_UART_Init+0x4c>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c84:	4b0c      	ldr	r3, [pc, #48]	; (8002cb8 <MX_USART1_UART_Init+0x4c>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c8a:	4b0b      	ldr	r3, [pc, #44]	; (8002cb8 <MX_USART1_UART_Init+0x4c>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c90:	4b09      	ldr	r3, [pc, #36]	; (8002cb8 <MX_USART1_UART_Init+0x4c>)
 8002c92:	220c      	movs	r2, #12
 8002c94:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c96:	4b08      	ldr	r3, [pc, #32]	; (8002cb8 <MX_USART1_UART_Init+0x4c>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c9c:	4b06      	ldr	r3, [pc, #24]	; (8002cb8 <MX_USART1_UART_Init+0x4c>)
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ca2:	4805      	ldr	r0, [pc, #20]	; (8002cb8 <MX_USART1_UART_Init+0x4c>)
 8002ca4:	f006 fcc1 	bl	800962a <HAL_UART_Init>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d001      	beq.n	8002cb2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002cae:	f000 fb8b 	bl	80033c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002cb2:	bf00      	nop
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	200004e8 	.word	0x200004e8
 8002cbc:	40013800 	.word	0x40013800

08002cc0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b088      	sub	sp, #32
 8002cc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cc6:	f107 0310 	add.w	r3, r7, #16
 8002cca:	2200      	movs	r2, #0
 8002ccc:	601a      	str	r2, [r3, #0]
 8002cce:	605a      	str	r2, [r3, #4]
 8002cd0:	609a      	str	r2, [r3, #8]
 8002cd2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cd4:	4b51      	ldr	r3, [pc, #324]	; (8002e1c <MX_GPIO_Init+0x15c>)
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	4a50      	ldr	r2, [pc, #320]	; (8002e1c <MX_GPIO_Init+0x15c>)
 8002cda:	f043 0310 	orr.w	r3, r3, #16
 8002cde:	6193      	str	r3, [r2, #24]
 8002ce0:	4b4e      	ldr	r3, [pc, #312]	; (8002e1c <MX_GPIO_Init+0x15c>)
 8002ce2:	699b      	ldr	r3, [r3, #24]
 8002ce4:	f003 0310 	and.w	r3, r3, #16
 8002ce8:	60fb      	str	r3, [r7, #12]
 8002cea:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cec:	4b4b      	ldr	r3, [pc, #300]	; (8002e1c <MX_GPIO_Init+0x15c>)
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	4a4a      	ldr	r2, [pc, #296]	; (8002e1c <MX_GPIO_Init+0x15c>)
 8002cf2:	f043 0320 	orr.w	r3, r3, #32
 8002cf6:	6193      	str	r3, [r2, #24]
 8002cf8:	4b48      	ldr	r3, [pc, #288]	; (8002e1c <MX_GPIO_Init+0x15c>)
 8002cfa:	699b      	ldr	r3, [r3, #24]
 8002cfc:	f003 0320 	and.w	r3, r3, #32
 8002d00:	60bb      	str	r3, [r7, #8]
 8002d02:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d04:	4b45      	ldr	r3, [pc, #276]	; (8002e1c <MX_GPIO_Init+0x15c>)
 8002d06:	699b      	ldr	r3, [r3, #24]
 8002d08:	4a44      	ldr	r2, [pc, #272]	; (8002e1c <MX_GPIO_Init+0x15c>)
 8002d0a:	f043 0304 	orr.w	r3, r3, #4
 8002d0e:	6193      	str	r3, [r2, #24]
 8002d10:	4b42      	ldr	r3, [pc, #264]	; (8002e1c <MX_GPIO_Init+0x15c>)
 8002d12:	699b      	ldr	r3, [r3, #24]
 8002d14:	f003 0304 	and.w	r3, r3, #4
 8002d18:	607b      	str	r3, [r7, #4]
 8002d1a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d1c:	4b3f      	ldr	r3, [pc, #252]	; (8002e1c <MX_GPIO_Init+0x15c>)
 8002d1e:	699b      	ldr	r3, [r3, #24]
 8002d20:	4a3e      	ldr	r2, [pc, #248]	; (8002e1c <MX_GPIO_Init+0x15c>)
 8002d22:	f043 0308 	orr.w	r3, r3, #8
 8002d26:	6193      	str	r3, [r2, #24]
 8002d28:	4b3c      	ldr	r3, [pc, #240]	; (8002e1c <MX_GPIO_Init+0x15c>)
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	f003 0308 	and.w	r3, r3, #8
 8002d30:	603b      	str	r3, [r7, #0]
 8002d32:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8002d34:	2200      	movs	r2, #0
 8002d36:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002d3a:	4839      	ldr	r0, [pc, #228]	; (8002e20 <MX_GPIO_Init+0x160>)
 8002d3c:	f003 fff4 	bl	8006d28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NRF24_CE_Pin|TEST1_PIN_Pin, GPIO_PIN_RESET);
 8002d40:	2200      	movs	r2, #0
 8002d42:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 8002d46:	4837      	ldr	r0, [pc, #220]	; (8002e24 <MX_GPIO_Init+0x164>)
 8002d48:	f003 ffee 	bl	8006d28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CSN_GPIO_Port, NRF24_CSN_Pin, GPIO_PIN_RESET);
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d52:	4835      	ldr	r0, [pc, #212]	; (8002e28 <MX_GPIO_Init+0x168>)
 8002d54:	f003 ffe8 	bl	8006d28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8002d58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d62:	2300      	movs	r3, #0
 8002d64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d66:	2302      	movs	r3, #2
 8002d68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8002d6a:	f107 0310 	add.w	r3, r7, #16
 8002d6e:	4619      	mov	r1, r3
 8002d70:	482b      	ldr	r0, [pc, #172]	; (8002e20 <MX_GPIO_Init+0x160>)
 8002d72:	f003 fe7f 	bl	8006a74 <HAL_GPIO_Init>

  /*Configure GPIO pin : MPU6050_INT_Pin */
  GPIO_InitStruct.Pin = MPU6050_INT_Pin;
 8002d76:	2301      	movs	r3, #1
 8002d78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d7a:	4b2c      	ldr	r3, [pc, #176]	; (8002e2c <MX_GPIO_Init+0x16c>)
 8002d7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MPU6050_INT_GPIO_Port, &GPIO_InitStruct);
 8002d82:	f107 0310 	add.w	r3, r7, #16
 8002d86:	4619      	mov	r1, r3
 8002d88:	4826      	ldr	r0, [pc, #152]	; (8002e24 <MX_GPIO_Init+0x164>)
 8002d8a:	f003 fe73 	bl	8006a74 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_CE_Pin */
  GPIO_InitStruct.Pin = NRF24_CE_Pin;
 8002d8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d94:	2301      	movs	r3, #1
 8002d96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d9c:	2302      	movs	r3, #2
 8002d9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_CE_GPIO_Port, &GPIO_InitStruct);
 8002da0:	f107 0310 	add.w	r3, r7, #16
 8002da4:	4619      	mov	r1, r3
 8002da6:	481f      	ldr	r0, [pc, #124]	; (8002e24 <MX_GPIO_Init+0x164>)
 8002da8:	f003 fe64 	bl	8006a74 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 8002dac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002db0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002db2:	2300      	movs	r3, #0
 8002db4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db6:	2300      	movs	r3, #0
 8002db8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 8002dba:	f107 0310 	add.w	r3, r7, #16
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	4819      	ldr	r0, [pc, #100]	; (8002e28 <MX_GPIO_Init+0x168>)
 8002dc2:	f003 fe57 	bl	8006a74 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_CSN_Pin */
  GPIO_InitStruct.Pin = NRF24_CSN_Pin;
 8002dc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002dca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dd4:	2302      	movs	r3, #2
 8002dd6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_CSN_GPIO_Port, &GPIO_InitStruct);
 8002dd8:	f107 0310 	add.w	r3, r7, #16
 8002ddc:	4619      	mov	r1, r3
 8002dde:	4812      	ldr	r0, [pc, #72]	; (8002e28 <MX_GPIO_Init+0x168>)
 8002de0:	f003 fe48 	bl	8006a74 <HAL_GPIO_Init>

  /*Configure GPIO pin : TEST1_PIN_Pin */
  GPIO_InitStruct.Pin = TEST1_PIN_Pin;
 8002de4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002de8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dea:	2301      	movs	r3, #1
 8002dec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dee:	2300      	movs	r3, #0
 8002df0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002df2:	2303      	movs	r3, #3
 8002df4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TEST1_PIN_GPIO_Port, &GPIO_InitStruct);
 8002df6:	f107 0310 	add.w	r3, r7, #16
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	4809      	ldr	r0, [pc, #36]	; (8002e24 <MX_GPIO_Init+0x164>)
 8002dfe:	f003 fe39 	bl	8006a74 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002e02:	2200      	movs	r2, #0
 8002e04:	2100      	movs	r1, #0
 8002e06:	2006      	movs	r0, #6
 8002e08:	f003 fbfd 	bl	8006606 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002e0c:	2006      	movs	r0, #6
 8002e0e:	f003 fc16 	bl	800663e <HAL_NVIC_EnableIRQ>

}
 8002e12:	bf00      	nop
 8002e14:	3720      	adds	r7, #32
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	40021000 	.word	0x40021000
 8002e20:	40011000 	.word	0x40011000
 8002e24:	40010c00 	.word	0x40010c00
 8002e28:	40010800 	.word	0x40010800
 8002e2c:	10110000 	.word	0x10110000

08002e30 <WriteFlashData>:

/* USER CODE BEGIN 4 */
//Write Data into Flash starting from given address
void WriteFlashData(uint32_t StartAddr, struct FlashDatastruct *p)
{
 8002e30:	b5b0      	push	{r4, r5, r7, lr}
 8002e32:	b088      	sub	sp, #32
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	6039      	str	r1, [r7, #0]
	FLASH_EraseInitTypeDef EraseInitStruct;

	uint32_t PageError;

	EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	613b      	str	r3, [r7, #16]
	EraseInitStruct.PageAddress = StartAddr;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	61bb      	str	r3, [r7, #24]
	EraseInitStruct.NbPages     = 1;
 8002e42:	2301      	movs	r3, #1
 8002e44:	61fb      	str	r3, [r7, #28]

	HAL_FLASH_Unlock();
 8002e46:	f003 fc85 	bl	8006754 <HAL_FLASH_Unlock>

	//FLASH_PageErase(0x800FC00); //doesn't handle all registers PER regiser in CR is not cleared

	HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 8002e4a:	f107 020c 	add.w	r2, r7, #12
 8002e4e:	f107 0310 	add.w	r3, r7, #16
 8002e52:	4611      	mov	r1, r2
 8002e54:	4618      	mov	r0, r3
 8002e56:	f003 fd65 	bl	8006924 <HAL_FLASHEx_Erase>

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr, p->controlData);
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f04f 0400 	mov.w	r4, #0
 8002e62:	461a      	mov	r2, r3
 8002e64:	4623      	mov	r3, r4
 8002e66:	6879      	ldr	r1, [r7, #4]
 8002e68:	2002      	movs	r0, #2
 8002e6a:	f003 fc03 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+4, (uint32_t) ( p->pid_p_gain_pitch * FLASHCONSTANTMULTIPLIER) );
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	1d1d      	adds	r5, r3, #4
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	49b2      	ldr	r1, [pc, #712]	; (8003140 <WriteFlashData+0x310>)
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f7fd ff83 	bl	8000d84 <__aeabi_fmul>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7fe f945 	bl	8001110 <__aeabi_f2uiz>
 8002e86:	4603      	mov	r3, r0
 8002e88:	f04f 0400 	mov.w	r4, #0
 8002e8c:	461a      	mov	r2, r3
 8002e8e:	4623      	mov	r3, r4
 8002e90:	4629      	mov	r1, r5
 8002e92:	2002      	movs	r0, #2
 8002e94:	f003 fbee 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+8, (uint32_t) ( p->pid_i_gain_pitch * FLASHCONSTANTMULTIPLIER) );
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	f103 0508 	add.w	r5, r3, #8
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	49a7      	ldr	r1, [pc, #668]	; (8003140 <WriteFlashData+0x310>)
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7fd ff6d 	bl	8000d84 <__aeabi_fmul>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	4618      	mov	r0, r3
 8002eae:	f7fe f92f 	bl	8001110 <__aeabi_f2uiz>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	f04f 0400 	mov.w	r4, #0
 8002eb8:	461a      	mov	r2, r3
 8002eba:	4623      	mov	r3, r4
 8002ebc:	4629      	mov	r1, r5
 8002ebe:	2002      	movs	r0, #2
 8002ec0:	f003 fbd8 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+12,(uint32_t) ( p->pid_d_gain_pitch * FLASHCONSTANTMULTIPLIER) );
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f103 050c 	add.w	r5, r3, #12
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	499c      	ldr	r1, [pc, #624]	; (8003140 <WriteFlashData+0x310>)
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7fd ff57 	bl	8000d84 <__aeabi_fmul>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7fe f919 	bl	8001110 <__aeabi_f2uiz>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	f04f 0400 	mov.w	r4, #0
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	4623      	mov	r3, r4
 8002ee8:	4629      	mov	r1, r5
 8002eea:	2002      	movs	r0, #2
 8002eec:	f003 fbc2 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+16,(uint32_t) ( p->pid_p_gain_roll * FLASHCONSTANTMULTIPLIER) );
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f103 0510 	add.w	r5, r3, #16
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	691b      	ldr	r3, [r3, #16]
 8002efa:	4991      	ldr	r1, [pc, #580]	; (8003140 <WriteFlashData+0x310>)
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7fd ff41 	bl	8000d84 <__aeabi_fmul>
 8002f02:	4603      	mov	r3, r0
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7fe f903 	bl	8001110 <__aeabi_f2uiz>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	f04f 0400 	mov.w	r4, #0
 8002f10:	461a      	mov	r2, r3
 8002f12:	4623      	mov	r3, r4
 8002f14:	4629      	mov	r1, r5
 8002f16:	2002      	movs	r0, #2
 8002f18:	f003 fbac 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+20,(uint32_t) ( p->pid_i_gain_roll * FLASHCONSTANTMULTIPLIER) );
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f103 0514 	add.w	r5, r3, #20
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	695b      	ldr	r3, [r3, #20]
 8002f26:	4986      	ldr	r1, [pc, #536]	; (8003140 <WriteFlashData+0x310>)
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7fd ff2b 	bl	8000d84 <__aeabi_fmul>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7fe f8ed 	bl	8001110 <__aeabi_f2uiz>
 8002f36:	4603      	mov	r3, r0
 8002f38:	f04f 0400 	mov.w	r4, #0
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	4623      	mov	r3, r4
 8002f40:	4629      	mov	r1, r5
 8002f42:	2002      	movs	r0, #2
 8002f44:	f003 fb96 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+24,(uint32_t) ( p->pid_d_gain_roll * FLASHCONSTANTMULTIPLIER) );
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	f103 0518 	add.w	r5, r3, #24
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	699b      	ldr	r3, [r3, #24]
 8002f52:	497b      	ldr	r1, [pc, #492]	; (8003140 <WriteFlashData+0x310>)
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7fd ff15 	bl	8000d84 <__aeabi_fmul>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7fe f8d7 	bl	8001110 <__aeabi_f2uiz>
 8002f62:	4603      	mov	r3, r0
 8002f64:	f04f 0400 	mov.w	r4, #0
 8002f68:	461a      	mov	r2, r3
 8002f6a:	4623      	mov	r3, r4
 8002f6c:	4629      	mov	r1, r5
 8002f6e:	2002      	movs	r0, #2
 8002f70:	f003 fb80 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+28,(uint32_t) ( p->pid_p_gain_yaw * FLASHCONSTANTMULTIPLIER) );
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	f103 051c 	add.w	r5, r3, #28
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	69db      	ldr	r3, [r3, #28]
 8002f7e:	4970      	ldr	r1, [pc, #448]	; (8003140 <WriteFlashData+0x310>)
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7fd feff 	bl	8000d84 <__aeabi_fmul>
 8002f86:	4603      	mov	r3, r0
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f7fe f8c1 	bl	8001110 <__aeabi_f2uiz>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	f04f 0400 	mov.w	r4, #0
 8002f94:	461a      	mov	r2, r3
 8002f96:	4623      	mov	r3, r4
 8002f98:	4629      	mov	r1, r5
 8002f9a:	2002      	movs	r0, #2
 8002f9c:	f003 fb6a 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+32,(uint32_t) ( p->pid_i_gain_yaw * FLASHCONSTANTMULTIPLIER) );
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f103 0520 	add.w	r5, r3, #32
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	6a1b      	ldr	r3, [r3, #32]
 8002faa:	4965      	ldr	r1, [pc, #404]	; (8003140 <WriteFlashData+0x310>)
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7fd fee9 	bl	8000d84 <__aeabi_fmul>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7fe f8ab 	bl	8001110 <__aeabi_f2uiz>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	f04f 0400 	mov.w	r4, #0
 8002fc0:	461a      	mov	r2, r3
 8002fc2:	4623      	mov	r3, r4
 8002fc4:	4629      	mov	r1, r5
 8002fc6:	2002      	movs	r0, #2
 8002fc8:	f003 fb54 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+36,(uint32_t) ( p->pid_d_gain_yaw * FLASHCONSTANTMULTIPLIER) );
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f103 0524 	add.w	r5, r3, #36	; 0x24
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd6:	495a      	ldr	r1, [pc, #360]	; (8003140 <WriteFlashData+0x310>)
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7fd fed3 	bl	8000d84 <__aeabi_fmul>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7fe f895 	bl	8001110 <__aeabi_f2uiz>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	f04f 0400 	mov.w	r4, #0
 8002fec:	461a      	mov	r2, r3
 8002fee:	4623      	mov	r3, r4
 8002ff0:	4629      	mov	r1, r5
 8002ff2:	2002      	movs	r0, #2
 8002ff4:	f003 fb3e 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+40, p->pid_max_pitch);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003002:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8003006:	461a      	mov	r2, r3
 8003008:	4623      	mov	r3, r4
 800300a:	2002      	movs	r0, #2
 800300c:	f003 fb32 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+44, p->pid_i_max_pitch);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800301a:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800301e:	461a      	mov	r2, r3
 8003020:	4623      	mov	r3, r4
 8003022:	2002      	movs	r0, #2
 8003024:	f003 fb26 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+48, p->pid_max_roll);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003032:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8003036:	461a      	mov	r2, r3
 8003038:	4623      	mov	r3, r4
 800303a:	2002      	movs	r0, #2
 800303c:	f003 fb1a 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+52, p->pid_i_max_roll);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800304a:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800304e:	461a      	mov	r2, r3
 8003050:	4623      	mov	r3, r4
 8003052:	2002      	movs	r0, #2
 8003054:	f003 fb0e 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+56, p->pid_max_yaw);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003062:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8003066:	461a      	mov	r2, r3
 8003068:	4623      	mov	r3, r4
 800306a:	2002      	movs	r0, #2
 800306c:	f003 fb02 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+60, p->pid_i_max_yaw);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800307a:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800307e:	461a      	mov	r2, r3
 8003080:	4623      	mov	r3, r4
 8003082:	2002      	movs	r0, #2
 8003084:	f003 faf6 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+64,(uint32_t)(p->maxpitchdegree) );
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f103 0540 	add.w	r5, r3, #64	; 0x40
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003092:	4618      	mov	r0, r3
 8003094:	f7fe f83c 	bl	8001110 <__aeabi_f2uiz>
 8003098:	4603      	mov	r3, r0
 800309a:	f04f 0400 	mov.w	r4, #0
 800309e:	461a      	mov	r2, r3
 80030a0:	4623      	mov	r3, r4
 80030a2:	4629      	mov	r1, r5
 80030a4:	2002      	movs	r0, #2
 80030a6:	f003 fae5 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+68,(uint32_t)(p->maxrolldegree) );
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	f103 0544 	add.w	r5, r3, #68	; 0x44
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7fe f82b 	bl	8001110 <__aeabi_f2uiz>
 80030ba:	4603      	mov	r3, r0
 80030bc:	f04f 0400 	mov.w	r4, #0
 80030c0:	461a      	mov	r2, r3
 80030c2:	4623      	mov	r3, r4
 80030c4:	4629      	mov	r1, r5
 80030c6:	2002      	movs	r0, #2
 80030c8:	f003 fad4 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+72,(uint32_t)(p->maxyawdegree) );
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	f103 0548 	add.w	r5, r3, #72	; 0x48
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7fe f81a 	bl	8001110 <__aeabi_f2uiz>
 80030dc:	4603      	mov	r3, r0
 80030de:	f04f 0400 	mov.w	r4, #0
 80030e2:	461a      	mov	r2, r3
 80030e4:	4623      	mov	r3, r4
 80030e6:	4629      	mov	r1, r5
 80030e8:	2002      	movs	r0, #2
 80030ea:	f003 fac3 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+76,(uint32_t)(p->minthrottle) );
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f103 054c 	add.w	r5, r3, #76	; 0x4c
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7fe f809 	bl	8001110 <__aeabi_f2uiz>
 80030fe:	4603      	mov	r3, r0
 8003100:	f04f 0400 	mov.w	r4, #0
 8003104:	461a      	mov	r2, r3
 8003106:	4623      	mov	r3, r4
 8003108:	4629      	mov	r1, r5
 800310a:	2002      	movs	r0, #2
 800310c:	f003 fab2 	bl	8006674 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,StartAddr+80,(uint32_t)(p->maxthrottle) );
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f103 0550 	add.w	r5, r3, #80	; 0x50
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800311a:	4618      	mov	r0, r3
 800311c:	f7fd fff8 	bl	8001110 <__aeabi_f2uiz>
 8003120:	4603      	mov	r3, r0
 8003122:	f04f 0400 	mov.w	r4, #0
 8003126:	461a      	mov	r2, r3
 8003128:	4623      	mov	r3, r4
 800312a:	4629      	mov	r1, r5
 800312c:	2002      	movs	r0, #2
 800312e:	f003 faa1 	bl	8006674 <HAL_FLASH_Program>

	HAL_FLASH_Lock();
 8003132:	f003 fb35 	bl	80067a0 <HAL_FLASH_Lock>
}
 8003136:	bf00      	nop
 8003138:	3720      	adds	r7, #32
 800313a:	46bd      	mov	sp, r7
 800313c:	bdb0      	pop	{r4, r5, r7, pc}
 800313e:	bf00      	nop
 8003140:	47c35000 	.word	0x47c35000

08003144 <EraseFlashData>:

void EraseFlashData(uint32_t StartAddr)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b088      	sub	sp, #32
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
	FLASH_EraseInitTypeDef EraseInitStruct;

	uint32_t PageError;

	EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 800314c:	2300      	movs	r3, #0
 800314e:	613b      	str	r3, [r7, #16]
	EraseInitStruct.PageAddress = StartAddr;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	61bb      	str	r3, [r7, #24]
	EraseInitStruct.NbPages     = 1;
 8003154:	2301      	movs	r3, #1
 8003156:	61fb      	str	r3, [r7, #28]

	HAL_FLASH_Unlock();
 8003158:	f003 fafc 	bl	8006754 <HAL_FLASH_Unlock>

	//FLASH_PageErase(0x800FC00); //doesn't handle all registers PER regiser in CR is not cleared

	HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 800315c:	f107 020c 	add.w	r2, r7, #12
 8003160:	f107 0310 	add.w	r3, r7, #16
 8003164:	4611      	mov	r1, r2
 8003166:	4618      	mov	r0, r3
 8003168:	f003 fbdc 	bl	8006924 <HAL_FLASHEx_Erase>

	HAL_FLASH_Lock();
 800316c:	f003 fb18 	bl	80067a0 <HAL_FLASH_Lock>
}
 8003170:	bf00      	nop
 8003172:	3720      	adds	r7, #32
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}

08003178 <CheckFlashData>:


//Check if Data on given address matches control word
uint32_t CheckFlashData(uint32_t StartAddr)
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
	return *(( uint32_t *) (StartAddr) );
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
}
 8003184:	4618      	mov	r0, r3
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	bc80      	pop	{r7}
 800318c:	4770      	bx	lr
	...

08003190 <ReadFlashData>:

//Read Data from Flash
void ReadFlashData(uint32_t StartAddr, struct FlashDatastruct *p)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
 8003198:	6039      	str	r1, [r7, #0]
	p->controlData= *(( uint32_t *) (StartAddr) );
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	601a      	str	r2, [r3, #0]
	p->pid_p_gain_pitch=(float)( (*(( uint32_t *) (StartAddr+4) )) )/FLASHCONSTANTMULTIPLIER;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	3304      	adds	r3, #4
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7fd fd93 	bl	8000cd4 <__aeabi_ui2f>
 80031ae:	4603      	mov	r3, r0
 80031b0:	496a      	ldr	r1, [pc, #424]	; (800335c <ReadFlashData+0x1cc>)
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7fd fe9a 	bl	8000eec <__aeabi_fdiv>
 80031b8:	4603      	mov	r3, r0
 80031ba:	461a      	mov	r2, r3
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	605a      	str	r2, [r3, #4]
	p->pid_i_gain_pitch=(float)( (*(( uint32_t *) (StartAddr+8) )) )/FLASHCONSTANTMULTIPLIER;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	3308      	adds	r3, #8
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7fd fd84 	bl	8000cd4 <__aeabi_ui2f>
 80031cc:	4603      	mov	r3, r0
 80031ce:	4963      	ldr	r1, [pc, #396]	; (800335c <ReadFlashData+0x1cc>)
 80031d0:	4618      	mov	r0, r3
 80031d2:	f7fd fe8b 	bl	8000eec <__aeabi_fdiv>
 80031d6:	4603      	mov	r3, r0
 80031d8:	461a      	mov	r2, r3
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	609a      	str	r2, [r3, #8]
	p->pid_d_gain_pitch=(float)( (*(( uint32_t *) (StartAddr+12) )) )/FLASHCONSTANTMULTIPLIER;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	330c      	adds	r3, #12
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4618      	mov	r0, r3
 80031e6:	f7fd fd75 	bl	8000cd4 <__aeabi_ui2f>
 80031ea:	4603      	mov	r3, r0
 80031ec:	495b      	ldr	r1, [pc, #364]	; (800335c <ReadFlashData+0x1cc>)
 80031ee:	4618      	mov	r0, r3
 80031f0:	f7fd fe7c 	bl	8000eec <__aeabi_fdiv>
 80031f4:	4603      	mov	r3, r0
 80031f6:	461a      	mov	r2, r3
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	60da      	str	r2, [r3, #12]
	p->pid_p_gain_roll=(float)( (*(( uint32_t *) (StartAddr+16) ))  )/FLASHCONSTANTMULTIPLIER;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	3310      	adds	r3, #16
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4618      	mov	r0, r3
 8003204:	f7fd fd66 	bl	8000cd4 <__aeabi_ui2f>
 8003208:	4603      	mov	r3, r0
 800320a:	4954      	ldr	r1, [pc, #336]	; (800335c <ReadFlashData+0x1cc>)
 800320c:	4618      	mov	r0, r3
 800320e:	f7fd fe6d 	bl	8000eec <__aeabi_fdiv>
 8003212:	4603      	mov	r3, r0
 8003214:	461a      	mov	r2, r3
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	611a      	str	r2, [r3, #16]
	p->pid_i_gain_roll=(float)( (*(( uint32_t *) (StartAddr+20) )) )/FLASHCONSTANTMULTIPLIER;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	3314      	adds	r3, #20
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4618      	mov	r0, r3
 8003222:	f7fd fd57 	bl	8000cd4 <__aeabi_ui2f>
 8003226:	4603      	mov	r3, r0
 8003228:	494c      	ldr	r1, [pc, #304]	; (800335c <ReadFlashData+0x1cc>)
 800322a:	4618      	mov	r0, r3
 800322c:	f7fd fe5e 	bl	8000eec <__aeabi_fdiv>
 8003230:	4603      	mov	r3, r0
 8003232:	461a      	mov	r2, r3
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	615a      	str	r2, [r3, #20]
	p->pid_d_gain_roll=(float)( (*(( uint32_t *) (StartAddr+24) )) )/FLASHCONSTANTMULTIPLIER;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	3318      	adds	r3, #24
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4618      	mov	r0, r3
 8003240:	f7fd fd48 	bl	8000cd4 <__aeabi_ui2f>
 8003244:	4603      	mov	r3, r0
 8003246:	4945      	ldr	r1, [pc, #276]	; (800335c <ReadFlashData+0x1cc>)
 8003248:	4618      	mov	r0, r3
 800324a:	f7fd fe4f 	bl	8000eec <__aeabi_fdiv>
 800324e:	4603      	mov	r3, r0
 8003250:	461a      	mov	r2, r3
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	619a      	str	r2, [r3, #24]
	p->pid_p_gain_yaw=(float)( (*(( uint32_t *) (StartAddr+28) )) )/FLASHCONSTANTMULTIPLIER;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	331c      	adds	r3, #28
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4618      	mov	r0, r3
 800325e:	f7fd fd39 	bl	8000cd4 <__aeabi_ui2f>
 8003262:	4603      	mov	r3, r0
 8003264:	493d      	ldr	r1, [pc, #244]	; (800335c <ReadFlashData+0x1cc>)
 8003266:	4618      	mov	r0, r3
 8003268:	f7fd fe40 	bl	8000eec <__aeabi_fdiv>
 800326c:	4603      	mov	r3, r0
 800326e:	461a      	mov	r2, r3
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	61da      	str	r2, [r3, #28]
	p->pid_i_gain_yaw=(float)( (*(( uint32_t *) (StartAddr+32) )) )/FLASHCONSTANTMULTIPLIER;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	3320      	adds	r3, #32
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4618      	mov	r0, r3
 800327c:	f7fd fd2a 	bl	8000cd4 <__aeabi_ui2f>
 8003280:	4603      	mov	r3, r0
 8003282:	4936      	ldr	r1, [pc, #216]	; (800335c <ReadFlashData+0x1cc>)
 8003284:	4618      	mov	r0, r3
 8003286:	f7fd fe31 	bl	8000eec <__aeabi_fdiv>
 800328a:	4603      	mov	r3, r0
 800328c:	461a      	mov	r2, r3
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	621a      	str	r2, [r3, #32]
	p->pid_d_gain_yaw=(float)( (*(( uint32_t *) (StartAddr+36) )) )/FLASHCONSTANTMULTIPLIER;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	3324      	adds	r3, #36	; 0x24
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4618      	mov	r0, r3
 800329a:	f7fd fd1b 	bl	8000cd4 <__aeabi_ui2f>
 800329e:	4603      	mov	r3, r0
 80032a0:	492e      	ldr	r1, [pc, #184]	; (800335c <ReadFlashData+0x1cc>)
 80032a2:	4618      	mov	r0, r3
 80032a4:	f7fd fe22 	bl	8000eec <__aeabi_fdiv>
 80032a8:	4603      	mov	r3, r0
 80032aa:	461a      	mov	r2, r3
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	625a      	str	r2, [r3, #36]	; 0x24
	p->pid_max_pitch=*(( uint32_t *) (StartAddr+40) );
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	3328      	adds	r3, #40	; 0x28
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	461a      	mov	r2, r3
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	629a      	str	r2, [r3, #40]	; 0x28
	p->pid_i_max_pitch=*(( uint32_t *) (StartAddr+44) );
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	332c      	adds	r3, #44	; 0x2c
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	461a      	mov	r2, r3
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	62da      	str	r2, [r3, #44]	; 0x2c
	p->pid_max_roll=*(( uint32_t *) (StartAddr+48) );
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	3330      	adds	r3, #48	; 0x30
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	461a      	mov	r2, r3
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	631a      	str	r2, [r3, #48]	; 0x30
	p->pid_i_max_roll=*(( uint32_t *) (StartAddr+52) );
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	3334      	adds	r3, #52	; 0x34
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	461a      	mov	r2, r3
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	635a      	str	r2, [r3, #52]	; 0x34
	p->pid_max_yaw=*(( uint32_t *) (StartAddr+56) );
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	3338      	adds	r3, #56	; 0x38
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	461a      	mov	r2, r3
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	639a      	str	r2, [r3, #56]	; 0x38
	p->pid_i_max_yaw=*(( uint32_t *) (StartAddr+60) );
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	333c      	adds	r3, #60	; 0x3c
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	461a      	mov	r2, r3
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	63da      	str	r2, [r3, #60]	; 0x3c
	p->maxpitchdegree=(float)( (*(( uint32_t *) (StartAddr+64) )) );
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	3340      	adds	r3, #64	; 0x40
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4618      	mov	r0, r3
 8003300:	f7fd fce8 	bl	8000cd4 <__aeabi_ui2f>
 8003304:	4602      	mov	r2, r0
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	641a      	str	r2, [r3, #64]	; 0x40
	p->maxrolldegree=(float)( (*(( uint32_t *) (StartAddr+68) )) );
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	3344      	adds	r3, #68	; 0x44
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4618      	mov	r0, r3
 8003312:	f7fd fcdf 	bl	8000cd4 <__aeabi_ui2f>
 8003316:	4602      	mov	r2, r0
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	645a      	str	r2, [r3, #68]	; 0x44
	p->maxyawdegree=(float)( (*(( uint32_t *) (StartAddr+72) )) );
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	3348      	adds	r3, #72	; 0x48
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4618      	mov	r0, r3
 8003324:	f7fd fcd6 	bl	8000cd4 <__aeabi_ui2f>
 8003328:	4602      	mov	r2, r0
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	649a      	str	r2, [r3, #72]	; 0x48
	p->minthrottle=(float)( (*(( uint32_t *) (StartAddr+76) )) );
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	334c      	adds	r3, #76	; 0x4c
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4618      	mov	r0, r3
 8003336:	f7fd fccd 	bl	8000cd4 <__aeabi_ui2f>
 800333a:	4602      	mov	r2, r0
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	64da      	str	r2, [r3, #76]	; 0x4c
	p->maxthrottle=(float)( (*(( uint32_t *) (StartAddr+80) )) );
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	3350      	adds	r3, #80	; 0x50
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4618      	mov	r0, r3
 8003348:	f7fd fcc4 	bl	8000cd4 <__aeabi_ui2f>
 800334c:	4602      	mov	r2, r0
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003352:	bf00      	nop
 8003354:	3708      	adds	r7, #8
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	47c35000 	.word	0x47c35000

08003360 <WriteString>:

void WriteString(char string[])
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b084      	sub	sp, #16
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  unsigned int i=0;
 8003368:	2300      	movs	r3, #0
 800336a:	60fb      	str	r3, [r7, #12]
  while (string[i])
 800336c:	e009      	b.n	8003382 <WriteString+0x22>
	{
	PrintCharUart (string[i]);
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	4413      	add	r3, r2
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	4618      	mov	r0, r3
 8003378:	f000 f80e 	bl	8003398 <PrintCharUart>
	i++;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	3301      	adds	r3, #1
 8003380:	60fb      	str	r3, [r7, #12]
  while (string[i])
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	4413      	add	r3, r2
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d1ef      	bne.n	800336e <WriteString+0xe>
  }
}
 800338e:	bf00      	nop
 8003390:	3710      	adds	r7, #16
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}
	...

08003398 <PrintCharUart>:


void PrintCharUart (int ch) 	 /* Write character to Serial Port    */
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
	while (!(USART1->SR & USART_SR_TXE));
 80033a0:	bf00      	nop
 80033a2:	4b08      	ldr	r3, [pc, #32]	; (80033c4 <PrintCharUart+0x2c>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d0f9      	beq.n	80033a2 <PrintCharUart+0xa>
	USART1->DR = (USART_DR_DR & ch);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a04      	ldr	r2, [pc, #16]	; (80033c4 <PrintCharUart+0x2c>)
 80033b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033b6:	6053      	str	r3, [r2, #4]
}
 80033b8:	bf00      	nop
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	bc80      	pop	{r7}
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	40013800 	.word	0x40013800

080033c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80033c8:	b480      	push	{r7}
 80033ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80033cc:	bf00      	nop
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bc80      	pop	{r7}
 80033d2:	4770      	bx	lr

080033d4 <nRF24_TransmitPacket>:
// Function to transmit data packet
// input:
//   pBuf - pointer to the buffer with data to transmit
//   length - length of the data buffer in bytes
// return: one of nRF24_TX_xx values
nRF24_TXResult nRF24_TransmitPacket(uint8_t *pBuf, uint8_t length) {
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	460b      	mov	r3, r1
 80033de:	70fb      	strb	r3, [r7, #3]
	volatile uint32_t wait = nRF24_WAIT_TIMEOUT;
 80033e0:	4b22      	ldr	r3, [pc, #136]	; (800346c <nRF24_TransmitPacket+0x98>)
 80033e2:	60bb      	str	r3, [r7, #8]
	uint8_t status;

	// Deassert the CE pin (in case if it still high)
	nRF24_CE_L();
 80033e4:	2200      	movs	r2, #0
 80033e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80033ea:	4821      	ldr	r0, [pc, #132]	; (8003470 <nRF24_TransmitPacket+0x9c>)
 80033ec:	f003 fc9c 	bl	8006d28 <HAL_GPIO_WritePin>

	// Transfer a data from the specified buffer to the TX FIFO
	nRF24_WritePayload(pBuf, length);
 80033f0:	78fb      	ldrb	r3, [r7, #3]
 80033f2:	4619      	mov	r1, r3
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f000 fb64 	bl	8003ac2 <nRF24_WritePayload>

	// Start a transmission by asserting CE pin (must be held at least 10us)
	nRF24_CE_H();
 80033fa:	2201      	movs	r2, #1
 80033fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003400:	481b      	ldr	r0, [pc, #108]	; (8003470 <nRF24_TransmitPacket+0x9c>)
 8003402:	f003 fc91 	bl	8006d28 <HAL_GPIO_WritePin>
	// Poll the transceiver status register until one of the following flags will be set:
	//   TX_DS  - means the packet has been transmitted
	//   MAX_RT - means the maximum number of TX retransmits happened
	// note: this solution is far from perfect, better to use IRQ instead of polling the status
	do {
		status = nRF24_GetStatus();
 8003406:	f000 fb24 	bl	8003a52 <nRF24_GetStatus>
 800340a:	4603      	mov	r3, r0
 800340c:	73fb      	strb	r3, [r7, #15]
		if (status & (nRF24_FLAG_TX_DS | nRF24_FLAG_MAX_RT)) {
 800340e:	7bfb      	ldrb	r3, [r7, #15]
 8003410:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003414:	2b00      	cmp	r3, #0
 8003416:	d105      	bne.n	8003424 <nRF24_TransmitPacket+0x50>
			break;
		}
	} while (wait--);
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	1e5a      	subs	r2, r3, #1
 800341c:	60ba      	str	r2, [r7, #8]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d1f1      	bne.n	8003406 <nRF24_TransmitPacket+0x32>
 8003422:	e000      	b.n	8003426 <nRF24_TransmitPacket+0x52>
			break;
 8003424:	bf00      	nop

	// Deassert the CE pin (Standby-II --> Standby-I)
	nRF24_CE_L();
 8003426:	2200      	movs	r2, #0
 8003428:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800342c:	4810      	ldr	r0, [pc, #64]	; (8003470 <nRF24_TransmitPacket+0x9c>)
 800342e:	f003 fc7b 	bl	8006d28 <HAL_GPIO_WritePin>

	if (!wait) {
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d101      	bne.n	800343c <nRF24_TransmitPacket+0x68>
		// Timeout
		return nRF24_TX_TIMEOUT;
 8003438:	2302      	movs	r3, #2
 800343a:	e012      	b.n	8003462 <nRF24_TransmitPacket+0x8e>
	}

	// Clear pending IRQ flags
    nRF24_ClearIRQFlags();
 800343c:	f000 fb2c 	bl	8003a98 <nRF24_ClearIRQFlags>

	if (status & nRF24_FLAG_MAX_RT) {
 8003440:	7bfb      	ldrb	r3, [r7, #15]
 8003442:	f003 0310 	and.w	r3, r3, #16
 8003446:	2b00      	cmp	r3, #0
 8003448:	d001      	beq.n	800344e <nRF24_TransmitPacket+0x7a>
		// Auto retransmit counter exceeds the programmed maximum limit (FIFO is not removed)
		return nRF24_TX_MAXRT;
 800344a:	2303      	movs	r3, #3
 800344c:	e009      	b.n	8003462 <nRF24_TransmitPacket+0x8e>
	}

	if (status & nRF24_FLAG_TX_DS) {
 800344e:	7bfb      	ldrb	r3, [r7, #15]
 8003450:	f003 0320 	and.w	r3, r3, #32
 8003454:	2b00      	cmp	r3, #0
 8003456:	d001      	beq.n	800345c <nRF24_TransmitPacket+0x88>
		// Successful transmission
		return nRF24_TX_SUCCESS;
 8003458:	2301      	movs	r3, #1
 800345a:	e002      	b.n	8003462 <nRF24_TransmitPacket+0x8e>
	}

	// Some banana happens, a payload remains in the TX FIFO, flush it
	nRF24_FlushTX();
 800345c:	f000 fb0c 	bl	8003a78 <nRF24_FlushTX>

	return nRF24_TX_ERROR;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	3710      	adds	r7, #16
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	000fffff 	.word	0x000fffff
 8003470:	40010c00 	.word	0x40010c00

08003474 <nRF24_LL_RW>:




uint8_t nRF24_LL_RW(uint8_t data) {
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
 800347a:	4603      	mov	r3, r0
 800347c:	71fb      	strb	r3, [r7, #7]

	 // Wait until TX buffer is empty
	while (SPI_I2S_GetFlagStatus(nRF24_SPI_PORT, SPI_I2S_FLAG_TXE) == RESET);
 800347e:	bf00      	nop
 8003480:	2102      	movs	r1, #2
 8003482:	480e      	ldr	r0, [pc, #56]	; (80034bc <nRF24_LL_RW+0x48>)
 8003484:	f7fe fc16 	bl	8001cb4 <SPI_I2S_GetFlagStatus>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d0f8      	beq.n	8003480 <nRF24_LL_RW+0xc>
	// Send byte to SPI (TXE cleared)
	SPI_I2S_SendData(nRF24_SPI_PORT, data);
 800348e:	79fb      	ldrb	r3, [r7, #7]
 8003490:	b29b      	uxth	r3, r3
 8003492:	4619      	mov	r1, r3
 8003494:	4809      	ldr	r0, [pc, #36]	; (80034bc <nRF24_LL_RW+0x48>)
 8003496:	f7fe fbf3 	bl	8001c80 <SPI_I2S_SendData>
	// Wait while receive buffer is empty
	while (SPI_I2S_GetFlagStatus(nRF24_SPI_PORT, SPI_I2S_FLAG_RXNE) == RESET);
 800349a:	bf00      	nop
 800349c:	2101      	movs	r1, #1
 800349e:	4807      	ldr	r0, [pc, #28]	; (80034bc <nRF24_LL_RW+0x48>)
 80034a0:	f7fe fc08 	bl	8001cb4 <SPI_I2S_GetFlagStatus>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d0f8      	beq.n	800349c <nRF24_LL_RW+0x28>

	// Return received byte
	return (uint8_t)SPI_I2S_ReceiveData(nRF24_SPI_PORT);
 80034aa:	4804      	ldr	r0, [pc, #16]	; (80034bc <nRF24_LL_RW+0x48>)
 80034ac:	f7fe fbf6 	bl	8001c9c <SPI_I2S_ReceiveData>
 80034b0:	4603      	mov	r3, r0
 80034b2:	b2db      	uxtb	r3, r3
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	3708      	adds	r7, #8
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	40003800 	.word	0x40003800

080034c0 <nRF24_ReadReg>:

// Read a register
// input:
//   reg - number of register to read
// return: value of register
static uint8_t nRF24_ReadReg(uint8_t reg) {
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b084      	sub	sp, #16
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	4603      	mov	r3, r0
 80034c8:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	nRF24_CSN_L();
 80034ca:	2200      	movs	r2, #0
 80034cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80034d0:	480c      	ldr	r0, [pc, #48]	; (8003504 <nRF24_ReadReg+0x44>)
 80034d2:	f003 fc29 	bl	8006d28 <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg & nRF24_MASK_REG_MAP);
 80034d6:	79fb      	ldrb	r3, [r7, #7]
 80034d8:	f003 031f 	and.w	r3, r3, #31
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	4618      	mov	r0, r3
 80034e0:	f7ff ffc8 	bl	8003474 <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 80034e4:	20ff      	movs	r0, #255	; 0xff
 80034e6:	f7ff ffc5 	bl	8003474 <nRF24_LL_RW>
 80034ea:	4603      	mov	r3, r0
 80034ec:	73fb      	strb	r3, [r7, #15]
	nRF24_CSN_H();
 80034ee:	2201      	movs	r2, #1
 80034f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80034f4:	4803      	ldr	r0, [pc, #12]	; (8003504 <nRF24_ReadReg+0x44>)
 80034f6:	f003 fc17 	bl	8006d28 <HAL_GPIO_WritePin>

	return value;
 80034fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3710      	adds	r7, #16
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	40010800 	.word	0x40010800

08003508 <nRF24_WriteReg>:

// Write a new value to register
// input:
//   reg - number of register to write
//   value - value to write
static void nRF24_WriteReg(uint8_t reg, uint8_t value) {
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
 800350e:	4603      	mov	r3, r0
 8003510:	460a      	mov	r2, r1
 8003512:	71fb      	strb	r3, [r7, #7]
 8003514:	4613      	mov	r3, r2
 8003516:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8003518:	2200      	movs	r2, #0
 800351a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800351e:	481a      	ldr	r0, [pc, #104]	; (8003588 <nRF24_WriteReg+0x80>)
 8003520:	f003 fc02 	bl	8006d28 <HAL_GPIO_WritePin>
	if (reg < nRF24_CMD_W_REGISTER) {
 8003524:	79fb      	ldrb	r3, [r7, #7]
 8003526:	2b1f      	cmp	r3, #31
 8003528:	d810      	bhi.n	800354c <nRF24_WriteReg+0x44>
		// This is a register access
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP));
 800352a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352e:	f003 031f 	and.w	r3, r3, #31
 8003532:	b25b      	sxtb	r3, r3
 8003534:	f043 0320 	orr.w	r3, r3, #32
 8003538:	b25b      	sxtb	r3, r3
 800353a:	b2db      	uxtb	r3, r3
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff ff99 	bl	8003474 <nRF24_LL_RW>
		nRF24_LL_RW(value);
 8003542:	79bb      	ldrb	r3, [r7, #6]
 8003544:	4618      	mov	r0, r3
 8003546:	f7ff ff95 	bl	8003474 <nRF24_LL_RW>
 800354a:	e013      	b.n	8003574 <nRF24_WriteReg+0x6c>
	} else {
		// This is a single byte command or future command/register
		nRF24_LL_RW(reg);
 800354c:	79fb      	ldrb	r3, [r7, #7]
 800354e:	4618      	mov	r0, r3
 8003550:	f7ff ff90 	bl	8003474 <nRF24_LL_RW>
		if ((reg != nRF24_CMD_FLUSH_TX) && (reg != nRF24_CMD_FLUSH_RX) && \
 8003554:	79fb      	ldrb	r3, [r7, #7]
 8003556:	2be1      	cmp	r3, #225	; 0xe1
 8003558:	d00c      	beq.n	8003574 <nRF24_WriteReg+0x6c>
 800355a:	79fb      	ldrb	r3, [r7, #7]
 800355c:	2be2      	cmp	r3, #226	; 0xe2
 800355e:	d009      	beq.n	8003574 <nRF24_WriteReg+0x6c>
 8003560:	79fb      	ldrb	r3, [r7, #7]
 8003562:	2be3      	cmp	r3, #227	; 0xe3
 8003564:	d006      	beq.n	8003574 <nRF24_WriteReg+0x6c>
				(reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP)) {
 8003566:	79fb      	ldrb	r3, [r7, #7]
 8003568:	2bff      	cmp	r3, #255	; 0xff
 800356a:	d003      	beq.n	8003574 <nRF24_WriteReg+0x6c>
			// Send register value
			nRF24_LL_RW(value);
 800356c:	79bb      	ldrb	r3, [r7, #6]
 800356e:	4618      	mov	r0, r3
 8003570:	f7ff ff80 	bl	8003474 <nRF24_LL_RW>
		}
	}
	nRF24_CSN_H();
 8003574:	2201      	movs	r2, #1
 8003576:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800357a:	4803      	ldr	r0, [pc, #12]	; (8003588 <nRF24_WriteReg+0x80>)
 800357c:	f003 fbd4 	bl	8006d28 <HAL_GPIO_WritePin>
}
 8003580:	bf00      	nop
 8003582:	3708      	adds	r7, #8
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	40010800 	.word	0x40010800

0800358c <nRF24_ReadMBReg>:
// Read a multi-byte register
// input:
//   reg - number of register to read
//   pBuf - pointer to the buffer for register data
//   count - number of bytes to read
static void nRF24_ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 800358c:	b590      	push	{r4, r7, lr}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	4603      	mov	r3, r0
 8003594:	6039      	str	r1, [r7, #0]
 8003596:	71fb      	strb	r3, [r7, #7]
 8003598:	4613      	mov	r3, r2
 800359a:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 800359c:	2200      	movs	r2, #0
 800359e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80035a2:	480f      	ldr	r0, [pc, #60]	; (80035e0 <nRF24_ReadMBReg+0x54>)
 80035a4:	f003 fbc0 	bl	8006d28 <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg);
 80035a8:	79fb      	ldrb	r3, [r7, #7]
 80035aa:	4618      	mov	r0, r3
 80035ac:	f7ff ff62 	bl	8003474 <nRF24_LL_RW>
	while (count--) {
 80035b0:	e007      	b.n	80035c2 <nRF24_ReadMBReg+0x36>
		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 80035b2:	683c      	ldr	r4, [r7, #0]
 80035b4:	1c63      	adds	r3, r4, #1
 80035b6:	603b      	str	r3, [r7, #0]
 80035b8:	20ff      	movs	r0, #255	; 0xff
 80035ba:	f7ff ff5b 	bl	8003474 <nRF24_LL_RW>
 80035be:	4603      	mov	r3, r0
 80035c0:	7023      	strb	r3, [r4, #0]
	while (count--) {
 80035c2:	79bb      	ldrb	r3, [r7, #6]
 80035c4:	1e5a      	subs	r2, r3, #1
 80035c6:	71ba      	strb	r2, [r7, #6]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d1f2      	bne.n	80035b2 <nRF24_ReadMBReg+0x26>
	}
	nRF24_CSN_H();
 80035cc:	2201      	movs	r2, #1
 80035ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80035d2:	4803      	ldr	r0, [pc, #12]	; (80035e0 <nRF24_ReadMBReg+0x54>)
 80035d4:	f003 fba8 	bl	8006d28 <HAL_GPIO_WritePin>
}
 80035d8:	bf00      	nop
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd90      	pop	{r4, r7, pc}
 80035e0:	40010800 	.word	0x40010800

080035e4 <nRF24_WriteMBReg>:
// Write a multi-byte register
// input:
//   reg - number of register to write
//   pBuf - pointer to the buffer with data to write
//   count - number of bytes to write
static void nRF24_WriteMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	4603      	mov	r3, r0
 80035ec:	6039      	str	r1, [r7, #0]
 80035ee:	71fb      	strb	r3, [r7, #7]
 80035f0:	4613      	mov	r3, r2
 80035f2:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 80035f4:	2200      	movs	r2, #0
 80035f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80035fa:	480f      	ldr	r0, [pc, #60]	; (8003638 <nRF24_WriteMBReg+0x54>)
 80035fc:	f003 fb94 	bl	8006d28 <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg);
 8003600:	79fb      	ldrb	r3, [r7, #7]
 8003602:	4618      	mov	r0, r3
 8003604:	f7ff ff36 	bl	8003474 <nRF24_LL_RW>
	while (count--) {
 8003608:	e006      	b.n	8003618 <nRF24_WriteMBReg+0x34>

		nRF24_LL_RW(*pBuf++);
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	1c5a      	adds	r2, r3, #1
 800360e:	603a      	str	r2, [r7, #0]
 8003610:	781b      	ldrb	r3, [r3, #0]
 8003612:	4618      	mov	r0, r3
 8003614:	f7ff ff2e 	bl	8003474 <nRF24_LL_RW>
	while (count--) {
 8003618:	79bb      	ldrb	r3, [r7, #6]
 800361a:	1e5a      	subs	r2, r3, #1
 800361c:	71ba      	strb	r2, [r7, #6]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d1f3      	bne.n	800360a <nRF24_WriteMBReg+0x26>
	}
	nRF24_CSN_H();
 8003622:	2201      	movs	r2, #1
 8003624:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003628:	4803      	ldr	r0, [pc, #12]	; (8003638 <nRF24_WriteMBReg+0x54>)
 800362a:	f003 fb7d 	bl	8006d28 <HAL_GPIO_WritePin>
}
 800362e:	bf00      	nop
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	40010800 	.word	0x40010800

0800363c <nRF24_Init>:

// Set transceiver to it's initial state
// note: RX/TX pipe addresses remains untouched
void nRF24_Init(void) {
 800363c:	b580      	push	{r7, lr}
 800363e:	af00      	add	r7, sp, #0
	// Write to registers their initial values
	nRF24_WriteReg(nRF24_REG_CONFIG, 0x08);
 8003640:	2108      	movs	r1, #8
 8003642:	2000      	movs	r0, #0
 8003644:	f7ff ff60 	bl	8003508 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_AA, 0x3F);
 8003648:	213f      	movs	r1, #63	; 0x3f
 800364a:	2001      	movs	r0, #1
 800364c:	f7ff ff5c 	bl	8003508 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, 0x03);
 8003650:	2103      	movs	r1, #3
 8003652:	2002      	movs	r0, #2
 8003654:	f7ff ff58 	bl	8003508 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_AW, 0x03);
 8003658:	2103      	movs	r1, #3
 800365a:	2003      	movs	r0, #3
 800365c:	f7ff ff54 	bl	8003508 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, 0x03);
 8003660:	2103      	movs	r1, #3
 8003662:	2004      	movs	r0, #4
 8003664:	f7ff ff50 	bl	8003508 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_CH, 0x02);
 8003668:	2102      	movs	r1, #2
 800366a:	2005      	movs	r0, #5
 800366c:	f7ff ff4c 	bl	8003508 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_SETUP, 0x0E);
 8003670:	210e      	movs	r1, #14
 8003672:	2006      	movs	r0, #6
 8003674:	f7ff ff48 	bl	8003508 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_STATUS, 0x00);
 8003678:	2100      	movs	r1, #0
 800367a:	2007      	movs	r0, #7
 800367c:	f7ff ff44 	bl	8003508 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P0, 0x00);
 8003680:	2100      	movs	r1, #0
 8003682:	2011      	movs	r0, #17
 8003684:	f7ff ff40 	bl	8003508 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P1, 0x00);
 8003688:	2100      	movs	r1, #0
 800368a:	2012      	movs	r0, #18
 800368c:	f7ff ff3c 	bl	8003508 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P2, 0x00);
 8003690:	2100      	movs	r1, #0
 8003692:	2013      	movs	r0, #19
 8003694:	f7ff ff38 	bl	8003508 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P3, 0x00);
 8003698:	2100      	movs	r1, #0
 800369a:	2014      	movs	r0, #20
 800369c:	f7ff ff34 	bl	8003508 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P4, 0x00);
 80036a0:	2100      	movs	r1, #0
 80036a2:	2015      	movs	r0, #21
 80036a4:	f7ff ff30 	bl	8003508 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P5, 0x00);
 80036a8:	2100      	movs	r1, #0
 80036aa:	2016      	movs	r0, #22
 80036ac:	f7ff ff2c 	bl	8003508 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_DYNPD, 0x00);
 80036b0:	2100      	movs	r1, #0
 80036b2:	201c      	movs	r0, #28
 80036b4:	f7ff ff28 	bl	8003508 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_FEATURE, 0x00);
 80036b8:	2100      	movs	r1, #0
 80036ba:	201d      	movs	r0, #29
 80036bc:	f7ff ff24 	bl	8003508 <nRF24_WriteReg>

	// Clear the FIFO's
	nRF24_FlushRX();
 80036c0:	f000 f9e2 	bl	8003a88 <nRF24_FlushRX>
	nRF24_FlushTX();
 80036c4:	f000 f9d8 	bl	8003a78 <nRF24_FlushTX>

	// Clear any pending interrupt flags
	nRF24_ClearIRQFlags();
 80036c8:	f000 f9e6 	bl	8003a98 <nRF24_ClearIRQFlags>

	// Deassert CSN pin (chip release)
	nRF24_CSN_H();
 80036cc:	2201      	movs	r2, #1
 80036ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80036d2:	4802      	ldr	r0, [pc, #8]	; (80036dc <nRF24_Init+0xa0>)
 80036d4:	f003 fb28 	bl	8006d28 <HAL_GPIO_WritePin>
}
 80036d8:	bf00      	nop
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	40010800 	.word	0x40010800

080036e0 <nRF24_Check>:

// Check if the nRF24L01 present
// return:
//   1 - nRF24L01 is online and responding
//   0 - received sequence differs from original
uint8_t nRF24_Check(void) {
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b084      	sub	sp, #16
 80036e4:	af00      	add	r7, sp, #0
	uint8_t rxbuf[5];
	uint8_t i;
	uint8_t *ptr = (uint8_t *)nRF24_TEST_ADDR;
 80036e6:	4b14      	ldr	r3, [pc, #80]	; (8003738 <nRF24_Check+0x58>)
 80036e8:	60bb      	str	r3, [r7, #8]

	// Write test TX address and read TX_ADDR register
	nRF24_WriteMBReg(nRF24_CMD_W_REGISTER | nRF24_REG_TX_ADDR, ptr, 5);
 80036ea:	2205      	movs	r2, #5
 80036ec:	68b9      	ldr	r1, [r7, #8]
 80036ee:	2030      	movs	r0, #48	; 0x30
 80036f0:	f7ff ff78 	bl	80035e4 <nRF24_WriteMBReg>
	nRF24_ReadMBReg(nRF24_CMD_R_REGISTER | nRF24_REG_TX_ADDR, rxbuf, 5);
 80036f4:	463b      	mov	r3, r7
 80036f6:	2205      	movs	r2, #5
 80036f8:	4619      	mov	r1, r3
 80036fa:	2010      	movs	r0, #16
 80036fc:	f7ff ff46 	bl	800358c <nRF24_ReadMBReg>

	// Compare buffers, return error on first mismatch
	for (i = 0; i < 5; i++) {
 8003700:	2300      	movs	r3, #0
 8003702:	73fb      	strb	r3, [r7, #15]
 8003704:	e010      	b.n	8003728 <nRF24_Check+0x48>
		if (rxbuf[i] != *ptr++) return 0;
 8003706:	7bfb      	ldrb	r3, [r7, #15]
 8003708:	f107 0210 	add.w	r2, r7, #16
 800370c:	4413      	add	r3, r2
 800370e:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	1c59      	adds	r1, r3, #1
 8003716:	60b9      	str	r1, [r7, #8]
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	429a      	cmp	r2, r3
 800371c:	d001      	beq.n	8003722 <nRF24_Check+0x42>
 800371e:	2300      	movs	r3, #0
 8003720:	e006      	b.n	8003730 <nRF24_Check+0x50>
	for (i = 0; i < 5; i++) {
 8003722:	7bfb      	ldrb	r3, [r7, #15]
 8003724:	3301      	adds	r3, #1
 8003726:	73fb      	strb	r3, [r7, #15]
 8003728:	7bfb      	ldrb	r3, [r7, #15]
 800372a:	2b04      	cmp	r3, #4
 800372c:	d9eb      	bls.n	8003706 <nRF24_Check+0x26>
	}

	return 1;
 800372e:	2301      	movs	r3, #1
}
 8003730:	4618      	mov	r0, r3
 8003732:	3710      	adds	r7, #16
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	0800d348 	.word	0x0800d348

0800373c <nRF24_SetPowerMode>:

// Control transceiver power mode
// input:
//   mode - new state of power mode, one of nRF24_PWR_xx values
void nRF24_SetPowerMode(uint8_t mode) {
 800373c:	b580      	push	{r7, lr}
 800373e:	b084      	sub	sp, #16
 8003740:	af00      	add	r7, sp, #0
 8003742:	4603      	mov	r3, r0
 8003744:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 8003746:	2000      	movs	r0, #0
 8003748:	f7ff feba 	bl	80034c0 <nRF24_ReadReg>
 800374c:	4603      	mov	r3, r0
 800374e:	73fb      	strb	r3, [r7, #15]
	if (mode == nRF24_PWR_UP) {
 8003750:	79fb      	ldrb	r3, [r7, #7]
 8003752:	2b02      	cmp	r3, #2
 8003754:	d104      	bne.n	8003760 <nRF24_SetPowerMode+0x24>
		// Set the PWR_UP bit of CONFIG register to wake the transceiver
		// It goes into Stanby-I mode with consumption about 26uA
		reg |= nRF24_CONFIG_PWR_UP;
 8003756:	7bfb      	ldrb	r3, [r7, #15]
 8003758:	f043 0302 	orr.w	r3, r3, #2
 800375c:	73fb      	strb	r3, [r7, #15]
 800375e:	e003      	b.n	8003768 <nRF24_SetPowerMode+0x2c>
	} else {
		// Clear the PWR_UP bit of CONFIG register to put the transceiver
		// into power down mode with consumption about 900nA
		reg &= ~nRF24_CONFIG_PWR_UP;
 8003760:	7bfb      	ldrb	r3, [r7, #15]
 8003762:	f023 0302 	bic.w	r3, r3, #2
 8003766:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8003768:	7bfb      	ldrb	r3, [r7, #15]
 800376a:	4619      	mov	r1, r3
 800376c:	2000      	movs	r0, #0
 800376e:	f7ff fecb 	bl	8003508 <nRF24_WriteReg>
}
 8003772:	bf00      	nop
 8003774:	3710      	adds	r7, #16
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}

0800377a <nRF24_SetOperationalMode>:

// Set transceiver operational mode
// input:
//   mode - operational mode, one of nRF24_MODE_xx values
void nRF24_SetOperationalMode(uint8_t mode) {
 800377a:	b580      	push	{r7, lr}
 800377c:	b084      	sub	sp, #16
 800377e:	af00      	add	r7, sp, #0
 8003780:	4603      	mov	r3, r0
 8003782:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure PRIM_RX bit of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 8003784:	2000      	movs	r0, #0
 8003786:	f7ff fe9b 	bl	80034c0 <nRF24_ReadReg>
 800378a:	4603      	mov	r3, r0
 800378c:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_CONFIG_PRIM_RX;
 800378e:	7bfb      	ldrb	r3, [r7, #15]
 8003790:	f023 0301 	bic.w	r3, r3, #1
 8003794:	73fb      	strb	r3, [r7, #15]
	reg |= (mode & nRF24_CONFIG_PRIM_RX);
 8003796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800379a:	f003 0301 	and.w	r3, r3, #1
 800379e:	b25a      	sxtb	r2, r3
 80037a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	b25b      	sxtb	r3, r3
 80037a8:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 80037aa:	7bfb      	ldrb	r3, [r7, #15]
 80037ac:	4619      	mov	r1, r3
 80037ae:	2000      	movs	r0, #0
 80037b0:	f7ff feaa 	bl	8003508 <nRF24_WriteReg>
}
 80037b4:	bf00      	nop
 80037b6:	3710      	adds	r7, #16
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}

080037bc <nRF24_SetCRCScheme>:
// Configure transceiver CRC scheme
// input:
//   scheme - CRC scheme, one of nRF24_CRC_xx values
// note: transceiver will forcibly turn on the CRC in case if auto acknowledgment
//       enabled for at least one RX pipe
void nRF24_SetCRCScheme(uint8_t scheme) {
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	4603      	mov	r3, r0
 80037c4:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure EN_CRC[3] and CRCO[2] bits of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 80037c6:	2000      	movs	r0, #0
 80037c8:	f7ff fe7a 	bl	80034c0 <nRF24_ReadReg>
 80037cc:	4603      	mov	r3, r0
 80037ce:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_CRC;
 80037d0:	7bfb      	ldrb	r3, [r7, #15]
 80037d2:	f023 030c 	bic.w	r3, r3, #12
 80037d6:	73fb      	strb	r3, [r7, #15]
	reg |= (scheme & nRF24_MASK_CRC);
 80037d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037dc:	f003 030c 	and.w	r3, r3, #12
 80037e0:	b25a      	sxtb	r2, r3
 80037e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	b25b      	sxtb	r3, r3
 80037ea:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 80037ec:	7bfb      	ldrb	r3, [r7, #15]
 80037ee:	4619      	mov	r1, r3
 80037f0:	2000      	movs	r0, #0
 80037f2:	f7ff fe89 	bl	8003508 <nRF24_WriteReg>
}
 80037f6:	bf00      	nop
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <nRF24_SetRFChannel>:
// Set frequency channel
// input:
//   channel - radio frequency channel, value from 0 to 127
// note: frequency will be (2400 + channel)MHz
// note: PLOS_CNT[7:4] bits of the OBSERVER_TX register will be reset
void nRF24_SetRFChannel(uint8_t channel) {
 80037fe:	b580      	push	{r7, lr}
 8003800:	b082      	sub	sp, #8
 8003802:	af00      	add	r7, sp, #0
 8003804:	4603      	mov	r3, r0
 8003806:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_RF_CH, channel);
 8003808:	79fb      	ldrb	r3, [r7, #7]
 800380a:	4619      	mov	r1, r3
 800380c:	2005      	movs	r0, #5
 800380e:	f7ff fe7b 	bl	8003508 <nRF24_WriteReg>
}
 8003812:	bf00      	nop
 8003814:	3708      	adds	r7, #8
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <nRF24_SetAddrWidth>:

// Set of address widths
// input:
//   addr_width - RX/TX address field width, value from 3 to 5
// note: this setting is common for all pipes
void nRF24_SetAddrWidth(uint8_t addr_width) {
 800381a:	b580      	push	{r7, lr}
 800381c:	b082      	sub	sp, #8
 800381e:	af00      	add	r7, sp, #0
 8003820:	4603      	mov	r3, r0
 8003822:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_SETUP_AW, addr_width - 2);
 8003824:	79fb      	ldrb	r3, [r7, #7]
 8003826:	3b02      	subs	r3, #2
 8003828:	b2db      	uxtb	r3, r3
 800382a:	4619      	mov	r1, r3
 800382c:	2003      	movs	r0, #3
 800382e:	f7ff fe6b 	bl	8003508 <nRF24_WriteReg>
}
 8003832:	bf00      	nop
 8003834:	3708      	adds	r7, #8
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
	...

0800383c <nRF24_SetAddr>:
// note: buffer length must be equal to current address width of transceiver
// note: for pipes[2..5] only first byte of address will be written because
//       other bytes of address equals to pipe1
// note: for pipes[2..5] only first byte of address will be written because
//       pipes 1-5 share the four most significant address bytes
void nRF24_SetAddr(uint8_t pipe, const uint8_t *addr) {
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	4603      	mov	r3, r0
 8003844:	6039      	str	r1, [r7, #0]
 8003846:	71fb      	strb	r3, [r7, #7]
	uint8_t addr_width;

	// RX_ADDR_Px register
	switch (pipe) {
 8003848:	79fb      	ldrb	r3, [r7, #7]
 800384a:	2b06      	cmp	r3, #6
 800384c:	d846      	bhi.n	80038dc <nRF24_SetAddr+0xa0>
 800384e:	a201      	add	r2, pc, #4	; (adr r2, 8003854 <nRF24_SetAddr+0x18>)
 8003850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003854:	08003871 	.word	0x08003871
 8003858:	08003871 	.word	0x08003871
 800385c:	080038c9 	.word	0x080038c9
 8003860:	080038c9 	.word	0x080038c9
 8003864:	080038c9 	.word	0x080038c9
 8003868:	080038c9 	.word	0x080038c9
 800386c:	08003871 	.word	0x08003871
		case nRF24_PIPETX:
		case nRF24_PIPE0:
		case nRF24_PIPE1:
			// Get address width
			addr_width = nRF24_ReadReg(nRF24_REG_SETUP_AW) + 1;
 8003870:	2003      	movs	r0, #3
 8003872:	f7ff fe25 	bl	80034c0 <nRF24_ReadReg>
 8003876:	4603      	mov	r3, r0
 8003878:	3301      	adds	r3, #1
 800387a:	73fb      	strb	r3, [r7, #15]
			// Write address in reverse order (LSByte first)
			addr += addr_width;
 800387c:	7bfb      	ldrb	r3, [r7, #15]
 800387e:	683a      	ldr	r2, [r7, #0]
 8003880:	4413      	add	r3, r2
 8003882:	603b      	str	r3, [r7, #0]
			nRF24_CSN_L();
 8003884:	2200      	movs	r2, #0
 8003886:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800388a:	4817      	ldr	r0, [pc, #92]	; (80038e8 <nRF24_SetAddr+0xac>)
 800388c:	f003 fa4c 	bl	8006d28 <HAL_GPIO_WritePin>
			nRF24_LL_RW(nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 8003890:	79fb      	ldrb	r3, [r7, #7]
 8003892:	4a16      	ldr	r2, [pc, #88]	; (80038ec <nRF24_SetAddr+0xb0>)
 8003894:	5cd3      	ldrb	r3, [r2, r3]
 8003896:	f043 0320 	orr.w	r3, r3, #32
 800389a:	b2db      	uxtb	r3, r3
 800389c:	4618      	mov	r0, r3
 800389e:	f7ff fde9 	bl	8003474 <nRF24_LL_RW>
			do {
				nRF24_LL_RW(*addr--);
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	1e5a      	subs	r2, r3, #1
 80038a6:	603a      	str	r2, [r7, #0]
 80038a8:	781b      	ldrb	r3, [r3, #0]
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7ff fde2 	bl	8003474 <nRF24_LL_RW>
			} while (addr_width--);
 80038b0:	7bfb      	ldrb	r3, [r7, #15]
 80038b2:	1e5a      	subs	r2, r3, #1
 80038b4:	73fa      	strb	r2, [r7, #15]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d1f3      	bne.n	80038a2 <nRF24_SetAddr+0x66>
			nRF24_CSN_H();
 80038ba:	2201      	movs	r2, #1
 80038bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80038c0:	4809      	ldr	r0, [pc, #36]	; (80038e8 <nRF24_SetAddr+0xac>)
 80038c2:	f003 fa31 	bl	8006d28 <HAL_GPIO_WritePin>
			break;
 80038c6:	e00a      	b.n	80038de <nRF24_SetAddr+0xa2>
		case nRF24_PIPE2:
		case nRF24_PIPE3:
		case nRF24_PIPE4:
		case nRF24_PIPE5:
			// Write address LSBbyte (only first byte from the addr buffer)
			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
 80038c8:	79fb      	ldrb	r3, [r7, #7]
 80038ca:	4a08      	ldr	r2, [pc, #32]	; (80038ec <nRF24_SetAddr+0xb0>)
 80038cc:	5cd2      	ldrb	r2, [r2, r3]
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	781b      	ldrb	r3, [r3, #0]
 80038d2:	4619      	mov	r1, r3
 80038d4:	4610      	mov	r0, r2
 80038d6:	f7ff fe17 	bl	8003508 <nRF24_WriteReg>
			break;
 80038da:	e000      	b.n	80038de <nRF24_SetAddr+0xa2>
		default:
			// Incorrect pipe number -> do nothing
			break;
 80038dc:	bf00      	nop
	}
}
 80038de:	bf00      	nop
 80038e0:	3710      	adds	r7, #16
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	40010800 	.word	0x40010800
 80038ec:	0800db10 	.word	0x0800db10

080038f0 <nRF24_SetTXPower>:

// Configure RF output power in TX mode
// input:
//   tx_pwr - RF output power, one of nRF24_TXPWR_xx values
void nRF24_SetTXPower(uint8_t tx_pwr) {
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b084      	sub	sp, #16
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	4603      	mov	r3, r0
 80038f8:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_PWR[2:1] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 80038fa:	2006      	movs	r0, #6
 80038fc:	f7ff fde0 	bl	80034c0 <nRF24_ReadReg>
 8003900:	4603      	mov	r3, r0
 8003902:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_RF_PWR;
 8003904:	7bfb      	ldrb	r3, [r7, #15]
 8003906:	f023 0306 	bic.w	r3, r3, #6
 800390a:	73fb      	strb	r3, [r7, #15]
	reg |= tx_pwr;
 800390c:	7bfa      	ldrb	r2, [r7, #15]
 800390e:	79fb      	ldrb	r3, [r7, #7]
 8003910:	4313      	orrs	r3, r2
 8003912:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 8003914:	7bfb      	ldrb	r3, [r7, #15]
 8003916:	4619      	mov	r1, r3
 8003918:	2006      	movs	r0, #6
 800391a:	f7ff fdf5 	bl	8003508 <nRF24_WriteReg>
}
 800391e:	bf00      	nop
 8003920:	3710      	adds	r7, #16
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}

08003926 <nRF24_SetDataRate>:

// Configure transceiver data rate
// input:
//   data_rate - data rate, one of nRF24_DR_xx values
void nRF24_SetDataRate(uint8_t data_rate) {
 8003926:	b580      	push	{r7, lr}
 8003928:	b084      	sub	sp, #16
 800392a:	af00      	add	r7, sp, #0
 800392c:	4603      	mov	r3, r0
 800392e:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_DR_LOW[5] and RF_DR_HIGH[3] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8003930:	2006      	movs	r0, #6
 8003932:	f7ff fdc5 	bl	80034c0 <nRF24_ReadReg>
 8003936:	4603      	mov	r3, r0
 8003938:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_DATARATE;
 800393a:	7bfb      	ldrb	r3, [r7, #15]
 800393c:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8003940:	73fb      	strb	r3, [r7, #15]
	reg |= data_rate;
 8003942:	7bfa      	ldrb	r2, [r7, #15]
 8003944:	79fb      	ldrb	r3, [r7, #7]
 8003946:	4313      	orrs	r3, r2
 8003948:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 800394a:	7bfb      	ldrb	r3, [r7, #15]
 800394c:	4619      	mov	r1, r3
 800394e:	2006      	movs	r0, #6
 8003950:	f7ff fdda 	bl	8003508 <nRF24_WriteReg>
}
 8003954:	bf00      	nop
 8003956:	3710      	adds	r7, #16
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}

0800395c <nRF24_SetRXPipe>:
// Configure a specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
//   aa_state - state of auto acknowledgment, one of nRF24_AA_xx values
//   payload_len - payload length in bytes
void nRF24_SetRXPipe(uint8_t pipe, uint8_t aa_state, uint8_t payload_len) {
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	4603      	mov	r3, r0
 8003964:	71fb      	strb	r3, [r7, #7]
 8003966:	460b      	mov	r3, r1
 8003968:	71bb      	strb	r3, [r7, #6]
 800396a:	4613      	mov	r3, r2
 800396c:	717b      	strb	r3, [r7, #5]
	uint8_t reg;

	// Enable the specified pipe (EN_RXADDR register)
	reg = (nRF24_ReadReg(nRF24_REG_EN_RXADDR) | (1 << pipe)) & nRF24_MASK_EN_RX;
 800396e:	2002      	movs	r0, #2
 8003970:	f7ff fda6 	bl	80034c0 <nRF24_ReadReg>
 8003974:	4603      	mov	r3, r0
 8003976:	b25a      	sxtb	r2, r3
 8003978:	79fb      	ldrb	r3, [r7, #7]
 800397a:	2101      	movs	r1, #1
 800397c:	fa01 f303 	lsl.w	r3, r1, r3
 8003980:	b25b      	sxtb	r3, r3
 8003982:	4313      	orrs	r3, r2
 8003984:	b25b      	sxtb	r3, r3
 8003986:	b2db      	uxtb	r3, r3
 8003988:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800398c:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, reg);
 800398e:	7bfb      	ldrb	r3, [r7, #15]
 8003990:	4619      	mov	r1, r3
 8003992:	2002      	movs	r0, #2
 8003994:	f7ff fdb8 	bl	8003508 <nRF24_WriteReg>

	// Set RX payload length (RX_PW_Px register)
	nRF24_WriteReg(nRF24_RX_PW_PIPE[pipe], payload_len & nRF24_MASK_RX_PW);
 8003998:	79fb      	ldrb	r3, [r7, #7]
 800399a:	4a19      	ldr	r2, [pc, #100]	; (8003a00 <nRF24_SetRXPipe+0xa4>)
 800399c:	5cd2      	ldrb	r2, [r2, r3]
 800399e:	797b      	ldrb	r3, [r7, #5]
 80039a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	4619      	mov	r1, r3
 80039a8:	4610      	mov	r0, r2
 80039aa:	f7ff fdad 	bl	8003508 <nRF24_WriteReg>

	// Set auto acknowledgment for a specified pipe (EN_AA register)
	reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 80039ae:	2001      	movs	r0, #1
 80039b0:	f7ff fd86 	bl	80034c0 <nRF24_ReadReg>
 80039b4:	4603      	mov	r3, r0
 80039b6:	73fb      	strb	r3, [r7, #15]
	if (aa_state == nRF24_AA_ON) {
 80039b8:	79bb      	ldrb	r3, [r7, #6]
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d10a      	bne.n	80039d4 <nRF24_SetRXPipe+0x78>
		reg |=  (1 << pipe);
 80039be:	79fb      	ldrb	r3, [r7, #7]
 80039c0:	2201      	movs	r2, #1
 80039c2:	fa02 f303 	lsl.w	r3, r2, r3
 80039c6:	b25a      	sxtb	r2, r3
 80039c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	b25b      	sxtb	r3, r3
 80039d0:	73fb      	strb	r3, [r7, #15]
 80039d2:	e00b      	b.n	80039ec <nRF24_SetRXPipe+0x90>
	} else {
		reg &= ~(1 << pipe);
 80039d4:	79fb      	ldrb	r3, [r7, #7]
 80039d6:	2201      	movs	r2, #1
 80039d8:	fa02 f303 	lsl.w	r3, r2, r3
 80039dc:	b25b      	sxtb	r3, r3
 80039de:	43db      	mvns	r3, r3
 80039e0:	b25a      	sxtb	r2, r3
 80039e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039e6:	4013      	ands	r3, r2
 80039e8:	b25b      	sxtb	r3, r3
 80039ea:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 80039ec:	7bfb      	ldrb	r3, [r7, #15]
 80039ee:	4619      	mov	r1, r3
 80039f0:	2001      	movs	r0, #1
 80039f2:	f7ff fd89 	bl	8003508 <nRF24_WriteReg>
}
 80039f6:	bf00      	nop
 80039f8:	3710      	adds	r7, #16
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	0800db08 	.word	0x0800db08

08003a04 <nRF24_DisableAA>:
}

// Disable the auto retransmit (a.k.a. enhanced ShockBurst) for one or all RX pipes
// input:
//   pipe - number of the RX pipe, value from 0 to 5, any other value will disable AA for all RX pipes
void nRF24_DisableAA(uint8_t pipe) {
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b084      	sub	sp, #16
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	if (pipe > 5) {
 8003a0e:	79fb      	ldrb	r3, [r7, #7]
 8003a10:	2b05      	cmp	r3, #5
 8003a12:	d904      	bls.n	8003a1e <nRF24_DisableAA+0x1a>
		// Disable Auto-ACK for ALL pipes
		nRF24_WriteReg(nRF24_REG_EN_AA, 0x00);
 8003a14:	2100      	movs	r1, #0
 8003a16:	2001      	movs	r0, #1
 8003a18:	f7ff fd76 	bl	8003508 <nRF24_WriteReg>
		// Clear bit in the EN_AA register
		reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
		reg &= ~(1 << pipe);
		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
	}
}
 8003a1c:	e015      	b.n	8003a4a <nRF24_DisableAA+0x46>
		reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
 8003a1e:	2001      	movs	r0, #1
 8003a20:	f7ff fd4e 	bl	80034c0 <nRF24_ReadReg>
 8003a24:	4603      	mov	r3, r0
 8003a26:	73fb      	strb	r3, [r7, #15]
		reg &= ~(1 << pipe);
 8003a28:	79fb      	ldrb	r3, [r7, #7]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a30:	b25b      	sxtb	r3, r3
 8003a32:	43db      	mvns	r3, r3
 8003a34:	b25a      	sxtb	r2, r3
 8003a36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	b25b      	sxtb	r3, r3
 8003a3e:	73fb      	strb	r3, [r7, #15]
		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 8003a40:	7bfb      	ldrb	r3, [r7, #15]
 8003a42:	4619      	mov	r1, r3
 8003a44:	2001      	movs	r0, #1
 8003a46:	f7ff fd5f 	bl	8003508 <nRF24_WriteReg>
}
 8003a4a:	bf00      	nop
 8003a4c:	3710      	adds	r7, #16
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}

08003a52 <nRF24_GetStatus>:

// Get value of the STATUS register
// return: value of STATUS register
uint8_t nRF24_GetStatus(void) {
 8003a52:	b580      	push	{r7, lr}
 8003a54:	af00      	add	r7, sp, #0
	return nRF24_ReadReg(nRF24_REG_STATUS);
 8003a56:	2007      	movs	r0, #7
 8003a58:	f7ff fd32 	bl	80034c0 <nRF24_ReadReg>
 8003a5c:	4603      	mov	r3, r0
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	bd80      	pop	{r7, pc}

08003a62 <nRF24_GetStatus_RXFIFO>:
	return (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_STATUS_IRQ);
}

// Get status of the RX FIFO
// return: one of the nRF24_STATUS_RXFIFO_xx values
uint8_t nRF24_GetStatus_RXFIFO(void) {
 8003a62:	b580      	push	{r7, lr}
 8003a64:	af00      	add	r7, sp, #0
	return (nRF24_ReadReg(nRF24_REG_FIFO_STATUS) & nRF24_MASK_RXFIFO);
 8003a66:	2017      	movs	r0, #23
 8003a68:	f7ff fd2a 	bl	80034c0 <nRF24_ReadReg>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	f003 0303 	and.w	r3, r3, #3
 8003a72:	b2db      	uxtb	r3, r3
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	bd80      	pop	{r7, pc}

08003a78 <nRF24_FlushTX>:
	reg = nRF24_ReadReg(nRF24_REG_RF_CH);
	nRF24_WriteReg(nRF24_REG_RF_CH, reg);
}

// Flush the TX FIFO
void nRF24_FlushTX(void) {
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 8003a7c:	21ff      	movs	r1, #255	; 0xff
 8003a7e:	20e1      	movs	r0, #225	; 0xe1
 8003a80:	f7ff fd42 	bl	8003508 <nRF24_WriteReg>
}
 8003a84:	bf00      	nop
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <nRF24_FlushRX>:

// Flush the RX FIFO
void nRF24_FlushRX(void) {
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
 8003a8c:	21ff      	movs	r1, #255	; 0xff
 8003a8e:	20e2      	movs	r0, #226	; 0xe2
 8003a90:	f7ff fd3a 	bl	8003508 <nRF24_WriteReg>
}
 8003a94:	bf00      	nop
 8003a96:	bd80      	pop	{r7, pc}

08003a98 <nRF24_ClearIRQFlags>:

// Clear any pending IRQ flags
void nRF24_ClearIRQFlags(void) {
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b082      	sub	sp, #8
 8003a9c:	af00      	add	r7, sp, #0
	uint8_t reg;

	// Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register
	reg  = nRF24_ReadReg(nRF24_REG_STATUS);
 8003a9e:	2007      	movs	r0, #7
 8003aa0:	f7ff fd0e 	bl	80034c0 <nRF24_ReadReg>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	71fb      	strb	r3, [r7, #7]
	reg |= nRF24_MASK_STATUS_IRQ;
 8003aa8:	79fb      	ldrb	r3, [r7, #7]
 8003aaa:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003aae:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_STATUS, reg);
 8003ab0:	79fb      	ldrb	r3, [r7, #7]
 8003ab2:	4619      	mov	r1, r3
 8003ab4:	2007      	movs	r0, #7
 8003ab6:	f7ff fd27 	bl	8003508 <nRF24_WriteReg>
}
 8003aba:	bf00      	nop
 8003abc:	3708      	adds	r7, #8
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}

08003ac2 <nRF24_WritePayload>:

// Write TX payload
// input:
//   pBuf - pointer to the buffer with payload data
//   length - payload length in bytes
void nRF24_WritePayload(uint8_t *pBuf, uint8_t length) {
 8003ac2:	b580      	push	{r7, lr}
 8003ac4:	b082      	sub	sp, #8
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
 8003aca:	460b      	mov	r3, r1
 8003acc:	70fb      	strb	r3, [r7, #3]
	nRF24_WriteMBReg(nRF24_CMD_W_TX_PAYLOAD, pBuf, length);
 8003ace:	78fb      	ldrb	r3, [r7, #3]
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	6879      	ldr	r1, [r7, #4]
 8003ad4:	20a0      	movs	r0, #160	; 0xa0
 8003ad6:	f7ff fd85 	bl	80035e4 <nRF24_WriteMBReg>
}
 8003ada:	bf00      	nop
 8003adc:	3708      	adds	r7, #8
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
	...

08003ae4 <nRF24_ReadPayload>:
//   pBuf - pointer to the buffer to store a payload data
//   length - pointer to variable to store a payload length
// return: one of nRF24_RX_xx values
//   nRF24_RX_PIPEX - packet has been received from the pipe number X
//   nRF24_RX_EMPTY - the RX FIFO is empty
nRF24_RXResult nRF24_ReadPayload(uint8_t *pBuf, uint8_t *length) {
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	6039      	str	r1, [r7, #0]
	uint8_t pipe;

	// Extract a payload pipe number from the STATUS register
	pipe = (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_RX_P_NO) >> 1;
 8003aee:	2007      	movs	r0, #7
 8003af0:	f7ff fce6 	bl	80034c0 <nRF24_ReadReg>
 8003af4:	4603      	mov	r3, r0
 8003af6:	105b      	asrs	r3, r3, #1
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	f003 0307 	and.w	r3, r3, #7
 8003afe:	73fb      	strb	r3, [r7, #15]

	// RX FIFO empty?
	if (pipe < 6) {
 8003b00:	7bfb      	ldrb	r3, [r7, #15]
 8003b02:	2b05      	cmp	r3, #5
 8003b04:	d816      	bhi.n	8003b34 <nRF24_ReadPayload+0x50>
		// Get payload length
		*length = nRF24_ReadReg(nRF24_RX_PW_PIPE[pipe]);
 8003b06:	7bfb      	ldrb	r3, [r7, #15]
 8003b08:	4a0e      	ldr	r2, [pc, #56]	; (8003b44 <nRF24_ReadPayload+0x60>)
 8003b0a:	5cd3      	ldrb	r3, [r2, r3]
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f7ff fcd7 	bl	80034c0 <nRF24_ReadReg>
 8003b12:	4603      	mov	r3, r0
 8003b14:	461a      	mov	r2, r3
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	701a      	strb	r2, [r3, #0]

		// Read a payload from the RX FIFO
		if (*length) {
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	781b      	ldrb	r3, [r3, #0]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d006      	beq.n	8003b30 <nRF24_ReadPayload+0x4c>
			nRF24_ReadMBReg(nRF24_CMD_R_RX_PAYLOAD, pBuf, *length);
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	781b      	ldrb	r3, [r3, #0]
 8003b26:	461a      	mov	r2, r3
 8003b28:	6879      	ldr	r1, [r7, #4]
 8003b2a:	2061      	movs	r0, #97	; 0x61
 8003b2c:	f7ff fd2e 	bl	800358c <nRF24_ReadMBReg>
		}

		return ((nRF24_RXResult)pipe);
 8003b30:	7bfb      	ldrb	r3, [r7, #15]
 8003b32:	e003      	b.n	8003b3c <nRF24_ReadPayload+0x58>
	}

	// The RX FIFO is empty
	*length = 0;
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	2200      	movs	r2, #0
 8003b38:	701a      	strb	r2, [r3, #0]

	return nRF24_RX_EMPTY;
 8003b3a:	23ff      	movs	r3, #255	; 0xff
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3710      	adds	r7, #16
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	0800db08 	.word	0x0800db08

08003b48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b085      	sub	sp, #20
 8003b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003b4e:	4b15      	ldr	r3, [pc, #84]	; (8003ba4 <HAL_MspInit+0x5c>)
 8003b50:	699b      	ldr	r3, [r3, #24]
 8003b52:	4a14      	ldr	r2, [pc, #80]	; (8003ba4 <HAL_MspInit+0x5c>)
 8003b54:	f043 0301 	orr.w	r3, r3, #1
 8003b58:	6193      	str	r3, [r2, #24]
 8003b5a:	4b12      	ldr	r3, [pc, #72]	; (8003ba4 <HAL_MspInit+0x5c>)
 8003b5c:	699b      	ldr	r3, [r3, #24]
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	60bb      	str	r3, [r7, #8]
 8003b64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b66:	4b0f      	ldr	r3, [pc, #60]	; (8003ba4 <HAL_MspInit+0x5c>)
 8003b68:	69db      	ldr	r3, [r3, #28]
 8003b6a:	4a0e      	ldr	r2, [pc, #56]	; (8003ba4 <HAL_MspInit+0x5c>)
 8003b6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b70:	61d3      	str	r3, [r2, #28]
 8003b72:	4b0c      	ldr	r3, [pc, #48]	; (8003ba4 <HAL_MspInit+0x5c>)
 8003b74:	69db      	ldr	r3, [r3, #28]
 8003b76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b7a:	607b      	str	r3, [r7, #4]
 8003b7c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003b7e:	4b0a      	ldr	r3, [pc, #40]	; (8003ba8 <HAL_MspInit+0x60>)
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	60fb      	str	r3, [r7, #12]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003b8a:	60fb      	str	r3, [r7, #12]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003b92:	60fb      	str	r3, [r7, #12]
 8003b94:	4a04      	ldr	r2, [pc, #16]	; (8003ba8 <HAL_MspInit+0x60>)
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b9a:	bf00      	nop
 8003b9c:	3714      	adds	r7, #20
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bc80      	pop	{r7}
 8003ba2:	4770      	bx	lr
 8003ba4:	40021000 	.word	0x40021000
 8003ba8:	40010000 	.word	0x40010000

08003bac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b088      	sub	sp, #32
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bb4:	f107 0310 	add.w	r3, r7, #16
 8003bb8:	2200      	movs	r2, #0
 8003bba:	601a      	str	r2, [r3, #0]
 8003bbc:	605a      	str	r2, [r3, #4]
 8003bbe:	609a      	str	r2, [r3, #8]
 8003bc0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a14      	ldr	r2, [pc, #80]	; (8003c18 <HAL_ADC_MspInit+0x6c>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d121      	bne.n	8003c10 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003bcc:	4b13      	ldr	r3, [pc, #76]	; (8003c1c <HAL_ADC_MspInit+0x70>)
 8003bce:	699b      	ldr	r3, [r3, #24]
 8003bd0:	4a12      	ldr	r2, [pc, #72]	; (8003c1c <HAL_ADC_MspInit+0x70>)
 8003bd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003bd6:	6193      	str	r3, [r2, #24]
 8003bd8:	4b10      	ldr	r3, [pc, #64]	; (8003c1c <HAL_ADC_MspInit+0x70>)
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003be0:	60fb      	str	r3, [r7, #12]
 8003be2:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003be4:	4b0d      	ldr	r3, [pc, #52]	; (8003c1c <HAL_ADC_MspInit+0x70>)
 8003be6:	699b      	ldr	r3, [r3, #24]
 8003be8:	4a0c      	ldr	r2, [pc, #48]	; (8003c1c <HAL_ADC_MspInit+0x70>)
 8003bea:	f043 0304 	orr.w	r3, r3, #4
 8003bee:	6193      	str	r3, [r2, #24]
 8003bf0:	4b0a      	ldr	r3, [pc, #40]	; (8003c1c <HAL_ADC_MspInit+0x70>)
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	f003 0304 	and.w	r3, r3, #4
 8003bf8:	60bb      	str	r3, [r7, #8]
 8003bfa:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c00:	2303      	movs	r3, #3
 8003c02:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c04:	f107 0310 	add.w	r3, r7, #16
 8003c08:	4619      	mov	r1, r3
 8003c0a:	4805      	ldr	r0, [pc, #20]	; (8003c20 <HAL_ADC_MspInit+0x74>)
 8003c0c:	f002 ff32 	bl	8006a74 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003c10:	bf00      	nop
 8003c12:	3720      	adds	r7, #32
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	40012400 	.word	0x40012400
 8003c1c:	40021000 	.word	0x40021000
 8003c20:	40010800 	.word	0x40010800

08003c24 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b088      	sub	sp, #32
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c2c:	f107 0310 	add.w	r3, r7, #16
 8003c30:	2200      	movs	r2, #0
 8003c32:	601a      	str	r2, [r3, #0]
 8003c34:	605a      	str	r2, [r3, #4]
 8003c36:	609a      	str	r2, [r3, #8]
 8003c38:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a16      	ldr	r2, [pc, #88]	; (8003c98 <HAL_I2C_MspInit+0x74>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d124      	bne.n	8003c8e <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c44:	4b15      	ldr	r3, [pc, #84]	; (8003c9c <HAL_I2C_MspInit+0x78>)
 8003c46:	699b      	ldr	r3, [r3, #24]
 8003c48:	4a14      	ldr	r2, [pc, #80]	; (8003c9c <HAL_I2C_MspInit+0x78>)
 8003c4a:	f043 0308 	orr.w	r3, r3, #8
 8003c4e:	6193      	str	r3, [r2, #24]
 8003c50:	4b12      	ldr	r3, [pc, #72]	; (8003c9c <HAL_I2C_MspInit+0x78>)
 8003c52:	699b      	ldr	r3, [r3, #24]
 8003c54:	f003 0308 	and.w	r3, r3, #8
 8003c58:	60fb      	str	r3, [r7, #12]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003c5c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003c60:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c62:	2312      	movs	r3, #18
 8003c64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c66:	2303      	movs	r3, #3
 8003c68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c6a:	f107 0310 	add.w	r3, r7, #16
 8003c6e:	4619      	mov	r1, r3
 8003c70:	480b      	ldr	r0, [pc, #44]	; (8003ca0 <HAL_I2C_MspInit+0x7c>)
 8003c72:	f002 feff 	bl	8006a74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003c76:	4b09      	ldr	r3, [pc, #36]	; (8003c9c <HAL_I2C_MspInit+0x78>)
 8003c78:	69db      	ldr	r3, [r3, #28]
 8003c7a:	4a08      	ldr	r2, [pc, #32]	; (8003c9c <HAL_I2C_MspInit+0x78>)
 8003c7c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003c80:	61d3      	str	r3, [r2, #28]
 8003c82:	4b06      	ldr	r3, [pc, #24]	; (8003c9c <HAL_I2C_MspInit+0x78>)
 8003c84:	69db      	ldr	r3, [r3, #28]
 8003c86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c8a:	60bb      	str	r3, [r7, #8]
 8003c8c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003c8e:	bf00      	nop
 8003c90:	3720      	adds	r7, #32
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	bf00      	nop
 8003c98:	40005800 	.word	0x40005800
 8003c9c:	40021000 	.word	0x40021000
 8003ca0:	40010c00 	.word	0x40010c00

08003ca4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b088      	sub	sp, #32
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cac:	f107 0310 	add.w	r3, r7, #16
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	601a      	str	r2, [r3, #0]
 8003cb4:	605a      	str	r2, [r3, #4]
 8003cb6:	609a      	str	r2, [r3, #8]
 8003cb8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a1c      	ldr	r2, [pc, #112]	; (8003d30 <HAL_SPI_MspInit+0x8c>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d131      	bne.n	8003d28 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003cc4:	4b1b      	ldr	r3, [pc, #108]	; (8003d34 <HAL_SPI_MspInit+0x90>)
 8003cc6:	69db      	ldr	r3, [r3, #28]
 8003cc8:	4a1a      	ldr	r2, [pc, #104]	; (8003d34 <HAL_SPI_MspInit+0x90>)
 8003cca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003cce:	61d3      	str	r3, [r2, #28]
 8003cd0:	4b18      	ldr	r3, [pc, #96]	; (8003d34 <HAL_SPI_MspInit+0x90>)
 8003cd2:	69db      	ldr	r3, [r3, #28]
 8003cd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cd8:	60fb      	str	r3, [r7, #12]
 8003cda:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cdc:	4b15      	ldr	r3, [pc, #84]	; (8003d34 <HAL_SPI_MspInit+0x90>)
 8003cde:	699b      	ldr	r3, [r3, #24]
 8003ce0:	4a14      	ldr	r2, [pc, #80]	; (8003d34 <HAL_SPI_MspInit+0x90>)
 8003ce2:	f043 0308 	orr.w	r3, r3, #8
 8003ce6:	6193      	str	r3, [r2, #24]
 8003ce8:	4b12      	ldr	r3, [pc, #72]	; (8003d34 <HAL_SPI_MspInit+0x90>)
 8003cea:	699b      	ldr	r3, [r3, #24]
 8003cec:	f003 0308 	and.w	r3, r3, #8
 8003cf0:	60bb      	str	r3, [r7, #8]
 8003cf2:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8003cf4:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8003cf8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cfa:	2302      	movs	r3, #2
 8003cfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d02:	f107 0310 	add.w	r3, r7, #16
 8003d06:	4619      	mov	r1, r3
 8003d08:	480b      	ldr	r0, [pc, #44]	; (8003d38 <HAL_SPI_MspInit+0x94>)
 8003d0a:	f002 feb3 	bl	8006a74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003d0e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003d12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d14:	2300      	movs	r3, #0
 8003d16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d1c:	f107 0310 	add.w	r3, r7, #16
 8003d20:	4619      	mov	r1, r3
 8003d22:	4805      	ldr	r0, [pc, #20]	; (8003d38 <HAL_SPI_MspInit+0x94>)
 8003d24:	f002 fea6 	bl	8006a74 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003d28:	bf00      	nop
 8003d2a:	3720      	adds	r7, #32
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	40003800 	.word	0x40003800
 8003d34:	40021000 	.word	0x40021000
 8003d38:	40010c00 	.word	0x40010c00

08003d3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a16      	ldr	r2, [pc, #88]	; (8003da4 <HAL_TIM_Base_MspInit+0x68>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d10c      	bne.n	8003d68 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003d4e:	4b16      	ldr	r3, [pc, #88]	; (8003da8 <HAL_TIM_Base_MspInit+0x6c>)
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	4a15      	ldr	r2, [pc, #84]	; (8003da8 <HAL_TIM_Base_MspInit+0x6c>)
 8003d54:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003d58:	6193      	str	r3, [r2, #24]
 8003d5a:	4b13      	ldr	r3, [pc, #76]	; (8003da8 <HAL_TIM_Base_MspInit+0x6c>)
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d62:	60fb      	str	r3, [r7, #12]
 8003d64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003d66:	e018      	b.n	8003d9a <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d70:	d113      	bne.n	8003d9a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003d72:	4b0d      	ldr	r3, [pc, #52]	; (8003da8 <HAL_TIM_Base_MspInit+0x6c>)
 8003d74:	69db      	ldr	r3, [r3, #28]
 8003d76:	4a0c      	ldr	r2, [pc, #48]	; (8003da8 <HAL_TIM_Base_MspInit+0x6c>)
 8003d78:	f043 0301 	orr.w	r3, r3, #1
 8003d7c:	61d3      	str	r3, [r2, #28]
 8003d7e:	4b0a      	ldr	r3, [pc, #40]	; (8003da8 <HAL_TIM_Base_MspInit+0x6c>)
 8003d80:	69db      	ldr	r3, [r3, #28]
 8003d82:	f003 0301 	and.w	r3, r3, #1
 8003d86:	60bb      	str	r3, [r7, #8]
 8003d88:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	2101      	movs	r1, #1
 8003d8e:	201c      	movs	r0, #28
 8003d90:	f002 fc39 	bl	8006606 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003d94:	201c      	movs	r0, #28
 8003d96:	f002 fc52 	bl	800663e <HAL_NVIC_EnableIRQ>
}
 8003d9a:	bf00      	nop
 8003d9c:	3710      	adds	r7, #16
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	40012c00 	.word	0x40012c00
 8003da8:	40021000 	.word	0x40021000

08003dac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b088      	sub	sp, #32
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003db4:	f107 0310 	add.w	r3, r7, #16
 8003db8:	2200      	movs	r2, #0
 8003dba:	601a      	str	r2, [r3, #0]
 8003dbc:	605a      	str	r2, [r3, #4]
 8003dbe:	609a      	str	r2, [r3, #8]
 8003dc0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a10      	ldr	r2, [pc, #64]	; (8003e08 <HAL_TIM_MspPostInit+0x5c>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d118      	bne.n	8003dfe <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dcc:	4b0f      	ldr	r3, [pc, #60]	; (8003e0c <HAL_TIM_MspPostInit+0x60>)
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	4a0e      	ldr	r2, [pc, #56]	; (8003e0c <HAL_TIM_MspPostInit+0x60>)
 8003dd2:	f043 0304 	orr.w	r3, r3, #4
 8003dd6:	6193      	str	r3, [r2, #24]
 8003dd8:	4b0c      	ldr	r3, [pc, #48]	; (8003e0c <HAL_TIM_MspPostInit+0x60>)
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	f003 0304 	and.w	r3, r3, #4
 8003de0:	60fb      	str	r3, [r7, #12]
 8003de2:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8003de4:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8003de8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dea:	2302      	movs	r3, #2
 8003dec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dee:	2302      	movs	r3, #2
 8003df0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003df2:	f107 0310 	add.w	r3, r7, #16
 8003df6:	4619      	mov	r1, r3
 8003df8:	4805      	ldr	r0, [pc, #20]	; (8003e10 <HAL_TIM_MspPostInit+0x64>)
 8003dfa:	f002 fe3b 	bl	8006a74 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003dfe:	bf00      	nop
 8003e00:	3720      	adds	r7, #32
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	40012c00 	.word	0x40012c00
 8003e0c:	40021000 	.word	0x40021000
 8003e10:	40010800 	.word	0x40010800

08003e14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b08a      	sub	sp, #40	; 0x28
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e1c:	f107 0314 	add.w	r3, r7, #20
 8003e20:	2200      	movs	r2, #0
 8003e22:	601a      	str	r2, [r3, #0]
 8003e24:	605a      	str	r2, [r3, #4]
 8003e26:	609a      	str	r2, [r3, #8]
 8003e28:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a22      	ldr	r2, [pc, #136]	; (8003eb8 <HAL_UART_MspInit+0xa4>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d13d      	bne.n	8003eb0 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003e34:	4b21      	ldr	r3, [pc, #132]	; (8003ebc <HAL_UART_MspInit+0xa8>)
 8003e36:	699b      	ldr	r3, [r3, #24]
 8003e38:	4a20      	ldr	r2, [pc, #128]	; (8003ebc <HAL_UART_MspInit+0xa8>)
 8003e3a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e3e:	6193      	str	r3, [r2, #24]
 8003e40:	4b1e      	ldr	r3, [pc, #120]	; (8003ebc <HAL_UART_MspInit+0xa8>)
 8003e42:	699b      	ldr	r3, [r3, #24]
 8003e44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e48:	613b      	str	r3, [r7, #16]
 8003e4a:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e4c:	4b1b      	ldr	r3, [pc, #108]	; (8003ebc <HAL_UART_MspInit+0xa8>)
 8003e4e:	699b      	ldr	r3, [r3, #24]
 8003e50:	4a1a      	ldr	r2, [pc, #104]	; (8003ebc <HAL_UART_MspInit+0xa8>)
 8003e52:	f043 0308 	orr.w	r3, r3, #8
 8003e56:	6193      	str	r3, [r2, #24]
 8003e58:	4b18      	ldr	r3, [pc, #96]	; (8003ebc <HAL_UART_MspInit+0xa8>)
 8003e5a:	699b      	ldr	r3, [r3, #24]
 8003e5c:	f003 0308 	and.w	r3, r3, #8
 8003e60:	60fb      	str	r3, [r7, #12]
 8003e62:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003e64:	2340      	movs	r3, #64	; 0x40
 8003e66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e68:	2302      	movs	r3, #2
 8003e6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e70:	f107 0314 	add.w	r3, r7, #20
 8003e74:	4619      	mov	r1, r3
 8003e76:	4812      	ldr	r0, [pc, #72]	; (8003ec0 <HAL_UART_MspInit+0xac>)
 8003e78:	f002 fdfc 	bl	8006a74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003e7c:	2380      	movs	r3, #128	; 0x80
 8003e7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e80:	2300      	movs	r3, #0
 8003e82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e84:	2300      	movs	r3, #0
 8003e86:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e88:	f107 0314 	add.w	r3, r7, #20
 8003e8c:	4619      	mov	r1, r3
 8003e8e:	480c      	ldr	r0, [pc, #48]	; (8003ec0 <HAL_UART_MspInit+0xac>)
 8003e90:	f002 fdf0 	bl	8006a74 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8003e94:	4b0b      	ldr	r3, [pc, #44]	; (8003ec4 <HAL_UART_MspInit+0xb0>)
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	627b      	str	r3, [r7, #36]	; 0x24
 8003e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003ea0:	627b      	str	r3, [r7, #36]	; 0x24
 8003ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea4:	f043 0304 	orr.w	r3, r3, #4
 8003ea8:	627b      	str	r3, [r7, #36]	; 0x24
 8003eaa:	4a06      	ldr	r2, [pc, #24]	; (8003ec4 <HAL_UART_MspInit+0xb0>)
 8003eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eae:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003eb0:	bf00      	nop
 8003eb2:	3728      	adds	r7, #40	; 0x28
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	40013800 	.word	0x40013800
 8003ebc:	40021000 	.word	0x40021000
 8003ec0:	40010c00 	.word	0x40010c00
 8003ec4:	40010000 	.word	0x40010000

08003ec8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003ecc:	bf00      	nop
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bc80      	pop	{r7}
 8003ed2:	4770      	bx	lr

08003ed4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ed8:	e7fe      	b.n	8003ed8 <HardFault_Handler+0x4>

08003eda <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003eda:	b480      	push	{r7}
 8003edc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ede:	e7fe      	b.n	8003ede <MemManage_Handler+0x4>

08003ee0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ee4:	e7fe      	b.n	8003ee4 <BusFault_Handler+0x4>

08003ee6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ee6:	b480      	push	{r7}
 8003ee8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003eea:	e7fe      	b.n	8003eea <UsageFault_Handler+0x4>

08003eec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003eec:	b480      	push	{r7}
 8003eee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003ef0:	bf00      	nop
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bc80      	pop	{r7}
 8003ef6:	4770      	bx	lr

08003ef8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003efc:	bf00      	nop
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bc80      	pop	{r7}
 8003f02:	4770      	bx	lr

08003f04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f04:	b480      	push	{r7}
 8003f06:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f08:	bf00      	nop
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bc80      	pop	{r7}
 8003f0e:	4770      	bx	lr

08003f10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f14:	f001 fdb6 	bl	8005a84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f18:	bf00      	nop
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003f20:	2001      	movs	r0, #1
 8003f22:	f002 ff31 	bl	8006d88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  ///watch1++;
  MPU6050_GetFifoBytes(&hi2c2,MPU6050_ADDRESS,dataTEST,100);
 8003f26:	2364      	movs	r3, #100	; 0x64
 8003f28:	4a12      	ldr	r2, [pc, #72]	; (8003f74 <EXTI0_IRQHandler+0x58>)
 8003f2a:	21d0      	movs	r1, #208	; 0xd0
 8003f2c:	4812      	ldr	r0, [pc, #72]	; (8003f78 <EXTI0_IRQHandler+0x5c>)
 8003f2e:	f7fd fcae 	bl	800188e <MPU6050_GetFifoBytes>

  watch1=dataTEST[0];
 8003f32:	4b10      	ldr	r3, [pc, #64]	; (8003f74 <EXTI0_IRQHandler+0x58>)
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	461a      	mov	r2, r3
 8003f38:	4b10      	ldr	r3, [pc, #64]	; (8003f7c <EXTI0_IRQHandler+0x60>)
 8003f3a:	601a      	str	r2, [r3, #0]
  watch2=dataTEST[1];
 8003f3c:	4b0d      	ldr	r3, [pc, #52]	; (8003f74 <EXTI0_IRQHandler+0x58>)
 8003f3e:	785b      	ldrb	r3, [r3, #1]
 8003f40:	461a      	mov	r2, r3
 8003f42:	4b0f      	ldr	r3, [pc, #60]	; (8003f80 <EXTI0_IRQHandler+0x64>)
 8003f44:	601a      	str	r2, [r3, #0]
  watch3=dataTEST[2];
 8003f46:	4b0b      	ldr	r3, [pc, #44]	; (8003f74 <EXTI0_IRQHandler+0x58>)
 8003f48:	789b      	ldrb	r3, [r3, #2]
 8003f4a:	461a      	mov	r2, r3
 8003f4c:	4b0d      	ldr	r3, [pc, #52]	; (8003f84 <EXTI0_IRQHandler+0x68>)
 8003f4e:	601a      	str	r2, [r3, #0]
  watch4=dataTEST[3];
 8003f50:	4b08      	ldr	r3, [pc, #32]	; (8003f74 <EXTI0_IRQHandler+0x58>)
 8003f52:	78db      	ldrb	r3, [r3, #3]
 8003f54:	461a      	mov	r2, r3
 8003f56:	4b0c      	ldr	r3, [pc, #48]	; (8003f88 <EXTI0_IRQHandler+0x6c>)
 8003f58:	601a      	str	r2, [r3, #0]
  watch5=dataTEST[4];
 8003f5a:	4b06      	ldr	r3, [pc, #24]	; (8003f74 <EXTI0_IRQHandler+0x58>)
 8003f5c:	791b      	ldrb	r3, [r3, #4]
 8003f5e:	461a      	mov	r2, r3
 8003f60:	4b0a      	ldr	r3, [pc, #40]	; (8003f8c <EXTI0_IRQHandler+0x70>)
 8003f62:	601a      	str	r2, [r3, #0]
  watch6=dataTEST[5];
 8003f64:	4b03      	ldr	r3, [pc, #12]	; (8003f74 <EXTI0_IRQHandler+0x58>)
 8003f66:	795b      	ldrb	r3, [r3, #5]
 8003f68:	461a      	mov	r2, r3
 8003f6a:	4b09      	ldr	r3, [pc, #36]	; (8003f90 <EXTI0_IRQHandler+0x74>)
 8003f6c:	601a      	str	r2, [r3, #0]
  //MPU6050_ResetFIFO(&hi2c2,MPU6050_ADDRESS); //reset FIFO
  //MPU6050_GetIntStatus(&hi2c2,MPU6050_ADDRESS); //ko preberes se pobrise, ce 2x beres je drugic 0, prvic je 3


  /* USER CODE END EXTI0_IRQn 1 */
}
 8003f6e:	bf00      	nop
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	200007c8 	.word	0x200007c8
 8003f78:	200002ec 	.word	0x200002ec
 8003f7c:	2000041c 	.word	0x2000041c
 8003f80:	2000040c 	.word	0x2000040c
 8003f84:	20000590 	.word	0x20000590
 8003f88:	20000410 	.word	0x20000410
 8003f8c:	200006a8 	.word	0x200006a8
 8003f90:	200004e4 	.word	0x200004e4
 8003f94:	00000000 	.word	0x00000000

08003f98 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f9c:	b087      	sub	sp, #28
 8003f9e:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003fa0:	4893      	ldr	r0, [pc, #588]	; (80041f0 <TIM2_IRQHandler+0x258>)
 8003fa2:	f004 fd45 	bl	8008a30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  //blinky
  LEDcount++;
 8003fa6:	4b93      	ldr	r3, [pc, #588]	; (80041f4 <TIM2_IRQHandler+0x25c>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	3301      	adds	r3, #1
 8003fac:	4a91      	ldr	r2, [pc, #580]	; (80041f4 <TIM2_IRQHandler+0x25c>)
 8003fae:	6013      	str	r3, [r2, #0]
  if(LEDcount>=250)
 8003fb0:	4b90      	ldr	r3, [pc, #576]	; (80041f4 <TIM2_IRQHandler+0x25c>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	2bf9      	cmp	r3, #249	; 0xf9
 8003fb6:	d907      	bls.n	8003fc8 <TIM2_IRQHandler+0x30>
  {
	  LEDcount=0;
 8003fb8:	4b8e      	ldr	r3, [pc, #568]	; (80041f4 <TIM2_IRQHandler+0x25c>)
 8003fba:	2200      	movs	r2, #0
 8003fbc:	601a      	str	r2, [r3, #0]
	  HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
 8003fbe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003fc2:	488d      	ldr	r0, [pc, #564]	; (80041f8 <TIM2_IRQHandler+0x260>)
 8003fc4:	f002 fec8 	bl	8006d58 <HAL_GPIO_TogglePin>
  }

  HAL_GPIO_WritePin(TEST1_PIN_GPIO_Port,TEST1_PIN_Pin,GPIO_PIN_SET);
 8003fc8:	2201      	movs	r2, #1
 8003fca:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003fce:	488b      	ldr	r0, [pc, #556]	; (80041fc <TIM2_IRQHandler+0x264>)
 8003fd0:	f002 feaa 	bl	8006d28 <HAL_GPIO_WritePin>

  //Read Battery Voltage-----------------------------------------------
  HAL_ADC_PollForConversion(&hadc1,10);
 8003fd4:	210a      	movs	r1, #10
 8003fd6:	488a      	ldr	r0, [pc, #552]	; (8004200 <TIM2_IRQHandler+0x268>)
 8003fd8:	f001 ff18 	bl	8005e0c <HAL_ADC_PollForConversion>
  BattmV=HAL_ADC_GetValue(&hadc1)*BATTADCTOMV;
 8003fdc:	4888      	ldr	r0, [pc, #544]	; (8004200 <TIM2_IRQHandler+0x268>)
 8003fde:	f002 f80f 	bl	8006000 <HAL_ADC_GetValue>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f7fc fe75 	bl	8000cd4 <__aeabi_ui2f>
 8003fea:	4603      	mov	r3, r0
 8003fec:	4985      	ldr	r1, [pc, #532]	; (8004204 <TIM2_IRQHandler+0x26c>)
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f7fc fec8 	bl	8000d84 <__aeabi_fmul>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7fd f88a 	bl	8001110 <__aeabi_f2uiz>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	4b82      	ldr	r3, [pc, #520]	; (8004208 <TIM2_IRQHandler+0x270>)
 8004000:	601a      	str	r2, [r3, #0]

  //Battery average value-----------------------------------------------
  BAttmVhist[batthistindx]=BattmV;
 8004002:	4b82      	ldr	r3, [pc, #520]	; (800420c <TIM2_IRQHandler+0x274>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a80      	ldr	r2, [pc, #512]	; (8004208 <TIM2_IRQHandler+0x270>)
 8004008:	6812      	ldr	r2, [r2, #0]
 800400a:	4981      	ldr	r1, [pc, #516]	; (8004210 <TIM2_IRQHandler+0x278>)
 800400c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  batthistindx++;
 8004010:	4b7e      	ldr	r3, [pc, #504]	; (800420c <TIM2_IRQHandler+0x274>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	3301      	adds	r3, #1
 8004016:	4a7d      	ldr	r2, [pc, #500]	; (800420c <TIM2_IRQHandler+0x274>)
 8004018:	6013      	str	r3, [r2, #0]

  if(batthistindx >= BATTAVERAGETIME)batthistindx=0;
 800401a:	4b7c      	ldr	r3, [pc, #496]	; (800420c <TIM2_IRQHandler+0x274>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2b31      	cmp	r3, #49	; 0x31
 8004020:	d902      	bls.n	8004028 <TIM2_IRQHandler+0x90>
 8004022:	4b7a      	ldr	r3, [pc, #488]	; (800420c <TIM2_IRQHandler+0x274>)
 8004024:	2200      	movs	r2, #0
 8004026:	601a      	str	r2, [r3, #0]

  BattmVSUM=0;
 8004028:	4b7a      	ldr	r3, [pc, #488]	; (8004214 <TIM2_IRQHandler+0x27c>)
 800402a:	2200      	movs	r2, #0
 800402c:	601a      	str	r2, [r3, #0]

  for(i=0;i<BATTAVERAGETIME;i++)
 800402e:	4b7a      	ldr	r3, [pc, #488]	; (8004218 <TIM2_IRQHandler+0x280>)
 8004030:	2200      	movs	r2, #0
 8004032:	601a      	str	r2, [r3, #0]
 8004034:	e00e      	b.n	8004054 <TIM2_IRQHandler+0xbc>
  {
	  BattmVSUM+=BAttmVhist[i];
 8004036:	4b78      	ldr	r3, [pc, #480]	; (8004218 <TIM2_IRQHandler+0x280>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a75      	ldr	r2, [pc, #468]	; (8004210 <TIM2_IRQHandler+0x278>)
 800403c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004040:	4b74      	ldr	r3, [pc, #464]	; (8004214 <TIM2_IRQHandler+0x27c>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4413      	add	r3, r2
 8004046:	4a73      	ldr	r2, [pc, #460]	; (8004214 <TIM2_IRQHandler+0x27c>)
 8004048:	6013      	str	r3, [r2, #0]
  for(i=0;i<BATTAVERAGETIME;i++)
 800404a:	4b73      	ldr	r3, [pc, #460]	; (8004218 <TIM2_IRQHandler+0x280>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	3301      	adds	r3, #1
 8004050:	4a71      	ldr	r2, [pc, #452]	; (8004218 <TIM2_IRQHandler+0x280>)
 8004052:	6013      	str	r3, [r2, #0]
 8004054:	4b70      	ldr	r3, [pc, #448]	; (8004218 <TIM2_IRQHandler+0x280>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	2b31      	cmp	r3, #49	; 0x31
 800405a:	d9ec      	bls.n	8004036 <TIM2_IRQHandler+0x9e>
  }

  BattmVAVG=BattmVSUM/(BATTAVERAGETIME);
 800405c:	4b6d      	ldr	r3, [pc, #436]	; (8004214 <TIM2_IRQHandler+0x27c>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a6e      	ldr	r2, [pc, #440]	; (800421c <TIM2_IRQHandler+0x284>)
 8004062:	fba2 2303 	umull	r2, r3, r2, r3
 8004066:	091b      	lsrs	r3, r3, #4
 8004068:	4a6d      	ldr	r2, [pc, #436]	; (8004220 <TIM2_IRQHandler+0x288>)
 800406a:	6013      	str	r3, [r2, #0]
  //-------------------------------------------------------------------------

  //save OLD toggle values
  togg1hist=togg1;
 800406c:	4b6d      	ldr	r3, [pc, #436]	; (8004224 <TIM2_IRQHandler+0x28c>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a6d      	ldr	r2, [pc, #436]	; (8004228 <TIM2_IRQHandler+0x290>)
 8004072:	6013      	str	r3, [r2, #0]
  togg2hist=togg2;
 8004074:	4b6d      	ldr	r3, [pc, #436]	; (800422c <TIM2_IRQHandler+0x294>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a6d      	ldr	r2, [pc, #436]	; (8004230 <TIM2_IRQHandler+0x298>)
 800407a:	6013      	str	r3, [r2, #0]
  togg3hist=togg3;
 800407c:	4b6d      	ldr	r3, [pc, #436]	; (8004234 <TIM2_IRQHandler+0x29c>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a6d      	ldr	r2, [pc, #436]	; (8004238 <TIM2_IRQHandler+0x2a0>)
 8004082:	6013      	str	r3, [r2, #0]
  togg4hist=togg4;
 8004084:	4b6d      	ldr	r3, [pc, #436]	; (800423c <TIM2_IRQHandler+0x2a4>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a6d      	ldr	r2, [pc, #436]	; (8004240 <TIM2_IRQHandler+0x2a8>)
 800408a:	6013      	str	r3, [r2, #0]
  togg5hist=togg5;
 800408c:	4b6d      	ldr	r3, [pc, #436]	; (8004244 <TIM2_IRQHandler+0x2ac>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a6d      	ldr	r2, [pc, #436]	; (8004248 <TIM2_IRQHandler+0x2b0>)
 8004092:	6013      	str	r3, [r2, #0]
  togg6hist=togg6;
 8004094:	4b6d      	ldr	r3, [pc, #436]	; (800424c <TIM2_IRQHandler+0x2b4>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a6d      	ldr	r2, [pc, #436]	; (8004250 <TIM2_IRQHandler+0x2b8>)
 800409a:	6013      	str	r3, [r2, #0]

  //NRF24--------------------------------------------------------------------
  //Ping for RX data when RXflag is SET
  if(RXactiveFlag)
 800409c:	4b6d      	ldr	r3, [pc, #436]	; (8004254 <TIM2_IRQHandler+0x2bc>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	f000 8257 	beq.w	8004554 <TIM2_IRQHandler+0x5bc>
  {
  		if ((nRF24_GetStatus_RXFIFO() != nRF24_STATUS_RXFIFO_EMPTY) )
 80040a6:	f7ff fcdc 	bl	8003a62 <nRF24_GetStatus_RXFIFO>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	f000 8251 	beq.w	8004554 <TIM2_IRQHandler+0x5bc>
  		{

  			// Get a payload from the transceiver
  			nRF24_ReadPayload(nRF24_payloadRX, &RXstpaketov);
 80040b2:	4969      	ldr	r1, [pc, #420]	; (8004258 <TIM2_IRQHandler+0x2c0>)
 80040b4:	4869      	ldr	r0, [pc, #420]	; (800425c <TIM2_IRQHandler+0x2c4>)
 80040b6:	f7ff fd15 	bl	8003ae4 <nRF24_ReadPayload>

  			// Clear all pending IRQ flags
  			nRF24_ClearIRQFlags();
 80040ba:	f7ff fced 	bl	8003a98 <nRF24_ClearIRQFlags>

  			MSGSelector=(nRF24_payloadRX[0]);
 80040be:	4b67      	ldr	r3, [pc, #412]	; (800425c <TIM2_IRQHandler+0x2c4>)
 80040c0:	781b      	ldrb	r3, [r3, #0]
 80040c2:	461a      	mov	r2, r3
 80040c4:	4b66      	ldr	r3, [pc, #408]	; (8004260 <TIM2_IRQHandler+0x2c8>)
 80040c6:	601a      	str	r2, [r3, #0]

  			switch(MSGSelector)
 80040c8:	4b65      	ldr	r3, [pc, #404]	; (8004260 <TIM2_IRQHandler+0x2c8>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2b04      	cmp	r3, #4
 80040ce:	f200 80de 	bhi.w	800428e <TIM2_IRQHandler+0x2f6>
 80040d2:	a201      	add	r2, pc, #4	; (adr r2, 80040d8 <TIM2_IRQHandler+0x140>)
 80040d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040d8:	080040ed 	.word	0x080040ed
 80040dc:	080041b7 	.word	0x080041b7
 80040e0:	080041e5 	.word	0x080041e5
 80040e4:	080041a7 	.word	0x080041a7
 80040e8:	080041af 	.word	0x080041af
  			{
  				case COMMCONTROLDATA:
  									{
  										if(nRF24_payloadRX[1]<=100 && nRF24_payloadRX[2]<=100 && nRF24_payloadRX[3]<=100 && nRF24_payloadRX[4]<=100)//Check if Data is in correct ranges
 80040ec:	4b5b      	ldr	r3, [pc, #364]	; (800425c <TIM2_IRQHandler+0x2c4>)
 80040ee:	785b      	ldrb	r3, [r3, #1]
 80040f0:	2b64      	cmp	r3, #100	; 0x64
 80040f2:	f200 80cb 	bhi.w	800428c <TIM2_IRQHandler+0x2f4>
 80040f6:	4b59      	ldr	r3, [pc, #356]	; (800425c <TIM2_IRQHandler+0x2c4>)
 80040f8:	789b      	ldrb	r3, [r3, #2]
 80040fa:	2b64      	cmp	r3, #100	; 0x64
 80040fc:	f200 80c6 	bhi.w	800428c <TIM2_IRQHandler+0x2f4>
 8004100:	4b56      	ldr	r3, [pc, #344]	; (800425c <TIM2_IRQHandler+0x2c4>)
 8004102:	78db      	ldrb	r3, [r3, #3]
 8004104:	2b64      	cmp	r3, #100	; 0x64
 8004106:	f200 80c1 	bhi.w	800428c <TIM2_IRQHandler+0x2f4>
 800410a:	4b54      	ldr	r3, [pc, #336]	; (800425c <TIM2_IRQHandler+0x2c4>)
 800410c:	791b      	ldrb	r3, [r3, #4]
 800410e:	2b64      	cmp	r3, #100	; 0x64
 8004110:	f200 80bc 	bhi.w	800428c <TIM2_IRQHandler+0x2f4>
  										{
  							  				Ljoyupdown=nRF24_payloadRX[1];
 8004114:	4b51      	ldr	r3, [pc, #324]	; (800425c <TIM2_IRQHandler+0x2c4>)
 8004116:	785b      	ldrb	r3, [r3, #1]
 8004118:	461a      	mov	r2, r3
 800411a:	4b52      	ldr	r3, [pc, #328]	; (8004264 <TIM2_IRQHandler+0x2cc>)
 800411c:	601a      	str	r2, [r3, #0]
  							  				Ljoyleftright=nRF24_payloadRX[2];
 800411e:	4b4f      	ldr	r3, [pc, #316]	; (800425c <TIM2_IRQHandler+0x2c4>)
 8004120:	789b      	ldrb	r3, [r3, #2]
 8004122:	461a      	mov	r2, r3
 8004124:	4b50      	ldr	r3, [pc, #320]	; (8004268 <TIM2_IRQHandler+0x2d0>)
 8004126:	601a      	str	r2, [r3, #0]
  							  				Djoyupdown=nRF24_payloadRX[3];
 8004128:	4b4c      	ldr	r3, [pc, #304]	; (800425c <TIM2_IRQHandler+0x2c4>)
 800412a:	78db      	ldrb	r3, [r3, #3]
 800412c:	461a      	mov	r2, r3
 800412e:	4b4f      	ldr	r3, [pc, #316]	; (800426c <TIM2_IRQHandler+0x2d4>)
 8004130:	601a      	str	r2, [r3, #0]
  							  				Djoyleftright=nRF24_payloadRX[4];
 8004132:	4b4a      	ldr	r3, [pc, #296]	; (800425c <TIM2_IRQHandler+0x2c4>)
 8004134:	791b      	ldrb	r3, [r3, #4]
 8004136:	461a      	mov	r2, r3
 8004138:	4b4d      	ldr	r3, [pc, #308]	; (8004270 <TIM2_IRQHandler+0x2d8>)
 800413a:	601a      	str	r2, [r3, #0]
  							  				potenc1=nRF24_payloadRX[5];
 800413c:	4b47      	ldr	r3, [pc, #284]	; (800425c <TIM2_IRQHandler+0x2c4>)
 800413e:	795b      	ldrb	r3, [r3, #5]
 8004140:	461a      	mov	r2, r3
 8004142:	4b4c      	ldr	r3, [pc, #304]	; (8004274 <TIM2_IRQHandler+0x2dc>)
 8004144:	601a      	str	r2, [r3, #0]
  							  				potenc2=nRF24_payloadRX[6];
 8004146:	4b45      	ldr	r3, [pc, #276]	; (800425c <TIM2_IRQHandler+0x2c4>)
 8004148:	799b      	ldrb	r3, [r3, #6]
 800414a:	461a      	mov	r2, r3
 800414c:	4b4a      	ldr	r3, [pc, #296]	; (8004278 <TIM2_IRQHandler+0x2e0>)
 800414e:	601a      	str	r2, [r3, #0]

  							  				togg1=nRF24_payloadRX[7]>>7;
 8004150:	4b42      	ldr	r3, [pc, #264]	; (800425c <TIM2_IRQHandler+0x2c4>)
 8004152:	79db      	ldrb	r3, [r3, #7]
 8004154:	09db      	lsrs	r3, r3, #7
 8004156:	b2db      	uxtb	r3, r3
 8004158:	461a      	mov	r2, r3
 800415a:	4b32      	ldr	r3, [pc, #200]	; (8004224 <TIM2_IRQHandler+0x28c>)
 800415c:	601a      	str	r2, [r3, #0]
  							  				togg2=(nRF24_payloadRX[7] & 64 )>>6;
 800415e:	4b3f      	ldr	r3, [pc, #252]	; (800425c <TIM2_IRQHandler+0x2c4>)
 8004160:	79db      	ldrb	r3, [r3, #7]
 8004162:	119b      	asrs	r3, r3, #6
 8004164:	f003 0301 	and.w	r3, r3, #1
 8004168:	4a30      	ldr	r2, [pc, #192]	; (800422c <TIM2_IRQHandler+0x294>)
 800416a:	6013      	str	r3, [r2, #0]
  							  				togg3=(nRF24_payloadRX[7] & 32 )>>5;
 800416c:	4b3b      	ldr	r3, [pc, #236]	; (800425c <TIM2_IRQHandler+0x2c4>)
 800416e:	79db      	ldrb	r3, [r3, #7]
 8004170:	115b      	asrs	r3, r3, #5
 8004172:	f003 0301 	and.w	r3, r3, #1
 8004176:	4a2f      	ldr	r2, [pc, #188]	; (8004234 <TIM2_IRQHandler+0x29c>)
 8004178:	6013      	str	r3, [r2, #0]
  							  				togg4=(nRF24_payloadRX[7] & 16 )>>4;
 800417a:	4b38      	ldr	r3, [pc, #224]	; (800425c <TIM2_IRQHandler+0x2c4>)
 800417c:	79db      	ldrb	r3, [r3, #7]
 800417e:	111b      	asrs	r3, r3, #4
 8004180:	f003 0301 	and.w	r3, r3, #1
 8004184:	4a2d      	ldr	r2, [pc, #180]	; (800423c <TIM2_IRQHandler+0x2a4>)
 8004186:	6013      	str	r3, [r2, #0]
  							  				togg5=(nRF24_payloadRX[7] & 8 )>>3;
 8004188:	4b34      	ldr	r3, [pc, #208]	; (800425c <TIM2_IRQHandler+0x2c4>)
 800418a:	79db      	ldrb	r3, [r3, #7]
 800418c:	10db      	asrs	r3, r3, #3
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	4a2c      	ldr	r2, [pc, #176]	; (8004244 <TIM2_IRQHandler+0x2ac>)
 8004194:	6013      	str	r3, [r2, #0]
  							  				togg6=(nRF24_payloadRX[7] & 4 )>>2;
 8004196:	4b31      	ldr	r3, [pc, #196]	; (800425c <TIM2_IRQHandler+0x2c4>)
 8004198:	79db      	ldrb	r3, [r3, #7]
 800419a:	109b      	asrs	r3, r3, #2
 800419c:	f003 0301 	and.w	r3, r3, #1
 80041a0:	4a2a      	ldr	r2, [pc, #168]	; (800424c <TIM2_IRQHandler+0x2b4>)
 80041a2:	6013      	str	r3, [r2, #0]
  										}
  									}break;
 80041a4:	e072      	b.n	800428c <TIM2_IRQHandler+0x2f4>

  				case COMMERASEFLASHDR:
  									{
  										FlashEraseFlag=1;
 80041a6:	4b35      	ldr	r3, [pc, #212]	; (800427c <TIM2_IRQHandler+0x2e4>)
 80041a8:	2201      	movs	r2, #1
 80041aa:	601a      	str	r2, [r3, #0]

  									}break;
 80041ac:	e06f      	b.n	800428e <TIM2_IRQHandler+0x2f6>

  				case COMMWRITEFLASHDR:
  									{
  										FlashWriteFlag=1;
 80041ae:	4b34      	ldr	r3, [pc, #208]	; (8004280 <TIM2_IRQHandler+0x2e8>)
 80041b0:	2201      	movs	r2, #1
 80041b2:	601a      	str	r2, [r3, #0]

  									}break;
 80041b4:	e06b      	b.n	800428e <TIM2_IRQHandler+0x2f6>

  				case COMMPARAMACTIVE:
  				  					{
  				  						ParamSelector=nRF24_payloadRX[1];
 80041b6:	4b29      	ldr	r3, [pc, #164]	; (800425c <TIM2_IRQHandler+0x2c4>)
 80041b8:	785b      	ldrb	r3, [r3, #1]
 80041ba:	461a      	mov	r2, r3
 80041bc:	4b31      	ldr	r3, [pc, #196]	; (8004284 <TIM2_IRQHandler+0x2ec>)
 80041be:	601a      	str	r2, [r3, #0]
  				  						ParamDataRX=(nRF24_payloadRX[2]<<24) + (nRF24_payloadRX[3]<<16) + (nRF24_payloadRX[4]<<8) + (nRF24_payloadRX[5]);
 80041c0:	4b26      	ldr	r3, [pc, #152]	; (800425c <TIM2_IRQHandler+0x2c4>)
 80041c2:	789b      	ldrb	r3, [r3, #2]
 80041c4:	061a      	lsls	r2, r3, #24
 80041c6:	4b25      	ldr	r3, [pc, #148]	; (800425c <TIM2_IRQHandler+0x2c4>)
 80041c8:	78db      	ldrb	r3, [r3, #3]
 80041ca:	041b      	lsls	r3, r3, #16
 80041cc:	441a      	add	r2, r3
 80041ce:	4b23      	ldr	r3, [pc, #140]	; (800425c <TIM2_IRQHandler+0x2c4>)
 80041d0:	791b      	ldrb	r3, [r3, #4]
 80041d2:	021b      	lsls	r3, r3, #8
 80041d4:	4413      	add	r3, r2
 80041d6:	4a21      	ldr	r2, [pc, #132]	; (800425c <TIM2_IRQHandler+0x2c4>)
 80041d8:	7952      	ldrb	r2, [r2, #5]
 80041da:	4413      	add	r3, r2
 80041dc:	461a      	mov	r2, r3
 80041de:	4b2a      	ldr	r3, [pc, #168]	; (8004288 <TIM2_IRQHandler+0x2f0>)
 80041e0:	601a      	str	r2, [r3, #0]

  				  					}break;
 80041e2:	e054      	b.n	800428e <TIM2_IRQHandler+0x2f6>

  				case COMMPARAMFLASH:
  				  					{
  				  						ParamSelector=nRF24_payloadRX[1];
 80041e4:	4b1d      	ldr	r3, [pc, #116]	; (800425c <TIM2_IRQHandler+0x2c4>)
 80041e6:	785b      	ldrb	r3, [r3, #1]
 80041e8:	461a      	mov	r2, r3
 80041ea:	4b26      	ldr	r3, [pc, #152]	; (8004284 <TIM2_IRQHandler+0x2ec>)
 80041ec:	601a      	str	r2, [r3, #0]

  				  					}break;
 80041ee:	e04e      	b.n	800428e <TIM2_IRQHandler+0x2f6>
 80041f0:	200005f4 	.word	0x200005f4
 80041f4:	20000930 	.word	0x20000930
 80041f8:	40011000 	.word	0x40011000
 80041fc:	40010c00 	.word	0x40010c00
 8004200:	200004b0 	.word	0x200004b0
 8004204:	4090ac29 	.word	0x4090ac29
 8004208:	2000095c 	.word	0x2000095c
 800420c:	2000021c 	.word	0x2000021c
 8004210:	200006e4 	.word	0x200006e4
 8004214:	20000214 	.word	0x20000214
 8004218:	20000208 	.word	0x20000208
 800421c:	51eb851f 	.word	0x51eb851f
 8004220:	20000218 	.word	0x20000218
 8004224:	20000538 	.word	0x20000538
 8004228:	20000978 	.word	0x20000978
 800422c:	200006a0 	.word	0x200006a0
 8004230:	200008c4 	.word	0x200008c4
 8004234:	200002e4 	.word	0x200002e4
 8004238:	20000974 	.word	0x20000974
 800423c:	20000594 	.word	0x20000594
 8004240:	200007ac 	.word	0x200007ac
 8004244:	20000484 	.word	0x20000484
 8004248:	200006dc 	.word	0x200006dc
 800424c:	200002e8 	.word	0x200002e8
 8004250:	20000944 	.word	0x20000944
 8004254:	20000000 	.word	0x20000000
 8004258:	20000204 	.word	0x20000204
 800425c:	20000340 	.word	0x20000340
 8004260:	200006e0 	.word	0x200006e0
 8004264:	20000580 	.word	0x20000580
 8004268:	200004e0 	.word	0x200004e0
 800426c:	20000694 	.word	0x20000694
 8004270:	20000278 	.word	0x20000278
 8004274:	200005f0 	.word	0x200005f0
 8004278:	20000698 	.word	0x20000698
 800427c:	200006cc 	.word	0x200006cc
 8004280:	20000958 	.word	0x20000958
 8004284:	200008a0 	.word	0x200008a0
 8004288:	200007b4 	.word	0x200007b4
  									}break;
 800428c:	bf00      	nop


  			}


  			if(MSGSelector==COMMPARAMACTIVE)//save values in active structure
 800428e:	4b9e      	ldr	r3, [pc, #632]	; (8004508 <TIM2_IRQHandler+0x570>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	2b01      	cmp	r3, #1
 8004294:	f040 8153 	bne.w	800453e <TIM2_IRQHandler+0x5a6>
  			{
  				switch(ParamSelector)
 8004298:	4b9c      	ldr	r3, [pc, #624]	; (800450c <TIM2_IRQHandler+0x574>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	3b01      	subs	r3, #1
 800429e:	2b13      	cmp	r3, #19
 80042a0:	f200 814d 	bhi.w	800453e <TIM2_IRQHandler+0x5a6>
 80042a4:	a201      	add	r2, pc, #4	; (adr r2, 80042ac <TIM2_IRQHandler+0x314>)
 80042a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042aa:	bf00      	nop
 80042ac:	080042fd 	.word	0x080042fd
 80042b0:	0800431b 	.word	0x0800431b
 80042b4:	08004339 	.word	0x08004339
 80042b8:	08004357 	.word	0x08004357
 80042bc:	08004375 	.word	0x08004375
 80042c0:	08004393 	.word	0x08004393
 80042c4:	080043b1 	.word	0x080043b1
 80042c8:	080043cf 	.word	0x080043cf
 80042cc:	080043ed 	.word	0x080043ed
 80042d0:	0800440b 	.word	0x0800440b
 80042d4:	08004421 	.word	0x08004421
 80042d8:	08004437 	.word	0x08004437
 80042dc:	0800444d 	.word	0x0800444d
 80042e0:	08004463 	.word	0x08004463
 80042e4:	08004479 	.word	0x08004479
 80042e8:	0800448f 	.word	0x0800448f
 80042ec:	080044ad 	.word	0x080044ad
 80042f0:	080044cb 	.word	0x080044cb
 80042f4:	080044e9 	.word	0x080044e9
 80042f8:	08004521 	.word	0x08004521
  				{
					case  PARAM1 :{FlashDataActive.pid_p_gain_pitch=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 80042fc:	4b84      	ldr	r3, [pc, #528]	; (8004510 <TIM2_IRQHandler+0x578>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4618      	mov	r0, r3
 8004302:	f7fc fce7 	bl	8000cd4 <__aeabi_ui2f>
 8004306:	4603      	mov	r3, r0
 8004308:	4982      	ldr	r1, [pc, #520]	; (8004514 <TIM2_IRQHandler+0x57c>)
 800430a:	4618      	mov	r0, r3
 800430c:	f7fc fdee 	bl	8000eec <__aeabi_fdiv>
 8004310:	4603      	mov	r3, r0
 8004312:	461a      	mov	r2, r3
 8004314:	4b80      	ldr	r3, [pc, #512]	; (8004518 <TIM2_IRQHandler+0x580>)
 8004316:	605a      	str	r2, [r3, #4]
 8004318:	e111      	b.n	800453e <TIM2_IRQHandler+0x5a6>
					case  PARAM2 :{FlashDataActive.pid_i_gain_pitch=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 800431a:	4b7d      	ldr	r3, [pc, #500]	; (8004510 <TIM2_IRQHandler+0x578>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4618      	mov	r0, r3
 8004320:	f7fc fcd8 	bl	8000cd4 <__aeabi_ui2f>
 8004324:	4603      	mov	r3, r0
 8004326:	497b      	ldr	r1, [pc, #492]	; (8004514 <TIM2_IRQHandler+0x57c>)
 8004328:	4618      	mov	r0, r3
 800432a:	f7fc fddf 	bl	8000eec <__aeabi_fdiv>
 800432e:	4603      	mov	r3, r0
 8004330:	461a      	mov	r2, r3
 8004332:	4b79      	ldr	r3, [pc, #484]	; (8004518 <TIM2_IRQHandler+0x580>)
 8004334:	609a      	str	r2, [r3, #8]
 8004336:	e102      	b.n	800453e <TIM2_IRQHandler+0x5a6>
					case  PARAM3 :{FlashDataActive.pid_d_gain_pitch=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8004338:	4b75      	ldr	r3, [pc, #468]	; (8004510 <TIM2_IRQHandler+0x578>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4618      	mov	r0, r3
 800433e:	f7fc fcc9 	bl	8000cd4 <__aeabi_ui2f>
 8004342:	4603      	mov	r3, r0
 8004344:	4973      	ldr	r1, [pc, #460]	; (8004514 <TIM2_IRQHandler+0x57c>)
 8004346:	4618      	mov	r0, r3
 8004348:	f7fc fdd0 	bl	8000eec <__aeabi_fdiv>
 800434c:	4603      	mov	r3, r0
 800434e:	461a      	mov	r2, r3
 8004350:	4b71      	ldr	r3, [pc, #452]	; (8004518 <TIM2_IRQHandler+0x580>)
 8004352:	60da      	str	r2, [r3, #12]
 8004354:	e0f3      	b.n	800453e <TIM2_IRQHandler+0x5a6>
					case  PARAM4 :{FlashDataActive.pid_p_gain_roll=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8004356:	4b6e      	ldr	r3, [pc, #440]	; (8004510 <TIM2_IRQHandler+0x578>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4618      	mov	r0, r3
 800435c:	f7fc fcba 	bl	8000cd4 <__aeabi_ui2f>
 8004360:	4603      	mov	r3, r0
 8004362:	496c      	ldr	r1, [pc, #432]	; (8004514 <TIM2_IRQHandler+0x57c>)
 8004364:	4618      	mov	r0, r3
 8004366:	f7fc fdc1 	bl	8000eec <__aeabi_fdiv>
 800436a:	4603      	mov	r3, r0
 800436c:	461a      	mov	r2, r3
 800436e:	4b6a      	ldr	r3, [pc, #424]	; (8004518 <TIM2_IRQHandler+0x580>)
 8004370:	611a      	str	r2, [r3, #16]
 8004372:	e0e4      	b.n	800453e <TIM2_IRQHandler+0x5a6>
					case  PARAM5 :{FlashDataActive.pid_i_gain_roll=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8004374:	4b66      	ldr	r3, [pc, #408]	; (8004510 <TIM2_IRQHandler+0x578>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4618      	mov	r0, r3
 800437a:	f7fc fcab 	bl	8000cd4 <__aeabi_ui2f>
 800437e:	4603      	mov	r3, r0
 8004380:	4964      	ldr	r1, [pc, #400]	; (8004514 <TIM2_IRQHandler+0x57c>)
 8004382:	4618      	mov	r0, r3
 8004384:	f7fc fdb2 	bl	8000eec <__aeabi_fdiv>
 8004388:	4603      	mov	r3, r0
 800438a:	461a      	mov	r2, r3
 800438c:	4b62      	ldr	r3, [pc, #392]	; (8004518 <TIM2_IRQHandler+0x580>)
 800438e:	615a      	str	r2, [r3, #20]
 8004390:	e0d5      	b.n	800453e <TIM2_IRQHandler+0x5a6>
					case  PARAM6 :{FlashDataActive.pid_d_gain_roll=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8004392:	4b5f      	ldr	r3, [pc, #380]	; (8004510 <TIM2_IRQHandler+0x578>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4618      	mov	r0, r3
 8004398:	f7fc fc9c 	bl	8000cd4 <__aeabi_ui2f>
 800439c:	4603      	mov	r3, r0
 800439e:	495d      	ldr	r1, [pc, #372]	; (8004514 <TIM2_IRQHandler+0x57c>)
 80043a0:	4618      	mov	r0, r3
 80043a2:	f7fc fda3 	bl	8000eec <__aeabi_fdiv>
 80043a6:	4603      	mov	r3, r0
 80043a8:	461a      	mov	r2, r3
 80043aa:	4b5b      	ldr	r3, [pc, #364]	; (8004518 <TIM2_IRQHandler+0x580>)
 80043ac:	619a      	str	r2, [r3, #24]
 80043ae:	e0c6      	b.n	800453e <TIM2_IRQHandler+0x5a6>
					case  PARAM7 :{FlashDataActive.pid_p_gain_yaw=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 80043b0:	4b57      	ldr	r3, [pc, #348]	; (8004510 <TIM2_IRQHandler+0x578>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4618      	mov	r0, r3
 80043b6:	f7fc fc8d 	bl	8000cd4 <__aeabi_ui2f>
 80043ba:	4603      	mov	r3, r0
 80043bc:	4955      	ldr	r1, [pc, #340]	; (8004514 <TIM2_IRQHandler+0x57c>)
 80043be:	4618      	mov	r0, r3
 80043c0:	f7fc fd94 	bl	8000eec <__aeabi_fdiv>
 80043c4:	4603      	mov	r3, r0
 80043c6:	461a      	mov	r2, r3
 80043c8:	4b53      	ldr	r3, [pc, #332]	; (8004518 <TIM2_IRQHandler+0x580>)
 80043ca:	61da      	str	r2, [r3, #28]
 80043cc:	e0b7      	b.n	800453e <TIM2_IRQHandler+0x5a6>
					case  PARAM8 :{FlashDataActive.pid_i_gain_yaw=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 80043ce:	4b50      	ldr	r3, [pc, #320]	; (8004510 <TIM2_IRQHandler+0x578>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f7fc fc7e 	bl	8000cd4 <__aeabi_ui2f>
 80043d8:	4603      	mov	r3, r0
 80043da:	494e      	ldr	r1, [pc, #312]	; (8004514 <TIM2_IRQHandler+0x57c>)
 80043dc:	4618      	mov	r0, r3
 80043de:	f7fc fd85 	bl	8000eec <__aeabi_fdiv>
 80043e2:	4603      	mov	r3, r0
 80043e4:	461a      	mov	r2, r3
 80043e6:	4b4c      	ldr	r3, [pc, #304]	; (8004518 <TIM2_IRQHandler+0x580>)
 80043e8:	621a      	str	r2, [r3, #32]
 80043ea:	e0a8      	b.n	800453e <TIM2_IRQHandler+0x5a6>
					case  PARAM9 :{FlashDataActive.pid_d_gain_yaw=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 80043ec:	4b48      	ldr	r3, [pc, #288]	; (8004510 <TIM2_IRQHandler+0x578>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4618      	mov	r0, r3
 80043f2:	f7fc fc6f 	bl	8000cd4 <__aeabi_ui2f>
 80043f6:	4603      	mov	r3, r0
 80043f8:	4946      	ldr	r1, [pc, #280]	; (8004514 <TIM2_IRQHandler+0x57c>)
 80043fa:	4618      	mov	r0, r3
 80043fc:	f7fc fd76 	bl	8000eec <__aeabi_fdiv>
 8004400:	4603      	mov	r3, r0
 8004402:	461a      	mov	r2, r3
 8004404:	4b44      	ldr	r3, [pc, #272]	; (8004518 <TIM2_IRQHandler+0x580>)
 8004406:	625a      	str	r2, [r3, #36]	; 0x24
 8004408:	e099      	b.n	800453e <TIM2_IRQHandler+0x5a6>
					case  PARAM10 :{FlashDataActive.pid_max_pitch=(int)(ParamDataRX/FLASHCONSTANTMULTIPLIER);}break;
 800440a:	4b41      	ldr	r3, [pc, #260]	; (8004510 <TIM2_IRQHandler+0x578>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	095b      	lsrs	r3, r3, #5
 8004410:	4a42      	ldr	r2, [pc, #264]	; (800451c <TIM2_IRQHandler+0x584>)
 8004412:	fba2 2303 	umull	r2, r3, r2, r3
 8004416:	09db      	lsrs	r3, r3, #7
 8004418:	461a      	mov	r2, r3
 800441a:	4b3f      	ldr	r3, [pc, #252]	; (8004518 <TIM2_IRQHandler+0x580>)
 800441c:	629a      	str	r2, [r3, #40]	; 0x28
 800441e:	e08e      	b.n	800453e <TIM2_IRQHandler+0x5a6>
					case  PARAM11 :{FlashDataActive.pid_i_max_pitch=(int)(ParamDataRX/FLASHCONSTANTMULTIPLIER);}break;
 8004420:	4b3b      	ldr	r3, [pc, #236]	; (8004510 <TIM2_IRQHandler+0x578>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	095b      	lsrs	r3, r3, #5
 8004426:	4a3d      	ldr	r2, [pc, #244]	; (800451c <TIM2_IRQHandler+0x584>)
 8004428:	fba2 2303 	umull	r2, r3, r2, r3
 800442c:	09db      	lsrs	r3, r3, #7
 800442e:	461a      	mov	r2, r3
 8004430:	4b39      	ldr	r3, [pc, #228]	; (8004518 <TIM2_IRQHandler+0x580>)
 8004432:	62da      	str	r2, [r3, #44]	; 0x2c
 8004434:	e083      	b.n	800453e <TIM2_IRQHandler+0x5a6>
					case  PARAM12 :{FlashDataActive.pid_max_roll=(int)(ParamDataRX/FLASHCONSTANTMULTIPLIER);}break;
 8004436:	4b36      	ldr	r3, [pc, #216]	; (8004510 <TIM2_IRQHandler+0x578>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	095b      	lsrs	r3, r3, #5
 800443c:	4a37      	ldr	r2, [pc, #220]	; (800451c <TIM2_IRQHandler+0x584>)
 800443e:	fba2 2303 	umull	r2, r3, r2, r3
 8004442:	09db      	lsrs	r3, r3, #7
 8004444:	461a      	mov	r2, r3
 8004446:	4b34      	ldr	r3, [pc, #208]	; (8004518 <TIM2_IRQHandler+0x580>)
 8004448:	631a      	str	r2, [r3, #48]	; 0x30
 800444a:	e078      	b.n	800453e <TIM2_IRQHandler+0x5a6>
					case  PARAM13 :{FlashDataActive.pid_i_max_roll=(int)(ParamDataRX/FLASHCONSTANTMULTIPLIER);}break;
 800444c:	4b30      	ldr	r3, [pc, #192]	; (8004510 <TIM2_IRQHandler+0x578>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	095b      	lsrs	r3, r3, #5
 8004452:	4a32      	ldr	r2, [pc, #200]	; (800451c <TIM2_IRQHandler+0x584>)
 8004454:	fba2 2303 	umull	r2, r3, r2, r3
 8004458:	09db      	lsrs	r3, r3, #7
 800445a:	461a      	mov	r2, r3
 800445c:	4b2e      	ldr	r3, [pc, #184]	; (8004518 <TIM2_IRQHandler+0x580>)
 800445e:	635a      	str	r2, [r3, #52]	; 0x34
 8004460:	e06d      	b.n	800453e <TIM2_IRQHandler+0x5a6>
					case  PARAM14 :{FlashDataActive.pid_max_yaw=(int)(ParamDataRX/FLASHCONSTANTMULTIPLIER);}break;
 8004462:	4b2b      	ldr	r3, [pc, #172]	; (8004510 <TIM2_IRQHandler+0x578>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	095b      	lsrs	r3, r3, #5
 8004468:	4a2c      	ldr	r2, [pc, #176]	; (800451c <TIM2_IRQHandler+0x584>)
 800446a:	fba2 2303 	umull	r2, r3, r2, r3
 800446e:	09db      	lsrs	r3, r3, #7
 8004470:	461a      	mov	r2, r3
 8004472:	4b29      	ldr	r3, [pc, #164]	; (8004518 <TIM2_IRQHandler+0x580>)
 8004474:	639a      	str	r2, [r3, #56]	; 0x38
 8004476:	e062      	b.n	800453e <TIM2_IRQHandler+0x5a6>
					case  PARAM15 :{FlashDataActive.pid_i_max_yaw=(int)(ParamDataRX/FLASHCONSTANTMULTIPLIER);}break;
 8004478:	4b25      	ldr	r3, [pc, #148]	; (8004510 <TIM2_IRQHandler+0x578>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	095b      	lsrs	r3, r3, #5
 800447e:	4a27      	ldr	r2, [pc, #156]	; (800451c <TIM2_IRQHandler+0x584>)
 8004480:	fba2 2303 	umull	r2, r3, r2, r3
 8004484:	09db      	lsrs	r3, r3, #7
 8004486:	461a      	mov	r2, r3
 8004488:	4b23      	ldr	r3, [pc, #140]	; (8004518 <TIM2_IRQHandler+0x580>)
 800448a:	63da      	str	r2, [r3, #60]	; 0x3c
 800448c:	e057      	b.n	800453e <TIM2_IRQHandler+0x5a6>
					case  PARAM16 :{FlashDataActive.maxpitchdegree=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 800448e:	4b20      	ldr	r3, [pc, #128]	; (8004510 <TIM2_IRQHandler+0x578>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4618      	mov	r0, r3
 8004494:	f7fc fc1e 	bl	8000cd4 <__aeabi_ui2f>
 8004498:	4603      	mov	r3, r0
 800449a:	491e      	ldr	r1, [pc, #120]	; (8004514 <TIM2_IRQHandler+0x57c>)
 800449c:	4618      	mov	r0, r3
 800449e:	f7fc fd25 	bl	8000eec <__aeabi_fdiv>
 80044a2:	4603      	mov	r3, r0
 80044a4:	461a      	mov	r2, r3
 80044a6:	4b1c      	ldr	r3, [pc, #112]	; (8004518 <TIM2_IRQHandler+0x580>)
 80044a8:	641a      	str	r2, [r3, #64]	; 0x40
 80044aa:	e048      	b.n	800453e <TIM2_IRQHandler+0x5a6>
					case  PARAM17 :{FlashDataActive.maxrolldegree=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 80044ac:	4b18      	ldr	r3, [pc, #96]	; (8004510 <TIM2_IRQHandler+0x578>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4618      	mov	r0, r3
 80044b2:	f7fc fc0f 	bl	8000cd4 <__aeabi_ui2f>
 80044b6:	4603      	mov	r3, r0
 80044b8:	4916      	ldr	r1, [pc, #88]	; (8004514 <TIM2_IRQHandler+0x57c>)
 80044ba:	4618      	mov	r0, r3
 80044bc:	f7fc fd16 	bl	8000eec <__aeabi_fdiv>
 80044c0:	4603      	mov	r3, r0
 80044c2:	461a      	mov	r2, r3
 80044c4:	4b14      	ldr	r3, [pc, #80]	; (8004518 <TIM2_IRQHandler+0x580>)
 80044c6:	645a      	str	r2, [r3, #68]	; 0x44
 80044c8:	e039      	b.n	800453e <TIM2_IRQHandler+0x5a6>
					case  PARAM18 :{FlashDataActive.maxyawdegree=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 80044ca:	4b11      	ldr	r3, [pc, #68]	; (8004510 <TIM2_IRQHandler+0x578>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4618      	mov	r0, r3
 80044d0:	f7fc fc00 	bl	8000cd4 <__aeabi_ui2f>
 80044d4:	4603      	mov	r3, r0
 80044d6:	490f      	ldr	r1, [pc, #60]	; (8004514 <TIM2_IRQHandler+0x57c>)
 80044d8:	4618      	mov	r0, r3
 80044da:	f7fc fd07 	bl	8000eec <__aeabi_fdiv>
 80044de:	4603      	mov	r3, r0
 80044e0:	461a      	mov	r2, r3
 80044e2:	4b0d      	ldr	r3, [pc, #52]	; (8004518 <TIM2_IRQHandler+0x580>)
 80044e4:	649a      	str	r2, [r3, #72]	; 0x48
 80044e6:	e02a      	b.n	800453e <TIM2_IRQHandler+0x5a6>
					case  PARAM19 :{FlashDataActive.minthrottle=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 80044e8:	4b09      	ldr	r3, [pc, #36]	; (8004510 <TIM2_IRQHandler+0x578>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4618      	mov	r0, r3
 80044ee:	f7fc fbf1 	bl	8000cd4 <__aeabi_ui2f>
 80044f2:	4603      	mov	r3, r0
 80044f4:	4907      	ldr	r1, [pc, #28]	; (8004514 <TIM2_IRQHandler+0x57c>)
 80044f6:	4618      	mov	r0, r3
 80044f8:	f7fc fcf8 	bl	8000eec <__aeabi_fdiv>
 80044fc:	4603      	mov	r3, r0
 80044fe:	461a      	mov	r2, r3
 8004500:	4b05      	ldr	r3, [pc, #20]	; (8004518 <TIM2_IRQHandler+0x580>)
 8004502:	64da      	str	r2, [r3, #76]	; 0x4c
 8004504:	e01b      	b.n	800453e <TIM2_IRQHandler+0x5a6>
 8004506:	bf00      	nop
 8004508:	200006e0 	.word	0x200006e0
 800450c:	200008a0 	.word	0x200008a0
 8004510:	200007b4 	.word	0x200007b4
 8004514:	47c35000 	.word	0x47c35000
 8004518:	20000598 	.word	0x20000598
 800451c:	0a7c5ac5 	.word	0x0a7c5ac5
					case  PARAM20 :{FlashDataActive.maxthrottle=(float)(ParamDataRX)/(float)(FLASHCONSTANTMULTIPLIER);}break;
 8004520:	4ba1      	ldr	r3, [pc, #644]	; (80047a8 <TIM2_IRQHandler+0x810>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4618      	mov	r0, r3
 8004526:	f7fc fbd5 	bl	8000cd4 <__aeabi_ui2f>
 800452a:	4603      	mov	r3, r0
 800452c:	499f      	ldr	r1, [pc, #636]	; (80047ac <TIM2_IRQHandler+0x814>)
 800452e:	4618      	mov	r0, r3
 8004530:	f7fc fcdc 	bl	8000eec <__aeabi_fdiv>
 8004534:	4603      	mov	r3, r0
 8004536:	461a      	mov	r2, r3
 8004538:	4b9d      	ldr	r3, [pc, #628]	; (80047b0 <TIM2_IRQHandler+0x818>)
 800453a:	651a      	str	r2, [r3, #80]	; 0x50
 800453c:	bf00      	nop
  				}
  			}



  			SendBackFlag=1;
 800453e:	4b9d      	ldr	r3, [pc, #628]	; (80047b4 <TIM2_IRQHandler+0x81c>)
 8004540:	2201      	movs	r2, #1
 8004542:	601a      	str	r2, [r3, #0]
  			RXactiveFlag=0;
 8004544:	4b9c      	ldr	r3, [pc, #624]	; (80047b8 <TIM2_IRQHandler+0x820>)
 8004546:	2200      	movs	r2, #0
 8004548:	601a      	str	r2, [r3, #0]

  			MSGcount++;
 800454a:	4b9c      	ldr	r3, [pc, #624]	; (80047bc <TIM2_IRQHandler+0x824>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	3301      	adds	r3, #1
 8004550:	4a9a      	ldr	r2, [pc, #616]	; (80047bc <TIM2_IRQHandler+0x824>)
 8004552:	6013      	str	r3, [r2, #0]
  		}
  }
  if(SendBackFlag)//Config between RX-TX
 8004554:	4b97      	ldr	r3, [pc, #604]	; (80047b4 <TIM2_IRQHandler+0x81c>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	2b00      	cmp	r3, #0
 800455a:	f000 82c5 	beq.w	8004ae8 <TIM2_IRQHandler+0xb50>
  {
    	BackTimer++;
 800455e:	4b98      	ldr	r3, [pc, #608]	; (80047c0 <TIM2_IRQHandler+0x828>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	3301      	adds	r3, #1
 8004564:	4a96      	ldr	r2, [pc, #600]	; (80047c0 <TIM2_IRQHandler+0x828>)
 8004566:	6013      	str	r3, [r2, #0]

    	//Calculate param for transfer
    	 if(MSGSelector==COMMPARAMACTIVE || MSGSelector==COMMPARAMFLASH)
 8004568:	4b96      	ldr	r3, [pc, #600]	; (80047c4 <TIM2_IRQHandler+0x82c>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2b01      	cmp	r3, #1
 800456e:	d004      	beq.n	800457a <TIM2_IRQHandler+0x5e2>
 8004570:	4b94      	ldr	r3, [pc, #592]	; (80047c4 <TIM2_IRQHandler+0x82c>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	2b02      	cmp	r3, #2
 8004576:	f040 815b 	bne.w	8004830 <TIM2_IRQHandler+0x898>
    	 {
    		 if(MSGSelector==COMMPARAMACTIVE)FlashDataTemp=FlashDataActive;
 800457a:	4b92      	ldr	r3, [pc, #584]	; (80047c4 <TIM2_IRQHandler+0x82c>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	2b01      	cmp	r3, #1
 8004580:	d108      	bne.n	8004594 <TIM2_IRQHandler+0x5fc>
 8004582:	4a91      	ldr	r2, [pc, #580]	; (80047c8 <TIM2_IRQHandler+0x830>)
 8004584:	4b8a      	ldr	r3, [pc, #552]	; (80047b0 <TIM2_IRQHandler+0x818>)
 8004586:	4610      	mov	r0, r2
 8004588:	4619      	mov	r1, r3
 800458a:	2354      	movs	r3, #84	; 0x54
 800458c:	461a      	mov	r2, r3
 800458e:	f005 f9bc 	bl	800990a <memcpy>
 8004592:	e007      	b.n	80045a4 <TIM2_IRQHandler+0x60c>
    		 else FlashDataTemp=FlashDataFlash;
 8004594:	4a8c      	ldr	r2, [pc, #560]	; (80047c8 <TIM2_IRQHandler+0x830>)
 8004596:	4b8d      	ldr	r3, [pc, #564]	; (80047cc <TIM2_IRQHandler+0x834>)
 8004598:	4610      	mov	r0, r2
 800459a:	4619      	mov	r1, r3
 800459c:	2354      	movs	r3, #84	; 0x54
 800459e:	461a      	mov	r2, r3
 80045a0:	f005 f9b3 	bl	800990a <memcpy>

    		 switch(ParamSelector)
 80045a4:	4b8a      	ldr	r3, [pc, #552]	; (80047d0 <TIM2_IRQHandler+0x838>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	3b01      	subs	r3, #1
 80045aa:	2b13      	cmp	r3, #19
 80045ac:	f200 8140 	bhi.w	8004830 <TIM2_IRQHandler+0x898>
 80045b0:	a201      	add	r2, pc, #4	; (adr r2, 80045b8 <TIM2_IRQHandler+0x620>)
 80045b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045b6:	bf00      	nop
 80045b8:	08004609 	.word	0x08004609
 80045bc:	08004625 	.word	0x08004625
 80045c0:	08004641 	.word	0x08004641
 80045c4:	0800465d 	.word	0x0800465d
 80045c8:	08004679 	.word	0x08004679
 80045cc:	08004695 	.word	0x08004695
 80045d0:	080046b1 	.word	0x080046b1
 80045d4:	080046cd 	.word	0x080046cd
 80045d8:	080046e9 	.word	0x080046e9
 80045dc:	08004705 	.word	0x08004705
 80045e0:	08004717 	.word	0x08004717
 80045e4:	08004729 	.word	0x08004729
 80045e8:	0800473b 	.word	0x0800473b
 80045ec:	0800474d 	.word	0x0800474d
 80045f0:	0800475f 	.word	0x0800475f
 80045f4:	08004771 	.word	0x08004771
 80045f8:	0800478d 	.word	0x0800478d
 80045fc:	080047dd 	.word	0x080047dd
 8004600:	080047f9 	.word	0x080047f9
 8004604:	08004815 	.word	0x08004815
    		 {
    	 	 	 case PARAM1: {ParamDataTX=FlashDataTemp.pid_p_gain_pitch*FLASHCONSTANTMULTIPLIER;}break;
 8004608:	4b6f      	ldr	r3, [pc, #444]	; (80047c8 <TIM2_IRQHandler+0x830>)
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	4967      	ldr	r1, [pc, #412]	; (80047ac <TIM2_IRQHandler+0x814>)
 800460e:	4618      	mov	r0, r3
 8004610:	f7fc fbb8 	bl	8000d84 <__aeabi_fmul>
 8004614:	4603      	mov	r3, r0
 8004616:	4618      	mov	r0, r3
 8004618:	f7fc fd7a 	bl	8001110 <__aeabi_f2uiz>
 800461c:	4602      	mov	r2, r0
 800461e:	4b6d      	ldr	r3, [pc, #436]	; (80047d4 <TIM2_IRQHandler+0x83c>)
 8004620:	601a      	str	r2, [r3, #0]
 8004622:	e105      	b.n	8004830 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM2: {ParamDataTX=FlashDataTemp.pid_i_gain_pitch*FLASHCONSTANTMULTIPLIER;}break;
 8004624:	4b68      	ldr	r3, [pc, #416]	; (80047c8 <TIM2_IRQHandler+0x830>)
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	4960      	ldr	r1, [pc, #384]	; (80047ac <TIM2_IRQHandler+0x814>)
 800462a:	4618      	mov	r0, r3
 800462c:	f7fc fbaa 	bl	8000d84 <__aeabi_fmul>
 8004630:	4603      	mov	r3, r0
 8004632:	4618      	mov	r0, r3
 8004634:	f7fc fd6c 	bl	8001110 <__aeabi_f2uiz>
 8004638:	4602      	mov	r2, r0
 800463a:	4b66      	ldr	r3, [pc, #408]	; (80047d4 <TIM2_IRQHandler+0x83c>)
 800463c:	601a      	str	r2, [r3, #0]
 800463e:	e0f7      	b.n	8004830 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM3: {ParamDataTX=FlashDataTemp.pid_d_gain_pitch*FLASHCONSTANTMULTIPLIER;}break;
 8004640:	4b61      	ldr	r3, [pc, #388]	; (80047c8 <TIM2_IRQHandler+0x830>)
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	4959      	ldr	r1, [pc, #356]	; (80047ac <TIM2_IRQHandler+0x814>)
 8004646:	4618      	mov	r0, r3
 8004648:	f7fc fb9c 	bl	8000d84 <__aeabi_fmul>
 800464c:	4603      	mov	r3, r0
 800464e:	4618      	mov	r0, r3
 8004650:	f7fc fd5e 	bl	8001110 <__aeabi_f2uiz>
 8004654:	4602      	mov	r2, r0
 8004656:	4b5f      	ldr	r3, [pc, #380]	; (80047d4 <TIM2_IRQHandler+0x83c>)
 8004658:	601a      	str	r2, [r3, #0]
 800465a:	e0e9      	b.n	8004830 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM4: {ParamDataTX=FlashDataTemp.pid_p_gain_roll*FLASHCONSTANTMULTIPLIER;}break;
 800465c:	4b5a      	ldr	r3, [pc, #360]	; (80047c8 <TIM2_IRQHandler+0x830>)
 800465e:	691b      	ldr	r3, [r3, #16]
 8004660:	4952      	ldr	r1, [pc, #328]	; (80047ac <TIM2_IRQHandler+0x814>)
 8004662:	4618      	mov	r0, r3
 8004664:	f7fc fb8e 	bl	8000d84 <__aeabi_fmul>
 8004668:	4603      	mov	r3, r0
 800466a:	4618      	mov	r0, r3
 800466c:	f7fc fd50 	bl	8001110 <__aeabi_f2uiz>
 8004670:	4602      	mov	r2, r0
 8004672:	4b58      	ldr	r3, [pc, #352]	; (80047d4 <TIM2_IRQHandler+0x83c>)
 8004674:	601a      	str	r2, [r3, #0]
 8004676:	e0db      	b.n	8004830 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM5: {ParamDataTX=FlashDataTemp.pid_i_gain_roll*FLASHCONSTANTMULTIPLIER;}break;
 8004678:	4b53      	ldr	r3, [pc, #332]	; (80047c8 <TIM2_IRQHandler+0x830>)
 800467a:	695b      	ldr	r3, [r3, #20]
 800467c:	494b      	ldr	r1, [pc, #300]	; (80047ac <TIM2_IRQHandler+0x814>)
 800467e:	4618      	mov	r0, r3
 8004680:	f7fc fb80 	bl	8000d84 <__aeabi_fmul>
 8004684:	4603      	mov	r3, r0
 8004686:	4618      	mov	r0, r3
 8004688:	f7fc fd42 	bl	8001110 <__aeabi_f2uiz>
 800468c:	4602      	mov	r2, r0
 800468e:	4b51      	ldr	r3, [pc, #324]	; (80047d4 <TIM2_IRQHandler+0x83c>)
 8004690:	601a      	str	r2, [r3, #0]
 8004692:	e0cd      	b.n	8004830 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM6: {ParamDataTX=FlashDataTemp.pid_d_gain_roll*FLASHCONSTANTMULTIPLIER;}break;
 8004694:	4b4c      	ldr	r3, [pc, #304]	; (80047c8 <TIM2_IRQHandler+0x830>)
 8004696:	699b      	ldr	r3, [r3, #24]
 8004698:	4944      	ldr	r1, [pc, #272]	; (80047ac <TIM2_IRQHandler+0x814>)
 800469a:	4618      	mov	r0, r3
 800469c:	f7fc fb72 	bl	8000d84 <__aeabi_fmul>
 80046a0:	4603      	mov	r3, r0
 80046a2:	4618      	mov	r0, r3
 80046a4:	f7fc fd34 	bl	8001110 <__aeabi_f2uiz>
 80046a8:	4602      	mov	r2, r0
 80046aa:	4b4a      	ldr	r3, [pc, #296]	; (80047d4 <TIM2_IRQHandler+0x83c>)
 80046ac:	601a      	str	r2, [r3, #0]
 80046ae:	e0bf      	b.n	8004830 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM7: {ParamDataTX=FlashDataTemp.pid_p_gain_yaw*FLASHCONSTANTMULTIPLIER;}break;
 80046b0:	4b45      	ldr	r3, [pc, #276]	; (80047c8 <TIM2_IRQHandler+0x830>)
 80046b2:	69db      	ldr	r3, [r3, #28]
 80046b4:	493d      	ldr	r1, [pc, #244]	; (80047ac <TIM2_IRQHandler+0x814>)
 80046b6:	4618      	mov	r0, r3
 80046b8:	f7fc fb64 	bl	8000d84 <__aeabi_fmul>
 80046bc:	4603      	mov	r3, r0
 80046be:	4618      	mov	r0, r3
 80046c0:	f7fc fd26 	bl	8001110 <__aeabi_f2uiz>
 80046c4:	4602      	mov	r2, r0
 80046c6:	4b43      	ldr	r3, [pc, #268]	; (80047d4 <TIM2_IRQHandler+0x83c>)
 80046c8:	601a      	str	r2, [r3, #0]
 80046ca:	e0b1      	b.n	8004830 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM8: {ParamDataTX=FlashDataTemp.pid_i_gain_yaw*FLASHCONSTANTMULTIPLIER;}break;
 80046cc:	4b3e      	ldr	r3, [pc, #248]	; (80047c8 <TIM2_IRQHandler+0x830>)
 80046ce:	6a1b      	ldr	r3, [r3, #32]
 80046d0:	4936      	ldr	r1, [pc, #216]	; (80047ac <TIM2_IRQHandler+0x814>)
 80046d2:	4618      	mov	r0, r3
 80046d4:	f7fc fb56 	bl	8000d84 <__aeabi_fmul>
 80046d8:	4603      	mov	r3, r0
 80046da:	4618      	mov	r0, r3
 80046dc:	f7fc fd18 	bl	8001110 <__aeabi_f2uiz>
 80046e0:	4602      	mov	r2, r0
 80046e2:	4b3c      	ldr	r3, [pc, #240]	; (80047d4 <TIM2_IRQHandler+0x83c>)
 80046e4:	601a      	str	r2, [r3, #0]
 80046e6:	e0a3      	b.n	8004830 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM9: {ParamDataTX=FlashDataTemp.pid_d_gain_yaw*FLASHCONSTANTMULTIPLIER;}break;
 80046e8:	4b37      	ldr	r3, [pc, #220]	; (80047c8 <TIM2_IRQHandler+0x830>)
 80046ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ec:	492f      	ldr	r1, [pc, #188]	; (80047ac <TIM2_IRQHandler+0x814>)
 80046ee:	4618      	mov	r0, r3
 80046f0:	f7fc fb48 	bl	8000d84 <__aeabi_fmul>
 80046f4:	4603      	mov	r3, r0
 80046f6:	4618      	mov	r0, r3
 80046f8:	f7fc fd0a 	bl	8001110 <__aeabi_f2uiz>
 80046fc:	4602      	mov	r2, r0
 80046fe:	4b35      	ldr	r3, [pc, #212]	; (80047d4 <TIM2_IRQHandler+0x83c>)
 8004700:	601a      	str	r2, [r3, #0]
 8004702:	e095      	b.n	8004830 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM10: {ParamDataTX=FlashDataTemp.pid_max_pitch*FLASHCONSTANTMULTIPLIER;}break;
 8004704:	4b30      	ldr	r3, [pc, #192]	; (80047c8 <TIM2_IRQHandler+0x830>)
 8004706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004708:	4a33      	ldr	r2, [pc, #204]	; (80047d8 <TIM2_IRQHandler+0x840>)
 800470a:	fb02 f303 	mul.w	r3, r2, r3
 800470e:	461a      	mov	r2, r3
 8004710:	4b30      	ldr	r3, [pc, #192]	; (80047d4 <TIM2_IRQHandler+0x83c>)
 8004712:	601a      	str	r2, [r3, #0]
 8004714:	e08c      	b.n	8004830 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM11: {ParamDataTX=FlashDataTemp.pid_i_max_pitch*FLASHCONSTANTMULTIPLIER;}break;
 8004716:	4b2c      	ldr	r3, [pc, #176]	; (80047c8 <TIM2_IRQHandler+0x830>)
 8004718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800471a:	4a2f      	ldr	r2, [pc, #188]	; (80047d8 <TIM2_IRQHandler+0x840>)
 800471c:	fb02 f303 	mul.w	r3, r2, r3
 8004720:	461a      	mov	r2, r3
 8004722:	4b2c      	ldr	r3, [pc, #176]	; (80047d4 <TIM2_IRQHandler+0x83c>)
 8004724:	601a      	str	r2, [r3, #0]
 8004726:	e083      	b.n	8004830 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM12: {ParamDataTX=FlashDataTemp.pid_max_roll*FLASHCONSTANTMULTIPLIER;}break;
 8004728:	4b27      	ldr	r3, [pc, #156]	; (80047c8 <TIM2_IRQHandler+0x830>)
 800472a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800472c:	4a2a      	ldr	r2, [pc, #168]	; (80047d8 <TIM2_IRQHandler+0x840>)
 800472e:	fb02 f303 	mul.w	r3, r2, r3
 8004732:	461a      	mov	r2, r3
 8004734:	4b27      	ldr	r3, [pc, #156]	; (80047d4 <TIM2_IRQHandler+0x83c>)
 8004736:	601a      	str	r2, [r3, #0]
 8004738:	e07a      	b.n	8004830 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM13: {ParamDataTX=FlashDataTemp.pid_i_max_roll*FLASHCONSTANTMULTIPLIER;}break;
 800473a:	4b23      	ldr	r3, [pc, #140]	; (80047c8 <TIM2_IRQHandler+0x830>)
 800473c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800473e:	4a26      	ldr	r2, [pc, #152]	; (80047d8 <TIM2_IRQHandler+0x840>)
 8004740:	fb02 f303 	mul.w	r3, r2, r3
 8004744:	461a      	mov	r2, r3
 8004746:	4b23      	ldr	r3, [pc, #140]	; (80047d4 <TIM2_IRQHandler+0x83c>)
 8004748:	601a      	str	r2, [r3, #0]
 800474a:	e071      	b.n	8004830 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM14: {ParamDataTX=FlashDataTemp.pid_max_yaw*FLASHCONSTANTMULTIPLIER;}break;
 800474c:	4b1e      	ldr	r3, [pc, #120]	; (80047c8 <TIM2_IRQHandler+0x830>)
 800474e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004750:	4a21      	ldr	r2, [pc, #132]	; (80047d8 <TIM2_IRQHandler+0x840>)
 8004752:	fb02 f303 	mul.w	r3, r2, r3
 8004756:	461a      	mov	r2, r3
 8004758:	4b1e      	ldr	r3, [pc, #120]	; (80047d4 <TIM2_IRQHandler+0x83c>)
 800475a:	601a      	str	r2, [r3, #0]
 800475c:	e068      	b.n	8004830 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM15: {ParamDataTX=FlashDataTemp.pid_i_max_yaw*FLASHCONSTANTMULTIPLIER;}break;
 800475e:	4b1a      	ldr	r3, [pc, #104]	; (80047c8 <TIM2_IRQHandler+0x830>)
 8004760:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004762:	4a1d      	ldr	r2, [pc, #116]	; (80047d8 <TIM2_IRQHandler+0x840>)
 8004764:	fb02 f303 	mul.w	r3, r2, r3
 8004768:	461a      	mov	r2, r3
 800476a:	4b1a      	ldr	r3, [pc, #104]	; (80047d4 <TIM2_IRQHandler+0x83c>)
 800476c:	601a      	str	r2, [r3, #0]
 800476e:	e05f      	b.n	8004830 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM16: {ParamDataTX=FlashDataTemp.maxpitchdegree*FLASHCONSTANTMULTIPLIER;}break;
 8004770:	4b15      	ldr	r3, [pc, #84]	; (80047c8 <TIM2_IRQHandler+0x830>)
 8004772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004774:	490d      	ldr	r1, [pc, #52]	; (80047ac <TIM2_IRQHandler+0x814>)
 8004776:	4618      	mov	r0, r3
 8004778:	f7fc fb04 	bl	8000d84 <__aeabi_fmul>
 800477c:	4603      	mov	r3, r0
 800477e:	4618      	mov	r0, r3
 8004780:	f7fc fcc6 	bl	8001110 <__aeabi_f2uiz>
 8004784:	4602      	mov	r2, r0
 8004786:	4b13      	ldr	r3, [pc, #76]	; (80047d4 <TIM2_IRQHandler+0x83c>)
 8004788:	601a      	str	r2, [r3, #0]
 800478a:	e051      	b.n	8004830 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM17: {ParamDataTX=FlashDataTemp.maxrolldegree*FLASHCONSTANTMULTIPLIER;}break;
 800478c:	4b0e      	ldr	r3, [pc, #56]	; (80047c8 <TIM2_IRQHandler+0x830>)
 800478e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004790:	4906      	ldr	r1, [pc, #24]	; (80047ac <TIM2_IRQHandler+0x814>)
 8004792:	4618      	mov	r0, r3
 8004794:	f7fc faf6 	bl	8000d84 <__aeabi_fmul>
 8004798:	4603      	mov	r3, r0
 800479a:	4618      	mov	r0, r3
 800479c:	f7fc fcb8 	bl	8001110 <__aeabi_f2uiz>
 80047a0:	4602      	mov	r2, r0
 80047a2:	4b0c      	ldr	r3, [pc, #48]	; (80047d4 <TIM2_IRQHandler+0x83c>)
 80047a4:	601a      	str	r2, [r3, #0]
 80047a6:	e043      	b.n	8004830 <TIM2_IRQHandler+0x898>
 80047a8:	200007b4 	.word	0x200007b4
 80047ac:	47c35000 	.word	0x47c35000
 80047b0:	20000598 	.word	0x20000598
 80047b4:	20000220 	.word	0x20000220
 80047b8:	20000000 	.word	0x20000000
 80047bc:	200006d8 	.word	0x200006d8
 80047c0:	20000224 	.word	0x20000224
 80047c4:	200006e0 	.word	0x200006e0
 80047c8:	200008d4 	.word	0x200008d4
 80047cc:	20000640 	.word	0x20000640
 80047d0:	200008a0 	.word	0x200008a0
 80047d4:	200008b0 	.word	0x200008b0
 80047d8:	000186a0 	.word	0x000186a0
    	 	 	 case PARAM18: {ParamDataTX=FlashDataTemp.maxyawdegree*FLASHCONSTANTMULTIPLIER;}break;
 80047dc:	4ba5      	ldr	r3, [pc, #660]	; (8004a74 <TIM2_IRQHandler+0xadc>)
 80047de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047e0:	49a5      	ldr	r1, [pc, #660]	; (8004a78 <TIM2_IRQHandler+0xae0>)
 80047e2:	4618      	mov	r0, r3
 80047e4:	f7fc face 	bl	8000d84 <__aeabi_fmul>
 80047e8:	4603      	mov	r3, r0
 80047ea:	4618      	mov	r0, r3
 80047ec:	f7fc fc90 	bl	8001110 <__aeabi_f2uiz>
 80047f0:	4602      	mov	r2, r0
 80047f2:	4ba2      	ldr	r3, [pc, #648]	; (8004a7c <TIM2_IRQHandler+0xae4>)
 80047f4:	601a      	str	r2, [r3, #0]
 80047f6:	e01b      	b.n	8004830 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM19: {ParamDataTX=FlashDataTemp.minthrottle*FLASHCONSTANTMULTIPLIER;}break;
 80047f8:	4b9e      	ldr	r3, [pc, #632]	; (8004a74 <TIM2_IRQHandler+0xadc>)
 80047fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047fc:	499e      	ldr	r1, [pc, #632]	; (8004a78 <TIM2_IRQHandler+0xae0>)
 80047fe:	4618      	mov	r0, r3
 8004800:	f7fc fac0 	bl	8000d84 <__aeabi_fmul>
 8004804:	4603      	mov	r3, r0
 8004806:	4618      	mov	r0, r3
 8004808:	f7fc fc82 	bl	8001110 <__aeabi_f2uiz>
 800480c:	4602      	mov	r2, r0
 800480e:	4b9b      	ldr	r3, [pc, #620]	; (8004a7c <TIM2_IRQHandler+0xae4>)
 8004810:	601a      	str	r2, [r3, #0]
 8004812:	e00d      	b.n	8004830 <TIM2_IRQHandler+0x898>
    	 	 	 case PARAM20: {ParamDataTX=FlashDataTemp.maxthrottle*FLASHCONSTANTMULTIPLIER;}break;
 8004814:	4b97      	ldr	r3, [pc, #604]	; (8004a74 <TIM2_IRQHandler+0xadc>)
 8004816:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004818:	4997      	ldr	r1, [pc, #604]	; (8004a78 <TIM2_IRQHandler+0xae0>)
 800481a:	4618      	mov	r0, r3
 800481c:	f7fc fab2 	bl	8000d84 <__aeabi_fmul>
 8004820:	4603      	mov	r3, r0
 8004822:	4618      	mov	r0, r3
 8004824:	f7fc fc74 	bl	8001110 <__aeabi_f2uiz>
 8004828:	4602      	mov	r2, r0
 800482a:	4b94      	ldr	r3, [pc, #592]	; (8004a7c <TIM2_IRQHandler+0xae4>)
 800482c:	601a      	str	r2, [r3, #0]
 800482e:	bf00      	nop
    		 }
    	 }

      	switch(BackTimer)
 8004830:	4b93      	ldr	r3, [pc, #588]	; (8004a80 <TIM2_IRQHandler+0xae8>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	3b01      	subs	r3, #1
 8004836:	2b05      	cmp	r3, #5
 8004838:	f200 8156 	bhi.w	8004ae8 <TIM2_IRQHandler+0xb50>
 800483c:	a201      	add	r2, pc, #4	; (adr r2, 8004844 <TIM2_IRQHandler+0x8ac>)
 800483e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004842:	bf00      	nop
 8004844:	0800485d 	.word	0x0800485d
 8004848:	08004ae9 	.word	0x08004ae9
 800484c:	08004ae9 	.word	0x08004ae9
 8004850:	08004871 	.word	0x08004871
 8004854:	08004ac1 	.word	0x08004ac1
 8004858:	08004ad5 	.word	0x08004ad5
      	{
  	 	 case 1:
  	 	 	 	 {
  	 	 	 		//SET TX MODE
  	 	 	 		nRF24_CE_L();//END RX
 800485c:	2200      	movs	r2, #0
 800485e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004862:	4888      	ldr	r0, [pc, #544]	; (8004a84 <TIM2_IRQHandler+0xaec>)
 8004864:	f002 fa60 	bl	8006d28 <HAL_GPIO_WritePin>
  					nRF24_SetOperationalMode(nRF24_MODE_TX);
 8004868:	2000      	movs	r0, #0
 800486a:	f7fe ff86 	bl	800377a <nRF24_SetOperationalMode>
  	 	 	 	 }break;
 800486e:	e13b      	b.n	8004ae8 <TIM2_IRQHandler+0xb50>

  	 	 case 4:
  	 	 	 	 {
  	 	 			//SEND DATA TO RC remote
  	 	 	 		 nRF24_payloadTX[0] = MSGSelector;
 8004870:	4b85      	ldr	r3, [pc, #532]	; (8004a88 <TIM2_IRQHandler+0xaf0>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	b2da      	uxtb	r2, r3
 8004876:	4b85      	ldr	r3, [pc, #532]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 8004878:	701a      	strb	r2, [r3, #0]

  	 	 	 		switch(MSGSelector)
 800487a:	4b83      	ldr	r3, [pc, #524]	; (8004a88 <TIM2_IRQHandler+0xaf0>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	2b04      	cmp	r3, #4
 8004880:	f200 80f3 	bhi.w	8004a6a <TIM2_IRQHandler+0xad2>
 8004884:	a201      	add	r2, pc, #4	; (adr r2, 800488c <TIM2_IRQHandler+0x8f4>)
 8004886:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800488a:	bf00      	nop
 800488c:	080048a1 	.word	0x080048a1
 8004890:	080049f7 	.word	0x080049f7
 8004894:	08004a31 	.word	0x08004a31
 8004898:	080049a7 	.word	0x080049a7
 800489c:	080049cf 	.word	0x080049cf
  	 	 	 		{
  	 	 	 			case COMMCONTROLDATA:
  	 	 	 								{
  	 	 	 									nRF24_payloadTX[1] = (uint8_t)(BattmVAVG & 0xFF);
 80048a0:	4b7b      	ldr	r3, [pc, #492]	; (8004a90 <TIM2_IRQHandler+0xaf8>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	b2da      	uxtb	r2, r3
 80048a6:	4b79      	ldr	r3, [pc, #484]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 80048a8:	705a      	strb	r2, [r3, #1]
  	 	 	 									nRF24_payloadTX[2] = (uint8_t)((BattmVAVG & 0xFF00)>>8);
 80048aa:	4b79      	ldr	r3, [pc, #484]	; (8004a90 <TIM2_IRQHandler+0xaf8>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	0a1b      	lsrs	r3, r3, #8
 80048b0:	b2da      	uxtb	r2, r3
 80048b2:	4b76      	ldr	r3, [pc, #472]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 80048b4:	709a      	strb	r2, [r3, #2]

  	 	 	 								  	//save Angle for NRF24 transfer
  	 	 	 								  	if(AnglePitch<0)
 80048b6:	4b77      	ldr	r3, [pc, #476]	; (8004a94 <TIM2_IRQHandler+0xafc>)
 80048b8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80048bc:	f04f 0200 	mov.w	r2, #0
 80048c0:	f04f 0300 	mov.w	r3, #0
 80048c4:	f7fc f87a 	bl	80009bc <__aeabi_dcmplt>
 80048c8:	4603      	mov	r3, r0
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d010      	beq.n	80048f0 <TIM2_IRQHandler+0x958>
  	 	 	 								  	{
  	 	 	 								  		AnglePitchDIR=1;
 80048ce:	4b72      	ldr	r3, [pc, #456]	; (8004a98 <TIM2_IRQHandler+0xb00>)
 80048d0:	2201      	movs	r2, #1
 80048d2:	701a      	strb	r2, [r3, #0]
  	 	 	 								  	 	AnglePitchNRF24=AnglePitch*(-1);
 80048d4:	4b6f      	ldr	r3, [pc, #444]	; (8004a94 <TIM2_IRQHandler+0xafc>)
 80048d6:	cb18      	ldmia	r3, {r3, r4}
 80048d8:	469a      	mov	sl, r3
 80048da:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 80048de:	4650      	mov	r0, sl
 80048e0:	4659      	mov	r1, fp
 80048e2:	f7fc f8d1 	bl	8000a88 <__aeabi_d2uiz>
 80048e6:	4603      	mov	r3, r0
 80048e8:	b2da      	uxtb	r2, r3
 80048ea:	4b6c      	ldr	r3, [pc, #432]	; (8004a9c <TIM2_IRQHandler+0xb04>)
 80048ec:	701a      	strb	r2, [r3, #0]
 80048ee:	e00c      	b.n	800490a <TIM2_IRQHandler+0x972>
  	 	 	 								  	}
  	 	 	 								  	else
  	 	 	 								  	{
  	 	 	 								  		AnglePitchDIR=0;
 80048f0:	4b69      	ldr	r3, [pc, #420]	; (8004a98 <TIM2_IRQHandler+0xb00>)
 80048f2:	2200      	movs	r2, #0
 80048f4:	701a      	strb	r2, [r3, #0]
  	 	 	 								  	 	AnglePitchNRF24=AnglePitch;
 80048f6:	4b67      	ldr	r3, [pc, #412]	; (8004a94 <TIM2_IRQHandler+0xafc>)
 80048f8:	cb18      	ldmia	r3, {r3, r4}
 80048fa:	4618      	mov	r0, r3
 80048fc:	4621      	mov	r1, r4
 80048fe:	f7fc f8c3 	bl	8000a88 <__aeabi_d2uiz>
 8004902:	4603      	mov	r3, r0
 8004904:	b2da      	uxtb	r2, r3
 8004906:	4b65      	ldr	r3, [pc, #404]	; (8004a9c <TIM2_IRQHandler+0xb04>)
 8004908:	701a      	strb	r2, [r3, #0]
  	 	 	 								  	}

  	 	 	 								  	if(AngleRoll<0)
 800490a:	4b65      	ldr	r3, [pc, #404]	; (8004aa0 <TIM2_IRQHandler+0xb08>)
 800490c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004910:	f04f 0200 	mov.w	r2, #0
 8004914:	f04f 0300 	mov.w	r3, #0
 8004918:	f7fc f850 	bl	80009bc <__aeabi_dcmplt>
 800491c:	4603      	mov	r3, r0
 800491e:	2b00      	cmp	r3, #0
 8004920:	d010      	beq.n	8004944 <TIM2_IRQHandler+0x9ac>
  	 	 	 								  	{
  	 	 	 								  		AngleRollDIR=1;
 8004922:	4b60      	ldr	r3, [pc, #384]	; (8004aa4 <TIM2_IRQHandler+0xb0c>)
 8004924:	2201      	movs	r2, #1
 8004926:	701a      	strb	r2, [r3, #0]
  	 	 	 								  		AngleRollNRF24=AngleRoll*(-1);
 8004928:	4b5d      	ldr	r3, [pc, #372]	; (8004aa0 <TIM2_IRQHandler+0xb08>)
 800492a:	cb18      	ldmia	r3, {r3, r4}
 800492c:	4698      	mov	r8, r3
 800492e:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 8004932:	4640      	mov	r0, r8
 8004934:	4649      	mov	r1, r9
 8004936:	f7fc f8a7 	bl	8000a88 <__aeabi_d2uiz>
 800493a:	4603      	mov	r3, r0
 800493c:	b2da      	uxtb	r2, r3
 800493e:	4b5a      	ldr	r3, [pc, #360]	; (8004aa8 <TIM2_IRQHandler+0xb10>)
 8004940:	701a      	strb	r2, [r3, #0]
 8004942:	e00c      	b.n	800495e <TIM2_IRQHandler+0x9c6>
  	 	 	 								  	}
  	 	 	 								  	else
  	 	 	 								  	{
  	 	 	 								  		AngleRollDIR=0;
 8004944:	4b57      	ldr	r3, [pc, #348]	; (8004aa4 <TIM2_IRQHandler+0xb0c>)
 8004946:	2200      	movs	r2, #0
 8004948:	701a      	strb	r2, [r3, #0]
  	 	 	 								  		AngleRollNRF24=AngleRoll;
 800494a:	4b55      	ldr	r3, [pc, #340]	; (8004aa0 <TIM2_IRQHandler+0xb08>)
 800494c:	cb18      	ldmia	r3, {r3, r4}
 800494e:	4618      	mov	r0, r3
 8004950:	4621      	mov	r1, r4
 8004952:	f7fc f899 	bl	8000a88 <__aeabi_d2uiz>
 8004956:	4603      	mov	r3, r0
 8004958:	b2da      	uxtb	r2, r3
 800495a:	4b53      	ldr	r3, [pc, #332]	; (8004aa8 <TIM2_IRQHandler+0xb10>)
 800495c:	701a      	strb	r2, [r3, #0]
  	 	 	 								  	}

  	 	 	 								  	nRF24_payloadTX[3] = (uint8_t)(AnglePitchNRF24);
 800495e:	4b4f      	ldr	r3, [pc, #316]	; (8004a9c <TIM2_IRQHandler+0xb04>)
 8004960:	781a      	ldrb	r2, [r3, #0]
 8004962:	4b4a      	ldr	r3, [pc, #296]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 8004964:	70da      	strb	r2, [r3, #3]
  	 	 	 								  	nRF24_payloadTX[4] = (uint8_t)(AngleRollNRF24);
 8004966:	4b50      	ldr	r3, [pc, #320]	; (8004aa8 <TIM2_IRQHandler+0xb10>)
 8004968:	781a      	ldrb	r2, [r3, #0]
 800496a:	4b48      	ldr	r3, [pc, #288]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 800496c:	711a      	strb	r2, [r3, #4]
  	 	 	 								  	nRF24_payloadTX[5] = (uint8_t)(AnglePitchDIR + (AngleRollDIR<<1) + (GyroCalibStatus<<2) + ((MotorStatus & 0x7)<<3) ); //1bit Pitch DIR, 1bit Roll DIR, 1 bit GyroCalinFlag, 3 bit MotorStatus
 800496e:	4b4d      	ldr	r3, [pc, #308]	; (8004aa4 <TIM2_IRQHandler+0xb0c>)
 8004970:	781b      	ldrb	r3, [r3, #0]
 8004972:	005b      	lsls	r3, r3, #1
 8004974:	b2da      	uxtb	r2, r3
 8004976:	4b48      	ldr	r3, [pc, #288]	; (8004a98 <TIM2_IRQHandler+0xb00>)
 8004978:	781b      	ldrb	r3, [r3, #0]
 800497a:	4413      	add	r3, r2
 800497c:	b2da      	uxtb	r2, r3
 800497e:	4b4b      	ldr	r3, [pc, #300]	; (8004aac <TIM2_IRQHandler+0xb14>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	b2db      	uxtb	r3, r3
 8004984:	009b      	lsls	r3, r3, #2
 8004986:	b2db      	uxtb	r3, r3
 8004988:	4413      	add	r3, r2
 800498a:	b2da      	uxtb	r2, r3
 800498c:	4b48      	ldr	r3, [pc, #288]	; (8004ab0 <TIM2_IRQHandler+0xb18>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	b2db      	uxtb	r3, r3
 8004992:	00db      	lsls	r3, r3, #3
 8004994:	b2db      	uxtb	r3, r3
 8004996:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800499a:	b2db      	uxtb	r3, r3
 800499c:	4413      	add	r3, r2
 800499e:	b2da      	uxtb	r2, r3
 80049a0:	4b3a      	ldr	r3, [pc, #232]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 80049a2:	715a      	strb	r2, [r3, #5]
  	 	 	 								}break;
 80049a4:	e061      	b.n	8004a6a <TIM2_IRQHandler+0xad2>
  	 	 	 			case COMMERASEFLASHDR:
  	 	 	 								{
  	 	 	 									nRF24_payloadTX[1]=0;
 80049a6:	4b39      	ldr	r3, [pc, #228]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	705a      	strb	r2, [r3, #1]
  	 	 	 									nRF24_payloadTX[2]=0;
 80049ac:	4b37      	ldr	r3, [pc, #220]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 80049ae:	2200      	movs	r2, #0
 80049b0:	709a      	strb	r2, [r3, #2]
  	 	 	 							  	 	nRF24_payloadTX[3]=0;
 80049b2:	4b36      	ldr	r3, [pc, #216]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 80049b4:	2200      	movs	r2, #0
 80049b6:	70da      	strb	r2, [r3, #3]
  	 	 	 							  	 	nRF24_payloadTX[4]=0;
 80049b8:	4b34      	ldr	r3, [pc, #208]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 80049ba:	2200      	movs	r2, #0
 80049bc:	711a      	strb	r2, [r3, #4]
  	 	 	 							  	 	nRF24_payloadTX[5]=0;
 80049be:	4b33      	ldr	r3, [pc, #204]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 80049c0:	2200      	movs	r2, #0
 80049c2:	715a      	strb	r2, [r3, #5]
  	 	 	 							  	 	FlashEraseTimeoutCount=FLASHOPERATIONTIMEOUT;//set timeout to prevent multiple calls
 80049c4:	4b3b      	ldr	r3, [pc, #236]	; (8004ab4 <TIM2_IRQHandler+0xb1c>)
 80049c6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80049ca:	601a      	str	r2, [r3, #0]
  	 	 	 								}break;
 80049cc:	e04d      	b.n	8004a6a <TIM2_IRQHandler+0xad2>

  	 	 	 			case COMMWRITEFLASHDR:
  	 	 	 								{
  	 	 	 									nRF24_payloadTX[1]=0;
 80049ce:	4b2f      	ldr	r3, [pc, #188]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 80049d0:	2200      	movs	r2, #0
 80049d2:	705a      	strb	r2, [r3, #1]
  	 	 	 						  	 	  	nRF24_payloadTX[2]=0;
 80049d4:	4b2d      	ldr	r3, [pc, #180]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 80049d6:	2200      	movs	r2, #0
 80049d8:	709a      	strb	r2, [r3, #2]
  	 	 	 						  	 	  	nRF24_payloadTX[3]=0;
 80049da:	4b2c      	ldr	r3, [pc, #176]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 80049dc:	2200      	movs	r2, #0
 80049de:	70da      	strb	r2, [r3, #3]
  	 	 	 						  	 	  	nRF24_payloadTX[4]=0;
 80049e0:	4b2a      	ldr	r3, [pc, #168]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 80049e2:	2200      	movs	r2, #0
 80049e4:	711a      	strb	r2, [r3, #4]
  	 	 	 						  	 	  	nRF24_payloadTX[5]=0;
 80049e6:	4b29      	ldr	r3, [pc, #164]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	715a      	strb	r2, [r3, #5]
  	 	 	 						  	 	  	FlashWriteTimeoutCount=FLASHOPERATIONTIMEOUT; //set timeout to prevent multiple calls
 80049ec:	4b32      	ldr	r3, [pc, #200]	; (8004ab8 <TIM2_IRQHandler+0xb20>)
 80049ee:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80049f2:	601a      	str	r2, [r3, #0]
  	 	 	 								}break;
 80049f4:	e039      	b.n	8004a6a <TIM2_IRQHandler+0xad2>

  	 	 	 			case COMMPARAMACTIVE:
											{
  	 	 	 									nRF24_payloadTX[1] = ParamSelector;
 80049f6:	4b31      	ldr	r3, [pc, #196]	; (8004abc <TIM2_IRQHandler+0xb24>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	b2da      	uxtb	r2, r3
 80049fc:	4b23      	ldr	r3, [pc, #140]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 80049fe:	705a      	strb	r2, [r3, #1]
  	 	 	 									nRF24_payloadTX[2] = (ParamDataTX & 0xFF000000)>>24;
 8004a00:	4b1e      	ldr	r3, [pc, #120]	; (8004a7c <TIM2_IRQHandler+0xae4>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	0e1b      	lsrs	r3, r3, #24
 8004a06:	b2da      	uxtb	r2, r3
 8004a08:	4b20      	ldr	r3, [pc, #128]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 8004a0a:	709a      	strb	r2, [r3, #2]
  	 	 	 									nRF24_payloadTX[3] = (ParamDataTX & 0x00FF0000)>>16;
 8004a0c:	4b1b      	ldr	r3, [pc, #108]	; (8004a7c <TIM2_IRQHandler+0xae4>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	0c1b      	lsrs	r3, r3, #16
 8004a12:	b2da      	uxtb	r2, r3
 8004a14:	4b1d      	ldr	r3, [pc, #116]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 8004a16:	70da      	strb	r2, [r3, #3]
  	 	 	 									nRF24_payloadTX[4] = (ParamDataTX & 0x0000FF00)>>8;
 8004a18:	4b18      	ldr	r3, [pc, #96]	; (8004a7c <TIM2_IRQHandler+0xae4>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	0a1b      	lsrs	r3, r3, #8
 8004a1e:	b2da      	uxtb	r2, r3
 8004a20:	4b1a      	ldr	r3, [pc, #104]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 8004a22:	711a      	strb	r2, [r3, #4]
  	 	 	 									nRF24_payloadTX[5] = (ParamDataTX & 0x000000FF);
 8004a24:	4b15      	ldr	r3, [pc, #84]	; (8004a7c <TIM2_IRQHandler+0xae4>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	b2da      	uxtb	r2, r3
 8004a2a:	4b18      	ldr	r3, [pc, #96]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 8004a2c:	715a      	strb	r2, [r3, #5]
											}break;
 8004a2e:	e01c      	b.n	8004a6a <TIM2_IRQHandler+0xad2>

  	 	 	 			case COMMPARAMFLASH:
  	 	 	 								{
  	 	 	 									nRF24_payloadTX[1] = ParamSelector;
 8004a30:	4b22      	ldr	r3, [pc, #136]	; (8004abc <TIM2_IRQHandler+0xb24>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	b2da      	uxtb	r2, r3
 8004a36:	4b15      	ldr	r3, [pc, #84]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 8004a38:	705a      	strb	r2, [r3, #1]
  	 	 	 									nRF24_payloadTX[2] = (ParamDataTX & 0xFF000000)>>24;
 8004a3a:	4b10      	ldr	r3, [pc, #64]	; (8004a7c <TIM2_IRQHandler+0xae4>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	0e1b      	lsrs	r3, r3, #24
 8004a40:	b2da      	uxtb	r2, r3
 8004a42:	4b12      	ldr	r3, [pc, #72]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 8004a44:	709a      	strb	r2, [r3, #2]
  	 	 	 									nRF24_payloadTX[3] = (ParamDataTX & 0x00FF0000)>>16;
 8004a46:	4b0d      	ldr	r3, [pc, #52]	; (8004a7c <TIM2_IRQHandler+0xae4>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	0c1b      	lsrs	r3, r3, #16
 8004a4c:	b2da      	uxtb	r2, r3
 8004a4e:	4b0f      	ldr	r3, [pc, #60]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 8004a50:	70da      	strb	r2, [r3, #3]
  	 	 	 									nRF24_payloadTX[4] = (ParamDataTX & 0x0000FF00)>>8;
 8004a52:	4b0a      	ldr	r3, [pc, #40]	; (8004a7c <TIM2_IRQHandler+0xae4>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	0a1b      	lsrs	r3, r3, #8
 8004a58:	b2da      	uxtb	r2, r3
 8004a5a:	4b0c      	ldr	r3, [pc, #48]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 8004a5c:	711a      	strb	r2, [r3, #4]
  	 	 	 									nRF24_payloadTX[5] = (ParamDataTX & 0x000000FF);
 8004a5e:	4b07      	ldr	r3, [pc, #28]	; (8004a7c <TIM2_IRQHandler+0xae4>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	b2da      	uxtb	r2, r3
 8004a64:	4b09      	ldr	r3, [pc, #36]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 8004a66:	715a      	strb	r2, [r3, #5]
  	 	 	 								}break;
 8004a68:	bf00      	nop
  	 	 	 		}

  	 	 			// Transmit a packet
  	 	 			nRF24_TransmitPacket(nRF24_payloadTX, 6);
 8004a6a:	2106      	movs	r1, #6
 8004a6c:	4807      	ldr	r0, [pc, #28]	; (8004a8c <TIM2_IRQHandler+0xaf4>)
 8004a6e:	f7fe fcb1 	bl	80033d4 <nRF24_TransmitPacket>
  	 	 	 	 }break;
 8004a72:	e039      	b.n	8004ae8 <TIM2_IRQHandler+0xb50>
 8004a74:	200008d4 	.word	0x200008d4
 8004a78:	47c35000 	.word	0x47c35000
 8004a7c:	200008b0 	.word	0x200008b0
 8004a80:	20000224 	.word	0x20000224
 8004a84:	40010c00 	.word	0x40010c00
 8004a88:	200006e0 	.word	0x200006e0
 8004a8c:	20000490 	.word	0x20000490
 8004a90:	20000218 	.word	0x20000218
 8004a94:	20000890 	.word	0x20000890
 8004a98:	2000089c 	.word	0x2000089c
 8004a9c:	2000092c 	.word	0x2000092c
 8004aa0:	20000968 	.word	0x20000968
 8004aa4:	200008c8 	.word	0x200008c8
 8004aa8:	20000940 	.word	0x20000940
 8004aac:	20000210 	.word	0x20000210
 8004ab0:	2000020c 	.word	0x2000020c
 8004ab4:	200006d4 	.word	0x200006d4
 8004ab8:	20000970 	.word	0x20000970
 8004abc:	200008a0 	.word	0x200008a0

      	case 5:
      			{
  	 	 	 		//SET RX MODE
  	 				nRF24_SetOperationalMode(nRF24_MODE_RX);
 8004ac0:	2001      	movs	r0, #1
 8004ac2:	f7fe fe5a 	bl	800377a <nRF24_SetOperationalMode>
  	 				nRF24_CE_H(); //Start RX)
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004acc:	4814      	ldr	r0, [pc, #80]	; (8004b20 <TIM2_IRQHandler+0xb88>)
 8004ace:	f002 f92b 	bl	8006d28 <HAL_GPIO_WritePin>

  	 	 	 	 }break;
 8004ad2:	e009      	b.n	8004ae8 <TIM2_IRQHandler+0xb50>

      	case 6:
  				{
      				RXactiveFlag=1; //start pinging for data
 8004ad4:	4b13      	ldr	r3, [pc, #76]	; (8004b24 <TIM2_IRQHandler+0xb8c>)
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	601a      	str	r2, [r3, #0]
      				SendBackFlag=0; //Exit routine
 8004ada:	4b13      	ldr	r3, [pc, #76]	; (8004b28 <TIM2_IRQHandler+0xb90>)
 8004adc:	2200      	movs	r2, #0
 8004ade:	601a      	str	r2, [r3, #0]
      				BackTimer=0;	//reset counter
 8004ae0:	4b12      	ldr	r3, [pc, #72]	; (8004b2c <TIM2_IRQHandler+0xb94>)
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	601a      	str	r2, [r3, #0]

  				}break;
 8004ae6:	bf00      	nop
      	}
  }//End Send Back config routine

  //Communication diagnostics
  LoopCounter++;
 8004ae8:	4b11      	ldr	r3, [pc, #68]	; (8004b30 <TIM2_IRQHandler+0xb98>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	3301      	adds	r3, #1
 8004aee:	4a10      	ldr	r2, [pc, #64]	; (8004b30 <TIM2_IRQHandler+0xb98>)
 8004af0:	6013      	str	r3, [r2, #0]
  if(LoopCounter==1000)
 8004af2:	4b0f      	ldr	r3, [pc, #60]	; (8004b30 <TIM2_IRQHandler+0xb98>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004afa:	d12c      	bne.n	8004b56 <TIM2_IRQHandler+0xbbe>
  {
    		MSGprerSecond=MSGcount;
 8004afc:	4b0d      	ldr	r3, [pc, #52]	; (8004b34 <TIM2_IRQHandler+0xb9c>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a0d      	ldr	r2, [pc, #52]	; (8004b38 <TIM2_IRQHandler+0xba0>)
 8004b02:	6013      	str	r3, [r2, #0]

    		if(MSGcount<MINMSGPERSEC)
 8004b04:	4b0b      	ldr	r3, [pc, #44]	; (8004b34 <TIM2_IRQHandler+0xb9c>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	2b09      	cmp	r3, #9
 8004b0a:	d81b      	bhi.n	8004b44 <TIM2_IRQHandler+0xbac>
    		{
    			MSGLowCount++;
 8004b0c:	4b0b      	ldr	r3, [pc, #44]	; (8004b3c <TIM2_IRQHandler+0xba4>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	3301      	adds	r3, #1
 8004b12:	4a0a      	ldr	r2, [pc, #40]	; (8004b3c <TIM2_IRQHandler+0xba4>)
 8004b14:	6013      	str	r3, [r2, #0]
    			ConnectWeakFlag=1;
 8004b16:	4b0a      	ldr	r3, [pc, #40]	; (8004b40 <TIM2_IRQHandler+0xba8>)
 8004b18:	2201      	movs	r2, #1
 8004b1a:	601a      	str	r2, [r3, #0]
 8004b1c:	e015      	b.n	8004b4a <TIM2_IRQHandler+0xbb2>
 8004b1e:	bf00      	nop
 8004b20:	40010c00 	.word	0x40010c00
 8004b24:	20000000 	.word	0x20000000
 8004b28:	20000220 	.word	0x20000220
 8004b2c:	20000224 	.word	0x20000224
 8004b30:	200006b0 	.word	0x200006b0
 8004b34:	200006d8 	.word	0x200006d8
 8004b38:	200007bc 	.word	0x200007bc
 8004b3c:	200007b8 	.word	0x200007b8
 8004b40:	200008d0 	.word	0x200008d0
    		}
    		 else  ConnectWeakFlag=0;
 8004b44:	4bbc      	ldr	r3, [pc, #752]	; (8004e38 <TIM2_IRQHandler+0xea0>)
 8004b46:	2200      	movs	r2, #0
 8004b48:	601a      	str	r2, [r3, #0]

    		MSGcount=0;
 8004b4a:	4bbc      	ldr	r3, [pc, #752]	; (8004e3c <TIM2_IRQHandler+0xea4>)
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	601a      	str	r2, [r3, #0]
    		LoopCounter=0;
 8004b50:	4bbb      	ldr	r3, [pc, #748]	; (8004e40 <TIM2_IRQHandler+0xea8>)
 8004b52:	2200      	movs	r2, #0
 8004b54:	601a      	str	r2, [r3, #0]
  if(temp_ACC_Z > 16000)watch3++;
  if(temp_GYR_X > 16000)watch4++;
  if(temp_GYR_Y > 16000)watch5++;
  if(temp_GYR_Z > 16000)watch6++;*/

  GyroXcal=mpu6050DataStr.Gyroscope_X - GyroXOff;
 8004b56:	4bbb      	ldr	r3, [pc, #748]	; (8004e44 <TIM2_IRQHandler+0xeac>)
 8004b58:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8004b5c:	b29a      	uxth	r2, r3
 8004b5e:	4bba      	ldr	r3, [pc, #744]	; (8004e48 <TIM2_IRQHandler+0xeb0>)
 8004b60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	b21a      	sxth	r2, r3
 8004b6c:	4bb7      	ldr	r3, [pc, #732]	; (8004e4c <TIM2_IRQHandler+0xeb4>)
 8004b6e:	801a      	strh	r2, [r3, #0]
  GyroYcal=mpu6050DataStr.Gyroscope_Y - GyroYOff;
 8004b70:	4bb4      	ldr	r3, [pc, #720]	; (8004e44 <TIM2_IRQHandler+0xeac>)
 8004b72:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004b76:	b29a      	uxth	r2, r3
 8004b78:	4bb5      	ldr	r3, [pc, #724]	; (8004e50 <TIM2_IRQHandler+0xeb8>)
 8004b7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004b7e:	b29b      	uxth	r3, r3
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	b21a      	sxth	r2, r3
 8004b86:	4bb3      	ldr	r3, [pc, #716]	; (8004e54 <TIM2_IRQHandler+0xebc>)
 8004b88:	801a      	strh	r2, [r3, #0]
  GyroZcal=mpu6050DataStr.Gyroscope_Z - GyroZOff;
 8004b8a:	4bae      	ldr	r3, [pc, #696]	; (8004e44 <TIM2_IRQHandler+0xeac>)
 8004b8c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8004b90:	b29a      	uxth	r2, r3
 8004b92:	4bb1      	ldr	r3, [pc, #708]	; (8004e58 <TIM2_IRQHandler+0xec0>)
 8004b94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004b98:	b29b      	uxth	r3, r3
 8004b9a:	1ad3      	subs	r3, r2, r3
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	b21a      	sxth	r2, r3
 8004ba0:	4bae      	ldr	r3, [pc, #696]	; (8004e5c <TIM2_IRQHandler+0xec4>)
 8004ba2:	801a      	strh	r2, [r3, #0]

  AnglePitchGyro+=GyroXcal*GYROFACTORANGLE;
 8004ba4:	4ba9      	ldr	r3, [pc, #676]	; (8004e4c <TIM2_IRQHandler+0xeb4>)
 8004ba6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004baa:	4618      	mov	r0, r3
 8004bac:	f7fb fc2a 	bl	8000404 <__aeabi_i2d>
 8004bb0:	a399      	add	r3, pc, #612	; (adr r3, 8004e18 <TIM2_IRQHandler+0xe80>)
 8004bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bb6:	f7fb fc8f 	bl	80004d8 <__aeabi_dmul>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	460c      	mov	r4, r1
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	4621      	mov	r1, r4
 8004bc2:	4ba7      	ldr	r3, [pc, #668]	; (8004e60 <TIM2_IRQHandler+0xec8>)
 8004bc4:	cb18      	ldmia	r3, {r3, r4}
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	4623      	mov	r3, r4
 8004bca:	f7fb facf 	bl	800016c <__adddf3>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	460c      	mov	r4, r1
 8004bd2:	4aa3      	ldr	r2, [pc, #652]	; (8004e60 <TIM2_IRQHandler+0xec8>)
 8004bd4:	e9c2 3400 	strd	r3, r4, [r2]
  AngleRollGyro+=GyroYcal*GYROFACTORANGLE;
 8004bd8:	4b9e      	ldr	r3, [pc, #632]	; (8004e54 <TIM2_IRQHandler+0xebc>)
 8004bda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004bde:	4618      	mov	r0, r3
 8004be0:	f7fb fc10 	bl	8000404 <__aeabi_i2d>
 8004be4:	a38c      	add	r3, pc, #560	; (adr r3, 8004e18 <TIM2_IRQHandler+0xe80>)
 8004be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bea:	f7fb fc75 	bl	80004d8 <__aeabi_dmul>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	460c      	mov	r4, r1
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	4621      	mov	r1, r4
 8004bf6:	4b9b      	ldr	r3, [pc, #620]	; (8004e64 <TIM2_IRQHandler+0xecc>)
 8004bf8:	cb18      	ldmia	r3, {r3, r4}
 8004bfa:	461a      	mov	r2, r3
 8004bfc:	4623      	mov	r3, r4
 8004bfe:	f7fb fab5 	bl	800016c <__adddf3>
 8004c02:	4603      	mov	r3, r0
 8004c04:	460c      	mov	r4, r1
 8004c06:	4a97      	ldr	r2, [pc, #604]	; (8004e64 <TIM2_IRQHandler+0xecc>)
 8004c08:	e9c2 3400 	strd	r3, r4, [r2]
  AngleYawGyro+=GyroZcal*GYROFACTORANGLE;
 8004c0c:	4b93      	ldr	r3, [pc, #588]	; (8004e5c <TIM2_IRQHandler+0xec4>)
 8004c0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c12:	4618      	mov	r0, r3
 8004c14:	f7fb fbf6 	bl	8000404 <__aeabi_i2d>
 8004c18:	a37f      	add	r3, pc, #508	; (adr r3, 8004e18 <TIM2_IRQHandler+0xe80>)
 8004c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c1e:	f7fb fc5b 	bl	80004d8 <__aeabi_dmul>
 8004c22:	4603      	mov	r3, r0
 8004c24:	460c      	mov	r4, r1
 8004c26:	4618      	mov	r0, r3
 8004c28:	4621      	mov	r1, r4
 8004c2a:	4b8f      	ldr	r3, [pc, #572]	; (8004e68 <TIM2_IRQHandler+0xed0>)
 8004c2c:	cb18      	ldmia	r3, {r3, r4}
 8004c2e:	461a      	mov	r2, r3
 8004c30:	4623      	mov	r3, r4
 8004c32:	f7fb fa9b 	bl	800016c <__adddf3>
 8004c36:	4603      	mov	r3, r0
 8004c38:	460c      	mov	r4, r1
 8004c3a:	4a8b      	ldr	r2, [pc, #556]	; (8004e68 <TIM2_IRQHandler+0xed0>)
 8004c3c:	e9c2 3400 	strd	r3, r4, [r2]

  //correct angles with jaw axis correction
  AnglePitchGyro+=AngleRollGyro * sin((double)(GyroZcal) * DEGREESTORADIANS * GYROFACTORANGLE);
 8004c40:	4b86      	ldr	r3, [pc, #536]	; (8004e5c <TIM2_IRQHandler+0xec4>)
 8004c42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c46:	4618      	mov	r0, r3
 8004c48:	f7fb fbdc 	bl	8000404 <__aeabi_i2d>
 8004c4c:	a374      	add	r3, pc, #464	; (adr r3, 8004e20 <TIM2_IRQHandler+0xe88>)
 8004c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c52:	f7fb fc41 	bl	80004d8 <__aeabi_dmul>
 8004c56:	4603      	mov	r3, r0
 8004c58:	460c      	mov	r4, r1
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	4621      	mov	r1, r4
 8004c5e:	a36e      	add	r3, pc, #440	; (adr r3, 8004e18 <TIM2_IRQHandler+0xe80>)
 8004c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c64:	f7fb fc38 	bl	80004d8 <__aeabi_dmul>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	460c      	mov	r4, r1
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	4621      	mov	r1, r4
 8004c70:	f006 fe8a 	bl	800b988 <sin>
 8004c74:	4b7b      	ldr	r3, [pc, #492]	; (8004e64 <TIM2_IRQHandler+0xecc>)
 8004c76:	cb18      	ldmia	r3, {r3, r4}
 8004c78:	461a      	mov	r2, r3
 8004c7a:	4623      	mov	r3, r4
 8004c7c:	f7fb fc2c 	bl	80004d8 <__aeabi_dmul>
 8004c80:	4603      	mov	r3, r0
 8004c82:	460c      	mov	r4, r1
 8004c84:	4618      	mov	r0, r3
 8004c86:	4621      	mov	r1, r4
 8004c88:	4b75      	ldr	r3, [pc, #468]	; (8004e60 <TIM2_IRQHandler+0xec8>)
 8004c8a:	cb18      	ldmia	r3, {r3, r4}
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	4623      	mov	r3, r4
 8004c90:	f7fb fa6c 	bl	800016c <__adddf3>
 8004c94:	4603      	mov	r3, r0
 8004c96:	460c      	mov	r4, r1
 8004c98:	4a71      	ldr	r2, [pc, #452]	; (8004e60 <TIM2_IRQHandler+0xec8>)
 8004c9a:	e9c2 3400 	strd	r3, r4, [r2]
  AngleRollGyro-=AnglePitchGyro * sin((double)(GyroZcal) * DEGREESTORADIANS * GYROFACTORANGLE);
 8004c9e:	4b71      	ldr	r3, [pc, #452]	; (8004e64 <TIM2_IRQHandler+0xecc>)
 8004ca0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ca4:	4b6d      	ldr	r3, [pc, #436]	; (8004e5c <TIM2_IRQHandler+0xec4>)
 8004ca6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004caa:	4618      	mov	r0, r3
 8004cac:	f7fb fbaa 	bl	8000404 <__aeabi_i2d>
 8004cb0:	a35b      	add	r3, pc, #364	; (adr r3, 8004e20 <TIM2_IRQHandler+0xe88>)
 8004cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cb6:	f7fb fc0f 	bl	80004d8 <__aeabi_dmul>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	460c      	mov	r4, r1
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	4621      	mov	r1, r4
 8004cc2:	a355      	add	r3, pc, #340	; (adr r3, 8004e18 <TIM2_IRQHandler+0xe80>)
 8004cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc8:	f7fb fc06 	bl	80004d8 <__aeabi_dmul>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	460c      	mov	r4, r1
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	4621      	mov	r1, r4
 8004cd4:	f006 fe58 	bl	800b988 <sin>
 8004cd8:	4b61      	ldr	r3, [pc, #388]	; (8004e60 <TIM2_IRQHandler+0xec8>)
 8004cda:	cb18      	ldmia	r3, {r3, r4}
 8004cdc:	461a      	mov	r2, r3
 8004cde:	4623      	mov	r3, r4
 8004ce0:	f7fb fbfa 	bl	80004d8 <__aeabi_dmul>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	460c      	mov	r4, r1
 8004ce8:	461a      	mov	r2, r3
 8004cea:	4623      	mov	r3, r4
 8004cec:	4640      	mov	r0, r8
 8004cee:	4649      	mov	r1, r9
 8004cf0:	f7fb fa3a 	bl	8000168 <__aeabi_dsub>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	460c      	mov	r4, r1
 8004cf8:	4a5a      	ldr	r2, [pc, #360]	; (8004e64 <TIM2_IRQHandler+0xecc>)
 8004cfa:	e9c2 3400 	strd	r3, r4, [r2]

  //Accelerometer angles
  Acc_vector=sqrt((mpu6050DataStr.Accelerometer_X * mpu6050DataStr.Accelerometer_X)+(mpu6050DataStr.Accelerometer_Y * mpu6050DataStr.Accelerometer_Y)+(mpu6050DataStr.Accelerometer_Z * mpu6050DataStr.Accelerometer_Z));
 8004cfe:	4b51      	ldr	r3, [pc, #324]	; (8004e44 <TIM2_IRQHandler+0xeac>)
 8004d00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d04:	461a      	mov	r2, r3
 8004d06:	4b4f      	ldr	r3, [pc, #316]	; (8004e44 <TIM2_IRQHandler+0xeac>)
 8004d08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d0c:	fb03 f202 	mul.w	r2, r3, r2
 8004d10:	4b4c      	ldr	r3, [pc, #304]	; (8004e44 <TIM2_IRQHandler+0xeac>)
 8004d12:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004d16:	4619      	mov	r1, r3
 8004d18:	4b4a      	ldr	r3, [pc, #296]	; (8004e44 <TIM2_IRQHandler+0xeac>)
 8004d1a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004d1e:	fb03 f301 	mul.w	r3, r3, r1
 8004d22:	441a      	add	r2, r3
 8004d24:	4b47      	ldr	r3, [pc, #284]	; (8004e44 <TIM2_IRQHandler+0xeac>)
 8004d26:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	4b45      	ldr	r3, [pc, #276]	; (8004e44 <TIM2_IRQHandler+0xeac>)
 8004d2e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004d32:	fb03 f301 	mul.w	r3, r3, r1
 8004d36:	4413      	add	r3, r2
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f7fb fb63 	bl	8000404 <__aeabi_i2d>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	460c      	mov	r4, r1
 8004d42:	4618      	mov	r0, r3
 8004d44:	4621      	mov	r1, r4
 8004d46:	f006 fead 	bl	800baa4 <sqrt>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	460c      	mov	r4, r1
 8004d4e:	4a47      	ldr	r2, [pc, #284]	; (8004e6c <TIM2_IRQHandler+0xed4>)
 8004d50:	e9c2 3400 	strd	r3, r4, [r2]
  AnglePitchAccel=asin((double)mpu6050DataStr.Accelerometer_Y/Acc_vector)*RADIANSTODEGREES;
 8004d54:	4b3b      	ldr	r3, [pc, #236]	; (8004e44 <TIM2_IRQHandler+0xeac>)
 8004d56:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f7fb fb52 	bl	8000404 <__aeabi_i2d>
 8004d60:	4b42      	ldr	r3, [pc, #264]	; (8004e6c <TIM2_IRQHandler+0xed4>)
 8004d62:	cb18      	ldmia	r3, {r3, r4}
 8004d64:	461a      	mov	r2, r3
 8004d66:	4623      	mov	r3, r4
 8004d68:	f7fb fce0 	bl	800072c <__aeabi_ddiv>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	460c      	mov	r4, r1
 8004d70:	4618      	mov	r0, r3
 8004d72:	4621      	mov	r1, r4
 8004d74:	f006 fe42 	bl	800b9fc <asin>
 8004d78:	a32b      	add	r3, pc, #172	; (adr r3, 8004e28 <TIM2_IRQHandler+0xe90>)
 8004d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d7e:	f7fb fbab 	bl	80004d8 <__aeabi_dmul>
 8004d82:	4603      	mov	r3, r0
 8004d84:	460c      	mov	r4, r1
 8004d86:	4a3a      	ldr	r2, [pc, #232]	; (8004e70 <TIM2_IRQHandler+0xed8>)
 8004d88:	e9c2 3400 	strd	r3, r4, [r2]
  AngleRollAccel=-asin((double)mpu6050DataStr.Accelerometer_X/Acc_vector)*RADIANSTODEGREES;
 8004d8c:	4b2d      	ldr	r3, [pc, #180]	; (8004e44 <TIM2_IRQHandler+0xeac>)
 8004d8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d92:	4618      	mov	r0, r3
 8004d94:	f7fb fb36 	bl	8000404 <__aeabi_i2d>
 8004d98:	4b34      	ldr	r3, [pc, #208]	; (8004e6c <TIM2_IRQHandler+0xed4>)
 8004d9a:	cb18      	ldmia	r3, {r3, r4}
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	4623      	mov	r3, r4
 8004da0:	f7fb fcc4 	bl	800072c <__aeabi_ddiv>
 8004da4:	4603      	mov	r3, r0
 8004da6:	460c      	mov	r4, r1
 8004da8:	4618      	mov	r0, r3
 8004daa:	4621      	mov	r1, r4
 8004dac:	f006 fe26 	bl	800b9fc <asin>
 8004db0:	4603      	mov	r3, r0
 8004db2:	460c      	mov	r4, r1
 8004db4:	461d      	mov	r5, r3
 8004db6:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 8004dba:	a31b      	add	r3, pc, #108	; (adr r3, 8004e28 <TIM2_IRQHandler+0xe90>)
 8004dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc0:	4628      	mov	r0, r5
 8004dc2:	4631      	mov	r1, r6
 8004dc4:	f7fb fb88 	bl	80004d8 <__aeabi_dmul>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	460c      	mov	r4, r1
 8004dcc:	4a29      	ldr	r2, [pc, #164]	; (8004e74 <TIM2_IRQHandler+0xedc>)
 8004dce:	e9c2 3400 	strd	r3, r4, [r2]


  AnglePitchAccel-=ACCELPITCHMANUALOFFSET;
 8004dd2:	4b27      	ldr	r3, [pc, #156]	; (8004e70 <TIM2_IRQHandler+0xed8>)
 8004dd4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004dd8:	a315      	add	r3, pc, #84	; (adr r3, 8004e30 <TIM2_IRQHandler+0xe98>)
 8004dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dde:	f7fb f9c3 	bl	8000168 <__aeabi_dsub>
 8004de2:	4603      	mov	r3, r0
 8004de4:	460c      	mov	r4, r1
 8004de6:	4a22      	ldr	r2, [pc, #136]	; (8004e70 <TIM2_IRQHandler+0xed8>)
 8004de8:	e9c2 3400 	strd	r3, r4, [r2]
  AngleRollAccel-=ACCELROLLMANUALOFFSET;
 8004dec:	4b21      	ldr	r3, [pc, #132]	; (8004e74 <TIM2_IRQHandler+0xedc>)
 8004dee:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004df2:	f04f 0200 	mov.w	r2, #0
 8004df6:	4b20      	ldr	r3, [pc, #128]	; (8004e78 <TIM2_IRQHandler+0xee0>)
 8004df8:	f7fb f9b6 	bl	8000168 <__aeabi_dsub>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	460c      	mov	r4, r1
 8004e00:	4a1c      	ldr	r2, [pc, #112]	; (8004e74 <TIM2_IRQHandler+0xedc>)
 8004e02:	e9c2 3400 	strd	r3, r4, [r2]

  AnglePitch=AnglePitchGyro;// + 0.01*AnglePitchAccel;
 8004e06:	4b16      	ldr	r3, [pc, #88]	; (8004e60 <TIM2_IRQHandler+0xec8>)
 8004e08:	cb18      	ldmia	r3, {r3, r4}
 8004e0a:	4a1c      	ldr	r2, [pc, #112]	; (8004e7c <TIM2_IRQHandler+0xee4>)
 8004e0c:	e9c2 3400 	strd	r3, r4, [r2]
 8004e10:	e036      	b.n	8004e80 <TIM2_IRQHandler+0xee8>
 8004e12:	bf00      	nop
 8004e14:	f3af 8000 	nop.w
 8004e18:	ff801ff8 	.word	0xff801ff8
 8004e1c:	3f0ff801 	.word	0x3f0ff801
 8004e20:	9963e11d 	.word	0x9963e11d
 8004e24:	3f91df46 	.word	0x3f91df46
 8004e28:	1e7967cb 	.word	0x1e7967cb
 8004e2c:	404ca5dc 	.word	0x404ca5dc
 8004e30:	9999999a 	.word	0x9999999a
 8004e34:	3fc99999 	.word	0x3fc99999
 8004e38:	200008d0 	.word	0x200008d0
 8004e3c:	200006d8 	.word	0x200006d8
 8004e40:	200006b0 	.word	0x200006b0
 8004e44:	20000634 	.word	0x20000634
 8004e48:	20000360 	.word	0x20000360
 8004e4c:	20000288 	.word	0x20000288
 8004e50:	20000488 	.word	0x20000488
 8004e54:	20000418 	.word	0x20000418
 8004e58:	2000028a 	.word	0x2000028a
 8004e5c:	20000528 	.word	0x20000528
 8004e60:	200008a8 	.word	0x200008a8
 8004e64:	200006c0 	.word	0x200006c0
 8004e68:	20000938 	.word	0x20000938
 8004e6c:	200006b8 	.word	0x200006b8
 8004e70:	200008b8 	.word	0x200008b8
 8004e74:	200007c0 	.word	0x200007c0
 8004e78:	3fe00000 	.word	0x3fe00000
 8004e7c:	20000890 	.word	0x20000890
  AngleRoll=AngleRollGyro; //+ *AngleRollAccel;
 8004e80:	4ba7      	ldr	r3, [pc, #668]	; (8005120 <TIM2_IRQHandler+0x1188>)
 8004e82:	cb18      	ldmia	r3, {r3, r4}
 8004e84:	4aa7      	ldr	r2, [pc, #668]	; (8005124 <TIM2_IRQHandler+0x118c>)
 8004e86:	e9c2 3400 	strd	r3, r4, [r2]
  AngleYaw=AngleYawGyro;
 8004e8a:	4ba7      	ldr	r3, [pc, #668]	; (8005128 <TIM2_IRQHandler+0x1190>)
 8004e8c:	cb18      	ldmia	r3, {r3, r4}
 8004e8e:	4aa7      	ldr	r2, [pc, #668]	; (800512c <TIM2_IRQHandler+0x1194>)
 8004e90:	e9c2 3400 	strd	r3, r4, [r2]

  //PID input Filtered
  PitchGyroPIDin =  (PitchGyroPIDin * 0.7) + (AnglePitch * 0.3);
 8004e94:	4ba6      	ldr	r3, [pc, #664]	; (8005130 <TIM2_IRQHandler+0x1198>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f7fb fac5 	bl	8000428 <__aeabi_f2d>
 8004e9e:	a39c      	add	r3, pc, #624	; (adr r3, 8005110 <TIM2_IRQHandler+0x1178>)
 8004ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ea4:	f7fb fb18 	bl	80004d8 <__aeabi_dmul>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	460c      	mov	r4, r1
 8004eac:	4625      	mov	r5, r4
 8004eae:	461c      	mov	r4, r3
 8004eb0:	4ba0      	ldr	r3, [pc, #640]	; (8005134 <TIM2_IRQHandler+0x119c>)
 8004eb2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004eb6:	a398      	add	r3, pc, #608	; (adr r3, 8005118 <TIM2_IRQHandler+0x1180>)
 8004eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ebc:	f7fb fb0c 	bl	80004d8 <__aeabi_dmul>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	460b      	mov	r3, r1
 8004ec4:	4620      	mov	r0, r4
 8004ec6:	4629      	mov	r1, r5
 8004ec8:	f7fb f950 	bl	800016c <__adddf3>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	460c      	mov	r4, r1
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	4621      	mov	r1, r4
 8004ed4:	f7fb fdf8 	bl	8000ac8 <__aeabi_d2f>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	4b95      	ldr	r3, [pc, #596]	; (8005130 <TIM2_IRQHandler+0x1198>)
 8004edc:	601a      	str	r2, [r3, #0]
  RollGyroPIDin = (RollGyroPIDin * 0.7) + (AngleRoll * 0.3);
 8004ede:	4b96      	ldr	r3, [pc, #600]	; (8005138 <TIM2_IRQHandler+0x11a0>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f7fb faa0 	bl	8000428 <__aeabi_f2d>
 8004ee8:	a389      	add	r3, pc, #548	; (adr r3, 8005110 <TIM2_IRQHandler+0x1178>)
 8004eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eee:	f7fb faf3 	bl	80004d8 <__aeabi_dmul>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	460c      	mov	r4, r1
 8004ef6:	4625      	mov	r5, r4
 8004ef8:	461c      	mov	r4, r3
 8004efa:	4b8a      	ldr	r3, [pc, #552]	; (8005124 <TIM2_IRQHandler+0x118c>)
 8004efc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004f00:	a385      	add	r3, pc, #532	; (adr r3, 8005118 <TIM2_IRQHandler+0x1180>)
 8004f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f06:	f7fb fae7 	bl	80004d8 <__aeabi_dmul>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	4620      	mov	r0, r4
 8004f10:	4629      	mov	r1, r5
 8004f12:	f7fb f92b 	bl	800016c <__adddf3>
 8004f16:	4603      	mov	r3, r0
 8004f18:	460c      	mov	r4, r1
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	4621      	mov	r1, r4
 8004f1e:	f7fb fdd3 	bl	8000ac8 <__aeabi_d2f>
 8004f22:	4602      	mov	r2, r0
 8004f24:	4b84      	ldr	r3, [pc, #528]	; (8005138 <TIM2_IRQHandler+0x11a0>)
 8004f26:	601a      	str	r2, [r3, #0]
  YawGyroPIDin = (YawGyroPIDin * 0.7) + (AngleYaw * 0.3);
 8004f28:	4b84      	ldr	r3, [pc, #528]	; (800513c <TIM2_IRQHandler+0x11a4>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	f7fb fa7b 	bl	8000428 <__aeabi_f2d>
 8004f32:	a377      	add	r3, pc, #476	; (adr r3, 8005110 <TIM2_IRQHandler+0x1178>)
 8004f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f38:	f7fb face 	bl	80004d8 <__aeabi_dmul>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	460c      	mov	r4, r1
 8004f40:	4625      	mov	r5, r4
 8004f42:	461c      	mov	r4, r3
 8004f44:	4b79      	ldr	r3, [pc, #484]	; (800512c <TIM2_IRQHandler+0x1194>)
 8004f46:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004f4a:	a373      	add	r3, pc, #460	; (adr r3, 8005118 <TIM2_IRQHandler+0x1180>)
 8004f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f50:	f7fb fac2 	bl	80004d8 <__aeabi_dmul>
 8004f54:	4602      	mov	r2, r0
 8004f56:	460b      	mov	r3, r1
 8004f58:	4620      	mov	r0, r4
 8004f5a:	4629      	mov	r1, r5
 8004f5c:	f7fb f906 	bl	800016c <__adddf3>
 8004f60:	4603      	mov	r3, r0
 8004f62:	460c      	mov	r4, r1
 8004f64:	4618      	mov	r0, r3
 8004f66:	4621      	mov	r1, r4
 8004f68:	f7fb fdae 	bl	8000ac8 <__aeabi_d2f>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	4b73      	ldr	r3, [pc, #460]	; (800513c <TIM2_IRQHandler+0x11a4>)
 8004f70:	601a      	str	r2, [r3, #0]
  //-------------------------------------------------------------------

  //SCALE DATA
  //Throttle UP->DOWN 0-100 ->scaling
  ThrottleINscaled=ScaleDataFl(Ljoyupdown,0,100,FlashDataActive.minthrottle,FlashDataActive.maxthrottle);
 8004f72:	4b73      	ldr	r3, [pc, #460]	; (8005140 <TIM2_IRQHandler+0x11a8>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4618      	mov	r0, r3
 8004f78:	f7fb feac 	bl	8000cd4 <__aeabi_ui2f>
 8004f7c:	4b71      	ldr	r3, [pc, #452]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 8004f7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f80:	4b70      	ldr	r3, [pc, #448]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 8004f82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f84:	9300      	str	r3, [sp, #0]
 8004f86:	4613      	mov	r3, r2
 8004f88:	4a6f      	ldr	r2, [pc, #444]	; (8005148 <TIM2_IRQHandler+0x11b0>)
 8004f8a:	f04f 0100 	mov.w	r1, #0
 8004f8e:	f000 fbfd 	bl	800578c <ScaleDataFl>
 8004f92:	4602      	mov	r2, r0
 8004f94:	4b6d      	ldr	r3, [pc, #436]	; (800514c <TIM2_IRQHandler+0x11b4>)
 8004f96:	601a      	str	r2, [r3, #0]

  //Pitch UP->DOWN 0-100 ->scaling
  PitchINscaled=ScaleDataFl(Djoyupdown,0,100,-FlashDataActive.maxpitchdegree,FlashDataActive.maxpitchdegree);
 8004f98:	4b6d      	ldr	r3, [pc, #436]	; (8005150 <TIM2_IRQHandler+0x11b8>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f7fb fe99 	bl	8000cd4 <__aeabi_ui2f>
 8004fa2:	4b68      	ldr	r3, [pc, #416]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 8004fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa6:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 8004faa:	4b66      	ldr	r3, [pc, #408]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 8004fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fae:	9300      	str	r3, [sp, #0]
 8004fb0:	4613      	mov	r3, r2
 8004fb2:	4a65      	ldr	r2, [pc, #404]	; (8005148 <TIM2_IRQHandler+0x11b0>)
 8004fb4:	f04f 0100 	mov.w	r1, #0
 8004fb8:	f000 fbe8 	bl	800578c <ScaleDataFl>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	4b65      	ldr	r3, [pc, #404]	; (8005154 <TIM2_IRQHandler+0x11bc>)
 8004fc0:	601a      	str	r2, [r3, #0]
  //Invert
  PitchINscaled*=(-1);
 8004fc2:	4b64      	ldr	r3, [pc, #400]	; (8005154 <TIM2_IRQHandler+0x11bc>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004fca:	4a62      	ldr	r2, [pc, #392]	; (8005154 <TIM2_IRQHandler+0x11bc>)
 8004fcc:	6013      	str	r3, [r2, #0]

  //Roll LEFT->RIGHT 0 -> 100 -> scaling
  RollINscaled=ScaleDataFl(Djoyleftright,0,100,-FlashDataActive.maxrolldegree,FlashDataActive.maxrolldegree);
 8004fce:	4b62      	ldr	r3, [pc, #392]	; (8005158 <TIM2_IRQHandler+0x11c0>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f7fb fe7e 	bl	8000cd4 <__aeabi_ui2f>
 8004fd8:	4b5a      	ldr	r3, [pc, #360]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 8004fda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fdc:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 8004fe0:	4b58      	ldr	r3, [pc, #352]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 8004fe2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fe4:	9300      	str	r3, [sp, #0]
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	4a57      	ldr	r2, [pc, #348]	; (8005148 <TIM2_IRQHandler+0x11b0>)
 8004fea:	f04f 0100 	mov.w	r1, #0
 8004fee:	f000 fbcd 	bl	800578c <ScaleDataFl>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	4b59      	ldr	r3, [pc, #356]	; (800515c <TIM2_IRQHandler+0x11c4>)
 8004ff6:	601a      	str	r2, [r3, #0]

  //Roll LEFT->RIGHT 0 -> 100 ->scaling
  YawINscaled=ScaleDataFl(Ljoyleftright,0,100,-FlashDataActive.maxyawdegree,FlashDataActive.maxyawdegree);
 8004ff8:	4b59      	ldr	r3, [pc, #356]	; (8005160 <TIM2_IRQHandler+0x11c8>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f7fb fe69 	bl	8000cd4 <__aeabi_ui2f>
 8005002:	4b50      	ldr	r3, [pc, #320]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 8005004:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005006:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 800500a:	4b4e      	ldr	r3, [pc, #312]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 800500c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800500e:	9300      	str	r3, [sp, #0]
 8005010:	4613      	mov	r3, r2
 8005012:	4a4d      	ldr	r2, [pc, #308]	; (8005148 <TIM2_IRQHandler+0x11b0>)
 8005014:	f04f 0100 	mov.w	r1, #0
 8005018:	f000 fbb8 	bl	800578c <ScaleDataFl>
 800501c:	4602      	mov	r2, r0
 800501e:	4b51      	ldr	r3, [pc, #324]	; (8005164 <TIM2_IRQHandler+0x11cc>)
 8005020:	601a      	str	r2, [r3, #0]

  //MOTOR CONTROL

  //PID
  pid_output_pitch = pid(PitchINscaled, PitchGyroPIDin, FlashDataActive.pid_p_gain_pitch, FlashDataActive.pid_i_gain_pitch, FlashDataActive.pid_d_gain_pitch, &pitch_integral, &pitch_diffErrHist, FlashDataActive.pid_i_max_pitch, FlashDataActive.pid_max_pitch);
 8005022:	4b4c      	ldr	r3, [pc, #304]	; (8005154 <TIM2_IRQHandler+0x11bc>)
 8005024:	681d      	ldr	r5, [r3, #0]
 8005026:	4b42      	ldr	r3, [pc, #264]	; (8005130 <TIM2_IRQHandler+0x1198>)
 8005028:	681e      	ldr	r6, [r3, #0]
 800502a:	4b46      	ldr	r3, [pc, #280]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 800502c:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8005030:	4b44      	ldr	r3, [pc, #272]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 8005032:	f8d3 9008 	ldr.w	r9, [r3, #8]
 8005036:	4b43      	ldr	r3, [pc, #268]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 8005038:	68dc      	ldr	r4, [r3, #12]
 800503a:	4b42      	ldr	r3, [pc, #264]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 800503c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800503e:	4618      	mov	r0, r3
 8005040:	f7fb fe4c 	bl	8000cdc <__aeabi_i2f>
 8005044:	4682      	mov	sl, r0
 8005046:	4b3f      	ldr	r3, [pc, #252]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 8005048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800504a:	4618      	mov	r0, r3
 800504c:	f7fb fe46 	bl	8000cdc <__aeabi_i2f>
 8005050:	4603      	mov	r3, r0
 8005052:	9304      	str	r3, [sp, #16]
 8005054:	f8cd a00c 	str.w	sl, [sp, #12]
 8005058:	4b43      	ldr	r3, [pc, #268]	; (8005168 <TIM2_IRQHandler+0x11d0>)
 800505a:	9302      	str	r3, [sp, #8]
 800505c:	4b43      	ldr	r3, [pc, #268]	; (800516c <TIM2_IRQHandler+0x11d4>)
 800505e:	9301      	str	r3, [sp, #4]
 8005060:	9400      	str	r4, [sp, #0]
 8005062:	464b      	mov	r3, r9
 8005064:	4642      	mov	r2, r8
 8005066:	4631      	mov	r1, r6
 8005068:	4628      	mov	r0, r5
 800506a:	f000 fbc5 	bl	80057f8 <pid>
 800506e:	4602      	mov	r2, r0
 8005070:	4b3f      	ldr	r3, [pc, #252]	; (8005170 <TIM2_IRQHandler+0x11d8>)
 8005072:	601a      	str	r2, [r3, #0]
  pid_output_roll = pid(RollINscaled, RollGyroPIDin, FlashDataActive.pid_p_gain_roll, FlashDataActive.pid_i_gain_roll, FlashDataActive.pid_d_gain_roll,&roll_integral,&roll_diffErrHist,FlashDataActive.pid_i_max_roll, FlashDataActive.pid_max_roll );
 8005074:	4b39      	ldr	r3, [pc, #228]	; (800515c <TIM2_IRQHandler+0x11c4>)
 8005076:	681d      	ldr	r5, [r3, #0]
 8005078:	4b2f      	ldr	r3, [pc, #188]	; (8005138 <TIM2_IRQHandler+0x11a0>)
 800507a:	681e      	ldr	r6, [r3, #0]
 800507c:	4b31      	ldr	r3, [pc, #196]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 800507e:	f8d3 8010 	ldr.w	r8, [r3, #16]
 8005082:	4b30      	ldr	r3, [pc, #192]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 8005084:	f8d3 9014 	ldr.w	r9, [r3, #20]
 8005088:	4b2e      	ldr	r3, [pc, #184]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 800508a:	699c      	ldr	r4, [r3, #24]
 800508c:	4b2d      	ldr	r3, [pc, #180]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 800508e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005090:	4618      	mov	r0, r3
 8005092:	f7fb fe23 	bl	8000cdc <__aeabi_i2f>
 8005096:	4682      	mov	sl, r0
 8005098:	4b2a      	ldr	r3, [pc, #168]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 800509a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800509c:	4618      	mov	r0, r3
 800509e:	f7fb fe1d 	bl	8000cdc <__aeabi_i2f>
 80050a2:	4603      	mov	r3, r0
 80050a4:	9304      	str	r3, [sp, #16]
 80050a6:	f8cd a00c 	str.w	sl, [sp, #12]
 80050aa:	4b32      	ldr	r3, [pc, #200]	; (8005174 <TIM2_IRQHandler+0x11dc>)
 80050ac:	9302      	str	r3, [sp, #8]
 80050ae:	4b32      	ldr	r3, [pc, #200]	; (8005178 <TIM2_IRQHandler+0x11e0>)
 80050b0:	9301      	str	r3, [sp, #4]
 80050b2:	9400      	str	r4, [sp, #0]
 80050b4:	464b      	mov	r3, r9
 80050b6:	4642      	mov	r2, r8
 80050b8:	4631      	mov	r1, r6
 80050ba:	4628      	mov	r0, r5
 80050bc:	f000 fb9c 	bl	80057f8 <pid>
 80050c0:	4602      	mov	r2, r0
 80050c2:	4b2e      	ldr	r3, [pc, #184]	; (800517c <TIM2_IRQHandler+0x11e4>)
 80050c4:	601a      	str	r2, [r3, #0]
  pid_output_yaw = pid(YawINscaled, YawGyroPIDin, FlashDataActive.pid_p_gain_yaw, FlashDataActive.pid_i_gain_yaw, FlashDataActive.pid_d_gain_yaw, &yaw_integral,&yaw_diffErrHist,FlashDataActive.pid_i_max_roll, FlashDataActive.pid_max_yaw );
 80050c6:	4b27      	ldr	r3, [pc, #156]	; (8005164 <TIM2_IRQHandler+0x11cc>)
 80050c8:	681d      	ldr	r5, [r3, #0]
 80050ca:	4b1c      	ldr	r3, [pc, #112]	; (800513c <TIM2_IRQHandler+0x11a4>)
 80050cc:	681e      	ldr	r6, [r3, #0]
 80050ce:	4b1d      	ldr	r3, [pc, #116]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 80050d0:	f8d3 801c 	ldr.w	r8, [r3, #28]
 80050d4:	4b1b      	ldr	r3, [pc, #108]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 80050d6:	f8d3 9020 	ldr.w	r9, [r3, #32]
 80050da:	4b1a      	ldr	r3, [pc, #104]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 80050dc:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80050de:	4b19      	ldr	r3, [pc, #100]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 80050e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050e2:	4618      	mov	r0, r3
 80050e4:	f7fb fdfa 	bl	8000cdc <__aeabi_i2f>
 80050e8:	4682      	mov	sl, r0
 80050ea:	4b16      	ldr	r3, [pc, #88]	; (8005144 <TIM2_IRQHandler+0x11ac>)
 80050ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ee:	4618      	mov	r0, r3
 80050f0:	f7fb fdf4 	bl	8000cdc <__aeabi_i2f>
 80050f4:	4603      	mov	r3, r0
 80050f6:	9304      	str	r3, [sp, #16]
 80050f8:	f8cd a00c 	str.w	sl, [sp, #12]
 80050fc:	4b20      	ldr	r3, [pc, #128]	; (8005180 <TIM2_IRQHandler+0x11e8>)
 80050fe:	9302      	str	r3, [sp, #8]
 8005100:	4b20      	ldr	r3, [pc, #128]	; (8005184 <TIM2_IRQHandler+0x11ec>)
 8005102:	9301      	str	r3, [sp, #4]
 8005104:	9400      	str	r4, [sp, #0]
 8005106:	464b      	mov	r3, r9
 8005108:	e03e      	b.n	8005188 <TIM2_IRQHandler+0x11f0>
 800510a:	bf00      	nop
 800510c:	f3af 8000 	nop.w
 8005110:	66666666 	.word	0x66666666
 8005114:	3fe66666 	.word	0x3fe66666
 8005118:	33333333 	.word	0x33333333
 800511c:	3fd33333 	.word	0x3fd33333
 8005120:	200006c0 	.word	0x200006c0
 8005124:	20000968 	.word	0x20000968
 8005128:	20000938 	.word	0x20000938
 800512c:	20000950 	.word	0x20000950
 8005130:	2000023c 	.word	0x2000023c
 8005134:	20000890 	.word	0x20000890
 8005138:	20000240 	.word	0x20000240
 800513c:	20000244 	.word	0x20000244
 8005140:	20000580 	.word	0x20000580
 8005144:	20000598 	.word	0x20000598
 8005148:	42c80000 	.word	0x42c80000
 800514c:	2000022c 	.word	0x2000022c
 8005150:	20000694 	.word	0x20000694
 8005154:	20000230 	.word	0x20000230
 8005158:	20000278 	.word	0x20000278
 800515c:	20000234 	.word	0x20000234
 8005160:	200004e0 	.word	0x200004e0
 8005164:	20000238 	.word	0x20000238
 8005168:	20000258 	.word	0x20000258
 800516c:	20000254 	.word	0x20000254
 8005170:	20000248 	.word	0x20000248
 8005174:	20000260 	.word	0x20000260
 8005178:	2000025c 	.word	0x2000025c
 800517c:	2000024c 	.word	0x2000024c
 8005180:	20000268 	.word	0x20000268
 8005184:	20000264 	.word	0x20000264
 8005188:	4642      	mov	r2, r8
 800518a:	4631      	mov	r1, r6
 800518c:	4628      	mov	r0, r5
 800518e:	f000 fb33 	bl	80057f8 <pid>
 8005192:	4602      	mov	r2, r0
 8005194:	4b93      	ldr	r3, [pc, #588]	; (80053e4 <TIM2_IRQHandler+0x144c>)
 8005196:	601a      	str	r2, [r3, #0]

  //TESTING
  if(ConnectWeakFlag==1)MotorStatus=MOTOROFF;//if connection is lost!
 8005198:	4b93      	ldr	r3, [pc, #588]	; (80053e8 <TIM2_IRQHandler+0x1450>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	2b01      	cmp	r3, #1
 800519e:	d102      	bne.n	80051a6 <TIM2_IRQHandler+0x120e>
 80051a0:	4b92      	ldr	r3, [pc, #584]	; (80053ec <TIM2_IRQHandler+0x1454>)
 80051a2:	2201      	movs	r2, #1
 80051a4:	601a      	str	r2, [r3, #0]

  //Motor STATUS (TOGGLE 1)
  //ON toggle 0->1 front start motor ON sequence
  if(togg1hist!=togg1 && togg1==1 && ThrottleINscaled<MOTORSTARTBLOCKTHRESHOLD)MotorStatus=MOTORSTARTING;
 80051a6:	4b92      	ldr	r3, [pc, #584]	; (80053f0 <TIM2_IRQHandler+0x1458>)
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	4b92      	ldr	r3, [pc, #584]	; (80053f4 <TIM2_IRQHandler+0x145c>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d00f      	beq.n	80051d2 <TIM2_IRQHandler+0x123a>
 80051b2:	4b90      	ldr	r3, [pc, #576]	; (80053f4 <TIM2_IRQHandler+0x145c>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d10b      	bne.n	80051d2 <TIM2_IRQHandler+0x123a>
 80051ba:	4b8f      	ldr	r3, [pc, #572]	; (80053f8 <TIM2_IRQHandler+0x1460>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	498f      	ldr	r1, [pc, #572]	; (80053fc <TIM2_IRQHandler+0x1464>)
 80051c0:	4618      	mov	r0, r3
 80051c2:	f7fb ff7d 	bl	80010c0 <__aeabi_fcmplt>
 80051c6:	4603      	mov	r3, r0
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d002      	beq.n	80051d2 <TIM2_IRQHandler+0x123a>
 80051cc:	4b87      	ldr	r3, [pc, #540]	; (80053ec <TIM2_IRQHandler+0x1454>)
 80051ce:	2202      	movs	r2, #2
 80051d0:	601a      	str	r2, [r3, #0]

  //ON toggle 0-> motor always OFF
  if(togg1==0)MotorStatus=MOTOROFF;
 80051d2:	4b88      	ldr	r3, [pc, #544]	; (80053f4 <TIM2_IRQHandler+0x145c>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d102      	bne.n	80051e0 <TIM2_IRQHandler+0x1248>
 80051da:	4b84      	ldr	r3, [pc, #528]	; (80053ec <TIM2_IRQHandler+0x1454>)
 80051dc:	2201      	movs	r2, #1
 80051de:	601a      	str	r2, [r3, #0]

  //GYROCALIB-----------------------------------------------------------------------------------------
  if(togg2hist==0 && togg2==1 && GyroCalibStatus==0 && MotorStatus==MOTOROFF) //button 2 pressed Motor OFF Calib not in progress
 80051e0:	4b87      	ldr	r3, [pc, #540]	; (8005400 <TIM2_IRQHandler+0x1468>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d11a      	bne.n	800521e <TIM2_IRQHandler+0x1286>
 80051e8:	4b86      	ldr	r3, [pc, #536]	; (8005404 <TIM2_IRQHandler+0x146c>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d116      	bne.n	800521e <TIM2_IRQHandler+0x1286>
 80051f0:	4b85      	ldr	r3, [pc, #532]	; (8005408 <TIM2_IRQHandler+0x1470>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d112      	bne.n	800521e <TIM2_IRQHandler+0x1286>
 80051f8:	4b7c      	ldr	r3, [pc, #496]	; (80053ec <TIM2_IRQHandler+0x1454>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d10e      	bne.n	800521e <TIM2_IRQHandler+0x1286>
  {
	  GyroCalibStatus=1;
 8005200:	4b81      	ldr	r3, [pc, #516]	; (8005408 <TIM2_IRQHandler+0x1470>)
 8005202:	2201      	movs	r2, #1
 8005204:	601a      	str	r2, [r3, #0]
	  SUMGyroX=0;
 8005206:	4b81      	ldr	r3, [pc, #516]	; (800540c <TIM2_IRQHandler+0x1474>)
 8005208:	2200      	movs	r2, #0
 800520a:	601a      	str	r2, [r3, #0]
	  SUMGyroY=0;
 800520c:	4b80      	ldr	r3, [pc, #512]	; (8005410 <TIM2_IRQHandler+0x1478>)
 800520e:	2200      	movs	r2, #0
 8005210:	601a      	str	r2, [r3, #0]
	  SUMGyroZ=0;
 8005212:	4b80      	ldr	r3, [pc, #512]	; (8005414 <TIM2_IRQHandler+0x147c>)
 8005214:	2200      	movs	r2, #0
 8005216:	601a      	str	r2, [r3, #0]
	  Gyrocalibcount=0;
 8005218:	4b7f      	ldr	r3, [pc, #508]	; (8005418 <TIM2_IRQHandler+0x1480>)
 800521a:	2200      	movs	r2, #0
 800521c:	601a      	str	r2, [r3, #0]
  }

  //Write and Erase Flash operation timeout to prevent multiple calls in sequence
  if(FlashWriteTimeoutCount>0)FlashWriteTimeoutCount--;
 800521e:	4b7f      	ldr	r3, [pc, #508]	; (800541c <TIM2_IRQHandler+0x1484>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d004      	beq.n	8005230 <TIM2_IRQHandler+0x1298>
 8005226:	4b7d      	ldr	r3, [pc, #500]	; (800541c <TIM2_IRQHandler+0x1484>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	3b01      	subs	r3, #1
 800522c:	4a7b      	ldr	r2, [pc, #492]	; (800541c <TIM2_IRQHandler+0x1484>)
 800522e:	6013      	str	r3, [r2, #0]
  if(FlashEraseTimeoutCount>0)FlashEraseTimeoutCount--;
 8005230:	4b7b      	ldr	r3, [pc, #492]	; (8005420 <TIM2_IRQHandler+0x1488>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d004      	beq.n	8005242 <TIM2_IRQHandler+0x12aa>
 8005238:	4b79      	ldr	r3, [pc, #484]	; (8005420 <TIM2_IRQHandler+0x1488>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	3b01      	subs	r3, #1
 800523e:	4a78      	ldr	r2, [pc, #480]	; (8005420 <TIM2_IRQHandler+0x1488>)
 8005240:	6013      	str	r3, [r2, #0]

  //Write active parameters in flash
  if(FlashWriteFlag && MotorStatus==MOTOROFF && FlashWriteTimeoutCount==0)
 8005242:	4b78      	ldr	r3, [pc, #480]	; (8005424 <TIM2_IRQHandler+0x148c>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d017      	beq.n	800527a <TIM2_IRQHandler+0x12e2>
 800524a:	4b68      	ldr	r3, [pc, #416]	; (80053ec <TIM2_IRQHandler+0x1454>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	2b01      	cmp	r3, #1
 8005250:	d113      	bne.n	800527a <TIM2_IRQHandler+0x12e2>
 8005252:	4b72      	ldr	r3, [pc, #456]	; (800541c <TIM2_IRQHandler+0x1484>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d10f      	bne.n	800527a <TIM2_IRQHandler+0x12e2>
  {
	  WriteFlashData(FLASHCONSTADDR, &FlashDataActive);
 800525a:	4973      	ldr	r1, [pc, #460]	; (8005428 <TIM2_IRQHandler+0x1490>)
 800525c:	4873      	ldr	r0, [pc, #460]	; (800542c <TIM2_IRQHandler+0x1494>)
 800525e:	f7fd fde7 	bl	8002e30 <WriteFlashData>
	  ReadFlashData(FLASHCONSTADDR, &FlashDataFlash);//Read back values to Flash structure
 8005262:	4973      	ldr	r1, [pc, #460]	; (8005430 <TIM2_IRQHandler+0x1498>)
 8005264:	4871      	ldr	r0, [pc, #452]	; (800542c <TIM2_IRQHandler+0x1494>)
 8005266:	f7fd ff93 	bl	8003190 <ReadFlashData>
	  FlashWriteFlag=0;//reset
 800526a:	4b6e      	ldr	r3, [pc, #440]	; (8005424 <TIM2_IRQHandler+0x148c>)
 800526c:	2200      	movs	r2, #0
 800526e:	601a      	str	r2, [r3, #0]
	  watch1++;
 8005270:	4b70      	ldr	r3, [pc, #448]	; (8005434 <TIM2_IRQHandler+0x149c>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	3301      	adds	r3, #1
 8005276:	4a6f      	ldr	r2, [pc, #444]	; (8005434 <TIM2_IRQHandler+0x149c>)
 8005278:	6013      	str	r3, [r2, #0]
  }

  //Erase Flash Data
  if(FlashEraseFlag && MotorStatus==MOTOROFF && FlashEraseTimeoutCount==0)
 800527a:	4b6f      	ldr	r3, [pc, #444]	; (8005438 <TIM2_IRQHandler+0x14a0>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d012      	beq.n	80052a8 <TIM2_IRQHandler+0x1310>
 8005282:	4b5a      	ldr	r3, [pc, #360]	; (80053ec <TIM2_IRQHandler+0x1454>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2b01      	cmp	r3, #1
 8005288:	d10e      	bne.n	80052a8 <TIM2_IRQHandler+0x1310>
 800528a:	4b65      	ldr	r3, [pc, #404]	; (8005420 <TIM2_IRQHandler+0x1488>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d10a      	bne.n	80052a8 <TIM2_IRQHandler+0x1310>
  {
	  EraseFlashData(FLASHCONSTADDR);
 8005292:	4866      	ldr	r0, [pc, #408]	; (800542c <TIM2_IRQHandler+0x1494>)
 8005294:	f7fd ff56 	bl	8003144 <EraseFlashData>
	  FlashEraseFlag=0;//reset
 8005298:	4b67      	ldr	r3, [pc, #412]	; (8005438 <TIM2_IRQHandler+0x14a0>)
 800529a:	2200      	movs	r2, #0
 800529c:	601a      	str	r2, [r3, #0]
	  watch2++;
 800529e:	4b67      	ldr	r3, [pc, #412]	; (800543c <TIM2_IRQHandler+0x14a4>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	3301      	adds	r3, #1
 80052a4:	4a65      	ldr	r2, [pc, #404]	; (800543c <TIM2_IRQHandler+0x14a4>)
 80052a6:	6013      	str	r3, [r2, #0]
  }

  if(GyroCalibStatus==1)
 80052a8:	4b57      	ldr	r3, [pc, #348]	; (8005408 <TIM2_IRQHandler+0x1470>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d152      	bne.n	8005356 <TIM2_IRQHandler+0x13be>
  {
	  SUMGyroX+=mpu6050DataStr.Gyroscope_X;
 80052b0:	4b63      	ldr	r3, [pc, #396]	; (8005440 <TIM2_IRQHandler+0x14a8>)
 80052b2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80052b6:	461a      	mov	r2, r3
 80052b8:	4b54      	ldr	r3, [pc, #336]	; (800540c <TIM2_IRQHandler+0x1474>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4413      	add	r3, r2
 80052be:	4a53      	ldr	r2, [pc, #332]	; (800540c <TIM2_IRQHandler+0x1474>)
 80052c0:	6013      	str	r3, [r2, #0]
	  SUMGyroY+=mpu6050DataStr.Gyroscope_Y;
 80052c2:	4b5f      	ldr	r3, [pc, #380]	; (8005440 <TIM2_IRQHandler+0x14a8>)
 80052c4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80052c8:	461a      	mov	r2, r3
 80052ca:	4b51      	ldr	r3, [pc, #324]	; (8005410 <TIM2_IRQHandler+0x1478>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4413      	add	r3, r2
 80052d0:	4a4f      	ldr	r2, [pc, #316]	; (8005410 <TIM2_IRQHandler+0x1478>)
 80052d2:	6013      	str	r3, [r2, #0]
	  SUMGyroZ+=mpu6050DataStr.Gyroscope_Z;
 80052d4:	4b5a      	ldr	r3, [pc, #360]	; (8005440 <TIM2_IRQHandler+0x14a8>)
 80052d6:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80052da:	461a      	mov	r2, r3
 80052dc:	4b4d      	ldr	r3, [pc, #308]	; (8005414 <TIM2_IRQHandler+0x147c>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4413      	add	r3, r2
 80052e2:	4a4c      	ldr	r2, [pc, #304]	; (8005414 <TIM2_IRQHandler+0x147c>)
 80052e4:	6013      	str	r3, [r2, #0]
	  Gyrocalibcount++;
 80052e6:	4b4c      	ldr	r3, [pc, #304]	; (8005418 <TIM2_IRQHandler+0x1480>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	3301      	adds	r3, #1
 80052ec:	4a4a      	ldr	r2, [pc, #296]	; (8005418 <TIM2_IRQHandler+0x1480>)
 80052ee:	6013      	str	r3, [r2, #0]

	  if(Gyrocalibcount==GYROCALIBVALUES)
 80052f0:	4b49      	ldr	r3, [pc, #292]	; (8005418 <TIM2_IRQHandler+0x1480>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80052f8:	d12d      	bne.n	8005356 <TIM2_IRQHandler+0x13be>
	  {

		  GyroXOff=SUMGyroX/GYROCALIBVALUES;
 80052fa:	4b44      	ldr	r3, [pc, #272]	; (800540c <TIM2_IRQHandler+0x1474>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a51      	ldr	r2, [pc, #324]	; (8005444 <TIM2_IRQHandler+0x14ac>)
 8005300:	fb82 1203 	smull	r1, r2, r2, r3
 8005304:	1192      	asrs	r2, r2, #6
 8005306:	17db      	asrs	r3, r3, #31
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	b21a      	sxth	r2, r3
 800530c:	4b4e      	ldr	r3, [pc, #312]	; (8005448 <TIM2_IRQHandler+0x14b0>)
 800530e:	801a      	strh	r2, [r3, #0]
		  GyroYOff=SUMGyroY/GYROCALIBVALUES;
 8005310:	4b3f      	ldr	r3, [pc, #252]	; (8005410 <TIM2_IRQHandler+0x1478>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a4b      	ldr	r2, [pc, #300]	; (8005444 <TIM2_IRQHandler+0x14ac>)
 8005316:	fb82 1203 	smull	r1, r2, r2, r3
 800531a:	1192      	asrs	r2, r2, #6
 800531c:	17db      	asrs	r3, r3, #31
 800531e:	1ad3      	subs	r3, r2, r3
 8005320:	b21a      	sxth	r2, r3
 8005322:	4b4a      	ldr	r3, [pc, #296]	; (800544c <TIM2_IRQHandler+0x14b4>)
 8005324:	801a      	strh	r2, [r3, #0]
		  GyroZOff=SUMGyroZ/GYROCALIBVALUES;
 8005326:	4b3b      	ldr	r3, [pc, #236]	; (8005414 <TIM2_IRQHandler+0x147c>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a46      	ldr	r2, [pc, #280]	; (8005444 <TIM2_IRQHandler+0x14ac>)
 800532c:	fb82 1203 	smull	r1, r2, r2, r3
 8005330:	1192      	asrs	r2, r2, #6
 8005332:	17db      	asrs	r3, r3, #31
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	b21a      	sxth	r2, r3
 8005338:	4b45      	ldr	r3, [pc, #276]	; (8005450 <TIM2_IRQHandler+0x14b8>)
 800533a:	801a      	strh	r2, [r3, #0]

		  //startup angles Accel to Gyro transfer
		  AnglePitchGyro=AnglePitchAccel;
 800533c:	4b45      	ldr	r3, [pc, #276]	; (8005454 <TIM2_IRQHandler+0x14bc>)
 800533e:	cb18      	ldmia	r3, {r3, r4}
 8005340:	4a45      	ldr	r2, [pc, #276]	; (8005458 <TIM2_IRQHandler+0x14c0>)
 8005342:	e9c2 3400 	strd	r3, r4, [r2]
		  AngleRollGyro=AngleRollAccel;
 8005346:	4b45      	ldr	r3, [pc, #276]	; (800545c <TIM2_IRQHandler+0x14c4>)
 8005348:	cb18      	ldmia	r3, {r3, r4}
 800534a:	4a45      	ldr	r2, [pc, #276]	; (8005460 <TIM2_IRQHandler+0x14c8>)
 800534c:	e9c2 3400 	strd	r3, r4, [r2]

		  GyroCalibStatus=0;
 8005350:	4b2d      	ldr	r3, [pc, #180]	; (8005408 <TIM2_IRQHandler+0x1470>)
 8005352:	2200      	movs	r2, #0
 8005354:	601a      	str	r2, [r3, #0]
	  }
  }//--------------------------------------------------------------------------------------------------

  if(MotorStatus==MOTORSTARTING)
 8005356:	4b25      	ldr	r3, [pc, #148]	; (80053ec <TIM2_IRQHandler+0x1454>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	2b02      	cmp	r3, #2
 800535c:	d110      	bne.n	8005380 <TIM2_IRQHandler+0x13e8>
  {
	  //startup angles Accel to Gyro transfer
	  AnglePitchGyro=AnglePitchAccel;
 800535e:	4b3d      	ldr	r3, [pc, #244]	; (8005454 <TIM2_IRQHandler+0x14bc>)
 8005360:	cb18      	ldmia	r3, {r3, r4}
 8005362:	4a3d      	ldr	r2, [pc, #244]	; (8005458 <TIM2_IRQHandler+0x14c0>)
 8005364:	e9c2 3400 	strd	r3, r4, [r2]
	  AngleRollGyro=AngleRollAccel;
 8005368:	4b3c      	ldr	r3, [pc, #240]	; (800545c <TIM2_IRQHandler+0x14c4>)
 800536a:	cb18      	ldmia	r3, {r3, r4}
 800536c:	4a3c      	ldr	r2, [pc, #240]	; (8005460 <TIM2_IRQHandler+0x14c8>)
 800536e:	e9c2 3400 	strd	r3, r4, [r2]

	  if(GyroCalibStatus==0)//only if calib is finished allow transition
 8005372:	4b25      	ldr	r3, [pc, #148]	; (8005408 <TIM2_IRQHandler+0x1470>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d102      	bne.n	8005380 <TIM2_IRQHandler+0x13e8>
	  MotorStatus=MOTORRUNNING;
 800537a:	4b1c      	ldr	r3, [pc, #112]	; (80053ec <TIM2_IRQHandler+0x1454>)
 800537c:	2203      	movs	r2, #3
 800537e:	601a      	str	r2, [r3, #0]

  //MOT 1 FRONT LEFT  CW
  //MOT 2 FRONT RIGHT CCW
  //MOT 3 BACK  RIGHT CW
  //MOT 4 BACK  LEFT  CCW
  switch(MotorStatus)
 8005380:	4b1a      	ldr	r3, [pc, #104]	; (80053ec <TIM2_IRQHandler+0x1454>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	2b03      	cmp	r3, #3
 8005386:	f040 819f 	bne.w	80056c8 <TIM2_IRQHandler+0x1730>
  {
  	  case MOTORRUNNING:
  	  	  	  {
  	  	  		  PWM_Mot1=1000 + ThrottleINscaled  - pid_output_pitch - pid_output_roll + pid_output_yaw;
 800538a:	4b1b      	ldr	r3, [pc, #108]	; (80053f8 <TIM2_IRQHandler+0x1460>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4935      	ldr	r1, [pc, #212]	; (8005464 <TIM2_IRQHandler+0x14cc>)
 8005390:	4618      	mov	r0, r3
 8005392:	f7fb fbef 	bl	8000b74 <__addsf3>
 8005396:	4603      	mov	r3, r0
 8005398:	461a      	mov	r2, r3
 800539a:	4b33      	ldr	r3, [pc, #204]	; (8005468 <TIM2_IRQHandler+0x14d0>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4619      	mov	r1, r3
 80053a0:	4610      	mov	r0, r2
 80053a2:	f7fb fbe5 	bl	8000b70 <__aeabi_fsub>
 80053a6:	4603      	mov	r3, r0
 80053a8:	461a      	mov	r2, r3
 80053aa:	4b30      	ldr	r3, [pc, #192]	; (800546c <TIM2_IRQHandler+0x14d4>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4619      	mov	r1, r3
 80053b0:	4610      	mov	r0, r2
 80053b2:	f7fb fbdd 	bl	8000b70 <__aeabi_fsub>
 80053b6:	4603      	mov	r3, r0
 80053b8:	461a      	mov	r2, r3
 80053ba:	4b0a      	ldr	r3, [pc, #40]	; (80053e4 <TIM2_IRQHandler+0x144c>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4619      	mov	r1, r3
 80053c0:	4610      	mov	r0, r2
 80053c2:	f7fb fbd7 	bl	8000b74 <__addsf3>
 80053c6:	4603      	mov	r3, r0
 80053c8:	4618      	mov	r0, r3
 80053ca:	f7fb fea1 	bl	8001110 <__aeabi_f2uiz>
 80053ce:	4602      	mov	r2, r0
 80053d0:	4b27      	ldr	r3, [pc, #156]	; (8005470 <TIM2_IRQHandler+0x14d8>)
 80053d2:	601a      	str	r2, [r3, #0]
  	  		  	  PWM_Mot2=1000 + ThrottleINscaled  - pid_output_pitch + pid_output_roll - pid_output_yaw;
 80053d4:	4b08      	ldr	r3, [pc, #32]	; (80053f8 <TIM2_IRQHandler+0x1460>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4922      	ldr	r1, [pc, #136]	; (8005464 <TIM2_IRQHandler+0x14cc>)
 80053da:	4618      	mov	r0, r3
 80053dc:	f7fb fbca 	bl	8000b74 <__addsf3>
 80053e0:	e048      	b.n	8005474 <TIM2_IRQHandler+0x14dc>
 80053e2:	bf00      	nop
 80053e4:	20000250 	.word	0x20000250
 80053e8:	200008d0 	.word	0x200008d0
 80053ec:	2000020c 	.word	0x2000020c
 80053f0:	20000978 	.word	0x20000978
 80053f4:	20000538 	.word	0x20000538
 80053f8:	2000022c 	.word	0x2000022c
 80053fc:	43480000 	.word	0x43480000
 8005400:	200008c4 	.word	0x200008c4
 8005404:	200006a0 	.word	0x200006a0
 8005408:	20000210 	.word	0x20000210
 800540c:	200006a4 	.word	0x200006a4
 8005410:	2000053c 	.word	0x2000053c
 8005414:	2000048c 	.word	0x2000048c
 8005418:	20000228 	.word	0x20000228
 800541c:	20000970 	.word	0x20000970
 8005420:	200006d4 	.word	0x200006d4
 8005424:	20000958 	.word	0x20000958
 8005428:	20000598 	.word	0x20000598
 800542c:	0800fc00 	.word	0x0800fc00
 8005430:	20000640 	.word	0x20000640
 8005434:	2000041c 	.word	0x2000041c
 8005438:	200006cc 	.word	0x200006cc
 800543c:	2000040c 	.word	0x2000040c
 8005440:	20000634 	.word	0x20000634
 8005444:	10624dd3 	.word	0x10624dd3
 8005448:	20000360 	.word	0x20000360
 800544c:	20000488 	.word	0x20000488
 8005450:	2000028a 	.word	0x2000028a
 8005454:	200008b8 	.word	0x200008b8
 8005458:	200008a8 	.word	0x200008a8
 800545c:	200007c0 	.word	0x200007c0
 8005460:	200006c0 	.word	0x200006c0
 8005464:	447a0000 	.word	0x447a0000
 8005468:	20000248 	.word	0x20000248
 800546c:	2000024c 	.word	0x2000024c
 8005470:	200008cc 	.word	0x200008cc
 8005474:	4603      	mov	r3, r0
 8005476:	461a      	mov	r2, r3
 8005478:	4b89      	ldr	r3, [pc, #548]	; (80056a0 <TIM2_IRQHandler+0x1708>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4619      	mov	r1, r3
 800547e:	4610      	mov	r0, r2
 8005480:	f7fb fb76 	bl	8000b70 <__aeabi_fsub>
 8005484:	4603      	mov	r3, r0
 8005486:	461a      	mov	r2, r3
 8005488:	4b86      	ldr	r3, [pc, #536]	; (80056a4 <TIM2_IRQHandler+0x170c>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4619      	mov	r1, r3
 800548e:	4610      	mov	r0, r2
 8005490:	f7fb fb70 	bl	8000b74 <__addsf3>
 8005494:	4603      	mov	r3, r0
 8005496:	461a      	mov	r2, r3
 8005498:	4b83      	ldr	r3, [pc, #524]	; (80056a8 <TIM2_IRQHandler+0x1710>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4619      	mov	r1, r3
 800549e:	4610      	mov	r0, r2
 80054a0:	f7fb fb66 	bl	8000b70 <__aeabi_fsub>
 80054a4:	4603      	mov	r3, r0
 80054a6:	4618      	mov	r0, r3
 80054a8:	f7fb fe32 	bl	8001110 <__aeabi_f2uiz>
 80054ac:	4602      	mov	r2, r0
 80054ae:	4b7f      	ldr	r3, [pc, #508]	; (80056ac <TIM2_IRQHandler+0x1714>)
 80054b0:	601a      	str	r2, [r3, #0]
  	  		  	  PWM_Mot3=1000 + ThrottleINscaled  + pid_output_pitch + pid_output_roll + pid_output_yaw;
 80054b2:	4b7f      	ldr	r3, [pc, #508]	; (80056b0 <TIM2_IRQHandler+0x1718>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	497f      	ldr	r1, [pc, #508]	; (80056b4 <TIM2_IRQHandler+0x171c>)
 80054b8:	4618      	mov	r0, r3
 80054ba:	f7fb fb5b 	bl	8000b74 <__addsf3>
 80054be:	4603      	mov	r3, r0
 80054c0:	461a      	mov	r2, r3
 80054c2:	4b77      	ldr	r3, [pc, #476]	; (80056a0 <TIM2_IRQHandler+0x1708>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4619      	mov	r1, r3
 80054c8:	4610      	mov	r0, r2
 80054ca:	f7fb fb53 	bl	8000b74 <__addsf3>
 80054ce:	4603      	mov	r3, r0
 80054d0:	461a      	mov	r2, r3
 80054d2:	4b74      	ldr	r3, [pc, #464]	; (80056a4 <TIM2_IRQHandler+0x170c>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4619      	mov	r1, r3
 80054d8:	4610      	mov	r0, r2
 80054da:	f7fb fb4b 	bl	8000b74 <__addsf3>
 80054de:	4603      	mov	r3, r0
 80054e0:	461a      	mov	r2, r3
 80054e2:	4b71      	ldr	r3, [pc, #452]	; (80056a8 <TIM2_IRQHandler+0x1710>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4619      	mov	r1, r3
 80054e8:	4610      	mov	r0, r2
 80054ea:	f7fb fb43 	bl	8000b74 <__addsf3>
 80054ee:	4603      	mov	r3, r0
 80054f0:	4618      	mov	r0, r3
 80054f2:	f7fb fe0d 	bl	8001110 <__aeabi_f2uiz>
 80054f6:	4602      	mov	r2, r0
 80054f8:	4b6f      	ldr	r3, [pc, #444]	; (80056b8 <TIM2_IRQHandler+0x1720>)
 80054fa:	601a      	str	r2, [r3, #0]
  	  		  	  PWM_Mot4=1000 + ThrottleINscaled  + pid_output_pitch - pid_output_roll - pid_output_yaw;
 80054fc:	4b6c      	ldr	r3, [pc, #432]	; (80056b0 <TIM2_IRQHandler+0x1718>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	496c      	ldr	r1, [pc, #432]	; (80056b4 <TIM2_IRQHandler+0x171c>)
 8005502:	4618      	mov	r0, r3
 8005504:	f7fb fb36 	bl	8000b74 <__addsf3>
 8005508:	4603      	mov	r3, r0
 800550a:	461a      	mov	r2, r3
 800550c:	4b64      	ldr	r3, [pc, #400]	; (80056a0 <TIM2_IRQHandler+0x1708>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4619      	mov	r1, r3
 8005512:	4610      	mov	r0, r2
 8005514:	f7fb fb2e 	bl	8000b74 <__addsf3>
 8005518:	4603      	mov	r3, r0
 800551a:	461a      	mov	r2, r3
 800551c:	4b61      	ldr	r3, [pc, #388]	; (80056a4 <TIM2_IRQHandler+0x170c>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4619      	mov	r1, r3
 8005522:	4610      	mov	r0, r2
 8005524:	f7fb fb24 	bl	8000b70 <__aeabi_fsub>
 8005528:	4603      	mov	r3, r0
 800552a:	461a      	mov	r2, r3
 800552c:	4b5e      	ldr	r3, [pc, #376]	; (80056a8 <TIM2_IRQHandler+0x1710>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4619      	mov	r1, r3
 8005532:	4610      	mov	r0, r2
 8005534:	f7fb fb1c 	bl	8000b70 <__aeabi_fsub>
 8005538:	4603      	mov	r3, r0
 800553a:	4618      	mov	r0, r3
 800553c:	f7fb fde8 	bl	8001110 <__aeabi_f2uiz>
 8005540:	4602      	mov	r2, r0
 8005542:	4b5e      	ldr	r3, [pc, #376]	; (80056bc <TIM2_IRQHandler+0x1724>)
 8005544:	601a      	str	r2, [r3, #0]

  	  		  	  //MIN OBRATI
  	  		  	  if(PWM_Mot1 < (1000+ FlashDataActive.minthrottle))PWM_Mot1=(1000+ FlashDataActive.minthrottle);
 8005546:	4b5e      	ldr	r3, [pc, #376]	; (80056c0 <TIM2_IRQHandler+0x1728>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4618      	mov	r0, r3
 800554c:	f7fb fbc2 	bl	8000cd4 <__aeabi_ui2f>
 8005550:	4604      	mov	r4, r0
 8005552:	4b5c      	ldr	r3, [pc, #368]	; (80056c4 <TIM2_IRQHandler+0x172c>)
 8005554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005556:	4957      	ldr	r1, [pc, #348]	; (80056b4 <TIM2_IRQHandler+0x171c>)
 8005558:	4618      	mov	r0, r3
 800555a:	f7fb fb0b 	bl	8000b74 <__addsf3>
 800555e:	4603      	mov	r3, r0
 8005560:	4619      	mov	r1, r3
 8005562:	4620      	mov	r0, r4
 8005564:	f7fb fdac 	bl	80010c0 <__aeabi_fcmplt>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00c      	beq.n	8005588 <TIM2_IRQHandler+0x15f0>
 800556e:	4b55      	ldr	r3, [pc, #340]	; (80056c4 <TIM2_IRQHandler+0x172c>)
 8005570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005572:	4950      	ldr	r1, [pc, #320]	; (80056b4 <TIM2_IRQHandler+0x171c>)
 8005574:	4618      	mov	r0, r3
 8005576:	f7fb fafd 	bl	8000b74 <__addsf3>
 800557a:	4603      	mov	r3, r0
 800557c:	4618      	mov	r0, r3
 800557e:	f7fb fdc7 	bl	8001110 <__aeabi_f2uiz>
 8005582:	4602      	mov	r2, r0
 8005584:	4b4e      	ldr	r3, [pc, #312]	; (80056c0 <TIM2_IRQHandler+0x1728>)
 8005586:	601a      	str	r2, [r3, #0]
				  if(PWM_Mot2 < (1000+ FlashDataActive.minthrottle))PWM_Mot2=(1000+ FlashDataActive.minthrottle);
 8005588:	4b48      	ldr	r3, [pc, #288]	; (80056ac <TIM2_IRQHandler+0x1714>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4618      	mov	r0, r3
 800558e:	f7fb fba1 	bl	8000cd4 <__aeabi_ui2f>
 8005592:	4604      	mov	r4, r0
 8005594:	4b4b      	ldr	r3, [pc, #300]	; (80056c4 <TIM2_IRQHandler+0x172c>)
 8005596:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005598:	4946      	ldr	r1, [pc, #280]	; (80056b4 <TIM2_IRQHandler+0x171c>)
 800559a:	4618      	mov	r0, r3
 800559c:	f7fb faea 	bl	8000b74 <__addsf3>
 80055a0:	4603      	mov	r3, r0
 80055a2:	4619      	mov	r1, r3
 80055a4:	4620      	mov	r0, r4
 80055a6:	f7fb fd8b 	bl	80010c0 <__aeabi_fcmplt>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d00c      	beq.n	80055ca <TIM2_IRQHandler+0x1632>
 80055b0:	4b44      	ldr	r3, [pc, #272]	; (80056c4 <TIM2_IRQHandler+0x172c>)
 80055b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055b4:	493f      	ldr	r1, [pc, #252]	; (80056b4 <TIM2_IRQHandler+0x171c>)
 80055b6:	4618      	mov	r0, r3
 80055b8:	f7fb fadc 	bl	8000b74 <__addsf3>
 80055bc:	4603      	mov	r3, r0
 80055be:	4618      	mov	r0, r3
 80055c0:	f7fb fda6 	bl	8001110 <__aeabi_f2uiz>
 80055c4:	4602      	mov	r2, r0
 80055c6:	4b39      	ldr	r3, [pc, #228]	; (80056ac <TIM2_IRQHandler+0x1714>)
 80055c8:	601a      	str	r2, [r3, #0]
				  if(PWM_Mot3 < (1000+ FlashDataActive.minthrottle))PWM_Mot3=(1000+ FlashDataActive.minthrottle);
 80055ca:	4b3b      	ldr	r3, [pc, #236]	; (80056b8 <TIM2_IRQHandler+0x1720>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4618      	mov	r0, r3
 80055d0:	f7fb fb80 	bl	8000cd4 <__aeabi_ui2f>
 80055d4:	4604      	mov	r4, r0
 80055d6:	4b3b      	ldr	r3, [pc, #236]	; (80056c4 <TIM2_IRQHandler+0x172c>)
 80055d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055da:	4936      	ldr	r1, [pc, #216]	; (80056b4 <TIM2_IRQHandler+0x171c>)
 80055dc:	4618      	mov	r0, r3
 80055de:	f7fb fac9 	bl	8000b74 <__addsf3>
 80055e2:	4603      	mov	r3, r0
 80055e4:	4619      	mov	r1, r3
 80055e6:	4620      	mov	r0, r4
 80055e8:	f7fb fd6a 	bl	80010c0 <__aeabi_fcmplt>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d00c      	beq.n	800560c <TIM2_IRQHandler+0x1674>
 80055f2:	4b34      	ldr	r3, [pc, #208]	; (80056c4 <TIM2_IRQHandler+0x172c>)
 80055f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055f6:	492f      	ldr	r1, [pc, #188]	; (80056b4 <TIM2_IRQHandler+0x171c>)
 80055f8:	4618      	mov	r0, r3
 80055fa:	f7fb fabb 	bl	8000b74 <__addsf3>
 80055fe:	4603      	mov	r3, r0
 8005600:	4618      	mov	r0, r3
 8005602:	f7fb fd85 	bl	8001110 <__aeabi_f2uiz>
 8005606:	4602      	mov	r2, r0
 8005608:	4b2b      	ldr	r3, [pc, #172]	; (80056b8 <TIM2_IRQHandler+0x1720>)
 800560a:	601a      	str	r2, [r3, #0]
				  if(PWM_Mot4 < (1000+ FlashDataActive.minthrottle))PWM_Mot4=(1000+ FlashDataActive.minthrottle);
 800560c:	4b2b      	ldr	r3, [pc, #172]	; (80056bc <TIM2_IRQHandler+0x1724>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4618      	mov	r0, r3
 8005612:	f7fb fb5f 	bl	8000cd4 <__aeabi_ui2f>
 8005616:	4604      	mov	r4, r0
 8005618:	4b2a      	ldr	r3, [pc, #168]	; (80056c4 <TIM2_IRQHandler+0x172c>)
 800561a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800561c:	4925      	ldr	r1, [pc, #148]	; (80056b4 <TIM2_IRQHandler+0x171c>)
 800561e:	4618      	mov	r0, r3
 8005620:	f7fb faa8 	bl	8000b74 <__addsf3>
 8005624:	4603      	mov	r3, r0
 8005626:	4619      	mov	r1, r3
 8005628:	4620      	mov	r0, r4
 800562a:	f7fb fd49 	bl	80010c0 <__aeabi_fcmplt>
 800562e:	4603      	mov	r3, r0
 8005630:	2b00      	cmp	r3, #0
 8005632:	d00c      	beq.n	800564e <TIM2_IRQHandler+0x16b6>
 8005634:	4b23      	ldr	r3, [pc, #140]	; (80056c4 <TIM2_IRQHandler+0x172c>)
 8005636:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005638:	491e      	ldr	r1, [pc, #120]	; (80056b4 <TIM2_IRQHandler+0x171c>)
 800563a:	4618      	mov	r0, r3
 800563c:	f7fb fa9a 	bl	8000b74 <__addsf3>
 8005640:	4603      	mov	r3, r0
 8005642:	4618      	mov	r0, r3
 8005644:	f7fb fd64 	bl	8001110 <__aeabi_f2uiz>
 8005648:	4602      	mov	r2, r0
 800564a:	4b1c      	ldr	r3, [pc, #112]	; (80056bc <TIM2_IRQHandler+0x1724>)
 800564c:	601a      	str	r2, [r3, #0]

			  	  //MAX OBRATI
	  	  		  if(PWM_Mot1 > 1950)PWM_Mot1=1950;
 800564e:	4b1c      	ldr	r3, [pc, #112]	; (80056c0 <TIM2_IRQHandler+0x1728>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f240 729e 	movw	r2, #1950	; 0x79e
 8005656:	4293      	cmp	r3, r2
 8005658:	d903      	bls.n	8005662 <TIM2_IRQHandler+0x16ca>
 800565a:	4b19      	ldr	r3, [pc, #100]	; (80056c0 <TIM2_IRQHandler+0x1728>)
 800565c:	f240 729e 	movw	r2, #1950	; 0x79e
 8005660:	601a      	str	r2, [r3, #0]
				  if(PWM_Mot2 > 1950)PWM_Mot2=1950;
 8005662:	4b12      	ldr	r3, [pc, #72]	; (80056ac <TIM2_IRQHandler+0x1714>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f240 729e 	movw	r2, #1950	; 0x79e
 800566a:	4293      	cmp	r3, r2
 800566c:	d903      	bls.n	8005676 <TIM2_IRQHandler+0x16de>
 800566e:	4b0f      	ldr	r3, [pc, #60]	; (80056ac <TIM2_IRQHandler+0x1714>)
 8005670:	f240 729e 	movw	r2, #1950	; 0x79e
 8005674:	601a      	str	r2, [r3, #0]
				  if(PWM_Mot3 > 1950)PWM_Mot3=1950;
 8005676:	4b10      	ldr	r3, [pc, #64]	; (80056b8 <TIM2_IRQHandler+0x1720>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f240 729e 	movw	r2, #1950	; 0x79e
 800567e:	4293      	cmp	r3, r2
 8005680:	d903      	bls.n	800568a <TIM2_IRQHandler+0x16f2>
 8005682:	4b0d      	ldr	r3, [pc, #52]	; (80056b8 <TIM2_IRQHandler+0x1720>)
 8005684:	f240 729e 	movw	r2, #1950	; 0x79e
 8005688:	601a      	str	r2, [r3, #0]
				  if(PWM_Mot4 > 1950)PWM_Mot4=1950;
 800568a:	4b0c      	ldr	r3, [pc, #48]	; (80056bc <TIM2_IRQHandler+0x1724>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f240 729e 	movw	r2, #1950	; 0x79e
 8005692:	4293      	cmp	r3, r2
 8005694:	d941      	bls.n	800571a <TIM2_IRQHandler+0x1782>
 8005696:	4b09      	ldr	r3, [pc, #36]	; (80056bc <TIM2_IRQHandler+0x1724>)
 8005698:	f240 729e 	movw	r2, #1950	; 0x79e
 800569c:	601a      	str	r2, [r3, #0]

  	  	  	  }break;
 800569e:	e03c      	b.n	800571a <TIM2_IRQHandler+0x1782>
 80056a0:	20000248 	.word	0x20000248
 80056a4:	2000024c 	.word	0x2000024c
 80056a8:	20000250 	.word	0x20000250
 80056ac:	200006d0 	.word	0x200006d0
 80056b0:	2000022c 	.word	0x2000022c
 80056b4:	447a0000 	.word	0x447a0000
 80056b8:	200006c8 	.word	0x200006c8
 80056bc:	20000898 	.word	0x20000898
 80056c0:	200008cc 	.word	0x200008cc
 80056c4:	20000598 	.word	0x20000598

  	  default:
  	  	  	  {
  	  	  		  PWM_Mot1=900;
 80056c8:	4b24      	ldr	r3, [pc, #144]	; (800575c <TIM2_IRQHandler+0x17c4>)
 80056ca:	f44f 7261 	mov.w	r2, #900	; 0x384
 80056ce:	601a      	str	r2, [r3, #0]
  		  	  	  PWM_Mot2=900;
 80056d0:	4b23      	ldr	r3, [pc, #140]	; (8005760 <TIM2_IRQHandler+0x17c8>)
 80056d2:	f44f 7261 	mov.w	r2, #900	; 0x384
 80056d6:	601a      	str	r2, [r3, #0]
  		  	  	  PWM_Mot3=900;
 80056d8:	4b22      	ldr	r3, [pc, #136]	; (8005764 <TIM2_IRQHandler+0x17cc>)
 80056da:	f44f 7261 	mov.w	r2, #900	; 0x384
 80056de:	601a      	str	r2, [r3, #0]
  		  	  	  PWM_Mot4=900;
 80056e0:	4b21      	ldr	r3, [pc, #132]	; (8005768 <TIM2_IRQHandler+0x17d0>)
 80056e2:	f44f 7261 	mov.w	r2, #900	; 0x384
 80056e6:	601a      	str	r2, [r3, #0]

  		  	  	  //Reset PID
  		  	  	  pitch_integral=0;
 80056e8:	4b20      	ldr	r3, [pc, #128]	; (800576c <TIM2_IRQHandler+0x17d4>)
 80056ea:	f04f 0200 	mov.w	r2, #0
 80056ee:	601a      	str	r2, [r3, #0]
  		  	  	  pitch_diffErrHist=0;
 80056f0:	4b1f      	ldr	r3, [pc, #124]	; (8005770 <TIM2_IRQHandler+0x17d8>)
 80056f2:	f04f 0200 	mov.w	r2, #0
 80056f6:	601a      	str	r2, [r3, #0]
  		  	  	  roll_integral=0;
 80056f8:	4b1e      	ldr	r3, [pc, #120]	; (8005774 <TIM2_IRQHandler+0x17dc>)
 80056fa:	f04f 0200 	mov.w	r2, #0
 80056fe:	601a      	str	r2, [r3, #0]
  		  	  	  roll_diffErrHist=0;
 8005700:	4b1d      	ldr	r3, [pc, #116]	; (8005778 <TIM2_IRQHandler+0x17e0>)
 8005702:	f04f 0200 	mov.w	r2, #0
 8005706:	601a      	str	r2, [r3, #0]
  		  	  	  yaw_integral=0;
 8005708:	4b1c      	ldr	r3, [pc, #112]	; (800577c <TIM2_IRQHandler+0x17e4>)
 800570a:	f04f 0200 	mov.w	r2, #0
 800570e:	601a      	str	r2, [r3, #0]
  		  	  	  yaw_diffErrHist=0;
 8005710:	4b1b      	ldr	r3, [pc, #108]	; (8005780 <TIM2_IRQHandler+0x17e8>)
 8005712:	f04f 0200 	mov.w	r2, #0
 8005716:	601a      	str	r2, [r3, #0]

  	  	  	  }break;
 8005718:	e000      	b.n	800571c <TIM2_IRQHandler+0x1784>
  	  	  	  }break;
 800571a:	bf00      	nop
  }

  //SET PWM CHANNELS-----------------------------------------------------
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, PWM_Mot1);
 800571c:	4b19      	ldr	r3, [pc, #100]	; (8005784 <TIM2_IRQHandler+0x17ec>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a0e      	ldr	r2, [pc, #56]	; (800575c <TIM2_IRQHandler+0x17c4>)
 8005722:	6812      	ldr	r2, [r2, #0]
 8005724:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PWM_Mot2);
 8005726:	4b17      	ldr	r3, [pc, #92]	; (8005784 <TIM2_IRQHandler+0x17ec>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a0d      	ldr	r2, [pc, #52]	; (8005760 <TIM2_IRQHandler+0x17c8>)
 800572c:	6812      	ldr	r2, [r2, #0]
 800572e:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, PWM_Mot3);
 8005730:	4b14      	ldr	r3, [pc, #80]	; (8005784 <TIM2_IRQHandler+0x17ec>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a0b      	ldr	r2, [pc, #44]	; (8005764 <TIM2_IRQHandler+0x17cc>)
 8005736:	6812      	ldr	r2, [r2, #0]
 8005738:	63da      	str	r2, [r3, #60]	; 0x3c
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, PWM_Mot4);
 800573a:	4b12      	ldr	r3, [pc, #72]	; (8005784 <TIM2_IRQHandler+0x17ec>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a0a      	ldr	r2, [pc, #40]	; (8005768 <TIM2_IRQHandler+0x17d0>)
 8005740:	6812      	ldr	r2, [r2, #0]
 8005742:	641a      	str	r2, [r3, #64]	; 0x40

  HAL_GPIO_WritePin(TEST1_PIN_GPIO_Port,TEST1_PIN_Pin,GPIO_PIN_RESET);
 8005744:	2200      	movs	r2, #0
 8005746:	f44f 7100 	mov.w	r1, #512	; 0x200
 800574a:	480f      	ldr	r0, [pc, #60]	; (8005788 <TIM2_IRQHandler+0x17f0>)
 800574c:	f001 faec 	bl	8006d28 <HAL_GPIO_WritePin>

  /* USER CODE END TIM2_IRQn 1 */
}
 8005750:	bf00      	nop
 8005752:	3704      	adds	r7, #4
 8005754:	46bd      	mov	sp, r7
 8005756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800575a:	bf00      	nop
 800575c:	200008cc 	.word	0x200008cc
 8005760:	200006d0 	.word	0x200006d0
 8005764:	200006c8 	.word	0x200006c8
 8005768:	20000898 	.word	0x20000898
 800576c:	20000254 	.word	0x20000254
 8005770:	20000258 	.word	0x20000258
 8005774:	2000025c 	.word	0x2000025c
 8005778:	20000260 	.word	0x20000260
 800577c:	20000264 	.word	0x20000264
 8005780:	20000268 	.word	0x20000268
 8005784:	20000540 	.word	0x20000540
 8005788:	40010c00 	.word	0x40010c00

0800578c <ScaleDataFl>:

/* USER CODE BEGIN 1 */
float ScaleDataFl(float in_value,float in_min,float in_max, float out_min, float out_max)
{
 800578c:	b590      	push	{r4, r7, lr}
 800578e:	b087      	sub	sp, #28
 8005790:	af00      	add	r7, sp, #0
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	607a      	str	r2, [r7, #4]
 8005798:	603b      	str	r3, [r7, #0]
	float factor;
	float out;

	factor=(out_max-out_min)/(in_max-in_min);
 800579a:	6839      	ldr	r1, [r7, #0]
 800579c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800579e:	f7fb f9e7 	bl	8000b70 <__aeabi_fsub>
 80057a2:	4603      	mov	r3, r0
 80057a4:	461c      	mov	r4, r3
 80057a6:	68b9      	ldr	r1, [r7, #8]
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f7fb f9e1 	bl	8000b70 <__aeabi_fsub>
 80057ae:	4603      	mov	r3, r0
 80057b0:	4619      	mov	r1, r3
 80057b2:	4620      	mov	r0, r4
 80057b4:	f7fb fb9a 	bl	8000eec <__aeabi_fdiv>
 80057b8:	4603      	mov	r3, r0
 80057ba:	613b      	str	r3, [r7, #16]
	out=(in_value-in_min)*factor+out_min;
 80057bc:	68b9      	ldr	r1, [r7, #8]
 80057be:	68f8      	ldr	r0, [r7, #12]
 80057c0:	f7fb f9d6 	bl	8000b70 <__aeabi_fsub>
 80057c4:	4603      	mov	r3, r0
 80057c6:	6939      	ldr	r1, [r7, #16]
 80057c8:	4618      	mov	r0, r3
 80057ca:	f7fb fadb 	bl	8000d84 <__aeabi_fmul>
 80057ce:	4603      	mov	r3, r0
 80057d0:	4619      	mov	r1, r3
 80057d2:	6838      	ldr	r0, [r7, #0]
 80057d4:	f7fb f9ce 	bl	8000b74 <__addsf3>
 80057d8:	4603      	mov	r3, r0
 80057da:	617b      	str	r3, [r7, #20]
	if(out<out_min)out=out_min;
 80057dc:	6839      	ldr	r1, [r7, #0]
 80057de:	6978      	ldr	r0, [r7, #20]
 80057e0:	f7fb fc6e 	bl	80010c0 <__aeabi_fcmplt>
 80057e4:	4603      	mov	r3, r0
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d001      	beq.n	80057ee <ScaleDataFl+0x62>
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	617b      	str	r3, [r7, #20]

	return out;
 80057ee:	697b      	ldr	r3, [r7, #20]

}
 80057f0:	4618      	mov	r0, r3
 80057f2:	371c      	adds	r7, #28
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd90      	pop	{r4, r7, pc}

080057f8 <pid>:

float pid(float pid_reference, float pid_input, float pid_p, float pid_i, float pid_d, float *integral, float *diffErrHist, float PIDimax, float PIDmax)
{
 80057f8:	b590      	push	{r4, r7, lr}
 80057fa:	b087      	sub	sp, #28
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	60f8      	str	r0, [r7, #12]
 8005800:	60b9      	str	r1, [r7, #8]
 8005802:	607a      	str	r2, [r7, #4]
 8005804:	603b      	str	r3, [r7, #0]
	float out;
	float pid_error_temp;

	//Erro calculation
	pid_error_temp = pid_input - pid_reference;
 8005806:	68f9      	ldr	r1, [r7, #12]
 8005808:	68b8      	ldr	r0, [r7, #8]
 800580a:	f7fb f9b1 	bl	8000b70 <__aeabi_fsub>
 800580e:	4603      	mov	r3, r0
 8005810:	613b      	str	r3, [r7, #16]

	//Integral part + saturation
	*integral += pid_i * pid_error_temp;
 8005812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005814:	681c      	ldr	r4, [r3, #0]
 8005816:	6939      	ldr	r1, [r7, #16]
 8005818:	6838      	ldr	r0, [r7, #0]
 800581a:	f7fb fab3 	bl	8000d84 <__aeabi_fmul>
 800581e:	4603      	mov	r3, r0
 8005820:	4619      	mov	r1, r3
 8005822:	4620      	mov	r0, r4
 8005824:	f7fb f9a6 	bl	8000b74 <__addsf3>
 8005828:	4603      	mov	r3, r0
 800582a:	461a      	mov	r2, r3
 800582c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800582e:	601a      	str	r2, [r3, #0]
	if(*integral > PIDimax)*integral = PIDimax;
 8005830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4619      	mov	r1, r3
 8005836:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005838:	f7fb fc42 	bl	80010c0 <__aeabi_fcmplt>
 800583c:	4603      	mov	r3, r0
 800583e:	2b00      	cmp	r3, #0
 8005840:	d003      	beq.n	800584a <pid+0x52>
 8005842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005844:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005846:	601a      	str	r2, [r3, #0]
 8005848:	e010      	b.n	800586c <pid+0x74>
	else if(*integral < PIDimax * -1)*integral = PIDimax * -1;
 800584a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005850:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8005854:	4619      	mov	r1, r3
 8005856:	4610      	mov	r0, r2
 8005858:	f7fb fc32 	bl	80010c0 <__aeabi_fcmplt>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d004      	beq.n	800586c <pid+0x74>
 8005862:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005864:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 8005868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800586a:	601a      	str	r2, [r3, #0]

	out = pid_p * pid_error_temp + *integral + pid_d * (pid_error_temp - *diffErrHist);
 800586c:	6939      	ldr	r1, [r7, #16]
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f7fb fa88 	bl	8000d84 <__aeabi_fmul>
 8005874:	4603      	mov	r3, r0
 8005876:	461a      	mov	r2, r3
 8005878:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4619      	mov	r1, r3
 800587e:	4610      	mov	r0, r2
 8005880:	f7fb f978 	bl	8000b74 <__addsf3>
 8005884:	4603      	mov	r3, r0
 8005886:	461c      	mov	r4, r3
 8005888:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4619      	mov	r1, r3
 800588e:	6938      	ldr	r0, [r7, #16]
 8005890:	f7fb f96e 	bl	8000b70 <__aeabi_fsub>
 8005894:	4603      	mov	r3, r0
 8005896:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005898:	4618      	mov	r0, r3
 800589a:	f7fb fa73 	bl	8000d84 <__aeabi_fmul>
 800589e:	4603      	mov	r3, r0
 80058a0:	4619      	mov	r1, r3
 80058a2:	4620      	mov	r0, r4
 80058a4:	f7fb f966 	bl	8000b74 <__addsf3>
 80058a8:	4603      	mov	r3, r0
 80058aa:	617b      	str	r3, [r7, #20]

	if(out > PIDmax)out = PIDmax;
 80058ac:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80058ae:	6978      	ldr	r0, [r7, #20]
 80058b0:	f7fb fc24 	bl	80010fc <__aeabi_fcmpgt>
 80058b4:	4603      	mov	r3, r0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d002      	beq.n	80058c0 <pid+0xc8>
 80058ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058bc:	617b      	str	r3, [r7, #20]
 80058be:	e00d      	b.n	80058dc <pid+0xe4>
	else if(out < PIDmax * -1)out = PIDmax * -1;
 80058c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058c2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80058c6:	4619      	mov	r1, r3
 80058c8:	6978      	ldr	r0, [r7, #20]
 80058ca:	f7fb fbf9 	bl	80010c0 <__aeabi_fcmplt>
 80058ce:	4603      	mov	r3, r0
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d003      	beq.n	80058dc <pid+0xe4>
 80058d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058d6:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80058da:	617b      	str	r3, [r7, #20]

	//save Error for next cylce D calculation
	*diffErrHist = pid_error_temp;
 80058dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058de:	693a      	ldr	r2, [r7, #16]
 80058e0:	601a      	str	r2, [r3, #0]


	return out;
 80058e2:	697b      	ldr	r3, [r7, #20]
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	371c      	adds	r7, #28
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd90      	pop	{r4, r7, pc}

080058ec <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80058f4:	4b11      	ldr	r3, [pc, #68]	; (800593c <_sbrk+0x50>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d102      	bne.n	8005902 <_sbrk+0x16>
		heap_end = &end;
 80058fc:	4b0f      	ldr	r3, [pc, #60]	; (800593c <_sbrk+0x50>)
 80058fe:	4a10      	ldr	r2, [pc, #64]	; (8005940 <_sbrk+0x54>)
 8005900:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8005902:	4b0e      	ldr	r3, [pc, #56]	; (800593c <_sbrk+0x50>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8005908:	4b0c      	ldr	r3, [pc, #48]	; (800593c <_sbrk+0x50>)
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	4413      	add	r3, r2
 8005910:	466a      	mov	r2, sp
 8005912:	4293      	cmp	r3, r2
 8005914:	d907      	bls.n	8005926 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8005916:	f003 ffaf 	bl	8009878 <__errno>
 800591a:	4602      	mov	r2, r0
 800591c:	230c      	movs	r3, #12
 800591e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8005920:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005924:	e006      	b.n	8005934 <_sbrk+0x48>
	}

	heap_end += incr;
 8005926:	4b05      	ldr	r3, [pc, #20]	; (800593c <_sbrk+0x50>)
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	4413      	add	r3, r2
 800592e:	4a03      	ldr	r2, [pc, #12]	; (800593c <_sbrk+0x50>)
 8005930:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005932:	68fb      	ldr	r3, [r7, #12]
}
 8005934:	4618      	mov	r0, r3
 8005936:	3710      	adds	r7, #16
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}
 800593c:	2000026c 	.word	0x2000026c
 8005940:	200009a8 	.word	0x200009a8

08005944 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005944:	b480      	push	{r7}
 8005946:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8005948:	4b15      	ldr	r3, [pc, #84]	; (80059a0 <SystemInit+0x5c>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a14      	ldr	r2, [pc, #80]	; (80059a0 <SystemInit+0x5c>)
 800594e:	f043 0301 	orr.w	r3, r3, #1
 8005952:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8005954:	4b12      	ldr	r3, [pc, #72]	; (80059a0 <SystemInit+0x5c>)
 8005956:	685a      	ldr	r2, [r3, #4]
 8005958:	4911      	ldr	r1, [pc, #68]	; (80059a0 <SystemInit+0x5c>)
 800595a:	4b12      	ldr	r3, [pc, #72]	; (80059a4 <SystemInit+0x60>)
 800595c:	4013      	ands	r3, r2
 800595e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8005960:	4b0f      	ldr	r3, [pc, #60]	; (80059a0 <SystemInit+0x5c>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a0e      	ldr	r2, [pc, #56]	; (80059a0 <SystemInit+0x5c>)
 8005966:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800596a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800596e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005970:	4b0b      	ldr	r3, [pc, #44]	; (80059a0 <SystemInit+0x5c>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a0a      	ldr	r2, [pc, #40]	; (80059a0 <SystemInit+0x5c>)
 8005976:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800597a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800597c:	4b08      	ldr	r3, [pc, #32]	; (80059a0 <SystemInit+0x5c>)
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	4a07      	ldr	r2, [pc, #28]	; (80059a0 <SystemInit+0x5c>)
 8005982:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8005986:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8005988:	4b05      	ldr	r3, [pc, #20]	; (80059a0 <SystemInit+0x5c>)
 800598a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800598e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8005990:	4b05      	ldr	r3, [pc, #20]	; (80059a8 <SystemInit+0x64>)
 8005992:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005996:	609a      	str	r2, [r3, #8]
#endif 
}
 8005998:	bf00      	nop
 800599a:	46bd      	mov	sp, r7
 800599c:	bc80      	pop	{r7}
 800599e:	4770      	bx	lr
 80059a0:	40021000 	.word	0x40021000
 80059a4:	f8ff0000 	.word	0xf8ff0000
 80059a8:	e000ed00 	.word	0xe000ed00

080059ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80059ac:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80059ae:	e003      	b.n	80059b8 <LoopCopyDataInit>

080059b0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80059b0:	4b0b      	ldr	r3, [pc, #44]	; (80059e0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80059b2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80059b4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80059b6:	3104      	adds	r1, #4

080059b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80059b8:	480a      	ldr	r0, [pc, #40]	; (80059e4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80059ba:	4b0b      	ldr	r3, [pc, #44]	; (80059e8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80059bc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80059be:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80059c0:	d3f6      	bcc.n	80059b0 <CopyDataInit>
  ldr r2, =_sbss
 80059c2:	4a0a      	ldr	r2, [pc, #40]	; (80059ec <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80059c4:	e002      	b.n	80059cc <LoopFillZerobss>

080059c6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80059c6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80059c8:	f842 3b04 	str.w	r3, [r2], #4

080059cc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80059cc:	4b08      	ldr	r3, [pc, #32]	; (80059f0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80059ce:	429a      	cmp	r2, r3
  bcc FillZerobss
 80059d0:	d3f9      	bcc.n	80059c6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80059d2:	f7ff ffb7 	bl	8005944 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80059d6:	f003 ff55 	bl	8009884 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80059da:	f7fc f985 	bl	8001ce8 <main>
  bx lr
 80059de:	4770      	bx	lr
  ldr r3, =_sidata
 80059e0:	0800df80 	.word	0x0800df80
  ldr r0, =_sdata
 80059e4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80059e8:	200001e4 	.word	0x200001e4
  ldr r2, =_sbss
 80059ec:	200001e8 	.word	0x200001e8
  ldr r3, = _ebss
 80059f0:	200009a4 	.word	0x200009a4

080059f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80059f4:	e7fe      	b.n	80059f4 <ADC1_2_IRQHandler>
	...

080059f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80059fc:	4b08      	ldr	r3, [pc, #32]	; (8005a20 <HAL_Init+0x28>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a07      	ldr	r2, [pc, #28]	; (8005a20 <HAL_Init+0x28>)
 8005a02:	f043 0310 	orr.w	r3, r3, #16
 8005a06:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005a08:	2003      	movs	r0, #3
 8005a0a:	f000 fdf1 	bl	80065f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005a0e:	2002      	movs	r0, #2
 8005a10:	f000 f808 	bl	8005a24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005a14:	f7fe f898 	bl	8003b48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005a18:	2300      	movs	r3, #0
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	bd80      	pop	{r7, pc}
 8005a1e:	bf00      	nop
 8005a20:	40022000 	.word	0x40022000

08005a24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b082      	sub	sp, #8
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005a2c:	4b12      	ldr	r3, [pc, #72]	; (8005a78 <HAL_InitTick+0x54>)
 8005a2e:	681a      	ldr	r2, [r3, #0]
 8005a30:	4b12      	ldr	r3, [pc, #72]	; (8005a7c <HAL_InitTick+0x58>)
 8005a32:	781b      	ldrb	r3, [r3, #0]
 8005a34:	4619      	mov	r1, r3
 8005a36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005a3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a42:	4618      	mov	r0, r3
 8005a44:	f000 fe09 	bl	800665a <HAL_SYSTICK_Config>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d001      	beq.n	8005a52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	e00e      	b.n	8005a70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2b0f      	cmp	r3, #15
 8005a56:	d80a      	bhi.n	8005a6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005a58:	2200      	movs	r2, #0
 8005a5a:	6879      	ldr	r1, [r7, #4]
 8005a5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005a60:	f000 fdd1 	bl	8006606 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005a64:	4a06      	ldr	r2, [pc, #24]	; (8005a80 <HAL_InitTick+0x5c>)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	e000      	b.n	8005a70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	3708      	adds	r7, #8
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}
 8005a78:	20000004 	.word	0x20000004
 8005a7c:	2000000c 	.word	0x2000000c
 8005a80:	20000008 	.word	0x20000008

08005a84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005a84:	b480      	push	{r7}
 8005a86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005a88:	4b05      	ldr	r3, [pc, #20]	; (8005aa0 <HAL_IncTick+0x1c>)
 8005a8a:	781b      	ldrb	r3, [r3, #0]
 8005a8c:	461a      	mov	r2, r3
 8005a8e:	4b05      	ldr	r3, [pc, #20]	; (8005aa4 <HAL_IncTick+0x20>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4413      	add	r3, r2
 8005a94:	4a03      	ldr	r2, [pc, #12]	; (8005aa4 <HAL_IncTick+0x20>)
 8005a96:	6013      	str	r3, [r2, #0]
}
 8005a98:	bf00      	nop
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bc80      	pop	{r7}
 8005a9e:	4770      	bx	lr
 8005aa0:	2000000c 	.word	0x2000000c
 8005aa4:	2000097c 	.word	0x2000097c

08005aa8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	af00      	add	r7, sp, #0
  return uwTick;
 8005aac:	4b02      	ldr	r3, [pc, #8]	; (8005ab8 <HAL_GetTick+0x10>)
 8005aae:	681b      	ldr	r3, [r3, #0]
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bc80      	pop	{r7}
 8005ab6:	4770      	bx	lr
 8005ab8:	2000097c 	.word	0x2000097c

08005abc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b084      	sub	sp, #16
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005ac4:	f7ff fff0 	bl	8005aa8 <HAL_GetTick>
 8005ac8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ad4:	d005      	beq.n	8005ae2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005ad6:	4b09      	ldr	r3, [pc, #36]	; (8005afc <HAL_Delay+0x40>)
 8005ad8:	781b      	ldrb	r3, [r3, #0]
 8005ada:	461a      	mov	r2, r3
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	4413      	add	r3, r2
 8005ae0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005ae2:	bf00      	nop
 8005ae4:	f7ff ffe0 	bl	8005aa8 <HAL_GetTick>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	1ad3      	subs	r3, r2, r3
 8005aee:	68fa      	ldr	r2, [r7, #12]
 8005af0:	429a      	cmp	r2, r3
 8005af2:	d8f7      	bhi.n	8005ae4 <HAL_Delay+0x28>
  {
  }
}
 8005af4:	bf00      	nop
 8005af6:	3710      	adds	r7, #16
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}
 8005afc:	2000000c 	.word	0x2000000c

08005b00 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b086      	sub	sp, #24
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b08:	2300      	movs	r3, #0
 8005b0a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8005b10:	2300      	movs	r3, #0
 8005b12:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8005b14:	2300      	movs	r3, #0
 8005b16:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d101      	bne.n	8005b22 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e0be      	b.n	8005ca0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	689b      	ldr	r3, [r3, #8]
 8005b26:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d109      	bne.n	8005b44 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f7fe f834 	bl	8003bac <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f000 fbb1 	bl	80062ac <ADC_ConversionStop_Disable>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b52:	f003 0310 	and.w	r3, r3, #16
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	f040 8099 	bne.w	8005c8e <HAL_ADC_Init+0x18e>
 8005b5c:	7dfb      	ldrb	r3, [r7, #23]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	f040 8095 	bne.w	8005c8e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b68:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005b6c:	f023 0302 	bic.w	r3, r3, #2
 8005b70:	f043 0202 	orr.w	r2, r3, #2
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005b80:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	7b1b      	ldrb	r3, [r3, #12]
 8005b86:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005b88:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005b8a:	68ba      	ldr	r2, [r7, #8]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b98:	d003      	beq.n	8005ba2 <HAL_ADC_Init+0xa2>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d102      	bne.n	8005ba8 <HAL_ADC_Init+0xa8>
 8005ba2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005ba6:	e000      	b.n	8005baa <HAL_ADC_Init+0xaa>
 8005ba8:	2300      	movs	r3, #0
 8005baa:	693a      	ldr	r2, [r7, #16]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	7d1b      	ldrb	r3, [r3, #20]
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d119      	bne.n	8005bec <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	7b1b      	ldrb	r3, [r3, #12]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d109      	bne.n	8005bd4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	699b      	ldr	r3, [r3, #24]
 8005bc4:	3b01      	subs	r3, #1
 8005bc6:	035a      	lsls	r2, r3, #13
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005bd0:	613b      	str	r3, [r7, #16]
 8005bd2:	e00b      	b.n	8005bec <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bd8:	f043 0220 	orr.w	r2, r3, #32
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005be4:	f043 0201 	orr.w	r2, r3, #1
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	693a      	ldr	r2, [r7, #16]
 8005bfc:	430a      	orrs	r2, r1
 8005bfe:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	689a      	ldr	r2, [r3, #8]
 8005c06:	4b28      	ldr	r3, [pc, #160]	; (8005ca8 <HAL_ADC_Init+0x1a8>)
 8005c08:	4013      	ands	r3, r2
 8005c0a:	687a      	ldr	r2, [r7, #4]
 8005c0c:	6812      	ldr	r2, [r2, #0]
 8005c0e:	68b9      	ldr	r1, [r7, #8]
 8005c10:	430b      	orrs	r3, r1
 8005c12:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c1c:	d003      	beq.n	8005c26 <HAL_ADC_Init+0x126>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d104      	bne.n	8005c30 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	691b      	ldr	r3, [r3, #16]
 8005c2a:	3b01      	subs	r3, #1
 8005c2c:	051b      	lsls	r3, r3, #20
 8005c2e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c36:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	68fa      	ldr	r2, [r7, #12]
 8005c40:	430a      	orrs	r2, r1
 8005c42:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	689a      	ldr	r2, [r3, #8]
 8005c4a:	4b18      	ldr	r3, [pc, #96]	; (8005cac <HAL_ADC_Init+0x1ac>)
 8005c4c:	4013      	ands	r3, r2
 8005c4e:	68ba      	ldr	r2, [r7, #8]
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d10b      	bne.n	8005c6c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c5e:	f023 0303 	bic.w	r3, r3, #3
 8005c62:	f043 0201 	orr.w	r2, r3, #1
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005c6a:	e018      	b.n	8005c9e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c70:	f023 0312 	bic.w	r3, r3, #18
 8005c74:	f043 0210 	orr.w	r2, r3, #16
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c80:	f043 0201 	orr.w	r2, r3, #1
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005c8c:	e007      	b.n	8005c9e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c92:	f043 0210 	orr.w	r2, r3, #16
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8005c9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3718      	adds	r7, #24
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}
 8005ca8:	ffe1f7fd 	.word	0xffe1f7fd
 8005cac:	ff1f0efe 	.word	0xff1f0efe

08005cb0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b084      	sub	sp, #16
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d101      	bne.n	8005cca <HAL_ADC_Start+0x1a>
 8005cc6:	2302      	movs	r3, #2
 8005cc8:	e098      	b.n	8005dfc <HAL_ADC_Start+0x14c>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f000 fa98 	bl	8006208 <ADC_Enable>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8005cdc:	7bfb      	ldrb	r3, [r7, #15]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	f040 8087 	bne.w	8005df2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ce8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cec:	f023 0301 	bic.w	r3, r3, #1
 8005cf0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a41      	ldr	r2, [pc, #260]	; (8005e04 <HAL_ADC_Start+0x154>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d105      	bne.n	8005d0e <HAL_ADC_Start+0x5e>
 8005d02:	4b41      	ldr	r3, [pc, #260]	; (8005e08 <HAL_ADC_Start+0x158>)
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d115      	bne.n	8005d3a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d12:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	685b      	ldr	r3, [r3, #4]
 8005d20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d026      	beq.n	8005d76 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d2c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005d30:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005d38:	e01d      	b.n	8005d76 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d3e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a2f      	ldr	r2, [pc, #188]	; (8005e08 <HAL_ADC_Start+0x158>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d004      	beq.n	8005d5a <HAL_ADC_Start+0xaa>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a2b      	ldr	r2, [pc, #172]	; (8005e04 <HAL_ADC_Start+0x154>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d10d      	bne.n	8005d76 <HAL_ADC_Start+0xc6>
 8005d5a:	4b2b      	ldr	r3, [pc, #172]	; (8005e08 <HAL_ADC_Start+0x158>)
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d007      	beq.n	8005d76 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d6a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005d6e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d7a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d006      	beq.n	8005d90 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d86:	f023 0206 	bic.w	r2, r3, #6
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	62da      	str	r2, [r3, #44]	; 0x2c
 8005d8e:	e002      	b.n	8005d96 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2200      	movs	r2, #0
 8005d94:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f06f 0202 	mvn.w	r2, #2
 8005da6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8005db2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8005db6:	d113      	bne.n	8005de0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005dbc:	4a11      	ldr	r2, [pc, #68]	; (8005e04 <HAL_ADC_Start+0x154>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d105      	bne.n	8005dce <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8005dc2:	4b11      	ldr	r3, [pc, #68]	; (8005e08 <HAL_ADC_Start+0x158>)
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d108      	bne.n	8005de0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	689a      	ldr	r2, [r3, #8]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8005ddc:	609a      	str	r2, [r3, #8]
 8005dde:	e00c      	b.n	8005dfa <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	689a      	ldr	r2, [r3, #8]
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005dee:	609a      	str	r2, [r3, #8]
 8005df0:	e003      	b.n	8005dfa <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8005dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3710      	adds	r7, #16
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}
 8005e04:	40012800 	.word	0x40012800
 8005e08:	40012400 	.word	0x40012400

08005e0c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8005e0c:	b590      	push	{r4, r7, lr}
 8005e0e:	b087      	sub	sp, #28
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
 8005e14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005e16:	2300      	movs	r3, #0
 8005e18:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8005e22:	f7ff fe41 	bl	8005aa8 <HAL_GetTick>
 8005e26:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d00b      	beq.n	8005e4e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e3a:	f043 0220 	orr.w	r2, r3, #32
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2200      	movs	r2, #0
 8005e46:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	e0c8      	b.n	8005fe0 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d12a      	bne.n	8005eb2 <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e62:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d123      	bne.n	8005eb2 <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8005e6a:	e01a      	b.n	8005ea2 <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e72:	d016      	beq.n	8005ea2 <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d007      	beq.n	8005e8a <HAL_ADC_PollForConversion+0x7e>
 8005e7a:	f7ff fe15 	bl	8005aa8 <HAL_GetTick>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	1ad3      	subs	r3, r2, r3
 8005e84:	683a      	ldr	r2, [r7, #0]
 8005e86:	429a      	cmp	r2, r3
 8005e88:	d20b      	bcs.n	8005ea2 <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e8e:	f043 0204 	orr.w	r2, r3, #4
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8005e9e:	2303      	movs	r3, #3
 8005ea0:	e09e      	b.n	8005fe0 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f003 0302 	and.w	r3, r3, #2
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d0dd      	beq.n	8005e6c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8005eb0:	e06c      	b.n	8005f8c <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8005eb2:	4b4d      	ldr	r3, [pc, #308]	; (8005fe8 <HAL_ADC_PollForConversion+0x1dc>)
 8005eb4:	681c      	ldr	r4, [r3, #0]
 8005eb6:	2002      	movs	r0, #2
 8005eb8:	f002 fbe8 	bl	800868c <HAL_RCCEx_GetPeriphCLKFreq>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	6919      	ldr	r1, [r3, #16]
 8005ec8:	4b48      	ldr	r3, [pc, #288]	; (8005fec <HAL_ADC_PollForConversion+0x1e0>)
 8005eca:	400b      	ands	r3, r1
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d118      	bne.n	8005f02 <HAL_ADC_PollForConversion+0xf6>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	68d9      	ldr	r1, [r3, #12]
 8005ed6:	4b46      	ldr	r3, [pc, #280]	; (8005ff0 <HAL_ADC_PollForConversion+0x1e4>)
 8005ed8:	400b      	ands	r3, r1
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d111      	bne.n	8005f02 <HAL_ADC_PollForConversion+0xf6>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	6919      	ldr	r1, [r3, #16]
 8005ee4:	4b43      	ldr	r3, [pc, #268]	; (8005ff4 <HAL_ADC_PollForConversion+0x1e8>)
 8005ee6:	400b      	ands	r3, r1
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d108      	bne.n	8005efe <HAL_ADC_PollForConversion+0xf2>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	68d9      	ldr	r1, [r3, #12]
 8005ef2:	4b41      	ldr	r3, [pc, #260]	; (8005ff8 <HAL_ADC_PollForConversion+0x1ec>)
 8005ef4:	400b      	ands	r3, r1
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d101      	bne.n	8005efe <HAL_ADC_PollForConversion+0xf2>
 8005efa:	2314      	movs	r3, #20
 8005efc:	e020      	b.n	8005f40 <HAL_ADC_PollForConversion+0x134>
 8005efe:	2329      	movs	r3, #41	; 0x29
 8005f00:	e01e      	b.n	8005f40 <HAL_ADC_PollForConversion+0x134>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	6919      	ldr	r1, [r3, #16]
 8005f08:	4b3a      	ldr	r3, [pc, #232]	; (8005ff4 <HAL_ADC_PollForConversion+0x1e8>)
 8005f0a:	400b      	ands	r3, r1
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d106      	bne.n	8005f1e <HAL_ADC_PollForConversion+0x112>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	68d9      	ldr	r1, [r3, #12]
 8005f16:	4b38      	ldr	r3, [pc, #224]	; (8005ff8 <HAL_ADC_PollForConversion+0x1ec>)
 8005f18:	400b      	ands	r3, r1
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d00d      	beq.n	8005f3a <HAL_ADC_PollForConversion+0x12e>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	6919      	ldr	r1, [r3, #16]
 8005f24:	4b35      	ldr	r3, [pc, #212]	; (8005ffc <HAL_ADC_PollForConversion+0x1f0>)
 8005f26:	400b      	ands	r3, r1
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d108      	bne.n	8005f3e <HAL_ADC_PollForConversion+0x132>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68d9      	ldr	r1, [r3, #12]
 8005f32:	4b32      	ldr	r3, [pc, #200]	; (8005ffc <HAL_ADC_PollForConversion+0x1f0>)
 8005f34:	400b      	ands	r3, r1
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d101      	bne.n	8005f3e <HAL_ADC_PollForConversion+0x132>
 8005f3a:	2354      	movs	r3, #84	; 0x54
 8005f3c:	e000      	b.n	8005f40 <HAL_ADC_PollForConversion+0x134>
 8005f3e:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8005f40:	fb02 f303 	mul.w	r3, r2, r3
 8005f44:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8005f46:	e01d      	b.n	8005f84 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f4e:	d016      	beq.n	8005f7e <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d007      	beq.n	8005f66 <HAL_ADC_PollForConversion+0x15a>
 8005f56:	f7ff fda7 	bl	8005aa8 <HAL_GetTick>
 8005f5a:	4602      	mov	r2, r0
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	1ad3      	subs	r3, r2, r3
 8005f60:	683a      	ldr	r2, [r7, #0]
 8005f62:	429a      	cmp	r2, r3
 8005f64:	d20b      	bcs.n	8005f7e <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f6a:	f043 0204 	orr.w	r2, r3, #4
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2200      	movs	r2, #0
 8005f76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8005f7a:	2303      	movs	r3, #3
 8005f7c:	e030      	b.n	8005fe0 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	3301      	adds	r3, #1
 8005f82:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	693a      	ldr	r2, [r7, #16]
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d8dd      	bhi.n	8005f48 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f06f 0212 	mvn.w	r2, #18
 8005f94:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f9a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8005fac:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8005fb0:	d115      	bne.n	8005fde <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d111      	bne.n	8005fde <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fbe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d105      	bne.n	8005fde <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fd6:	f043 0201 	orr.w	r2, r3, #1
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8005fde:	2300      	movs	r3, #0
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	371c      	adds	r7, #28
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd90      	pop	{r4, r7, pc}
 8005fe8:	20000004 	.word	0x20000004
 8005fec:	24924924 	.word	0x24924924
 8005ff0:	00924924 	.word	0x00924924
 8005ff4:	12492492 	.word	0x12492492
 8005ff8:	00492492 	.word	0x00492492
 8005ffc:	00249249 	.word	0x00249249

08006000 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800600e:	4618      	mov	r0, r3
 8006010:	370c      	adds	r7, #12
 8006012:	46bd      	mov	sp, r7
 8006014:	bc80      	pop	{r7}
 8006016:	4770      	bx	lr

08006018 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8006018:	b480      	push	{r7}
 800601a:	b085      	sub	sp, #20
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006022:	2300      	movs	r3, #0
 8006024:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8006026:	2300      	movs	r3, #0
 8006028:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006030:	2b01      	cmp	r3, #1
 8006032:	d101      	bne.n	8006038 <HAL_ADC_ConfigChannel+0x20>
 8006034:	2302      	movs	r3, #2
 8006036:	e0dc      	b.n	80061f2 <HAL_ADC_ConfigChannel+0x1da>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	2b06      	cmp	r3, #6
 8006046:	d81c      	bhi.n	8006082 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	685a      	ldr	r2, [r3, #4]
 8006052:	4613      	mov	r3, r2
 8006054:	009b      	lsls	r3, r3, #2
 8006056:	4413      	add	r3, r2
 8006058:	3b05      	subs	r3, #5
 800605a:	221f      	movs	r2, #31
 800605c:	fa02 f303 	lsl.w	r3, r2, r3
 8006060:	43db      	mvns	r3, r3
 8006062:	4019      	ands	r1, r3
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	6818      	ldr	r0, [r3, #0]
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	685a      	ldr	r2, [r3, #4]
 800606c:	4613      	mov	r3, r2
 800606e:	009b      	lsls	r3, r3, #2
 8006070:	4413      	add	r3, r2
 8006072:	3b05      	subs	r3, #5
 8006074:	fa00 f203 	lsl.w	r2, r0, r3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	430a      	orrs	r2, r1
 800607e:	635a      	str	r2, [r3, #52]	; 0x34
 8006080:	e03c      	b.n	80060fc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	2b0c      	cmp	r3, #12
 8006088:	d81c      	bhi.n	80060c4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	685a      	ldr	r2, [r3, #4]
 8006094:	4613      	mov	r3, r2
 8006096:	009b      	lsls	r3, r3, #2
 8006098:	4413      	add	r3, r2
 800609a:	3b23      	subs	r3, #35	; 0x23
 800609c:	221f      	movs	r2, #31
 800609e:	fa02 f303 	lsl.w	r3, r2, r3
 80060a2:	43db      	mvns	r3, r3
 80060a4:	4019      	ands	r1, r3
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	6818      	ldr	r0, [r3, #0]
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	685a      	ldr	r2, [r3, #4]
 80060ae:	4613      	mov	r3, r2
 80060b0:	009b      	lsls	r3, r3, #2
 80060b2:	4413      	add	r3, r2
 80060b4:	3b23      	subs	r3, #35	; 0x23
 80060b6:	fa00 f203 	lsl.w	r2, r0, r3
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	430a      	orrs	r2, r1
 80060c0:	631a      	str	r2, [r3, #48]	; 0x30
 80060c2:	e01b      	b.n	80060fc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	685a      	ldr	r2, [r3, #4]
 80060ce:	4613      	mov	r3, r2
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	4413      	add	r3, r2
 80060d4:	3b41      	subs	r3, #65	; 0x41
 80060d6:	221f      	movs	r2, #31
 80060d8:	fa02 f303 	lsl.w	r3, r2, r3
 80060dc:	43db      	mvns	r3, r3
 80060de:	4019      	ands	r1, r3
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	6818      	ldr	r0, [r3, #0]
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	685a      	ldr	r2, [r3, #4]
 80060e8:	4613      	mov	r3, r2
 80060ea:	009b      	lsls	r3, r3, #2
 80060ec:	4413      	add	r3, r2
 80060ee:	3b41      	subs	r3, #65	; 0x41
 80060f0:	fa00 f203 	lsl.w	r2, r0, r3
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	430a      	orrs	r2, r1
 80060fa:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	2b09      	cmp	r3, #9
 8006102:	d91c      	bls.n	800613e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	68d9      	ldr	r1, [r3, #12]
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	681a      	ldr	r2, [r3, #0]
 800610e:	4613      	mov	r3, r2
 8006110:	005b      	lsls	r3, r3, #1
 8006112:	4413      	add	r3, r2
 8006114:	3b1e      	subs	r3, #30
 8006116:	2207      	movs	r2, #7
 8006118:	fa02 f303 	lsl.w	r3, r2, r3
 800611c:	43db      	mvns	r3, r3
 800611e:	4019      	ands	r1, r3
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	6898      	ldr	r0, [r3, #8]
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	4613      	mov	r3, r2
 800612a:	005b      	lsls	r3, r3, #1
 800612c:	4413      	add	r3, r2
 800612e:	3b1e      	subs	r3, #30
 8006130:	fa00 f203 	lsl.w	r2, r0, r3
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	430a      	orrs	r2, r1
 800613a:	60da      	str	r2, [r3, #12]
 800613c:	e019      	b.n	8006172 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	6919      	ldr	r1, [r3, #16]
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	4613      	mov	r3, r2
 800614a:	005b      	lsls	r3, r3, #1
 800614c:	4413      	add	r3, r2
 800614e:	2207      	movs	r2, #7
 8006150:	fa02 f303 	lsl.w	r3, r2, r3
 8006154:	43db      	mvns	r3, r3
 8006156:	4019      	ands	r1, r3
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	6898      	ldr	r0, [r3, #8]
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	4613      	mov	r3, r2
 8006162:	005b      	lsls	r3, r3, #1
 8006164:	4413      	add	r3, r2
 8006166:	fa00 f203 	lsl.w	r2, r0, r3
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	430a      	orrs	r2, r1
 8006170:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	2b10      	cmp	r3, #16
 8006178:	d003      	beq.n	8006182 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800617e:	2b11      	cmp	r3, #17
 8006180:	d132      	bne.n	80061e8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a1d      	ldr	r2, [pc, #116]	; (80061fc <HAL_ADC_ConfigChannel+0x1e4>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d125      	bne.n	80061d8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	689b      	ldr	r3, [r3, #8]
 8006192:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006196:	2b00      	cmp	r3, #0
 8006198:	d126      	bne.n	80061e8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	689a      	ldr	r2, [r3, #8]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80061a8:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	2b10      	cmp	r3, #16
 80061b0:	d11a      	bne.n	80061e8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80061b2:	4b13      	ldr	r3, [pc, #76]	; (8006200 <HAL_ADC_ConfigChannel+0x1e8>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a13      	ldr	r2, [pc, #76]	; (8006204 <HAL_ADC_ConfigChannel+0x1ec>)
 80061b8:	fba2 2303 	umull	r2, r3, r2, r3
 80061bc:	0c9a      	lsrs	r2, r3, #18
 80061be:	4613      	mov	r3, r2
 80061c0:	009b      	lsls	r3, r3, #2
 80061c2:	4413      	add	r3, r2
 80061c4:	005b      	lsls	r3, r3, #1
 80061c6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80061c8:	e002      	b.n	80061d0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	3b01      	subs	r3, #1
 80061ce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d1f9      	bne.n	80061ca <HAL_ADC_ConfigChannel+0x1b2>
 80061d6:	e007      	b.n	80061e8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061dc:	f043 0220 	orr.w	r2, r3, #32
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80061e4:	2301      	movs	r3, #1
 80061e6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2200      	movs	r2, #0
 80061ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80061f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80061f2:	4618      	mov	r0, r3
 80061f4:	3714      	adds	r7, #20
 80061f6:	46bd      	mov	sp, r7
 80061f8:	bc80      	pop	{r7}
 80061fa:	4770      	bx	lr
 80061fc:	40012400 	.word	0x40012400
 8006200:	20000004 	.word	0x20000004
 8006204:	431bde83 	.word	0x431bde83

08006208 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b084      	sub	sp, #16
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006210:	2300      	movs	r3, #0
 8006212:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8006214:	2300      	movs	r3, #0
 8006216:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	f003 0301 	and.w	r3, r3, #1
 8006222:	2b01      	cmp	r3, #1
 8006224:	d039      	beq.n	800629a <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	689a      	ldr	r2, [r3, #8]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f042 0201 	orr.w	r2, r2, #1
 8006234:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006236:	4b1b      	ldr	r3, [pc, #108]	; (80062a4 <ADC_Enable+0x9c>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a1b      	ldr	r2, [pc, #108]	; (80062a8 <ADC_Enable+0xa0>)
 800623c:	fba2 2303 	umull	r2, r3, r2, r3
 8006240:	0c9b      	lsrs	r3, r3, #18
 8006242:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8006244:	e002      	b.n	800624c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	3b01      	subs	r3, #1
 800624a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d1f9      	bne.n	8006246 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006252:	f7ff fc29 	bl	8005aa8 <HAL_GetTick>
 8006256:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8006258:	e018      	b.n	800628c <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800625a:	f7ff fc25 	bl	8005aa8 <HAL_GetTick>
 800625e:	4602      	mov	r2, r0
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	1ad3      	subs	r3, r2, r3
 8006264:	2b02      	cmp	r3, #2
 8006266:	d911      	bls.n	800628c <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800626c:	f043 0210 	orr.w	r2, r3, #16
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006278:	f043 0201 	orr.w	r2, r3, #1
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8006288:	2301      	movs	r3, #1
 800628a:	e007      	b.n	800629c <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	f003 0301 	and.w	r3, r3, #1
 8006296:	2b01      	cmp	r3, #1
 8006298:	d1df      	bne.n	800625a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800629a:	2300      	movs	r3, #0
}
 800629c:	4618      	mov	r0, r3
 800629e:	3710      	adds	r7, #16
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}
 80062a4:	20000004 	.word	0x20000004
 80062a8:	431bde83 	.word	0x431bde83

080062ac <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80062b4:	2300      	movs	r3, #0
 80062b6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	689b      	ldr	r3, [r3, #8]
 80062be:	f003 0301 	and.w	r3, r3, #1
 80062c2:	2b01      	cmp	r3, #1
 80062c4:	d127      	bne.n	8006316 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	689a      	ldr	r2, [r3, #8]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f022 0201 	bic.w	r2, r2, #1
 80062d4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80062d6:	f7ff fbe7 	bl	8005aa8 <HAL_GetTick>
 80062da:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80062dc:	e014      	b.n	8006308 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80062de:	f7ff fbe3 	bl	8005aa8 <HAL_GetTick>
 80062e2:	4602      	mov	r2, r0
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	1ad3      	subs	r3, r2, r3
 80062e8:	2b02      	cmp	r3, #2
 80062ea:	d90d      	bls.n	8006308 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062f0:	f043 0210 	orr.w	r2, r3, #16
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062fc:	f043 0201 	orr.w	r2, r3, #1
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	e007      	b.n	8006318 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	f003 0301 	and.w	r3, r3, #1
 8006312:	2b01      	cmp	r3, #1
 8006314:	d0e3      	beq.n	80062de <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8006316:	2300      	movs	r3, #0
}
 8006318:	4618      	mov	r0, r3
 800631a:	3710      	adds	r7, #16
 800631c:	46bd      	mov	sp, r7
 800631e:	bd80      	pop	{r7, pc}

08006320 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8006320:	b590      	push	{r4, r7, lr}
 8006322:	b087      	sub	sp, #28
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006328:	2300      	movs	r3, #0
 800632a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 800632c:	2300      	movs	r3, #0
 800632e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006336:	2b01      	cmp	r3, #1
 8006338:	d101      	bne.n	800633e <HAL_ADCEx_Calibration_Start+0x1e>
 800633a:	2302      	movs	r3, #2
 800633c:	e086      	b.n	800644c <HAL_ADCEx_Calibration_Start+0x12c>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2201      	movs	r2, #1
 8006342:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f7ff ffb0 	bl	80062ac <ADC_ConversionStop_Disable>
 800634c:	4603      	mov	r3, r0
 800634e:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8006350:	7dfb      	ldrb	r3, [r7, #23]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d175      	bne.n	8006442 <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800635a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800635e:	f023 0302 	bic.w	r3, r3, #2
 8006362:	f043 0202 	orr.w	r2, r3, #2
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800636a:	4b3a      	ldr	r3, [pc, #232]	; (8006454 <HAL_ADCEx_Calibration_Start+0x134>)
 800636c:	681c      	ldr	r4, [r3, #0]
 800636e:	2002      	movs	r0, #2
 8006370:	f002 f98c 	bl	800868c <HAL_RCCEx_GetPeriphCLKFreq>
 8006374:	4603      	mov	r3, r0
 8006376:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800637a:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 800637c:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800637e:	e002      	b.n	8006386 <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	3b01      	subs	r3, #1
 8006384:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d1f9      	bne.n	8006380 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f7ff ff3b 	bl	8006208 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	689a      	ldr	r2, [r3, #8]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f042 0208 	orr.w	r2, r2, #8
 80063a0:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80063a2:	f7ff fb81 	bl	8005aa8 <HAL_GetTick>
 80063a6:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80063a8:	e014      	b.n	80063d4 <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80063aa:	f7ff fb7d 	bl	8005aa8 <HAL_GetTick>
 80063ae:	4602      	mov	r2, r0
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	1ad3      	subs	r3, r2, r3
 80063b4:	2b0a      	cmp	r3, #10
 80063b6:	d90d      	bls.n	80063d4 <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063bc:	f023 0312 	bic.w	r3, r3, #18
 80063c0:	f043 0210 	orr.w	r2, r3, #16
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2200      	movs	r2, #0
 80063cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	e03b      	b.n	800644c <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	f003 0308 	and.w	r3, r3, #8
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d1e3      	bne.n	80063aa <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	689a      	ldr	r2, [r3, #8]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f042 0204 	orr.w	r2, r2, #4
 80063f0:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80063f2:	f7ff fb59 	bl	8005aa8 <HAL_GetTick>
 80063f6:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80063f8:	e014      	b.n	8006424 <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80063fa:	f7ff fb55 	bl	8005aa8 <HAL_GetTick>
 80063fe:	4602      	mov	r2, r0
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	1ad3      	subs	r3, r2, r3
 8006404:	2b0a      	cmp	r3, #10
 8006406:	d90d      	bls.n	8006424 <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800640c:	f023 0312 	bic.w	r3, r3, #18
 8006410:	f043 0210 	orr.w	r2, r3, #16
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2200      	movs	r2, #0
 800641c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8006420:	2301      	movs	r3, #1
 8006422:	e013      	b.n	800644c <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	689b      	ldr	r3, [r3, #8]
 800642a:	f003 0304 	and.w	r3, r3, #4
 800642e:	2b00      	cmp	r3, #0
 8006430:	d1e3      	bne.n	80063fa <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006436:	f023 0303 	bic.w	r3, r3, #3
 800643a:	f043 0201 	orr.w	r2, r3, #1
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2200      	movs	r2, #0
 8006446:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800644a:	7dfb      	ldrb	r3, [r7, #23]
}
 800644c:	4618      	mov	r0, r3
 800644e:	371c      	adds	r7, #28
 8006450:	46bd      	mov	sp, r7
 8006452:	bd90      	pop	{r4, r7, pc}
 8006454:	20000004 	.word	0x20000004

08006458 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006458:	b480      	push	{r7}
 800645a:	b085      	sub	sp, #20
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f003 0307 	and.w	r3, r3, #7
 8006466:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006468:	4b0c      	ldr	r3, [pc, #48]	; (800649c <__NVIC_SetPriorityGrouping+0x44>)
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800646e:	68ba      	ldr	r2, [r7, #8]
 8006470:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006474:	4013      	ands	r3, r2
 8006476:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006480:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006484:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006488:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800648a:	4a04      	ldr	r2, [pc, #16]	; (800649c <__NVIC_SetPriorityGrouping+0x44>)
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	60d3      	str	r3, [r2, #12]
}
 8006490:	bf00      	nop
 8006492:	3714      	adds	r7, #20
 8006494:	46bd      	mov	sp, r7
 8006496:	bc80      	pop	{r7}
 8006498:	4770      	bx	lr
 800649a:	bf00      	nop
 800649c:	e000ed00 	.word	0xe000ed00

080064a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80064a0:	b480      	push	{r7}
 80064a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80064a4:	4b04      	ldr	r3, [pc, #16]	; (80064b8 <__NVIC_GetPriorityGrouping+0x18>)
 80064a6:	68db      	ldr	r3, [r3, #12]
 80064a8:	0a1b      	lsrs	r3, r3, #8
 80064aa:	f003 0307 	and.w	r3, r3, #7
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bc80      	pop	{r7}
 80064b4:	4770      	bx	lr
 80064b6:	bf00      	nop
 80064b8:	e000ed00 	.word	0xe000ed00

080064bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80064bc:	b480      	push	{r7}
 80064be:	b083      	sub	sp, #12
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	4603      	mov	r3, r0
 80064c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80064c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	db0b      	blt.n	80064e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80064ce:	79fb      	ldrb	r3, [r7, #7]
 80064d0:	f003 021f 	and.w	r2, r3, #31
 80064d4:	4906      	ldr	r1, [pc, #24]	; (80064f0 <__NVIC_EnableIRQ+0x34>)
 80064d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064da:	095b      	lsrs	r3, r3, #5
 80064dc:	2001      	movs	r0, #1
 80064de:	fa00 f202 	lsl.w	r2, r0, r2
 80064e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80064e6:	bf00      	nop
 80064e8:	370c      	adds	r7, #12
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bc80      	pop	{r7}
 80064ee:	4770      	bx	lr
 80064f0:	e000e100 	.word	0xe000e100

080064f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b083      	sub	sp, #12
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	4603      	mov	r3, r0
 80064fc:	6039      	str	r1, [r7, #0]
 80064fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006504:	2b00      	cmp	r3, #0
 8006506:	db0a      	blt.n	800651e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	b2da      	uxtb	r2, r3
 800650c:	490c      	ldr	r1, [pc, #48]	; (8006540 <__NVIC_SetPriority+0x4c>)
 800650e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006512:	0112      	lsls	r2, r2, #4
 8006514:	b2d2      	uxtb	r2, r2
 8006516:	440b      	add	r3, r1
 8006518:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800651c:	e00a      	b.n	8006534 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	b2da      	uxtb	r2, r3
 8006522:	4908      	ldr	r1, [pc, #32]	; (8006544 <__NVIC_SetPriority+0x50>)
 8006524:	79fb      	ldrb	r3, [r7, #7]
 8006526:	f003 030f 	and.w	r3, r3, #15
 800652a:	3b04      	subs	r3, #4
 800652c:	0112      	lsls	r2, r2, #4
 800652e:	b2d2      	uxtb	r2, r2
 8006530:	440b      	add	r3, r1
 8006532:	761a      	strb	r2, [r3, #24]
}
 8006534:	bf00      	nop
 8006536:	370c      	adds	r7, #12
 8006538:	46bd      	mov	sp, r7
 800653a:	bc80      	pop	{r7}
 800653c:	4770      	bx	lr
 800653e:	bf00      	nop
 8006540:	e000e100 	.word	0xe000e100
 8006544:	e000ed00 	.word	0xe000ed00

08006548 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006548:	b480      	push	{r7}
 800654a:	b089      	sub	sp, #36	; 0x24
 800654c:	af00      	add	r7, sp, #0
 800654e:	60f8      	str	r0, [r7, #12]
 8006550:	60b9      	str	r1, [r7, #8]
 8006552:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f003 0307 	and.w	r3, r3, #7
 800655a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800655c:	69fb      	ldr	r3, [r7, #28]
 800655e:	f1c3 0307 	rsb	r3, r3, #7
 8006562:	2b04      	cmp	r3, #4
 8006564:	bf28      	it	cs
 8006566:	2304      	movcs	r3, #4
 8006568:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800656a:	69fb      	ldr	r3, [r7, #28]
 800656c:	3304      	adds	r3, #4
 800656e:	2b06      	cmp	r3, #6
 8006570:	d902      	bls.n	8006578 <NVIC_EncodePriority+0x30>
 8006572:	69fb      	ldr	r3, [r7, #28]
 8006574:	3b03      	subs	r3, #3
 8006576:	e000      	b.n	800657a <NVIC_EncodePriority+0x32>
 8006578:	2300      	movs	r3, #0
 800657a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800657c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006580:	69bb      	ldr	r3, [r7, #24]
 8006582:	fa02 f303 	lsl.w	r3, r2, r3
 8006586:	43da      	mvns	r2, r3
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	401a      	ands	r2, r3
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006590:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	fa01 f303 	lsl.w	r3, r1, r3
 800659a:	43d9      	mvns	r1, r3
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80065a0:	4313      	orrs	r3, r2
         );
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3724      	adds	r7, #36	; 0x24
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bc80      	pop	{r7}
 80065aa:	4770      	bx	lr

080065ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b082      	sub	sp, #8
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	3b01      	subs	r3, #1
 80065b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80065bc:	d301      	bcc.n	80065c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80065be:	2301      	movs	r3, #1
 80065c0:	e00f      	b.n	80065e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80065c2:	4a0a      	ldr	r2, [pc, #40]	; (80065ec <SysTick_Config+0x40>)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	3b01      	subs	r3, #1
 80065c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80065ca:	210f      	movs	r1, #15
 80065cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80065d0:	f7ff ff90 	bl	80064f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80065d4:	4b05      	ldr	r3, [pc, #20]	; (80065ec <SysTick_Config+0x40>)
 80065d6:	2200      	movs	r2, #0
 80065d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80065da:	4b04      	ldr	r3, [pc, #16]	; (80065ec <SysTick_Config+0x40>)
 80065dc:	2207      	movs	r2, #7
 80065de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80065e0:	2300      	movs	r3, #0
}
 80065e2:	4618      	mov	r0, r3
 80065e4:	3708      	adds	r7, #8
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bd80      	pop	{r7, pc}
 80065ea:	bf00      	nop
 80065ec:	e000e010 	.word	0xe000e010

080065f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b082      	sub	sp, #8
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80065f8:	6878      	ldr	r0, [r7, #4]
 80065fa:	f7ff ff2d 	bl	8006458 <__NVIC_SetPriorityGrouping>
}
 80065fe:	bf00      	nop
 8006600:	3708      	adds	r7, #8
 8006602:	46bd      	mov	sp, r7
 8006604:	bd80      	pop	{r7, pc}

08006606 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006606:	b580      	push	{r7, lr}
 8006608:	b086      	sub	sp, #24
 800660a:	af00      	add	r7, sp, #0
 800660c:	4603      	mov	r3, r0
 800660e:	60b9      	str	r1, [r7, #8]
 8006610:	607a      	str	r2, [r7, #4]
 8006612:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006614:	2300      	movs	r3, #0
 8006616:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006618:	f7ff ff42 	bl	80064a0 <__NVIC_GetPriorityGrouping>
 800661c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	68b9      	ldr	r1, [r7, #8]
 8006622:	6978      	ldr	r0, [r7, #20]
 8006624:	f7ff ff90 	bl	8006548 <NVIC_EncodePriority>
 8006628:	4602      	mov	r2, r0
 800662a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800662e:	4611      	mov	r1, r2
 8006630:	4618      	mov	r0, r3
 8006632:	f7ff ff5f 	bl	80064f4 <__NVIC_SetPriority>
}
 8006636:	bf00      	nop
 8006638:	3718      	adds	r7, #24
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}

0800663e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800663e:	b580      	push	{r7, lr}
 8006640:	b082      	sub	sp, #8
 8006642:	af00      	add	r7, sp, #0
 8006644:	4603      	mov	r3, r0
 8006646:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006648:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800664c:	4618      	mov	r0, r3
 800664e:	f7ff ff35 	bl	80064bc <__NVIC_EnableIRQ>
}
 8006652:	bf00      	nop
 8006654:	3708      	adds	r7, #8
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}

0800665a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800665a:	b580      	push	{r7, lr}
 800665c:	b082      	sub	sp, #8
 800665e:	af00      	add	r7, sp, #0
 8006660:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f7ff ffa2 	bl	80065ac <SysTick_Config>
 8006668:	4603      	mov	r3, r0
}
 800666a:	4618      	mov	r0, r3
 800666c:	3708      	adds	r7, #8
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}
	...

08006674 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8006674:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006676:	b087      	sub	sp, #28
 8006678:	af00      	add	r7, sp, #0
 800667a:	60f8      	str	r0, [r7, #12]
 800667c:	60b9      	str	r1, [r7, #8]
 800667e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8006686:	2300      	movs	r3, #0
 8006688:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 800668a:	2300      	movs	r3, #0
 800668c:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800668e:	4b2f      	ldr	r3, [pc, #188]	; (800674c <HAL_FLASH_Program+0xd8>)
 8006690:	7e1b      	ldrb	r3, [r3, #24]
 8006692:	2b01      	cmp	r3, #1
 8006694:	d101      	bne.n	800669a <HAL_FLASH_Program+0x26>
 8006696:	2302      	movs	r3, #2
 8006698:	e054      	b.n	8006744 <HAL_FLASH_Program+0xd0>
 800669a:	4b2c      	ldr	r3, [pc, #176]	; (800674c <HAL_FLASH_Program+0xd8>)
 800669c:	2201      	movs	r2, #1
 800669e:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80066a0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80066a4:	f000 f8a8 	bl	80067f8 <FLASH_WaitForLastOperation>
 80066a8:	4603      	mov	r3, r0
 80066aa:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 80066ac:	7dfb      	ldrb	r3, [r7, #23]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d144      	bne.n	800673c <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2b01      	cmp	r3, #1
 80066b6:	d102      	bne.n	80066be <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 80066b8:	2301      	movs	r3, #1
 80066ba:	757b      	strb	r3, [r7, #21]
 80066bc:	e007      	b.n	80066ce <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2b02      	cmp	r3, #2
 80066c2:	d102      	bne.n	80066ca <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 80066c4:	2302      	movs	r3, #2
 80066c6:	757b      	strb	r3, [r7, #21]
 80066c8:	e001      	b.n	80066ce <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 80066ca:	2304      	movs	r3, #4
 80066cc:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 80066ce:	2300      	movs	r3, #0
 80066d0:	75bb      	strb	r3, [r7, #22]
 80066d2:	e02d      	b.n	8006730 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80066d4:	7dbb      	ldrb	r3, [r7, #22]
 80066d6:	005a      	lsls	r2, r3, #1
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	eb02 0c03 	add.w	ip, r2, r3
 80066de:	7dbb      	ldrb	r3, [r7, #22]
 80066e0:	0119      	lsls	r1, r3, #4
 80066e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066e6:	f1c1 0620 	rsb	r6, r1, #32
 80066ea:	f1a1 0020 	sub.w	r0, r1, #32
 80066ee:	fa22 f401 	lsr.w	r4, r2, r1
 80066f2:	fa03 f606 	lsl.w	r6, r3, r6
 80066f6:	4334      	orrs	r4, r6
 80066f8:	fa23 f000 	lsr.w	r0, r3, r0
 80066fc:	4304      	orrs	r4, r0
 80066fe:	fa23 f501 	lsr.w	r5, r3, r1
 8006702:	b2a3      	uxth	r3, r4
 8006704:	4619      	mov	r1, r3
 8006706:	4660      	mov	r0, ip
 8006708:	f000 f85a 	bl	80067c0 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800670c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006710:	f000 f872 	bl	80067f8 <FLASH_WaitForLastOperation>
 8006714:	4603      	mov	r3, r0
 8006716:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8006718:	4b0d      	ldr	r3, [pc, #52]	; (8006750 <HAL_FLASH_Program+0xdc>)
 800671a:	691b      	ldr	r3, [r3, #16]
 800671c:	4a0c      	ldr	r2, [pc, #48]	; (8006750 <HAL_FLASH_Program+0xdc>)
 800671e:	f023 0301 	bic.w	r3, r3, #1
 8006722:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8006724:	7dfb      	ldrb	r3, [r7, #23]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d107      	bne.n	800673a <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 800672a:	7dbb      	ldrb	r3, [r7, #22]
 800672c:	3301      	adds	r3, #1
 800672e:	75bb      	strb	r3, [r7, #22]
 8006730:	7dba      	ldrb	r2, [r7, #22]
 8006732:	7d7b      	ldrb	r3, [r7, #21]
 8006734:	429a      	cmp	r2, r3
 8006736:	d3cd      	bcc.n	80066d4 <HAL_FLASH_Program+0x60>
 8006738:	e000      	b.n	800673c <HAL_FLASH_Program+0xc8>
      {
        break;
 800673a:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800673c:	4b03      	ldr	r3, [pc, #12]	; (800674c <HAL_FLASH_Program+0xd8>)
 800673e:	2200      	movs	r2, #0
 8006740:	761a      	strb	r2, [r3, #24]

  return status;
 8006742:	7dfb      	ldrb	r3, [r7, #23]
}
 8006744:	4618      	mov	r0, r3
 8006746:	371c      	adds	r7, #28
 8006748:	46bd      	mov	sp, r7
 800674a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800674c:	20000980 	.word	0x20000980
 8006750:	40022000 	.word	0x40022000

08006754 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8006754:	b480      	push	{r7}
 8006756:	b083      	sub	sp, #12
 8006758:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800675a:	2300      	movs	r3, #0
 800675c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800675e:	4b0d      	ldr	r3, [pc, #52]	; (8006794 <HAL_FLASH_Unlock+0x40>)
 8006760:	691b      	ldr	r3, [r3, #16]
 8006762:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006766:	2b00      	cmp	r3, #0
 8006768:	d00d      	beq.n	8006786 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800676a:	4b0a      	ldr	r3, [pc, #40]	; (8006794 <HAL_FLASH_Unlock+0x40>)
 800676c:	4a0a      	ldr	r2, [pc, #40]	; (8006798 <HAL_FLASH_Unlock+0x44>)
 800676e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8006770:	4b08      	ldr	r3, [pc, #32]	; (8006794 <HAL_FLASH_Unlock+0x40>)
 8006772:	4a0a      	ldr	r2, [pc, #40]	; (800679c <HAL_FLASH_Unlock+0x48>)
 8006774:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006776:	4b07      	ldr	r3, [pc, #28]	; (8006794 <HAL_FLASH_Unlock+0x40>)
 8006778:	691b      	ldr	r3, [r3, #16]
 800677a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800677e:	2b00      	cmp	r3, #0
 8006780:	d001      	beq.n	8006786 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8006786:	79fb      	ldrb	r3, [r7, #7]
}
 8006788:	4618      	mov	r0, r3
 800678a:	370c      	adds	r7, #12
 800678c:	46bd      	mov	sp, r7
 800678e:	bc80      	pop	{r7}
 8006790:	4770      	bx	lr
 8006792:	bf00      	nop
 8006794:	40022000 	.word	0x40022000
 8006798:	45670123 	.word	0x45670123
 800679c:	cdef89ab 	.word	0xcdef89ab

080067a0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80067a0:	b480      	push	{r7}
 80067a2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80067a4:	4b05      	ldr	r3, [pc, #20]	; (80067bc <HAL_FLASH_Lock+0x1c>)
 80067a6:	691b      	ldr	r3, [r3, #16]
 80067a8:	4a04      	ldr	r2, [pc, #16]	; (80067bc <HAL_FLASH_Lock+0x1c>)
 80067aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067ae:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 80067b0:	2300      	movs	r3, #0
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bc80      	pop	{r7}
 80067b8:	4770      	bx	lr
 80067ba:	bf00      	nop
 80067bc:	40022000 	.word	0x40022000

080067c0 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b083      	sub	sp, #12
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
 80067c8:	460b      	mov	r3, r1
 80067ca:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80067cc:	4b08      	ldr	r3, [pc, #32]	; (80067f0 <FLASH_Program_HalfWord+0x30>)
 80067ce:	2200      	movs	r2, #0
 80067d0:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80067d2:	4b08      	ldr	r3, [pc, #32]	; (80067f4 <FLASH_Program_HalfWord+0x34>)
 80067d4:	691b      	ldr	r3, [r3, #16]
 80067d6:	4a07      	ldr	r2, [pc, #28]	; (80067f4 <FLASH_Program_HalfWord+0x34>)
 80067d8:	f043 0301 	orr.w	r3, r3, #1
 80067dc:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	887a      	ldrh	r2, [r7, #2]
 80067e2:	801a      	strh	r2, [r3, #0]
}
 80067e4:	bf00      	nop
 80067e6:	370c      	adds	r7, #12
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bc80      	pop	{r7}
 80067ec:	4770      	bx	lr
 80067ee:	bf00      	nop
 80067f0:	20000980 	.word	0x20000980
 80067f4:	40022000 	.word	0x40022000

080067f8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b084      	sub	sp, #16
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8006800:	f7ff f952 	bl	8005aa8 <HAL_GetTick>
 8006804:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8006806:	e010      	b.n	800682a <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800680e:	d00c      	beq.n	800682a <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d007      	beq.n	8006826 <FLASH_WaitForLastOperation+0x2e>
 8006816:	f7ff f947 	bl	8005aa8 <HAL_GetTick>
 800681a:	4602      	mov	r2, r0
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	1ad3      	subs	r3, r2, r3
 8006820:	687a      	ldr	r2, [r7, #4]
 8006822:	429a      	cmp	r2, r3
 8006824:	d201      	bcs.n	800682a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8006826:	2303      	movs	r3, #3
 8006828:	e025      	b.n	8006876 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800682a:	4b15      	ldr	r3, [pc, #84]	; (8006880 <FLASH_WaitForLastOperation+0x88>)
 800682c:	68db      	ldr	r3, [r3, #12]
 800682e:	f003 0301 	and.w	r3, r3, #1
 8006832:	2b00      	cmp	r3, #0
 8006834:	d1e8      	bne.n	8006808 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8006836:	4b12      	ldr	r3, [pc, #72]	; (8006880 <FLASH_WaitForLastOperation+0x88>)
 8006838:	68db      	ldr	r3, [r3, #12]
 800683a:	f003 0320 	and.w	r3, r3, #32
 800683e:	2b00      	cmp	r3, #0
 8006840:	d002      	beq.n	8006848 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006842:	4b0f      	ldr	r3, [pc, #60]	; (8006880 <FLASH_WaitForLastOperation+0x88>)
 8006844:	2220      	movs	r2, #32
 8006846:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8006848:	4b0d      	ldr	r3, [pc, #52]	; (8006880 <FLASH_WaitForLastOperation+0x88>)
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	f003 0310 	and.w	r3, r3, #16
 8006850:	2b00      	cmp	r3, #0
 8006852:	d10b      	bne.n	800686c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8006854:	4b0a      	ldr	r3, [pc, #40]	; (8006880 <FLASH_WaitForLastOperation+0x88>)
 8006856:	69db      	ldr	r3, [r3, #28]
 8006858:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800685c:	2b00      	cmp	r3, #0
 800685e:	d105      	bne.n	800686c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8006860:	4b07      	ldr	r3, [pc, #28]	; (8006880 <FLASH_WaitForLastOperation+0x88>)
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8006868:	2b00      	cmp	r3, #0
 800686a:	d003      	beq.n	8006874 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800686c:	f000 f80a 	bl	8006884 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8006870:	2301      	movs	r3, #1
 8006872:	e000      	b.n	8006876 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3710      	adds	r7, #16
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
 800687e:	bf00      	nop
 8006880:	40022000 	.word	0x40022000

08006884 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8006884:	b480      	push	{r7}
 8006886:	b083      	sub	sp, #12
 8006888:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800688a:	2300      	movs	r3, #0
 800688c:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800688e:	4b23      	ldr	r3, [pc, #140]	; (800691c <FLASH_SetErrorCode+0x98>)
 8006890:	68db      	ldr	r3, [r3, #12]
 8006892:	f003 0310 	and.w	r3, r3, #16
 8006896:	2b00      	cmp	r3, #0
 8006898:	d009      	beq.n	80068ae <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800689a:	4b21      	ldr	r3, [pc, #132]	; (8006920 <FLASH_SetErrorCode+0x9c>)
 800689c:	69db      	ldr	r3, [r3, #28]
 800689e:	f043 0302 	orr.w	r3, r3, #2
 80068a2:	4a1f      	ldr	r2, [pc, #124]	; (8006920 <FLASH_SetErrorCode+0x9c>)
 80068a4:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f043 0310 	orr.w	r3, r3, #16
 80068ac:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80068ae:	4b1b      	ldr	r3, [pc, #108]	; (800691c <FLASH_SetErrorCode+0x98>)
 80068b0:	68db      	ldr	r3, [r3, #12]
 80068b2:	f003 0304 	and.w	r3, r3, #4
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d009      	beq.n	80068ce <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80068ba:	4b19      	ldr	r3, [pc, #100]	; (8006920 <FLASH_SetErrorCode+0x9c>)
 80068bc:	69db      	ldr	r3, [r3, #28]
 80068be:	f043 0301 	orr.w	r3, r3, #1
 80068c2:	4a17      	ldr	r2, [pc, #92]	; (8006920 <FLASH_SetErrorCode+0x9c>)
 80068c4:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f043 0304 	orr.w	r3, r3, #4
 80068cc:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80068ce:	4b13      	ldr	r3, [pc, #76]	; (800691c <FLASH_SetErrorCode+0x98>)
 80068d0:	69db      	ldr	r3, [r3, #28]
 80068d2:	f003 0301 	and.w	r3, r3, #1
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d00b      	beq.n	80068f2 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80068da:	4b11      	ldr	r3, [pc, #68]	; (8006920 <FLASH_SetErrorCode+0x9c>)
 80068dc:	69db      	ldr	r3, [r3, #28]
 80068de:	f043 0304 	orr.w	r3, r3, #4
 80068e2:	4a0f      	ldr	r2, [pc, #60]	; (8006920 <FLASH_SetErrorCode+0x9c>)
 80068e4:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80068e6:	4b0d      	ldr	r3, [pc, #52]	; (800691c <FLASH_SetErrorCode+0x98>)
 80068e8:	69db      	ldr	r3, [r3, #28]
 80068ea:	4a0c      	ldr	r2, [pc, #48]	; (800691c <FLASH_SetErrorCode+0x98>)
 80068ec:	f023 0301 	bic.w	r3, r3, #1
 80068f0:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f240 1201 	movw	r2, #257	; 0x101
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d106      	bne.n	800690a <FLASH_SetErrorCode+0x86>
 80068fc:	4b07      	ldr	r3, [pc, #28]	; (800691c <FLASH_SetErrorCode+0x98>)
 80068fe:	69db      	ldr	r3, [r3, #28]
 8006900:	4a06      	ldr	r2, [pc, #24]	; (800691c <FLASH_SetErrorCode+0x98>)
 8006902:	f023 0301 	bic.w	r3, r3, #1
 8006906:	61d3      	str	r3, [r2, #28]
}  
 8006908:	e002      	b.n	8006910 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800690a:	4a04      	ldr	r2, [pc, #16]	; (800691c <FLASH_SetErrorCode+0x98>)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	60d3      	str	r3, [r2, #12]
}  
 8006910:	bf00      	nop
 8006912:	370c      	adds	r7, #12
 8006914:	46bd      	mov	sp, r7
 8006916:	bc80      	pop	{r7}
 8006918:	4770      	bx	lr
 800691a:	bf00      	nop
 800691c:	40022000 	.word	0x40022000
 8006920:	20000980 	.word	0x20000980

08006924 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b084      	sub	sp, #16
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8006932:	2300      	movs	r3, #0
 8006934:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006936:	4b2f      	ldr	r3, [pc, #188]	; (80069f4 <HAL_FLASHEx_Erase+0xd0>)
 8006938:	7e1b      	ldrb	r3, [r3, #24]
 800693a:	2b01      	cmp	r3, #1
 800693c:	d101      	bne.n	8006942 <HAL_FLASHEx_Erase+0x1e>
 800693e:	2302      	movs	r3, #2
 8006940:	e053      	b.n	80069ea <HAL_FLASHEx_Erase+0xc6>
 8006942:	4b2c      	ldr	r3, [pc, #176]	; (80069f4 <HAL_FLASHEx_Erase+0xd0>)
 8006944:	2201      	movs	r2, #1
 8006946:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	2b02      	cmp	r3, #2
 800694e:	d116      	bne.n	800697e <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8006950:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006954:	f7ff ff50 	bl	80067f8 <FLASH_WaitForLastOperation>
 8006958:	4603      	mov	r3, r0
 800695a:	2b00      	cmp	r3, #0
 800695c:	d141      	bne.n	80069e2 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800695e:	2001      	movs	r0, #1
 8006960:	f000 f84c 	bl	80069fc <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006964:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006968:	f7ff ff46 	bl	80067f8 <FLASH_WaitForLastOperation>
 800696c:	4603      	mov	r3, r0
 800696e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8006970:	4b21      	ldr	r3, [pc, #132]	; (80069f8 <HAL_FLASHEx_Erase+0xd4>)
 8006972:	691b      	ldr	r3, [r3, #16]
 8006974:	4a20      	ldr	r2, [pc, #128]	; (80069f8 <HAL_FLASHEx_Erase+0xd4>)
 8006976:	f023 0304 	bic.w	r3, r3, #4
 800697a:	6113      	str	r3, [r2, #16]
 800697c:	e031      	b.n	80069e2 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800697e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006982:	f7ff ff39 	bl	80067f8 <FLASH_WaitForLastOperation>
 8006986:	4603      	mov	r3, r0
 8006988:	2b00      	cmp	r3, #0
 800698a:	d12a      	bne.n	80069e2 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006992:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	689b      	ldr	r3, [r3, #8]
 8006998:	60bb      	str	r3, [r7, #8]
 800699a:	e019      	b.n	80069d0 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 800699c:	68b8      	ldr	r0, [r7, #8]
 800699e:	f000 f849 	bl	8006a34 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80069a2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80069a6:	f7ff ff27 	bl	80067f8 <FLASH_WaitForLastOperation>
 80069aa:	4603      	mov	r3, r0
 80069ac:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80069ae:	4b12      	ldr	r3, [pc, #72]	; (80069f8 <HAL_FLASHEx_Erase+0xd4>)
 80069b0:	691b      	ldr	r3, [r3, #16]
 80069b2:	4a11      	ldr	r2, [pc, #68]	; (80069f8 <HAL_FLASHEx_Erase+0xd4>)
 80069b4:	f023 0302 	bic.w	r3, r3, #2
 80069b8:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80069ba:	7bfb      	ldrb	r3, [r7, #15]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d003      	beq.n	80069c8 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	68ba      	ldr	r2, [r7, #8]
 80069c4:	601a      	str	r2, [r3, #0]
            break;
 80069c6:	e00c      	b.n	80069e2 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80069ce:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	68db      	ldr	r3, [r3, #12]
 80069d4:	029a      	lsls	r2, r3, #10
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	689b      	ldr	r3, [r3, #8]
 80069da:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 80069dc:	68ba      	ldr	r2, [r7, #8]
 80069de:	429a      	cmp	r2, r3
 80069e0:	d3dc      	bcc.n	800699c <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80069e2:	4b04      	ldr	r3, [pc, #16]	; (80069f4 <HAL_FLASHEx_Erase+0xd0>)
 80069e4:	2200      	movs	r2, #0
 80069e6:	761a      	strb	r2, [r3, #24]

  return status;
 80069e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3710      	adds	r7, #16
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}
 80069f2:	bf00      	nop
 80069f4:	20000980 	.word	0x20000980
 80069f8:	40022000 	.word	0x40022000

080069fc <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b083      	sub	sp, #12
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006a04:	4b09      	ldr	r3, [pc, #36]	; (8006a2c <FLASH_MassErase+0x30>)
 8006a06:	2200      	movs	r2, #0
 8006a08:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8006a0a:	4b09      	ldr	r3, [pc, #36]	; (8006a30 <FLASH_MassErase+0x34>)
 8006a0c:	691b      	ldr	r3, [r3, #16]
 8006a0e:	4a08      	ldr	r2, [pc, #32]	; (8006a30 <FLASH_MassErase+0x34>)
 8006a10:	f043 0304 	orr.w	r3, r3, #4
 8006a14:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8006a16:	4b06      	ldr	r3, [pc, #24]	; (8006a30 <FLASH_MassErase+0x34>)
 8006a18:	691b      	ldr	r3, [r3, #16]
 8006a1a:	4a05      	ldr	r2, [pc, #20]	; (8006a30 <FLASH_MassErase+0x34>)
 8006a1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a20:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8006a22:	bf00      	nop
 8006a24:	370c      	adds	r7, #12
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bc80      	pop	{r7}
 8006a2a:	4770      	bx	lr
 8006a2c:	20000980 	.word	0x20000980
 8006a30:	40022000 	.word	0x40022000

08006a34 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8006a34:	b480      	push	{r7}
 8006a36:	b083      	sub	sp, #12
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006a3c:	4b0b      	ldr	r3, [pc, #44]	; (8006a6c <FLASH_PageErase+0x38>)
 8006a3e:	2200      	movs	r2, #0
 8006a40:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8006a42:	4b0b      	ldr	r3, [pc, #44]	; (8006a70 <FLASH_PageErase+0x3c>)
 8006a44:	691b      	ldr	r3, [r3, #16]
 8006a46:	4a0a      	ldr	r2, [pc, #40]	; (8006a70 <FLASH_PageErase+0x3c>)
 8006a48:	f043 0302 	orr.w	r3, r3, #2
 8006a4c:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8006a4e:	4a08      	ldr	r2, [pc, #32]	; (8006a70 <FLASH_PageErase+0x3c>)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8006a54:	4b06      	ldr	r3, [pc, #24]	; (8006a70 <FLASH_PageErase+0x3c>)
 8006a56:	691b      	ldr	r3, [r3, #16]
 8006a58:	4a05      	ldr	r2, [pc, #20]	; (8006a70 <FLASH_PageErase+0x3c>)
 8006a5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a5e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8006a60:	bf00      	nop
 8006a62:	370c      	adds	r7, #12
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bc80      	pop	{r7}
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop
 8006a6c:	20000980 	.word	0x20000980
 8006a70:	40022000 	.word	0x40022000

08006a74 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b08b      	sub	sp, #44	; 0x2c
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8006a82:	2300      	movs	r3, #0
 8006a84:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006a86:	e127      	b.n	8006cd8 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006a88:	2201      	movs	r2, #1
 8006a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a90:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	69fa      	ldr	r2, [r7, #28]
 8006a98:	4013      	ands	r3, r2
 8006a9a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006a9c:	69ba      	ldr	r2, [r7, #24]
 8006a9e:	69fb      	ldr	r3, [r7, #28]
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	f040 8116 	bne.w	8006cd2 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	2b12      	cmp	r3, #18
 8006aac:	d034      	beq.n	8006b18 <HAL_GPIO_Init+0xa4>
 8006aae:	2b12      	cmp	r3, #18
 8006ab0:	d80d      	bhi.n	8006ace <HAL_GPIO_Init+0x5a>
 8006ab2:	2b02      	cmp	r3, #2
 8006ab4:	d02b      	beq.n	8006b0e <HAL_GPIO_Init+0x9a>
 8006ab6:	2b02      	cmp	r3, #2
 8006ab8:	d804      	bhi.n	8006ac4 <HAL_GPIO_Init+0x50>
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d031      	beq.n	8006b22 <HAL_GPIO_Init+0xae>
 8006abe:	2b01      	cmp	r3, #1
 8006ac0:	d01c      	beq.n	8006afc <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006ac2:	e048      	b.n	8006b56 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8006ac4:	2b03      	cmp	r3, #3
 8006ac6:	d043      	beq.n	8006b50 <HAL_GPIO_Init+0xdc>
 8006ac8:	2b11      	cmp	r3, #17
 8006aca:	d01b      	beq.n	8006b04 <HAL_GPIO_Init+0x90>
          break;
 8006acc:	e043      	b.n	8006b56 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8006ace:	4a89      	ldr	r2, [pc, #548]	; (8006cf4 <HAL_GPIO_Init+0x280>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d026      	beq.n	8006b22 <HAL_GPIO_Init+0xae>
 8006ad4:	4a87      	ldr	r2, [pc, #540]	; (8006cf4 <HAL_GPIO_Init+0x280>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d806      	bhi.n	8006ae8 <HAL_GPIO_Init+0x74>
 8006ada:	4a87      	ldr	r2, [pc, #540]	; (8006cf8 <HAL_GPIO_Init+0x284>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d020      	beq.n	8006b22 <HAL_GPIO_Init+0xae>
 8006ae0:	4a86      	ldr	r2, [pc, #536]	; (8006cfc <HAL_GPIO_Init+0x288>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d01d      	beq.n	8006b22 <HAL_GPIO_Init+0xae>
          break;
 8006ae6:	e036      	b.n	8006b56 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8006ae8:	4a85      	ldr	r2, [pc, #532]	; (8006d00 <HAL_GPIO_Init+0x28c>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d019      	beq.n	8006b22 <HAL_GPIO_Init+0xae>
 8006aee:	4a85      	ldr	r2, [pc, #532]	; (8006d04 <HAL_GPIO_Init+0x290>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d016      	beq.n	8006b22 <HAL_GPIO_Init+0xae>
 8006af4:	4a84      	ldr	r2, [pc, #528]	; (8006d08 <HAL_GPIO_Init+0x294>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d013      	beq.n	8006b22 <HAL_GPIO_Init+0xae>
          break;
 8006afa:	e02c      	b.n	8006b56 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	68db      	ldr	r3, [r3, #12]
 8006b00:	623b      	str	r3, [r7, #32]
          break;
 8006b02:	e028      	b.n	8006b56 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	3304      	adds	r3, #4
 8006b0a:	623b      	str	r3, [r7, #32]
          break;
 8006b0c:	e023      	b.n	8006b56 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	3308      	adds	r3, #8
 8006b14:	623b      	str	r3, [r7, #32]
          break;
 8006b16:	e01e      	b.n	8006b56 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	68db      	ldr	r3, [r3, #12]
 8006b1c:	330c      	adds	r3, #12
 8006b1e:	623b      	str	r3, [r7, #32]
          break;
 8006b20:	e019      	b.n	8006b56 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	689b      	ldr	r3, [r3, #8]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d102      	bne.n	8006b30 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006b2a:	2304      	movs	r3, #4
 8006b2c:	623b      	str	r3, [r7, #32]
          break;
 8006b2e:	e012      	b.n	8006b56 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	d105      	bne.n	8006b44 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006b38:	2308      	movs	r3, #8
 8006b3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	69fa      	ldr	r2, [r7, #28]
 8006b40:	611a      	str	r2, [r3, #16]
          break;
 8006b42:	e008      	b.n	8006b56 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006b44:	2308      	movs	r3, #8
 8006b46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	69fa      	ldr	r2, [r7, #28]
 8006b4c:	615a      	str	r2, [r3, #20]
          break;
 8006b4e:	e002      	b.n	8006b56 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006b50:	2300      	movs	r3, #0
 8006b52:	623b      	str	r3, [r7, #32]
          break;
 8006b54:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006b56:	69bb      	ldr	r3, [r7, #24]
 8006b58:	2bff      	cmp	r3, #255	; 0xff
 8006b5a:	d801      	bhi.n	8006b60 <HAL_GPIO_Init+0xec>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	e001      	b.n	8006b64 <HAL_GPIO_Init+0xf0>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	3304      	adds	r3, #4
 8006b64:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006b66:	69bb      	ldr	r3, [r7, #24]
 8006b68:	2bff      	cmp	r3, #255	; 0xff
 8006b6a:	d802      	bhi.n	8006b72 <HAL_GPIO_Init+0xfe>
 8006b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b6e:	009b      	lsls	r3, r3, #2
 8006b70:	e002      	b.n	8006b78 <HAL_GPIO_Init+0x104>
 8006b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b74:	3b08      	subs	r3, #8
 8006b76:	009b      	lsls	r3, r3, #2
 8006b78:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	210f      	movs	r1, #15
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	fa01 f303 	lsl.w	r3, r1, r3
 8006b86:	43db      	mvns	r3, r3
 8006b88:	401a      	ands	r2, r3
 8006b8a:	6a39      	ldr	r1, [r7, #32]
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8006b92:	431a      	orrs	r2, r3
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	f000 8096 	beq.w	8006cd2 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006ba6:	4b59      	ldr	r3, [pc, #356]	; (8006d0c <HAL_GPIO_Init+0x298>)
 8006ba8:	699b      	ldr	r3, [r3, #24]
 8006baa:	4a58      	ldr	r2, [pc, #352]	; (8006d0c <HAL_GPIO_Init+0x298>)
 8006bac:	f043 0301 	orr.w	r3, r3, #1
 8006bb0:	6193      	str	r3, [r2, #24]
 8006bb2:	4b56      	ldr	r3, [pc, #344]	; (8006d0c <HAL_GPIO_Init+0x298>)
 8006bb4:	699b      	ldr	r3, [r3, #24]
 8006bb6:	f003 0301 	and.w	r3, r3, #1
 8006bba:	60bb      	str	r3, [r7, #8]
 8006bbc:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006bbe:	4a54      	ldr	r2, [pc, #336]	; (8006d10 <HAL_GPIO_Init+0x29c>)
 8006bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc2:	089b      	lsrs	r3, r3, #2
 8006bc4:	3302      	adds	r3, #2
 8006bc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bca:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bce:	f003 0303 	and.w	r3, r3, #3
 8006bd2:	009b      	lsls	r3, r3, #2
 8006bd4:	220f      	movs	r2, #15
 8006bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8006bda:	43db      	mvns	r3, r3
 8006bdc:	68fa      	ldr	r2, [r7, #12]
 8006bde:	4013      	ands	r3, r2
 8006be0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	4a4b      	ldr	r2, [pc, #300]	; (8006d14 <HAL_GPIO_Init+0x2a0>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d013      	beq.n	8006c12 <HAL_GPIO_Init+0x19e>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	4a4a      	ldr	r2, [pc, #296]	; (8006d18 <HAL_GPIO_Init+0x2a4>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d00d      	beq.n	8006c0e <HAL_GPIO_Init+0x19a>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	4a49      	ldr	r2, [pc, #292]	; (8006d1c <HAL_GPIO_Init+0x2a8>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d007      	beq.n	8006c0a <HAL_GPIO_Init+0x196>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	4a48      	ldr	r2, [pc, #288]	; (8006d20 <HAL_GPIO_Init+0x2ac>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d101      	bne.n	8006c06 <HAL_GPIO_Init+0x192>
 8006c02:	2303      	movs	r3, #3
 8006c04:	e006      	b.n	8006c14 <HAL_GPIO_Init+0x1a0>
 8006c06:	2304      	movs	r3, #4
 8006c08:	e004      	b.n	8006c14 <HAL_GPIO_Init+0x1a0>
 8006c0a:	2302      	movs	r3, #2
 8006c0c:	e002      	b.n	8006c14 <HAL_GPIO_Init+0x1a0>
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e000      	b.n	8006c14 <HAL_GPIO_Init+0x1a0>
 8006c12:	2300      	movs	r3, #0
 8006c14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c16:	f002 0203 	and.w	r2, r2, #3
 8006c1a:	0092      	lsls	r2, r2, #2
 8006c1c:	4093      	lsls	r3, r2
 8006c1e:	68fa      	ldr	r2, [r7, #12]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006c24:	493a      	ldr	r1, [pc, #232]	; (8006d10 <HAL_GPIO_Init+0x29c>)
 8006c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c28:	089b      	lsrs	r3, r3, #2
 8006c2a:	3302      	adds	r3, #2
 8006c2c:	68fa      	ldr	r2, [r7, #12]
 8006c2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d006      	beq.n	8006c4c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006c3e:	4b39      	ldr	r3, [pc, #228]	; (8006d24 <HAL_GPIO_Init+0x2b0>)
 8006c40:	681a      	ldr	r2, [r3, #0]
 8006c42:	4938      	ldr	r1, [pc, #224]	; (8006d24 <HAL_GPIO_Init+0x2b0>)
 8006c44:	69bb      	ldr	r3, [r7, #24]
 8006c46:	4313      	orrs	r3, r2
 8006c48:	600b      	str	r3, [r1, #0]
 8006c4a:	e006      	b.n	8006c5a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006c4c:	4b35      	ldr	r3, [pc, #212]	; (8006d24 <HAL_GPIO_Init+0x2b0>)
 8006c4e:	681a      	ldr	r2, [r3, #0]
 8006c50:	69bb      	ldr	r3, [r7, #24]
 8006c52:	43db      	mvns	r3, r3
 8006c54:	4933      	ldr	r1, [pc, #204]	; (8006d24 <HAL_GPIO_Init+0x2b0>)
 8006c56:	4013      	ands	r3, r2
 8006c58:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d006      	beq.n	8006c74 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006c66:	4b2f      	ldr	r3, [pc, #188]	; (8006d24 <HAL_GPIO_Init+0x2b0>)
 8006c68:	685a      	ldr	r2, [r3, #4]
 8006c6a:	492e      	ldr	r1, [pc, #184]	; (8006d24 <HAL_GPIO_Init+0x2b0>)
 8006c6c:	69bb      	ldr	r3, [r7, #24]
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	604b      	str	r3, [r1, #4]
 8006c72:	e006      	b.n	8006c82 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006c74:	4b2b      	ldr	r3, [pc, #172]	; (8006d24 <HAL_GPIO_Init+0x2b0>)
 8006c76:	685a      	ldr	r2, [r3, #4]
 8006c78:	69bb      	ldr	r3, [r7, #24]
 8006c7a:	43db      	mvns	r3, r3
 8006c7c:	4929      	ldr	r1, [pc, #164]	; (8006d24 <HAL_GPIO_Init+0x2b0>)
 8006c7e:	4013      	ands	r3, r2
 8006c80:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d006      	beq.n	8006c9c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006c8e:	4b25      	ldr	r3, [pc, #148]	; (8006d24 <HAL_GPIO_Init+0x2b0>)
 8006c90:	689a      	ldr	r2, [r3, #8]
 8006c92:	4924      	ldr	r1, [pc, #144]	; (8006d24 <HAL_GPIO_Init+0x2b0>)
 8006c94:	69bb      	ldr	r3, [r7, #24]
 8006c96:	4313      	orrs	r3, r2
 8006c98:	608b      	str	r3, [r1, #8]
 8006c9a:	e006      	b.n	8006caa <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006c9c:	4b21      	ldr	r3, [pc, #132]	; (8006d24 <HAL_GPIO_Init+0x2b0>)
 8006c9e:	689a      	ldr	r2, [r3, #8]
 8006ca0:	69bb      	ldr	r3, [r7, #24]
 8006ca2:	43db      	mvns	r3, r3
 8006ca4:	491f      	ldr	r1, [pc, #124]	; (8006d24 <HAL_GPIO_Init+0x2b0>)
 8006ca6:	4013      	ands	r3, r2
 8006ca8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d006      	beq.n	8006cc4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006cb6:	4b1b      	ldr	r3, [pc, #108]	; (8006d24 <HAL_GPIO_Init+0x2b0>)
 8006cb8:	68da      	ldr	r2, [r3, #12]
 8006cba:	491a      	ldr	r1, [pc, #104]	; (8006d24 <HAL_GPIO_Init+0x2b0>)
 8006cbc:	69bb      	ldr	r3, [r7, #24]
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	60cb      	str	r3, [r1, #12]
 8006cc2:	e006      	b.n	8006cd2 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006cc4:	4b17      	ldr	r3, [pc, #92]	; (8006d24 <HAL_GPIO_Init+0x2b0>)
 8006cc6:	68da      	ldr	r2, [r3, #12]
 8006cc8:	69bb      	ldr	r3, [r7, #24]
 8006cca:	43db      	mvns	r3, r3
 8006ccc:	4915      	ldr	r1, [pc, #84]	; (8006d24 <HAL_GPIO_Init+0x2b0>)
 8006cce:	4013      	ands	r3, r2
 8006cd0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8006cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd4:	3301      	adds	r3, #1
 8006cd6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	681a      	ldr	r2, [r3, #0]
 8006cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cde:	fa22 f303 	lsr.w	r3, r2, r3
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	f47f aed0 	bne.w	8006a88 <HAL_GPIO_Init+0x14>
  }
}
 8006ce8:	bf00      	nop
 8006cea:	372c      	adds	r7, #44	; 0x2c
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bc80      	pop	{r7}
 8006cf0:	4770      	bx	lr
 8006cf2:	bf00      	nop
 8006cf4:	10210000 	.word	0x10210000
 8006cf8:	10110000 	.word	0x10110000
 8006cfc:	10120000 	.word	0x10120000
 8006d00:	10310000 	.word	0x10310000
 8006d04:	10320000 	.word	0x10320000
 8006d08:	10220000 	.word	0x10220000
 8006d0c:	40021000 	.word	0x40021000
 8006d10:	40010000 	.word	0x40010000
 8006d14:	40010800 	.word	0x40010800
 8006d18:	40010c00 	.word	0x40010c00
 8006d1c:	40011000 	.word	0x40011000
 8006d20:	40011400 	.word	0x40011400
 8006d24:	40010400 	.word	0x40010400

08006d28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b083      	sub	sp, #12
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
 8006d30:	460b      	mov	r3, r1
 8006d32:	807b      	strh	r3, [r7, #2]
 8006d34:	4613      	mov	r3, r2
 8006d36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006d38:	787b      	ldrb	r3, [r7, #1]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d003      	beq.n	8006d46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006d3e:	887a      	ldrh	r2, [r7, #2]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006d44:	e003      	b.n	8006d4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006d46:	887b      	ldrh	r3, [r7, #2]
 8006d48:	041a      	lsls	r2, r3, #16
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	611a      	str	r2, [r3, #16]
}
 8006d4e:	bf00      	nop
 8006d50:	370c      	adds	r7, #12
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bc80      	pop	{r7}
 8006d56:	4770      	bx	lr

08006d58 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b083      	sub	sp, #12
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
 8006d60:	460b      	mov	r3, r1
 8006d62:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	68da      	ldr	r2, [r3, #12]
 8006d68:	887b      	ldrh	r3, [r7, #2]
 8006d6a:	4013      	ands	r3, r2
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d003      	beq.n	8006d78 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006d70:	887a      	ldrh	r2, [r7, #2]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8006d76:	e002      	b.n	8006d7e <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006d78:	887a      	ldrh	r2, [r7, #2]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	611a      	str	r2, [r3, #16]
}
 8006d7e:	bf00      	nop
 8006d80:	370c      	adds	r7, #12
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bc80      	pop	{r7}
 8006d86:	4770      	bx	lr

08006d88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b082      	sub	sp, #8
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	4603      	mov	r3, r0
 8006d90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006d92:	4b08      	ldr	r3, [pc, #32]	; (8006db4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006d94:	695a      	ldr	r2, [r3, #20]
 8006d96:	88fb      	ldrh	r3, [r7, #6]
 8006d98:	4013      	ands	r3, r2
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d006      	beq.n	8006dac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006d9e:	4a05      	ldr	r2, [pc, #20]	; (8006db4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006da0:	88fb      	ldrh	r3, [r7, #6]
 8006da2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006da4:	88fb      	ldrh	r3, [r7, #6]
 8006da6:	4618      	mov	r0, r3
 8006da8:	f000 f806 	bl	8006db8 <HAL_GPIO_EXTI_Callback>
  }
}
 8006dac:	bf00      	nop
 8006dae:	3708      	adds	r7, #8
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}
 8006db4:	40010400 	.word	0x40010400

08006db8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b083      	sub	sp, #12
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006dc2:	bf00      	nop
 8006dc4:	370c      	adds	r7, #12
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bc80      	pop	{r7}
 8006dca:	4770      	bx	lr

08006dcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b084      	sub	sp, #16
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d101      	bne.n	8006dde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006dda:	2301      	movs	r3, #1
 8006ddc:	e10f      	b.n	8006ffe <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006de4:	b2db      	uxtb	r3, r3
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d106      	bne.n	8006df8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2200      	movs	r2, #0
 8006dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f7fc ff16 	bl	8003c24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2224      	movs	r2, #36	; 0x24
 8006dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f022 0201 	bic.w	r2, r2, #1
 8006e0e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006e10:	f001 fb40 	bl	8008494 <HAL_RCC_GetPCLK1Freq>
 8006e14:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	4a7b      	ldr	r2, [pc, #492]	; (8007008 <HAL_I2C_Init+0x23c>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d807      	bhi.n	8006e30 <HAL_I2C_Init+0x64>
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	4a7a      	ldr	r2, [pc, #488]	; (800700c <HAL_I2C_Init+0x240>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	bf94      	ite	ls
 8006e28:	2301      	movls	r3, #1
 8006e2a:	2300      	movhi	r3, #0
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	e006      	b.n	8006e3e <HAL_I2C_Init+0x72>
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	4a77      	ldr	r2, [pc, #476]	; (8007010 <HAL_I2C_Init+0x244>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	bf94      	ite	ls
 8006e38:	2301      	movls	r3, #1
 8006e3a:	2300      	movhi	r3, #0
 8006e3c:	b2db      	uxtb	r3, r3
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d001      	beq.n	8006e46 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e0db      	b.n	8006ffe <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	4a72      	ldr	r2, [pc, #456]	; (8007014 <HAL_I2C_Init+0x248>)
 8006e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8006e4e:	0c9b      	lsrs	r3, r3, #18
 8006e50:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	685b      	ldr	r3, [r3, #4]
 8006e58:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	68ba      	ldr	r2, [r7, #8]
 8006e62:	430a      	orrs	r2, r1
 8006e64:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	6a1b      	ldr	r3, [r3, #32]
 8006e6c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	4a64      	ldr	r2, [pc, #400]	; (8007008 <HAL_I2C_Init+0x23c>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d802      	bhi.n	8006e80 <HAL_I2C_Init+0xb4>
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	3301      	adds	r3, #1
 8006e7e:	e009      	b.n	8006e94 <HAL_I2C_Init+0xc8>
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006e86:	fb02 f303 	mul.w	r3, r2, r3
 8006e8a:	4a63      	ldr	r2, [pc, #396]	; (8007018 <HAL_I2C_Init+0x24c>)
 8006e8c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e90:	099b      	lsrs	r3, r3, #6
 8006e92:	3301      	adds	r3, #1
 8006e94:	687a      	ldr	r2, [r7, #4]
 8006e96:	6812      	ldr	r2, [r2, #0]
 8006e98:	430b      	orrs	r3, r1
 8006e9a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	69db      	ldr	r3, [r3, #28]
 8006ea2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006ea6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	685b      	ldr	r3, [r3, #4]
 8006eae:	4956      	ldr	r1, [pc, #344]	; (8007008 <HAL_I2C_Init+0x23c>)
 8006eb0:	428b      	cmp	r3, r1
 8006eb2:	d80d      	bhi.n	8006ed0 <HAL_I2C_Init+0x104>
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	1e59      	subs	r1, r3, #1
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	005b      	lsls	r3, r3, #1
 8006ebe:	fbb1 f3f3 	udiv	r3, r1, r3
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ec8:	2b04      	cmp	r3, #4
 8006eca:	bf38      	it	cc
 8006ecc:	2304      	movcc	r3, #4
 8006ece:	e04f      	b.n	8006f70 <HAL_I2C_Init+0x1a4>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	689b      	ldr	r3, [r3, #8]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d111      	bne.n	8006efc <HAL_I2C_Init+0x130>
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	1e58      	subs	r0, r3, #1
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6859      	ldr	r1, [r3, #4]
 8006ee0:	460b      	mov	r3, r1
 8006ee2:	005b      	lsls	r3, r3, #1
 8006ee4:	440b      	add	r3, r1
 8006ee6:	fbb0 f3f3 	udiv	r3, r0, r3
 8006eea:	3301      	adds	r3, #1
 8006eec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	bf0c      	ite	eq
 8006ef4:	2301      	moveq	r3, #1
 8006ef6:	2300      	movne	r3, #0
 8006ef8:	b2db      	uxtb	r3, r3
 8006efa:	e012      	b.n	8006f22 <HAL_I2C_Init+0x156>
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	1e58      	subs	r0, r3, #1
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6859      	ldr	r1, [r3, #4]
 8006f04:	460b      	mov	r3, r1
 8006f06:	009b      	lsls	r3, r3, #2
 8006f08:	440b      	add	r3, r1
 8006f0a:	0099      	lsls	r1, r3, #2
 8006f0c:	440b      	add	r3, r1
 8006f0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006f12:	3301      	adds	r3, #1
 8006f14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	bf0c      	ite	eq
 8006f1c:	2301      	moveq	r3, #1
 8006f1e:	2300      	movne	r3, #0
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d001      	beq.n	8006f2a <HAL_I2C_Init+0x15e>
 8006f26:	2301      	movs	r3, #1
 8006f28:	e022      	b.n	8006f70 <HAL_I2C_Init+0x1a4>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	689b      	ldr	r3, [r3, #8]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d10e      	bne.n	8006f50 <HAL_I2C_Init+0x184>
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	1e58      	subs	r0, r3, #1
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6859      	ldr	r1, [r3, #4]
 8006f3a:	460b      	mov	r3, r1
 8006f3c:	005b      	lsls	r3, r3, #1
 8006f3e:	440b      	add	r3, r1
 8006f40:	fbb0 f3f3 	udiv	r3, r0, r3
 8006f44:	3301      	adds	r3, #1
 8006f46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f4e:	e00f      	b.n	8006f70 <HAL_I2C_Init+0x1a4>
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	1e58      	subs	r0, r3, #1
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6859      	ldr	r1, [r3, #4]
 8006f58:	460b      	mov	r3, r1
 8006f5a:	009b      	lsls	r3, r3, #2
 8006f5c:	440b      	add	r3, r1
 8006f5e:	0099      	lsls	r1, r3, #2
 8006f60:	440b      	add	r3, r1
 8006f62:	fbb0 f3f3 	udiv	r3, r0, r3
 8006f66:	3301      	adds	r3, #1
 8006f68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f6c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006f70:	6879      	ldr	r1, [r7, #4]
 8006f72:	6809      	ldr	r1, [r1, #0]
 8006f74:	4313      	orrs	r3, r2
 8006f76:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	69da      	ldr	r2, [r3, #28]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6a1b      	ldr	r3, [r3, #32]
 8006f8a:	431a      	orrs	r2, r3
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	430a      	orrs	r2, r1
 8006f92:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	689b      	ldr	r3, [r3, #8]
 8006f9a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006f9e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006fa2:	687a      	ldr	r2, [r7, #4]
 8006fa4:	6911      	ldr	r1, [r2, #16]
 8006fa6:	687a      	ldr	r2, [r7, #4]
 8006fa8:	68d2      	ldr	r2, [r2, #12]
 8006faa:	4311      	orrs	r1, r2
 8006fac:	687a      	ldr	r2, [r7, #4]
 8006fae:	6812      	ldr	r2, [r2, #0]
 8006fb0:	430b      	orrs	r3, r1
 8006fb2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	68db      	ldr	r3, [r3, #12]
 8006fba:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	695a      	ldr	r2, [r3, #20]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	699b      	ldr	r3, [r3, #24]
 8006fc6:	431a      	orrs	r2, r3
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	430a      	orrs	r2, r1
 8006fce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	681a      	ldr	r2, [r3, #0]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f042 0201 	orr.w	r2, r2, #1
 8006fde:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2220      	movs	r2, #32
 8006fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006ffc:	2300      	movs	r3, #0
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3710      	adds	r7, #16
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}
 8007006:	bf00      	nop
 8007008:	000186a0 	.word	0x000186a0
 800700c:	001e847f 	.word	0x001e847f
 8007010:	003d08ff 	.word	0x003d08ff
 8007014:	431bde83 	.word	0x431bde83
 8007018:	10624dd3 	.word	0x10624dd3

0800701c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b088      	sub	sp, #32
 8007020:	af02      	add	r7, sp, #8
 8007022:	60f8      	str	r0, [r7, #12]
 8007024:	4608      	mov	r0, r1
 8007026:	4611      	mov	r1, r2
 8007028:	461a      	mov	r2, r3
 800702a:	4603      	mov	r3, r0
 800702c:	817b      	strh	r3, [r7, #10]
 800702e:	460b      	mov	r3, r1
 8007030:	813b      	strh	r3, [r7, #8]
 8007032:	4613      	mov	r3, r2
 8007034:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007036:	f7fe fd37 	bl	8005aa8 <HAL_GetTick>
 800703a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007042:	b2db      	uxtb	r3, r3
 8007044:	2b20      	cmp	r3, #32
 8007046:	f040 80d9 	bne.w	80071fc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800704a:	697b      	ldr	r3, [r7, #20]
 800704c:	9300      	str	r3, [sp, #0]
 800704e:	2319      	movs	r3, #25
 8007050:	2201      	movs	r2, #1
 8007052:	496d      	ldr	r1, [pc, #436]	; (8007208 <HAL_I2C_Mem_Write+0x1ec>)
 8007054:	68f8      	ldr	r0, [r7, #12]
 8007056:	f000 fc6b 	bl	8007930 <I2C_WaitOnFlagUntilTimeout>
 800705a:	4603      	mov	r3, r0
 800705c:	2b00      	cmp	r3, #0
 800705e:	d001      	beq.n	8007064 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007060:	2302      	movs	r3, #2
 8007062:	e0cc      	b.n	80071fe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800706a:	2b01      	cmp	r3, #1
 800706c:	d101      	bne.n	8007072 <HAL_I2C_Mem_Write+0x56>
 800706e:	2302      	movs	r3, #2
 8007070:	e0c5      	b.n	80071fe <HAL_I2C_Mem_Write+0x1e2>
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	2201      	movs	r2, #1
 8007076:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f003 0301 	and.w	r3, r3, #1
 8007084:	2b01      	cmp	r3, #1
 8007086:	d007      	beq.n	8007098 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f042 0201 	orr.w	r2, r2, #1
 8007096:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	681a      	ldr	r2, [r3, #0]
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80070a6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	2221      	movs	r2, #33	; 0x21
 80070ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2240      	movs	r2, #64	; 0x40
 80070b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	2200      	movs	r2, #0
 80070bc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	6a3a      	ldr	r2, [r7, #32]
 80070c2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80070c8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070ce:	b29a      	uxth	r2, r3
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	4a4d      	ldr	r2, [pc, #308]	; (800720c <HAL_I2C_Mem_Write+0x1f0>)
 80070d8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80070da:	88f8      	ldrh	r0, [r7, #6]
 80070dc:	893a      	ldrh	r2, [r7, #8]
 80070de:	8979      	ldrh	r1, [r7, #10]
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	9301      	str	r3, [sp, #4]
 80070e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070e6:	9300      	str	r3, [sp, #0]
 80070e8:	4603      	mov	r3, r0
 80070ea:	68f8      	ldr	r0, [r7, #12]
 80070ec:	f000 fac6 	bl	800767c <I2C_RequestMemoryWrite>
 80070f0:	4603      	mov	r3, r0
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d052      	beq.n	800719c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80070f6:	2301      	movs	r3, #1
 80070f8:	e081      	b.n	80071fe <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80070fa:	697a      	ldr	r2, [r7, #20]
 80070fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80070fe:	68f8      	ldr	r0, [r7, #12]
 8007100:	f000 fcec 	bl	8007adc <I2C_WaitOnTXEFlagUntilTimeout>
 8007104:	4603      	mov	r3, r0
 8007106:	2b00      	cmp	r3, #0
 8007108:	d00d      	beq.n	8007126 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800710e:	2b04      	cmp	r3, #4
 8007110:	d107      	bne.n	8007122 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	681a      	ldr	r2, [r3, #0]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007120:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007122:	2301      	movs	r3, #1
 8007124:	e06b      	b.n	80071fe <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800712a:	781a      	ldrb	r2, [r3, #0]
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007136:	1c5a      	adds	r2, r3, #1
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007140:	3b01      	subs	r3, #1
 8007142:	b29a      	uxth	r2, r3
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800714c:	b29b      	uxth	r3, r3
 800714e:	3b01      	subs	r3, #1
 8007150:	b29a      	uxth	r2, r3
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	695b      	ldr	r3, [r3, #20]
 800715c:	f003 0304 	and.w	r3, r3, #4
 8007160:	2b04      	cmp	r3, #4
 8007162:	d11b      	bne.n	800719c <HAL_I2C_Mem_Write+0x180>
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007168:	2b00      	cmp	r3, #0
 800716a:	d017      	beq.n	800719c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007170:	781a      	ldrb	r2, [r3, #0]
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800717c:	1c5a      	adds	r2, r3, #1
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007186:	3b01      	subs	r3, #1
 8007188:	b29a      	uxth	r2, r3
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007192:	b29b      	uxth	r3, r3
 8007194:	3b01      	subs	r3, #1
 8007196:	b29a      	uxth	r2, r3
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d1aa      	bne.n	80070fa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80071a4:	697a      	ldr	r2, [r7, #20]
 80071a6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80071a8:	68f8      	ldr	r0, [r7, #12]
 80071aa:	f000 fcd8 	bl	8007b5e <I2C_WaitOnBTFFlagUntilTimeout>
 80071ae:	4603      	mov	r3, r0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d00d      	beq.n	80071d0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071b8:	2b04      	cmp	r3, #4
 80071ba:	d107      	bne.n	80071cc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	681a      	ldr	r2, [r3, #0]
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071ca:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80071cc:	2301      	movs	r3, #1
 80071ce:	e016      	b.n	80071fe <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	681a      	ldr	r2, [r3, #0]
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	2220      	movs	r2, #32
 80071e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	2200      	movs	r2, #0
 80071ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2200      	movs	r2, #0
 80071f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80071f8:	2300      	movs	r3, #0
 80071fa:	e000      	b.n	80071fe <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80071fc:	2302      	movs	r3, #2
  }
}
 80071fe:	4618      	mov	r0, r3
 8007200:	3718      	adds	r7, #24
 8007202:	46bd      	mov	sp, r7
 8007204:	bd80      	pop	{r7, pc}
 8007206:	bf00      	nop
 8007208:	00100002 	.word	0x00100002
 800720c:	ffff0000 	.word	0xffff0000

08007210 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b08c      	sub	sp, #48	; 0x30
 8007214:	af02      	add	r7, sp, #8
 8007216:	60f8      	str	r0, [r7, #12]
 8007218:	4608      	mov	r0, r1
 800721a:	4611      	mov	r1, r2
 800721c:	461a      	mov	r2, r3
 800721e:	4603      	mov	r3, r0
 8007220:	817b      	strh	r3, [r7, #10]
 8007222:	460b      	mov	r3, r1
 8007224:	813b      	strh	r3, [r7, #8]
 8007226:	4613      	mov	r3, r2
 8007228:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800722a:	f7fe fc3d 	bl	8005aa8 <HAL_GetTick>
 800722e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007236:	b2db      	uxtb	r3, r3
 8007238:	2b20      	cmp	r3, #32
 800723a:	f040 8218 	bne.w	800766e <HAL_I2C_Mem_Read+0x45e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800723e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007240:	9300      	str	r3, [sp, #0]
 8007242:	2319      	movs	r3, #25
 8007244:	2201      	movs	r2, #1
 8007246:	4981      	ldr	r1, [pc, #516]	; (800744c <HAL_I2C_Mem_Read+0x23c>)
 8007248:	68f8      	ldr	r0, [r7, #12]
 800724a:	f000 fb71 	bl	8007930 <I2C_WaitOnFlagUntilTimeout>
 800724e:	4603      	mov	r3, r0
 8007250:	2b00      	cmp	r3, #0
 8007252:	d001      	beq.n	8007258 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007254:	2302      	movs	r3, #2
 8007256:	e20b      	b.n	8007670 <HAL_I2C_Mem_Read+0x460>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800725e:	2b01      	cmp	r3, #1
 8007260:	d101      	bne.n	8007266 <HAL_I2C_Mem_Read+0x56>
 8007262:	2302      	movs	r3, #2
 8007264:	e204      	b.n	8007670 <HAL_I2C_Mem_Read+0x460>
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	2201      	movs	r2, #1
 800726a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f003 0301 	and.w	r3, r3, #1
 8007278:	2b01      	cmp	r3, #1
 800727a:	d007      	beq.n	800728c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	681a      	ldr	r2, [r3, #0]
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f042 0201 	orr.w	r2, r2, #1
 800728a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	681a      	ldr	r2, [r3, #0]
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800729a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	2222      	movs	r2, #34	; 0x22
 80072a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	2240      	movs	r2, #64	; 0x40
 80072a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2200      	movs	r2, #0
 80072b0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072b6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80072bc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072c2:	b29a      	uxth	r2, r3
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	4a61      	ldr	r2, [pc, #388]	; (8007450 <HAL_I2C_Mem_Read+0x240>)
 80072cc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80072ce:	88f8      	ldrh	r0, [r7, #6]
 80072d0:	893a      	ldrh	r2, [r7, #8]
 80072d2:	8979      	ldrh	r1, [r7, #10]
 80072d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d6:	9301      	str	r3, [sp, #4]
 80072d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072da:	9300      	str	r3, [sp, #0]
 80072dc:	4603      	mov	r3, r0
 80072de:	68f8      	ldr	r0, [r7, #12]
 80072e0:	f000 fa56 	bl	8007790 <I2C_RequestMemoryRead>
 80072e4:	4603      	mov	r3, r0
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d001      	beq.n	80072ee <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80072ea:	2301      	movs	r3, #1
 80072ec:	e1c0      	b.n	8007670 <HAL_I2C_Mem_Read+0x460>
    }

    if (hi2c->XferSize == 0U)
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d113      	bne.n	800731e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072f6:	2300      	movs	r3, #0
 80072f8:	623b      	str	r3, [r7, #32]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	695b      	ldr	r3, [r3, #20]
 8007300:	623b      	str	r3, [r7, #32]
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	699b      	ldr	r3, [r3, #24]
 8007308:	623b      	str	r3, [r7, #32]
 800730a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	681a      	ldr	r2, [r3, #0]
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800731a:	601a      	str	r2, [r3, #0]
 800731c:	e194      	b.n	8007648 <HAL_I2C_Mem_Read+0x438>
    }
    else if (hi2c->XferSize == 1U)
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007322:	2b01      	cmp	r3, #1
 8007324:	d11d      	bne.n	8007362 <HAL_I2C_Mem_Read+0x152>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	681a      	ldr	r2, [r3, #0]
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007334:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007336:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007338:	2300      	movs	r3, #0
 800733a:	61fb      	str	r3, [r7, #28]
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	695b      	ldr	r3, [r3, #20]
 8007342:	61fb      	str	r3, [r7, #28]
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	699b      	ldr	r3, [r3, #24]
 800734a:	61fb      	str	r3, [r7, #28]
 800734c:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	681a      	ldr	r2, [r3, #0]
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800735c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800735e:	b662      	cpsie	i
 8007360:	e172      	b.n	8007648 <HAL_I2C_Mem_Read+0x438>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007366:	2b02      	cmp	r3, #2
 8007368:	d11d      	bne.n	80073a6 <HAL_I2C_Mem_Read+0x196>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	681a      	ldr	r2, [r3, #0]
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007378:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800737a:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800737c:	2300      	movs	r3, #0
 800737e:	61bb      	str	r3, [r7, #24]
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	695b      	ldr	r3, [r3, #20]
 8007386:	61bb      	str	r3, [r7, #24]
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	699b      	ldr	r3, [r3, #24]
 800738e:	61bb      	str	r3, [r7, #24]
 8007390:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	681a      	ldr	r2, [r3, #0]
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073a0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80073a2:	b662      	cpsie	i
 80073a4:	e150      	b.n	8007648 <HAL_I2C_Mem_Read+0x438>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	681a      	ldr	r2, [r3, #0]
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80073b4:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073b6:	2300      	movs	r3, #0
 80073b8:	617b      	str	r3, [r7, #20]
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	695b      	ldr	r3, [r3, #20]
 80073c0:	617b      	str	r3, [r7, #20]
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	699b      	ldr	r3, [r3, #24]
 80073c8:	617b      	str	r3, [r7, #20]
 80073ca:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80073cc:	e13c      	b.n	8007648 <HAL_I2C_Mem_Read+0x438>
    {
      if (hi2c->XferSize <= 3U)
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073d2:	2b03      	cmp	r3, #3
 80073d4:	f200 80f5 	bhi.w	80075c2 <HAL_I2C_Mem_Read+0x3b2>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d123      	bne.n	8007428 <HAL_I2C_Mem_Read+0x218>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80073e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073e2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80073e4:	68f8      	ldr	r0, [r7, #12]
 80073e6:	f000 fbfb 	bl	8007be0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80073ea:	4603      	mov	r3, r0
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d001      	beq.n	80073f4 <HAL_I2C_Mem_Read+0x1e4>
          {
            return HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	e13d      	b.n	8007670 <HAL_I2C_Mem_Read+0x460>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	691a      	ldr	r2, [r3, #16]
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073fe:	b2d2      	uxtb	r2, r2
 8007400:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007406:	1c5a      	adds	r2, r3, #1
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007410:	3b01      	subs	r3, #1
 8007412:	b29a      	uxth	r2, r3
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800741c:	b29b      	uxth	r3, r3
 800741e:	3b01      	subs	r3, #1
 8007420:	b29a      	uxth	r2, r3
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007426:	e10f      	b.n	8007648 <HAL_I2C_Mem_Read+0x438>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800742c:	2b02      	cmp	r3, #2
 800742e:	d150      	bne.n	80074d2 <HAL_I2C_Mem_Read+0x2c2>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007432:	9300      	str	r3, [sp, #0]
 8007434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007436:	2200      	movs	r2, #0
 8007438:	4906      	ldr	r1, [pc, #24]	; (8007454 <HAL_I2C_Mem_Read+0x244>)
 800743a:	68f8      	ldr	r0, [r7, #12]
 800743c:	f000 fa78 	bl	8007930 <I2C_WaitOnFlagUntilTimeout>
 8007440:	4603      	mov	r3, r0
 8007442:	2b00      	cmp	r3, #0
 8007444:	d008      	beq.n	8007458 <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 8007446:	2301      	movs	r3, #1
 8007448:	e112      	b.n	8007670 <HAL_I2C_Mem_Read+0x460>
 800744a:	bf00      	nop
 800744c:	00100002 	.word	0x00100002
 8007450:	ffff0000 	.word	0xffff0000
 8007454:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8007458:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	681a      	ldr	r2, [r3, #0]
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007468:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	691a      	ldr	r2, [r3, #16]
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007474:	b2d2      	uxtb	r2, r2
 8007476:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800747c:	1c5a      	adds	r2, r3, #1
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007486:	3b01      	subs	r3, #1
 8007488:	b29a      	uxth	r2, r3
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007492:	b29b      	uxth	r3, r3
 8007494:	3b01      	subs	r3, #1
 8007496:	b29a      	uxth	r2, r3
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800749c:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	691a      	ldr	r2, [r3, #16]
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074a8:	b2d2      	uxtb	r2, r2
 80074aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b0:	1c5a      	adds	r2, r3, #1
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074ba:	3b01      	subs	r3, #1
 80074bc:	b29a      	uxth	r2, r3
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	3b01      	subs	r3, #1
 80074ca:	b29a      	uxth	r2, r3
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	855a      	strh	r2, [r3, #42]	; 0x2a
 80074d0:	e0ba      	b.n	8007648 <HAL_I2C_Mem_Read+0x438>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80074d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d4:	9300      	str	r3, [sp, #0]
 80074d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074d8:	2200      	movs	r2, #0
 80074da:	4967      	ldr	r1, [pc, #412]	; (8007678 <HAL_I2C_Mem_Read+0x468>)
 80074dc:	68f8      	ldr	r0, [r7, #12]
 80074de:	f000 fa27 	bl	8007930 <I2C_WaitOnFlagUntilTimeout>
 80074e2:	4603      	mov	r3, r0
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d001      	beq.n	80074ec <HAL_I2C_Mem_Read+0x2dc>
          {
            return HAL_ERROR;
 80074e8:	2301      	movs	r3, #1
 80074ea:	e0c1      	b.n	8007670 <HAL_I2C_Mem_Read+0x460>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	681a      	ldr	r2, [r3, #0]
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074fa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80074fc:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	691a      	ldr	r2, [r3, #16]
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007508:	b2d2      	uxtb	r2, r2
 800750a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007510:	1c5a      	adds	r2, r3, #1
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800751a:	3b01      	subs	r3, #1
 800751c:	b29a      	uxth	r2, r3
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007526:	b29b      	uxth	r3, r3
 8007528:	3b01      	subs	r3, #1
 800752a:	b29a      	uxth	r2, r3
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007532:	9300      	str	r3, [sp, #0]
 8007534:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007536:	2200      	movs	r2, #0
 8007538:	494f      	ldr	r1, [pc, #316]	; (8007678 <HAL_I2C_Mem_Read+0x468>)
 800753a:	68f8      	ldr	r0, [r7, #12]
 800753c:	f000 f9f8 	bl	8007930 <I2C_WaitOnFlagUntilTimeout>
 8007540:	4603      	mov	r3, r0
 8007542:	2b00      	cmp	r3, #0
 8007544:	d001      	beq.n	800754a <HAL_I2C_Mem_Read+0x33a>
          {
            return HAL_ERROR;
 8007546:	2301      	movs	r3, #1
 8007548:	e092      	b.n	8007670 <HAL_I2C_Mem_Read+0x460>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	681a      	ldr	r2, [r3, #0]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007558:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	691a      	ldr	r2, [r3, #16]
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007564:	b2d2      	uxtb	r2, r2
 8007566:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800756c:	1c5a      	adds	r2, r3, #1
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007576:	3b01      	subs	r3, #1
 8007578:	b29a      	uxth	r2, r3
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007582:	b29b      	uxth	r3, r3
 8007584:	3b01      	subs	r3, #1
 8007586:	b29a      	uxth	r2, r3
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800758c:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	691a      	ldr	r2, [r3, #16]
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007598:	b2d2      	uxtb	r2, r2
 800759a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075a0:	1c5a      	adds	r2, r3, #1
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075aa:	3b01      	subs	r3, #1
 80075ac:	b29a      	uxth	r2, r3
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075b6:	b29b      	uxth	r3, r3
 80075b8:	3b01      	subs	r3, #1
 80075ba:	b29a      	uxth	r2, r3
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	855a      	strh	r2, [r3, #42]	; 0x2a
 80075c0:	e042      	b.n	8007648 <HAL_I2C_Mem_Read+0x438>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80075c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075c4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80075c6:	68f8      	ldr	r0, [r7, #12]
 80075c8:	f000 fb0a 	bl	8007be0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80075cc:	4603      	mov	r3, r0
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d001      	beq.n	80075d6 <HAL_I2C_Mem_Read+0x3c6>
        {
          return HAL_ERROR;
 80075d2:	2301      	movs	r3, #1
 80075d4:	e04c      	b.n	8007670 <HAL_I2C_Mem_Read+0x460>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	691a      	ldr	r2, [r3, #16]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075e0:	b2d2      	uxtb	r2, r2
 80075e2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075e8:	1c5a      	adds	r2, r3, #1
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075f2:	3b01      	subs	r3, #1
 80075f4:	b29a      	uxth	r2, r3
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075fe:	b29b      	uxth	r3, r3
 8007600:	3b01      	subs	r3, #1
 8007602:	b29a      	uxth	r2, r3
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	695b      	ldr	r3, [r3, #20]
 800760e:	f003 0304 	and.w	r3, r3, #4
 8007612:	2b04      	cmp	r3, #4
 8007614:	d118      	bne.n	8007648 <HAL_I2C_Mem_Read+0x438>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	691a      	ldr	r2, [r3, #16]
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007620:	b2d2      	uxtb	r2, r2
 8007622:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007628:	1c5a      	adds	r2, r3, #1
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007632:	3b01      	subs	r3, #1
 8007634:	b29a      	uxth	r2, r3
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800763e:	b29b      	uxth	r3, r3
 8007640:	3b01      	subs	r3, #1
 8007642:	b29a      	uxth	r2, r3
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800764c:	2b00      	cmp	r3, #0
 800764e:	f47f aebe 	bne.w	80073ce <HAL_I2C_Mem_Read+0x1be>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2220      	movs	r2, #32
 8007656:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2200      	movs	r2, #0
 800765e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2200      	movs	r2, #0
 8007666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800766a:	2300      	movs	r3, #0
 800766c:	e000      	b.n	8007670 <HAL_I2C_Mem_Read+0x460>
  }
  else
  {
    return HAL_BUSY;
 800766e:	2302      	movs	r3, #2
  }
}
 8007670:	4618      	mov	r0, r3
 8007672:	3728      	adds	r7, #40	; 0x28
 8007674:	46bd      	mov	sp, r7
 8007676:	bd80      	pop	{r7, pc}
 8007678:	00010004 	.word	0x00010004

0800767c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b088      	sub	sp, #32
 8007680:	af02      	add	r7, sp, #8
 8007682:	60f8      	str	r0, [r7, #12]
 8007684:	4608      	mov	r0, r1
 8007686:	4611      	mov	r1, r2
 8007688:	461a      	mov	r2, r3
 800768a:	4603      	mov	r3, r0
 800768c:	817b      	strh	r3, [r7, #10]
 800768e:	460b      	mov	r3, r1
 8007690:	813b      	strh	r3, [r7, #8]
 8007692:	4613      	mov	r3, r2
 8007694:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	681a      	ldr	r2, [r3, #0]
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076a4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80076a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a8:	9300      	str	r3, [sp, #0]
 80076aa:	6a3b      	ldr	r3, [r7, #32]
 80076ac:	2200      	movs	r2, #0
 80076ae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80076b2:	68f8      	ldr	r0, [r7, #12]
 80076b4:	f000 f93c 	bl	8007930 <I2C_WaitOnFlagUntilTimeout>
 80076b8:	4603      	mov	r3, r0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d001      	beq.n	80076c2 <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 80076be:	2301      	movs	r3, #1
 80076c0:	e05f      	b.n	8007782 <I2C_RequestMemoryWrite+0x106>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80076c2:	897b      	ldrh	r3, [r7, #10]
 80076c4:	b2db      	uxtb	r3, r3
 80076c6:	461a      	mov	r2, r3
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80076d0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80076d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076d4:	6a3a      	ldr	r2, [r7, #32]
 80076d6:	492d      	ldr	r1, [pc, #180]	; (800778c <I2C_RequestMemoryWrite+0x110>)
 80076d8:	68f8      	ldr	r0, [r7, #12]
 80076da:	f000 f980 	bl	80079de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80076de:	4603      	mov	r3, r0
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d001      	beq.n	80076e8 <I2C_RequestMemoryWrite+0x6c>
  {
    return HAL_ERROR;
 80076e4:	2301      	movs	r3, #1
 80076e6:	e04c      	b.n	8007782 <I2C_RequestMemoryWrite+0x106>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076e8:	2300      	movs	r3, #0
 80076ea:	617b      	str	r3, [r7, #20]
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	695b      	ldr	r3, [r3, #20]
 80076f2:	617b      	str	r3, [r7, #20]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	699b      	ldr	r3, [r3, #24]
 80076fa:	617b      	str	r3, [r7, #20]
 80076fc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007700:	6a39      	ldr	r1, [r7, #32]
 8007702:	68f8      	ldr	r0, [r7, #12]
 8007704:	f000 f9ea 	bl	8007adc <I2C_WaitOnTXEFlagUntilTimeout>
 8007708:	4603      	mov	r3, r0
 800770a:	2b00      	cmp	r3, #0
 800770c:	d00d      	beq.n	800772a <I2C_RequestMemoryWrite+0xae>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007712:	2b04      	cmp	r3, #4
 8007714:	d107      	bne.n	8007726 <I2C_RequestMemoryWrite+0xaa>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	681a      	ldr	r2, [r3, #0]
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007724:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007726:	2301      	movs	r3, #1
 8007728:	e02b      	b.n	8007782 <I2C_RequestMemoryWrite+0x106>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800772a:	88fb      	ldrh	r3, [r7, #6]
 800772c:	2b01      	cmp	r3, #1
 800772e:	d105      	bne.n	800773c <I2C_RequestMemoryWrite+0xc0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007730:	893b      	ldrh	r3, [r7, #8]
 8007732:	b2da      	uxtb	r2, r3
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	611a      	str	r2, [r3, #16]
 800773a:	e021      	b.n	8007780 <I2C_RequestMemoryWrite+0x104>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800773c:	893b      	ldrh	r3, [r7, #8]
 800773e:	0a1b      	lsrs	r3, r3, #8
 8007740:	b29b      	uxth	r3, r3
 8007742:	b2da      	uxtb	r2, r3
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800774a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800774c:	6a39      	ldr	r1, [r7, #32]
 800774e:	68f8      	ldr	r0, [r7, #12]
 8007750:	f000 f9c4 	bl	8007adc <I2C_WaitOnTXEFlagUntilTimeout>
 8007754:	4603      	mov	r3, r0
 8007756:	2b00      	cmp	r3, #0
 8007758:	d00d      	beq.n	8007776 <I2C_RequestMemoryWrite+0xfa>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800775e:	2b04      	cmp	r3, #4
 8007760:	d107      	bne.n	8007772 <I2C_RequestMemoryWrite+0xf6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	681a      	ldr	r2, [r3, #0]
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007770:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007772:	2301      	movs	r3, #1
 8007774:	e005      	b.n	8007782 <I2C_RequestMemoryWrite+0x106>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007776:	893b      	ldrh	r3, [r7, #8]
 8007778:	b2da      	uxtb	r2, r3
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007780:	2300      	movs	r3, #0
}
 8007782:	4618      	mov	r0, r3
 8007784:	3718      	adds	r7, #24
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}
 800778a:	bf00      	nop
 800778c:	00010002 	.word	0x00010002

08007790 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b088      	sub	sp, #32
 8007794:	af02      	add	r7, sp, #8
 8007796:	60f8      	str	r0, [r7, #12]
 8007798:	4608      	mov	r0, r1
 800779a:	4611      	mov	r1, r2
 800779c:	461a      	mov	r2, r3
 800779e:	4603      	mov	r3, r0
 80077a0:	817b      	strh	r3, [r7, #10]
 80077a2:	460b      	mov	r3, r1
 80077a4:	813b      	strh	r3, [r7, #8]
 80077a6:	4613      	mov	r3, r2
 80077a8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80077b8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	681a      	ldr	r2, [r3, #0]
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80077c8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80077ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077cc:	9300      	str	r3, [sp, #0]
 80077ce:	6a3b      	ldr	r3, [r7, #32]
 80077d0:	2200      	movs	r2, #0
 80077d2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80077d6:	68f8      	ldr	r0, [r7, #12]
 80077d8:	f000 f8aa 	bl	8007930 <I2C_WaitOnFlagUntilTimeout>
 80077dc:	4603      	mov	r3, r0
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d001      	beq.n	80077e6 <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 80077e2:	2301      	movs	r3, #1
 80077e4:	e09e      	b.n	8007924 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80077e6:	897b      	ldrh	r3, [r7, #10]
 80077e8:	b2db      	uxtb	r3, r3
 80077ea:	461a      	mov	r2, r3
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80077f4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80077f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077f8:	6a3a      	ldr	r2, [r7, #32]
 80077fa:	494c      	ldr	r1, [pc, #304]	; (800792c <I2C_RequestMemoryRead+0x19c>)
 80077fc:	68f8      	ldr	r0, [r7, #12]
 80077fe:	f000 f8ee 	bl	80079de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007802:	4603      	mov	r3, r0
 8007804:	2b00      	cmp	r3, #0
 8007806:	d001      	beq.n	800780c <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 8007808:	2301      	movs	r3, #1
 800780a:	e08b      	b.n	8007924 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800780c:	2300      	movs	r3, #0
 800780e:	617b      	str	r3, [r7, #20]
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	695b      	ldr	r3, [r3, #20]
 8007816:	617b      	str	r3, [r7, #20]
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	699b      	ldr	r3, [r3, #24]
 800781e:	617b      	str	r3, [r7, #20]
 8007820:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007822:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007824:	6a39      	ldr	r1, [r7, #32]
 8007826:	68f8      	ldr	r0, [r7, #12]
 8007828:	f000 f958 	bl	8007adc <I2C_WaitOnTXEFlagUntilTimeout>
 800782c:	4603      	mov	r3, r0
 800782e:	2b00      	cmp	r3, #0
 8007830:	d00d      	beq.n	800784e <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007836:	2b04      	cmp	r3, #4
 8007838:	d107      	bne.n	800784a <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	681a      	ldr	r2, [r3, #0]
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007848:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800784a:	2301      	movs	r3, #1
 800784c:	e06a      	b.n	8007924 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800784e:	88fb      	ldrh	r3, [r7, #6]
 8007850:	2b01      	cmp	r3, #1
 8007852:	d105      	bne.n	8007860 <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007854:	893b      	ldrh	r3, [r7, #8]
 8007856:	b2da      	uxtb	r2, r3
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	611a      	str	r2, [r3, #16]
 800785e:	e021      	b.n	80078a4 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007860:	893b      	ldrh	r3, [r7, #8]
 8007862:	0a1b      	lsrs	r3, r3, #8
 8007864:	b29b      	uxth	r3, r3
 8007866:	b2da      	uxtb	r2, r3
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800786e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007870:	6a39      	ldr	r1, [r7, #32]
 8007872:	68f8      	ldr	r0, [r7, #12]
 8007874:	f000 f932 	bl	8007adc <I2C_WaitOnTXEFlagUntilTimeout>
 8007878:	4603      	mov	r3, r0
 800787a:	2b00      	cmp	r3, #0
 800787c:	d00d      	beq.n	800789a <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007882:	2b04      	cmp	r3, #4
 8007884:	d107      	bne.n	8007896 <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007894:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007896:	2301      	movs	r3, #1
 8007898:	e044      	b.n	8007924 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800789a:	893b      	ldrh	r3, [r7, #8]
 800789c:	b2da      	uxtb	r2, r3
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80078a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078a6:	6a39      	ldr	r1, [r7, #32]
 80078a8:	68f8      	ldr	r0, [r7, #12]
 80078aa:	f000 f917 	bl	8007adc <I2C_WaitOnTXEFlagUntilTimeout>
 80078ae:	4603      	mov	r3, r0
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d00d      	beq.n	80078d0 <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078b8:	2b04      	cmp	r3, #4
 80078ba:	d107      	bne.n	80078cc <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	681a      	ldr	r2, [r3, #0]
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078ca:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80078cc:	2301      	movs	r3, #1
 80078ce:	e029      	b.n	8007924 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	681a      	ldr	r2, [r3, #0]
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80078de:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80078e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e2:	9300      	str	r3, [sp, #0]
 80078e4:	6a3b      	ldr	r3, [r7, #32]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80078ec:	68f8      	ldr	r0, [r7, #12]
 80078ee:	f000 f81f 	bl	8007930 <I2C_WaitOnFlagUntilTimeout>
 80078f2:	4603      	mov	r3, r0
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d001      	beq.n	80078fc <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 80078f8:	2301      	movs	r3, #1
 80078fa:	e013      	b.n	8007924 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80078fc:	897b      	ldrh	r3, [r7, #10]
 80078fe:	b2db      	uxtb	r3, r3
 8007900:	f043 0301 	orr.w	r3, r3, #1
 8007904:	b2da      	uxtb	r2, r3
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800790c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800790e:	6a3a      	ldr	r2, [r7, #32]
 8007910:	4906      	ldr	r1, [pc, #24]	; (800792c <I2C_RequestMemoryRead+0x19c>)
 8007912:	68f8      	ldr	r0, [r7, #12]
 8007914:	f000 f863 	bl	80079de <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007918:	4603      	mov	r3, r0
 800791a:	2b00      	cmp	r3, #0
 800791c:	d001      	beq.n	8007922 <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 800791e:	2301      	movs	r3, #1
 8007920:	e000      	b.n	8007924 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 8007922:	2300      	movs	r3, #0
}
 8007924:	4618      	mov	r0, r3
 8007926:	3718      	adds	r7, #24
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}
 800792c:	00010002 	.word	0x00010002

08007930 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b084      	sub	sp, #16
 8007934:	af00      	add	r7, sp, #0
 8007936:	60f8      	str	r0, [r7, #12]
 8007938:	60b9      	str	r1, [r7, #8]
 800793a:	603b      	str	r3, [r7, #0]
 800793c:	4613      	mov	r3, r2
 800793e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007940:	e025      	b.n	800798e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007948:	d021      	beq.n	800798e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800794a:	f7fe f8ad 	bl	8005aa8 <HAL_GetTick>
 800794e:	4602      	mov	r2, r0
 8007950:	69bb      	ldr	r3, [r7, #24]
 8007952:	1ad3      	subs	r3, r2, r3
 8007954:	683a      	ldr	r2, [r7, #0]
 8007956:	429a      	cmp	r2, r3
 8007958:	d302      	bcc.n	8007960 <I2C_WaitOnFlagUntilTimeout+0x30>
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d116      	bne.n	800798e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2200      	movs	r2, #0
 8007964:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2220      	movs	r2, #32
 800796a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	2200      	movs	r2, #0
 8007972:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800797a:	f043 0220 	orr.w	r2, r3, #32
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2200      	movs	r2, #0
 8007986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800798a:	2301      	movs	r3, #1
 800798c:	e023      	b.n	80079d6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	0c1b      	lsrs	r3, r3, #16
 8007992:	b2db      	uxtb	r3, r3
 8007994:	2b01      	cmp	r3, #1
 8007996:	d10d      	bne.n	80079b4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	695b      	ldr	r3, [r3, #20]
 800799e:	43da      	mvns	r2, r3
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	4013      	ands	r3, r2
 80079a4:	b29b      	uxth	r3, r3
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	bf0c      	ite	eq
 80079aa:	2301      	moveq	r3, #1
 80079ac:	2300      	movne	r3, #0
 80079ae:	b2db      	uxtb	r3, r3
 80079b0:	461a      	mov	r2, r3
 80079b2:	e00c      	b.n	80079ce <I2C_WaitOnFlagUntilTimeout+0x9e>
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	699b      	ldr	r3, [r3, #24]
 80079ba:	43da      	mvns	r2, r3
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	4013      	ands	r3, r2
 80079c0:	b29b      	uxth	r3, r3
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	bf0c      	ite	eq
 80079c6:	2301      	moveq	r3, #1
 80079c8:	2300      	movne	r3, #0
 80079ca:	b2db      	uxtb	r3, r3
 80079cc:	461a      	mov	r2, r3
 80079ce:	79fb      	ldrb	r3, [r7, #7]
 80079d0:	429a      	cmp	r2, r3
 80079d2:	d0b6      	beq.n	8007942 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80079d4:	2300      	movs	r3, #0
}
 80079d6:	4618      	mov	r0, r3
 80079d8:	3710      	adds	r7, #16
 80079da:	46bd      	mov	sp, r7
 80079dc:	bd80      	pop	{r7, pc}

080079de <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80079de:	b580      	push	{r7, lr}
 80079e0:	b084      	sub	sp, #16
 80079e2:	af00      	add	r7, sp, #0
 80079e4:	60f8      	str	r0, [r7, #12]
 80079e6:	60b9      	str	r1, [r7, #8]
 80079e8:	607a      	str	r2, [r7, #4]
 80079ea:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80079ec:	e051      	b.n	8007a92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	695b      	ldr	r3, [r3, #20]
 80079f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079fc:	d123      	bne.n	8007a46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	681a      	ldr	r2, [r3, #0]
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a0c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007a16:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2220      	movs	r2, #32
 8007a22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a32:	f043 0204 	orr.w	r2, r3, #4
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007a42:	2301      	movs	r3, #1
 8007a44:	e046      	b.n	8007ad4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a4c:	d021      	beq.n	8007a92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a4e:	f7fe f82b 	bl	8005aa8 <HAL_GetTick>
 8007a52:	4602      	mov	r2, r0
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	1ad3      	subs	r3, r2, r3
 8007a58:	687a      	ldr	r2, [r7, #4]
 8007a5a:	429a      	cmp	r2, r3
 8007a5c:	d302      	bcc.n	8007a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d116      	bne.n	8007a92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2200      	movs	r2, #0
 8007a68:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2220      	movs	r2, #32
 8007a6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2200      	movs	r2, #0
 8007a76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a7e:	f043 0220 	orr.w	r2, r3, #32
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	e020      	b.n	8007ad4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	0c1b      	lsrs	r3, r3, #16
 8007a96:	b2db      	uxtb	r3, r3
 8007a98:	2b01      	cmp	r3, #1
 8007a9a:	d10c      	bne.n	8007ab6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	695b      	ldr	r3, [r3, #20]
 8007aa2:	43da      	mvns	r2, r3
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	4013      	ands	r3, r2
 8007aa8:	b29b      	uxth	r3, r3
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	bf14      	ite	ne
 8007aae:	2301      	movne	r3, #1
 8007ab0:	2300      	moveq	r3, #0
 8007ab2:	b2db      	uxtb	r3, r3
 8007ab4:	e00b      	b.n	8007ace <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	699b      	ldr	r3, [r3, #24]
 8007abc:	43da      	mvns	r2, r3
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	4013      	ands	r3, r2
 8007ac2:	b29b      	uxth	r3, r3
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	bf14      	ite	ne
 8007ac8:	2301      	movne	r3, #1
 8007aca:	2300      	moveq	r3, #0
 8007acc:	b2db      	uxtb	r3, r3
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d18d      	bne.n	80079ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007ad2:	2300      	movs	r3, #0
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	3710      	adds	r7, #16
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	bd80      	pop	{r7, pc}

08007adc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b084      	sub	sp, #16
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	60f8      	str	r0, [r7, #12]
 8007ae4:	60b9      	str	r1, [r7, #8]
 8007ae6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007ae8:	e02d      	b.n	8007b46 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007aea:	68f8      	ldr	r0, [r7, #12]
 8007aec:	f000 f8ce 	bl	8007c8c <I2C_IsAcknowledgeFailed>
 8007af0:	4603      	mov	r3, r0
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d001      	beq.n	8007afa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007af6:	2301      	movs	r3, #1
 8007af8:	e02d      	b.n	8007b56 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b00:	d021      	beq.n	8007b46 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b02:	f7fd ffd1 	bl	8005aa8 <HAL_GetTick>
 8007b06:	4602      	mov	r2, r0
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	1ad3      	subs	r3, r2, r3
 8007b0c:	68ba      	ldr	r2, [r7, #8]
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	d302      	bcc.n	8007b18 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d116      	bne.n	8007b46 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	2220      	movs	r2, #32
 8007b22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b32:	f043 0220 	orr.w	r2, r3, #32
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007b42:	2301      	movs	r3, #1
 8007b44:	e007      	b.n	8007b56 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	695b      	ldr	r3, [r3, #20]
 8007b4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b50:	2b80      	cmp	r3, #128	; 0x80
 8007b52:	d1ca      	bne.n	8007aea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007b54:	2300      	movs	r3, #0
}
 8007b56:	4618      	mov	r0, r3
 8007b58:	3710      	adds	r7, #16
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bd80      	pop	{r7, pc}

08007b5e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007b5e:	b580      	push	{r7, lr}
 8007b60:	b084      	sub	sp, #16
 8007b62:	af00      	add	r7, sp, #0
 8007b64:	60f8      	str	r0, [r7, #12]
 8007b66:	60b9      	str	r1, [r7, #8]
 8007b68:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007b6a:	e02d      	b.n	8007bc8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007b6c:	68f8      	ldr	r0, [r7, #12]
 8007b6e:	f000 f88d 	bl	8007c8c <I2C_IsAcknowledgeFailed>
 8007b72:	4603      	mov	r3, r0
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d001      	beq.n	8007b7c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e02d      	b.n	8007bd8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b82:	d021      	beq.n	8007bc8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b84:	f7fd ff90 	bl	8005aa8 <HAL_GetTick>
 8007b88:	4602      	mov	r2, r0
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	1ad3      	subs	r3, r2, r3
 8007b8e:	68ba      	ldr	r2, [r7, #8]
 8007b90:	429a      	cmp	r2, r3
 8007b92:	d302      	bcc.n	8007b9a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d116      	bne.n	8007bc8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2220      	movs	r2, #32
 8007ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	2200      	movs	r2, #0
 8007bac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bb4:	f043 0220 	orr.w	r2, r3, #32
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	e007      	b.n	8007bd8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	695b      	ldr	r3, [r3, #20]
 8007bce:	f003 0304 	and.w	r3, r3, #4
 8007bd2:	2b04      	cmp	r3, #4
 8007bd4:	d1ca      	bne.n	8007b6c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007bd6:	2300      	movs	r3, #0
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	3710      	adds	r7, #16
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}

08007be0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b084      	sub	sp, #16
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	60f8      	str	r0, [r7, #12]
 8007be8:	60b9      	str	r1, [r7, #8]
 8007bea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007bec:	e042      	b.n	8007c74 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	695b      	ldr	r3, [r3, #20]
 8007bf4:	f003 0310 	and.w	r3, r3, #16
 8007bf8:	2b10      	cmp	r3, #16
 8007bfa:	d119      	bne.n	8007c30 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f06f 0210 	mvn.w	r2, #16
 8007c04:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	2220      	movs	r2, #32
 8007c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	2200      	movs	r2, #0
 8007c18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2200      	movs	r2, #0
 8007c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	e029      	b.n	8007c84 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c30:	f7fd ff3a 	bl	8005aa8 <HAL_GetTick>
 8007c34:	4602      	mov	r2, r0
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	1ad3      	subs	r3, r2, r3
 8007c3a:	68ba      	ldr	r2, [r7, #8]
 8007c3c:	429a      	cmp	r2, r3
 8007c3e:	d302      	bcc.n	8007c46 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007c40:	68bb      	ldr	r3, [r7, #8]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d116      	bne.n	8007c74 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	2220      	movs	r2, #32
 8007c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	2200      	movs	r2, #0
 8007c58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c60:	f043 0220 	orr.w	r2, r3, #32
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007c70:	2301      	movs	r3, #1
 8007c72:	e007      	b.n	8007c84 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	695b      	ldr	r3, [r3, #20]
 8007c7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c7e:	2b40      	cmp	r3, #64	; 0x40
 8007c80:	d1b5      	bne.n	8007bee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007c82:	2300      	movs	r3, #0
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	3710      	adds	r7, #16
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}

08007c8c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b083      	sub	sp, #12
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	695b      	ldr	r3, [r3, #20]
 8007c9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ca2:	d11b      	bne.n	8007cdc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007cac:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2220      	movs	r2, #32
 8007cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cc8:	f043 0204 	orr.w	r2, r3, #4
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007cd8:	2301      	movs	r3, #1
 8007cda:	e000      	b.n	8007cde <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007cdc:	2300      	movs	r3, #0
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	370c      	adds	r7, #12
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bc80      	pop	{r7}
 8007ce6:	4770      	bx	lr

08007ce8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b086      	sub	sp, #24
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d101      	bne.n	8007cfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	e26c      	b.n	80081d4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f003 0301 	and.w	r3, r3, #1
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	f000 8087 	beq.w	8007e16 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007d08:	4b92      	ldr	r3, [pc, #584]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	f003 030c 	and.w	r3, r3, #12
 8007d10:	2b04      	cmp	r3, #4
 8007d12:	d00c      	beq.n	8007d2e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007d14:	4b8f      	ldr	r3, [pc, #572]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007d16:	685b      	ldr	r3, [r3, #4]
 8007d18:	f003 030c 	and.w	r3, r3, #12
 8007d1c:	2b08      	cmp	r3, #8
 8007d1e:	d112      	bne.n	8007d46 <HAL_RCC_OscConfig+0x5e>
 8007d20:	4b8c      	ldr	r3, [pc, #560]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007d22:	685b      	ldr	r3, [r3, #4]
 8007d24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007d28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d2c:	d10b      	bne.n	8007d46 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d2e:	4b89      	ldr	r3, [pc, #548]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d06c      	beq.n	8007e14 <HAL_RCC_OscConfig+0x12c>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d168      	bne.n	8007e14 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8007d42:	2301      	movs	r3, #1
 8007d44:	e246      	b.n	80081d4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	685b      	ldr	r3, [r3, #4]
 8007d4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d4e:	d106      	bne.n	8007d5e <HAL_RCC_OscConfig+0x76>
 8007d50:	4b80      	ldr	r3, [pc, #512]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a7f      	ldr	r2, [pc, #508]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007d56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d5a:	6013      	str	r3, [r2, #0]
 8007d5c:	e02e      	b.n	8007dbc <HAL_RCC_OscConfig+0xd4>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	685b      	ldr	r3, [r3, #4]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d10c      	bne.n	8007d80 <HAL_RCC_OscConfig+0x98>
 8007d66:	4b7b      	ldr	r3, [pc, #492]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	4a7a      	ldr	r2, [pc, #488]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007d6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d70:	6013      	str	r3, [r2, #0]
 8007d72:	4b78      	ldr	r3, [pc, #480]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a77      	ldr	r2, [pc, #476]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007d78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007d7c:	6013      	str	r3, [r2, #0]
 8007d7e:	e01d      	b.n	8007dbc <HAL_RCC_OscConfig+0xd4>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007d88:	d10c      	bne.n	8007da4 <HAL_RCC_OscConfig+0xbc>
 8007d8a:	4b72      	ldr	r3, [pc, #456]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	4a71      	ldr	r2, [pc, #452]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007d90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007d94:	6013      	str	r3, [r2, #0]
 8007d96:	4b6f      	ldr	r3, [pc, #444]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4a6e      	ldr	r2, [pc, #440]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007d9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007da0:	6013      	str	r3, [r2, #0]
 8007da2:	e00b      	b.n	8007dbc <HAL_RCC_OscConfig+0xd4>
 8007da4:	4b6b      	ldr	r3, [pc, #428]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4a6a      	ldr	r2, [pc, #424]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007daa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007dae:	6013      	str	r3, [r2, #0]
 8007db0:	4b68      	ldr	r3, [pc, #416]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a67      	ldr	r2, [pc, #412]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007db6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007dba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d013      	beq.n	8007dec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007dc4:	f7fd fe70 	bl	8005aa8 <HAL_GetTick>
 8007dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007dca:	e008      	b.n	8007dde <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007dcc:	f7fd fe6c 	bl	8005aa8 <HAL_GetTick>
 8007dd0:	4602      	mov	r2, r0
 8007dd2:	693b      	ldr	r3, [r7, #16]
 8007dd4:	1ad3      	subs	r3, r2, r3
 8007dd6:	2b64      	cmp	r3, #100	; 0x64
 8007dd8:	d901      	bls.n	8007dde <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007dda:	2303      	movs	r3, #3
 8007ddc:	e1fa      	b.n	80081d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007dde:	4b5d      	ldr	r3, [pc, #372]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d0f0      	beq.n	8007dcc <HAL_RCC_OscConfig+0xe4>
 8007dea:	e014      	b.n	8007e16 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007dec:	f7fd fe5c 	bl	8005aa8 <HAL_GetTick>
 8007df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007df2:	e008      	b.n	8007e06 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007df4:	f7fd fe58 	bl	8005aa8 <HAL_GetTick>
 8007df8:	4602      	mov	r2, r0
 8007dfa:	693b      	ldr	r3, [r7, #16]
 8007dfc:	1ad3      	subs	r3, r2, r3
 8007dfe:	2b64      	cmp	r3, #100	; 0x64
 8007e00:	d901      	bls.n	8007e06 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8007e02:	2303      	movs	r3, #3
 8007e04:	e1e6      	b.n	80081d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007e06:	4b53      	ldr	r3, [pc, #332]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d1f0      	bne.n	8007df4 <HAL_RCC_OscConfig+0x10c>
 8007e12:	e000      	b.n	8007e16 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f003 0302 	and.w	r3, r3, #2
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d063      	beq.n	8007eea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007e22:	4b4c      	ldr	r3, [pc, #304]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007e24:	685b      	ldr	r3, [r3, #4]
 8007e26:	f003 030c 	and.w	r3, r3, #12
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d00b      	beq.n	8007e46 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8007e2e:	4b49      	ldr	r3, [pc, #292]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007e30:	685b      	ldr	r3, [r3, #4]
 8007e32:	f003 030c 	and.w	r3, r3, #12
 8007e36:	2b08      	cmp	r3, #8
 8007e38:	d11c      	bne.n	8007e74 <HAL_RCC_OscConfig+0x18c>
 8007e3a:	4b46      	ldr	r3, [pc, #280]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007e3c:	685b      	ldr	r3, [r3, #4]
 8007e3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d116      	bne.n	8007e74 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e46:	4b43      	ldr	r3, [pc, #268]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f003 0302 	and.w	r3, r3, #2
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d005      	beq.n	8007e5e <HAL_RCC_OscConfig+0x176>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	691b      	ldr	r3, [r3, #16]
 8007e56:	2b01      	cmp	r3, #1
 8007e58:	d001      	beq.n	8007e5e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	e1ba      	b.n	80081d4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e5e:	4b3d      	ldr	r3, [pc, #244]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	695b      	ldr	r3, [r3, #20]
 8007e6a:	00db      	lsls	r3, r3, #3
 8007e6c:	4939      	ldr	r1, [pc, #228]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007e6e:	4313      	orrs	r3, r2
 8007e70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e72:	e03a      	b.n	8007eea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	691b      	ldr	r3, [r3, #16]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d020      	beq.n	8007ebe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007e7c:	4b36      	ldr	r3, [pc, #216]	; (8007f58 <HAL_RCC_OscConfig+0x270>)
 8007e7e:	2201      	movs	r2, #1
 8007e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e82:	f7fd fe11 	bl	8005aa8 <HAL_GetTick>
 8007e86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e88:	e008      	b.n	8007e9c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007e8a:	f7fd fe0d 	bl	8005aa8 <HAL_GetTick>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	1ad3      	subs	r3, r2, r3
 8007e94:	2b02      	cmp	r3, #2
 8007e96:	d901      	bls.n	8007e9c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8007e98:	2303      	movs	r3, #3
 8007e9a:	e19b      	b.n	80081d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e9c:	4b2d      	ldr	r3, [pc, #180]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f003 0302 	and.w	r3, r3, #2
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d0f0      	beq.n	8007e8a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ea8:	4b2a      	ldr	r3, [pc, #168]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	695b      	ldr	r3, [r3, #20]
 8007eb4:	00db      	lsls	r3, r3, #3
 8007eb6:	4927      	ldr	r1, [pc, #156]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007eb8:	4313      	orrs	r3, r2
 8007eba:	600b      	str	r3, [r1, #0]
 8007ebc:	e015      	b.n	8007eea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007ebe:	4b26      	ldr	r3, [pc, #152]	; (8007f58 <HAL_RCC_OscConfig+0x270>)
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ec4:	f7fd fdf0 	bl	8005aa8 <HAL_GetTick>
 8007ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007eca:	e008      	b.n	8007ede <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ecc:	f7fd fdec 	bl	8005aa8 <HAL_GetTick>
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	1ad3      	subs	r3, r2, r3
 8007ed6:	2b02      	cmp	r3, #2
 8007ed8:	d901      	bls.n	8007ede <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007eda:	2303      	movs	r3, #3
 8007edc:	e17a      	b.n	80081d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007ede:	4b1d      	ldr	r3, [pc, #116]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f003 0302 	and.w	r3, r3, #2
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d1f0      	bne.n	8007ecc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f003 0308 	and.w	r3, r3, #8
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d03a      	beq.n	8007f6c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	699b      	ldr	r3, [r3, #24]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d019      	beq.n	8007f32 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007efe:	4b17      	ldr	r3, [pc, #92]	; (8007f5c <HAL_RCC_OscConfig+0x274>)
 8007f00:	2201      	movs	r2, #1
 8007f02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007f04:	f7fd fdd0 	bl	8005aa8 <HAL_GetTick>
 8007f08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007f0a:	e008      	b.n	8007f1e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f0c:	f7fd fdcc 	bl	8005aa8 <HAL_GetTick>
 8007f10:	4602      	mov	r2, r0
 8007f12:	693b      	ldr	r3, [r7, #16]
 8007f14:	1ad3      	subs	r3, r2, r3
 8007f16:	2b02      	cmp	r3, #2
 8007f18:	d901      	bls.n	8007f1e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8007f1a:	2303      	movs	r3, #3
 8007f1c:	e15a      	b.n	80081d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007f1e:	4b0d      	ldr	r3, [pc, #52]	; (8007f54 <HAL_RCC_OscConfig+0x26c>)
 8007f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f22:	f003 0302 	and.w	r3, r3, #2
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d0f0      	beq.n	8007f0c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007f2a:	2001      	movs	r0, #1
 8007f2c:	f000 fada 	bl	80084e4 <RCC_Delay>
 8007f30:	e01c      	b.n	8007f6c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007f32:	4b0a      	ldr	r3, [pc, #40]	; (8007f5c <HAL_RCC_OscConfig+0x274>)
 8007f34:	2200      	movs	r2, #0
 8007f36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007f38:	f7fd fdb6 	bl	8005aa8 <HAL_GetTick>
 8007f3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f3e:	e00f      	b.n	8007f60 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007f40:	f7fd fdb2 	bl	8005aa8 <HAL_GetTick>
 8007f44:	4602      	mov	r2, r0
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	1ad3      	subs	r3, r2, r3
 8007f4a:	2b02      	cmp	r3, #2
 8007f4c:	d908      	bls.n	8007f60 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8007f4e:	2303      	movs	r3, #3
 8007f50:	e140      	b.n	80081d4 <HAL_RCC_OscConfig+0x4ec>
 8007f52:	bf00      	nop
 8007f54:	40021000 	.word	0x40021000
 8007f58:	42420000 	.word	0x42420000
 8007f5c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f60:	4b9e      	ldr	r3, [pc, #632]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8007f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f64:	f003 0302 	and.w	r3, r3, #2
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d1e9      	bne.n	8007f40 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f003 0304 	and.w	r3, r3, #4
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	f000 80a6 	beq.w	80080c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007f7e:	4b97      	ldr	r3, [pc, #604]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8007f80:	69db      	ldr	r3, [r3, #28]
 8007f82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d10d      	bne.n	8007fa6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f8a:	4b94      	ldr	r3, [pc, #592]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8007f8c:	69db      	ldr	r3, [r3, #28]
 8007f8e:	4a93      	ldr	r2, [pc, #588]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8007f90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f94:	61d3      	str	r3, [r2, #28]
 8007f96:	4b91      	ldr	r3, [pc, #580]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8007f98:	69db      	ldr	r3, [r3, #28]
 8007f9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f9e:	60bb      	str	r3, [r7, #8]
 8007fa0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007fa6:	4b8e      	ldr	r3, [pc, #568]	; (80081e0 <HAL_RCC_OscConfig+0x4f8>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d118      	bne.n	8007fe4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007fb2:	4b8b      	ldr	r3, [pc, #556]	; (80081e0 <HAL_RCC_OscConfig+0x4f8>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a8a      	ldr	r2, [pc, #552]	; (80081e0 <HAL_RCC_OscConfig+0x4f8>)
 8007fb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007fbc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007fbe:	f7fd fd73 	bl	8005aa8 <HAL_GetTick>
 8007fc2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007fc4:	e008      	b.n	8007fd8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007fc6:	f7fd fd6f 	bl	8005aa8 <HAL_GetTick>
 8007fca:	4602      	mov	r2, r0
 8007fcc:	693b      	ldr	r3, [r7, #16]
 8007fce:	1ad3      	subs	r3, r2, r3
 8007fd0:	2b64      	cmp	r3, #100	; 0x64
 8007fd2:	d901      	bls.n	8007fd8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007fd4:	2303      	movs	r3, #3
 8007fd6:	e0fd      	b.n	80081d4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007fd8:	4b81      	ldr	r3, [pc, #516]	; (80081e0 <HAL_RCC_OscConfig+0x4f8>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d0f0      	beq.n	8007fc6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	68db      	ldr	r3, [r3, #12]
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d106      	bne.n	8007ffa <HAL_RCC_OscConfig+0x312>
 8007fec:	4b7b      	ldr	r3, [pc, #492]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8007fee:	6a1b      	ldr	r3, [r3, #32]
 8007ff0:	4a7a      	ldr	r2, [pc, #488]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8007ff2:	f043 0301 	orr.w	r3, r3, #1
 8007ff6:	6213      	str	r3, [r2, #32]
 8007ff8:	e02d      	b.n	8008056 <HAL_RCC_OscConfig+0x36e>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	68db      	ldr	r3, [r3, #12]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d10c      	bne.n	800801c <HAL_RCC_OscConfig+0x334>
 8008002:	4b76      	ldr	r3, [pc, #472]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8008004:	6a1b      	ldr	r3, [r3, #32]
 8008006:	4a75      	ldr	r2, [pc, #468]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8008008:	f023 0301 	bic.w	r3, r3, #1
 800800c:	6213      	str	r3, [r2, #32]
 800800e:	4b73      	ldr	r3, [pc, #460]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8008010:	6a1b      	ldr	r3, [r3, #32]
 8008012:	4a72      	ldr	r2, [pc, #456]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8008014:	f023 0304 	bic.w	r3, r3, #4
 8008018:	6213      	str	r3, [r2, #32]
 800801a:	e01c      	b.n	8008056 <HAL_RCC_OscConfig+0x36e>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	68db      	ldr	r3, [r3, #12]
 8008020:	2b05      	cmp	r3, #5
 8008022:	d10c      	bne.n	800803e <HAL_RCC_OscConfig+0x356>
 8008024:	4b6d      	ldr	r3, [pc, #436]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8008026:	6a1b      	ldr	r3, [r3, #32]
 8008028:	4a6c      	ldr	r2, [pc, #432]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 800802a:	f043 0304 	orr.w	r3, r3, #4
 800802e:	6213      	str	r3, [r2, #32]
 8008030:	4b6a      	ldr	r3, [pc, #424]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8008032:	6a1b      	ldr	r3, [r3, #32]
 8008034:	4a69      	ldr	r2, [pc, #420]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8008036:	f043 0301 	orr.w	r3, r3, #1
 800803a:	6213      	str	r3, [r2, #32]
 800803c:	e00b      	b.n	8008056 <HAL_RCC_OscConfig+0x36e>
 800803e:	4b67      	ldr	r3, [pc, #412]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8008040:	6a1b      	ldr	r3, [r3, #32]
 8008042:	4a66      	ldr	r2, [pc, #408]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8008044:	f023 0301 	bic.w	r3, r3, #1
 8008048:	6213      	str	r3, [r2, #32]
 800804a:	4b64      	ldr	r3, [pc, #400]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 800804c:	6a1b      	ldr	r3, [r3, #32]
 800804e:	4a63      	ldr	r2, [pc, #396]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8008050:	f023 0304 	bic.w	r3, r3, #4
 8008054:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	68db      	ldr	r3, [r3, #12]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d015      	beq.n	800808a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800805e:	f7fd fd23 	bl	8005aa8 <HAL_GetTick>
 8008062:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008064:	e00a      	b.n	800807c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008066:	f7fd fd1f 	bl	8005aa8 <HAL_GetTick>
 800806a:	4602      	mov	r2, r0
 800806c:	693b      	ldr	r3, [r7, #16]
 800806e:	1ad3      	subs	r3, r2, r3
 8008070:	f241 3288 	movw	r2, #5000	; 0x1388
 8008074:	4293      	cmp	r3, r2
 8008076:	d901      	bls.n	800807c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8008078:	2303      	movs	r3, #3
 800807a:	e0ab      	b.n	80081d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800807c:	4b57      	ldr	r3, [pc, #348]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 800807e:	6a1b      	ldr	r3, [r3, #32]
 8008080:	f003 0302 	and.w	r3, r3, #2
 8008084:	2b00      	cmp	r3, #0
 8008086:	d0ee      	beq.n	8008066 <HAL_RCC_OscConfig+0x37e>
 8008088:	e014      	b.n	80080b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800808a:	f7fd fd0d 	bl	8005aa8 <HAL_GetTick>
 800808e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008090:	e00a      	b.n	80080a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008092:	f7fd fd09 	bl	8005aa8 <HAL_GetTick>
 8008096:	4602      	mov	r2, r0
 8008098:	693b      	ldr	r3, [r7, #16]
 800809a:	1ad3      	subs	r3, r2, r3
 800809c:	f241 3288 	movw	r2, #5000	; 0x1388
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d901      	bls.n	80080a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80080a4:	2303      	movs	r3, #3
 80080a6:	e095      	b.n	80081d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80080a8:	4b4c      	ldr	r3, [pc, #304]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 80080aa:	6a1b      	ldr	r3, [r3, #32]
 80080ac:	f003 0302 	and.w	r3, r3, #2
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d1ee      	bne.n	8008092 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80080b4:	7dfb      	ldrb	r3, [r7, #23]
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d105      	bne.n	80080c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80080ba:	4b48      	ldr	r3, [pc, #288]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 80080bc:	69db      	ldr	r3, [r3, #28]
 80080be:	4a47      	ldr	r2, [pc, #284]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 80080c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80080c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	69db      	ldr	r3, [r3, #28]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	f000 8081 	beq.w	80081d2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80080d0:	4b42      	ldr	r3, [pc, #264]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 80080d2:	685b      	ldr	r3, [r3, #4]
 80080d4:	f003 030c 	and.w	r3, r3, #12
 80080d8:	2b08      	cmp	r3, #8
 80080da:	d061      	beq.n	80081a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	69db      	ldr	r3, [r3, #28]
 80080e0:	2b02      	cmp	r3, #2
 80080e2:	d146      	bne.n	8008172 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80080e4:	4b3f      	ldr	r3, [pc, #252]	; (80081e4 <HAL_RCC_OscConfig+0x4fc>)
 80080e6:	2200      	movs	r2, #0
 80080e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80080ea:	f7fd fcdd 	bl	8005aa8 <HAL_GetTick>
 80080ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80080f0:	e008      	b.n	8008104 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80080f2:	f7fd fcd9 	bl	8005aa8 <HAL_GetTick>
 80080f6:	4602      	mov	r2, r0
 80080f8:	693b      	ldr	r3, [r7, #16]
 80080fa:	1ad3      	subs	r3, r2, r3
 80080fc:	2b02      	cmp	r3, #2
 80080fe:	d901      	bls.n	8008104 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8008100:	2303      	movs	r3, #3
 8008102:	e067      	b.n	80081d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008104:	4b35      	ldr	r3, [pc, #212]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800810c:	2b00      	cmp	r3, #0
 800810e:	d1f0      	bne.n	80080f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6a1b      	ldr	r3, [r3, #32]
 8008114:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008118:	d108      	bne.n	800812c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800811a:	4b30      	ldr	r3, [pc, #192]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 800811c:	685b      	ldr	r3, [r3, #4]
 800811e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	689b      	ldr	r3, [r3, #8]
 8008126:	492d      	ldr	r1, [pc, #180]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8008128:	4313      	orrs	r3, r2
 800812a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800812c:	4b2b      	ldr	r3, [pc, #172]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6a19      	ldr	r1, [r3, #32]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800813c:	430b      	orrs	r3, r1
 800813e:	4927      	ldr	r1, [pc, #156]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8008140:	4313      	orrs	r3, r2
 8008142:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008144:	4b27      	ldr	r3, [pc, #156]	; (80081e4 <HAL_RCC_OscConfig+0x4fc>)
 8008146:	2201      	movs	r2, #1
 8008148:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800814a:	f7fd fcad 	bl	8005aa8 <HAL_GetTick>
 800814e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008150:	e008      	b.n	8008164 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008152:	f7fd fca9 	bl	8005aa8 <HAL_GetTick>
 8008156:	4602      	mov	r2, r0
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	1ad3      	subs	r3, r2, r3
 800815c:	2b02      	cmp	r3, #2
 800815e:	d901      	bls.n	8008164 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8008160:	2303      	movs	r3, #3
 8008162:	e037      	b.n	80081d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008164:	4b1d      	ldr	r3, [pc, #116]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800816c:	2b00      	cmp	r3, #0
 800816e:	d0f0      	beq.n	8008152 <HAL_RCC_OscConfig+0x46a>
 8008170:	e02f      	b.n	80081d2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008172:	4b1c      	ldr	r3, [pc, #112]	; (80081e4 <HAL_RCC_OscConfig+0x4fc>)
 8008174:	2200      	movs	r2, #0
 8008176:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008178:	f7fd fc96 	bl	8005aa8 <HAL_GetTick>
 800817c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800817e:	e008      	b.n	8008192 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008180:	f7fd fc92 	bl	8005aa8 <HAL_GetTick>
 8008184:	4602      	mov	r2, r0
 8008186:	693b      	ldr	r3, [r7, #16]
 8008188:	1ad3      	subs	r3, r2, r3
 800818a:	2b02      	cmp	r3, #2
 800818c:	d901      	bls.n	8008192 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800818e:	2303      	movs	r3, #3
 8008190:	e020      	b.n	80081d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008192:	4b12      	ldr	r3, [pc, #72]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800819a:	2b00      	cmp	r3, #0
 800819c:	d1f0      	bne.n	8008180 <HAL_RCC_OscConfig+0x498>
 800819e:	e018      	b.n	80081d2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	69db      	ldr	r3, [r3, #28]
 80081a4:	2b01      	cmp	r3, #1
 80081a6:	d101      	bne.n	80081ac <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80081a8:	2301      	movs	r3, #1
 80081aa:	e013      	b.n	80081d4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80081ac:	4b0b      	ldr	r3, [pc, #44]	; (80081dc <HAL_RCC_OscConfig+0x4f4>)
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6a1b      	ldr	r3, [r3, #32]
 80081bc:	429a      	cmp	r2, r3
 80081be:	d106      	bne.n	80081ce <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80081ca:	429a      	cmp	r2, r3
 80081cc:	d001      	beq.n	80081d2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80081ce:	2301      	movs	r3, #1
 80081d0:	e000      	b.n	80081d4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80081d2:	2300      	movs	r3, #0
}
 80081d4:	4618      	mov	r0, r3
 80081d6:	3718      	adds	r7, #24
 80081d8:	46bd      	mov	sp, r7
 80081da:	bd80      	pop	{r7, pc}
 80081dc:	40021000 	.word	0x40021000
 80081e0:	40007000 	.word	0x40007000
 80081e4:	42420060 	.word	0x42420060

080081e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b084      	sub	sp, #16
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
 80081f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d101      	bne.n	80081fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80081f8:	2301      	movs	r3, #1
 80081fa:	e0d0      	b.n	800839e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80081fc:	4b6a      	ldr	r3, [pc, #424]	; (80083a8 <HAL_RCC_ClockConfig+0x1c0>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f003 0307 	and.w	r3, r3, #7
 8008204:	683a      	ldr	r2, [r7, #0]
 8008206:	429a      	cmp	r2, r3
 8008208:	d910      	bls.n	800822c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800820a:	4b67      	ldr	r3, [pc, #412]	; (80083a8 <HAL_RCC_ClockConfig+0x1c0>)
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f023 0207 	bic.w	r2, r3, #7
 8008212:	4965      	ldr	r1, [pc, #404]	; (80083a8 <HAL_RCC_ClockConfig+0x1c0>)
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	4313      	orrs	r3, r2
 8008218:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800821a:	4b63      	ldr	r3, [pc, #396]	; (80083a8 <HAL_RCC_ClockConfig+0x1c0>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f003 0307 	and.w	r3, r3, #7
 8008222:	683a      	ldr	r2, [r7, #0]
 8008224:	429a      	cmp	r2, r3
 8008226:	d001      	beq.n	800822c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8008228:	2301      	movs	r3, #1
 800822a:	e0b8      	b.n	800839e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f003 0302 	and.w	r3, r3, #2
 8008234:	2b00      	cmp	r3, #0
 8008236:	d020      	beq.n	800827a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f003 0304 	and.w	r3, r3, #4
 8008240:	2b00      	cmp	r3, #0
 8008242:	d005      	beq.n	8008250 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008244:	4b59      	ldr	r3, [pc, #356]	; (80083ac <HAL_RCC_ClockConfig+0x1c4>)
 8008246:	685b      	ldr	r3, [r3, #4]
 8008248:	4a58      	ldr	r2, [pc, #352]	; (80083ac <HAL_RCC_ClockConfig+0x1c4>)
 800824a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800824e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f003 0308 	and.w	r3, r3, #8
 8008258:	2b00      	cmp	r3, #0
 800825a:	d005      	beq.n	8008268 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800825c:	4b53      	ldr	r3, [pc, #332]	; (80083ac <HAL_RCC_ClockConfig+0x1c4>)
 800825e:	685b      	ldr	r3, [r3, #4]
 8008260:	4a52      	ldr	r2, [pc, #328]	; (80083ac <HAL_RCC_ClockConfig+0x1c4>)
 8008262:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8008266:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008268:	4b50      	ldr	r3, [pc, #320]	; (80083ac <HAL_RCC_ClockConfig+0x1c4>)
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	689b      	ldr	r3, [r3, #8]
 8008274:	494d      	ldr	r1, [pc, #308]	; (80083ac <HAL_RCC_ClockConfig+0x1c4>)
 8008276:	4313      	orrs	r3, r2
 8008278:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f003 0301 	and.w	r3, r3, #1
 8008282:	2b00      	cmp	r3, #0
 8008284:	d040      	beq.n	8008308 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	685b      	ldr	r3, [r3, #4]
 800828a:	2b01      	cmp	r3, #1
 800828c:	d107      	bne.n	800829e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800828e:	4b47      	ldr	r3, [pc, #284]	; (80083ac <HAL_RCC_ClockConfig+0x1c4>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008296:	2b00      	cmp	r3, #0
 8008298:	d115      	bne.n	80082c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800829a:	2301      	movs	r3, #1
 800829c:	e07f      	b.n	800839e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	685b      	ldr	r3, [r3, #4]
 80082a2:	2b02      	cmp	r3, #2
 80082a4:	d107      	bne.n	80082b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80082a6:	4b41      	ldr	r3, [pc, #260]	; (80083ac <HAL_RCC_ClockConfig+0x1c4>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d109      	bne.n	80082c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80082b2:	2301      	movs	r3, #1
 80082b4:	e073      	b.n	800839e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082b6:	4b3d      	ldr	r3, [pc, #244]	; (80083ac <HAL_RCC_ClockConfig+0x1c4>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f003 0302 	and.w	r3, r3, #2
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d101      	bne.n	80082c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80082c2:	2301      	movs	r3, #1
 80082c4:	e06b      	b.n	800839e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80082c6:	4b39      	ldr	r3, [pc, #228]	; (80083ac <HAL_RCC_ClockConfig+0x1c4>)
 80082c8:	685b      	ldr	r3, [r3, #4]
 80082ca:	f023 0203 	bic.w	r2, r3, #3
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	4936      	ldr	r1, [pc, #216]	; (80083ac <HAL_RCC_ClockConfig+0x1c4>)
 80082d4:	4313      	orrs	r3, r2
 80082d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80082d8:	f7fd fbe6 	bl	8005aa8 <HAL_GetTick>
 80082dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082de:	e00a      	b.n	80082f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80082e0:	f7fd fbe2 	bl	8005aa8 <HAL_GetTick>
 80082e4:	4602      	mov	r2, r0
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	1ad3      	subs	r3, r2, r3
 80082ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80082ee:	4293      	cmp	r3, r2
 80082f0:	d901      	bls.n	80082f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80082f2:	2303      	movs	r3, #3
 80082f4:	e053      	b.n	800839e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082f6:	4b2d      	ldr	r3, [pc, #180]	; (80083ac <HAL_RCC_ClockConfig+0x1c4>)
 80082f8:	685b      	ldr	r3, [r3, #4]
 80082fa:	f003 020c 	and.w	r2, r3, #12
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	685b      	ldr	r3, [r3, #4]
 8008302:	009b      	lsls	r3, r3, #2
 8008304:	429a      	cmp	r2, r3
 8008306:	d1eb      	bne.n	80082e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008308:	4b27      	ldr	r3, [pc, #156]	; (80083a8 <HAL_RCC_ClockConfig+0x1c0>)
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f003 0307 	and.w	r3, r3, #7
 8008310:	683a      	ldr	r2, [r7, #0]
 8008312:	429a      	cmp	r2, r3
 8008314:	d210      	bcs.n	8008338 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008316:	4b24      	ldr	r3, [pc, #144]	; (80083a8 <HAL_RCC_ClockConfig+0x1c0>)
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	f023 0207 	bic.w	r2, r3, #7
 800831e:	4922      	ldr	r1, [pc, #136]	; (80083a8 <HAL_RCC_ClockConfig+0x1c0>)
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	4313      	orrs	r3, r2
 8008324:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008326:	4b20      	ldr	r3, [pc, #128]	; (80083a8 <HAL_RCC_ClockConfig+0x1c0>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f003 0307 	and.w	r3, r3, #7
 800832e:	683a      	ldr	r2, [r7, #0]
 8008330:	429a      	cmp	r2, r3
 8008332:	d001      	beq.n	8008338 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8008334:	2301      	movs	r3, #1
 8008336:	e032      	b.n	800839e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f003 0304 	and.w	r3, r3, #4
 8008340:	2b00      	cmp	r3, #0
 8008342:	d008      	beq.n	8008356 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008344:	4b19      	ldr	r3, [pc, #100]	; (80083ac <HAL_RCC_ClockConfig+0x1c4>)
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	68db      	ldr	r3, [r3, #12]
 8008350:	4916      	ldr	r1, [pc, #88]	; (80083ac <HAL_RCC_ClockConfig+0x1c4>)
 8008352:	4313      	orrs	r3, r2
 8008354:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f003 0308 	and.w	r3, r3, #8
 800835e:	2b00      	cmp	r3, #0
 8008360:	d009      	beq.n	8008376 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008362:	4b12      	ldr	r3, [pc, #72]	; (80083ac <HAL_RCC_ClockConfig+0x1c4>)
 8008364:	685b      	ldr	r3, [r3, #4]
 8008366:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	691b      	ldr	r3, [r3, #16]
 800836e:	00db      	lsls	r3, r3, #3
 8008370:	490e      	ldr	r1, [pc, #56]	; (80083ac <HAL_RCC_ClockConfig+0x1c4>)
 8008372:	4313      	orrs	r3, r2
 8008374:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008376:	f000 f821 	bl	80083bc <HAL_RCC_GetSysClockFreq>
 800837a:	4601      	mov	r1, r0
 800837c:	4b0b      	ldr	r3, [pc, #44]	; (80083ac <HAL_RCC_ClockConfig+0x1c4>)
 800837e:	685b      	ldr	r3, [r3, #4]
 8008380:	091b      	lsrs	r3, r3, #4
 8008382:	f003 030f 	and.w	r3, r3, #15
 8008386:	4a0a      	ldr	r2, [pc, #40]	; (80083b0 <HAL_RCC_ClockConfig+0x1c8>)
 8008388:	5cd3      	ldrb	r3, [r2, r3]
 800838a:	fa21 f303 	lsr.w	r3, r1, r3
 800838e:	4a09      	ldr	r2, [pc, #36]	; (80083b4 <HAL_RCC_ClockConfig+0x1cc>)
 8008390:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008392:	4b09      	ldr	r3, [pc, #36]	; (80083b8 <HAL_RCC_ClockConfig+0x1d0>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4618      	mov	r0, r3
 8008398:	f7fd fb44 	bl	8005a24 <HAL_InitTick>

  return HAL_OK;
 800839c:	2300      	movs	r3, #0
}
 800839e:	4618      	mov	r0, r3
 80083a0:	3710      	adds	r7, #16
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}
 80083a6:	bf00      	nop
 80083a8:	40022000 	.word	0x40022000
 80083ac:	40021000 	.word	0x40021000
 80083b0:	0800db18 	.word	0x0800db18
 80083b4:	20000004 	.word	0x20000004
 80083b8:	20000008 	.word	0x20000008

080083bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80083bc:	b490      	push	{r4, r7}
 80083be:	b08a      	sub	sp, #40	; 0x28
 80083c0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80083c2:	4b2a      	ldr	r3, [pc, #168]	; (800846c <HAL_RCC_GetSysClockFreq+0xb0>)
 80083c4:	1d3c      	adds	r4, r7, #4
 80083c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80083c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80083cc:	4b28      	ldr	r3, [pc, #160]	; (8008470 <HAL_RCC_GetSysClockFreq+0xb4>)
 80083ce:	881b      	ldrh	r3, [r3, #0]
 80083d0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80083d2:	2300      	movs	r3, #0
 80083d4:	61fb      	str	r3, [r7, #28]
 80083d6:	2300      	movs	r3, #0
 80083d8:	61bb      	str	r3, [r7, #24]
 80083da:	2300      	movs	r3, #0
 80083dc:	627b      	str	r3, [r7, #36]	; 0x24
 80083de:	2300      	movs	r3, #0
 80083e0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80083e2:	2300      	movs	r3, #0
 80083e4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80083e6:	4b23      	ldr	r3, [pc, #140]	; (8008474 <HAL_RCC_GetSysClockFreq+0xb8>)
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80083ec:	69fb      	ldr	r3, [r7, #28]
 80083ee:	f003 030c 	and.w	r3, r3, #12
 80083f2:	2b04      	cmp	r3, #4
 80083f4:	d002      	beq.n	80083fc <HAL_RCC_GetSysClockFreq+0x40>
 80083f6:	2b08      	cmp	r3, #8
 80083f8:	d003      	beq.n	8008402 <HAL_RCC_GetSysClockFreq+0x46>
 80083fa:	e02d      	b.n	8008458 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80083fc:	4b1e      	ldr	r3, [pc, #120]	; (8008478 <HAL_RCC_GetSysClockFreq+0xbc>)
 80083fe:	623b      	str	r3, [r7, #32]
      break;
 8008400:	e02d      	b.n	800845e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8008402:	69fb      	ldr	r3, [r7, #28]
 8008404:	0c9b      	lsrs	r3, r3, #18
 8008406:	f003 030f 	and.w	r3, r3, #15
 800840a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800840e:	4413      	add	r3, r2
 8008410:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8008414:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008416:	69fb      	ldr	r3, [r7, #28]
 8008418:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800841c:	2b00      	cmp	r3, #0
 800841e:	d013      	beq.n	8008448 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008420:	4b14      	ldr	r3, [pc, #80]	; (8008474 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008422:	685b      	ldr	r3, [r3, #4]
 8008424:	0c5b      	lsrs	r3, r3, #17
 8008426:	f003 0301 	and.w	r3, r3, #1
 800842a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800842e:	4413      	add	r3, r2
 8008430:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8008434:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	4a0f      	ldr	r2, [pc, #60]	; (8008478 <HAL_RCC_GetSysClockFreq+0xbc>)
 800843a:	fb02 f203 	mul.w	r2, r2, r3
 800843e:	69bb      	ldr	r3, [r7, #24]
 8008440:	fbb2 f3f3 	udiv	r3, r2, r3
 8008444:	627b      	str	r3, [r7, #36]	; 0x24
 8008446:	e004      	b.n	8008452 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008448:	697b      	ldr	r3, [r7, #20]
 800844a:	4a0c      	ldr	r2, [pc, #48]	; (800847c <HAL_RCC_GetSysClockFreq+0xc0>)
 800844c:	fb02 f303 	mul.w	r3, r2, r3
 8008450:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8008452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008454:	623b      	str	r3, [r7, #32]
      break;
 8008456:	e002      	b.n	800845e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8008458:	4b07      	ldr	r3, [pc, #28]	; (8008478 <HAL_RCC_GetSysClockFreq+0xbc>)
 800845a:	623b      	str	r3, [r7, #32]
      break;
 800845c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800845e:	6a3b      	ldr	r3, [r7, #32]
}
 8008460:	4618      	mov	r0, r3
 8008462:	3728      	adds	r7, #40	; 0x28
 8008464:	46bd      	mov	sp, r7
 8008466:	bc90      	pop	{r4, r7}
 8008468:	4770      	bx	lr
 800846a:	bf00      	nop
 800846c:	0800d350 	.word	0x0800d350
 8008470:	0800d360 	.word	0x0800d360
 8008474:	40021000 	.word	0x40021000
 8008478:	007a1200 	.word	0x007a1200
 800847c:	003d0900 	.word	0x003d0900

08008480 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008480:	b480      	push	{r7}
 8008482:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008484:	4b02      	ldr	r3, [pc, #8]	; (8008490 <HAL_RCC_GetHCLKFreq+0x10>)
 8008486:	681b      	ldr	r3, [r3, #0]
}
 8008488:	4618      	mov	r0, r3
 800848a:	46bd      	mov	sp, r7
 800848c:	bc80      	pop	{r7}
 800848e:	4770      	bx	lr
 8008490:	20000004 	.word	0x20000004

08008494 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008498:	f7ff fff2 	bl	8008480 <HAL_RCC_GetHCLKFreq>
 800849c:	4601      	mov	r1, r0
 800849e:	4b05      	ldr	r3, [pc, #20]	; (80084b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80084a0:	685b      	ldr	r3, [r3, #4]
 80084a2:	0a1b      	lsrs	r3, r3, #8
 80084a4:	f003 0307 	and.w	r3, r3, #7
 80084a8:	4a03      	ldr	r2, [pc, #12]	; (80084b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80084aa:	5cd3      	ldrb	r3, [r2, r3]
 80084ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80084b0:	4618      	mov	r0, r3
 80084b2:	bd80      	pop	{r7, pc}
 80084b4:	40021000 	.word	0x40021000
 80084b8:	0800db28 	.word	0x0800db28

080084bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80084c0:	f7ff ffde 	bl	8008480 <HAL_RCC_GetHCLKFreq>
 80084c4:	4601      	mov	r1, r0
 80084c6:	4b05      	ldr	r3, [pc, #20]	; (80084dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80084c8:	685b      	ldr	r3, [r3, #4]
 80084ca:	0adb      	lsrs	r3, r3, #11
 80084cc:	f003 0307 	and.w	r3, r3, #7
 80084d0:	4a03      	ldr	r2, [pc, #12]	; (80084e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80084d2:	5cd3      	ldrb	r3, [r2, r3]
 80084d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80084d8:	4618      	mov	r0, r3
 80084da:	bd80      	pop	{r7, pc}
 80084dc:	40021000 	.word	0x40021000
 80084e0:	0800db28 	.word	0x0800db28

080084e4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b085      	sub	sp, #20
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80084ec:	4b0a      	ldr	r3, [pc, #40]	; (8008518 <RCC_Delay+0x34>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4a0a      	ldr	r2, [pc, #40]	; (800851c <RCC_Delay+0x38>)
 80084f2:	fba2 2303 	umull	r2, r3, r2, r3
 80084f6:	0a5b      	lsrs	r3, r3, #9
 80084f8:	687a      	ldr	r2, [r7, #4]
 80084fa:	fb02 f303 	mul.w	r3, r2, r3
 80084fe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8008500:	bf00      	nop
  }
  while (Delay --);
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	1e5a      	subs	r2, r3, #1
 8008506:	60fa      	str	r2, [r7, #12]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d1f9      	bne.n	8008500 <RCC_Delay+0x1c>
}
 800850c:	bf00      	nop
 800850e:	3714      	adds	r7, #20
 8008510:	46bd      	mov	sp, r7
 8008512:	bc80      	pop	{r7}
 8008514:	4770      	bx	lr
 8008516:	bf00      	nop
 8008518:	20000004 	.word	0x20000004
 800851c:	10624dd3 	.word	0x10624dd3

08008520 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b086      	sub	sp, #24
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8008528:	2300      	movs	r3, #0
 800852a:	613b      	str	r3, [r7, #16]
 800852c:	2300      	movs	r3, #0
 800852e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f003 0301 	and.w	r3, r3, #1
 8008538:	2b00      	cmp	r3, #0
 800853a:	d07d      	beq.n	8008638 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800853c:	2300      	movs	r3, #0
 800853e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008540:	4b4f      	ldr	r3, [pc, #316]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008542:	69db      	ldr	r3, [r3, #28]
 8008544:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008548:	2b00      	cmp	r3, #0
 800854a:	d10d      	bne.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800854c:	4b4c      	ldr	r3, [pc, #304]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800854e:	69db      	ldr	r3, [r3, #28]
 8008550:	4a4b      	ldr	r2, [pc, #300]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008552:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008556:	61d3      	str	r3, [r2, #28]
 8008558:	4b49      	ldr	r3, [pc, #292]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800855a:	69db      	ldr	r3, [r3, #28]
 800855c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008560:	60bb      	str	r3, [r7, #8]
 8008562:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008564:	2301      	movs	r3, #1
 8008566:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008568:	4b46      	ldr	r3, [pc, #280]	; (8008684 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008570:	2b00      	cmp	r3, #0
 8008572:	d118      	bne.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008574:	4b43      	ldr	r3, [pc, #268]	; (8008684 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	4a42      	ldr	r2, [pc, #264]	; (8008684 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800857a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800857e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008580:	f7fd fa92 	bl	8005aa8 <HAL_GetTick>
 8008584:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008586:	e008      	b.n	800859a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008588:	f7fd fa8e 	bl	8005aa8 <HAL_GetTick>
 800858c:	4602      	mov	r2, r0
 800858e:	693b      	ldr	r3, [r7, #16]
 8008590:	1ad3      	subs	r3, r2, r3
 8008592:	2b64      	cmp	r3, #100	; 0x64
 8008594:	d901      	bls.n	800859a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8008596:	2303      	movs	r3, #3
 8008598:	e06d      	b.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800859a:	4b3a      	ldr	r3, [pc, #232]	; (8008684 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d0f0      	beq.n	8008588 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80085a6:	4b36      	ldr	r3, [pc, #216]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085a8:	6a1b      	ldr	r3, [r3, #32]
 80085aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80085ae:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d02e      	beq.n	8008614 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80085be:	68fa      	ldr	r2, [r7, #12]
 80085c0:	429a      	cmp	r2, r3
 80085c2:	d027      	beq.n	8008614 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80085c4:	4b2e      	ldr	r3, [pc, #184]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085c6:	6a1b      	ldr	r3, [r3, #32]
 80085c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085cc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80085ce:	4b2e      	ldr	r3, [pc, #184]	; (8008688 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80085d0:	2201      	movs	r2, #1
 80085d2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80085d4:	4b2c      	ldr	r3, [pc, #176]	; (8008688 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80085d6:	2200      	movs	r2, #0
 80085d8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80085da:	4a29      	ldr	r2, [pc, #164]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	f003 0301 	and.w	r3, r3, #1
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d014      	beq.n	8008614 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80085ea:	f7fd fa5d 	bl	8005aa8 <HAL_GetTick>
 80085ee:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80085f0:	e00a      	b.n	8008608 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80085f2:	f7fd fa59 	bl	8005aa8 <HAL_GetTick>
 80085f6:	4602      	mov	r2, r0
 80085f8:	693b      	ldr	r3, [r7, #16]
 80085fa:	1ad3      	subs	r3, r2, r3
 80085fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8008600:	4293      	cmp	r3, r2
 8008602:	d901      	bls.n	8008608 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8008604:	2303      	movs	r3, #3
 8008606:	e036      	b.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008608:	4b1d      	ldr	r3, [pc, #116]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800860a:	6a1b      	ldr	r3, [r3, #32]
 800860c:	f003 0302 	and.w	r3, r3, #2
 8008610:	2b00      	cmp	r3, #0
 8008612:	d0ee      	beq.n	80085f2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008614:	4b1a      	ldr	r3, [pc, #104]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008616:	6a1b      	ldr	r3, [r3, #32]
 8008618:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	685b      	ldr	r3, [r3, #4]
 8008620:	4917      	ldr	r1, [pc, #92]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008622:	4313      	orrs	r3, r2
 8008624:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008626:	7dfb      	ldrb	r3, [r7, #23]
 8008628:	2b01      	cmp	r3, #1
 800862a:	d105      	bne.n	8008638 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800862c:	4b14      	ldr	r3, [pc, #80]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800862e:	69db      	ldr	r3, [r3, #28]
 8008630:	4a13      	ldr	r2, [pc, #76]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008632:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008636:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f003 0302 	and.w	r3, r3, #2
 8008640:	2b00      	cmp	r3, #0
 8008642:	d008      	beq.n	8008656 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008644:	4b0e      	ldr	r3, [pc, #56]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008646:	685b      	ldr	r3, [r3, #4]
 8008648:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	689b      	ldr	r3, [r3, #8]
 8008650:	490b      	ldr	r1, [pc, #44]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008652:	4313      	orrs	r3, r2
 8008654:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f003 0310 	and.w	r3, r3, #16
 800865e:	2b00      	cmp	r3, #0
 8008660:	d008      	beq.n	8008674 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008662:	4b07      	ldr	r3, [pc, #28]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	68db      	ldr	r3, [r3, #12]
 800866e:	4904      	ldr	r1, [pc, #16]	; (8008680 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008670:	4313      	orrs	r3, r2
 8008672:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8008674:	2300      	movs	r3, #0
}
 8008676:	4618      	mov	r0, r3
 8008678:	3718      	adds	r7, #24
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}
 800867e:	bf00      	nop
 8008680:	40021000 	.word	0x40021000
 8008684:	40007000 	.word	0x40007000
 8008688:	42420440 	.word	0x42420440

0800868c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800868c:	b590      	push	{r4, r7, lr}
 800868e:	b08d      	sub	sp, #52	; 0x34
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8008694:	4b55      	ldr	r3, [pc, #340]	; (80087ec <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8008696:	f107 040c 	add.w	r4, r7, #12
 800869a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800869c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80086a0:	4b53      	ldr	r3, [pc, #332]	; (80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80086a2:	881b      	ldrh	r3, [r3, #0]
 80086a4:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80086a6:	2300      	movs	r3, #0
 80086a8:	627b      	str	r3, [r7, #36]	; 0x24
 80086aa:	2300      	movs	r3, #0
 80086ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80086ae:	2300      	movs	r3, #0
 80086b0:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80086b2:	2300      	movs	r3, #0
 80086b4:	61fb      	str	r3, [r7, #28]
 80086b6:	2300      	movs	r3, #0
 80086b8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2b02      	cmp	r3, #2
 80086be:	d07f      	beq.n	80087c0 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 80086c0:	2b10      	cmp	r3, #16
 80086c2:	d002      	beq.n	80086ca <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 80086c4:	2b01      	cmp	r3, #1
 80086c6:	d048      	beq.n	800875a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80086c8:	e08b      	b.n	80087e2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 80086ca:	4b4a      	ldr	r3, [pc, #296]	; (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80086d0:	4b48      	ldr	r3, [pc, #288]	; (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d07f      	beq.n	80087dc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80086dc:	69fb      	ldr	r3, [r7, #28]
 80086de:	0c9b      	lsrs	r3, r3, #18
 80086e0:	f003 030f 	and.w	r3, r3, #15
 80086e4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80086e8:	4413      	add	r3, r2
 80086ea:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80086ee:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80086f0:	69fb      	ldr	r3, [r7, #28]
 80086f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d018      	beq.n	800872c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80086fa:	4b3e      	ldr	r3, [pc, #248]	; (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80086fc:	685b      	ldr	r3, [r3, #4]
 80086fe:	0c5b      	lsrs	r3, r3, #17
 8008700:	f003 0301 	and.w	r3, r3, #1
 8008704:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8008708:	4413      	add	r3, r2
 800870a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800870e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008710:	69fb      	ldr	r3, [r7, #28]
 8008712:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008716:	2b00      	cmp	r3, #0
 8008718:	d00d      	beq.n	8008736 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800871a:	4a37      	ldr	r2, [pc, #220]	; (80087f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 800871c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800871e:	fbb2 f2f3 	udiv	r2, r2, r3
 8008722:	6a3b      	ldr	r3, [r7, #32]
 8008724:	fb02 f303 	mul.w	r3, r2, r3
 8008728:	62fb      	str	r3, [r7, #44]	; 0x2c
 800872a:	e004      	b.n	8008736 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800872c:	6a3b      	ldr	r3, [r7, #32]
 800872e:	4a33      	ldr	r2, [pc, #204]	; (80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8008730:	fb02 f303 	mul.w	r3, r2, r3
 8008734:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8008736:	4b2f      	ldr	r3, [pc, #188]	; (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8008738:	685b      	ldr	r3, [r3, #4]
 800873a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800873e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008742:	d102      	bne.n	800874a <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8008744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008746:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8008748:	e048      	b.n	80087dc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 800874a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800874c:	005b      	lsls	r3, r3, #1
 800874e:	4a2c      	ldr	r2, [pc, #176]	; (8008800 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8008750:	fba2 2303 	umull	r2, r3, r2, r3
 8008754:	085b      	lsrs	r3, r3, #1
 8008756:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8008758:	e040      	b.n	80087dc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 800875a:	4b26      	ldr	r3, [pc, #152]	; (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800875c:	6a1b      	ldr	r3, [r3, #32]
 800875e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8008760:	69fb      	ldr	r3, [r7, #28]
 8008762:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008766:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800876a:	d108      	bne.n	800877e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 800876c:	69fb      	ldr	r3, [r7, #28]
 800876e:	f003 0302 	and.w	r3, r3, #2
 8008772:	2b00      	cmp	r3, #0
 8008774:	d003      	beq.n	800877e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8008776:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800877a:	62bb      	str	r3, [r7, #40]	; 0x28
 800877c:	e01f      	b.n	80087be <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800877e:	69fb      	ldr	r3, [r7, #28]
 8008780:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008784:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008788:	d109      	bne.n	800879e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800878a:	4b1a      	ldr	r3, [pc, #104]	; (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800878c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800878e:	f003 0302 	and.w	r3, r3, #2
 8008792:	2b00      	cmp	r3, #0
 8008794:	d003      	beq.n	800879e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8008796:	f649 4340 	movw	r3, #40000	; 0x9c40
 800879a:	62bb      	str	r3, [r7, #40]	; 0x28
 800879c:	e00f      	b.n	80087be <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800879e:	69fb      	ldr	r3, [r7, #28]
 80087a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80087a8:	d11a      	bne.n	80087e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80087aa:	4b12      	ldr	r3, [pc, #72]	; (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d014      	beq.n	80087e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 80087b6:	f24f 4324 	movw	r3, #62500	; 0xf424
 80087ba:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80087bc:	e010      	b.n	80087e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80087be:	e00f      	b.n	80087e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80087c0:	f7ff fe7c 	bl	80084bc <HAL_RCC_GetPCLK2Freq>
 80087c4:	4602      	mov	r2, r0
 80087c6:	4b0b      	ldr	r3, [pc, #44]	; (80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80087c8:	685b      	ldr	r3, [r3, #4]
 80087ca:	0b9b      	lsrs	r3, r3, #14
 80087cc:	f003 0303 	and.w	r3, r3, #3
 80087d0:	3301      	adds	r3, #1
 80087d2:	005b      	lsls	r3, r3, #1
 80087d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80087d8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80087da:	e002      	b.n	80087e2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80087dc:	bf00      	nop
 80087de:	e000      	b.n	80087e2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80087e0:	bf00      	nop
    }
  }
  return (frequency);
 80087e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3734      	adds	r7, #52	; 0x34
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd90      	pop	{r4, r7, pc}
 80087ec:	0800d364 	.word	0x0800d364
 80087f0:	0800d374 	.word	0x0800d374
 80087f4:	40021000 	.word	0x40021000
 80087f8:	007a1200 	.word	0x007a1200
 80087fc:	003d0900 	.word	0x003d0900
 8008800:	aaaaaaab 	.word	0xaaaaaaab

08008804 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b082      	sub	sp, #8
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d101      	bne.n	8008816 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008812:	2301      	movs	r3, #1
 8008814:	e053      	b.n	80088be <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2200      	movs	r2, #0
 800881a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008822:	b2db      	uxtb	r3, r3
 8008824:	2b00      	cmp	r3, #0
 8008826:	d106      	bne.n	8008836 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2200      	movs	r2, #0
 800882c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	f7fb fa37 	bl	8003ca4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2202      	movs	r2, #2
 800883a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	681a      	ldr	r2, [r3, #0]
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800884c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	685a      	ldr	r2, [r3, #4]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	689b      	ldr	r3, [r3, #8]
 8008856:	431a      	orrs	r2, r3
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	68db      	ldr	r3, [r3, #12]
 800885c:	431a      	orrs	r2, r3
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	691b      	ldr	r3, [r3, #16]
 8008862:	431a      	orrs	r2, r3
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	695b      	ldr	r3, [r3, #20]
 8008868:	431a      	orrs	r2, r3
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	699b      	ldr	r3, [r3, #24]
 800886e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008872:	431a      	orrs	r2, r3
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	69db      	ldr	r3, [r3, #28]
 8008878:	431a      	orrs	r2, r3
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6a1b      	ldr	r3, [r3, #32]
 800887e:	ea42 0103 	orr.w	r1, r2, r3
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	430a      	orrs	r2, r1
 800888c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	699b      	ldr	r3, [r3, #24]
 8008892:	0c1a      	lsrs	r2, r3, #16
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f002 0204 	and.w	r2, r2, #4
 800889c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	69da      	ldr	r2, [r3, #28]
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80088ac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2200      	movs	r2, #0
 80088b2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80088bc:	2300      	movs	r3, #0
}
 80088be:	4618      	mov	r0, r3
 80088c0:	3708      	adds	r7, #8
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}

080088c6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80088c6:	b580      	push	{r7, lr}
 80088c8:	b082      	sub	sp, #8
 80088ca:	af00      	add	r7, sp, #0
 80088cc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d101      	bne.n	80088d8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80088d4:	2301      	movs	r3, #1
 80088d6:	e01d      	b.n	8008914 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088de:	b2db      	uxtb	r3, r3
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d106      	bne.n	80088f2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2200      	movs	r2, #0
 80088e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f7fb fa25 	bl	8003d3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2202      	movs	r2, #2
 80088f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681a      	ldr	r2, [r3, #0]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	3304      	adds	r3, #4
 8008902:	4619      	mov	r1, r3
 8008904:	4610      	mov	r0, r2
 8008906:	f000 fb45 	bl	8008f94 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	2201      	movs	r2, #1
 800890e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008912:	2300      	movs	r3, #0
}
 8008914:	4618      	mov	r0, r3
 8008916:	3708      	adds	r7, #8
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}

0800891c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800891c:	b480      	push	{r7}
 800891e:	b085      	sub	sp, #20
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	68da      	ldr	r2, [r3, #12]
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f042 0201 	orr.w	r2, r2, #1
 8008932:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	689b      	ldr	r3, [r3, #8]
 800893a:	f003 0307 	and.w	r3, r3, #7
 800893e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2b06      	cmp	r3, #6
 8008944:	d007      	beq.n	8008956 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	681a      	ldr	r2, [r3, #0]
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f042 0201 	orr.w	r2, r2, #1
 8008954:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008956:	2300      	movs	r3, #0
}
 8008958:	4618      	mov	r0, r3
 800895a:	3714      	adds	r7, #20
 800895c:	46bd      	mov	sp, r7
 800895e:	bc80      	pop	{r7}
 8008960:	4770      	bx	lr

08008962 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008962:	b580      	push	{r7, lr}
 8008964:	b082      	sub	sp, #8
 8008966:	af00      	add	r7, sp, #0
 8008968:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d101      	bne.n	8008974 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008970:	2301      	movs	r3, #1
 8008972:	e01d      	b.n	80089b0 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800897a:	b2db      	uxtb	r3, r3
 800897c:	2b00      	cmp	r3, #0
 800897e:	d106      	bne.n	800898e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2200      	movs	r2, #0
 8008984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008988:	6878      	ldr	r0, [r7, #4]
 800898a:	f000 f815 	bl	80089b8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	2202      	movs	r2, #2
 8008992:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681a      	ldr	r2, [r3, #0]
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	3304      	adds	r3, #4
 800899e:	4619      	mov	r1, r3
 80089a0:	4610      	mov	r0, r2
 80089a2:	f000 faf7 	bl	8008f94 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2201      	movs	r2, #1
 80089aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80089ae:	2300      	movs	r3, #0
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	3708      	adds	r7, #8
 80089b4:	46bd      	mov	sp, r7
 80089b6:	bd80      	pop	{r7, pc}

080089b8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80089b8:	b480      	push	{r7}
 80089ba:	b083      	sub	sp, #12
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80089c0:	bf00      	nop
 80089c2:	370c      	adds	r7, #12
 80089c4:	46bd      	mov	sp, r7
 80089c6:	bc80      	pop	{r7}
 80089c8:	4770      	bx	lr
	...

080089cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b084      	sub	sp, #16
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
 80089d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	2201      	movs	r2, #1
 80089dc:	6839      	ldr	r1, [r7, #0]
 80089de:	4618      	mov	r0, r3
 80089e0:	f000 fd58 	bl	8009494 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	4a10      	ldr	r2, [pc, #64]	; (8008a2c <HAL_TIM_PWM_Start+0x60>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d107      	bne.n	80089fe <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80089fc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	689b      	ldr	r3, [r3, #8]
 8008a04:	f003 0307 	and.w	r3, r3, #7
 8008a08:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	2b06      	cmp	r3, #6
 8008a0e:	d007      	beq.n	8008a20 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	681a      	ldr	r2, [r3, #0]
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f042 0201 	orr.w	r2, r2, #1
 8008a1e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008a20:	2300      	movs	r3, #0
}
 8008a22:	4618      	mov	r0, r3
 8008a24:	3710      	adds	r7, #16
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}
 8008a2a:	bf00      	nop
 8008a2c:	40012c00 	.word	0x40012c00

08008a30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b082      	sub	sp, #8
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	691b      	ldr	r3, [r3, #16]
 8008a3e:	f003 0302 	and.w	r3, r3, #2
 8008a42:	2b02      	cmp	r3, #2
 8008a44:	d122      	bne.n	8008a8c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	68db      	ldr	r3, [r3, #12]
 8008a4c:	f003 0302 	and.w	r3, r3, #2
 8008a50:	2b02      	cmp	r3, #2
 8008a52:	d11b      	bne.n	8008a8c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f06f 0202 	mvn.w	r2, #2
 8008a5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2201      	movs	r2, #1
 8008a62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	699b      	ldr	r3, [r3, #24]
 8008a6a:	f003 0303 	and.w	r3, r3, #3
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d003      	beq.n	8008a7a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f000 fa73 	bl	8008f5e <HAL_TIM_IC_CaptureCallback>
 8008a78:	e005      	b.n	8008a86 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	f000 fa66 	bl	8008f4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f000 fa75 	bl	8008f70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2200      	movs	r2, #0
 8008a8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	691b      	ldr	r3, [r3, #16]
 8008a92:	f003 0304 	and.w	r3, r3, #4
 8008a96:	2b04      	cmp	r3, #4
 8008a98:	d122      	bne.n	8008ae0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	68db      	ldr	r3, [r3, #12]
 8008aa0:	f003 0304 	and.w	r3, r3, #4
 8008aa4:	2b04      	cmp	r3, #4
 8008aa6:	d11b      	bne.n	8008ae0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f06f 0204 	mvn.w	r2, #4
 8008ab0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2202      	movs	r2, #2
 8008ab6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	699b      	ldr	r3, [r3, #24]
 8008abe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d003      	beq.n	8008ace <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f000 fa49 	bl	8008f5e <HAL_TIM_IC_CaptureCallback>
 8008acc:	e005      	b.n	8008ada <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	f000 fa3c 	bl	8008f4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f000 fa4b 	bl	8008f70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2200      	movs	r2, #0
 8008ade:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	691b      	ldr	r3, [r3, #16]
 8008ae6:	f003 0308 	and.w	r3, r3, #8
 8008aea:	2b08      	cmp	r3, #8
 8008aec:	d122      	bne.n	8008b34 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	68db      	ldr	r3, [r3, #12]
 8008af4:	f003 0308 	and.w	r3, r3, #8
 8008af8:	2b08      	cmp	r3, #8
 8008afa:	d11b      	bne.n	8008b34 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	f06f 0208 	mvn.w	r2, #8
 8008b04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2204      	movs	r2, #4
 8008b0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	69db      	ldr	r3, [r3, #28]
 8008b12:	f003 0303 	and.w	r3, r3, #3
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d003      	beq.n	8008b22 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f000 fa1f 	bl	8008f5e <HAL_TIM_IC_CaptureCallback>
 8008b20:	e005      	b.n	8008b2e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f000 fa12 	bl	8008f4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f000 fa21 	bl	8008f70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2200      	movs	r2, #0
 8008b32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	691b      	ldr	r3, [r3, #16]
 8008b3a:	f003 0310 	and.w	r3, r3, #16
 8008b3e:	2b10      	cmp	r3, #16
 8008b40:	d122      	bne.n	8008b88 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	68db      	ldr	r3, [r3, #12]
 8008b48:	f003 0310 	and.w	r3, r3, #16
 8008b4c:	2b10      	cmp	r3, #16
 8008b4e:	d11b      	bne.n	8008b88 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f06f 0210 	mvn.w	r2, #16
 8008b58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2208      	movs	r2, #8
 8008b5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	69db      	ldr	r3, [r3, #28]
 8008b66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d003      	beq.n	8008b76 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f000 f9f5 	bl	8008f5e <HAL_TIM_IC_CaptureCallback>
 8008b74:	e005      	b.n	8008b82 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b76:	6878      	ldr	r0, [r7, #4]
 8008b78:	f000 f9e8 	bl	8008f4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f000 f9f7 	bl	8008f70 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2200      	movs	r2, #0
 8008b86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	691b      	ldr	r3, [r3, #16]
 8008b8e:	f003 0301 	and.w	r3, r3, #1
 8008b92:	2b01      	cmp	r3, #1
 8008b94:	d10e      	bne.n	8008bb4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	68db      	ldr	r3, [r3, #12]
 8008b9c:	f003 0301 	and.w	r3, r3, #1
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d107      	bne.n	8008bb4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f06f 0201 	mvn.w	r2, #1
 8008bac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008bae:	6878      	ldr	r0, [r7, #4]
 8008bb0:	f000 f9c3 	bl	8008f3a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	691b      	ldr	r3, [r3, #16]
 8008bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bbe:	2b80      	cmp	r3, #128	; 0x80
 8008bc0:	d10e      	bne.n	8008be0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	68db      	ldr	r3, [r3, #12]
 8008bc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bcc:	2b80      	cmp	r3, #128	; 0x80
 8008bce:	d107      	bne.n	8008be0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008bd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f000 fd1c 	bl	8009618 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	691b      	ldr	r3, [r3, #16]
 8008be6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bea:	2b40      	cmp	r3, #64	; 0x40
 8008bec:	d10e      	bne.n	8008c0c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	68db      	ldr	r3, [r3, #12]
 8008bf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bf8:	2b40      	cmp	r3, #64	; 0x40
 8008bfa:	d107      	bne.n	8008c0c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008c04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f000 f9bb 	bl	8008f82 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	691b      	ldr	r3, [r3, #16]
 8008c12:	f003 0320 	and.w	r3, r3, #32
 8008c16:	2b20      	cmp	r3, #32
 8008c18:	d10e      	bne.n	8008c38 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	68db      	ldr	r3, [r3, #12]
 8008c20:	f003 0320 	and.w	r3, r3, #32
 8008c24:	2b20      	cmp	r3, #32
 8008c26:	d107      	bne.n	8008c38 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f06f 0220 	mvn.w	r2, #32
 8008c30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008c32:	6878      	ldr	r0, [r7, #4]
 8008c34:	f000 fce7 	bl	8009606 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008c38:	bf00      	nop
 8008c3a:	3708      	adds	r7, #8
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b084      	sub	sp, #16
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	60f8      	str	r0, [r7, #12]
 8008c48:	60b9      	str	r1, [r7, #8]
 8008c4a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c52:	2b01      	cmp	r3, #1
 8008c54:	d101      	bne.n	8008c5a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8008c56:	2302      	movs	r3, #2
 8008c58:	e0b4      	b.n	8008dc4 <HAL_TIM_PWM_ConfigChannel+0x184>
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	2201      	movs	r2, #1
 8008c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	2202      	movs	r2, #2
 8008c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2b0c      	cmp	r3, #12
 8008c6e:	f200 809f 	bhi.w	8008db0 <HAL_TIM_PWM_ConfigChannel+0x170>
 8008c72:	a201      	add	r2, pc, #4	; (adr r2, 8008c78 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8008c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c78:	08008cad 	.word	0x08008cad
 8008c7c:	08008db1 	.word	0x08008db1
 8008c80:	08008db1 	.word	0x08008db1
 8008c84:	08008db1 	.word	0x08008db1
 8008c88:	08008ced 	.word	0x08008ced
 8008c8c:	08008db1 	.word	0x08008db1
 8008c90:	08008db1 	.word	0x08008db1
 8008c94:	08008db1 	.word	0x08008db1
 8008c98:	08008d2f 	.word	0x08008d2f
 8008c9c:	08008db1 	.word	0x08008db1
 8008ca0:	08008db1 	.word	0x08008db1
 8008ca4:	08008db1 	.word	0x08008db1
 8008ca8:	08008d6f 	.word	0x08008d6f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	68b9      	ldr	r1, [r7, #8]
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	f000 f9d0 	bl	8009058 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	699a      	ldr	r2, [r3, #24]
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f042 0208 	orr.w	r2, r2, #8
 8008cc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	699a      	ldr	r2, [r3, #24]
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f022 0204 	bic.w	r2, r2, #4
 8008cd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	6999      	ldr	r1, [r3, #24]
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	691a      	ldr	r2, [r3, #16]
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	430a      	orrs	r2, r1
 8008ce8:	619a      	str	r2, [r3, #24]
      break;
 8008cea:	e062      	b.n	8008db2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	68b9      	ldr	r1, [r7, #8]
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	f000 fa16 	bl	8009124 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	699a      	ldr	r2, [r3, #24]
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008d06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	699a      	ldr	r2, [r3, #24]
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008d16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	6999      	ldr	r1, [r3, #24]
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	691b      	ldr	r3, [r3, #16]
 8008d22:	021a      	lsls	r2, r3, #8
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	430a      	orrs	r2, r1
 8008d2a:	619a      	str	r2, [r3, #24]
      break;
 8008d2c:	e041      	b.n	8008db2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	68b9      	ldr	r1, [r7, #8]
 8008d34:	4618      	mov	r0, r3
 8008d36:	f000 fa5f 	bl	80091f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	69da      	ldr	r2, [r3, #28]
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f042 0208 	orr.w	r2, r2, #8
 8008d48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	69da      	ldr	r2, [r3, #28]
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f022 0204 	bic.w	r2, r2, #4
 8008d58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	69d9      	ldr	r1, [r3, #28]
 8008d60:	68bb      	ldr	r3, [r7, #8]
 8008d62:	691a      	ldr	r2, [r3, #16]
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	430a      	orrs	r2, r1
 8008d6a:	61da      	str	r2, [r3, #28]
      break;
 8008d6c:	e021      	b.n	8008db2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	68b9      	ldr	r1, [r7, #8]
 8008d74:	4618      	mov	r0, r3
 8008d76:	f000 faa9 	bl	80092cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	69da      	ldr	r2, [r3, #28]
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008d88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	69da      	ldr	r2, [r3, #28]
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008d98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	69d9      	ldr	r1, [r3, #28]
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	691b      	ldr	r3, [r3, #16]
 8008da4:	021a      	lsls	r2, r3, #8
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	430a      	orrs	r2, r1
 8008dac:	61da      	str	r2, [r3, #28]
      break;
 8008dae:	e000      	b.n	8008db2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8008db0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	2201      	movs	r2, #1
 8008db6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008dc2:	2300      	movs	r3, #0
}
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	3710      	adds	r7, #16
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	bd80      	pop	{r7, pc}

08008dcc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b084      	sub	sp, #16
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
 8008dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ddc:	2b01      	cmp	r3, #1
 8008dde:	d101      	bne.n	8008de4 <HAL_TIM_ConfigClockSource+0x18>
 8008de0:	2302      	movs	r3, #2
 8008de2:	e0a6      	b.n	8008f32 <HAL_TIM_ConfigClockSource+0x166>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2201      	movs	r2, #1
 8008de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2202      	movs	r2, #2
 8008df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	689b      	ldr	r3, [r3, #8]
 8008dfa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008e02:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008e0a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	68fa      	ldr	r2, [r7, #12]
 8008e12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	2b40      	cmp	r3, #64	; 0x40
 8008e1a:	d067      	beq.n	8008eec <HAL_TIM_ConfigClockSource+0x120>
 8008e1c:	2b40      	cmp	r3, #64	; 0x40
 8008e1e:	d80b      	bhi.n	8008e38 <HAL_TIM_ConfigClockSource+0x6c>
 8008e20:	2b10      	cmp	r3, #16
 8008e22:	d073      	beq.n	8008f0c <HAL_TIM_ConfigClockSource+0x140>
 8008e24:	2b10      	cmp	r3, #16
 8008e26:	d802      	bhi.n	8008e2e <HAL_TIM_ConfigClockSource+0x62>
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d06f      	beq.n	8008f0c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008e2c:	e078      	b.n	8008f20 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008e2e:	2b20      	cmp	r3, #32
 8008e30:	d06c      	beq.n	8008f0c <HAL_TIM_ConfigClockSource+0x140>
 8008e32:	2b30      	cmp	r3, #48	; 0x30
 8008e34:	d06a      	beq.n	8008f0c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8008e36:	e073      	b.n	8008f20 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008e38:	2b70      	cmp	r3, #112	; 0x70
 8008e3a:	d00d      	beq.n	8008e58 <HAL_TIM_ConfigClockSource+0x8c>
 8008e3c:	2b70      	cmp	r3, #112	; 0x70
 8008e3e:	d804      	bhi.n	8008e4a <HAL_TIM_ConfigClockSource+0x7e>
 8008e40:	2b50      	cmp	r3, #80	; 0x50
 8008e42:	d033      	beq.n	8008eac <HAL_TIM_ConfigClockSource+0xe0>
 8008e44:	2b60      	cmp	r3, #96	; 0x60
 8008e46:	d041      	beq.n	8008ecc <HAL_TIM_ConfigClockSource+0x100>
      break;
 8008e48:	e06a      	b.n	8008f20 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008e4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e4e:	d066      	beq.n	8008f1e <HAL_TIM_ConfigClockSource+0x152>
 8008e50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008e54:	d017      	beq.n	8008e86 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8008e56:	e063      	b.n	8008f20 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6818      	ldr	r0, [r3, #0]
 8008e5c:	683b      	ldr	r3, [r7, #0]
 8008e5e:	6899      	ldr	r1, [r3, #8]
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	685a      	ldr	r2, [r3, #4]
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	68db      	ldr	r3, [r3, #12]
 8008e68:	f000 faf5 	bl	8009456 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	689b      	ldr	r3, [r3, #8]
 8008e72:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008e7a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	68fa      	ldr	r2, [r7, #12]
 8008e82:	609a      	str	r2, [r3, #8]
      break;
 8008e84:	e04c      	b.n	8008f20 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6818      	ldr	r0, [r3, #0]
 8008e8a:	683b      	ldr	r3, [r7, #0]
 8008e8c:	6899      	ldr	r1, [r3, #8]
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	685a      	ldr	r2, [r3, #4]
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	68db      	ldr	r3, [r3, #12]
 8008e96:	f000 fade 	bl	8009456 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	689a      	ldr	r2, [r3, #8]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008ea8:	609a      	str	r2, [r3, #8]
      break;
 8008eaa:	e039      	b.n	8008f20 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6818      	ldr	r0, [r3, #0]
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	6859      	ldr	r1, [r3, #4]
 8008eb4:	683b      	ldr	r3, [r7, #0]
 8008eb6:	68db      	ldr	r3, [r3, #12]
 8008eb8:	461a      	mov	r2, r3
 8008eba:	f000 fa55 	bl	8009368 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	2150      	movs	r1, #80	; 0x50
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	f000 faac 	bl	8009422 <TIM_ITRx_SetConfig>
      break;
 8008eca:	e029      	b.n	8008f20 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	6818      	ldr	r0, [r3, #0]
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	6859      	ldr	r1, [r3, #4]
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	68db      	ldr	r3, [r3, #12]
 8008ed8:	461a      	mov	r2, r3
 8008eda:	f000 fa73 	bl	80093c4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	2160      	movs	r1, #96	; 0x60
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	f000 fa9c 	bl	8009422 <TIM_ITRx_SetConfig>
      break;
 8008eea:	e019      	b.n	8008f20 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	6818      	ldr	r0, [r3, #0]
 8008ef0:	683b      	ldr	r3, [r7, #0]
 8008ef2:	6859      	ldr	r1, [r3, #4]
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	68db      	ldr	r3, [r3, #12]
 8008ef8:	461a      	mov	r2, r3
 8008efa:	f000 fa35 	bl	8009368 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	2140      	movs	r1, #64	; 0x40
 8008f04:	4618      	mov	r0, r3
 8008f06:	f000 fa8c 	bl	8009422 <TIM_ITRx_SetConfig>
      break;
 8008f0a:	e009      	b.n	8008f20 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681a      	ldr	r2, [r3, #0]
 8008f10:	683b      	ldr	r3, [r7, #0]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	4619      	mov	r1, r3
 8008f16:	4610      	mov	r0, r2
 8008f18:	f000 fa83 	bl	8009422 <TIM_ITRx_SetConfig>
      break;
 8008f1c:	e000      	b.n	8008f20 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8008f1e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2201      	movs	r2, #1
 8008f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008f30:	2300      	movs	r3, #0
}
 8008f32:	4618      	mov	r0, r3
 8008f34:	3710      	adds	r7, #16
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bd80      	pop	{r7, pc}

08008f3a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008f3a:	b480      	push	{r7}
 8008f3c:	b083      	sub	sp, #12
 8008f3e:	af00      	add	r7, sp, #0
 8008f40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008f42:	bf00      	nop
 8008f44:	370c      	adds	r7, #12
 8008f46:	46bd      	mov	sp, r7
 8008f48:	bc80      	pop	{r7}
 8008f4a:	4770      	bx	lr

08008f4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008f4c:	b480      	push	{r7}
 8008f4e:	b083      	sub	sp, #12
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008f54:	bf00      	nop
 8008f56:	370c      	adds	r7, #12
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bc80      	pop	{r7}
 8008f5c:	4770      	bx	lr

08008f5e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008f5e:	b480      	push	{r7}
 8008f60:	b083      	sub	sp, #12
 8008f62:	af00      	add	r7, sp, #0
 8008f64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008f66:	bf00      	nop
 8008f68:	370c      	adds	r7, #12
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bc80      	pop	{r7}
 8008f6e:	4770      	bx	lr

08008f70 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b083      	sub	sp, #12
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008f78:	bf00      	nop
 8008f7a:	370c      	adds	r7, #12
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bc80      	pop	{r7}
 8008f80:	4770      	bx	lr

08008f82 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008f82:	b480      	push	{r7}
 8008f84:	b083      	sub	sp, #12
 8008f86:	af00      	add	r7, sp, #0
 8008f88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008f8a:	bf00      	nop
 8008f8c:	370c      	adds	r7, #12
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bc80      	pop	{r7}
 8008f92:	4770      	bx	lr

08008f94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b085      	sub	sp, #20
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
 8008f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	4a29      	ldr	r2, [pc, #164]	; (800904c <TIM_Base_SetConfig+0xb8>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d00b      	beq.n	8008fc4 <TIM_Base_SetConfig+0x30>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fb2:	d007      	beq.n	8008fc4 <TIM_Base_SetConfig+0x30>
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	4a26      	ldr	r2, [pc, #152]	; (8009050 <TIM_Base_SetConfig+0xbc>)
 8008fb8:	4293      	cmp	r3, r2
 8008fba:	d003      	beq.n	8008fc4 <TIM_Base_SetConfig+0x30>
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	4a25      	ldr	r2, [pc, #148]	; (8009054 <TIM_Base_SetConfig+0xc0>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d108      	bne.n	8008fd6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	685b      	ldr	r3, [r3, #4]
 8008fd0:	68fa      	ldr	r2, [r7, #12]
 8008fd2:	4313      	orrs	r3, r2
 8008fd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	4a1c      	ldr	r2, [pc, #112]	; (800904c <TIM_Base_SetConfig+0xb8>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d00b      	beq.n	8008ff6 <TIM_Base_SetConfig+0x62>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fe4:	d007      	beq.n	8008ff6 <TIM_Base_SetConfig+0x62>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	4a19      	ldr	r2, [pc, #100]	; (8009050 <TIM_Base_SetConfig+0xbc>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d003      	beq.n	8008ff6 <TIM_Base_SetConfig+0x62>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	4a18      	ldr	r2, [pc, #96]	; (8009054 <TIM_Base_SetConfig+0xc0>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d108      	bne.n	8009008 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ffc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	68db      	ldr	r3, [r3, #12]
 8009002:	68fa      	ldr	r2, [r7, #12]
 8009004:	4313      	orrs	r3, r2
 8009006:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	695b      	ldr	r3, [r3, #20]
 8009012:	4313      	orrs	r3, r2
 8009014:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	68fa      	ldr	r2, [r7, #12]
 800901a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	689a      	ldr	r2, [r3, #8]
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	681a      	ldr	r2, [r3, #0]
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	4a07      	ldr	r2, [pc, #28]	; (800904c <TIM_Base_SetConfig+0xb8>)
 8009030:	4293      	cmp	r3, r2
 8009032:	d103      	bne.n	800903c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	691a      	ldr	r2, [r3, #16]
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2201      	movs	r2, #1
 8009040:	615a      	str	r2, [r3, #20]
}
 8009042:	bf00      	nop
 8009044:	3714      	adds	r7, #20
 8009046:	46bd      	mov	sp, r7
 8009048:	bc80      	pop	{r7}
 800904a:	4770      	bx	lr
 800904c:	40012c00 	.word	0x40012c00
 8009050:	40000400 	.word	0x40000400
 8009054:	40000800 	.word	0x40000800

08009058 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009058:	b480      	push	{r7}
 800905a:	b087      	sub	sp, #28
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
 8009060:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6a1b      	ldr	r3, [r3, #32]
 8009066:	f023 0201 	bic.w	r2, r3, #1
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	6a1b      	ldr	r3, [r3, #32]
 8009072:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	685b      	ldr	r3, [r3, #4]
 8009078:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	699b      	ldr	r3, [r3, #24]
 800907e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009086:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	f023 0303 	bic.w	r3, r3, #3
 800908e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	68fa      	ldr	r2, [r7, #12]
 8009096:	4313      	orrs	r3, r2
 8009098:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800909a:	697b      	ldr	r3, [r7, #20]
 800909c:	f023 0302 	bic.w	r3, r3, #2
 80090a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80090a2:	683b      	ldr	r3, [r7, #0]
 80090a4:	689b      	ldr	r3, [r3, #8]
 80090a6:	697a      	ldr	r2, [r7, #20]
 80090a8:	4313      	orrs	r3, r2
 80090aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	4a1c      	ldr	r2, [pc, #112]	; (8009120 <TIM_OC1_SetConfig+0xc8>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d10c      	bne.n	80090ce <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80090b4:	697b      	ldr	r3, [r7, #20]
 80090b6:	f023 0308 	bic.w	r3, r3, #8
 80090ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	68db      	ldr	r3, [r3, #12]
 80090c0:	697a      	ldr	r2, [r7, #20]
 80090c2:	4313      	orrs	r3, r2
 80090c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80090c6:	697b      	ldr	r3, [r7, #20]
 80090c8:	f023 0304 	bic.w	r3, r3, #4
 80090cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	4a13      	ldr	r2, [pc, #76]	; (8009120 <TIM_OC1_SetConfig+0xc8>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d111      	bne.n	80090fa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80090d6:	693b      	ldr	r3, [r7, #16]
 80090d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80090dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80090de:	693b      	ldr	r3, [r7, #16]
 80090e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80090e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	695b      	ldr	r3, [r3, #20]
 80090ea:	693a      	ldr	r2, [r7, #16]
 80090ec:	4313      	orrs	r3, r2
 80090ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	699b      	ldr	r3, [r3, #24]
 80090f4:	693a      	ldr	r2, [r7, #16]
 80090f6:	4313      	orrs	r3, r2
 80090f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	693a      	ldr	r2, [r7, #16]
 80090fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	68fa      	ldr	r2, [r7, #12]
 8009104:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	685a      	ldr	r2, [r3, #4]
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	697a      	ldr	r2, [r7, #20]
 8009112:	621a      	str	r2, [r3, #32]
}
 8009114:	bf00      	nop
 8009116:	371c      	adds	r7, #28
 8009118:	46bd      	mov	sp, r7
 800911a:	bc80      	pop	{r7}
 800911c:	4770      	bx	lr
 800911e:	bf00      	nop
 8009120:	40012c00 	.word	0x40012c00

08009124 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009124:	b480      	push	{r7}
 8009126:	b087      	sub	sp, #28
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
 800912c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6a1b      	ldr	r3, [r3, #32]
 8009132:	f023 0210 	bic.w	r2, r3, #16
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	6a1b      	ldr	r3, [r3, #32]
 800913e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	685b      	ldr	r3, [r3, #4]
 8009144:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	699b      	ldr	r3, [r3, #24]
 800914a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009152:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800915a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	021b      	lsls	r3, r3, #8
 8009162:	68fa      	ldr	r2, [r7, #12]
 8009164:	4313      	orrs	r3, r2
 8009166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009168:	697b      	ldr	r3, [r7, #20]
 800916a:	f023 0320 	bic.w	r3, r3, #32
 800916e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	689b      	ldr	r3, [r3, #8]
 8009174:	011b      	lsls	r3, r3, #4
 8009176:	697a      	ldr	r2, [r7, #20]
 8009178:	4313      	orrs	r3, r2
 800917a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	4a1d      	ldr	r2, [pc, #116]	; (80091f4 <TIM_OC2_SetConfig+0xd0>)
 8009180:	4293      	cmp	r3, r2
 8009182:	d10d      	bne.n	80091a0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009184:	697b      	ldr	r3, [r7, #20]
 8009186:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800918a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800918c:	683b      	ldr	r3, [r7, #0]
 800918e:	68db      	ldr	r3, [r3, #12]
 8009190:	011b      	lsls	r3, r3, #4
 8009192:	697a      	ldr	r2, [r7, #20]
 8009194:	4313      	orrs	r3, r2
 8009196:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009198:	697b      	ldr	r3, [r7, #20]
 800919a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800919e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	4a14      	ldr	r2, [pc, #80]	; (80091f4 <TIM_OC2_SetConfig+0xd0>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d113      	bne.n	80091d0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80091a8:	693b      	ldr	r3, [r7, #16]
 80091aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80091ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80091b0:	693b      	ldr	r3, [r7, #16]
 80091b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80091b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	695b      	ldr	r3, [r3, #20]
 80091bc:	009b      	lsls	r3, r3, #2
 80091be:	693a      	ldr	r2, [r7, #16]
 80091c0:	4313      	orrs	r3, r2
 80091c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	699b      	ldr	r3, [r3, #24]
 80091c8:	009b      	lsls	r3, r3, #2
 80091ca:	693a      	ldr	r2, [r7, #16]
 80091cc:	4313      	orrs	r3, r2
 80091ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	693a      	ldr	r2, [r7, #16]
 80091d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	68fa      	ldr	r2, [r7, #12]
 80091da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	685a      	ldr	r2, [r3, #4]
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	697a      	ldr	r2, [r7, #20]
 80091e8:	621a      	str	r2, [r3, #32]
}
 80091ea:	bf00      	nop
 80091ec:	371c      	adds	r7, #28
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bc80      	pop	{r7}
 80091f2:	4770      	bx	lr
 80091f4:	40012c00 	.word	0x40012c00

080091f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80091f8:	b480      	push	{r7}
 80091fa:	b087      	sub	sp, #28
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
 8009200:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6a1b      	ldr	r3, [r3, #32]
 8009206:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6a1b      	ldr	r3, [r3, #32]
 8009212:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	685b      	ldr	r3, [r3, #4]
 8009218:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	69db      	ldr	r3, [r3, #28]
 800921e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009226:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	f023 0303 	bic.w	r3, r3, #3
 800922e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	68fa      	ldr	r2, [r7, #12]
 8009236:	4313      	orrs	r3, r2
 8009238:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800923a:	697b      	ldr	r3, [r7, #20]
 800923c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009240:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	689b      	ldr	r3, [r3, #8]
 8009246:	021b      	lsls	r3, r3, #8
 8009248:	697a      	ldr	r2, [r7, #20]
 800924a:	4313      	orrs	r3, r2
 800924c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	4a1d      	ldr	r2, [pc, #116]	; (80092c8 <TIM_OC3_SetConfig+0xd0>)
 8009252:	4293      	cmp	r3, r2
 8009254:	d10d      	bne.n	8009272 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009256:	697b      	ldr	r3, [r7, #20]
 8009258:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800925c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	68db      	ldr	r3, [r3, #12]
 8009262:	021b      	lsls	r3, r3, #8
 8009264:	697a      	ldr	r2, [r7, #20]
 8009266:	4313      	orrs	r3, r2
 8009268:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800926a:	697b      	ldr	r3, [r7, #20]
 800926c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009270:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	4a14      	ldr	r2, [pc, #80]	; (80092c8 <TIM_OC3_SetConfig+0xd0>)
 8009276:	4293      	cmp	r3, r2
 8009278:	d113      	bne.n	80092a2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009280:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009282:	693b      	ldr	r3, [r7, #16]
 8009284:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009288:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	695b      	ldr	r3, [r3, #20]
 800928e:	011b      	lsls	r3, r3, #4
 8009290:	693a      	ldr	r2, [r7, #16]
 8009292:	4313      	orrs	r3, r2
 8009294:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009296:	683b      	ldr	r3, [r7, #0]
 8009298:	699b      	ldr	r3, [r3, #24]
 800929a:	011b      	lsls	r3, r3, #4
 800929c:	693a      	ldr	r2, [r7, #16]
 800929e:	4313      	orrs	r3, r2
 80092a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	693a      	ldr	r2, [r7, #16]
 80092a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	68fa      	ldr	r2, [r7, #12]
 80092ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	685a      	ldr	r2, [r3, #4]
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	697a      	ldr	r2, [r7, #20]
 80092ba:	621a      	str	r2, [r3, #32]
}
 80092bc:	bf00      	nop
 80092be:	371c      	adds	r7, #28
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bc80      	pop	{r7}
 80092c4:	4770      	bx	lr
 80092c6:	bf00      	nop
 80092c8:	40012c00 	.word	0x40012c00

080092cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80092cc:	b480      	push	{r7}
 80092ce:	b087      	sub	sp, #28
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
 80092d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	6a1b      	ldr	r3, [r3, #32]
 80092da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	6a1b      	ldr	r3, [r3, #32]
 80092e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	685b      	ldr	r3, [r3, #4]
 80092ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	69db      	ldr	r3, [r3, #28]
 80092f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80092fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009302:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	021b      	lsls	r3, r3, #8
 800930a:	68fa      	ldr	r2, [r7, #12]
 800930c:	4313      	orrs	r3, r2
 800930e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009310:	693b      	ldr	r3, [r7, #16]
 8009312:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009316:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	689b      	ldr	r3, [r3, #8]
 800931c:	031b      	lsls	r3, r3, #12
 800931e:	693a      	ldr	r2, [r7, #16]
 8009320:	4313      	orrs	r3, r2
 8009322:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	4a0f      	ldr	r2, [pc, #60]	; (8009364 <TIM_OC4_SetConfig+0x98>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d109      	bne.n	8009340 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800932c:	697b      	ldr	r3, [r7, #20]
 800932e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009332:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	695b      	ldr	r3, [r3, #20]
 8009338:	019b      	lsls	r3, r3, #6
 800933a:	697a      	ldr	r2, [r7, #20]
 800933c:	4313      	orrs	r3, r2
 800933e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	697a      	ldr	r2, [r7, #20]
 8009344:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	68fa      	ldr	r2, [r7, #12]
 800934a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	685a      	ldr	r2, [r3, #4]
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	693a      	ldr	r2, [r7, #16]
 8009358:	621a      	str	r2, [r3, #32]
}
 800935a:	bf00      	nop
 800935c:	371c      	adds	r7, #28
 800935e:	46bd      	mov	sp, r7
 8009360:	bc80      	pop	{r7}
 8009362:	4770      	bx	lr
 8009364:	40012c00 	.word	0x40012c00

08009368 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009368:	b480      	push	{r7}
 800936a:	b087      	sub	sp, #28
 800936c:	af00      	add	r7, sp, #0
 800936e:	60f8      	str	r0, [r7, #12]
 8009370:	60b9      	str	r1, [r7, #8]
 8009372:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	6a1b      	ldr	r3, [r3, #32]
 8009378:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	6a1b      	ldr	r3, [r3, #32]
 800937e:	f023 0201 	bic.w	r2, r3, #1
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	699b      	ldr	r3, [r3, #24]
 800938a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800938c:	693b      	ldr	r3, [r7, #16]
 800938e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009392:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	011b      	lsls	r3, r3, #4
 8009398:	693a      	ldr	r2, [r7, #16]
 800939a:	4313      	orrs	r3, r2
 800939c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800939e:	697b      	ldr	r3, [r7, #20]
 80093a0:	f023 030a 	bic.w	r3, r3, #10
 80093a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80093a6:	697a      	ldr	r2, [r7, #20]
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	4313      	orrs	r3, r2
 80093ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	693a      	ldr	r2, [r7, #16]
 80093b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	697a      	ldr	r2, [r7, #20]
 80093b8:	621a      	str	r2, [r3, #32]
}
 80093ba:	bf00      	nop
 80093bc:	371c      	adds	r7, #28
 80093be:	46bd      	mov	sp, r7
 80093c0:	bc80      	pop	{r7}
 80093c2:	4770      	bx	lr

080093c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80093c4:	b480      	push	{r7}
 80093c6:	b087      	sub	sp, #28
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	60f8      	str	r0, [r7, #12]
 80093cc:	60b9      	str	r1, [r7, #8]
 80093ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	6a1b      	ldr	r3, [r3, #32]
 80093d4:	f023 0210 	bic.w	r2, r3, #16
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	699b      	ldr	r3, [r3, #24]
 80093e0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	6a1b      	ldr	r3, [r3, #32]
 80093e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80093e8:	697b      	ldr	r3, [r7, #20]
 80093ea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80093ee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	031b      	lsls	r3, r3, #12
 80093f4:	697a      	ldr	r2, [r7, #20]
 80093f6:	4313      	orrs	r3, r2
 80093f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80093fa:	693b      	ldr	r3, [r7, #16]
 80093fc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009400:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009402:	68bb      	ldr	r3, [r7, #8]
 8009404:	011b      	lsls	r3, r3, #4
 8009406:	693a      	ldr	r2, [r7, #16]
 8009408:	4313      	orrs	r3, r2
 800940a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	697a      	ldr	r2, [r7, #20]
 8009410:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	693a      	ldr	r2, [r7, #16]
 8009416:	621a      	str	r2, [r3, #32]
}
 8009418:	bf00      	nop
 800941a:	371c      	adds	r7, #28
 800941c:	46bd      	mov	sp, r7
 800941e:	bc80      	pop	{r7}
 8009420:	4770      	bx	lr

08009422 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009422:	b480      	push	{r7}
 8009424:	b085      	sub	sp, #20
 8009426:	af00      	add	r7, sp, #0
 8009428:	6078      	str	r0, [r7, #4]
 800942a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	689b      	ldr	r3, [r3, #8]
 8009430:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009438:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800943a:	683a      	ldr	r2, [r7, #0]
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	4313      	orrs	r3, r2
 8009440:	f043 0307 	orr.w	r3, r3, #7
 8009444:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	68fa      	ldr	r2, [r7, #12]
 800944a:	609a      	str	r2, [r3, #8]
}
 800944c:	bf00      	nop
 800944e:	3714      	adds	r7, #20
 8009450:	46bd      	mov	sp, r7
 8009452:	bc80      	pop	{r7}
 8009454:	4770      	bx	lr

08009456 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009456:	b480      	push	{r7}
 8009458:	b087      	sub	sp, #28
 800945a:	af00      	add	r7, sp, #0
 800945c:	60f8      	str	r0, [r7, #12]
 800945e:	60b9      	str	r1, [r7, #8]
 8009460:	607a      	str	r2, [r7, #4]
 8009462:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	689b      	ldr	r3, [r3, #8]
 8009468:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800946a:	697b      	ldr	r3, [r7, #20]
 800946c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009470:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	021a      	lsls	r2, r3, #8
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	431a      	orrs	r2, r3
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	4313      	orrs	r3, r2
 800947e:	697a      	ldr	r2, [r7, #20]
 8009480:	4313      	orrs	r3, r2
 8009482:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	697a      	ldr	r2, [r7, #20]
 8009488:	609a      	str	r2, [r3, #8]
}
 800948a:	bf00      	nop
 800948c:	371c      	adds	r7, #28
 800948e:	46bd      	mov	sp, r7
 8009490:	bc80      	pop	{r7}
 8009492:	4770      	bx	lr

08009494 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009494:	b480      	push	{r7}
 8009496:	b087      	sub	sp, #28
 8009498:	af00      	add	r7, sp, #0
 800949a:	60f8      	str	r0, [r7, #12]
 800949c:	60b9      	str	r1, [r7, #8]
 800949e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	f003 031f 	and.w	r3, r3, #31
 80094a6:	2201      	movs	r2, #1
 80094a8:	fa02 f303 	lsl.w	r3, r2, r3
 80094ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	6a1a      	ldr	r2, [r3, #32]
 80094b2:	697b      	ldr	r3, [r7, #20]
 80094b4:	43db      	mvns	r3, r3
 80094b6:	401a      	ands	r2, r3
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	6a1a      	ldr	r2, [r3, #32]
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	f003 031f 	and.w	r3, r3, #31
 80094c6:	6879      	ldr	r1, [r7, #4]
 80094c8:	fa01 f303 	lsl.w	r3, r1, r3
 80094cc:	431a      	orrs	r2, r3
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	621a      	str	r2, [r3, #32]
}
 80094d2:	bf00      	nop
 80094d4:	371c      	adds	r7, #28
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bc80      	pop	{r7}
 80094da:	4770      	bx	lr

080094dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80094dc:	b480      	push	{r7}
 80094de:	b085      	sub	sp, #20
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
 80094e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80094ec:	2b01      	cmp	r3, #1
 80094ee:	d101      	bne.n	80094f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80094f0:	2302      	movs	r3, #2
 80094f2:	e032      	b.n	800955a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2201      	movs	r2, #1
 80094f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2202      	movs	r2, #2
 8009500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	685b      	ldr	r3, [r3, #4]
 800950a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	689b      	ldr	r3, [r3, #8]
 8009512:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800951a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	68fa      	ldr	r2, [r7, #12]
 8009522:	4313      	orrs	r3, r2
 8009524:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800952c:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	685b      	ldr	r3, [r3, #4]
 8009532:	68ba      	ldr	r2, [r7, #8]
 8009534:	4313      	orrs	r3, r2
 8009536:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	68fa      	ldr	r2, [r7, #12]
 800953e:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	68ba      	ldr	r2, [r7, #8]
 8009546:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	2201      	movs	r2, #1
 800954c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2200      	movs	r2, #0
 8009554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009558:	2300      	movs	r3, #0
}
 800955a:	4618      	mov	r0, r3
 800955c:	3714      	adds	r7, #20
 800955e:	46bd      	mov	sp, r7
 8009560:	bc80      	pop	{r7}
 8009562:	4770      	bx	lr

08009564 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009564:	b480      	push	{r7}
 8009566:	b085      	sub	sp, #20
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
 800956c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800956e:	2300      	movs	r3, #0
 8009570:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009578:	2b01      	cmp	r3, #1
 800957a:	d101      	bne.n	8009580 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800957c:	2302      	movs	r3, #2
 800957e:	e03d      	b.n	80095fc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	2201      	movs	r2, #1
 8009584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	68db      	ldr	r3, [r3, #12]
 8009592:	4313      	orrs	r3, r2
 8009594:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	689b      	ldr	r3, [r3, #8]
 80095a0:	4313      	orrs	r3, r2
 80095a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80095aa:	683b      	ldr	r3, [r7, #0]
 80095ac:	685b      	ldr	r3, [r3, #4]
 80095ae:	4313      	orrs	r3, r2
 80095b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	4313      	orrs	r3, r2
 80095be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	691b      	ldr	r3, [r3, #16]
 80095ca:	4313      	orrs	r3, r2
 80095cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80095d4:	683b      	ldr	r3, [r7, #0]
 80095d6:	695b      	ldr	r3, [r3, #20]
 80095d8:	4313      	orrs	r3, r2
 80095da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	69db      	ldr	r3, [r3, #28]
 80095e6:	4313      	orrs	r3, r2
 80095e8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	68fa      	ldr	r2, [r7, #12]
 80095f0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2200      	movs	r2, #0
 80095f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80095fa:	2300      	movs	r3, #0
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	3714      	adds	r7, #20
 8009600:	46bd      	mov	sp, r7
 8009602:	bc80      	pop	{r7}
 8009604:	4770      	bx	lr

08009606 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009606:	b480      	push	{r7}
 8009608:	b083      	sub	sp, #12
 800960a:	af00      	add	r7, sp, #0
 800960c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800960e:	bf00      	nop
 8009610:	370c      	adds	r7, #12
 8009612:	46bd      	mov	sp, r7
 8009614:	bc80      	pop	{r7}
 8009616:	4770      	bx	lr

08009618 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009618:	b480      	push	{r7}
 800961a:	b083      	sub	sp, #12
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009620:	bf00      	nop
 8009622:	370c      	adds	r7, #12
 8009624:	46bd      	mov	sp, r7
 8009626:	bc80      	pop	{r7}
 8009628:	4770      	bx	lr

0800962a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800962a:	b580      	push	{r7, lr}
 800962c:	b082      	sub	sp, #8
 800962e:	af00      	add	r7, sp, #0
 8009630:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d101      	bne.n	800963c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009638:	2301      	movs	r3, #1
 800963a:	e03f      	b.n	80096bc <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009642:	b2db      	uxtb	r3, r3
 8009644:	2b00      	cmp	r3, #0
 8009646:	d106      	bne.n	8009656 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2200      	movs	r2, #0
 800964c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009650:	6878      	ldr	r0, [r7, #4]
 8009652:	f7fa fbdf 	bl	8003e14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2224      	movs	r2, #36	; 0x24
 800965a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	68da      	ldr	r2, [r3, #12]
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800966c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f000 f828 	bl	80096c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	691a      	ldr	r2, [r3, #16]
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009682:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	695a      	ldr	r2, [r3, #20]
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009692:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	68da      	ldr	r2, [r3, #12]
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80096a2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2200      	movs	r2, #0
 80096a8:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2220      	movs	r2, #32
 80096ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2220      	movs	r2, #32
 80096b6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80096ba:	2300      	movs	r3, #0
}
 80096bc:	4618      	mov	r0, r3
 80096be:	3708      	adds	r7, #8
 80096c0:	46bd      	mov	sp, r7
 80096c2:	bd80      	pop	{r7, pc}

080096c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b084      	sub	sp, #16
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	691b      	ldr	r3, [r3, #16]
 80096d2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	68da      	ldr	r2, [r3, #12]
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	430a      	orrs	r2, r1
 80096e0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	689a      	ldr	r2, [r3, #8]
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	691b      	ldr	r3, [r3, #16]
 80096ea:	431a      	orrs	r2, r3
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	695b      	ldr	r3, [r3, #20]
 80096f0:	4313      	orrs	r3, r2
 80096f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	68db      	ldr	r3, [r3, #12]
 80096fa:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80096fe:	f023 030c 	bic.w	r3, r3, #12
 8009702:	687a      	ldr	r2, [r7, #4]
 8009704:	6812      	ldr	r2, [r2, #0]
 8009706:	68f9      	ldr	r1, [r7, #12]
 8009708:	430b      	orrs	r3, r1
 800970a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	695b      	ldr	r3, [r3, #20]
 8009712:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	699a      	ldr	r2, [r3, #24]
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	430a      	orrs	r2, r1
 8009720:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	4a52      	ldr	r2, [pc, #328]	; (8009870 <UART_SetConfig+0x1ac>)
 8009728:	4293      	cmp	r3, r2
 800972a:	d14e      	bne.n	80097ca <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800972c:	f7fe fec6 	bl	80084bc <HAL_RCC_GetPCLK2Freq>
 8009730:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009732:	68ba      	ldr	r2, [r7, #8]
 8009734:	4613      	mov	r3, r2
 8009736:	009b      	lsls	r3, r3, #2
 8009738:	4413      	add	r3, r2
 800973a:	009a      	lsls	r2, r3, #2
 800973c:	441a      	add	r2, r3
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	685b      	ldr	r3, [r3, #4]
 8009742:	009b      	lsls	r3, r3, #2
 8009744:	fbb2 f3f3 	udiv	r3, r2, r3
 8009748:	4a4a      	ldr	r2, [pc, #296]	; (8009874 <UART_SetConfig+0x1b0>)
 800974a:	fba2 2303 	umull	r2, r3, r2, r3
 800974e:	095b      	lsrs	r3, r3, #5
 8009750:	0119      	lsls	r1, r3, #4
 8009752:	68ba      	ldr	r2, [r7, #8]
 8009754:	4613      	mov	r3, r2
 8009756:	009b      	lsls	r3, r3, #2
 8009758:	4413      	add	r3, r2
 800975a:	009a      	lsls	r2, r3, #2
 800975c:	441a      	add	r2, r3
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	685b      	ldr	r3, [r3, #4]
 8009762:	009b      	lsls	r3, r3, #2
 8009764:	fbb2 f2f3 	udiv	r2, r2, r3
 8009768:	4b42      	ldr	r3, [pc, #264]	; (8009874 <UART_SetConfig+0x1b0>)
 800976a:	fba3 0302 	umull	r0, r3, r3, r2
 800976e:	095b      	lsrs	r3, r3, #5
 8009770:	2064      	movs	r0, #100	; 0x64
 8009772:	fb00 f303 	mul.w	r3, r0, r3
 8009776:	1ad3      	subs	r3, r2, r3
 8009778:	011b      	lsls	r3, r3, #4
 800977a:	3332      	adds	r3, #50	; 0x32
 800977c:	4a3d      	ldr	r2, [pc, #244]	; (8009874 <UART_SetConfig+0x1b0>)
 800977e:	fba2 2303 	umull	r2, r3, r2, r3
 8009782:	095b      	lsrs	r3, r3, #5
 8009784:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009788:	4419      	add	r1, r3
 800978a:	68ba      	ldr	r2, [r7, #8]
 800978c:	4613      	mov	r3, r2
 800978e:	009b      	lsls	r3, r3, #2
 8009790:	4413      	add	r3, r2
 8009792:	009a      	lsls	r2, r3, #2
 8009794:	441a      	add	r2, r3
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	685b      	ldr	r3, [r3, #4]
 800979a:	009b      	lsls	r3, r3, #2
 800979c:	fbb2 f2f3 	udiv	r2, r2, r3
 80097a0:	4b34      	ldr	r3, [pc, #208]	; (8009874 <UART_SetConfig+0x1b0>)
 80097a2:	fba3 0302 	umull	r0, r3, r3, r2
 80097a6:	095b      	lsrs	r3, r3, #5
 80097a8:	2064      	movs	r0, #100	; 0x64
 80097aa:	fb00 f303 	mul.w	r3, r0, r3
 80097ae:	1ad3      	subs	r3, r2, r3
 80097b0:	011b      	lsls	r3, r3, #4
 80097b2:	3332      	adds	r3, #50	; 0x32
 80097b4:	4a2f      	ldr	r2, [pc, #188]	; (8009874 <UART_SetConfig+0x1b0>)
 80097b6:	fba2 2303 	umull	r2, r3, r2, r3
 80097ba:	095b      	lsrs	r3, r3, #5
 80097bc:	f003 020f 	and.w	r2, r3, #15
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	440a      	add	r2, r1
 80097c6:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80097c8:	e04d      	b.n	8009866 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 80097ca:	f7fe fe63 	bl	8008494 <HAL_RCC_GetPCLK1Freq>
 80097ce:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80097d0:	68ba      	ldr	r2, [r7, #8]
 80097d2:	4613      	mov	r3, r2
 80097d4:	009b      	lsls	r3, r3, #2
 80097d6:	4413      	add	r3, r2
 80097d8:	009a      	lsls	r2, r3, #2
 80097da:	441a      	add	r2, r3
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	685b      	ldr	r3, [r3, #4]
 80097e0:	009b      	lsls	r3, r3, #2
 80097e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80097e6:	4a23      	ldr	r2, [pc, #140]	; (8009874 <UART_SetConfig+0x1b0>)
 80097e8:	fba2 2303 	umull	r2, r3, r2, r3
 80097ec:	095b      	lsrs	r3, r3, #5
 80097ee:	0119      	lsls	r1, r3, #4
 80097f0:	68ba      	ldr	r2, [r7, #8]
 80097f2:	4613      	mov	r3, r2
 80097f4:	009b      	lsls	r3, r3, #2
 80097f6:	4413      	add	r3, r2
 80097f8:	009a      	lsls	r2, r3, #2
 80097fa:	441a      	add	r2, r3
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	685b      	ldr	r3, [r3, #4]
 8009800:	009b      	lsls	r3, r3, #2
 8009802:	fbb2 f2f3 	udiv	r2, r2, r3
 8009806:	4b1b      	ldr	r3, [pc, #108]	; (8009874 <UART_SetConfig+0x1b0>)
 8009808:	fba3 0302 	umull	r0, r3, r3, r2
 800980c:	095b      	lsrs	r3, r3, #5
 800980e:	2064      	movs	r0, #100	; 0x64
 8009810:	fb00 f303 	mul.w	r3, r0, r3
 8009814:	1ad3      	subs	r3, r2, r3
 8009816:	011b      	lsls	r3, r3, #4
 8009818:	3332      	adds	r3, #50	; 0x32
 800981a:	4a16      	ldr	r2, [pc, #88]	; (8009874 <UART_SetConfig+0x1b0>)
 800981c:	fba2 2303 	umull	r2, r3, r2, r3
 8009820:	095b      	lsrs	r3, r3, #5
 8009822:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009826:	4419      	add	r1, r3
 8009828:	68ba      	ldr	r2, [r7, #8]
 800982a:	4613      	mov	r3, r2
 800982c:	009b      	lsls	r3, r3, #2
 800982e:	4413      	add	r3, r2
 8009830:	009a      	lsls	r2, r3, #2
 8009832:	441a      	add	r2, r3
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	685b      	ldr	r3, [r3, #4]
 8009838:	009b      	lsls	r3, r3, #2
 800983a:	fbb2 f2f3 	udiv	r2, r2, r3
 800983e:	4b0d      	ldr	r3, [pc, #52]	; (8009874 <UART_SetConfig+0x1b0>)
 8009840:	fba3 0302 	umull	r0, r3, r3, r2
 8009844:	095b      	lsrs	r3, r3, #5
 8009846:	2064      	movs	r0, #100	; 0x64
 8009848:	fb00 f303 	mul.w	r3, r0, r3
 800984c:	1ad3      	subs	r3, r2, r3
 800984e:	011b      	lsls	r3, r3, #4
 8009850:	3332      	adds	r3, #50	; 0x32
 8009852:	4a08      	ldr	r2, [pc, #32]	; (8009874 <UART_SetConfig+0x1b0>)
 8009854:	fba2 2303 	umull	r2, r3, r2, r3
 8009858:	095b      	lsrs	r3, r3, #5
 800985a:	f003 020f 	and.w	r2, r3, #15
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	440a      	add	r2, r1
 8009864:	609a      	str	r2, [r3, #8]
}
 8009866:	bf00      	nop
 8009868:	3710      	adds	r7, #16
 800986a:	46bd      	mov	sp, r7
 800986c:	bd80      	pop	{r7, pc}
 800986e:	bf00      	nop
 8009870:	40013800 	.word	0x40013800
 8009874:	51eb851f 	.word	0x51eb851f

08009878 <__errno>:
 8009878:	4b01      	ldr	r3, [pc, #4]	; (8009880 <__errno+0x8>)
 800987a:	6818      	ldr	r0, [r3, #0]
 800987c:	4770      	bx	lr
 800987e:	bf00      	nop
 8009880:	20000010 	.word	0x20000010

08009884 <__libc_init_array>:
 8009884:	b570      	push	{r4, r5, r6, lr}
 8009886:	2500      	movs	r5, #0
 8009888:	4e0c      	ldr	r6, [pc, #48]	; (80098bc <__libc_init_array+0x38>)
 800988a:	4c0d      	ldr	r4, [pc, #52]	; (80098c0 <__libc_init_array+0x3c>)
 800988c:	1ba4      	subs	r4, r4, r6
 800988e:	10a4      	asrs	r4, r4, #2
 8009890:	42a5      	cmp	r5, r4
 8009892:	d109      	bne.n	80098a8 <__libc_init_array+0x24>
 8009894:	f003 fbb8 	bl	800d008 <_init>
 8009898:	2500      	movs	r5, #0
 800989a:	4e0a      	ldr	r6, [pc, #40]	; (80098c4 <__libc_init_array+0x40>)
 800989c:	4c0a      	ldr	r4, [pc, #40]	; (80098c8 <__libc_init_array+0x44>)
 800989e:	1ba4      	subs	r4, r4, r6
 80098a0:	10a4      	asrs	r4, r4, #2
 80098a2:	42a5      	cmp	r5, r4
 80098a4:	d105      	bne.n	80098b2 <__libc_init_array+0x2e>
 80098a6:	bd70      	pop	{r4, r5, r6, pc}
 80098a8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80098ac:	4798      	blx	r3
 80098ae:	3501      	adds	r5, #1
 80098b0:	e7ee      	b.n	8009890 <__libc_init_array+0xc>
 80098b2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80098b6:	4798      	blx	r3
 80098b8:	3501      	adds	r5, #1
 80098ba:	e7f2      	b.n	80098a2 <__libc_init_array+0x1e>
 80098bc:	0800df78 	.word	0x0800df78
 80098c0:	0800df78 	.word	0x0800df78
 80098c4:	0800df78 	.word	0x0800df78
 80098c8:	0800df7c 	.word	0x0800df7c

080098cc <malloc>:
 80098cc:	4b02      	ldr	r3, [pc, #8]	; (80098d8 <malloc+0xc>)
 80098ce:	4601      	mov	r1, r0
 80098d0:	6818      	ldr	r0, [r3, #0]
 80098d2:	f000 b879 	b.w	80099c8 <_malloc_r>
 80098d6:	bf00      	nop
 80098d8:	20000010 	.word	0x20000010

080098dc <free>:
 80098dc:	4b02      	ldr	r3, [pc, #8]	; (80098e8 <free+0xc>)
 80098de:	4601      	mov	r1, r0
 80098e0:	6818      	ldr	r0, [r3, #0]
 80098e2:	f000 b825 	b.w	8009930 <_free_r>
 80098e6:	bf00      	nop
 80098e8:	20000010 	.word	0x20000010

080098ec <memcmp>:
 80098ec:	b530      	push	{r4, r5, lr}
 80098ee:	2400      	movs	r4, #0
 80098f0:	42a2      	cmp	r2, r4
 80098f2:	d101      	bne.n	80098f8 <memcmp+0xc>
 80098f4:	2000      	movs	r0, #0
 80098f6:	e007      	b.n	8009908 <memcmp+0x1c>
 80098f8:	5d03      	ldrb	r3, [r0, r4]
 80098fa:	3401      	adds	r4, #1
 80098fc:	190d      	adds	r5, r1, r4
 80098fe:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8009902:	42ab      	cmp	r3, r5
 8009904:	d0f4      	beq.n	80098f0 <memcmp+0x4>
 8009906:	1b58      	subs	r0, r3, r5
 8009908:	bd30      	pop	{r4, r5, pc}

0800990a <memcpy>:
 800990a:	b510      	push	{r4, lr}
 800990c:	1e43      	subs	r3, r0, #1
 800990e:	440a      	add	r2, r1
 8009910:	4291      	cmp	r1, r2
 8009912:	d100      	bne.n	8009916 <memcpy+0xc>
 8009914:	bd10      	pop	{r4, pc}
 8009916:	f811 4b01 	ldrb.w	r4, [r1], #1
 800991a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800991e:	e7f7      	b.n	8009910 <memcpy+0x6>

08009920 <memset>:
 8009920:	4603      	mov	r3, r0
 8009922:	4402      	add	r2, r0
 8009924:	4293      	cmp	r3, r2
 8009926:	d100      	bne.n	800992a <memset+0xa>
 8009928:	4770      	bx	lr
 800992a:	f803 1b01 	strb.w	r1, [r3], #1
 800992e:	e7f9      	b.n	8009924 <memset+0x4>

08009930 <_free_r>:
 8009930:	b538      	push	{r3, r4, r5, lr}
 8009932:	4605      	mov	r5, r0
 8009934:	2900      	cmp	r1, #0
 8009936:	d043      	beq.n	80099c0 <_free_r+0x90>
 8009938:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800993c:	1f0c      	subs	r4, r1, #4
 800993e:	2b00      	cmp	r3, #0
 8009940:	bfb8      	it	lt
 8009942:	18e4      	addlt	r4, r4, r3
 8009944:	f001 fb78 	bl	800b038 <__malloc_lock>
 8009948:	4a1e      	ldr	r2, [pc, #120]	; (80099c4 <_free_r+0x94>)
 800994a:	6813      	ldr	r3, [r2, #0]
 800994c:	4610      	mov	r0, r2
 800994e:	b933      	cbnz	r3, 800995e <_free_r+0x2e>
 8009950:	6063      	str	r3, [r4, #4]
 8009952:	6014      	str	r4, [r2, #0]
 8009954:	4628      	mov	r0, r5
 8009956:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800995a:	f001 bb6e 	b.w	800b03a <__malloc_unlock>
 800995e:	42a3      	cmp	r3, r4
 8009960:	d90b      	bls.n	800997a <_free_r+0x4a>
 8009962:	6821      	ldr	r1, [r4, #0]
 8009964:	1862      	adds	r2, r4, r1
 8009966:	4293      	cmp	r3, r2
 8009968:	bf01      	itttt	eq
 800996a:	681a      	ldreq	r2, [r3, #0]
 800996c:	685b      	ldreq	r3, [r3, #4]
 800996e:	1852      	addeq	r2, r2, r1
 8009970:	6022      	streq	r2, [r4, #0]
 8009972:	6063      	str	r3, [r4, #4]
 8009974:	6004      	str	r4, [r0, #0]
 8009976:	e7ed      	b.n	8009954 <_free_r+0x24>
 8009978:	4613      	mov	r3, r2
 800997a:	685a      	ldr	r2, [r3, #4]
 800997c:	b10a      	cbz	r2, 8009982 <_free_r+0x52>
 800997e:	42a2      	cmp	r2, r4
 8009980:	d9fa      	bls.n	8009978 <_free_r+0x48>
 8009982:	6819      	ldr	r1, [r3, #0]
 8009984:	1858      	adds	r0, r3, r1
 8009986:	42a0      	cmp	r0, r4
 8009988:	d10b      	bne.n	80099a2 <_free_r+0x72>
 800998a:	6820      	ldr	r0, [r4, #0]
 800998c:	4401      	add	r1, r0
 800998e:	1858      	adds	r0, r3, r1
 8009990:	4282      	cmp	r2, r0
 8009992:	6019      	str	r1, [r3, #0]
 8009994:	d1de      	bne.n	8009954 <_free_r+0x24>
 8009996:	6810      	ldr	r0, [r2, #0]
 8009998:	6852      	ldr	r2, [r2, #4]
 800999a:	4401      	add	r1, r0
 800999c:	6019      	str	r1, [r3, #0]
 800999e:	605a      	str	r2, [r3, #4]
 80099a0:	e7d8      	b.n	8009954 <_free_r+0x24>
 80099a2:	d902      	bls.n	80099aa <_free_r+0x7a>
 80099a4:	230c      	movs	r3, #12
 80099a6:	602b      	str	r3, [r5, #0]
 80099a8:	e7d4      	b.n	8009954 <_free_r+0x24>
 80099aa:	6820      	ldr	r0, [r4, #0]
 80099ac:	1821      	adds	r1, r4, r0
 80099ae:	428a      	cmp	r2, r1
 80099b0:	bf01      	itttt	eq
 80099b2:	6811      	ldreq	r1, [r2, #0]
 80099b4:	6852      	ldreq	r2, [r2, #4]
 80099b6:	1809      	addeq	r1, r1, r0
 80099b8:	6021      	streq	r1, [r4, #0]
 80099ba:	6062      	str	r2, [r4, #4]
 80099bc:	605c      	str	r4, [r3, #4]
 80099be:	e7c9      	b.n	8009954 <_free_r+0x24>
 80099c0:	bd38      	pop	{r3, r4, r5, pc}
 80099c2:	bf00      	nop
 80099c4:	20000270 	.word	0x20000270

080099c8 <_malloc_r>:
 80099c8:	b570      	push	{r4, r5, r6, lr}
 80099ca:	1ccd      	adds	r5, r1, #3
 80099cc:	f025 0503 	bic.w	r5, r5, #3
 80099d0:	3508      	adds	r5, #8
 80099d2:	2d0c      	cmp	r5, #12
 80099d4:	bf38      	it	cc
 80099d6:	250c      	movcc	r5, #12
 80099d8:	2d00      	cmp	r5, #0
 80099da:	4606      	mov	r6, r0
 80099dc:	db01      	blt.n	80099e2 <_malloc_r+0x1a>
 80099de:	42a9      	cmp	r1, r5
 80099e0:	d903      	bls.n	80099ea <_malloc_r+0x22>
 80099e2:	230c      	movs	r3, #12
 80099e4:	6033      	str	r3, [r6, #0]
 80099e6:	2000      	movs	r0, #0
 80099e8:	bd70      	pop	{r4, r5, r6, pc}
 80099ea:	f001 fb25 	bl	800b038 <__malloc_lock>
 80099ee:	4a21      	ldr	r2, [pc, #132]	; (8009a74 <_malloc_r+0xac>)
 80099f0:	6814      	ldr	r4, [r2, #0]
 80099f2:	4621      	mov	r1, r4
 80099f4:	b991      	cbnz	r1, 8009a1c <_malloc_r+0x54>
 80099f6:	4c20      	ldr	r4, [pc, #128]	; (8009a78 <_malloc_r+0xb0>)
 80099f8:	6823      	ldr	r3, [r4, #0]
 80099fa:	b91b      	cbnz	r3, 8009a04 <_malloc_r+0x3c>
 80099fc:	4630      	mov	r0, r6
 80099fe:	f000 fc8d 	bl	800a31c <_sbrk_r>
 8009a02:	6020      	str	r0, [r4, #0]
 8009a04:	4629      	mov	r1, r5
 8009a06:	4630      	mov	r0, r6
 8009a08:	f000 fc88 	bl	800a31c <_sbrk_r>
 8009a0c:	1c43      	adds	r3, r0, #1
 8009a0e:	d124      	bne.n	8009a5a <_malloc_r+0x92>
 8009a10:	230c      	movs	r3, #12
 8009a12:	4630      	mov	r0, r6
 8009a14:	6033      	str	r3, [r6, #0]
 8009a16:	f001 fb10 	bl	800b03a <__malloc_unlock>
 8009a1a:	e7e4      	b.n	80099e6 <_malloc_r+0x1e>
 8009a1c:	680b      	ldr	r3, [r1, #0]
 8009a1e:	1b5b      	subs	r3, r3, r5
 8009a20:	d418      	bmi.n	8009a54 <_malloc_r+0x8c>
 8009a22:	2b0b      	cmp	r3, #11
 8009a24:	d90f      	bls.n	8009a46 <_malloc_r+0x7e>
 8009a26:	600b      	str	r3, [r1, #0]
 8009a28:	18cc      	adds	r4, r1, r3
 8009a2a:	50cd      	str	r5, [r1, r3]
 8009a2c:	4630      	mov	r0, r6
 8009a2e:	f001 fb04 	bl	800b03a <__malloc_unlock>
 8009a32:	f104 000b 	add.w	r0, r4, #11
 8009a36:	1d23      	adds	r3, r4, #4
 8009a38:	f020 0007 	bic.w	r0, r0, #7
 8009a3c:	1ac3      	subs	r3, r0, r3
 8009a3e:	d0d3      	beq.n	80099e8 <_malloc_r+0x20>
 8009a40:	425a      	negs	r2, r3
 8009a42:	50e2      	str	r2, [r4, r3]
 8009a44:	e7d0      	b.n	80099e8 <_malloc_r+0x20>
 8009a46:	684b      	ldr	r3, [r1, #4]
 8009a48:	428c      	cmp	r4, r1
 8009a4a:	bf16      	itet	ne
 8009a4c:	6063      	strne	r3, [r4, #4]
 8009a4e:	6013      	streq	r3, [r2, #0]
 8009a50:	460c      	movne	r4, r1
 8009a52:	e7eb      	b.n	8009a2c <_malloc_r+0x64>
 8009a54:	460c      	mov	r4, r1
 8009a56:	6849      	ldr	r1, [r1, #4]
 8009a58:	e7cc      	b.n	80099f4 <_malloc_r+0x2c>
 8009a5a:	1cc4      	adds	r4, r0, #3
 8009a5c:	f024 0403 	bic.w	r4, r4, #3
 8009a60:	42a0      	cmp	r0, r4
 8009a62:	d005      	beq.n	8009a70 <_malloc_r+0xa8>
 8009a64:	1a21      	subs	r1, r4, r0
 8009a66:	4630      	mov	r0, r6
 8009a68:	f000 fc58 	bl	800a31c <_sbrk_r>
 8009a6c:	3001      	adds	r0, #1
 8009a6e:	d0cf      	beq.n	8009a10 <_malloc_r+0x48>
 8009a70:	6025      	str	r5, [r4, #0]
 8009a72:	e7db      	b.n	8009a2c <_malloc_r+0x64>
 8009a74:	20000270 	.word	0x20000270
 8009a78:	20000274 	.word	0x20000274

08009a7c <__cvt>:
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a82:	461e      	mov	r6, r3
 8009a84:	bfbb      	ittet	lt
 8009a86:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8009a8a:	461e      	movlt	r6, r3
 8009a8c:	2300      	movge	r3, #0
 8009a8e:	232d      	movlt	r3, #45	; 0x2d
 8009a90:	b088      	sub	sp, #32
 8009a92:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8009a94:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8009a98:	f027 0720 	bic.w	r7, r7, #32
 8009a9c:	2f46      	cmp	r7, #70	; 0x46
 8009a9e:	4614      	mov	r4, r2
 8009aa0:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009aa2:	700b      	strb	r3, [r1, #0]
 8009aa4:	d004      	beq.n	8009ab0 <__cvt+0x34>
 8009aa6:	2f45      	cmp	r7, #69	; 0x45
 8009aa8:	d100      	bne.n	8009aac <__cvt+0x30>
 8009aaa:	3501      	adds	r5, #1
 8009aac:	2302      	movs	r3, #2
 8009aae:	e000      	b.n	8009ab2 <__cvt+0x36>
 8009ab0:	2303      	movs	r3, #3
 8009ab2:	aa07      	add	r2, sp, #28
 8009ab4:	9204      	str	r2, [sp, #16]
 8009ab6:	aa06      	add	r2, sp, #24
 8009ab8:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009abc:	e9cd 3500 	strd	r3, r5, [sp]
 8009ac0:	4622      	mov	r2, r4
 8009ac2:	4633      	mov	r3, r6
 8009ac4:	f000 fce8 	bl	800a498 <_dtoa_r>
 8009ac8:	2f47      	cmp	r7, #71	; 0x47
 8009aca:	4680      	mov	r8, r0
 8009acc:	d102      	bne.n	8009ad4 <__cvt+0x58>
 8009ace:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009ad0:	07db      	lsls	r3, r3, #31
 8009ad2:	d526      	bpl.n	8009b22 <__cvt+0xa6>
 8009ad4:	2f46      	cmp	r7, #70	; 0x46
 8009ad6:	eb08 0905 	add.w	r9, r8, r5
 8009ada:	d111      	bne.n	8009b00 <__cvt+0x84>
 8009adc:	f898 3000 	ldrb.w	r3, [r8]
 8009ae0:	2b30      	cmp	r3, #48	; 0x30
 8009ae2:	d10a      	bne.n	8009afa <__cvt+0x7e>
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	4620      	mov	r0, r4
 8009aea:	4631      	mov	r1, r6
 8009aec:	f7f6 ff5c 	bl	80009a8 <__aeabi_dcmpeq>
 8009af0:	b918      	cbnz	r0, 8009afa <__cvt+0x7e>
 8009af2:	f1c5 0501 	rsb	r5, r5, #1
 8009af6:	f8ca 5000 	str.w	r5, [sl]
 8009afa:	f8da 3000 	ldr.w	r3, [sl]
 8009afe:	4499      	add	r9, r3
 8009b00:	2200      	movs	r2, #0
 8009b02:	2300      	movs	r3, #0
 8009b04:	4620      	mov	r0, r4
 8009b06:	4631      	mov	r1, r6
 8009b08:	f7f6 ff4e 	bl	80009a8 <__aeabi_dcmpeq>
 8009b0c:	b938      	cbnz	r0, 8009b1e <__cvt+0xa2>
 8009b0e:	2230      	movs	r2, #48	; 0x30
 8009b10:	9b07      	ldr	r3, [sp, #28]
 8009b12:	454b      	cmp	r3, r9
 8009b14:	d205      	bcs.n	8009b22 <__cvt+0xa6>
 8009b16:	1c59      	adds	r1, r3, #1
 8009b18:	9107      	str	r1, [sp, #28]
 8009b1a:	701a      	strb	r2, [r3, #0]
 8009b1c:	e7f8      	b.n	8009b10 <__cvt+0x94>
 8009b1e:	f8cd 901c 	str.w	r9, [sp, #28]
 8009b22:	4640      	mov	r0, r8
 8009b24:	9b07      	ldr	r3, [sp, #28]
 8009b26:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009b28:	eba3 0308 	sub.w	r3, r3, r8
 8009b2c:	6013      	str	r3, [r2, #0]
 8009b2e:	b008      	add	sp, #32
 8009b30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08009b34 <__exponent>:
 8009b34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b36:	2900      	cmp	r1, #0
 8009b38:	bfb4      	ite	lt
 8009b3a:	232d      	movlt	r3, #45	; 0x2d
 8009b3c:	232b      	movge	r3, #43	; 0x2b
 8009b3e:	4604      	mov	r4, r0
 8009b40:	bfb8      	it	lt
 8009b42:	4249      	neglt	r1, r1
 8009b44:	2909      	cmp	r1, #9
 8009b46:	f804 2b02 	strb.w	r2, [r4], #2
 8009b4a:	7043      	strb	r3, [r0, #1]
 8009b4c:	dd21      	ble.n	8009b92 <__exponent+0x5e>
 8009b4e:	f10d 0307 	add.w	r3, sp, #7
 8009b52:	461f      	mov	r7, r3
 8009b54:	260a      	movs	r6, #10
 8009b56:	fb91 f5f6 	sdiv	r5, r1, r6
 8009b5a:	fb06 1115 	mls	r1, r6, r5, r1
 8009b5e:	2d09      	cmp	r5, #9
 8009b60:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8009b64:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009b68:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8009b6c:	4629      	mov	r1, r5
 8009b6e:	dc09      	bgt.n	8009b84 <__exponent+0x50>
 8009b70:	3130      	adds	r1, #48	; 0x30
 8009b72:	3b02      	subs	r3, #2
 8009b74:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009b78:	42bb      	cmp	r3, r7
 8009b7a:	4622      	mov	r2, r4
 8009b7c:	d304      	bcc.n	8009b88 <__exponent+0x54>
 8009b7e:	1a10      	subs	r0, r2, r0
 8009b80:	b003      	add	sp, #12
 8009b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b84:	4613      	mov	r3, r2
 8009b86:	e7e6      	b.n	8009b56 <__exponent+0x22>
 8009b88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b8c:	f804 2b01 	strb.w	r2, [r4], #1
 8009b90:	e7f2      	b.n	8009b78 <__exponent+0x44>
 8009b92:	2330      	movs	r3, #48	; 0x30
 8009b94:	4419      	add	r1, r3
 8009b96:	7083      	strb	r3, [r0, #2]
 8009b98:	1d02      	adds	r2, r0, #4
 8009b9a:	70c1      	strb	r1, [r0, #3]
 8009b9c:	e7ef      	b.n	8009b7e <__exponent+0x4a>
	...

08009ba0 <_printf_float>:
 8009ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ba4:	b091      	sub	sp, #68	; 0x44
 8009ba6:	460c      	mov	r4, r1
 8009ba8:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8009baa:	4693      	mov	fp, r2
 8009bac:	461e      	mov	r6, r3
 8009bae:	4605      	mov	r5, r0
 8009bb0:	f001 fa26 	bl	800b000 <_localeconv_r>
 8009bb4:	6803      	ldr	r3, [r0, #0]
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	9309      	str	r3, [sp, #36]	; 0x24
 8009bba:	f7f6 fac9 	bl	8000150 <strlen>
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	930e      	str	r3, [sp, #56]	; 0x38
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	900a      	str	r0, [sp, #40]	; 0x28
 8009bc6:	3307      	adds	r3, #7
 8009bc8:	f023 0307 	bic.w	r3, r3, #7
 8009bcc:	f103 0208 	add.w	r2, r3, #8
 8009bd0:	f894 8018 	ldrb.w	r8, [r4, #24]
 8009bd4:	f8d4 a000 	ldr.w	sl, [r4]
 8009bd8:	603a      	str	r2, [r7, #0]
 8009bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bde:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009be2:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8009be6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009bea:	930b      	str	r3, [sp, #44]	; 0x2c
 8009bec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009bf0:	4ba6      	ldr	r3, [pc, #664]	; (8009e8c <_printf_float+0x2ec>)
 8009bf2:	4638      	mov	r0, r7
 8009bf4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009bf6:	f7f6 ff09 	bl	8000a0c <__aeabi_dcmpun>
 8009bfa:	bb68      	cbnz	r0, 8009c58 <_printf_float+0xb8>
 8009bfc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009c00:	4ba2      	ldr	r3, [pc, #648]	; (8009e8c <_printf_float+0x2ec>)
 8009c02:	4638      	mov	r0, r7
 8009c04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009c06:	f7f6 fee3 	bl	80009d0 <__aeabi_dcmple>
 8009c0a:	bb28      	cbnz	r0, 8009c58 <_printf_float+0xb8>
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	2300      	movs	r3, #0
 8009c10:	4638      	mov	r0, r7
 8009c12:	4649      	mov	r1, r9
 8009c14:	f7f6 fed2 	bl	80009bc <__aeabi_dcmplt>
 8009c18:	b110      	cbz	r0, 8009c20 <_printf_float+0x80>
 8009c1a:	232d      	movs	r3, #45	; 0x2d
 8009c1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c20:	4f9b      	ldr	r7, [pc, #620]	; (8009e90 <_printf_float+0x2f0>)
 8009c22:	4b9c      	ldr	r3, [pc, #624]	; (8009e94 <_printf_float+0x2f4>)
 8009c24:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009c28:	bf98      	it	ls
 8009c2a:	461f      	movls	r7, r3
 8009c2c:	2303      	movs	r3, #3
 8009c2e:	f04f 0900 	mov.w	r9, #0
 8009c32:	6123      	str	r3, [r4, #16]
 8009c34:	f02a 0304 	bic.w	r3, sl, #4
 8009c38:	6023      	str	r3, [r4, #0]
 8009c3a:	9600      	str	r6, [sp, #0]
 8009c3c:	465b      	mov	r3, fp
 8009c3e:	aa0f      	add	r2, sp, #60	; 0x3c
 8009c40:	4621      	mov	r1, r4
 8009c42:	4628      	mov	r0, r5
 8009c44:	f000 f9e2 	bl	800a00c <_printf_common>
 8009c48:	3001      	adds	r0, #1
 8009c4a:	f040 8090 	bne.w	8009d6e <_printf_float+0x1ce>
 8009c4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009c52:	b011      	add	sp, #68	; 0x44
 8009c54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c58:	463a      	mov	r2, r7
 8009c5a:	464b      	mov	r3, r9
 8009c5c:	4638      	mov	r0, r7
 8009c5e:	4649      	mov	r1, r9
 8009c60:	f7f6 fed4 	bl	8000a0c <__aeabi_dcmpun>
 8009c64:	b110      	cbz	r0, 8009c6c <_printf_float+0xcc>
 8009c66:	4f8c      	ldr	r7, [pc, #560]	; (8009e98 <_printf_float+0x2f8>)
 8009c68:	4b8c      	ldr	r3, [pc, #560]	; (8009e9c <_printf_float+0x2fc>)
 8009c6a:	e7db      	b.n	8009c24 <_printf_float+0x84>
 8009c6c:	6863      	ldr	r3, [r4, #4]
 8009c6e:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8009c72:	1c59      	adds	r1, r3, #1
 8009c74:	a80d      	add	r0, sp, #52	; 0x34
 8009c76:	a90e      	add	r1, sp, #56	; 0x38
 8009c78:	d140      	bne.n	8009cfc <_printf_float+0x15c>
 8009c7a:	2306      	movs	r3, #6
 8009c7c:	6063      	str	r3, [r4, #4]
 8009c7e:	f04f 0c00 	mov.w	ip, #0
 8009c82:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8009c86:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8009c8a:	6863      	ldr	r3, [r4, #4]
 8009c8c:	6022      	str	r2, [r4, #0]
 8009c8e:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8009c92:	9300      	str	r3, [sp, #0]
 8009c94:	463a      	mov	r2, r7
 8009c96:	464b      	mov	r3, r9
 8009c98:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8009c9c:	4628      	mov	r0, r5
 8009c9e:	f7ff feed 	bl	8009a7c <__cvt>
 8009ca2:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8009ca6:	2b47      	cmp	r3, #71	; 0x47
 8009ca8:	4607      	mov	r7, r0
 8009caa:	d109      	bne.n	8009cc0 <_printf_float+0x120>
 8009cac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009cae:	1cd8      	adds	r0, r3, #3
 8009cb0:	db02      	blt.n	8009cb8 <_printf_float+0x118>
 8009cb2:	6862      	ldr	r2, [r4, #4]
 8009cb4:	4293      	cmp	r3, r2
 8009cb6:	dd47      	ble.n	8009d48 <_printf_float+0x1a8>
 8009cb8:	f1a8 0802 	sub.w	r8, r8, #2
 8009cbc:	fa5f f888 	uxtb.w	r8, r8
 8009cc0:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8009cc4:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009cc6:	d824      	bhi.n	8009d12 <_printf_float+0x172>
 8009cc8:	3901      	subs	r1, #1
 8009cca:	4642      	mov	r2, r8
 8009ccc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009cd0:	910d      	str	r1, [sp, #52]	; 0x34
 8009cd2:	f7ff ff2f 	bl	8009b34 <__exponent>
 8009cd6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009cd8:	4681      	mov	r9, r0
 8009cda:	1813      	adds	r3, r2, r0
 8009cdc:	2a01      	cmp	r2, #1
 8009cde:	6123      	str	r3, [r4, #16]
 8009ce0:	dc02      	bgt.n	8009ce8 <_printf_float+0x148>
 8009ce2:	6822      	ldr	r2, [r4, #0]
 8009ce4:	07d1      	lsls	r1, r2, #31
 8009ce6:	d501      	bpl.n	8009cec <_printf_float+0x14c>
 8009ce8:	3301      	adds	r3, #1
 8009cea:	6123      	str	r3, [r4, #16]
 8009cec:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d0a2      	beq.n	8009c3a <_printf_float+0x9a>
 8009cf4:	232d      	movs	r3, #45	; 0x2d
 8009cf6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009cfa:	e79e      	b.n	8009c3a <_printf_float+0x9a>
 8009cfc:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8009d00:	f000 816e 	beq.w	8009fe0 <_printf_float+0x440>
 8009d04:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009d08:	d1b9      	bne.n	8009c7e <_printf_float+0xde>
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d1b7      	bne.n	8009c7e <_printf_float+0xde>
 8009d0e:	2301      	movs	r3, #1
 8009d10:	e7b4      	b.n	8009c7c <_printf_float+0xdc>
 8009d12:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8009d16:	d119      	bne.n	8009d4c <_printf_float+0x1ac>
 8009d18:	2900      	cmp	r1, #0
 8009d1a:	6863      	ldr	r3, [r4, #4]
 8009d1c:	dd0c      	ble.n	8009d38 <_printf_float+0x198>
 8009d1e:	6121      	str	r1, [r4, #16]
 8009d20:	b913      	cbnz	r3, 8009d28 <_printf_float+0x188>
 8009d22:	6822      	ldr	r2, [r4, #0]
 8009d24:	07d2      	lsls	r2, r2, #31
 8009d26:	d502      	bpl.n	8009d2e <_printf_float+0x18e>
 8009d28:	3301      	adds	r3, #1
 8009d2a:	440b      	add	r3, r1
 8009d2c:	6123      	str	r3, [r4, #16]
 8009d2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d30:	f04f 0900 	mov.w	r9, #0
 8009d34:	65a3      	str	r3, [r4, #88]	; 0x58
 8009d36:	e7d9      	b.n	8009cec <_printf_float+0x14c>
 8009d38:	b913      	cbnz	r3, 8009d40 <_printf_float+0x1a0>
 8009d3a:	6822      	ldr	r2, [r4, #0]
 8009d3c:	07d0      	lsls	r0, r2, #31
 8009d3e:	d501      	bpl.n	8009d44 <_printf_float+0x1a4>
 8009d40:	3302      	adds	r3, #2
 8009d42:	e7f3      	b.n	8009d2c <_printf_float+0x18c>
 8009d44:	2301      	movs	r3, #1
 8009d46:	e7f1      	b.n	8009d2c <_printf_float+0x18c>
 8009d48:	f04f 0867 	mov.w	r8, #103	; 0x67
 8009d4c:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8009d50:	4293      	cmp	r3, r2
 8009d52:	db05      	blt.n	8009d60 <_printf_float+0x1c0>
 8009d54:	6822      	ldr	r2, [r4, #0]
 8009d56:	6123      	str	r3, [r4, #16]
 8009d58:	07d1      	lsls	r1, r2, #31
 8009d5a:	d5e8      	bpl.n	8009d2e <_printf_float+0x18e>
 8009d5c:	3301      	adds	r3, #1
 8009d5e:	e7e5      	b.n	8009d2c <_printf_float+0x18c>
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	bfcc      	ite	gt
 8009d64:	2301      	movgt	r3, #1
 8009d66:	f1c3 0302 	rsble	r3, r3, #2
 8009d6a:	4413      	add	r3, r2
 8009d6c:	e7de      	b.n	8009d2c <_printf_float+0x18c>
 8009d6e:	6823      	ldr	r3, [r4, #0]
 8009d70:	055a      	lsls	r2, r3, #21
 8009d72:	d407      	bmi.n	8009d84 <_printf_float+0x1e4>
 8009d74:	6923      	ldr	r3, [r4, #16]
 8009d76:	463a      	mov	r2, r7
 8009d78:	4659      	mov	r1, fp
 8009d7a:	4628      	mov	r0, r5
 8009d7c:	47b0      	blx	r6
 8009d7e:	3001      	adds	r0, #1
 8009d80:	d129      	bne.n	8009dd6 <_printf_float+0x236>
 8009d82:	e764      	b.n	8009c4e <_printf_float+0xae>
 8009d84:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8009d88:	f240 80d7 	bls.w	8009f3a <_printf_float+0x39a>
 8009d8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009d90:	2200      	movs	r2, #0
 8009d92:	2300      	movs	r3, #0
 8009d94:	f7f6 fe08 	bl	80009a8 <__aeabi_dcmpeq>
 8009d98:	b388      	cbz	r0, 8009dfe <_printf_float+0x25e>
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	4a40      	ldr	r2, [pc, #256]	; (8009ea0 <_printf_float+0x300>)
 8009d9e:	4659      	mov	r1, fp
 8009da0:	4628      	mov	r0, r5
 8009da2:	47b0      	blx	r6
 8009da4:	3001      	adds	r0, #1
 8009da6:	f43f af52 	beq.w	8009c4e <_printf_float+0xae>
 8009daa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009dae:	429a      	cmp	r2, r3
 8009db0:	db02      	blt.n	8009db8 <_printf_float+0x218>
 8009db2:	6823      	ldr	r3, [r4, #0]
 8009db4:	07d8      	lsls	r0, r3, #31
 8009db6:	d50e      	bpl.n	8009dd6 <_printf_float+0x236>
 8009db8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009dbc:	4659      	mov	r1, fp
 8009dbe:	4628      	mov	r0, r5
 8009dc0:	47b0      	blx	r6
 8009dc2:	3001      	adds	r0, #1
 8009dc4:	f43f af43 	beq.w	8009c4e <_printf_float+0xae>
 8009dc8:	2700      	movs	r7, #0
 8009dca:	f104 081a 	add.w	r8, r4, #26
 8009dce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009dd0:	3b01      	subs	r3, #1
 8009dd2:	42bb      	cmp	r3, r7
 8009dd4:	dc09      	bgt.n	8009dea <_printf_float+0x24a>
 8009dd6:	6823      	ldr	r3, [r4, #0]
 8009dd8:	079f      	lsls	r7, r3, #30
 8009dda:	f100 80fd 	bmi.w	8009fd8 <_printf_float+0x438>
 8009dde:	68e0      	ldr	r0, [r4, #12]
 8009de0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009de2:	4298      	cmp	r0, r3
 8009de4:	bfb8      	it	lt
 8009de6:	4618      	movlt	r0, r3
 8009de8:	e733      	b.n	8009c52 <_printf_float+0xb2>
 8009dea:	2301      	movs	r3, #1
 8009dec:	4642      	mov	r2, r8
 8009dee:	4659      	mov	r1, fp
 8009df0:	4628      	mov	r0, r5
 8009df2:	47b0      	blx	r6
 8009df4:	3001      	adds	r0, #1
 8009df6:	f43f af2a 	beq.w	8009c4e <_printf_float+0xae>
 8009dfa:	3701      	adds	r7, #1
 8009dfc:	e7e7      	b.n	8009dce <_printf_float+0x22e>
 8009dfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	dc2b      	bgt.n	8009e5c <_printf_float+0x2bc>
 8009e04:	2301      	movs	r3, #1
 8009e06:	4a26      	ldr	r2, [pc, #152]	; (8009ea0 <_printf_float+0x300>)
 8009e08:	4659      	mov	r1, fp
 8009e0a:	4628      	mov	r0, r5
 8009e0c:	47b0      	blx	r6
 8009e0e:	3001      	adds	r0, #1
 8009e10:	f43f af1d 	beq.w	8009c4e <_printf_float+0xae>
 8009e14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e16:	b923      	cbnz	r3, 8009e22 <_printf_float+0x282>
 8009e18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e1a:	b913      	cbnz	r3, 8009e22 <_printf_float+0x282>
 8009e1c:	6823      	ldr	r3, [r4, #0]
 8009e1e:	07d9      	lsls	r1, r3, #31
 8009e20:	d5d9      	bpl.n	8009dd6 <_printf_float+0x236>
 8009e22:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009e26:	4659      	mov	r1, fp
 8009e28:	4628      	mov	r0, r5
 8009e2a:	47b0      	blx	r6
 8009e2c:	3001      	adds	r0, #1
 8009e2e:	f43f af0e 	beq.w	8009c4e <_printf_float+0xae>
 8009e32:	f04f 0800 	mov.w	r8, #0
 8009e36:	f104 091a 	add.w	r9, r4, #26
 8009e3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e3c:	425b      	negs	r3, r3
 8009e3e:	4543      	cmp	r3, r8
 8009e40:	dc01      	bgt.n	8009e46 <_printf_float+0x2a6>
 8009e42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e44:	e797      	b.n	8009d76 <_printf_float+0x1d6>
 8009e46:	2301      	movs	r3, #1
 8009e48:	464a      	mov	r2, r9
 8009e4a:	4659      	mov	r1, fp
 8009e4c:	4628      	mov	r0, r5
 8009e4e:	47b0      	blx	r6
 8009e50:	3001      	adds	r0, #1
 8009e52:	f43f aefc 	beq.w	8009c4e <_printf_float+0xae>
 8009e56:	f108 0801 	add.w	r8, r8, #1
 8009e5a:	e7ee      	b.n	8009e3a <_printf_float+0x29a>
 8009e5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009e5e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009e60:	429a      	cmp	r2, r3
 8009e62:	bfa8      	it	ge
 8009e64:	461a      	movge	r2, r3
 8009e66:	2a00      	cmp	r2, #0
 8009e68:	4690      	mov	r8, r2
 8009e6a:	dd07      	ble.n	8009e7c <_printf_float+0x2dc>
 8009e6c:	4613      	mov	r3, r2
 8009e6e:	4659      	mov	r1, fp
 8009e70:	463a      	mov	r2, r7
 8009e72:	4628      	mov	r0, r5
 8009e74:	47b0      	blx	r6
 8009e76:	3001      	adds	r0, #1
 8009e78:	f43f aee9 	beq.w	8009c4e <_printf_float+0xae>
 8009e7c:	f104 031a 	add.w	r3, r4, #26
 8009e80:	f04f 0a00 	mov.w	sl, #0
 8009e84:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8009e88:	930b      	str	r3, [sp, #44]	; 0x2c
 8009e8a:	e015      	b.n	8009eb8 <_printf_float+0x318>
 8009e8c:	7fefffff 	.word	0x7fefffff
 8009e90:	0800db34 	.word	0x0800db34
 8009e94:	0800db30 	.word	0x0800db30
 8009e98:	0800db3c 	.word	0x0800db3c
 8009e9c:	0800db38 	.word	0x0800db38
 8009ea0:	0800db40 	.word	0x0800db40
 8009ea4:	2301      	movs	r3, #1
 8009ea6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009ea8:	4659      	mov	r1, fp
 8009eaa:	4628      	mov	r0, r5
 8009eac:	47b0      	blx	r6
 8009eae:	3001      	adds	r0, #1
 8009eb0:	f43f aecd 	beq.w	8009c4e <_printf_float+0xae>
 8009eb4:	f10a 0a01 	add.w	sl, sl, #1
 8009eb8:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8009ebc:	eba9 0308 	sub.w	r3, r9, r8
 8009ec0:	4553      	cmp	r3, sl
 8009ec2:	dcef      	bgt.n	8009ea4 <_printf_float+0x304>
 8009ec4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009ec8:	429a      	cmp	r2, r3
 8009eca:	444f      	add	r7, r9
 8009ecc:	db14      	blt.n	8009ef8 <_printf_float+0x358>
 8009ece:	6823      	ldr	r3, [r4, #0]
 8009ed0:	07da      	lsls	r2, r3, #31
 8009ed2:	d411      	bmi.n	8009ef8 <_printf_float+0x358>
 8009ed4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ed6:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009ed8:	eba3 0209 	sub.w	r2, r3, r9
 8009edc:	eba3 0901 	sub.w	r9, r3, r1
 8009ee0:	4591      	cmp	r9, r2
 8009ee2:	bfa8      	it	ge
 8009ee4:	4691      	movge	r9, r2
 8009ee6:	f1b9 0f00 	cmp.w	r9, #0
 8009eea:	dc0d      	bgt.n	8009f08 <_printf_float+0x368>
 8009eec:	2700      	movs	r7, #0
 8009eee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009ef2:	f104 081a 	add.w	r8, r4, #26
 8009ef6:	e018      	b.n	8009f2a <_printf_float+0x38a>
 8009ef8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009efc:	4659      	mov	r1, fp
 8009efe:	4628      	mov	r0, r5
 8009f00:	47b0      	blx	r6
 8009f02:	3001      	adds	r0, #1
 8009f04:	d1e6      	bne.n	8009ed4 <_printf_float+0x334>
 8009f06:	e6a2      	b.n	8009c4e <_printf_float+0xae>
 8009f08:	464b      	mov	r3, r9
 8009f0a:	463a      	mov	r2, r7
 8009f0c:	4659      	mov	r1, fp
 8009f0e:	4628      	mov	r0, r5
 8009f10:	47b0      	blx	r6
 8009f12:	3001      	adds	r0, #1
 8009f14:	d1ea      	bne.n	8009eec <_printf_float+0x34c>
 8009f16:	e69a      	b.n	8009c4e <_printf_float+0xae>
 8009f18:	2301      	movs	r3, #1
 8009f1a:	4642      	mov	r2, r8
 8009f1c:	4659      	mov	r1, fp
 8009f1e:	4628      	mov	r0, r5
 8009f20:	47b0      	blx	r6
 8009f22:	3001      	adds	r0, #1
 8009f24:	f43f ae93 	beq.w	8009c4e <_printf_float+0xae>
 8009f28:	3701      	adds	r7, #1
 8009f2a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009f2e:	1a9b      	subs	r3, r3, r2
 8009f30:	eba3 0309 	sub.w	r3, r3, r9
 8009f34:	42bb      	cmp	r3, r7
 8009f36:	dcef      	bgt.n	8009f18 <_printf_float+0x378>
 8009f38:	e74d      	b.n	8009dd6 <_printf_float+0x236>
 8009f3a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009f3c:	2a01      	cmp	r2, #1
 8009f3e:	dc01      	bgt.n	8009f44 <_printf_float+0x3a4>
 8009f40:	07db      	lsls	r3, r3, #31
 8009f42:	d538      	bpl.n	8009fb6 <_printf_float+0x416>
 8009f44:	2301      	movs	r3, #1
 8009f46:	463a      	mov	r2, r7
 8009f48:	4659      	mov	r1, fp
 8009f4a:	4628      	mov	r0, r5
 8009f4c:	47b0      	blx	r6
 8009f4e:	3001      	adds	r0, #1
 8009f50:	f43f ae7d 	beq.w	8009c4e <_printf_float+0xae>
 8009f54:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009f58:	4659      	mov	r1, fp
 8009f5a:	4628      	mov	r0, r5
 8009f5c:	47b0      	blx	r6
 8009f5e:	3001      	adds	r0, #1
 8009f60:	f107 0701 	add.w	r7, r7, #1
 8009f64:	f43f ae73 	beq.w	8009c4e <_printf_float+0xae>
 8009f68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009f6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f6e:	2200      	movs	r2, #0
 8009f70:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8009f74:	2300      	movs	r3, #0
 8009f76:	f7f6 fd17 	bl	80009a8 <__aeabi_dcmpeq>
 8009f7a:	b9c0      	cbnz	r0, 8009fae <_printf_float+0x40e>
 8009f7c:	4643      	mov	r3, r8
 8009f7e:	463a      	mov	r2, r7
 8009f80:	4659      	mov	r1, fp
 8009f82:	4628      	mov	r0, r5
 8009f84:	47b0      	blx	r6
 8009f86:	3001      	adds	r0, #1
 8009f88:	d10d      	bne.n	8009fa6 <_printf_float+0x406>
 8009f8a:	e660      	b.n	8009c4e <_printf_float+0xae>
 8009f8c:	2301      	movs	r3, #1
 8009f8e:	4642      	mov	r2, r8
 8009f90:	4659      	mov	r1, fp
 8009f92:	4628      	mov	r0, r5
 8009f94:	47b0      	blx	r6
 8009f96:	3001      	adds	r0, #1
 8009f98:	f43f ae59 	beq.w	8009c4e <_printf_float+0xae>
 8009f9c:	3701      	adds	r7, #1
 8009f9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009fa0:	3b01      	subs	r3, #1
 8009fa2:	42bb      	cmp	r3, r7
 8009fa4:	dcf2      	bgt.n	8009f8c <_printf_float+0x3ec>
 8009fa6:	464b      	mov	r3, r9
 8009fa8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009fac:	e6e4      	b.n	8009d78 <_printf_float+0x1d8>
 8009fae:	2700      	movs	r7, #0
 8009fb0:	f104 081a 	add.w	r8, r4, #26
 8009fb4:	e7f3      	b.n	8009f9e <_printf_float+0x3fe>
 8009fb6:	2301      	movs	r3, #1
 8009fb8:	e7e1      	b.n	8009f7e <_printf_float+0x3de>
 8009fba:	2301      	movs	r3, #1
 8009fbc:	4642      	mov	r2, r8
 8009fbe:	4659      	mov	r1, fp
 8009fc0:	4628      	mov	r0, r5
 8009fc2:	47b0      	blx	r6
 8009fc4:	3001      	adds	r0, #1
 8009fc6:	f43f ae42 	beq.w	8009c4e <_printf_float+0xae>
 8009fca:	3701      	adds	r7, #1
 8009fcc:	68e3      	ldr	r3, [r4, #12]
 8009fce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009fd0:	1a9b      	subs	r3, r3, r2
 8009fd2:	42bb      	cmp	r3, r7
 8009fd4:	dcf1      	bgt.n	8009fba <_printf_float+0x41a>
 8009fd6:	e702      	b.n	8009dde <_printf_float+0x23e>
 8009fd8:	2700      	movs	r7, #0
 8009fda:	f104 0819 	add.w	r8, r4, #25
 8009fde:	e7f5      	b.n	8009fcc <_printf_float+0x42c>
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	f43f ae94 	beq.w	8009d0e <_printf_float+0x16e>
 8009fe6:	f04f 0c00 	mov.w	ip, #0
 8009fea:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8009fee:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8009ff2:	6022      	str	r2, [r4, #0]
 8009ff4:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8009ff8:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8009ffc:	9300      	str	r3, [sp, #0]
 8009ffe:	463a      	mov	r2, r7
 800a000:	464b      	mov	r3, r9
 800a002:	4628      	mov	r0, r5
 800a004:	f7ff fd3a 	bl	8009a7c <__cvt>
 800a008:	4607      	mov	r7, r0
 800a00a:	e64f      	b.n	8009cac <_printf_float+0x10c>

0800a00c <_printf_common>:
 800a00c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a010:	4691      	mov	r9, r2
 800a012:	461f      	mov	r7, r3
 800a014:	688a      	ldr	r2, [r1, #8]
 800a016:	690b      	ldr	r3, [r1, #16]
 800a018:	4606      	mov	r6, r0
 800a01a:	4293      	cmp	r3, r2
 800a01c:	bfb8      	it	lt
 800a01e:	4613      	movlt	r3, r2
 800a020:	f8c9 3000 	str.w	r3, [r9]
 800a024:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a028:	460c      	mov	r4, r1
 800a02a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a02e:	b112      	cbz	r2, 800a036 <_printf_common+0x2a>
 800a030:	3301      	adds	r3, #1
 800a032:	f8c9 3000 	str.w	r3, [r9]
 800a036:	6823      	ldr	r3, [r4, #0]
 800a038:	0699      	lsls	r1, r3, #26
 800a03a:	bf42      	ittt	mi
 800a03c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a040:	3302      	addmi	r3, #2
 800a042:	f8c9 3000 	strmi.w	r3, [r9]
 800a046:	6825      	ldr	r5, [r4, #0]
 800a048:	f015 0506 	ands.w	r5, r5, #6
 800a04c:	d107      	bne.n	800a05e <_printf_common+0x52>
 800a04e:	f104 0a19 	add.w	sl, r4, #25
 800a052:	68e3      	ldr	r3, [r4, #12]
 800a054:	f8d9 2000 	ldr.w	r2, [r9]
 800a058:	1a9b      	subs	r3, r3, r2
 800a05a:	42ab      	cmp	r3, r5
 800a05c:	dc29      	bgt.n	800a0b2 <_printf_common+0xa6>
 800a05e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a062:	6822      	ldr	r2, [r4, #0]
 800a064:	3300      	adds	r3, #0
 800a066:	bf18      	it	ne
 800a068:	2301      	movne	r3, #1
 800a06a:	0692      	lsls	r2, r2, #26
 800a06c:	d42e      	bmi.n	800a0cc <_printf_common+0xc0>
 800a06e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a072:	4639      	mov	r1, r7
 800a074:	4630      	mov	r0, r6
 800a076:	47c0      	blx	r8
 800a078:	3001      	adds	r0, #1
 800a07a:	d021      	beq.n	800a0c0 <_printf_common+0xb4>
 800a07c:	6823      	ldr	r3, [r4, #0]
 800a07e:	68e5      	ldr	r5, [r4, #12]
 800a080:	f003 0306 	and.w	r3, r3, #6
 800a084:	2b04      	cmp	r3, #4
 800a086:	bf18      	it	ne
 800a088:	2500      	movne	r5, #0
 800a08a:	f8d9 2000 	ldr.w	r2, [r9]
 800a08e:	f04f 0900 	mov.w	r9, #0
 800a092:	bf08      	it	eq
 800a094:	1aad      	subeq	r5, r5, r2
 800a096:	68a3      	ldr	r3, [r4, #8]
 800a098:	6922      	ldr	r2, [r4, #16]
 800a09a:	bf08      	it	eq
 800a09c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a0a0:	4293      	cmp	r3, r2
 800a0a2:	bfc4      	itt	gt
 800a0a4:	1a9b      	subgt	r3, r3, r2
 800a0a6:	18ed      	addgt	r5, r5, r3
 800a0a8:	341a      	adds	r4, #26
 800a0aa:	454d      	cmp	r5, r9
 800a0ac:	d11a      	bne.n	800a0e4 <_printf_common+0xd8>
 800a0ae:	2000      	movs	r0, #0
 800a0b0:	e008      	b.n	800a0c4 <_printf_common+0xb8>
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	4652      	mov	r2, sl
 800a0b6:	4639      	mov	r1, r7
 800a0b8:	4630      	mov	r0, r6
 800a0ba:	47c0      	blx	r8
 800a0bc:	3001      	adds	r0, #1
 800a0be:	d103      	bne.n	800a0c8 <_printf_common+0xbc>
 800a0c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a0c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0c8:	3501      	adds	r5, #1
 800a0ca:	e7c2      	b.n	800a052 <_printf_common+0x46>
 800a0cc:	2030      	movs	r0, #48	; 0x30
 800a0ce:	18e1      	adds	r1, r4, r3
 800a0d0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a0d4:	1c5a      	adds	r2, r3, #1
 800a0d6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a0da:	4422      	add	r2, r4
 800a0dc:	3302      	adds	r3, #2
 800a0de:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a0e2:	e7c4      	b.n	800a06e <_printf_common+0x62>
 800a0e4:	2301      	movs	r3, #1
 800a0e6:	4622      	mov	r2, r4
 800a0e8:	4639      	mov	r1, r7
 800a0ea:	4630      	mov	r0, r6
 800a0ec:	47c0      	blx	r8
 800a0ee:	3001      	adds	r0, #1
 800a0f0:	d0e6      	beq.n	800a0c0 <_printf_common+0xb4>
 800a0f2:	f109 0901 	add.w	r9, r9, #1
 800a0f6:	e7d8      	b.n	800a0aa <_printf_common+0x9e>

0800a0f8 <_printf_i>:
 800a0f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a0fc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a100:	460c      	mov	r4, r1
 800a102:	7e09      	ldrb	r1, [r1, #24]
 800a104:	b085      	sub	sp, #20
 800a106:	296e      	cmp	r1, #110	; 0x6e
 800a108:	4617      	mov	r7, r2
 800a10a:	4606      	mov	r6, r0
 800a10c:	4698      	mov	r8, r3
 800a10e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a110:	f000 80b3 	beq.w	800a27a <_printf_i+0x182>
 800a114:	d822      	bhi.n	800a15c <_printf_i+0x64>
 800a116:	2963      	cmp	r1, #99	; 0x63
 800a118:	d036      	beq.n	800a188 <_printf_i+0x90>
 800a11a:	d80a      	bhi.n	800a132 <_printf_i+0x3a>
 800a11c:	2900      	cmp	r1, #0
 800a11e:	f000 80b9 	beq.w	800a294 <_printf_i+0x19c>
 800a122:	2958      	cmp	r1, #88	; 0x58
 800a124:	f000 8083 	beq.w	800a22e <_printf_i+0x136>
 800a128:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a12c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800a130:	e032      	b.n	800a198 <_printf_i+0xa0>
 800a132:	2964      	cmp	r1, #100	; 0x64
 800a134:	d001      	beq.n	800a13a <_printf_i+0x42>
 800a136:	2969      	cmp	r1, #105	; 0x69
 800a138:	d1f6      	bne.n	800a128 <_printf_i+0x30>
 800a13a:	6820      	ldr	r0, [r4, #0]
 800a13c:	6813      	ldr	r3, [r2, #0]
 800a13e:	0605      	lsls	r5, r0, #24
 800a140:	f103 0104 	add.w	r1, r3, #4
 800a144:	d52a      	bpl.n	800a19c <_printf_i+0xa4>
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	6011      	str	r1, [r2, #0]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	da03      	bge.n	800a156 <_printf_i+0x5e>
 800a14e:	222d      	movs	r2, #45	; 0x2d
 800a150:	425b      	negs	r3, r3
 800a152:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a156:	486f      	ldr	r0, [pc, #444]	; (800a314 <_printf_i+0x21c>)
 800a158:	220a      	movs	r2, #10
 800a15a:	e039      	b.n	800a1d0 <_printf_i+0xd8>
 800a15c:	2973      	cmp	r1, #115	; 0x73
 800a15e:	f000 809d 	beq.w	800a29c <_printf_i+0x1a4>
 800a162:	d808      	bhi.n	800a176 <_printf_i+0x7e>
 800a164:	296f      	cmp	r1, #111	; 0x6f
 800a166:	d020      	beq.n	800a1aa <_printf_i+0xb2>
 800a168:	2970      	cmp	r1, #112	; 0x70
 800a16a:	d1dd      	bne.n	800a128 <_printf_i+0x30>
 800a16c:	6823      	ldr	r3, [r4, #0]
 800a16e:	f043 0320 	orr.w	r3, r3, #32
 800a172:	6023      	str	r3, [r4, #0]
 800a174:	e003      	b.n	800a17e <_printf_i+0x86>
 800a176:	2975      	cmp	r1, #117	; 0x75
 800a178:	d017      	beq.n	800a1aa <_printf_i+0xb2>
 800a17a:	2978      	cmp	r1, #120	; 0x78
 800a17c:	d1d4      	bne.n	800a128 <_printf_i+0x30>
 800a17e:	2378      	movs	r3, #120	; 0x78
 800a180:	4865      	ldr	r0, [pc, #404]	; (800a318 <_printf_i+0x220>)
 800a182:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a186:	e055      	b.n	800a234 <_printf_i+0x13c>
 800a188:	6813      	ldr	r3, [r2, #0]
 800a18a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a18e:	1d19      	adds	r1, r3, #4
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	6011      	str	r1, [r2, #0]
 800a194:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a198:	2301      	movs	r3, #1
 800a19a:	e08c      	b.n	800a2b6 <_printf_i+0x1be>
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a1a2:	6011      	str	r1, [r2, #0]
 800a1a4:	bf18      	it	ne
 800a1a6:	b21b      	sxthne	r3, r3
 800a1a8:	e7cf      	b.n	800a14a <_printf_i+0x52>
 800a1aa:	6813      	ldr	r3, [r2, #0]
 800a1ac:	6825      	ldr	r5, [r4, #0]
 800a1ae:	1d18      	adds	r0, r3, #4
 800a1b0:	6010      	str	r0, [r2, #0]
 800a1b2:	0628      	lsls	r0, r5, #24
 800a1b4:	d501      	bpl.n	800a1ba <_printf_i+0xc2>
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	e002      	b.n	800a1c0 <_printf_i+0xc8>
 800a1ba:	0668      	lsls	r0, r5, #25
 800a1bc:	d5fb      	bpl.n	800a1b6 <_printf_i+0xbe>
 800a1be:	881b      	ldrh	r3, [r3, #0]
 800a1c0:	296f      	cmp	r1, #111	; 0x6f
 800a1c2:	bf14      	ite	ne
 800a1c4:	220a      	movne	r2, #10
 800a1c6:	2208      	moveq	r2, #8
 800a1c8:	4852      	ldr	r0, [pc, #328]	; (800a314 <_printf_i+0x21c>)
 800a1ca:	2100      	movs	r1, #0
 800a1cc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a1d0:	6865      	ldr	r5, [r4, #4]
 800a1d2:	2d00      	cmp	r5, #0
 800a1d4:	60a5      	str	r5, [r4, #8]
 800a1d6:	f2c0 8095 	blt.w	800a304 <_printf_i+0x20c>
 800a1da:	6821      	ldr	r1, [r4, #0]
 800a1dc:	f021 0104 	bic.w	r1, r1, #4
 800a1e0:	6021      	str	r1, [r4, #0]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d13d      	bne.n	800a262 <_printf_i+0x16a>
 800a1e6:	2d00      	cmp	r5, #0
 800a1e8:	f040 808e 	bne.w	800a308 <_printf_i+0x210>
 800a1ec:	4665      	mov	r5, ip
 800a1ee:	2a08      	cmp	r2, #8
 800a1f0:	d10b      	bne.n	800a20a <_printf_i+0x112>
 800a1f2:	6823      	ldr	r3, [r4, #0]
 800a1f4:	07db      	lsls	r3, r3, #31
 800a1f6:	d508      	bpl.n	800a20a <_printf_i+0x112>
 800a1f8:	6923      	ldr	r3, [r4, #16]
 800a1fa:	6862      	ldr	r2, [r4, #4]
 800a1fc:	429a      	cmp	r2, r3
 800a1fe:	bfde      	ittt	le
 800a200:	2330      	movle	r3, #48	; 0x30
 800a202:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a206:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a20a:	ebac 0305 	sub.w	r3, ip, r5
 800a20e:	6123      	str	r3, [r4, #16]
 800a210:	f8cd 8000 	str.w	r8, [sp]
 800a214:	463b      	mov	r3, r7
 800a216:	aa03      	add	r2, sp, #12
 800a218:	4621      	mov	r1, r4
 800a21a:	4630      	mov	r0, r6
 800a21c:	f7ff fef6 	bl	800a00c <_printf_common>
 800a220:	3001      	adds	r0, #1
 800a222:	d14d      	bne.n	800a2c0 <_printf_i+0x1c8>
 800a224:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a228:	b005      	add	sp, #20
 800a22a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a22e:	4839      	ldr	r0, [pc, #228]	; (800a314 <_printf_i+0x21c>)
 800a230:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800a234:	6813      	ldr	r3, [r2, #0]
 800a236:	6821      	ldr	r1, [r4, #0]
 800a238:	1d1d      	adds	r5, r3, #4
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	6015      	str	r5, [r2, #0]
 800a23e:	060a      	lsls	r2, r1, #24
 800a240:	d50b      	bpl.n	800a25a <_printf_i+0x162>
 800a242:	07ca      	lsls	r2, r1, #31
 800a244:	bf44      	itt	mi
 800a246:	f041 0120 	orrmi.w	r1, r1, #32
 800a24a:	6021      	strmi	r1, [r4, #0]
 800a24c:	b91b      	cbnz	r3, 800a256 <_printf_i+0x15e>
 800a24e:	6822      	ldr	r2, [r4, #0]
 800a250:	f022 0220 	bic.w	r2, r2, #32
 800a254:	6022      	str	r2, [r4, #0]
 800a256:	2210      	movs	r2, #16
 800a258:	e7b7      	b.n	800a1ca <_printf_i+0xd2>
 800a25a:	064d      	lsls	r5, r1, #25
 800a25c:	bf48      	it	mi
 800a25e:	b29b      	uxthmi	r3, r3
 800a260:	e7ef      	b.n	800a242 <_printf_i+0x14a>
 800a262:	4665      	mov	r5, ip
 800a264:	fbb3 f1f2 	udiv	r1, r3, r2
 800a268:	fb02 3311 	mls	r3, r2, r1, r3
 800a26c:	5cc3      	ldrb	r3, [r0, r3]
 800a26e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a272:	460b      	mov	r3, r1
 800a274:	2900      	cmp	r1, #0
 800a276:	d1f5      	bne.n	800a264 <_printf_i+0x16c>
 800a278:	e7b9      	b.n	800a1ee <_printf_i+0xf6>
 800a27a:	6813      	ldr	r3, [r2, #0]
 800a27c:	6825      	ldr	r5, [r4, #0]
 800a27e:	1d18      	adds	r0, r3, #4
 800a280:	6961      	ldr	r1, [r4, #20]
 800a282:	6010      	str	r0, [r2, #0]
 800a284:	0628      	lsls	r0, r5, #24
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	d501      	bpl.n	800a28e <_printf_i+0x196>
 800a28a:	6019      	str	r1, [r3, #0]
 800a28c:	e002      	b.n	800a294 <_printf_i+0x19c>
 800a28e:	066a      	lsls	r2, r5, #25
 800a290:	d5fb      	bpl.n	800a28a <_printf_i+0x192>
 800a292:	8019      	strh	r1, [r3, #0]
 800a294:	2300      	movs	r3, #0
 800a296:	4665      	mov	r5, ip
 800a298:	6123      	str	r3, [r4, #16]
 800a29a:	e7b9      	b.n	800a210 <_printf_i+0x118>
 800a29c:	6813      	ldr	r3, [r2, #0]
 800a29e:	1d19      	adds	r1, r3, #4
 800a2a0:	6011      	str	r1, [r2, #0]
 800a2a2:	681d      	ldr	r5, [r3, #0]
 800a2a4:	6862      	ldr	r2, [r4, #4]
 800a2a6:	2100      	movs	r1, #0
 800a2a8:	4628      	mov	r0, r5
 800a2aa:	f000 feb7 	bl	800b01c <memchr>
 800a2ae:	b108      	cbz	r0, 800a2b4 <_printf_i+0x1bc>
 800a2b0:	1b40      	subs	r0, r0, r5
 800a2b2:	6060      	str	r0, [r4, #4]
 800a2b4:	6863      	ldr	r3, [r4, #4]
 800a2b6:	6123      	str	r3, [r4, #16]
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a2be:	e7a7      	b.n	800a210 <_printf_i+0x118>
 800a2c0:	6923      	ldr	r3, [r4, #16]
 800a2c2:	462a      	mov	r2, r5
 800a2c4:	4639      	mov	r1, r7
 800a2c6:	4630      	mov	r0, r6
 800a2c8:	47c0      	blx	r8
 800a2ca:	3001      	adds	r0, #1
 800a2cc:	d0aa      	beq.n	800a224 <_printf_i+0x12c>
 800a2ce:	6823      	ldr	r3, [r4, #0]
 800a2d0:	079b      	lsls	r3, r3, #30
 800a2d2:	d413      	bmi.n	800a2fc <_printf_i+0x204>
 800a2d4:	68e0      	ldr	r0, [r4, #12]
 800a2d6:	9b03      	ldr	r3, [sp, #12]
 800a2d8:	4298      	cmp	r0, r3
 800a2da:	bfb8      	it	lt
 800a2dc:	4618      	movlt	r0, r3
 800a2de:	e7a3      	b.n	800a228 <_printf_i+0x130>
 800a2e0:	2301      	movs	r3, #1
 800a2e2:	464a      	mov	r2, r9
 800a2e4:	4639      	mov	r1, r7
 800a2e6:	4630      	mov	r0, r6
 800a2e8:	47c0      	blx	r8
 800a2ea:	3001      	adds	r0, #1
 800a2ec:	d09a      	beq.n	800a224 <_printf_i+0x12c>
 800a2ee:	3501      	adds	r5, #1
 800a2f0:	68e3      	ldr	r3, [r4, #12]
 800a2f2:	9a03      	ldr	r2, [sp, #12]
 800a2f4:	1a9b      	subs	r3, r3, r2
 800a2f6:	42ab      	cmp	r3, r5
 800a2f8:	dcf2      	bgt.n	800a2e0 <_printf_i+0x1e8>
 800a2fa:	e7eb      	b.n	800a2d4 <_printf_i+0x1dc>
 800a2fc:	2500      	movs	r5, #0
 800a2fe:	f104 0919 	add.w	r9, r4, #25
 800a302:	e7f5      	b.n	800a2f0 <_printf_i+0x1f8>
 800a304:	2b00      	cmp	r3, #0
 800a306:	d1ac      	bne.n	800a262 <_printf_i+0x16a>
 800a308:	7803      	ldrb	r3, [r0, #0]
 800a30a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a30e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a312:	e76c      	b.n	800a1ee <_printf_i+0xf6>
 800a314:	0800db42 	.word	0x0800db42
 800a318:	0800db53 	.word	0x0800db53

0800a31c <_sbrk_r>:
 800a31c:	b538      	push	{r3, r4, r5, lr}
 800a31e:	2300      	movs	r3, #0
 800a320:	4c05      	ldr	r4, [pc, #20]	; (800a338 <_sbrk_r+0x1c>)
 800a322:	4605      	mov	r5, r0
 800a324:	4608      	mov	r0, r1
 800a326:	6023      	str	r3, [r4, #0]
 800a328:	f7fb fae0 	bl	80058ec <_sbrk>
 800a32c:	1c43      	adds	r3, r0, #1
 800a32e:	d102      	bne.n	800a336 <_sbrk_r+0x1a>
 800a330:	6823      	ldr	r3, [r4, #0]
 800a332:	b103      	cbz	r3, 800a336 <_sbrk_r+0x1a>
 800a334:	602b      	str	r3, [r5, #0]
 800a336:	bd38      	pop	{r3, r4, r5, pc}
 800a338:	200009a0 	.word	0x200009a0

0800a33c <siprintf>:
 800a33c:	b40e      	push	{r1, r2, r3}
 800a33e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a342:	b500      	push	{lr}
 800a344:	b09c      	sub	sp, #112	; 0x70
 800a346:	ab1d      	add	r3, sp, #116	; 0x74
 800a348:	9002      	str	r0, [sp, #8]
 800a34a:	9006      	str	r0, [sp, #24]
 800a34c:	9107      	str	r1, [sp, #28]
 800a34e:	9104      	str	r1, [sp, #16]
 800a350:	4808      	ldr	r0, [pc, #32]	; (800a374 <siprintf+0x38>)
 800a352:	4909      	ldr	r1, [pc, #36]	; (800a378 <siprintf+0x3c>)
 800a354:	f853 2b04 	ldr.w	r2, [r3], #4
 800a358:	9105      	str	r1, [sp, #20]
 800a35a:	6800      	ldr	r0, [r0, #0]
 800a35c:	a902      	add	r1, sp, #8
 800a35e:	9301      	str	r3, [sp, #4]
 800a360:	f001 f9b0 	bl	800b6c4 <_svfiprintf_r>
 800a364:	2200      	movs	r2, #0
 800a366:	9b02      	ldr	r3, [sp, #8]
 800a368:	701a      	strb	r2, [r3, #0]
 800a36a:	b01c      	add	sp, #112	; 0x70
 800a36c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a370:	b003      	add	sp, #12
 800a372:	4770      	bx	lr
 800a374:	20000010 	.word	0x20000010
 800a378:	ffff0208 	.word	0xffff0208

0800a37c <quorem>:
 800a37c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a380:	6903      	ldr	r3, [r0, #16]
 800a382:	690c      	ldr	r4, [r1, #16]
 800a384:	4680      	mov	r8, r0
 800a386:	42a3      	cmp	r3, r4
 800a388:	f2c0 8084 	blt.w	800a494 <quorem+0x118>
 800a38c:	3c01      	subs	r4, #1
 800a38e:	f101 0714 	add.w	r7, r1, #20
 800a392:	f100 0614 	add.w	r6, r0, #20
 800a396:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a39a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800a39e:	3501      	adds	r5, #1
 800a3a0:	fbb0 f5f5 	udiv	r5, r0, r5
 800a3a4:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800a3a8:	eb06 030c 	add.w	r3, r6, ip
 800a3ac:	eb07 090c 	add.w	r9, r7, ip
 800a3b0:	9301      	str	r3, [sp, #4]
 800a3b2:	b39d      	cbz	r5, 800a41c <quorem+0xa0>
 800a3b4:	f04f 0a00 	mov.w	sl, #0
 800a3b8:	4638      	mov	r0, r7
 800a3ba:	46b6      	mov	lr, r6
 800a3bc:	46d3      	mov	fp, sl
 800a3be:	f850 2b04 	ldr.w	r2, [r0], #4
 800a3c2:	b293      	uxth	r3, r2
 800a3c4:	fb05 a303 	mla	r3, r5, r3, sl
 800a3c8:	0c12      	lsrs	r2, r2, #16
 800a3ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a3ce:	fb05 a202 	mla	r2, r5, r2, sl
 800a3d2:	b29b      	uxth	r3, r3
 800a3d4:	ebab 0303 	sub.w	r3, fp, r3
 800a3d8:	f8de b000 	ldr.w	fp, [lr]
 800a3dc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800a3e0:	fa1f fb8b 	uxth.w	fp, fp
 800a3e4:	445b      	add	r3, fp
 800a3e6:	fa1f fb82 	uxth.w	fp, r2
 800a3ea:	f8de 2000 	ldr.w	r2, [lr]
 800a3ee:	4581      	cmp	r9, r0
 800a3f0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800a3f4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a3f8:	b29b      	uxth	r3, r3
 800a3fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a3fe:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800a402:	f84e 3b04 	str.w	r3, [lr], #4
 800a406:	d2da      	bcs.n	800a3be <quorem+0x42>
 800a408:	f856 300c 	ldr.w	r3, [r6, ip]
 800a40c:	b933      	cbnz	r3, 800a41c <quorem+0xa0>
 800a40e:	9b01      	ldr	r3, [sp, #4]
 800a410:	3b04      	subs	r3, #4
 800a412:	429e      	cmp	r6, r3
 800a414:	461a      	mov	r2, r3
 800a416:	d331      	bcc.n	800a47c <quorem+0x100>
 800a418:	f8c8 4010 	str.w	r4, [r8, #16]
 800a41c:	4640      	mov	r0, r8
 800a41e:	f001 f821 	bl	800b464 <__mcmp>
 800a422:	2800      	cmp	r0, #0
 800a424:	db26      	blt.n	800a474 <quorem+0xf8>
 800a426:	4630      	mov	r0, r6
 800a428:	f04f 0c00 	mov.w	ip, #0
 800a42c:	3501      	adds	r5, #1
 800a42e:	f857 1b04 	ldr.w	r1, [r7], #4
 800a432:	f8d0 e000 	ldr.w	lr, [r0]
 800a436:	b28b      	uxth	r3, r1
 800a438:	ebac 0303 	sub.w	r3, ip, r3
 800a43c:	fa1f f28e 	uxth.w	r2, lr
 800a440:	4413      	add	r3, r2
 800a442:	0c0a      	lsrs	r2, r1, #16
 800a444:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a448:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a44c:	b29b      	uxth	r3, r3
 800a44e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a452:	45b9      	cmp	r9, r7
 800a454:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a458:	f840 3b04 	str.w	r3, [r0], #4
 800a45c:	d2e7      	bcs.n	800a42e <quorem+0xb2>
 800a45e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a462:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800a466:	b92a      	cbnz	r2, 800a474 <quorem+0xf8>
 800a468:	3b04      	subs	r3, #4
 800a46a:	429e      	cmp	r6, r3
 800a46c:	461a      	mov	r2, r3
 800a46e:	d30b      	bcc.n	800a488 <quorem+0x10c>
 800a470:	f8c8 4010 	str.w	r4, [r8, #16]
 800a474:	4628      	mov	r0, r5
 800a476:	b003      	add	sp, #12
 800a478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a47c:	6812      	ldr	r2, [r2, #0]
 800a47e:	3b04      	subs	r3, #4
 800a480:	2a00      	cmp	r2, #0
 800a482:	d1c9      	bne.n	800a418 <quorem+0x9c>
 800a484:	3c01      	subs	r4, #1
 800a486:	e7c4      	b.n	800a412 <quorem+0x96>
 800a488:	6812      	ldr	r2, [r2, #0]
 800a48a:	3b04      	subs	r3, #4
 800a48c:	2a00      	cmp	r2, #0
 800a48e:	d1ef      	bne.n	800a470 <quorem+0xf4>
 800a490:	3c01      	subs	r4, #1
 800a492:	e7ea      	b.n	800a46a <quorem+0xee>
 800a494:	2000      	movs	r0, #0
 800a496:	e7ee      	b.n	800a476 <quorem+0xfa>

0800a498 <_dtoa_r>:
 800a498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a49c:	4616      	mov	r6, r2
 800a49e:	461f      	mov	r7, r3
 800a4a0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a4a2:	b095      	sub	sp, #84	; 0x54
 800a4a4:	4604      	mov	r4, r0
 800a4a6:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800a4aa:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800a4ae:	b93d      	cbnz	r5, 800a4c0 <_dtoa_r+0x28>
 800a4b0:	2010      	movs	r0, #16
 800a4b2:	f7ff fa0b 	bl	80098cc <malloc>
 800a4b6:	6260      	str	r0, [r4, #36]	; 0x24
 800a4b8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a4bc:	6005      	str	r5, [r0, #0]
 800a4be:	60c5      	str	r5, [r0, #12]
 800a4c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a4c2:	6819      	ldr	r1, [r3, #0]
 800a4c4:	b151      	cbz	r1, 800a4dc <_dtoa_r+0x44>
 800a4c6:	685a      	ldr	r2, [r3, #4]
 800a4c8:	2301      	movs	r3, #1
 800a4ca:	4093      	lsls	r3, r2
 800a4cc:	604a      	str	r2, [r1, #4]
 800a4ce:	608b      	str	r3, [r1, #8]
 800a4d0:	4620      	mov	r0, r4
 800a4d2:	f000 fde7 	bl	800b0a4 <_Bfree>
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a4da:	601a      	str	r2, [r3, #0]
 800a4dc:	1e3b      	subs	r3, r7, #0
 800a4de:	bfaf      	iteee	ge
 800a4e0:	2300      	movge	r3, #0
 800a4e2:	2201      	movlt	r2, #1
 800a4e4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a4e8:	9303      	strlt	r3, [sp, #12]
 800a4ea:	bfac      	ite	ge
 800a4ec:	f8c8 3000 	strge.w	r3, [r8]
 800a4f0:	f8c8 2000 	strlt.w	r2, [r8]
 800a4f4:	4bae      	ldr	r3, [pc, #696]	; (800a7b0 <_dtoa_r+0x318>)
 800a4f6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a4fa:	ea33 0308 	bics.w	r3, r3, r8
 800a4fe:	d11b      	bne.n	800a538 <_dtoa_r+0xa0>
 800a500:	f242 730f 	movw	r3, #9999	; 0x270f
 800a504:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a506:	6013      	str	r3, [r2, #0]
 800a508:	9b02      	ldr	r3, [sp, #8]
 800a50a:	b923      	cbnz	r3, 800a516 <_dtoa_r+0x7e>
 800a50c:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800a510:	2800      	cmp	r0, #0
 800a512:	f000 8545 	beq.w	800afa0 <_dtoa_r+0xb08>
 800a516:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a518:	b953      	cbnz	r3, 800a530 <_dtoa_r+0x98>
 800a51a:	4ba6      	ldr	r3, [pc, #664]	; (800a7b4 <_dtoa_r+0x31c>)
 800a51c:	e021      	b.n	800a562 <_dtoa_r+0xca>
 800a51e:	4ba6      	ldr	r3, [pc, #664]	; (800a7b8 <_dtoa_r+0x320>)
 800a520:	9306      	str	r3, [sp, #24]
 800a522:	3308      	adds	r3, #8
 800a524:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a526:	6013      	str	r3, [r2, #0]
 800a528:	9806      	ldr	r0, [sp, #24]
 800a52a:	b015      	add	sp, #84	; 0x54
 800a52c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a530:	4ba0      	ldr	r3, [pc, #640]	; (800a7b4 <_dtoa_r+0x31c>)
 800a532:	9306      	str	r3, [sp, #24]
 800a534:	3303      	adds	r3, #3
 800a536:	e7f5      	b.n	800a524 <_dtoa_r+0x8c>
 800a538:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a53c:	2200      	movs	r2, #0
 800a53e:	2300      	movs	r3, #0
 800a540:	4630      	mov	r0, r6
 800a542:	4639      	mov	r1, r7
 800a544:	f7f6 fa30 	bl	80009a8 <__aeabi_dcmpeq>
 800a548:	4682      	mov	sl, r0
 800a54a:	b160      	cbz	r0, 800a566 <_dtoa_r+0xce>
 800a54c:	2301      	movs	r3, #1
 800a54e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a550:	6013      	str	r3, [r2, #0]
 800a552:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a554:	2b00      	cmp	r3, #0
 800a556:	f000 8520 	beq.w	800af9a <_dtoa_r+0xb02>
 800a55a:	4b98      	ldr	r3, [pc, #608]	; (800a7bc <_dtoa_r+0x324>)
 800a55c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a55e:	6013      	str	r3, [r2, #0]
 800a560:	3b01      	subs	r3, #1
 800a562:	9306      	str	r3, [sp, #24]
 800a564:	e7e0      	b.n	800a528 <_dtoa_r+0x90>
 800a566:	ab12      	add	r3, sp, #72	; 0x48
 800a568:	9301      	str	r3, [sp, #4]
 800a56a:	ab13      	add	r3, sp, #76	; 0x4c
 800a56c:	9300      	str	r3, [sp, #0]
 800a56e:	4632      	mov	r2, r6
 800a570:	463b      	mov	r3, r7
 800a572:	4620      	mov	r0, r4
 800a574:	f000 ffee 	bl	800b554 <__d2b>
 800a578:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a57c:	4683      	mov	fp, r0
 800a57e:	2d00      	cmp	r5, #0
 800a580:	d07d      	beq.n	800a67e <_dtoa_r+0x1e6>
 800a582:	46b0      	mov	r8, r6
 800a584:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a588:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 800a58c:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 800a590:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a594:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 800a598:	2200      	movs	r2, #0
 800a59a:	4b89      	ldr	r3, [pc, #548]	; (800a7c0 <_dtoa_r+0x328>)
 800a59c:	4640      	mov	r0, r8
 800a59e:	4649      	mov	r1, r9
 800a5a0:	f7f5 fde2 	bl	8000168 <__aeabi_dsub>
 800a5a4:	a37c      	add	r3, pc, #496	; (adr r3, 800a798 <_dtoa_r+0x300>)
 800a5a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5aa:	f7f5 ff95 	bl	80004d8 <__aeabi_dmul>
 800a5ae:	a37c      	add	r3, pc, #496	; (adr r3, 800a7a0 <_dtoa_r+0x308>)
 800a5b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5b4:	f7f5 fdda 	bl	800016c <__adddf3>
 800a5b8:	4606      	mov	r6, r0
 800a5ba:	4628      	mov	r0, r5
 800a5bc:	460f      	mov	r7, r1
 800a5be:	f7f5 ff21 	bl	8000404 <__aeabi_i2d>
 800a5c2:	a379      	add	r3, pc, #484	; (adr r3, 800a7a8 <_dtoa_r+0x310>)
 800a5c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5c8:	f7f5 ff86 	bl	80004d8 <__aeabi_dmul>
 800a5cc:	4602      	mov	r2, r0
 800a5ce:	460b      	mov	r3, r1
 800a5d0:	4630      	mov	r0, r6
 800a5d2:	4639      	mov	r1, r7
 800a5d4:	f7f5 fdca 	bl	800016c <__adddf3>
 800a5d8:	4606      	mov	r6, r0
 800a5da:	460f      	mov	r7, r1
 800a5dc:	f7f6 fa2c 	bl	8000a38 <__aeabi_d2iz>
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	4682      	mov	sl, r0
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	4630      	mov	r0, r6
 800a5e8:	4639      	mov	r1, r7
 800a5ea:	f7f6 f9e7 	bl	80009bc <__aeabi_dcmplt>
 800a5ee:	b148      	cbz	r0, 800a604 <_dtoa_r+0x16c>
 800a5f0:	4650      	mov	r0, sl
 800a5f2:	f7f5 ff07 	bl	8000404 <__aeabi_i2d>
 800a5f6:	4632      	mov	r2, r6
 800a5f8:	463b      	mov	r3, r7
 800a5fa:	f7f6 f9d5 	bl	80009a8 <__aeabi_dcmpeq>
 800a5fe:	b908      	cbnz	r0, 800a604 <_dtoa_r+0x16c>
 800a600:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800a604:	f1ba 0f16 	cmp.w	sl, #22
 800a608:	d85a      	bhi.n	800a6c0 <_dtoa_r+0x228>
 800a60a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a60e:	496d      	ldr	r1, [pc, #436]	; (800a7c4 <_dtoa_r+0x32c>)
 800a610:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a614:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a618:	f7f6 f9ee 	bl	80009f8 <__aeabi_dcmpgt>
 800a61c:	2800      	cmp	r0, #0
 800a61e:	d051      	beq.n	800a6c4 <_dtoa_r+0x22c>
 800a620:	2300      	movs	r3, #0
 800a622:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800a626:	930d      	str	r3, [sp, #52]	; 0x34
 800a628:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a62a:	1b5d      	subs	r5, r3, r5
 800a62c:	1e6b      	subs	r3, r5, #1
 800a62e:	9307      	str	r3, [sp, #28]
 800a630:	bf43      	ittte	mi
 800a632:	2300      	movmi	r3, #0
 800a634:	f1c5 0901 	rsbmi	r9, r5, #1
 800a638:	9307      	strmi	r3, [sp, #28]
 800a63a:	f04f 0900 	movpl.w	r9, #0
 800a63e:	f1ba 0f00 	cmp.w	sl, #0
 800a642:	db41      	blt.n	800a6c8 <_dtoa_r+0x230>
 800a644:	9b07      	ldr	r3, [sp, #28]
 800a646:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800a64a:	4453      	add	r3, sl
 800a64c:	9307      	str	r3, [sp, #28]
 800a64e:	2300      	movs	r3, #0
 800a650:	9308      	str	r3, [sp, #32]
 800a652:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a654:	2b09      	cmp	r3, #9
 800a656:	f200 808f 	bhi.w	800a778 <_dtoa_r+0x2e0>
 800a65a:	2b05      	cmp	r3, #5
 800a65c:	bfc4      	itt	gt
 800a65e:	3b04      	subgt	r3, #4
 800a660:	931e      	strgt	r3, [sp, #120]	; 0x78
 800a662:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a664:	bfc8      	it	gt
 800a666:	2500      	movgt	r5, #0
 800a668:	f1a3 0302 	sub.w	r3, r3, #2
 800a66c:	bfd8      	it	le
 800a66e:	2501      	movle	r5, #1
 800a670:	2b03      	cmp	r3, #3
 800a672:	f200 808d 	bhi.w	800a790 <_dtoa_r+0x2f8>
 800a676:	e8df f003 	tbb	[pc, r3]
 800a67a:	7d7b      	.short	0x7d7b
 800a67c:	6f2f      	.short	0x6f2f
 800a67e:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800a682:	441d      	add	r5, r3
 800a684:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800a688:	2820      	cmp	r0, #32
 800a68a:	dd13      	ble.n	800a6b4 <_dtoa_r+0x21c>
 800a68c:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800a690:	9b02      	ldr	r3, [sp, #8]
 800a692:	fa08 f800 	lsl.w	r8, r8, r0
 800a696:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800a69a:	fa23 f000 	lsr.w	r0, r3, r0
 800a69e:	ea48 0000 	orr.w	r0, r8, r0
 800a6a2:	f7f5 fe9f 	bl	80003e4 <__aeabi_ui2d>
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	4680      	mov	r8, r0
 800a6aa:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800a6ae:	3d01      	subs	r5, #1
 800a6b0:	9310      	str	r3, [sp, #64]	; 0x40
 800a6b2:	e771      	b.n	800a598 <_dtoa_r+0x100>
 800a6b4:	9b02      	ldr	r3, [sp, #8]
 800a6b6:	f1c0 0020 	rsb	r0, r0, #32
 800a6ba:	fa03 f000 	lsl.w	r0, r3, r0
 800a6be:	e7f0      	b.n	800a6a2 <_dtoa_r+0x20a>
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	e7b0      	b.n	800a626 <_dtoa_r+0x18e>
 800a6c4:	900d      	str	r0, [sp, #52]	; 0x34
 800a6c6:	e7af      	b.n	800a628 <_dtoa_r+0x190>
 800a6c8:	f1ca 0300 	rsb	r3, sl, #0
 800a6cc:	9308      	str	r3, [sp, #32]
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	eba9 090a 	sub.w	r9, r9, sl
 800a6d4:	930c      	str	r3, [sp, #48]	; 0x30
 800a6d6:	e7bc      	b.n	800a652 <_dtoa_r+0x1ba>
 800a6d8:	2301      	movs	r3, #1
 800a6da:	9309      	str	r3, [sp, #36]	; 0x24
 800a6dc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	dd74      	ble.n	800a7cc <_dtoa_r+0x334>
 800a6e2:	4698      	mov	r8, r3
 800a6e4:	9304      	str	r3, [sp, #16]
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a6ea:	6072      	str	r2, [r6, #4]
 800a6ec:	2204      	movs	r2, #4
 800a6ee:	f102 0014 	add.w	r0, r2, #20
 800a6f2:	4298      	cmp	r0, r3
 800a6f4:	6871      	ldr	r1, [r6, #4]
 800a6f6:	d96e      	bls.n	800a7d6 <_dtoa_r+0x33e>
 800a6f8:	4620      	mov	r0, r4
 800a6fa:	f000 fc9f 	bl	800b03c <_Balloc>
 800a6fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a700:	6030      	str	r0, [r6, #0]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	f1b8 0f0e 	cmp.w	r8, #14
 800a708:	9306      	str	r3, [sp, #24]
 800a70a:	f200 80ed 	bhi.w	800a8e8 <_dtoa_r+0x450>
 800a70e:	2d00      	cmp	r5, #0
 800a710:	f000 80ea 	beq.w	800a8e8 <_dtoa_r+0x450>
 800a714:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a718:	f1ba 0f00 	cmp.w	sl, #0
 800a71c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800a720:	dd77      	ble.n	800a812 <_dtoa_r+0x37a>
 800a722:	4a28      	ldr	r2, [pc, #160]	; (800a7c4 <_dtoa_r+0x32c>)
 800a724:	f00a 030f 	and.w	r3, sl, #15
 800a728:	ea4f 162a 	mov.w	r6, sl, asr #4
 800a72c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a730:	06f0      	lsls	r0, r6, #27
 800a732:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a736:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800a73a:	d568      	bpl.n	800a80e <_dtoa_r+0x376>
 800a73c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a740:	4b21      	ldr	r3, [pc, #132]	; (800a7c8 <_dtoa_r+0x330>)
 800a742:	2503      	movs	r5, #3
 800a744:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a748:	f7f5 fff0 	bl	800072c <__aeabi_ddiv>
 800a74c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a750:	f006 060f 	and.w	r6, r6, #15
 800a754:	4f1c      	ldr	r7, [pc, #112]	; (800a7c8 <_dtoa_r+0x330>)
 800a756:	e04f      	b.n	800a7f8 <_dtoa_r+0x360>
 800a758:	2301      	movs	r3, #1
 800a75a:	9309      	str	r3, [sp, #36]	; 0x24
 800a75c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a75e:	4453      	add	r3, sl
 800a760:	f103 0801 	add.w	r8, r3, #1
 800a764:	9304      	str	r3, [sp, #16]
 800a766:	4643      	mov	r3, r8
 800a768:	2b01      	cmp	r3, #1
 800a76a:	bfb8      	it	lt
 800a76c:	2301      	movlt	r3, #1
 800a76e:	e7ba      	b.n	800a6e6 <_dtoa_r+0x24e>
 800a770:	2300      	movs	r3, #0
 800a772:	e7b2      	b.n	800a6da <_dtoa_r+0x242>
 800a774:	2300      	movs	r3, #0
 800a776:	e7f0      	b.n	800a75a <_dtoa_r+0x2c2>
 800a778:	2501      	movs	r5, #1
 800a77a:	2300      	movs	r3, #0
 800a77c:	9509      	str	r5, [sp, #36]	; 0x24
 800a77e:	931e      	str	r3, [sp, #120]	; 0x78
 800a780:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a784:	2200      	movs	r2, #0
 800a786:	9304      	str	r3, [sp, #16]
 800a788:	4698      	mov	r8, r3
 800a78a:	2312      	movs	r3, #18
 800a78c:	921f      	str	r2, [sp, #124]	; 0x7c
 800a78e:	e7aa      	b.n	800a6e6 <_dtoa_r+0x24e>
 800a790:	2301      	movs	r3, #1
 800a792:	9309      	str	r3, [sp, #36]	; 0x24
 800a794:	e7f4      	b.n	800a780 <_dtoa_r+0x2e8>
 800a796:	bf00      	nop
 800a798:	636f4361 	.word	0x636f4361
 800a79c:	3fd287a7 	.word	0x3fd287a7
 800a7a0:	8b60c8b3 	.word	0x8b60c8b3
 800a7a4:	3fc68a28 	.word	0x3fc68a28
 800a7a8:	509f79fb 	.word	0x509f79fb
 800a7ac:	3fd34413 	.word	0x3fd34413
 800a7b0:	7ff00000 	.word	0x7ff00000
 800a7b4:	0800db6d 	.word	0x0800db6d
 800a7b8:	0800db64 	.word	0x0800db64
 800a7bc:	0800db41 	.word	0x0800db41
 800a7c0:	3ff80000 	.word	0x3ff80000
 800a7c4:	0800dba0 	.word	0x0800dba0
 800a7c8:	0800db78 	.word	0x0800db78
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	9304      	str	r3, [sp, #16]
 800a7d0:	4698      	mov	r8, r3
 800a7d2:	461a      	mov	r2, r3
 800a7d4:	e7da      	b.n	800a78c <_dtoa_r+0x2f4>
 800a7d6:	3101      	adds	r1, #1
 800a7d8:	6071      	str	r1, [r6, #4]
 800a7da:	0052      	lsls	r2, r2, #1
 800a7dc:	e787      	b.n	800a6ee <_dtoa_r+0x256>
 800a7de:	07f1      	lsls	r1, r6, #31
 800a7e0:	d508      	bpl.n	800a7f4 <_dtoa_r+0x35c>
 800a7e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a7e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a7ea:	f7f5 fe75 	bl	80004d8 <__aeabi_dmul>
 800a7ee:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a7f2:	3501      	adds	r5, #1
 800a7f4:	1076      	asrs	r6, r6, #1
 800a7f6:	3708      	adds	r7, #8
 800a7f8:	2e00      	cmp	r6, #0
 800a7fa:	d1f0      	bne.n	800a7de <_dtoa_r+0x346>
 800a7fc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a800:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a804:	f7f5 ff92 	bl	800072c <__aeabi_ddiv>
 800a808:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a80c:	e01b      	b.n	800a846 <_dtoa_r+0x3ae>
 800a80e:	2502      	movs	r5, #2
 800a810:	e7a0      	b.n	800a754 <_dtoa_r+0x2bc>
 800a812:	f000 80a4 	beq.w	800a95e <_dtoa_r+0x4c6>
 800a816:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a81a:	f1ca 0600 	rsb	r6, sl, #0
 800a81e:	4ba0      	ldr	r3, [pc, #640]	; (800aaa0 <_dtoa_r+0x608>)
 800a820:	f006 020f 	and.w	r2, r6, #15
 800a824:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a82c:	f7f5 fe54 	bl	80004d8 <__aeabi_dmul>
 800a830:	2502      	movs	r5, #2
 800a832:	2300      	movs	r3, #0
 800a834:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a838:	4f9a      	ldr	r7, [pc, #616]	; (800aaa4 <_dtoa_r+0x60c>)
 800a83a:	1136      	asrs	r6, r6, #4
 800a83c:	2e00      	cmp	r6, #0
 800a83e:	f040 8083 	bne.w	800a948 <_dtoa_r+0x4b0>
 800a842:	2b00      	cmp	r3, #0
 800a844:	d1e0      	bne.n	800a808 <_dtoa_r+0x370>
 800a846:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a848:	2b00      	cmp	r3, #0
 800a84a:	f000 808a 	beq.w	800a962 <_dtoa_r+0x4ca>
 800a84e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a852:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800a856:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a85a:	2200      	movs	r2, #0
 800a85c:	4b92      	ldr	r3, [pc, #584]	; (800aaa8 <_dtoa_r+0x610>)
 800a85e:	f7f6 f8ad 	bl	80009bc <__aeabi_dcmplt>
 800a862:	2800      	cmp	r0, #0
 800a864:	d07d      	beq.n	800a962 <_dtoa_r+0x4ca>
 800a866:	f1b8 0f00 	cmp.w	r8, #0
 800a86a:	d07a      	beq.n	800a962 <_dtoa_r+0x4ca>
 800a86c:	9b04      	ldr	r3, [sp, #16]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	dd36      	ble.n	800a8e0 <_dtoa_r+0x448>
 800a872:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a876:	2200      	movs	r2, #0
 800a878:	4b8c      	ldr	r3, [pc, #560]	; (800aaac <_dtoa_r+0x614>)
 800a87a:	f7f5 fe2d 	bl	80004d8 <__aeabi_dmul>
 800a87e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a882:	9e04      	ldr	r6, [sp, #16]
 800a884:	f10a 37ff 	add.w	r7, sl, #4294967295	; 0xffffffff
 800a888:	3501      	adds	r5, #1
 800a88a:	4628      	mov	r0, r5
 800a88c:	f7f5 fdba 	bl	8000404 <__aeabi_i2d>
 800a890:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a894:	f7f5 fe20 	bl	80004d8 <__aeabi_dmul>
 800a898:	2200      	movs	r2, #0
 800a89a:	4b85      	ldr	r3, [pc, #532]	; (800aab0 <_dtoa_r+0x618>)
 800a89c:	f7f5 fc66 	bl	800016c <__adddf3>
 800a8a0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800a8a4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a8a8:	950b      	str	r5, [sp, #44]	; 0x2c
 800a8aa:	2e00      	cmp	r6, #0
 800a8ac:	d15c      	bne.n	800a968 <_dtoa_r+0x4d0>
 800a8ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	4b7f      	ldr	r3, [pc, #508]	; (800aab4 <_dtoa_r+0x61c>)
 800a8b6:	f7f5 fc57 	bl	8000168 <__aeabi_dsub>
 800a8ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a8bc:	462b      	mov	r3, r5
 800a8be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a8c2:	f7f6 f899 	bl	80009f8 <__aeabi_dcmpgt>
 800a8c6:	2800      	cmp	r0, #0
 800a8c8:	f040 8281 	bne.w	800adce <_dtoa_r+0x936>
 800a8cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a8d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a8d2:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800a8d6:	f7f6 f871 	bl	80009bc <__aeabi_dcmplt>
 800a8da:	2800      	cmp	r0, #0
 800a8dc:	f040 8275 	bne.w	800adca <_dtoa_r+0x932>
 800a8e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a8e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a8e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	f2c0 814b 	blt.w	800ab86 <_dtoa_r+0x6ee>
 800a8f0:	f1ba 0f0e 	cmp.w	sl, #14
 800a8f4:	f300 8147 	bgt.w	800ab86 <_dtoa_r+0x6ee>
 800a8f8:	4b69      	ldr	r3, [pc, #420]	; (800aaa0 <_dtoa_r+0x608>)
 800a8fa:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a8fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a902:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a906:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a908:	2b00      	cmp	r3, #0
 800a90a:	f280 80d7 	bge.w	800aabc <_dtoa_r+0x624>
 800a90e:	f1b8 0f00 	cmp.w	r8, #0
 800a912:	f300 80d3 	bgt.w	800aabc <_dtoa_r+0x624>
 800a916:	f040 8257 	bne.w	800adc8 <_dtoa_r+0x930>
 800a91a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a91e:	2200      	movs	r2, #0
 800a920:	4b64      	ldr	r3, [pc, #400]	; (800aab4 <_dtoa_r+0x61c>)
 800a922:	f7f5 fdd9 	bl	80004d8 <__aeabi_dmul>
 800a926:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a92a:	f7f6 f85b 	bl	80009e4 <__aeabi_dcmpge>
 800a92e:	4646      	mov	r6, r8
 800a930:	4647      	mov	r7, r8
 800a932:	2800      	cmp	r0, #0
 800a934:	f040 822d 	bne.w	800ad92 <_dtoa_r+0x8fa>
 800a938:	9b06      	ldr	r3, [sp, #24]
 800a93a:	9a06      	ldr	r2, [sp, #24]
 800a93c:	1c5d      	adds	r5, r3, #1
 800a93e:	2331      	movs	r3, #49	; 0x31
 800a940:	f10a 0a01 	add.w	sl, sl, #1
 800a944:	7013      	strb	r3, [r2, #0]
 800a946:	e228      	b.n	800ad9a <_dtoa_r+0x902>
 800a948:	07f2      	lsls	r2, r6, #31
 800a94a:	d505      	bpl.n	800a958 <_dtoa_r+0x4c0>
 800a94c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a950:	f7f5 fdc2 	bl	80004d8 <__aeabi_dmul>
 800a954:	2301      	movs	r3, #1
 800a956:	3501      	adds	r5, #1
 800a958:	1076      	asrs	r6, r6, #1
 800a95a:	3708      	adds	r7, #8
 800a95c:	e76e      	b.n	800a83c <_dtoa_r+0x3a4>
 800a95e:	2502      	movs	r5, #2
 800a960:	e771      	b.n	800a846 <_dtoa_r+0x3ae>
 800a962:	4657      	mov	r7, sl
 800a964:	4646      	mov	r6, r8
 800a966:	e790      	b.n	800a88a <_dtoa_r+0x3f2>
 800a968:	4b4d      	ldr	r3, [pc, #308]	; (800aaa0 <_dtoa_r+0x608>)
 800a96a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a96e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800a972:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a974:	2b00      	cmp	r3, #0
 800a976:	d048      	beq.n	800aa0a <_dtoa_r+0x572>
 800a978:	4602      	mov	r2, r0
 800a97a:	460b      	mov	r3, r1
 800a97c:	2000      	movs	r0, #0
 800a97e:	494e      	ldr	r1, [pc, #312]	; (800aab8 <_dtoa_r+0x620>)
 800a980:	f7f5 fed4 	bl	800072c <__aeabi_ddiv>
 800a984:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a988:	f7f5 fbee 	bl	8000168 <__aeabi_dsub>
 800a98c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a990:	9d06      	ldr	r5, [sp, #24]
 800a992:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a996:	f7f6 f84f 	bl	8000a38 <__aeabi_d2iz>
 800a99a:	9011      	str	r0, [sp, #68]	; 0x44
 800a99c:	f7f5 fd32 	bl	8000404 <__aeabi_i2d>
 800a9a0:	4602      	mov	r2, r0
 800a9a2:	460b      	mov	r3, r1
 800a9a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9a8:	f7f5 fbde 	bl	8000168 <__aeabi_dsub>
 800a9ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a9ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a9b2:	3330      	adds	r3, #48	; 0x30
 800a9b4:	f805 3b01 	strb.w	r3, [r5], #1
 800a9b8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a9bc:	f7f5 fffe 	bl	80009bc <__aeabi_dcmplt>
 800a9c0:	2800      	cmp	r0, #0
 800a9c2:	d163      	bne.n	800aa8c <_dtoa_r+0x5f4>
 800a9c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a9c8:	2000      	movs	r0, #0
 800a9ca:	4937      	ldr	r1, [pc, #220]	; (800aaa8 <_dtoa_r+0x610>)
 800a9cc:	f7f5 fbcc 	bl	8000168 <__aeabi_dsub>
 800a9d0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a9d4:	f7f5 fff2 	bl	80009bc <__aeabi_dcmplt>
 800a9d8:	2800      	cmp	r0, #0
 800a9da:	f040 80b5 	bne.w	800ab48 <_dtoa_r+0x6b0>
 800a9de:	9b06      	ldr	r3, [sp, #24]
 800a9e0:	1aeb      	subs	r3, r5, r3
 800a9e2:	429e      	cmp	r6, r3
 800a9e4:	f77f af7c 	ble.w	800a8e0 <_dtoa_r+0x448>
 800a9e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a9ec:	2200      	movs	r2, #0
 800a9ee:	4b2f      	ldr	r3, [pc, #188]	; (800aaac <_dtoa_r+0x614>)
 800a9f0:	f7f5 fd72 	bl	80004d8 <__aeabi_dmul>
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800a9fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9fe:	4b2b      	ldr	r3, [pc, #172]	; (800aaac <_dtoa_r+0x614>)
 800aa00:	f7f5 fd6a 	bl	80004d8 <__aeabi_dmul>
 800aa04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa08:	e7c3      	b.n	800a992 <_dtoa_r+0x4fa>
 800aa0a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800aa0e:	f7f5 fd63 	bl	80004d8 <__aeabi_dmul>
 800aa12:	9b06      	ldr	r3, [sp, #24]
 800aa14:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800aa18:	199d      	adds	r5, r3, r6
 800aa1a:	461e      	mov	r6, r3
 800aa1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa20:	f7f6 f80a 	bl	8000a38 <__aeabi_d2iz>
 800aa24:	9011      	str	r0, [sp, #68]	; 0x44
 800aa26:	f7f5 fced 	bl	8000404 <__aeabi_i2d>
 800aa2a:	4602      	mov	r2, r0
 800aa2c:	460b      	mov	r3, r1
 800aa2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa32:	f7f5 fb99 	bl	8000168 <__aeabi_dsub>
 800aa36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aa38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa3c:	3330      	adds	r3, #48	; 0x30
 800aa3e:	f806 3b01 	strb.w	r3, [r6], #1
 800aa42:	42ae      	cmp	r6, r5
 800aa44:	f04f 0200 	mov.w	r2, #0
 800aa48:	d124      	bne.n	800aa94 <_dtoa_r+0x5fc>
 800aa4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800aa4e:	4b1a      	ldr	r3, [pc, #104]	; (800aab8 <_dtoa_r+0x620>)
 800aa50:	f7f5 fb8c 	bl	800016c <__adddf3>
 800aa54:	4602      	mov	r2, r0
 800aa56:	460b      	mov	r3, r1
 800aa58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa5c:	f7f5 ffcc 	bl	80009f8 <__aeabi_dcmpgt>
 800aa60:	2800      	cmp	r0, #0
 800aa62:	d171      	bne.n	800ab48 <_dtoa_r+0x6b0>
 800aa64:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800aa68:	2000      	movs	r0, #0
 800aa6a:	4913      	ldr	r1, [pc, #76]	; (800aab8 <_dtoa_r+0x620>)
 800aa6c:	f7f5 fb7c 	bl	8000168 <__aeabi_dsub>
 800aa70:	4602      	mov	r2, r0
 800aa72:	460b      	mov	r3, r1
 800aa74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa78:	f7f5 ffa0 	bl	80009bc <__aeabi_dcmplt>
 800aa7c:	2800      	cmp	r0, #0
 800aa7e:	f43f af2f 	beq.w	800a8e0 <_dtoa_r+0x448>
 800aa82:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aa86:	1e6a      	subs	r2, r5, #1
 800aa88:	2b30      	cmp	r3, #48	; 0x30
 800aa8a:	d001      	beq.n	800aa90 <_dtoa_r+0x5f8>
 800aa8c:	46ba      	mov	sl, r7
 800aa8e:	e04a      	b.n	800ab26 <_dtoa_r+0x68e>
 800aa90:	4615      	mov	r5, r2
 800aa92:	e7f6      	b.n	800aa82 <_dtoa_r+0x5ea>
 800aa94:	4b05      	ldr	r3, [pc, #20]	; (800aaac <_dtoa_r+0x614>)
 800aa96:	f7f5 fd1f 	bl	80004d8 <__aeabi_dmul>
 800aa9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa9e:	e7bd      	b.n	800aa1c <_dtoa_r+0x584>
 800aaa0:	0800dba0 	.word	0x0800dba0
 800aaa4:	0800db78 	.word	0x0800db78
 800aaa8:	3ff00000 	.word	0x3ff00000
 800aaac:	40240000 	.word	0x40240000
 800aab0:	401c0000 	.word	0x401c0000
 800aab4:	40140000 	.word	0x40140000
 800aab8:	3fe00000 	.word	0x3fe00000
 800aabc:	9d06      	ldr	r5, [sp, #24]
 800aabe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800aac2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aac6:	4630      	mov	r0, r6
 800aac8:	4639      	mov	r1, r7
 800aaca:	f7f5 fe2f 	bl	800072c <__aeabi_ddiv>
 800aace:	f7f5 ffb3 	bl	8000a38 <__aeabi_d2iz>
 800aad2:	4681      	mov	r9, r0
 800aad4:	f7f5 fc96 	bl	8000404 <__aeabi_i2d>
 800aad8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aadc:	f7f5 fcfc 	bl	80004d8 <__aeabi_dmul>
 800aae0:	4602      	mov	r2, r0
 800aae2:	460b      	mov	r3, r1
 800aae4:	4630      	mov	r0, r6
 800aae6:	4639      	mov	r1, r7
 800aae8:	f7f5 fb3e 	bl	8000168 <__aeabi_dsub>
 800aaec:	f109 0630 	add.w	r6, r9, #48	; 0x30
 800aaf0:	f805 6b01 	strb.w	r6, [r5], #1
 800aaf4:	9e06      	ldr	r6, [sp, #24]
 800aaf6:	4602      	mov	r2, r0
 800aaf8:	1bae      	subs	r6, r5, r6
 800aafa:	45b0      	cmp	r8, r6
 800aafc:	460b      	mov	r3, r1
 800aafe:	d135      	bne.n	800ab6c <_dtoa_r+0x6d4>
 800ab00:	f7f5 fb34 	bl	800016c <__adddf3>
 800ab04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab08:	4606      	mov	r6, r0
 800ab0a:	460f      	mov	r7, r1
 800ab0c:	f7f5 ff74 	bl	80009f8 <__aeabi_dcmpgt>
 800ab10:	b9c8      	cbnz	r0, 800ab46 <_dtoa_r+0x6ae>
 800ab12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab16:	4630      	mov	r0, r6
 800ab18:	4639      	mov	r1, r7
 800ab1a:	f7f5 ff45 	bl	80009a8 <__aeabi_dcmpeq>
 800ab1e:	b110      	cbz	r0, 800ab26 <_dtoa_r+0x68e>
 800ab20:	f019 0f01 	tst.w	r9, #1
 800ab24:	d10f      	bne.n	800ab46 <_dtoa_r+0x6ae>
 800ab26:	4659      	mov	r1, fp
 800ab28:	4620      	mov	r0, r4
 800ab2a:	f000 fabb 	bl	800b0a4 <_Bfree>
 800ab2e:	2300      	movs	r3, #0
 800ab30:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ab32:	702b      	strb	r3, [r5, #0]
 800ab34:	f10a 0301 	add.w	r3, sl, #1
 800ab38:	6013      	str	r3, [r2, #0]
 800ab3a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	f43f acf3 	beq.w	800a528 <_dtoa_r+0x90>
 800ab42:	601d      	str	r5, [r3, #0]
 800ab44:	e4f0      	b.n	800a528 <_dtoa_r+0x90>
 800ab46:	4657      	mov	r7, sl
 800ab48:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ab4c:	1e6b      	subs	r3, r5, #1
 800ab4e:	2a39      	cmp	r2, #57	; 0x39
 800ab50:	d106      	bne.n	800ab60 <_dtoa_r+0x6c8>
 800ab52:	9a06      	ldr	r2, [sp, #24]
 800ab54:	429a      	cmp	r2, r3
 800ab56:	d107      	bne.n	800ab68 <_dtoa_r+0x6d0>
 800ab58:	2330      	movs	r3, #48	; 0x30
 800ab5a:	7013      	strb	r3, [r2, #0]
 800ab5c:	4613      	mov	r3, r2
 800ab5e:	3701      	adds	r7, #1
 800ab60:	781a      	ldrb	r2, [r3, #0]
 800ab62:	3201      	adds	r2, #1
 800ab64:	701a      	strb	r2, [r3, #0]
 800ab66:	e791      	b.n	800aa8c <_dtoa_r+0x5f4>
 800ab68:	461d      	mov	r5, r3
 800ab6a:	e7ed      	b.n	800ab48 <_dtoa_r+0x6b0>
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	4b99      	ldr	r3, [pc, #612]	; (800add4 <_dtoa_r+0x93c>)
 800ab70:	f7f5 fcb2 	bl	80004d8 <__aeabi_dmul>
 800ab74:	2200      	movs	r2, #0
 800ab76:	2300      	movs	r3, #0
 800ab78:	4606      	mov	r6, r0
 800ab7a:	460f      	mov	r7, r1
 800ab7c:	f7f5 ff14 	bl	80009a8 <__aeabi_dcmpeq>
 800ab80:	2800      	cmp	r0, #0
 800ab82:	d09e      	beq.n	800aac2 <_dtoa_r+0x62a>
 800ab84:	e7cf      	b.n	800ab26 <_dtoa_r+0x68e>
 800ab86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab88:	2a00      	cmp	r2, #0
 800ab8a:	f000 8088 	beq.w	800ac9e <_dtoa_r+0x806>
 800ab8e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ab90:	2a01      	cmp	r2, #1
 800ab92:	dc6d      	bgt.n	800ac70 <_dtoa_r+0x7d8>
 800ab94:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ab96:	2a00      	cmp	r2, #0
 800ab98:	d066      	beq.n	800ac68 <_dtoa_r+0x7d0>
 800ab9a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ab9e:	464d      	mov	r5, r9
 800aba0:	9e08      	ldr	r6, [sp, #32]
 800aba2:	9a07      	ldr	r2, [sp, #28]
 800aba4:	2101      	movs	r1, #1
 800aba6:	441a      	add	r2, r3
 800aba8:	4620      	mov	r0, r4
 800abaa:	4499      	add	r9, r3
 800abac:	9207      	str	r2, [sp, #28]
 800abae:	f000 fb19 	bl	800b1e4 <__i2b>
 800abb2:	4607      	mov	r7, r0
 800abb4:	2d00      	cmp	r5, #0
 800abb6:	dd0b      	ble.n	800abd0 <_dtoa_r+0x738>
 800abb8:	9b07      	ldr	r3, [sp, #28]
 800abba:	2b00      	cmp	r3, #0
 800abbc:	dd08      	ble.n	800abd0 <_dtoa_r+0x738>
 800abbe:	42ab      	cmp	r3, r5
 800abc0:	bfa8      	it	ge
 800abc2:	462b      	movge	r3, r5
 800abc4:	9a07      	ldr	r2, [sp, #28]
 800abc6:	eba9 0903 	sub.w	r9, r9, r3
 800abca:	1aed      	subs	r5, r5, r3
 800abcc:	1ad3      	subs	r3, r2, r3
 800abce:	9307      	str	r3, [sp, #28]
 800abd0:	9b08      	ldr	r3, [sp, #32]
 800abd2:	b1eb      	cbz	r3, 800ac10 <_dtoa_r+0x778>
 800abd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d065      	beq.n	800aca6 <_dtoa_r+0x80e>
 800abda:	b18e      	cbz	r6, 800ac00 <_dtoa_r+0x768>
 800abdc:	4639      	mov	r1, r7
 800abde:	4632      	mov	r2, r6
 800abe0:	4620      	mov	r0, r4
 800abe2:	f000 fb9d 	bl	800b320 <__pow5mult>
 800abe6:	465a      	mov	r2, fp
 800abe8:	4601      	mov	r1, r0
 800abea:	4607      	mov	r7, r0
 800abec:	4620      	mov	r0, r4
 800abee:	f000 fb02 	bl	800b1f6 <__multiply>
 800abf2:	4659      	mov	r1, fp
 800abf4:	900a      	str	r0, [sp, #40]	; 0x28
 800abf6:	4620      	mov	r0, r4
 800abf8:	f000 fa54 	bl	800b0a4 <_Bfree>
 800abfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abfe:	469b      	mov	fp, r3
 800ac00:	9b08      	ldr	r3, [sp, #32]
 800ac02:	1b9a      	subs	r2, r3, r6
 800ac04:	d004      	beq.n	800ac10 <_dtoa_r+0x778>
 800ac06:	4659      	mov	r1, fp
 800ac08:	4620      	mov	r0, r4
 800ac0a:	f000 fb89 	bl	800b320 <__pow5mult>
 800ac0e:	4683      	mov	fp, r0
 800ac10:	2101      	movs	r1, #1
 800ac12:	4620      	mov	r0, r4
 800ac14:	f000 fae6 	bl	800b1e4 <__i2b>
 800ac18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac1a:	4606      	mov	r6, r0
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	f000 81c6 	beq.w	800afae <_dtoa_r+0xb16>
 800ac22:	461a      	mov	r2, r3
 800ac24:	4601      	mov	r1, r0
 800ac26:	4620      	mov	r0, r4
 800ac28:	f000 fb7a 	bl	800b320 <__pow5mult>
 800ac2c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ac2e:	4606      	mov	r6, r0
 800ac30:	2b01      	cmp	r3, #1
 800ac32:	dc3e      	bgt.n	800acb2 <_dtoa_r+0x81a>
 800ac34:	9b02      	ldr	r3, [sp, #8]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d137      	bne.n	800acaa <_dtoa_r+0x812>
 800ac3a:	9b03      	ldr	r3, [sp, #12]
 800ac3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d134      	bne.n	800acae <_dtoa_r+0x816>
 800ac44:	9b03      	ldr	r3, [sp, #12]
 800ac46:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ac4a:	0d1b      	lsrs	r3, r3, #20
 800ac4c:	051b      	lsls	r3, r3, #20
 800ac4e:	b12b      	cbz	r3, 800ac5c <_dtoa_r+0x7c4>
 800ac50:	9b07      	ldr	r3, [sp, #28]
 800ac52:	f109 0901 	add.w	r9, r9, #1
 800ac56:	3301      	adds	r3, #1
 800ac58:	9307      	str	r3, [sp, #28]
 800ac5a:	2301      	movs	r3, #1
 800ac5c:	9308      	str	r3, [sp, #32]
 800ac5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d128      	bne.n	800acb6 <_dtoa_r+0x81e>
 800ac64:	2001      	movs	r0, #1
 800ac66:	e02e      	b.n	800acc6 <_dtoa_r+0x82e>
 800ac68:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ac6a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ac6e:	e796      	b.n	800ab9e <_dtoa_r+0x706>
 800ac70:	9b08      	ldr	r3, [sp, #32]
 800ac72:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 800ac76:	42b3      	cmp	r3, r6
 800ac78:	bfb7      	itett	lt
 800ac7a:	9b08      	ldrlt	r3, [sp, #32]
 800ac7c:	1b9e      	subge	r6, r3, r6
 800ac7e:	1af2      	sublt	r2, r6, r3
 800ac80:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800ac82:	bfbf      	itttt	lt
 800ac84:	9608      	strlt	r6, [sp, #32]
 800ac86:	189b      	addlt	r3, r3, r2
 800ac88:	930c      	strlt	r3, [sp, #48]	; 0x30
 800ac8a:	2600      	movlt	r6, #0
 800ac8c:	f1b8 0f00 	cmp.w	r8, #0
 800ac90:	bfb9      	ittee	lt
 800ac92:	eba9 0508 	sublt.w	r5, r9, r8
 800ac96:	2300      	movlt	r3, #0
 800ac98:	464d      	movge	r5, r9
 800ac9a:	4643      	movge	r3, r8
 800ac9c:	e781      	b.n	800aba2 <_dtoa_r+0x70a>
 800ac9e:	9e08      	ldr	r6, [sp, #32]
 800aca0:	464d      	mov	r5, r9
 800aca2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800aca4:	e786      	b.n	800abb4 <_dtoa_r+0x71c>
 800aca6:	9a08      	ldr	r2, [sp, #32]
 800aca8:	e7ad      	b.n	800ac06 <_dtoa_r+0x76e>
 800acaa:	2300      	movs	r3, #0
 800acac:	e7d6      	b.n	800ac5c <_dtoa_r+0x7c4>
 800acae:	9b02      	ldr	r3, [sp, #8]
 800acb0:	e7d4      	b.n	800ac5c <_dtoa_r+0x7c4>
 800acb2:	2300      	movs	r3, #0
 800acb4:	9308      	str	r3, [sp, #32]
 800acb6:	6933      	ldr	r3, [r6, #16]
 800acb8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800acbc:	6918      	ldr	r0, [r3, #16]
 800acbe:	f000 fa43 	bl	800b148 <__hi0bits>
 800acc2:	f1c0 0020 	rsb	r0, r0, #32
 800acc6:	9b07      	ldr	r3, [sp, #28]
 800acc8:	4418      	add	r0, r3
 800acca:	f010 001f 	ands.w	r0, r0, #31
 800acce:	d047      	beq.n	800ad60 <_dtoa_r+0x8c8>
 800acd0:	f1c0 0320 	rsb	r3, r0, #32
 800acd4:	2b04      	cmp	r3, #4
 800acd6:	dd3b      	ble.n	800ad50 <_dtoa_r+0x8b8>
 800acd8:	9b07      	ldr	r3, [sp, #28]
 800acda:	f1c0 001c 	rsb	r0, r0, #28
 800acde:	4481      	add	r9, r0
 800ace0:	4405      	add	r5, r0
 800ace2:	4403      	add	r3, r0
 800ace4:	9307      	str	r3, [sp, #28]
 800ace6:	f1b9 0f00 	cmp.w	r9, #0
 800acea:	dd05      	ble.n	800acf8 <_dtoa_r+0x860>
 800acec:	4659      	mov	r1, fp
 800acee:	464a      	mov	r2, r9
 800acf0:	4620      	mov	r0, r4
 800acf2:	f000 fb63 	bl	800b3bc <__lshift>
 800acf6:	4683      	mov	fp, r0
 800acf8:	9b07      	ldr	r3, [sp, #28]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	dd05      	ble.n	800ad0a <_dtoa_r+0x872>
 800acfe:	4631      	mov	r1, r6
 800ad00:	461a      	mov	r2, r3
 800ad02:	4620      	mov	r0, r4
 800ad04:	f000 fb5a 	bl	800b3bc <__lshift>
 800ad08:	4606      	mov	r6, r0
 800ad0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad0c:	b353      	cbz	r3, 800ad64 <_dtoa_r+0x8cc>
 800ad0e:	4631      	mov	r1, r6
 800ad10:	4658      	mov	r0, fp
 800ad12:	f000 fba7 	bl	800b464 <__mcmp>
 800ad16:	2800      	cmp	r0, #0
 800ad18:	da24      	bge.n	800ad64 <_dtoa_r+0x8cc>
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	4659      	mov	r1, fp
 800ad1e:	220a      	movs	r2, #10
 800ad20:	4620      	mov	r0, r4
 800ad22:	f000 f9d6 	bl	800b0d2 <__multadd>
 800ad26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad28:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800ad2c:	4683      	mov	fp, r0
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	f000 8144 	beq.w	800afbc <_dtoa_r+0xb24>
 800ad34:	2300      	movs	r3, #0
 800ad36:	4639      	mov	r1, r7
 800ad38:	220a      	movs	r2, #10
 800ad3a:	4620      	mov	r0, r4
 800ad3c:	f000 f9c9 	bl	800b0d2 <__multadd>
 800ad40:	9b04      	ldr	r3, [sp, #16]
 800ad42:	4607      	mov	r7, r0
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	dc4d      	bgt.n	800ade4 <_dtoa_r+0x94c>
 800ad48:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ad4a:	2b02      	cmp	r3, #2
 800ad4c:	dd4a      	ble.n	800ade4 <_dtoa_r+0x94c>
 800ad4e:	e011      	b.n	800ad74 <_dtoa_r+0x8dc>
 800ad50:	d0c9      	beq.n	800ace6 <_dtoa_r+0x84e>
 800ad52:	9a07      	ldr	r2, [sp, #28]
 800ad54:	331c      	adds	r3, #28
 800ad56:	441a      	add	r2, r3
 800ad58:	4499      	add	r9, r3
 800ad5a:	441d      	add	r5, r3
 800ad5c:	4613      	mov	r3, r2
 800ad5e:	e7c1      	b.n	800ace4 <_dtoa_r+0x84c>
 800ad60:	4603      	mov	r3, r0
 800ad62:	e7f6      	b.n	800ad52 <_dtoa_r+0x8ba>
 800ad64:	f1b8 0f00 	cmp.w	r8, #0
 800ad68:	dc36      	bgt.n	800add8 <_dtoa_r+0x940>
 800ad6a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ad6c:	2b02      	cmp	r3, #2
 800ad6e:	dd33      	ble.n	800add8 <_dtoa_r+0x940>
 800ad70:	f8cd 8010 	str.w	r8, [sp, #16]
 800ad74:	9b04      	ldr	r3, [sp, #16]
 800ad76:	b963      	cbnz	r3, 800ad92 <_dtoa_r+0x8fa>
 800ad78:	4631      	mov	r1, r6
 800ad7a:	2205      	movs	r2, #5
 800ad7c:	4620      	mov	r0, r4
 800ad7e:	f000 f9a8 	bl	800b0d2 <__multadd>
 800ad82:	4601      	mov	r1, r0
 800ad84:	4606      	mov	r6, r0
 800ad86:	4658      	mov	r0, fp
 800ad88:	f000 fb6c 	bl	800b464 <__mcmp>
 800ad8c:	2800      	cmp	r0, #0
 800ad8e:	f73f add3 	bgt.w	800a938 <_dtoa_r+0x4a0>
 800ad92:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ad94:	9d06      	ldr	r5, [sp, #24]
 800ad96:	ea6f 0a03 	mvn.w	sl, r3
 800ad9a:	f04f 0900 	mov.w	r9, #0
 800ad9e:	4631      	mov	r1, r6
 800ada0:	4620      	mov	r0, r4
 800ada2:	f000 f97f 	bl	800b0a4 <_Bfree>
 800ada6:	2f00      	cmp	r7, #0
 800ada8:	f43f aebd 	beq.w	800ab26 <_dtoa_r+0x68e>
 800adac:	f1b9 0f00 	cmp.w	r9, #0
 800adb0:	d005      	beq.n	800adbe <_dtoa_r+0x926>
 800adb2:	45b9      	cmp	r9, r7
 800adb4:	d003      	beq.n	800adbe <_dtoa_r+0x926>
 800adb6:	4649      	mov	r1, r9
 800adb8:	4620      	mov	r0, r4
 800adba:	f000 f973 	bl	800b0a4 <_Bfree>
 800adbe:	4639      	mov	r1, r7
 800adc0:	4620      	mov	r0, r4
 800adc2:	f000 f96f 	bl	800b0a4 <_Bfree>
 800adc6:	e6ae      	b.n	800ab26 <_dtoa_r+0x68e>
 800adc8:	2600      	movs	r6, #0
 800adca:	4637      	mov	r7, r6
 800adcc:	e7e1      	b.n	800ad92 <_dtoa_r+0x8fa>
 800adce:	46ba      	mov	sl, r7
 800add0:	4637      	mov	r7, r6
 800add2:	e5b1      	b.n	800a938 <_dtoa_r+0x4a0>
 800add4:	40240000 	.word	0x40240000
 800add8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adda:	f8cd 8010 	str.w	r8, [sp, #16]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	f000 80f3 	beq.w	800afca <_dtoa_r+0xb32>
 800ade4:	2d00      	cmp	r5, #0
 800ade6:	dd05      	ble.n	800adf4 <_dtoa_r+0x95c>
 800ade8:	4639      	mov	r1, r7
 800adea:	462a      	mov	r2, r5
 800adec:	4620      	mov	r0, r4
 800adee:	f000 fae5 	bl	800b3bc <__lshift>
 800adf2:	4607      	mov	r7, r0
 800adf4:	9b08      	ldr	r3, [sp, #32]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d04c      	beq.n	800ae94 <_dtoa_r+0x9fc>
 800adfa:	6879      	ldr	r1, [r7, #4]
 800adfc:	4620      	mov	r0, r4
 800adfe:	f000 f91d 	bl	800b03c <_Balloc>
 800ae02:	4605      	mov	r5, r0
 800ae04:	693a      	ldr	r2, [r7, #16]
 800ae06:	f107 010c 	add.w	r1, r7, #12
 800ae0a:	3202      	adds	r2, #2
 800ae0c:	0092      	lsls	r2, r2, #2
 800ae0e:	300c      	adds	r0, #12
 800ae10:	f7fe fd7b 	bl	800990a <memcpy>
 800ae14:	2201      	movs	r2, #1
 800ae16:	4629      	mov	r1, r5
 800ae18:	4620      	mov	r0, r4
 800ae1a:	f000 facf 	bl	800b3bc <__lshift>
 800ae1e:	46b9      	mov	r9, r7
 800ae20:	4607      	mov	r7, r0
 800ae22:	9b06      	ldr	r3, [sp, #24]
 800ae24:	9307      	str	r3, [sp, #28]
 800ae26:	9b02      	ldr	r3, [sp, #8]
 800ae28:	f003 0301 	and.w	r3, r3, #1
 800ae2c:	9308      	str	r3, [sp, #32]
 800ae2e:	4631      	mov	r1, r6
 800ae30:	4658      	mov	r0, fp
 800ae32:	f7ff faa3 	bl	800a37c <quorem>
 800ae36:	4649      	mov	r1, r9
 800ae38:	4605      	mov	r5, r0
 800ae3a:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ae3e:	4658      	mov	r0, fp
 800ae40:	f000 fb10 	bl	800b464 <__mcmp>
 800ae44:	463a      	mov	r2, r7
 800ae46:	9002      	str	r0, [sp, #8]
 800ae48:	4631      	mov	r1, r6
 800ae4a:	4620      	mov	r0, r4
 800ae4c:	f000 fb24 	bl	800b498 <__mdiff>
 800ae50:	68c3      	ldr	r3, [r0, #12]
 800ae52:	4602      	mov	r2, r0
 800ae54:	bb03      	cbnz	r3, 800ae98 <_dtoa_r+0xa00>
 800ae56:	4601      	mov	r1, r0
 800ae58:	9009      	str	r0, [sp, #36]	; 0x24
 800ae5a:	4658      	mov	r0, fp
 800ae5c:	f000 fb02 	bl	800b464 <__mcmp>
 800ae60:	4603      	mov	r3, r0
 800ae62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae64:	4611      	mov	r1, r2
 800ae66:	4620      	mov	r0, r4
 800ae68:	9309      	str	r3, [sp, #36]	; 0x24
 800ae6a:	f000 f91b 	bl	800b0a4 <_Bfree>
 800ae6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae70:	b9a3      	cbnz	r3, 800ae9c <_dtoa_r+0xa04>
 800ae72:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ae74:	b992      	cbnz	r2, 800ae9c <_dtoa_r+0xa04>
 800ae76:	9a08      	ldr	r2, [sp, #32]
 800ae78:	b982      	cbnz	r2, 800ae9c <_dtoa_r+0xa04>
 800ae7a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ae7e:	d029      	beq.n	800aed4 <_dtoa_r+0xa3c>
 800ae80:	9b02      	ldr	r3, [sp, #8]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	dd01      	ble.n	800ae8a <_dtoa_r+0x9f2>
 800ae86:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800ae8a:	9b07      	ldr	r3, [sp, #28]
 800ae8c:	1c5d      	adds	r5, r3, #1
 800ae8e:	f883 8000 	strb.w	r8, [r3]
 800ae92:	e784      	b.n	800ad9e <_dtoa_r+0x906>
 800ae94:	4638      	mov	r0, r7
 800ae96:	e7c2      	b.n	800ae1e <_dtoa_r+0x986>
 800ae98:	2301      	movs	r3, #1
 800ae9a:	e7e3      	b.n	800ae64 <_dtoa_r+0x9cc>
 800ae9c:	9a02      	ldr	r2, [sp, #8]
 800ae9e:	2a00      	cmp	r2, #0
 800aea0:	db04      	blt.n	800aeac <_dtoa_r+0xa14>
 800aea2:	d123      	bne.n	800aeec <_dtoa_r+0xa54>
 800aea4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800aea6:	bb0a      	cbnz	r2, 800aeec <_dtoa_r+0xa54>
 800aea8:	9a08      	ldr	r2, [sp, #32]
 800aeaa:	b9fa      	cbnz	r2, 800aeec <_dtoa_r+0xa54>
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	ddec      	ble.n	800ae8a <_dtoa_r+0x9f2>
 800aeb0:	4659      	mov	r1, fp
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	4620      	mov	r0, r4
 800aeb6:	f000 fa81 	bl	800b3bc <__lshift>
 800aeba:	4631      	mov	r1, r6
 800aebc:	4683      	mov	fp, r0
 800aebe:	f000 fad1 	bl	800b464 <__mcmp>
 800aec2:	2800      	cmp	r0, #0
 800aec4:	dc03      	bgt.n	800aece <_dtoa_r+0xa36>
 800aec6:	d1e0      	bne.n	800ae8a <_dtoa_r+0x9f2>
 800aec8:	f018 0f01 	tst.w	r8, #1
 800aecc:	d0dd      	beq.n	800ae8a <_dtoa_r+0x9f2>
 800aece:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800aed2:	d1d8      	bne.n	800ae86 <_dtoa_r+0x9ee>
 800aed4:	9b07      	ldr	r3, [sp, #28]
 800aed6:	9a07      	ldr	r2, [sp, #28]
 800aed8:	1c5d      	adds	r5, r3, #1
 800aeda:	2339      	movs	r3, #57	; 0x39
 800aedc:	7013      	strb	r3, [r2, #0]
 800aede:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aee2:	1e6a      	subs	r2, r5, #1
 800aee4:	2b39      	cmp	r3, #57	; 0x39
 800aee6:	d04d      	beq.n	800af84 <_dtoa_r+0xaec>
 800aee8:	3301      	adds	r3, #1
 800aeea:	e052      	b.n	800af92 <_dtoa_r+0xafa>
 800aeec:	9a07      	ldr	r2, [sp, #28]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	f102 0501 	add.w	r5, r2, #1
 800aef4:	dd06      	ble.n	800af04 <_dtoa_r+0xa6c>
 800aef6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800aefa:	d0eb      	beq.n	800aed4 <_dtoa_r+0xa3c>
 800aefc:	f108 0801 	add.w	r8, r8, #1
 800af00:	9b07      	ldr	r3, [sp, #28]
 800af02:	e7c4      	b.n	800ae8e <_dtoa_r+0x9f6>
 800af04:	9b06      	ldr	r3, [sp, #24]
 800af06:	9a04      	ldr	r2, [sp, #16]
 800af08:	1aeb      	subs	r3, r5, r3
 800af0a:	4293      	cmp	r3, r2
 800af0c:	f805 8c01 	strb.w	r8, [r5, #-1]
 800af10:	d021      	beq.n	800af56 <_dtoa_r+0xabe>
 800af12:	4659      	mov	r1, fp
 800af14:	2300      	movs	r3, #0
 800af16:	220a      	movs	r2, #10
 800af18:	4620      	mov	r0, r4
 800af1a:	f000 f8da 	bl	800b0d2 <__multadd>
 800af1e:	45b9      	cmp	r9, r7
 800af20:	4683      	mov	fp, r0
 800af22:	f04f 0300 	mov.w	r3, #0
 800af26:	f04f 020a 	mov.w	r2, #10
 800af2a:	4649      	mov	r1, r9
 800af2c:	4620      	mov	r0, r4
 800af2e:	d105      	bne.n	800af3c <_dtoa_r+0xaa4>
 800af30:	f000 f8cf 	bl	800b0d2 <__multadd>
 800af34:	4681      	mov	r9, r0
 800af36:	4607      	mov	r7, r0
 800af38:	9507      	str	r5, [sp, #28]
 800af3a:	e778      	b.n	800ae2e <_dtoa_r+0x996>
 800af3c:	f000 f8c9 	bl	800b0d2 <__multadd>
 800af40:	4639      	mov	r1, r7
 800af42:	4681      	mov	r9, r0
 800af44:	2300      	movs	r3, #0
 800af46:	220a      	movs	r2, #10
 800af48:	4620      	mov	r0, r4
 800af4a:	f000 f8c2 	bl	800b0d2 <__multadd>
 800af4e:	4607      	mov	r7, r0
 800af50:	e7f2      	b.n	800af38 <_dtoa_r+0xaa0>
 800af52:	f04f 0900 	mov.w	r9, #0
 800af56:	4659      	mov	r1, fp
 800af58:	2201      	movs	r2, #1
 800af5a:	4620      	mov	r0, r4
 800af5c:	f000 fa2e 	bl	800b3bc <__lshift>
 800af60:	4631      	mov	r1, r6
 800af62:	4683      	mov	fp, r0
 800af64:	f000 fa7e 	bl	800b464 <__mcmp>
 800af68:	2800      	cmp	r0, #0
 800af6a:	dcb8      	bgt.n	800aede <_dtoa_r+0xa46>
 800af6c:	d102      	bne.n	800af74 <_dtoa_r+0xadc>
 800af6e:	f018 0f01 	tst.w	r8, #1
 800af72:	d1b4      	bne.n	800aede <_dtoa_r+0xa46>
 800af74:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800af78:	1e6a      	subs	r2, r5, #1
 800af7a:	2b30      	cmp	r3, #48	; 0x30
 800af7c:	f47f af0f 	bne.w	800ad9e <_dtoa_r+0x906>
 800af80:	4615      	mov	r5, r2
 800af82:	e7f7      	b.n	800af74 <_dtoa_r+0xadc>
 800af84:	9b06      	ldr	r3, [sp, #24]
 800af86:	4293      	cmp	r3, r2
 800af88:	d105      	bne.n	800af96 <_dtoa_r+0xafe>
 800af8a:	2331      	movs	r3, #49	; 0x31
 800af8c:	9a06      	ldr	r2, [sp, #24]
 800af8e:	f10a 0a01 	add.w	sl, sl, #1
 800af92:	7013      	strb	r3, [r2, #0]
 800af94:	e703      	b.n	800ad9e <_dtoa_r+0x906>
 800af96:	4615      	mov	r5, r2
 800af98:	e7a1      	b.n	800aede <_dtoa_r+0xa46>
 800af9a:	4b17      	ldr	r3, [pc, #92]	; (800aff8 <_dtoa_r+0xb60>)
 800af9c:	f7ff bae1 	b.w	800a562 <_dtoa_r+0xca>
 800afa0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	f47f aabb 	bne.w	800a51e <_dtoa_r+0x86>
 800afa8:	4b14      	ldr	r3, [pc, #80]	; (800affc <_dtoa_r+0xb64>)
 800afaa:	f7ff bada 	b.w	800a562 <_dtoa_r+0xca>
 800afae:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800afb0:	2b01      	cmp	r3, #1
 800afb2:	f77f ae3f 	ble.w	800ac34 <_dtoa_r+0x79c>
 800afb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800afb8:	9308      	str	r3, [sp, #32]
 800afba:	e653      	b.n	800ac64 <_dtoa_r+0x7cc>
 800afbc:	9b04      	ldr	r3, [sp, #16]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	dc03      	bgt.n	800afca <_dtoa_r+0xb32>
 800afc2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800afc4:	2b02      	cmp	r3, #2
 800afc6:	f73f aed5 	bgt.w	800ad74 <_dtoa_r+0x8dc>
 800afca:	9d06      	ldr	r5, [sp, #24]
 800afcc:	4631      	mov	r1, r6
 800afce:	4658      	mov	r0, fp
 800afd0:	f7ff f9d4 	bl	800a37c <quorem>
 800afd4:	9b06      	ldr	r3, [sp, #24]
 800afd6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800afda:	f805 8b01 	strb.w	r8, [r5], #1
 800afde:	9a04      	ldr	r2, [sp, #16]
 800afe0:	1aeb      	subs	r3, r5, r3
 800afe2:	429a      	cmp	r2, r3
 800afe4:	ddb5      	ble.n	800af52 <_dtoa_r+0xaba>
 800afe6:	4659      	mov	r1, fp
 800afe8:	2300      	movs	r3, #0
 800afea:	220a      	movs	r2, #10
 800afec:	4620      	mov	r0, r4
 800afee:	f000 f870 	bl	800b0d2 <__multadd>
 800aff2:	4683      	mov	fp, r0
 800aff4:	e7ea      	b.n	800afcc <_dtoa_r+0xb34>
 800aff6:	bf00      	nop
 800aff8:	0800db40 	.word	0x0800db40
 800affc:	0800db64 	.word	0x0800db64

0800b000 <_localeconv_r>:
 800b000:	4b04      	ldr	r3, [pc, #16]	; (800b014 <_localeconv_r+0x14>)
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	6a18      	ldr	r0, [r3, #32]
 800b006:	4b04      	ldr	r3, [pc, #16]	; (800b018 <_localeconv_r+0x18>)
 800b008:	2800      	cmp	r0, #0
 800b00a:	bf08      	it	eq
 800b00c:	4618      	moveq	r0, r3
 800b00e:	30f0      	adds	r0, #240	; 0xf0
 800b010:	4770      	bx	lr
 800b012:	bf00      	nop
 800b014:	20000010 	.word	0x20000010
 800b018:	20000074 	.word	0x20000074

0800b01c <memchr>:
 800b01c:	b510      	push	{r4, lr}
 800b01e:	b2c9      	uxtb	r1, r1
 800b020:	4402      	add	r2, r0
 800b022:	4290      	cmp	r0, r2
 800b024:	4603      	mov	r3, r0
 800b026:	d101      	bne.n	800b02c <memchr+0x10>
 800b028:	2300      	movs	r3, #0
 800b02a:	e003      	b.n	800b034 <memchr+0x18>
 800b02c:	781c      	ldrb	r4, [r3, #0]
 800b02e:	3001      	adds	r0, #1
 800b030:	428c      	cmp	r4, r1
 800b032:	d1f6      	bne.n	800b022 <memchr+0x6>
 800b034:	4618      	mov	r0, r3
 800b036:	bd10      	pop	{r4, pc}

0800b038 <__malloc_lock>:
 800b038:	4770      	bx	lr

0800b03a <__malloc_unlock>:
 800b03a:	4770      	bx	lr

0800b03c <_Balloc>:
 800b03c:	b570      	push	{r4, r5, r6, lr}
 800b03e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b040:	4604      	mov	r4, r0
 800b042:	460e      	mov	r6, r1
 800b044:	b93d      	cbnz	r5, 800b056 <_Balloc+0x1a>
 800b046:	2010      	movs	r0, #16
 800b048:	f7fe fc40 	bl	80098cc <malloc>
 800b04c:	6260      	str	r0, [r4, #36]	; 0x24
 800b04e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b052:	6005      	str	r5, [r0, #0]
 800b054:	60c5      	str	r5, [r0, #12]
 800b056:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b058:	68eb      	ldr	r3, [r5, #12]
 800b05a:	b183      	cbz	r3, 800b07e <_Balloc+0x42>
 800b05c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b05e:	68db      	ldr	r3, [r3, #12]
 800b060:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b064:	b9b8      	cbnz	r0, 800b096 <_Balloc+0x5a>
 800b066:	2101      	movs	r1, #1
 800b068:	fa01 f506 	lsl.w	r5, r1, r6
 800b06c:	1d6a      	adds	r2, r5, #5
 800b06e:	0092      	lsls	r2, r2, #2
 800b070:	4620      	mov	r0, r4
 800b072:	f000 fabe 	bl	800b5f2 <_calloc_r>
 800b076:	b160      	cbz	r0, 800b092 <_Balloc+0x56>
 800b078:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800b07c:	e00e      	b.n	800b09c <_Balloc+0x60>
 800b07e:	2221      	movs	r2, #33	; 0x21
 800b080:	2104      	movs	r1, #4
 800b082:	4620      	mov	r0, r4
 800b084:	f000 fab5 	bl	800b5f2 <_calloc_r>
 800b088:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b08a:	60e8      	str	r0, [r5, #12]
 800b08c:	68db      	ldr	r3, [r3, #12]
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d1e4      	bne.n	800b05c <_Balloc+0x20>
 800b092:	2000      	movs	r0, #0
 800b094:	bd70      	pop	{r4, r5, r6, pc}
 800b096:	6802      	ldr	r2, [r0, #0]
 800b098:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800b09c:	2300      	movs	r3, #0
 800b09e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b0a2:	e7f7      	b.n	800b094 <_Balloc+0x58>

0800b0a4 <_Bfree>:
 800b0a4:	b570      	push	{r4, r5, r6, lr}
 800b0a6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b0a8:	4606      	mov	r6, r0
 800b0aa:	460d      	mov	r5, r1
 800b0ac:	b93c      	cbnz	r4, 800b0be <_Bfree+0x1a>
 800b0ae:	2010      	movs	r0, #16
 800b0b0:	f7fe fc0c 	bl	80098cc <malloc>
 800b0b4:	6270      	str	r0, [r6, #36]	; 0x24
 800b0b6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b0ba:	6004      	str	r4, [r0, #0]
 800b0bc:	60c4      	str	r4, [r0, #12]
 800b0be:	b13d      	cbz	r5, 800b0d0 <_Bfree+0x2c>
 800b0c0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b0c2:	686a      	ldr	r2, [r5, #4]
 800b0c4:	68db      	ldr	r3, [r3, #12]
 800b0c6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b0ca:	6029      	str	r1, [r5, #0]
 800b0cc:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800b0d0:	bd70      	pop	{r4, r5, r6, pc}

0800b0d2 <__multadd>:
 800b0d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0d6:	461f      	mov	r7, r3
 800b0d8:	4606      	mov	r6, r0
 800b0da:	460c      	mov	r4, r1
 800b0dc:	2300      	movs	r3, #0
 800b0de:	690d      	ldr	r5, [r1, #16]
 800b0e0:	f101 0c14 	add.w	ip, r1, #20
 800b0e4:	f8dc 0000 	ldr.w	r0, [ip]
 800b0e8:	3301      	adds	r3, #1
 800b0ea:	b281      	uxth	r1, r0
 800b0ec:	fb02 7101 	mla	r1, r2, r1, r7
 800b0f0:	0c00      	lsrs	r0, r0, #16
 800b0f2:	0c0f      	lsrs	r7, r1, #16
 800b0f4:	fb02 7000 	mla	r0, r2, r0, r7
 800b0f8:	b289      	uxth	r1, r1
 800b0fa:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800b0fe:	429d      	cmp	r5, r3
 800b100:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800b104:	f84c 1b04 	str.w	r1, [ip], #4
 800b108:	dcec      	bgt.n	800b0e4 <__multadd+0x12>
 800b10a:	b1d7      	cbz	r7, 800b142 <__multadd+0x70>
 800b10c:	68a3      	ldr	r3, [r4, #8]
 800b10e:	42ab      	cmp	r3, r5
 800b110:	dc12      	bgt.n	800b138 <__multadd+0x66>
 800b112:	6861      	ldr	r1, [r4, #4]
 800b114:	4630      	mov	r0, r6
 800b116:	3101      	adds	r1, #1
 800b118:	f7ff ff90 	bl	800b03c <_Balloc>
 800b11c:	4680      	mov	r8, r0
 800b11e:	6922      	ldr	r2, [r4, #16]
 800b120:	f104 010c 	add.w	r1, r4, #12
 800b124:	3202      	adds	r2, #2
 800b126:	0092      	lsls	r2, r2, #2
 800b128:	300c      	adds	r0, #12
 800b12a:	f7fe fbee 	bl	800990a <memcpy>
 800b12e:	4621      	mov	r1, r4
 800b130:	4630      	mov	r0, r6
 800b132:	f7ff ffb7 	bl	800b0a4 <_Bfree>
 800b136:	4644      	mov	r4, r8
 800b138:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b13c:	3501      	adds	r5, #1
 800b13e:	615f      	str	r7, [r3, #20]
 800b140:	6125      	str	r5, [r4, #16]
 800b142:	4620      	mov	r0, r4
 800b144:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b148 <__hi0bits>:
 800b148:	0c02      	lsrs	r2, r0, #16
 800b14a:	0412      	lsls	r2, r2, #16
 800b14c:	4603      	mov	r3, r0
 800b14e:	b9b2      	cbnz	r2, 800b17e <__hi0bits+0x36>
 800b150:	0403      	lsls	r3, r0, #16
 800b152:	2010      	movs	r0, #16
 800b154:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b158:	bf04      	itt	eq
 800b15a:	021b      	lsleq	r3, r3, #8
 800b15c:	3008      	addeq	r0, #8
 800b15e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b162:	bf04      	itt	eq
 800b164:	011b      	lsleq	r3, r3, #4
 800b166:	3004      	addeq	r0, #4
 800b168:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b16c:	bf04      	itt	eq
 800b16e:	009b      	lsleq	r3, r3, #2
 800b170:	3002      	addeq	r0, #2
 800b172:	2b00      	cmp	r3, #0
 800b174:	db06      	blt.n	800b184 <__hi0bits+0x3c>
 800b176:	005b      	lsls	r3, r3, #1
 800b178:	d503      	bpl.n	800b182 <__hi0bits+0x3a>
 800b17a:	3001      	adds	r0, #1
 800b17c:	4770      	bx	lr
 800b17e:	2000      	movs	r0, #0
 800b180:	e7e8      	b.n	800b154 <__hi0bits+0xc>
 800b182:	2020      	movs	r0, #32
 800b184:	4770      	bx	lr

0800b186 <__lo0bits>:
 800b186:	6803      	ldr	r3, [r0, #0]
 800b188:	4601      	mov	r1, r0
 800b18a:	f013 0207 	ands.w	r2, r3, #7
 800b18e:	d00b      	beq.n	800b1a8 <__lo0bits+0x22>
 800b190:	07da      	lsls	r2, r3, #31
 800b192:	d423      	bmi.n	800b1dc <__lo0bits+0x56>
 800b194:	0798      	lsls	r0, r3, #30
 800b196:	bf49      	itett	mi
 800b198:	085b      	lsrmi	r3, r3, #1
 800b19a:	089b      	lsrpl	r3, r3, #2
 800b19c:	2001      	movmi	r0, #1
 800b19e:	600b      	strmi	r3, [r1, #0]
 800b1a0:	bf5c      	itt	pl
 800b1a2:	600b      	strpl	r3, [r1, #0]
 800b1a4:	2002      	movpl	r0, #2
 800b1a6:	4770      	bx	lr
 800b1a8:	b298      	uxth	r0, r3
 800b1aa:	b9a8      	cbnz	r0, 800b1d8 <__lo0bits+0x52>
 800b1ac:	2010      	movs	r0, #16
 800b1ae:	0c1b      	lsrs	r3, r3, #16
 800b1b0:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b1b4:	bf04      	itt	eq
 800b1b6:	0a1b      	lsreq	r3, r3, #8
 800b1b8:	3008      	addeq	r0, #8
 800b1ba:	071a      	lsls	r2, r3, #28
 800b1bc:	bf04      	itt	eq
 800b1be:	091b      	lsreq	r3, r3, #4
 800b1c0:	3004      	addeq	r0, #4
 800b1c2:	079a      	lsls	r2, r3, #30
 800b1c4:	bf04      	itt	eq
 800b1c6:	089b      	lsreq	r3, r3, #2
 800b1c8:	3002      	addeq	r0, #2
 800b1ca:	07da      	lsls	r2, r3, #31
 800b1cc:	d402      	bmi.n	800b1d4 <__lo0bits+0x4e>
 800b1ce:	085b      	lsrs	r3, r3, #1
 800b1d0:	d006      	beq.n	800b1e0 <__lo0bits+0x5a>
 800b1d2:	3001      	adds	r0, #1
 800b1d4:	600b      	str	r3, [r1, #0]
 800b1d6:	4770      	bx	lr
 800b1d8:	4610      	mov	r0, r2
 800b1da:	e7e9      	b.n	800b1b0 <__lo0bits+0x2a>
 800b1dc:	2000      	movs	r0, #0
 800b1de:	4770      	bx	lr
 800b1e0:	2020      	movs	r0, #32
 800b1e2:	4770      	bx	lr

0800b1e4 <__i2b>:
 800b1e4:	b510      	push	{r4, lr}
 800b1e6:	460c      	mov	r4, r1
 800b1e8:	2101      	movs	r1, #1
 800b1ea:	f7ff ff27 	bl	800b03c <_Balloc>
 800b1ee:	2201      	movs	r2, #1
 800b1f0:	6144      	str	r4, [r0, #20]
 800b1f2:	6102      	str	r2, [r0, #16]
 800b1f4:	bd10      	pop	{r4, pc}

0800b1f6 <__multiply>:
 800b1f6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1fa:	4614      	mov	r4, r2
 800b1fc:	690a      	ldr	r2, [r1, #16]
 800b1fe:	6923      	ldr	r3, [r4, #16]
 800b200:	4688      	mov	r8, r1
 800b202:	429a      	cmp	r2, r3
 800b204:	bfbe      	ittt	lt
 800b206:	460b      	movlt	r3, r1
 800b208:	46a0      	movlt	r8, r4
 800b20a:	461c      	movlt	r4, r3
 800b20c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b210:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b214:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b218:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b21c:	eb07 0609 	add.w	r6, r7, r9
 800b220:	42b3      	cmp	r3, r6
 800b222:	bfb8      	it	lt
 800b224:	3101      	addlt	r1, #1
 800b226:	f7ff ff09 	bl	800b03c <_Balloc>
 800b22a:	f100 0514 	add.w	r5, r0, #20
 800b22e:	462b      	mov	r3, r5
 800b230:	2200      	movs	r2, #0
 800b232:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800b236:	4573      	cmp	r3, lr
 800b238:	d316      	bcc.n	800b268 <__multiply+0x72>
 800b23a:	f104 0214 	add.w	r2, r4, #20
 800b23e:	f108 0114 	add.w	r1, r8, #20
 800b242:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800b246:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800b24a:	9300      	str	r3, [sp, #0]
 800b24c:	9b00      	ldr	r3, [sp, #0]
 800b24e:	9201      	str	r2, [sp, #4]
 800b250:	4293      	cmp	r3, r2
 800b252:	d80c      	bhi.n	800b26e <__multiply+0x78>
 800b254:	2e00      	cmp	r6, #0
 800b256:	dd03      	ble.n	800b260 <__multiply+0x6a>
 800b258:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d05d      	beq.n	800b31c <__multiply+0x126>
 800b260:	6106      	str	r6, [r0, #16]
 800b262:	b003      	add	sp, #12
 800b264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b268:	f843 2b04 	str.w	r2, [r3], #4
 800b26c:	e7e3      	b.n	800b236 <__multiply+0x40>
 800b26e:	f8b2 b000 	ldrh.w	fp, [r2]
 800b272:	f1bb 0f00 	cmp.w	fp, #0
 800b276:	d023      	beq.n	800b2c0 <__multiply+0xca>
 800b278:	4689      	mov	r9, r1
 800b27a:	46ac      	mov	ip, r5
 800b27c:	f04f 0800 	mov.w	r8, #0
 800b280:	f859 4b04 	ldr.w	r4, [r9], #4
 800b284:	f8dc a000 	ldr.w	sl, [ip]
 800b288:	b2a3      	uxth	r3, r4
 800b28a:	fa1f fa8a 	uxth.w	sl, sl
 800b28e:	fb0b a303 	mla	r3, fp, r3, sl
 800b292:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b296:	f8dc 4000 	ldr.w	r4, [ip]
 800b29a:	4443      	add	r3, r8
 800b29c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b2a0:	fb0b 840a 	mla	r4, fp, sl, r8
 800b2a4:	46e2      	mov	sl, ip
 800b2a6:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800b2aa:	b29b      	uxth	r3, r3
 800b2ac:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b2b0:	454f      	cmp	r7, r9
 800b2b2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b2b6:	f84a 3b04 	str.w	r3, [sl], #4
 800b2ba:	d82b      	bhi.n	800b314 <__multiply+0x11e>
 800b2bc:	f8cc 8004 	str.w	r8, [ip, #4]
 800b2c0:	9b01      	ldr	r3, [sp, #4]
 800b2c2:	3204      	adds	r2, #4
 800b2c4:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800b2c8:	f1ba 0f00 	cmp.w	sl, #0
 800b2cc:	d020      	beq.n	800b310 <__multiply+0x11a>
 800b2ce:	4689      	mov	r9, r1
 800b2d0:	46a8      	mov	r8, r5
 800b2d2:	f04f 0b00 	mov.w	fp, #0
 800b2d6:	682b      	ldr	r3, [r5, #0]
 800b2d8:	f8b9 c000 	ldrh.w	ip, [r9]
 800b2dc:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800b2e0:	b29b      	uxth	r3, r3
 800b2e2:	fb0a 440c 	mla	r4, sl, ip, r4
 800b2e6:	46c4      	mov	ip, r8
 800b2e8:	445c      	add	r4, fp
 800b2ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b2ee:	f84c 3b04 	str.w	r3, [ip], #4
 800b2f2:	f859 3b04 	ldr.w	r3, [r9], #4
 800b2f6:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800b2fa:	0c1b      	lsrs	r3, r3, #16
 800b2fc:	fb0a b303 	mla	r3, sl, r3, fp
 800b300:	454f      	cmp	r7, r9
 800b302:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800b306:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800b30a:	d805      	bhi.n	800b318 <__multiply+0x122>
 800b30c:	f8c8 3004 	str.w	r3, [r8, #4]
 800b310:	3504      	adds	r5, #4
 800b312:	e79b      	b.n	800b24c <__multiply+0x56>
 800b314:	46d4      	mov	ip, sl
 800b316:	e7b3      	b.n	800b280 <__multiply+0x8a>
 800b318:	46e0      	mov	r8, ip
 800b31a:	e7dd      	b.n	800b2d8 <__multiply+0xe2>
 800b31c:	3e01      	subs	r6, #1
 800b31e:	e799      	b.n	800b254 <__multiply+0x5e>

0800b320 <__pow5mult>:
 800b320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b324:	4615      	mov	r5, r2
 800b326:	f012 0203 	ands.w	r2, r2, #3
 800b32a:	4606      	mov	r6, r0
 800b32c:	460f      	mov	r7, r1
 800b32e:	d007      	beq.n	800b340 <__pow5mult+0x20>
 800b330:	4c21      	ldr	r4, [pc, #132]	; (800b3b8 <__pow5mult+0x98>)
 800b332:	3a01      	subs	r2, #1
 800b334:	2300      	movs	r3, #0
 800b336:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b33a:	f7ff feca 	bl	800b0d2 <__multadd>
 800b33e:	4607      	mov	r7, r0
 800b340:	10ad      	asrs	r5, r5, #2
 800b342:	d035      	beq.n	800b3b0 <__pow5mult+0x90>
 800b344:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b346:	b93c      	cbnz	r4, 800b358 <__pow5mult+0x38>
 800b348:	2010      	movs	r0, #16
 800b34a:	f7fe fabf 	bl	80098cc <malloc>
 800b34e:	6270      	str	r0, [r6, #36]	; 0x24
 800b350:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b354:	6004      	str	r4, [r0, #0]
 800b356:	60c4      	str	r4, [r0, #12]
 800b358:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b35c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b360:	b94c      	cbnz	r4, 800b376 <__pow5mult+0x56>
 800b362:	f240 2171 	movw	r1, #625	; 0x271
 800b366:	4630      	mov	r0, r6
 800b368:	f7ff ff3c 	bl	800b1e4 <__i2b>
 800b36c:	2300      	movs	r3, #0
 800b36e:	4604      	mov	r4, r0
 800b370:	f8c8 0008 	str.w	r0, [r8, #8]
 800b374:	6003      	str	r3, [r0, #0]
 800b376:	f04f 0800 	mov.w	r8, #0
 800b37a:	07eb      	lsls	r3, r5, #31
 800b37c:	d50a      	bpl.n	800b394 <__pow5mult+0x74>
 800b37e:	4639      	mov	r1, r7
 800b380:	4622      	mov	r2, r4
 800b382:	4630      	mov	r0, r6
 800b384:	f7ff ff37 	bl	800b1f6 <__multiply>
 800b388:	4681      	mov	r9, r0
 800b38a:	4639      	mov	r1, r7
 800b38c:	4630      	mov	r0, r6
 800b38e:	f7ff fe89 	bl	800b0a4 <_Bfree>
 800b392:	464f      	mov	r7, r9
 800b394:	106d      	asrs	r5, r5, #1
 800b396:	d00b      	beq.n	800b3b0 <__pow5mult+0x90>
 800b398:	6820      	ldr	r0, [r4, #0]
 800b39a:	b938      	cbnz	r0, 800b3ac <__pow5mult+0x8c>
 800b39c:	4622      	mov	r2, r4
 800b39e:	4621      	mov	r1, r4
 800b3a0:	4630      	mov	r0, r6
 800b3a2:	f7ff ff28 	bl	800b1f6 <__multiply>
 800b3a6:	6020      	str	r0, [r4, #0]
 800b3a8:	f8c0 8000 	str.w	r8, [r0]
 800b3ac:	4604      	mov	r4, r0
 800b3ae:	e7e4      	b.n	800b37a <__pow5mult+0x5a>
 800b3b0:	4638      	mov	r0, r7
 800b3b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3b6:	bf00      	nop
 800b3b8:	0800dc68 	.word	0x0800dc68

0800b3bc <__lshift>:
 800b3bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3c0:	460c      	mov	r4, r1
 800b3c2:	4607      	mov	r7, r0
 800b3c4:	4616      	mov	r6, r2
 800b3c6:	6923      	ldr	r3, [r4, #16]
 800b3c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b3cc:	eb0a 0903 	add.w	r9, sl, r3
 800b3d0:	6849      	ldr	r1, [r1, #4]
 800b3d2:	68a3      	ldr	r3, [r4, #8]
 800b3d4:	f109 0501 	add.w	r5, r9, #1
 800b3d8:	42ab      	cmp	r3, r5
 800b3da:	db32      	blt.n	800b442 <__lshift+0x86>
 800b3dc:	4638      	mov	r0, r7
 800b3de:	f7ff fe2d 	bl	800b03c <_Balloc>
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	4680      	mov	r8, r0
 800b3e6:	461a      	mov	r2, r3
 800b3e8:	f100 0114 	add.w	r1, r0, #20
 800b3ec:	4553      	cmp	r3, sl
 800b3ee:	db2b      	blt.n	800b448 <__lshift+0x8c>
 800b3f0:	6920      	ldr	r0, [r4, #16]
 800b3f2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b3f6:	f104 0314 	add.w	r3, r4, #20
 800b3fa:	f016 021f 	ands.w	r2, r6, #31
 800b3fe:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b402:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b406:	d025      	beq.n	800b454 <__lshift+0x98>
 800b408:	2000      	movs	r0, #0
 800b40a:	f1c2 0e20 	rsb	lr, r2, #32
 800b40e:	468a      	mov	sl, r1
 800b410:	681e      	ldr	r6, [r3, #0]
 800b412:	4096      	lsls	r6, r2
 800b414:	4330      	orrs	r0, r6
 800b416:	f84a 0b04 	str.w	r0, [sl], #4
 800b41a:	f853 0b04 	ldr.w	r0, [r3], #4
 800b41e:	459c      	cmp	ip, r3
 800b420:	fa20 f00e 	lsr.w	r0, r0, lr
 800b424:	d814      	bhi.n	800b450 <__lshift+0x94>
 800b426:	6048      	str	r0, [r1, #4]
 800b428:	b108      	cbz	r0, 800b42e <__lshift+0x72>
 800b42a:	f109 0502 	add.w	r5, r9, #2
 800b42e:	3d01      	subs	r5, #1
 800b430:	4638      	mov	r0, r7
 800b432:	f8c8 5010 	str.w	r5, [r8, #16]
 800b436:	4621      	mov	r1, r4
 800b438:	f7ff fe34 	bl	800b0a4 <_Bfree>
 800b43c:	4640      	mov	r0, r8
 800b43e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b442:	3101      	adds	r1, #1
 800b444:	005b      	lsls	r3, r3, #1
 800b446:	e7c7      	b.n	800b3d8 <__lshift+0x1c>
 800b448:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b44c:	3301      	adds	r3, #1
 800b44e:	e7cd      	b.n	800b3ec <__lshift+0x30>
 800b450:	4651      	mov	r1, sl
 800b452:	e7dc      	b.n	800b40e <__lshift+0x52>
 800b454:	3904      	subs	r1, #4
 800b456:	f853 2b04 	ldr.w	r2, [r3], #4
 800b45a:	459c      	cmp	ip, r3
 800b45c:	f841 2f04 	str.w	r2, [r1, #4]!
 800b460:	d8f9      	bhi.n	800b456 <__lshift+0x9a>
 800b462:	e7e4      	b.n	800b42e <__lshift+0x72>

0800b464 <__mcmp>:
 800b464:	6903      	ldr	r3, [r0, #16]
 800b466:	690a      	ldr	r2, [r1, #16]
 800b468:	b530      	push	{r4, r5, lr}
 800b46a:	1a9b      	subs	r3, r3, r2
 800b46c:	d10c      	bne.n	800b488 <__mcmp+0x24>
 800b46e:	0092      	lsls	r2, r2, #2
 800b470:	3014      	adds	r0, #20
 800b472:	3114      	adds	r1, #20
 800b474:	1884      	adds	r4, r0, r2
 800b476:	4411      	add	r1, r2
 800b478:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b47c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b480:	4295      	cmp	r5, r2
 800b482:	d003      	beq.n	800b48c <__mcmp+0x28>
 800b484:	d305      	bcc.n	800b492 <__mcmp+0x2e>
 800b486:	2301      	movs	r3, #1
 800b488:	4618      	mov	r0, r3
 800b48a:	bd30      	pop	{r4, r5, pc}
 800b48c:	42a0      	cmp	r0, r4
 800b48e:	d3f3      	bcc.n	800b478 <__mcmp+0x14>
 800b490:	e7fa      	b.n	800b488 <__mcmp+0x24>
 800b492:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b496:	e7f7      	b.n	800b488 <__mcmp+0x24>

0800b498 <__mdiff>:
 800b498:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b49c:	460d      	mov	r5, r1
 800b49e:	4607      	mov	r7, r0
 800b4a0:	4611      	mov	r1, r2
 800b4a2:	4628      	mov	r0, r5
 800b4a4:	4614      	mov	r4, r2
 800b4a6:	f7ff ffdd 	bl	800b464 <__mcmp>
 800b4aa:	1e06      	subs	r6, r0, #0
 800b4ac:	d108      	bne.n	800b4c0 <__mdiff+0x28>
 800b4ae:	4631      	mov	r1, r6
 800b4b0:	4638      	mov	r0, r7
 800b4b2:	f7ff fdc3 	bl	800b03c <_Balloc>
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b4bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4c0:	bfa4      	itt	ge
 800b4c2:	4623      	movge	r3, r4
 800b4c4:	462c      	movge	r4, r5
 800b4c6:	4638      	mov	r0, r7
 800b4c8:	6861      	ldr	r1, [r4, #4]
 800b4ca:	bfa6      	itte	ge
 800b4cc:	461d      	movge	r5, r3
 800b4ce:	2600      	movge	r6, #0
 800b4d0:	2601      	movlt	r6, #1
 800b4d2:	f7ff fdb3 	bl	800b03c <_Balloc>
 800b4d6:	f04f 0e00 	mov.w	lr, #0
 800b4da:	60c6      	str	r6, [r0, #12]
 800b4dc:	692b      	ldr	r3, [r5, #16]
 800b4de:	6926      	ldr	r6, [r4, #16]
 800b4e0:	f104 0214 	add.w	r2, r4, #20
 800b4e4:	f105 0914 	add.w	r9, r5, #20
 800b4e8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800b4ec:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800b4f0:	f100 0114 	add.w	r1, r0, #20
 800b4f4:	f852 ab04 	ldr.w	sl, [r2], #4
 800b4f8:	f859 5b04 	ldr.w	r5, [r9], #4
 800b4fc:	fa1f f38a 	uxth.w	r3, sl
 800b500:	4473      	add	r3, lr
 800b502:	b2ac      	uxth	r4, r5
 800b504:	1b1b      	subs	r3, r3, r4
 800b506:	0c2c      	lsrs	r4, r5, #16
 800b508:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800b50c:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800b510:	b29b      	uxth	r3, r3
 800b512:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800b516:	45c8      	cmp	r8, r9
 800b518:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800b51c:	4694      	mov	ip, r2
 800b51e:	f841 4b04 	str.w	r4, [r1], #4
 800b522:	d8e7      	bhi.n	800b4f4 <__mdiff+0x5c>
 800b524:	45bc      	cmp	ip, r7
 800b526:	d304      	bcc.n	800b532 <__mdiff+0x9a>
 800b528:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800b52c:	b183      	cbz	r3, 800b550 <__mdiff+0xb8>
 800b52e:	6106      	str	r6, [r0, #16]
 800b530:	e7c4      	b.n	800b4bc <__mdiff+0x24>
 800b532:	f85c 4b04 	ldr.w	r4, [ip], #4
 800b536:	b2a2      	uxth	r2, r4
 800b538:	4472      	add	r2, lr
 800b53a:	1413      	asrs	r3, r2, #16
 800b53c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800b540:	b292      	uxth	r2, r2
 800b542:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b546:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800b54a:	f841 2b04 	str.w	r2, [r1], #4
 800b54e:	e7e9      	b.n	800b524 <__mdiff+0x8c>
 800b550:	3e01      	subs	r6, #1
 800b552:	e7e9      	b.n	800b528 <__mdiff+0x90>

0800b554 <__d2b>:
 800b554:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800b558:	461c      	mov	r4, r3
 800b55a:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800b55e:	2101      	movs	r1, #1
 800b560:	4690      	mov	r8, r2
 800b562:	f7ff fd6b 	bl	800b03c <_Balloc>
 800b566:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800b56a:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800b56e:	4607      	mov	r7, r0
 800b570:	bb34      	cbnz	r4, 800b5c0 <__d2b+0x6c>
 800b572:	9201      	str	r2, [sp, #4]
 800b574:	f1b8 0200 	subs.w	r2, r8, #0
 800b578:	d027      	beq.n	800b5ca <__d2b+0x76>
 800b57a:	a802      	add	r0, sp, #8
 800b57c:	f840 2d08 	str.w	r2, [r0, #-8]!
 800b580:	f7ff fe01 	bl	800b186 <__lo0bits>
 800b584:	9900      	ldr	r1, [sp, #0]
 800b586:	b1f0      	cbz	r0, 800b5c6 <__d2b+0x72>
 800b588:	9a01      	ldr	r2, [sp, #4]
 800b58a:	f1c0 0320 	rsb	r3, r0, #32
 800b58e:	fa02 f303 	lsl.w	r3, r2, r3
 800b592:	430b      	orrs	r3, r1
 800b594:	40c2      	lsrs	r2, r0
 800b596:	617b      	str	r3, [r7, #20]
 800b598:	9201      	str	r2, [sp, #4]
 800b59a:	9b01      	ldr	r3, [sp, #4]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	bf14      	ite	ne
 800b5a0:	2102      	movne	r1, #2
 800b5a2:	2101      	moveq	r1, #1
 800b5a4:	61bb      	str	r3, [r7, #24]
 800b5a6:	6139      	str	r1, [r7, #16]
 800b5a8:	b1c4      	cbz	r4, 800b5dc <__d2b+0x88>
 800b5aa:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b5ae:	4404      	add	r4, r0
 800b5b0:	6034      	str	r4, [r6, #0]
 800b5b2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b5b6:	6028      	str	r0, [r5, #0]
 800b5b8:	4638      	mov	r0, r7
 800b5ba:	b002      	add	sp, #8
 800b5bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5c0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800b5c4:	e7d5      	b.n	800b572 <__d2b+0x1e>
 800b5c6:	6179      	str	r1, [r7, #20]
 800b5c8:	e7e7      	b.n	800b59a <__d2b+0x46>
 800b5ca:	a801      	add	r0, sp, #4
 800b5cc:	f7ff fddb 	bl	800b186 <__lo0bits>
 800b5d0:	2101      	movs	r1, #1
 800b5d2:	9b01      	ldr	r3, [sp, #4]
 800b5d4:	6139      	str	r1, [r7, #16]
 800b5d6:	617b      	str	r3, [r7, #20]
 800b5d8:	3020      	adds	r0, #32
 800b5da:	e7e5      	b.n	800b5a8 <__d2b+0x54>
 800b5dc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b5e0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b5e4:	6030      	str	r0, [r6, #0]
 800b5e6:	6918      	ldr	r0, [r3, #16]
 800b5e8:	f7ff fdae 	bl	800b148 <__hi0bits>
 800b5ec:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b5f0:	e7e1      	b.n	800b5b6 <__d2b+0x62>

0800b5f2 <_calloc_r>:
 800b5f2:	b538      	push	{r3, r4, r5, lr}
 800b5f4:	fb02 f401 	mul.w	r4, r2, r1
 800b5f8:	4621      	mov	r1, r4
 800b5fa:	f7fe f9e5 	bl	80099c8 <_malloc_r>
 800b5fe:	4605      	mov	r5, r0
 800b600:	b118      	cbz	r0, 800b60a <_calloc_r+0x18>
 800b602:	4622      	mov	r2, r4
 800b604:	2100      	movs	r1, #0
 800b606:	f7fe f98b 	bl	8009920 <memset>
 800b60a:	4628      	mov	r0, r5
 800b60c:	bd38      	pop	{r3, r4, r5, pc}

0800b60e <__ssputs_r>:
 800b60e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b612:	688e      	ldr	r6, [r1, #8]
 800b614:	4682      	mov	sl, r0
 800b616:	429e      	cmp	r6, r3
 800b618:	460c      	mov	r4, r1
 800b61a:	4690      	mov	r8, r2
 800b61c:	4699      	mov	r9, r3
 800b61e:	d837      	bhi.n	800b690 <__ssputs_r+0x82>
 800b620:	898a      	ldrh	r2, [r1, #12]
 800b622:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b626:	d031      	beq.n	800b68c <__ssputs_r+0x7e>
 800b628:	2302      	movs	r3, #2
 800b62a:	6825      	ldr	r5, [r4, #0]
 800b62c:	6909      	ldr	r1, [r1, #16]
 800b62e:	1a6f      	subs	r7, r5, r1
 800b630:	6965      	ldr	r5, [r4, #20]
 800b632:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b636:	fb95 f5f3 	sdiv	r5, r5, r3
 800b63a:	f109 0301 	add.w	r3, r9, #1
 800b63e:	443b      	add	r3, r7
 800b640:	429d      	cmp	r5, r3
 800b642:	bf38      	it	cc
 800b644:	461d      	movcc	r5, r3
 800b646:	0553      	lsls	r3, r2, #21
 800b648:	d530      	bpl.n	800b6ac <__ssputs_r+0x9e>
 800b64a:	4629      	mov	r1, r5
 800b64c:	f7fe f9bc 	bl	80099c8 <_malloc_r>
 800b650:	4606      	mov	r6, r0
 800b652:	b950      	cbnz	r0, 800b66a <__ssputs_r+0x5c>
 800b654:	230c      	movs	r3, #12
 800b656:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b65a:	f8ca 3000 	str.w	r3, [sl]
 800b65e:	89a3      	ldrh	r3, [r4, #12]
 800b660:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b664:	81a3      	strh	r3, [r4, #12]
 800b666:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b66a:	463a      	mov	r2, r7
 800b66c:	6921      	ldr	r1, [r4, #16]
 800b66e:	f7fe f94c 	bl	800990a <memcpy>
 800b672:	89a3      	ldrh	r3, [r4, #12]
 800b674:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b678:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b67c:	81a3      	strh	r3, [r4, #12]
 800b67e:	6126      	str	r6, [r4, #16]
 800b680:	443e      	add	r6, r7
 800b682:	6026      	str	r6, [r4, #0]
 800b684:	464e      	mov	r6, r9
 800b686:	6165      	str	r5, [r4, #20]
 800b688:	1bed      	subs	r5, r5, r7
 800b68a:	60a5      	str	r5, [r4, #8]
 800b68c:	454e      	cmp	r6, r9
 800b68e:	d900      	bls.n	800b692 <__ssputs_r+0x84>
 800b690:	464e      	mov	r6, r9
 800b692:	4632      	mov	r2, r6
 800b694:	4641      	mov	r1, r8
 800b696:	6820      	ldr	r0, [r4, #0]
 800b698:	f000 f91e 	bl	800b8d8 <memmove>
 800b69c:	68a3      	ldr	r3, [r4, #8]
 800b69e:	2000      	movs	r0, #0
 800b6a0:	1b9b      	subs	r3, r3, r6
 800b6a2:	60a3      	str	r3, [r4, #8]
 800b6a4:	6823      	ldr	r3, [r4, #0]
 800b6a6:	441e      	add	r6, r3
 800b6a8:	6026      	str	r6, [r4, #0]
 800b6aa:	e7dc      	b.n	800b666 <__ssputs_r+0x58>
 800b6ac:	462a      	mov	r2, r5
 800b6ae:	f000 f92c 	bl	800b90a <_realloc_r>
 800b6b2:	4606      	mov	r6, r0
 800b6b4:	2800      	cmp	r0, #0
 800b6b6:	d1e2      	bne.n	800b67e <__ssputs_r+0x70>
 800b6b8:	6921      	ldr	r1, [r4, #16]
 800b6ba:	4650      	mov	r0, sl
 800b6bc:	f7fe f938 	bl	8009930 <_free_r>
 800b6c0:	e7c8      	b.n	800b654 <__ssputs_r+0x46>
	...

0800b6c4 <_svfiprintf_r>:
 800b6c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6c8:	461d      	mov	r5, r3
 800b6ca:	898b      	ldrh	r3, [r1, #12]
 800b6cc:	b09d      	sub	sp, #116	; 0x74
 800b6ce:	061f      	lsls	r7, r3, #24
 800b6d0:	4680      	mov	r8, r0
 800b6d2:	460c      	mov	r4, r1
 800b6d4:	4616      	mov	r6, r2
 800b6d6:	d50f      	bpl.n	800b6f8 <_svfiprintf_r+0x34>
 800b6d8:	690b      	ldr	r3, [r1, #16]
 800b6da:	b96b      	cbnz	r3, 800b6f8 <_svfiprintf_r+0x34>
 800b6dc:	2140      	movs	r1, #64	; 0x40
 800b6de:	f7fe f973 	bl	80099c8 <_malloc_r>
 800b6e2:	6020      	str	r0, [r4, #0]
 800b6e4:	6120      	str	r0, [r4, #16]
 800b6e6:	b928      	cbnz	r0, 800b6f4 <_svfiprintf_r+0x30>
 800b6e8:	230c      	movs	r3, #12
 800b6ea:	f8c8 3000 	str.w	r3, [r8]
 800b6ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b6f2:	e0c8      	b.n	800b886 <_svfiprintf_r+0x1c2>
 800b6f4:	2340      	movs	r3, #64	; 0x40
 800b6f6:	6163      	str	r3, [r4, #20]
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	9309      	str	r3, [sp, #36]	; 0x24
 800b6fc:	2320      	movs	r3, #32
 800b6fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b702:	2330      	movs	r3, #48	; 0x30
 800b704:	f04f 0b01 	mov.w	fp, #1
 800b708:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b70c:	9503      	str	r5, [sp, #12]
 800b70e:	4637      	mov	r7, r6
 800b710:	463d      	mov	r5, r7
 800b712:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b716:	b10b      	cbz	r3, 800b71c <_svfiprintf_r+0x58>
 800b718:	2b25      	cmp	r3, #37	; 0x25
 800b71a:	d13e      	bne.n	800b79a <_svfiprintf_r+0xd6>
 800b71c:	ebb7 0a06 	subs.w	sl, r7, r6
 800b720:	d00b      	beq.n	800b73a <_svfiprintf_r+0x76>
 800b722:	4653      	mov	r3, sl
 800b724:	4632      	mov	r2, r6
 800b726:	4621      	mov	r1, r4
 800b728:	4640      	mov	r0, r8
 800b72a:	f7ff ff70 	bl	800b60e <__ssputs_r>
 800b72e:	3001      	adds	r0, #1
 800b730:	f000 80a4 	beq.w	800b87c <_svfiprintf_r+0x1b8>
 800b734:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b736:	4453      	add	r3, sl
 800b738:	9309      	str	r3, [sp, #36]	; 0x24
 800b73a:	783b      	ldrb	r3, [r7, #0]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	f000 809d 	beq.w	800b87c <_svfiprintf_r+0x1b8>
 800b742:	2300      	movs	r3, #0
 800b744:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b748:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b74c:	9304      	str	r3, [sp, #16]
 800b74e:	9307      	str	r3, [sp, #28]
 800b750:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b754:	931a      	str	r3, [sp, #104]	; 0x68
 800b756:	462f      	mov	r7, r5
 800b758:	2205      	movs	r2, #5
 800b75a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b75e:	4850      	ldr	r0, [pc, #320]	; (800b8a0 <_svfiprintf_r+0x1dc>)
 800b760:	f7ff fc5c 	bl	800b01c <memchr>
 800b764:	9b04      	ldr	r3, [sp, #16]
 800b766:	b9d0      	cbnz	r0, 800b79e <_svfiprintf_r+0xda>
 800b768:	06d9      	lsls	r1, r3, #27
 800b76a:	bf44      	itt	mi
 800b76c:	2220      	movmi	r2, #32
 800b76e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b772:	071a      	lsls	r2, r3, #28
 800b774:	bf44      	itt	mi
 800b776:	222b      	movmi	r2, #43	; 0x2b
 800b778:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b77c:	782a      	ldrb	r2, [r5, #0]
 800b77e:	2a2a      	cmp	r2, #42	; 0x2a
 800b780:	d015      	beq.n	800b7ae <_svfiprintf_r+0xea>
 800b782:	462f      	mov	r7, r5
 800b784:	2000      	movs	r0, #0
 800b786:	250a      	movs	r5, #10
 800b788:	9a07      	ldr	r2, [sp, #28]
 800b78a:	4639      	mov	r1, r7
 800b78c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b790:	3b30      	subs	r3, #48	; 0x30
 800b792:	2b09      	cmp	r3, #9
 800b794:	d94d      	bls.n	800b832 <_svfiprintf_r+0x16e>
 800b796:	b1b8      	cbz	r0, 800b7c8 <_svfiprintf_r+0x104>
 800b798:	e00f      	b.n	800b7ba <_svfiprintf_r+0xf6>
 800b79a:	462f      	mov	r7, r5
 800b79c:	e7b8      	b.n	800b710 <_svfiprintf_r+0x4c>
 800b79e:	4a40      	ldr	r2, [pc, #256]	; (800b8a0 <_svfiprintf_r+0x1dc>)
 800b7a0:	463d      	mov	r5, r7
 800b7a2:	1a80      	subs	r0, r0, r2
 800b7a4:	fa0b f000 	lsl.w	r0, fp, r0
 800b7a8:	4318      	orrs	r0, r3
 800b7aa:	9004      	str	r0, [sp, #16]
 800b7ac:	e7d3      	b.n	800b756 <_svfiprintf_r+0x92>
 800b7ae:	9a03      	ldr	r2, [sp, #12]
 800b7b0:	1d11      	adds	r1, r2, #4
 800b7b2:	6812      	ldr	r2, [r2, #0]
 800b7b4:	9103      	str	r1, [sp, #12]
 800b7b6:	2a00      	cmp	r2, #0
 800b7b8:	db01      	blt.n	800b7be <_svfiprintf_r+0xfa>
 800b7ba:	9207      	str	r2, [sp, #28]
 800b7bc:	e004      	b.n	800b7c8 <_svfiprintf_r+0x104>
 800b7be:	4252      	negs	r2, r2
 800b7c0:	f043 0302 	orr.w	r3, r3, #2
 800b7c4:	9207      	str	r2, [sp, #28]
 800b7c6:	9304      	str	r3, [sp, #16]
 800b7c8:	783b      	ldrb	r3, [r7, #0]
 800b7ca:	2b2e      	cmp	r3, #46	; 0x2e
 800b7cc:	d10c      	bne.n	800b7e8 <_svfiprintf_r+0x124>
 800b7ce:	787b      	ldrb	r3, [r7, #1]
 800b7d0:	2b2a      	cmp	r3, #42	; 0x2a
 800b7d2:	d133      	bne.n	800b83c <_svfiprintf_r+0x178>
 800b7d4:	9b03      	ldr	r3, [sp, #12]
 800b7d6:	3702      	adds	r7, #2
 800b7d8:	1d1a      	adds	r2, r3, #4
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	9203      	str	r2, [sp, #12]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	bfb8      	it	lt
 800b7e2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b7e6:	9305      	str	r3, [sp, #20]
 800b7e8:	4d2e      	ldr	r5, [pc, #184]	; (800b8a4 <_svfiprintf_r+0x1e0>)
 800b7ea:	2203      	movs	r2, #3
 800b7ec:	7839      	ldrb	r1, [r7, #0]
 800b7ee:	4628      	mov	r0, r5
 800b7f0:	f7ff fc14 	bl	800b01c <memchr>
 800b7f4:	b138      	cbz	r0, 800b806 <_svfiprintf_r+0x142>
 800b7f6:	2340      	movs	r3, #64	; 0x40
 800b7f8:	1b40      	subs	r0, r0, r5
 800b7fa:	fa03 f000 	lsl.w	r0, r3, r0
 800b7fe:	9b04      	ldr	r3, [sp, #16]
 800b800:	3701      	adds	r7, #1
 800b802:	4303      	orrs	r3, r0
 800b804:	9304      	str	r3, [sp, #16]
 800b806:	7839      	ldrb	r1, [r7, #0]
 800b808:	2206      	movs	r2, #6
 800b80a:	4827      	ldr	r0, [pc, #156]	; (800b8a8 <_svfiprintf_r+0x1e4>)
 800b80c:	1c7e      	adds	r6, r7, #1
 800b80e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b812:	f7ff fc03 	bl	800b01c <memchr>
 800b816:	2800      	cmp	r0, #0
 800b818:	d038      	beq.n	800b88c <_svfiprintf_r+0x1c8>
 800b81a:	4b24      	ldr	r3, [pc, #144]	; (800b8ac <_svfiprintf_r+0x1e8>)
 800b81c:	bb13      	cbnz	r3, 800b864 <_svfiprintf_r+0x1a0>
 800b81e:	9b03      	ldr	r3, [sp, #12]
 800b820:	3307      	adds	r3, #7
 800b822:	f023 0307 	bic.w	r3, r3, #7
 800b826:	3308      	adds	r3, #8
 800b828:	9303      	str	r3, [sp, #12]
 800b82a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b82c:	444b      	add	r3, r9
 800b82e:	9309      	str	r3, [sp, #36]	; 0x24
 800b830:	e76d      	b.n	800b70e <_svfiprintf_r+0x4a>
 800b832:	fb05 3202 	mla	r2, r5, r2, r3
 800b836:	2001      	movs	r0, #1
 800b838:	460f      	mov	r7, r1
 800b83a:	e7a6      	b.n	800b78a <_svfiprintf_r+0xc6>
 800b83c:	2300      	movs	r3, #0
 800b83e:	250a      	movs	r5, #10
 800b840:	4619      	mov	r1, r3
 800b842:	3701      	adds	r7, #1
 800b844:	9305      	str	r3, [sp, #20]
 800b846:	4638      	mov	r0, r7
 800b848:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b84c:	3a30      	subs	r2, #48	; 0x30
 800b84e:	2a09      	cmp	r2, #9
 800b850:	d903      	bls.n	800b85a <_svfiprintf_r+0x196>
 800b852:	2b00      	cmp	r3, #0
 800b854:	d0c8      	beq.n	800b7e8 <_svfiprintf_r+0x124>
 800b856:	9105      	str	r1, [sp, #20]
 800b858:	e7c6      	b.n	800b7e8 <_svfiprintf_r+0x124>
 800b85a:	fb05 2101 	mla	r1, r5, r1, r2
 800b85e:	2301      	movs	r3, #1
 800b860:	4607      	mov	r7, r0
 800b862:	e7f0      	b.n	800b846 <_svfiprintf_r+0x182>
 800b864:	ab03      	add	r3, sp, #12
 800b866:	9300      	str	r3, [sp, #0]
 800b868:	4622      	mov	r2, r4
 800b86a:	4b11      	ldr	r3, [pc, #68]	; (800b8b0 <_svfiprintf_r+0x1ec>)
 800b86c:	a904      	add	r1, sp, #16
 800b86e:	4640      	mov	r0, r8
 800b870:	f7fe f996 	bl	8009ba0 <_printf_float>
 800b874:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800b878:	4681      	mov	r9, r0
 800b87a:	d1d6      	bne.n	800b82a <_svfiprintf_r+0x166>
 800b87c:	89a3      	ldrh	r3, [r4, #12]
 800b87e:	065b      	lsls	r3, r3, #25
 800b880:	f53f af35 	bmi.w	800b6ee <_svfiprintf_r+0x2a>
 800b884:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b886:	b01d      	add	sp, #116	; 0x74
 800b888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b88c:	ab03      	add	r3, sp, #12
 800b88e:	9300      	str	r3, [sp, #0]
 800b890:	4622      	mov	r2, r4
 800b892:	4b07      	ldr	r3, [pc, #28]	; (800b8b0 <_svfiprintf_r+0x1ec>)
 800b894:	a904      	add	r1, sp, #16
 800b896:	4640      	mov	r0, r8
 800b898:	f7fe fc2e 	bl	800a0f8 <_printf_i>
 800b89c:	e7ea      	b.n	800b874 <_svfiprintf_r+0x1b0>
 800b89e:	bf00      	nop
 800b8a0:	0800dc74 	.word	0x0800dc74
 800b8a4:	0800dc7a 	.word	0x0800dc7a
 800b8a8:	0800dc7e 	.word	0x0800dc7e
 800b8ac:	08009ba1 	.word	0x08009ba1
 800b8b0:	0800b60f 	.word	0x0800b60f

0800b8b4 <__ascii_mbtowc>:
 800b8b4:	b082      	sub	sp, #8
 800b8b6:	b901      	cbnz	r1, 800b8ba <__ascii_mbtowc+0x6>
 800b8b8:	a901      	add	r1, sp, #4
 800b8ba:	b142      	cbz	r2, 800b8ce <__ascii_mbtowc+0x1a>
 800b8bc:	b14b      	cbz	r3, 800b8d2 <__ascii_mbtowc+0x1e>
 800b8be:	7813      	ldrb	r3, [r2, #0]
 800b8c0:	600b      	str	r3, [r1, #0]
 800b8c2:	7812      	ldrb	r2, [r2, #0]
 800b8c4:	1c10      	adds	r0, r2, #0
 800b8c6:	bf18      	it	ne
 800b8c8:	2001      	movne	r0, #1
 800b8ca:	b002      	add	sp, #8
 800b8cc:	4770      	bx	lr
 800b8ce:	4610      	mov	r0, r2
 800b8d0:	e7fb      	b.n	800b8ca <__ascii_mbtowc+0x16>
 800b8d2:	f06f 0001 	mvn.w	r0, #1
 800b8d6:	e7f8      	b.n	800b8ca <__ascii_mbtowc+0x16>

0800b8d8 <memmove>:
 800b8d8:	4288      	cmp	r0, r1
 800b8da:	b510      	push	{r4, lr}
 800b8dc:	eb01 0302 	add.w	r3, r1, r2
 800b8e0:	d807      	bhi.n	800b8f2 <memmove+0x1a>
 800b8e2:	1e42      	subs	r2, r0, #1
 800b8e4:	4299      	cmp	r1, r3
 800b8e6:	d00a      	beq.n	800b8fe <memmove+0x26>
 800b8e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b8ec:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b8f0:	e7f8      	b.n	800b8e4 <memmove+0xc>
 800b8f2:	4283      	cmp	r3, r0
 800b8f4:	d9f5      	bls.n	800b8e2 <memmove+0xa>
 800b8f6:	1881      	adds	r1, r0, r2
 800b8f8:	1ad2      	subs	r2, r2, r3
 800b8fa:	42d3      	cmn	r3, r2
 800b8fc:	d100      	bne.n	800b900 <memmove+0x28>
 800b8fe:	bd10      	pop	{r4, pc}
 800b900:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b904:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b908:	e7f7      	b.n	800b8fa <memmove+0x22>

0800b90a <_realloc_r>:
 800b90a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b90c:	4607      	mov	r7, r0
 800b90e:	4614      	mov	r4, r2
 800b910:	460e      	mov	r6, r1
 800b912:	b921      	cbnz	r1, 800b91e <_realloc_r+0x14>
 800b914:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b918:	4611      	mov	r1, r2
 800b91a:	f7fe b855 	b.w	80099c8 <_malloc_r>
 800b91e:	b922      	cbnz	r2, 800b92a <_realloc_r+0x20>
 800b920:	f7fe f806 	bl	8009930 <_free_r>
 800b924:	4625      	mov	r5, r4
 800b926:	4628      	mov	r0, r5
 800b928:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b92a:	f000 f821 	bl	800b970 <_malloc_usable_size_r>
 800b92e:	42a0      	cmp	r0, r4
 800b930:	d20f      	bcs.n	800b952 <_realloc_r+0x48>
 800b932:	4621      	mov	r1, r4
 800b934:	4638      	mov	r0, r7
 800b936:	f7fe f847 	bl	80099c8 <_malloc_r>
 800b93a:	4605      	mov	r5, r0
 800b93c:	2800      	cmp	r0, #0
 800b93e:	d0f2      	beq.n	800b926 <_realloc_r+0x1c>
 800b940:	4631      	mov	r1, r6
 800b942:	4622      	mov	r2, r4
 800b944:	f7fd ffe1 	bl	800990a <memcpy>
 800b948:	4631      	mov	r1, r6
 800b94a:	4638      	mov	r0, r7
 800b94c:	f7fd fff0 	bl	8009930 <_free_r>
 800b950:	e7e9      	b.n	800b926 <_realloc_r+0x1c>
 800b952:	4635      	mov	r5, r6
 800b954:	e7e7      	b.n	800b926 <_realloc_r+0x1c>

0800b956 <__ascii_wctomb>:
 800b956:	b149      	cbz	r1, 800b96c <__ascii_wctomb+0x16>
 800b958:	2aff      	cmp	r2, #255	; 0xff
 800b95a:	bf8b      	itete	hi
 800b95c:	238a      	movhi	r3, #138	; 0x8a
 800b95e:	700a      	strbls	r2, [r1, #0]
 800b960:	6003      	strhi	r3, [r0, #0]
 800b962:	2001      	movls	r0, #1
 800b964:	bf88      	it	hi
 800b966:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800b96a:	4770      	bx	lr
 800b96c:	4608      	mov	r0, r1
 800b96e:	4770      	bx	lr

0800b970 <_malloc_usable_size_r>:
 800b970:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b974:	1f18      	subs	r0, r3, #4
 800b976:	2b00      	cmp	r3, #0
 800b978:	bfbc      	itt	lt
 800b97a:	580b      	ldrlt	r3, [r1, r0]
 800b97c:	18c0      	addlt	r0, r0, r3
 800b97e:	4770      	bx	lr

0800b980 <fabs>:
 800b980:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b984:	4619      	mov	r1, r3
 800b986:	4770      	bx	lr

0800b988 <sin>:
 800b988:	b530      	push	{r4, r5, lr}
 800b98a:	4a1a      	ldr	r2, [pc, #104]	; (800b9f4 <sin+0x6c>)
 800b98c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b990:	4293      	cmp	r3, r2
 800b992:	b087      	sub	sp, #28
 800b994:	dc06      	bgt.n	800b9a4 <sin+0x1c>
 800b996:	2300      	movs	r3, #0
 800b998:	2200      	movs	r2, #0
 800b99a:	9300      	str	r3, [sp, #0]
 800b99c:	2300      	movs	r3, #0
 800b99e:	f001 f977 	bl	800cc90 <__kernel_sin>
 800b9a2:	e006      	b.n	800b9b2 <sin+0x2a>
 800b9a4:	4a14      	ldr	r2, [pc, #80]	; (800b9f8 <sin+0x70>)
 800b9a6:	4293      	cmp	r3, r2
 800b9a8:	dd05      	ble.n	800b9b6 <sin+0x2e>
 800b9aa:	4602      	mov	r2, r0
 800b9ac:	460b      	mov	r3, r1
 800b9ae:	f7f4 fbdb 	bl	8000168 <__aeabi_dsub>
 800b9b2:	b007      	add	sp, #28
 800b9b4:	bd30      	pop	{r4, r5, pc}
 800b9b6:	aa02      	add	r2, sp, #8
 800b9b8:	f000 fac6 	bl	800bf48 <__ieee754_rem_pio2>
 800b9bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b9c0:	f000 0403 	and.w	r4, r0, #3
 800b9c4:	2c01      	cmp	r4, #1
 800b9c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9ca:	d005      	beq.n	800b9d8 <sin+0x50>
 800b9cc:	2c02      	cmp	r4, #2
 800b9ce:	d006      	beq.n	800b9de <sin+0x56>
 800b9d0:	b964      	cbnz	r4, 800b9ec <sin+0x64>
 800b9d2:	2401      	movs	r4, #1
 800b9d4:	9400      	str	r4, [sp, #0]
 800b9d6:	e7e2      	b.n	800b99e <sin+0x16>
 800b9d8:	f000 fd52 	bl	800c480 <__kernel_cos>
 800b9dc:	e7e9      	b.n	800b9b2 <sin+0x2a>
 800b9de:	2401      	movs	r4, #1
 800b9e0:	9400      	str	r4, [sp, #0]
 800b9e2:	f001 f955 	bl	800cc90 <__kernel_sin>
 800b9e6:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800b9ea:	e7e2      	b.n	800b9b2 <sin+0x2a>
 800b9ec:	f000 fd48 	bl	800c480 <__kernel_cos>
 800b9f0:	e7f9      	b.n	800b9e6 <sin+0x5e>
 800b9f2:	bf00      	nop
 800b9f4:	3fe921fb 	.word	0x3fe921fb
 800b9f8:	7fefffff 	.word	0x7fefffff

0800b9fc <asin>:
 800b9fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ba00:	b08b      	sub	sp, #44	; 0x2c
 800ba02:	4604      	mov	r4, r0
 800ba04:	460d      	mov	r5, r1
 800ba06:	f000 f8a3 	bl	800bb50 <__ieee754_asin>
 800ba0a:	f8df 8094 	ldr.w	r8, [pc, #148]	; 800baa0 <asin+0xa4>
 800ba0e:	4606      	mov	r6, r0
 800ba10:	f998 3000 	ldrsb.w	r3, [r8]
 800ba14:	460f      	mov	r7, r1
 800ba16:	3301      	adds	r3, #1
 800ba18:	d036      	beq.n	800ba88 <asin+0x8c>
 800ba1a:	4622      	mov	r2, r4
 800ba1c:	462b      	mov	r3, r5
 800ba1e:	4620      	mov	r0, r4
 800ba20:	4629      	mov	r1, r5
 800ba22:	f7f4 fff3 	bl	8000a0c <__aeabi_dcmpun>
 800ba26:	4681      	mov	r9, r0
 800ba28:	2800      	cmp	r0, #0
 800ba2a:	d12d      	bne.n	800ba88 <asin+0x8c>
 800ba2c:	4620      	mov	r0, r4
 800ba2e:	4629      	mov	r1, r5
 800ba30:	f7ff ffa6 	bl	800b980 <fabs>
 800ba34:	2200      	movs	r2, #0
 800ba36:	4b17      	ldr	r3, [pc, #92]	; (800ba94 <asin+0x98>)
 800ba38:	f7f4 ffde 	bl	80009f8 <__aeabi_dcmpgt>
 800ba3c:	b320      	cbz	r0, 800ba88 <asin+0x8c>
 800ba3e:	2301      	movs	r3, #1
 800ba40:	9300      	str	r3, [sp, #0]
 800ba42:	4b15      	ldr	r3, [pc, #84]	; (800ba98 <asin+0x9c>)
 800ba44:	4815      	ldr	r0, [pc, #84]	; (800ba9c <asin+0xa0>)
 800ba46:	9301      	str	r3, [sp, #4]
 800ba48:	f8cd 9020 	str.w	r9, [sp, #32]
 800ba4c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800ba50:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800ba54:	f001 fa5a 	bl	800cf0c <nan>
 800ba58:	f998 3000 	ldrsb.w	r3, [r8]
 800ba5c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ba60:	2b02      	cmp	r3, #2
 800ba62:	d104      	bne.n	800ba6e <asin+0x72>
 800ba64:	f7fd ff08 	bl	8009878 <__errno>
 800ba68:	2321      	movs	r3, #33	; 0x21
 800ba6a:	6003      	str	r3, [r0, #0]
 800ba6c:	e004      	b.n	800ba78 <asin+0x7c>
 800ba6e:	4668      	mov	r0, sp
 800ba70:	f001 fa4a 	bl	800cf08 <matherr>
 800ba74:	2800      	cmp	r0, #0
 800ba76:	d0f5      	beq.n	800ba64 <asin+0x68>
 800ba78:	9b08      	ldr	r3, [sp, #32]
 800ba7a:	b11b      	cbz	r3, 800ba84 <asin+0x88>
 800ba7c:	f7fd fefc 	bl	8009878 <__errno>
 800ba80:	9b08      	ldr	r3, [sp, #32]
 800ba82:	6003      	str	r3, [r0, #0]
 800ba84:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 800ba88:	4630      	mov	r0, r6
 800ba8a:	4639      	mov	r1, r7
 800ba8c:	b00b      	add	sp, #44	; 0x2c
 800ba8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba92:	bf00      	nop
 800ba94:	3ff00000 	.word	0x3ff00000
 800ba98:	0800dd90 	.word	0x0800dd90
 800ba9c:	0800dc79 	.word	0x0800dc79
 800baa0:	200001e0 	.word	0x200001e0

0800baa4 <sqrt>:
 800baa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baa8:	b08b      	sub	sp, #44	; 0x2c
 800baaa:	4604      	mov	r4, r0
 800baac:	460d      	mov	r5, r1
 800baae:	f000 fc3b 	bl	800c328 <__ieee754_sqrt>
 800bab2:	4b24      	ldr	r3, [pc, #144]	; (800bb44 <sqrt+0xa0>)
 800bab4:	4680      	mov	r8, r0
 800bab6:	f993 a000 	ldrsb.w	sl, [r3]
 800baba:	4689      	mov	r9, r1
 800babc:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800bac0:	d02b      	beq.n	800bb1a <sqrt+0x76>
 800bac2:	4622      	mov	r2, r4
 800bac4:	462b      	mov	r3, r5
 800bac6:	4620      	mov	r0, r4
 800bac8:	4629      	mov	r1, r5
 800baca:	f7f4 ff9f 	bl	8000a0c <__aeabi_dcmpun>
 800bace:	4683      	mov	fp, r0
 800bad0:	bb18      	cbnz	r0, 800bb1a <sqrt+0x76>
 800bad2:	2600      	movs	r6, #0
 800bad4:	2700      	movs	r7, #0
 800bad6:	4632      	mov	r2, r6
 800bad8:	463b      	mov	r3, r7
 800bada:	4620      	mov	r0, r4
 800badc:	4629      	mov	r1, r5
 800bade:	f7f4 ff6d 	bl	80009bc <__aeabi_dcmplt>
 800bae2:	b1d0      	cbz	r0, 800bb1a <sqrt+0x76>
 800bae4:	2301      	movs	r3, #1
 800bae6:	9300      	str	r3, [sp, #0]
 800bae8:	4b17      	ldr	r3, [pc, #92]	; (800bb48 <sqrt+0xa4>)
 800baea:	f8cd b020 	str.w	fp, [sp, #32]
 800baee:	9301      	str	r3, [sp, #4]
 800baf0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800baf4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800baf8:	f1ba 0f00 	cmp.w	sl, #0
 800bafc:	d112      	bne.n	800bb24 <sqrt+0x80>
 800bafe:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800bb02:	4668      	mov	r0, sp
 800bb04:	f001 fa00 	bl	800cf08 <matherr>
 800bb08:	b1b8      	cbz	r0, 800bb3a <sqrt+0x96>
 800bb0a:	9b08      	ldr	r3, [sp, #32]
 800bb0c:	b11b      	cbz	r3, 800bb16 <sqrt+0x72>
 800bb0e:	f7fd feb3 	bl	8009878 <__errno>
 800bb12:	9b08      	ldr	r3, [sp, #32]
 800bb14:	6003      	str	r3, [r0, #0]
 800bb16:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800bb1a:	4640      	mov	r0, r8
 800bb1c:	4649      	mov	r1, r9
 800bb1e:	b00b      	add	sp, #44	; 0x2c
 800bb20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb24:	4632      	mov	r2, r6
 800bb26:	463b      	mov	r3, r7
 800bb28:	4630      	mov	r0, r6
 800bb2a:	4639      	mov	r1, r7
 800bb2c:	f7f4 fdfe 	bl	800072c <__aeabi_ddiv>
 800bb30:	f1ba 0f02 	cmp.w	sl, #2
 800bb34:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bb38:	d1e3      	bne.n	800bb02 <sqrt+0x5e>
 800bb3a:	f7fd fe9d 	bl	8009878 <__errno>
 800bb3e:	2321      	movs	r3, #33	; 0x21
 800bb40:	6003      	str	r3, [r0, #0]
 800bb42:	e7e2      	b.n	800bb0a <sqrt+0x66>
 800bb44:	200001e0 	.word	0x200001e0
 800bb48:	0800dd95 	.word	0x0800dd95
 800bb4c:	00000000 	.word	0x00000000

0800bb50 <__ieee754_asin>:
 800bb50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb54:	4bc4      	ldr	r3, [pc, #784]	; (800be68 <__ieee754_asin+0x318>)
 800bb56:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800bb5a:	b087      	sub	sp, #28
 800bb5c:	429f      	cmp	r7, r3
 800bb5e:	4604      	mov	r4, r0
 800bb60:	460d      	mov	r5, r1
 800bb62:	9103      	str	r1, [sp, #12]
 800bb64:	dd2a      	ble.n	800bbbc <__ieee754_asin+0x6c>
 800bb66:	4603      	mov	r3, r0
 800bb68:	f107 4740 	add.w	r7, r7, #3221225472	; 0xc0000000
 800bb6c:	f507 1780 	add.w	r7, r7, #1048576	; 0x100000
 800bb70:	433b      	orrs	r3, r7
 800bb72:	d114      	bne.n	800bb9e <__ieee754_asin+0x4e>
 800bb74:	a3a2      	add	r3, pc, #648	; (adr r3, 800be00 <__ieee754_asin+0x2b0>)
 800bb76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb7a:	f7f4 fcad 	bl	80004d8 <__aeabi_dmul>
 800bb7e:	a3a2      	add	r3, pc, #648	; (adr r3, 800be08 <__ieee754_asin+0x2b8>)
 800bb80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb84:	4606      	mov	r6, r0
 800bb86:	460f      	mov	r7, r1
 800bb88:	4620      	mov	r0, r4
 800bb8a:	4629      	mov	r1, r5
 800bb8c:	f7f4 fca4 	bl	80004d8 <__aeabi_dmul>
 800bb90:	4602      	mov	r2, r0
 800bb92:	460b      	mov	r3, r1
 800bb94:	4630      	mov	r0, r6
 800bb96:	4639      	mov	r1, r7
 800bb98:	f7f4 fae8 	bl	800016c <__adddf3>
 800bb9c:	e007      	b.n	800bbae <__ieee754_asin+0x5e>
 800bb9e:	4602      	mov	r2, r0
 800bba0:	460b      	mov	r3, r1
 800bba2:	f7f4 fae1 	bl	8000168 <__aeabi_dsub>
 800bba6:	4602      	mov	r2, r0
 800bba8:	460b      	mov	r3, r1
 800bbaa:	f7f4 fdbf 	bl	800072c <__aeabi_ddiv>
 800bbae:	4604      	mov	r4, r0
 800bbb0:	460d      	mov	r5, r1
 800bbb2:	4620      	mov	r0, r4
 800bbb4:	4629      	mov	r1, r5
 800bbb6:	b007      	add	sp, #28
 800bbb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbbc:	4bab      	ldr	r3, [pc, #684]	; (800be6c <__ieee754_asin+0x31c>)
 800bbbe:	429f      	cmp	r7, r3
 800bbc0:	dc0e      	bgt.n	800bbe0 <__ieee754_asin+0x90>
 800bbc2:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800bbc6:	f280 80ab 	bge.w	800bd20 <__ieee754_asin+0x1d0>
 800bbca:	a391      	add	r3, pc, #580	; (adr r3, 800be10 <__ieee754_asin+0x2c0>)
 800bbcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd0:	f7f4 facc 	bl	800016c <__adddf3>
 800bbd4:	2200      	movs	r2, #0
 800bbd6:	4ba6      	ldr	r3, [pc, #664]	; (800be70 <__ieee754_asin+0x320>)
 800bbd8:	f7f4 ff0e 	bl	80009f8 <__aeabi_dcmpgt>
 800bbdc:	2800      	cmp	r0, #0
 800bbde:	d1e8      	bne.n	800bbb2 <__ieee754_asin+0x62>
 800bbe0:	4620      	mov	r0, r4
 800bbe2:	4629      	mov	r1, r5
 800bbe4:	f7ff fecc 	bl	800b980 <fabs>
 800bbe8:	4602      	mov	r2, r0
 800bbea:	460b      	mov	r3, r1
 800bbec:	2000      	movs	r0, #0
 800bbee:	49a0      	ldr	r1, [pc, #640]	; (800be70 <__ieee754_asin+0x320>)
 800bbf0:	f7f4 faba 	bl	8000168 <__aeabi_dsub>
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	4b9f      	ldr	r3, [pc, #636]	; (800be74 <__ieee754_asin+0x324>)
 800bbf8:	f7f4 fc6e 	bl	80004d8 <__aeabi_dmul>
 800bbfc:	a386      	add	r3, pc, #536	; (adr r3, 800be18 <__ieee754_asin+0x2c8>)
 800bbfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc02:	4604      	mov	r4, r0
 800bc04:	460d      	mov	r5, r1
 800bc06:	f7f4 fc67 	bl	80004d8 <__aeabi_dmul>
 800bc0a:	a385      	add	r3, pc, #532	; (adr r3, 800be20 <__ieee754_asin+0x2d0>)
 800bc0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc10:	f7f4 faac 	bl	800016c <__adddf3>
 800bc14:	4622      	mov	r2, r4
 800bc16:	462b      	mov	r3, r5
 800bc18:	f7f4 fc5e 	bl	80004d8 <__aeabi_dmul>
 800bc1c:	a382      	add	r3, pc, #520	; (adr r3, 800be28 <__ieee754_asin+0x2d8>)
 800bc1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc22:	f7f4 faa1 	bl	8000168 <__aeabi_dsub>
 800bc26:	4622      	mov	r2, r4
 800bc28:	462b      	mov	r3, r5
 800bc2a:	f7f4 fc55 	bl	80004d8 <__aeabi_dmul>
 800bc2e:	a380      	add	r3, pc, #512	; (adr r3, 800be30 <__ieee754_asin+0x2e0>)
 800bc30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc34:	f7f4 fa9a 	bl	800016c <__adddf3>
 800bc38:	4622      	mov	r2, r4
 800bc3a:	462b      	mov	r3, r5
 800bc3c:	f7f4 fc4c 	bl	80004d8 <__aeabi_dmul>
 800bc40:	a37d      	add	r3, pc, #500	; (adr r3, 800be38 <__ieee754_asin+0x2e8>)
 800bc42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc46:	f7f4 fa8f 	bl	8000168 <__aeabi_dsub>
 800bc4a:	4622      	mov	r2, r4
 800bc4c:	462b      	mov	r3, r5
 800bc4e:	f7f4 fc43 	bl	80004d8 <__aeabi_dmul>
 800bc52:	a37b      	add	r3, pc, #492	; (adr r3, 800be40 <__ieee754_asin+0x2f0>)
 800bc54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc58:	f7f4 fa88 	bl	800016c <__adddf3>
 800bc5c:	4622      	mov	r2, r4
 800bc5e:	462b      	mov	r3, r5
 800bc60:	f7f4 fc3a 	bl	80004d8 <__aeabi_dmul>
 800bc64:	a378      	add	r3, pc, #480	; (adr r3, 800be48 <__ieee754_asin+0x2f8>)
 800bc66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc6a:	4680      	mov	r8, r0
 800bc6c:	4689      	mov	r9, r1
 800bc6e:	4620      	mov	r0, r4
 800bc70:	4629      	mov	r1, r5
 800bc72:	f7f4 fc31 	bl	80004d8 <__aeabi_dmul>
 800bc76:	a376      	add	r3, pc, #472	; (adr r3, 800be50 <__ieee754_asin+0x300>)
 800bc78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc7c:	f7f4 fa74 	bl	8000168 <__aeabi_dsub>
 800bc80:	4622      	mov	r2, r4
 800bc82:	462b      	mov	r3, r5
 800bc84:	f7f4 fc28 	bl	80004d8 <__aeabi_dmul>
 800bc88:	a373      	add	r3, pc, #460	; (adr r3, 800be58 <__ieee754_asin+0x308>)
 800bc8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc8e:	f7f4 fa6d 	bl	800016c <__adddf3>
 800bc92:	4622      	mov	r2, r4
 800bc94:	462b      	mov	r3, r5
 800bc96:	f7f4 fc1f 	bl	80004d8 <__aeabi_dmul>
 800bc9a:	a371      	add	r3, pc, #452	; (adr r3, 800be60 <__ieee754_asin+0x310>)
 800bc9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bca0:	f7f4 fa62 	bl	8000168 <__aeabi_dsub>
 800bca4:	4622      	mov	r2, r4
 800bca6:	462b      	mov	r3, r5
 800bca8:	f7f4 fc16 	bl	80004d8 <__aeabi_dmul>
 800bcac:	4b70      	ldr	r3, [pc, #448]	; (800be70 <__ieee754_asin+0x320>)
 800bcae:	2200      	movs	r2, #0
 800bcb0:	f7f4 fa5c 	bl	800016c <__adddf3>
 800bcb4:	e9cd 0100 	strd	r0, r1, [sp]
 800bcb8:	4620      	mov	r0, r4
 800bcba:	4629      	mov	r1, r5
 800bcbc:	f000 fb34 	bl	800c328 <__ieee754_sqrt>
 800bcc0:	4b6d      	ldr	r3, [pc, #436]	; (800be78 <__ieee754_asin+0x328>)
 800bcc2:	4682      	mov	sl, r0
 800bcc4:	429f      	cmp	r7, r3
 800bcc6:	468b      	mov	fp, r1
 800bcc8:	f340 80d8 	ble.w	800be7c <__ieee754_asin+0x32c>
 800bccc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bcd0:	4640      	mov	r0, r8
 800bcd2:	4649      	mov	r1, r9
 800bcd4:	f7f4 fd2a 	bl	800072c <__aeabi_ddiv>
 800bcd8:	4652      	mov	r2, sl
 800bcda:	465b      	mov	r3, fp
 800bcdc:	f7f4 fbfc 	bl	80004d8 <__aeabi_dmul>
 800bce0:	4652      	mov	r2, sl
 800bce2:	465b      	mov	r3, fp
 800bce4:	f7f4 fa42 	bl	800016c <__adddf3>
 800bce8:	4602      	mov	r2, r0
 800bcea:	460b      	mov	r3, r1
 800bcec:	f7f4 fa3e 	bl	800016c <__adddf3>
 800bcf0:	a345      	add	r3, pc, #276	; (adr r3, 800be08 <__ieee754_asin+0x2b8>)
 800bcf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf6:	f7f4 fa37 	bl	8000168 <__aeabi_dsub>
 800bcfa:	4602      	mov	r2, r0
 800bcfc:	460b      	mov	r3, r1
 800bcfe:	a140      	add	r1, pc, #256	; (adr r1, 800be00 <__ieee754_asin+0x2b0>)
 800bd00:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd04:	f7f4 fa30 	bl	8000168 <__aeabi_dsub>
 800bd08:	9b03      	ldr	r3, [sp, #12]
 800bd0a:	4604      	mov	r4, r0
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	bfdc      	itt	le
 800bd10:	4602      	movle	r2, r0
 800bd12:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 800bd16:	460d      	mov	r5, r1
 800bd18:	bfdc      	itt	le
 800bd1a:	4614      	movle	r4, r2
 800bd1c:	461d      	movle	r5, r3
 800bd1e:	e748      	b.n	800bbb2 <__ieee754_asin+0x62>
 800bd20:	4602      	mov	r2, r0
 800bd22:	460b      	mov	r3, r1
 800bd24:	f7f4 fbd8 	bl	80004d8 <__aeabi_dmul>
 800bd28:	a33b      	add	r3, pc, #236	; (adr r3, 800be18 <__ieee754_asin+0x2c8>)
 800bd2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd2e:	4606      	mov	r6, r0
 800bd30:	460f      	mov	r7, r1
 800bd32:	f7f4 fbd1 	bl	80004d8 <__aeabi_dmul>
 800bd36:	a33a      	add	r3, pc, #232	; (adr r3, 800be20 <__ieee754_asin+0x2d0>)
 800bd38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd3c:	f7f4 fa16 	bl	800016c <__adddf3>
 800bd40:	4632      	mov	r2, r6
 800bd42:	463b      	mov	r3, r7
 800bd44:	f7f4 fbc8 	bl	80004d8 <__aeabi_dmul>
 800bd48:	a337      	add	r3, pc, #220	; (adr r3, 800be28 <__ieee754_asin+0x2d8>)
 800bd4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd4e:	f7f4 fa0b 	bl	8000168 <__aeabi_dsub>
 800bd52:	4632      	mov	r2, r6
 800bd54:	463b      	mov	r3, r7
 800bd56:	f7f4 fbbf 	bl	80004d8 <__aeabi_dmul>
 800bd5a:	a335      	add	r3, pc, #212	; (adr r3, 800be30 <__ieee754_asin+0x2e0>)
 800bd5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd60:	f7f4 fa04 	bl	800016c <__adddf3>
 800bd64:	4632      	mov	r2, r6
 800bd66:	463b      	mov	r3, r7
 800bd68:	f7f4 fbb6 	bl	80004d8 <__aeabi_dmul>
 800bd6c:	a332      	add	r3, pc, #200	; (adr r3, 800be38 <__ieee754_asin+0x2e8>)
 800bd6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd72:	f7f4 f9f9 	bl	8000168 <__aeabi_dsub>
 800bd76:	4632      	mov	r2, r6
 800bd78:	463b      	mov	r3, r7
 800bd7a:	f7f4 fbad 	bl	80004d8 <__aeabi_dmul>
 800bd7e:	a330      	add	r3, pc, #192	; (adr r3, 800be40 <__ieee754_asin+0x2f0>)
 800bd80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd84:	f7f4 f9f2 	bl	800016c <__adddf3>
 800bd88:	4632      	mov	r2, r6
 800bd8a:	463b      	mov	r3, r7
 800bd8c:	f7f4 fba4 	bl	80004d8 <__aeabi_dmul>
 800bd90:	a32d      	add	r3, pc, #180	; (adr r3, 800be48 <__ieee754_asin+0x2f8>)
 800bd92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd96:	4680      	mov	r8, r0
 800bd98:	4689      	mov	r9, r1
 800bd9a:	4630      	mov	r0, r6
 800bd9c:	4639      	mov	r1, r7
 800bd9e:	f7f4 fb9b 	bl	80004d8 <__aeabi_dmul>
 800bda2:	a32b      	add	r3, pc, #172	; (adr r3, 800be50 <__ieee754_asin+0x300>)
 800bda4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bda8:	f7f4 f9de 	bl	8000168 <__aeabi_dsub>
 800bdac:	4632      	mov	r2, r6
 800bdae:	463b      	mov	r3, r7
 800bdb0:	f7f4 fb92 	bl	80004d8 <__aeabi_dmul>
 800bdb4:	a328      	add	r3, pc, #160	; (adr r3, 800be58 <__ieee754_asin+0x308>)
 800bdb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdba:	f7f4 f9d7 	bl	800016c <__adddf3>
 800bdbe:	4632      	mov	r2, r6
 800bdc0:	463b      	mov	r3, r7
 800bdc2:	f7f4 fb89 	bl	80004d8 <__aeabi_dmul>
 800bdc6:	a326      	add	r3, pc, #152	; (adr r3, 800be60 <__ieee754_asin+0x310>)
 800bdc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdcc:	f7f4 f9cc 	bl	8000168 <__aeabi_dsub>
 800bdd0:	4632      	mov	r2, r6
 800bdd2:	463b      	mov	r3, r7
 800bdd4:	f7f4 fb80 	bl	80004d8 <__aeabi_dmul>
 800bdd8:	2200      	movs	r2, #0
 800bdda:	4b25      	ldr	r3, [pc, #148]	; (800be70 <__ieee754_asin+0x320>)
 800bddc:	f7f4 f9c6 	bl	800016c <__adddf3>
 800bde0:	4602      	mov	r2, r0
 800bde2:	460b      	mov	r3, r1
 800bde4:	4640      	mov	r0, r8
 800bde6:	4649      	mov	r1, r9
 800bde8:	f7f4 fca0 	bl	800072c <__aeabi_ddiv>
 800bdec:	4622      	mov	r2, r4
 800bdee:	462b      	mov	r3, r5
 800bdf0:	f7f4 fb72 	bl	80004d8 <__aeabi_dmul>
 800bdf4:	4602      	mov	r2, r0
 800bdf6:	460b      	mov	r3, r1
 800bdf8:	4620      	mov	r0, r4
 800bdfa:	4629      	mov	r1, r5
 800bdfc:	e6cc      	b.n	800bb98 <__ieee754_asin+0x48>
 800bdfe:	bf00      	nop
 800be00:	54442d18 	.word	0x54442d18
 800be04:	3ff921fb 	.word	0x3ff921fb
 800be08:	33145c07 	.word	0x33145c07
 800be0c:	3c91a626 	.word	0x3c91a626
 800be10:	8800759c 	.word	0x8800759c
 800be14:	7e37e43c 	.word	0x7e37e43c
 800be18:	0dfdf709 	.word	0x0dfdf709
 800be1c:	3f023de1 	.word	0x3f023de1
 800be20:	7501b288 	.word	0x7501b288
 800be24:	3f49efe0 	.word	0x3f49efe0
 800be28:	b5688f3b 	.word	0xb5688f3b
 800be2c:	3fa48228 	.word	0x3fa48228
 800be30:	0e884455 	.word	0x0e884455
 800be34:	3fc9c155 	.word	0x3fc9c155
 800be38:	03eb6f7d 	.word	0x03eb6f7d
 800be3c:	3fd4d612 	.word	0x3fd4d612
 800be40:	55555555 	.word	0x55555555
 800be44:	3fc55555 	.word	0x3fc55555
 800be48:	b12e9282 	.word	0xb12e9282
 800be4c:	3fb3b8c5 	.word	0x3fb3b8c5
 800be50:	1b8d0159 	.word	0x1b8d0159
 800be54:	3fe6066c 	.word	0x3fe6066c
 800be58:	9c598ac8 	.word	0x9c598ac8
 800be5c:	40002ae5 	.word	0x40002ae5
 800be60:	1c8a2d4b 	.word	0x1c8a2d4b
 800be64:	40033a27 	.word	0x40033a27
 800be68:	3fefffff 	.word	0x3fefffff
 800be6c:	3fdfffff 	.word	0x3fdfffff
 800be70:	3ff00000 	.word	0x3ff00000
 800be74:	3fe00000 	.word	0x3fe00000
 800be78:	3fef3332 	.word	0x3fef3332
 800be7c:	4602      	mov	r2, r0
 800be7e:	460b      	mov	r3, r1
 800be80:	460f      	mov	r7, r1
 800be82:	f7f4 f973 	bl	800016c <__adddf3>
 800be86:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be8a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800be8e:	4640      	mov	r0, r8
 800be90:	4649      	mov	r1, r9
 800be92:	f7f4 fc4b 	bl	800072c <__aeabi_ddiv>
 800be96:	4602      	mov	r2, r0
 800be98:	460b      	mov	r3, r1
 800be9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be9e:	f7f4 fb1b 	bl	80004d8 <__aeabi_dmul>
 800bea2:	2600      	movs	r6, #0
 800bea4:	4680      	mov	r8, r0
 800bea6:	4689      	mov	r9, r1
 800bea8:	4632      	mov	r2, r6
 800beaa:	465b      	mov	r3, fp
 800beac:	4630      	mov	r0, r6
 800beae:	4659      	mov	r1, fp
 800beb0:	f7f4 fb12 	bl	80004d8 <__aeabi_dmul>
 800beb4:	4602      	mov	r2, r0
 800beb6:	460b      	mov	r3, r1
 800beb8:	4620      	mov	r0, r4
 800beba:	4629      	mov	r1, r5
 800bebc:	f7f4 f954 	bl	8000168 <__aeabi_dsub>
 800bec0:	4632      	mov	r2, r6
 800bec2:	4604      	mov	r4, r0
 800bec4:	460d      	mov	r5, r1
 800bec6:	465b      	mov	r3, fp
 800bec8:	4650      	mov	r0, sl
 800beca:	4659      	mov	r1, fp
 800becc:	f7f4 f94e 	bl	800016c <__adddf3>
 800bed0:	4602      	mov	r2, r0
 800bed2:	460b      	mov	r3, r1
 800bed4:	4620      	mov	r0, r4
 800bed6:	4629      	mov	r1, r5
 800bed8:	f7f4 fc28 	bl	800072c <__aeabi_ddiv>
 800bedc:	4602      	mov	r2, r0
 800bede:	460b      	mov	r3, r1
 800bee0:	f7f4 f944 	bl	800016c <__adddf3>
 800bee4:	4602      	mov	r2, r0
 800bee6:	460b      	mov	r3, r1
 800bee8:	a113      	add	r1, pc, #76	; (adr r1, 800bf38 <__ieee754_asin+0x3e8>)
 800beea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800beee:	f7f4 f93b 	bl	8000168 <__aeabi_dsub>
 800bef2:	4602      	mov	r2, r0
 800bef4:	460b      	mov	r3, r1
 800bef6:	4640      	mov	r0, r8
 800bef8:	4649      	mov	r1, r9
 800befa:	f7f4 f935 	bl	8000168 <__aeabi_dsub>
 800befe:	4632      	mov	r2, r6
 800bf00:	4604      	mov	r4, r0
 800bf02:	460d      	mov	r5, r1
 800bf04:	465b      	mov	r3, fp
 800bf06:	4630      	mov	r0, r6
 800bf08:	4639      	mov	r1, r7
 800bf0a:	f7f4 f92f 	bl	800016c <__adddf3>
 800bf0e:	4602      	mov	r2, r0
 800bf10:	460b      	mov	r3, r1
 800bf12:	a10b      	add	r1, pc, #44	; (adr r1, 800bf40 <__ieee754_asin+0x3f0>)
 800bf14:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf18:	f7f4 f926 	bl	8000168 <__aeabi_dsub>
 800bf1c:	4602      	mov	r2, r0
 800bf1e:	460b      	mov	r3, r1
 800bf20:	4620      	mov	r0, r4
 800bf22:	4629      	mov	r1, r5
 800bf24:	f7f4 f920 	bl	8000168 <__aeabi_dsub>
 800bf28:	4602      	mov	r2, r0
 800bf2a:	460b      	mov	r3, r1
 800bf2c:	a104      	add	r1, pc, #16	; (adr r1, 800bf40 <__ieee754_asin+0x3f0>)
 800bf2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf32:	e6e7      	b.n	800bd04 <__ieee754_asin+0x1b4>
 800bf34:	f3af 8000 	nop.w
 800bf38:	33145c07 	.word	0x33145c07
 800bf3c:	3c91a626 	.word	0x3c91a626
 800bf40:	54442d18 	.word	0x54442d18
 800bf44:	3fe921fb 	.word	0x3fe921fb

0800bf48 <__ieee754_rem_pio2>:
 800bf48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf4c:	4614      	mov	r4, r2
 800bf4e:	4ac2      	ldr	r2, [pc, #776]	; (800c258 <__ieee754_rem_pio2+0x310>)
 800bf50:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 800bf54:	4592      	cmp	sl, r2
 800bf56:	b08d      	sub	sp, #52	; 0x34
 800bf58:	468b      	mov	fp, r1
 800bf5a:	dc07      	bgt.n	800bf6c <__ieee754_rem_pio2+0x24>
 800bf5c:	2200      	movs	r2, #0
 800bf5e:	2300      	movs	r3, #0
 800bf60:	e9c4 0100 	strd	r0, r1, [r4]
 800bf64:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800bf68:	2500      	movs	r5, #0
 800bf6a:	e023      	b.n	800bfb4 <__ieee754_rem_pio2+0x6c>
 800bf6c:	4abb      	ldr	r2, [pc, #748]	; (800c25c <__ieee754_rem_pio2+0x314>)
 800bf6e:	4592      	cmp	sl, r2
 800bf70:	dc71      	bgt.n	800c056 <__ieee754_rem_pio2+0x10e>
 800bf72:	a3ab      	add	r3, pc, #684	; (adr r3, 800c220 <__ieee754_rem_pio2+0x2d8>)
 800bf74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf78:	2900      	cmp	r1, #0
 800bf7a:	4db9      	ldr	r5, [pc, #740]	; (800c260 <__ieee754_rem_pio2+0x318>)
 800bf7c:	dd36      	ble.n	800bfec <__ieee754_rem_pio2+0xa4>
 800bf7e:	f7f4 f8f3 	bl	8000168 <__aeabi_dsub>
 800bf82:	45aa      	cmp	sl, r5
 800bf84:	4606      	mov	r6, r0
 800bf86:	460f      	mov	r7, r1
 800bf88:	d018      	beq.n	800bfbc <__ieee754_rem_pio2+0x74>
 800bf8a:	a3a7      	add	r3, pc, #668	; (adr r3, 800c228 <__ieee754_rem_pio2+0x2e0>)
 800bf8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf90:	f7f4 f8ea 	bl	8000168 <__aeabi_dsub>
 800bf94:	4602      	mov	r2, r0
 800bf96:	460b      	mov	r3, r1
 800bf98:	4630      	mov	r0, r6
 800bf9a:	e9c4 2300 	strd	r2, r3, [r4]
 800bf9e:	4639      	mov	r1, r7
 800bfa0:	f7f4 f8e2 	bl	8000168 <__aeabi_dsub>
 800bfa4:	a3a0      	add	r3, pc, #640	; (adr r3, 800c228 <__ieee754_rem_pio2+0x2e0>)
 800bfa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfaa:	f7f4 f8dd 	bl	8000168 <__aeabi_dsub>
 800bfae:	2501      	movs	r5, #1
 800bfb0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bfb4:	4628      	mov	r0, r5
 800bfb6:	b00d      	add	sp, #52	; 0x34
 800bfb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfbc:	a39c      	add	r3, pc, #624	; (adr r3, 800c230 <__ieee754_rem_pio2+0x2e8>)
 800bfbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfc2:	f7f4 f8d1 	bl	8000168 <__aeabi_dsub>
 800bfc6:	a39c      	add	r3, pc, #624	; (adr r3, 800c238 <__ieee754_rem_pio2+0x2f0>)
 800bfc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfcc:	4606      	mov	r6, r0
 800bfce:	460f      	mov	r7, r1
 800bfd0:	f7f4 f8ca 	bl	8000168 <__aeabi_dsub>
 800bfd4:	4602      	mov	r2, r0
 800bfd6:	460b      	mov	r3, r1
 800bfd8:	4630      	mov	r0, r6
 800bfda:	e9c4 2300 	strd	r2, r3, [r4]
 800bfde:	4639      	mov	r1, r7
 800bfe0:	f7f4 f8c2 	bl	8000168 <__aeabi_dsub>
 800bfe4:	a394      	add	r3, pc, #592	; (adr r3, 800c238 <__ieee754_rem_pio2+0x2f0>)
 800bfe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfea:	e7de      	b.n	800bfaa <__ieee754_rem_pio2+0x62>
 800bfec:	f7f4 f8be 	bl	800016c <__adddf3>
 800bff0:	45aa      	cmp	sl, r5
 800bff2:	4606      	mov	r6, r0
 800bff4:	460f      	mov	r7, r1
 800bff6:	d016      	beq.n	800c026 <__ieee754_rem_pio2+0xde>
 800bff8:	a38b      	add	r3, pc, #556	; (adr r3, 800c228 <__ieee754_rem_pio2+0x2e0>)
 800bffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bffe:	f7f4 f8b5 	bl	800016c <__adddf3>
 800c002:	4602      	mov	r2, r0
 800c004:	460b      	mov	r3, r1
 800c006:	4630      	mov	r0, r6
 800c008:	e9c4 2300 	strd	r2, r3, [r4]
 800c00c:	4639      	mov	r1, r7
 800c00e:	f7f4 f8ab 	bl	8000168 <__aeabi_dsub>
 800c012:	a385      	add	r3, pc, #532	; (adr r3, 800c228 <__ieee754_rem_pio2+0x2e0>)
 800c014:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c018:	f7f4 f8a8 	bl	800016c <__adddf3>
 800c01c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800c020:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c024:	e7c6      	b.n	800bfb4 <__ieee754_rem_pio2+0x6c>
 800c026:	a382      	add	r3, pc, #520	; (adr r3, 800c230 <__ieee754_rem_pio2+0x2e8>)
 800c028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c02c:	f7f4 f89e 	bl	800016c <__adddf3>
 800c030:	a381      	add	r3, pc, #516	; (adr r3, 800c238 <__ieee754_rem_pio2+0x2f0>)
 800c032:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c036:	4606      	mov	r6, r0
 800c038:	460f      	mov	r7, r1
 800c03a:	f7f4 f897 	bl	800016c <__adddf3>
 800c03e:	4602      	mov	r2, r0
 800c040:	460b      	mov	r3, r1
 800c042:	4630      	mov	r0, r6
 800c044:	e9c4 2300 	strd	r2, r3, [r4]
 800c048:	4639      	mov	r1, r7
 800c04a:	f7f4 f88d 	bl	8000168 <__aeabi_dsub>
 800c04e:	a37a      	add	r3, pc, #488	; (adr r3, 800c238 <__ieee754_rem_pio2+0x2f0>)
 800c050:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c054:	e7e0      	b.n	800c018 <__ieee754_rem_pio2+0xd0>
 800c056:	4a83      	ldr	r2, [pc, #524]	; (800c264 <__ieee754_rem_pio2+0x31c>)
 800c058:	4592      	cmp	sl, r2
 800c05a:	f300 80d2 	bgt.w	800c202 <__ieee754_rem_pio2+0x2ba>
 800c05e:	f7ff fc8f 	bl	800b980 <fabs>
 800c062:	a377      	add	r3, pc, #476	; (adr r3, 800c240 <__ieee754_rem_pio2+0x2f8>)
 800c064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c068:	4606      	mov	r6, r0
 800c06a:	460f      	mov	r7, r1
 800c06c:	f7f4 fa34 	bl	80004d8 <__aeabi_dmul>
 800c070:	2200      	movs	r2, #0
 800c072:	4b7d      	ldr	r3, [pc, #500]	; (800c268 <__ieee754_rem_pio2+0x320>)
 800c074:	f7f4 f87a 	bl	800016c <__adddf3>
 800c078:	f7f4 fcde 	bl	8000a38 <__aeabi_d2iz>
 800c07c:	4605      	mov	r5, r0
 800c07e:	f7f4 f9c1 	bl	8000404 <__aeabi_i2d>
 800c082:	a367      	add	r3, pc, #412	; (adr r3, 800c220 <__ieee754_rem_pio2+0x2d8>)
 800c084:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c088:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c08c:	f7f4 fa24 	bl	80004d8 <__aeabi_dmul>
 800c090:	4602      	mov	r2, r0
 800c092:	460b      	mov	r3, r1
 800c094:	4630      	mov	r0, r6
 800c096:	4639      	mov	r1, r7
 800c098:	f7f4 f866 	bl	8000168 <__aeabi_dsub>
 800c09c:	a362      	add	r3, pc, #392	; (adr r3, 800c228 <__ieee754_rem_pio2+0x2e0>)
 800c09e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0a2:	4606      	mov	r6, r0
 800c0a4:	460f      	mov	r7, r1
 800c0a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c0aa:	f7f4 fa15 	bl	80004d8 <__aeabi_dmul>
 800c0ae:	2d1f      	cmp	r5, #31
 800c0b0:	4680      	mov	r8, r0
 800c0b2:	4689      	mov	r9, r1
 800c0b4:	dc0e      	bgt.n	800c0d4 <__ieee754_rem_pio2+0x18c>
 800c0b6:	4b6d      	ldr	r3, [pc, #436]	; (800c26c <__ieee754_rem_pio2+0x324>)
 800c0b8:	1e6a      	subs	r2, r5, #1
 800c0ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0be:	4553      	cmp	r3, sl
 800c0c0:	d008      	beq.n	800c0d4 <__ieee754_rem_pio2+0x18c>
 800c0c2:	4642      	mov	r2, r8
 800c0c4:	464b      	mov	r3, r9
 800c0c6:	4630      	mov	r0, r6
 800c0c8:	4639      	mov	r1, r7
 800c0ca:	f7f4 f84d 	bl	8000168 <__aeabi_dsub>
 800c0ce:	e9c4 0100 	strd	r0, r1, [r4]
 800c0d2:	e011      	b.n	800c0f8 <__ieee754_rem_pio2+0x1b0>
 800c0d4:	464b      	mov	r3, r9
 800c0d6:	4642      	mov	r2, r8
 800c0d8:	4630      	mov	r0, r6
 800c0da:	4639      	mov	r1, r7
 800c0dc:	f7f4 f844 	bl	8000168 <__aeabi_dsub>
 800c0e0:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800c0e4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c0e8:	ebaa 0303 	sub.w	r3, sl, r3
 800c0ec:	2b10      	cmp	r3, #16
 800c0ee:	dc1f      	bgt.n	800c130 <__ieee754_rem_pio2+0x1e8>
 800c0f0:	4602      	mov	r2, r0
 800c0f2:	460b      	mov	r3, r1
 800c0f4:	e9c4 2300 	strd	r2, r3, [r4]
 800c0f8:	e9d4 2a00 	ldrd	r2, sl, [r4]
 800c0fc:	4630      	mov	r0, r6
 800c0fe:	4653      	mov	r3, sl
 800c100:	4639      	mov	r1, r7
 800c102:	f7f4 f831 	bl	8000168 <__aeabi_dsub>
 800c106:	4642      	mov	r2, r8
 800c108:	464b      	mov	r3, r9
 800c10a:	f7f4 f82d 	bl	8000168 <__aeabi_dsub>
 800c10e:	4602      	mov	r2, r0
 800c110:	460b      	mov	r3, r1
 800c112:	f1bb 0f00 	cmp.w	fp, #0
 800c116:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800c11a:	f6bf af4b 	bge.w	800bfb4 <__ieee754_rem_pio2+0x6c>
 800c11e:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 800c122:	e9c4 3001 	strd	r3, r0, [r4, #4]
 800c126:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800c12a:	60e1      	str	r1, [r4, #12]
 800c12c:	426d      	negs	r5, r5
 800c12e:	e741      	b.n	800bfb4 <__ieee754_rem_pio2+0x6c>
 800c130:	a33f      	add	r3, pc, #252	; (adr r3, 800c230 <__ieee754_rem_pio2+0x2e8>)
 800c132:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c136:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c13a:	f7f4 f9cd 	bl	80004d8 <__aeabi_dmul>
 800c13e:	4680      	mov	r8, r0
 800c140:	4689      	mov	r9, r1
 800c142:	4602      	mov	r2, r0
 800c144:	460b      	mov	r3, r1
 800c146:	4630      	mov	r0, r6
 800c148:	4639      	mov	r1, r7
 800c14a:	f7f4 f80d 	bl	8000168 <__aeabi_dsub>
 800c14e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c152:	4602      	mov	r2, r0
 800c154:	460b      	mov	r3, r1
 800c156:	4630      	mov	r0, r6
 800c158:	4639      	mov	r1, r7
 800c15a:	f7f4 f805 	bl	8000168 <__aeabi_dsub>
 800c15e:	4642      	mov	r2, r8
 800c160:	464b      	mov	r3, r9
 800c162:	f7f4 f801 	bl	8000168 <__aeabi_dsub>
 800c166:	a334      	add	r3, pc, #208	; (adr r3, 800c238 <__ieee754_rem_pio2+0x2f0>)
 800c168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c16c:	4606      	mov	r6, r0
 800c16e:	460f      	mov	r7, r1
 800c170:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c174:	f7f4 f9b0 	bl	80004d8 <__aeabi_dmul>
 800c178:	4632      	mov	r2, r6
 800c17a:	463b      	mov	r3, r7
 800c17c:	f7f3 fff4 	bl	8000168 <__aeabi_dsub>
 800c180:	460b      	mov	r3, r1
 800c182:	4602      	mov	r2, r0
 800c184:	4680      	mov	r8, r0
 800c186:	4689      	mov	r9, r1
 800c188:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c18c:	f7f3 ffec 	bl	8000168 <__aeabi_dsub>
 800c190:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c194:	ebaa 0a03 	sub.w	sl, sl, r3
 800c198:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 800c19c:	dc06      	bgt.n	800c1ac <__ieee754_rem_pio2+0x264>
 800c19e:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 800c1a2:	4602      	mov	r2, r0
 800c1a4:	460b      	mov	r3, r1
 800c1a6:	e9c4 2300 	strd	r2, r3, [r4]
 800c1aa:	e7a5      	b.n	800c0f8 <__ieee754_rem_pio2+0x1b0>
 800c1ac:	a326      	add	r3, pc, #152	; (adr r3, 800c248 <__ieee754_rem_pio2+0x300>)
 800c1ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1b6:	f7f4 f98f 	bl	80004d8 <__aeabi_dmul>
 800c1ba:	4680      	mov	r8, r0
 800c1bc:	4689      	mov	r9, r1
 800c1be:	4602      	mov	r2, r0
 800c1c0:	460b      	mov	r3, r1
 800c1c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c1c6:	f7f3 ffcf 	bl	8000168 <__aeabi_dsub>
 800c1ca:	4602      	mov	r2, r0
 800c1cc:	460b      	mov	r3, r1
 800c1ce:	4606      	mov	r6, r0
 800c1d0:	460f      	mov	r7, r1
 800c1d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c1d6:	f7f3 ffc7 	bl	8000168 <__aeabi_dsub>
 800c1da:	4642      	mov	r2, r8
 800c1dc:	464b      	mov	r3, r9
 800c1de:	f7f3 ffc3 	bl	8000168 <__aeabi_dsub>
 800c1e2:	a31b      	add	r3, pc, #108	; (adr r3, 800c250 <__ieee754_rem_pio2+0x308>)
 800c1e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1e8:	4680      	mov	r8, r0
 800c1ea:	4689      	mov	r9, r1
 800c1ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c1f0:	f7f4 f972 	bl	80004d8 <__aeabi_dmul>
 800c1f4:	4642      	mov	r2, r8
 800c1f6:	464b      	mov	r3, r9
 800c1f8:	f7f3 ffb6 	bl	8000168 <__aeabi_dsub>
 800c1fc:	4680      	mov	r8, r0
 800c1fe:	4689      	mov	r9, r1
 800c200:	e75f      	b.n	800c0c2 <__ieee754_rem_pio2+0x17a>
 800c202:	4a1b      	ldr	r2, [pc, #108]	; (800c270 <__ieee754_rem_pio2+0x328>)
 800c204:	4592      	cmp	sl, r2
 800c206:	dd35      	ble.n	800c274 <__ieee754_rem_pio2+0x32c>
 800c208:	4602      	mov	r2, r0
 800c20a:	460b      	mov	r3, r1
 800c20c:	f7f3 ffac 	bl	8000168 <__aeabi_dsub>
 800c210:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c214:	e9c4 0100 	strd	r0, r1, [r4]
 800c218:	e6a6      	b.n	800bf68 <__ieee754_rem_pio2+0x20>
 800c21a:	bf00      	nop
 800c21c:	f3af 8000 	nop.w
 800c220:	54400000 	.word	0x54400000
 800c224:	3ff921fb 	.word	0x3ff921fb
 800c228:	1a626331 	.word	0x1a626331
 800c22c:	3dd0b461 	.word	0x3dd0b461
 800c230:	1a600000 	.word	0x1a600000
 800c234:	3dd0b461 	.word	0x3dd0b461
 800c238:	2e037073 	.word	0x2e037073
 800c23c:	3ba3198a 	.word	0x3ba3198a
 800c240:	6dc9c883 	.word	0x6dc9c883
 800c244:	3fe45f30 	.word	0x3fe45f30
 800c248:	2e000000 	.word	0x2e000000
 800c24c:	3ba3198a 	.word	0x3ba3198a
 800c250:	252049c1 	.word	0x252049c1
 800c254:	397b839a 	.word	0x397b839a
 800c258:	3fe921fb 	.word	0x3fe921fb
 800c25c:	4002d97b 	.word	0x4002d97b
 800c260:	3ff921fb 	.word	0x3ff921fb
 800c264:	413921fb 	.word	0x413921fb
 800c268:	3fe00000 	.word	0x3fe00000
 800c26c:	0800dd9c 	.word	0x0800dd9c
 800c270:	7fefffff 	.word	0x7fefffff
 800c274:	ea4f 552a 	mov.w	r5, sl, asr #20
 800c278:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800c27c:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 800c280:	460f      	mov	r7, r1
 800c282:	4606      	mov	r6, r0
 800c284:	f7f4 fbd8 	bl	8000a38 <__aeabi_d2iz>
 800c288:	f7f4 f8bc 	bl	8000404 <__aeabi_i2d>
 800c28c:	4602      	mov	r2, r0
 800c28e:	460b      	mov	r3, r1
 800c290:	4630      	mov	r0, r6
 800c292:	4639      	mov	r1, r7
 800c294:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c298:	f7f3 ff66 	bl	8000168 <__aeabi_dsub>
 800c29c:	2200      	movs	r2, #0
 800c29e:	4b20      	ldr	r3, [pc, #128]	; (800c320 <__ieee754_rem_pio2+0x3d8>)
 800c2a0:	f7f4 f91a 	bl	80004d8 <__aeabi_dmul>
 800c2a4:	460f      	mov	r7, r1
 800c2a6:	4606      	mov	r6, r0
 800c2a8:	f7f4 fbc6 	bl	8000a38 <__aeabi_d2iz>
 800c2ac:	f7f4 f8aa 	bl	8000404 <__aeabi_i2d>
 800c2b0:	4602      	mov	r2, r0
 800c2b2:	460b      	mov	r3, r1
 800c2b4:	4630      	mov	r0, r6
 800c2b6:	4639      	mov	r1, r7
 800c2b8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c2bc:	f7f3 ff54 	bl	8000168 <__aeabi_dsub>
 800c2c0:	2200      	movs	r2, #0
 800c2c2:	4b17      	ldr	r3, [pc, #92]	; (800c320 <__ieee754_rem_pio2+0x3d8>)
 800c2c4:	f7f4 f908 	bl	80004d8 <__aeabi_dmul>
 800c2c8:	f04f 0803 	mov.w	r8, #3
 800c2cc:	2600      	movs	r6, #0
 800c2ce:	2700      	movs	r7, #0
 800c2d0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c2d4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800c2d8:	4632      	mov	r2, r6
 800c2da:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800c2de:	463b      	mov	r3, r7
 800c2e0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 800c2e4:	f7f4 fb60 	bl	80009a8 <__aeabi_dcmpeq>
 800c2e8:	b9b8      	cbnz	r0, 800c31a <__ieee754_rem_pio2+0x3d2>
 800c2ea:	4b0e      	ldr	r3, [pc, #56]	; (800c324 <__ieee754_rem_pio2+0x3dc>)
 800c2ec:	462a      	mov	r2, r5
 800c2ee:	9301      	str	r3, [sp, #4]
 800c2f0:	2302      	movs	r3, #2
 800c2f2:	4621      	mov	r1, r4
 800c2f4:	9300      	str	r3, [sp, #0]
 800c2f6:	a806      	add	r0, sp, #24
 800c2f8:	4643      	mov	r3, r8
 800c2fa:	f000 f97f 	bl	800c5fc <__kernel_rem_pio2>
 800c2fe:	f1bb 0f00 	cmp.w	fp, #0
 800c302:	4605      	mov	r5, r0
 800c304:	f6bf ae56 	bge.w	800bfb4 <__ieee754_rem_pio2+0x6c>
 800c308:	6863      	ldr	r3, [r4, #4]
 800c30a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c30e:	6063      	str	r3, [r4, #4]
 800c310:	68e3      	ldr	r3, [r4, #12]
 800c312:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c316:	60e3      	str	r3, [r4, #12]
 800c318:	e708      	b.n	800c12c <__ieee754_rem_pio2+0x1e4>
 800c31a:	46d0      	mov	r8, sl
 800c31c:	e7dc      	b.n	800c2d8 <__ieee754_rem_pio2+0x390>
 800c31e:	bf00      	nop
 800c320:	41700000 	.word	0x41700000
 800c324:	0800de1c 	.word	0x0800de1c

0800c328 <__ieee754_sqrt>:
 800c328:	4b54      	ldr	r3, [pc, #336]	; (800c47c <__ieee754_sqrt+0x154>)
 800c32a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c32e:	438b      	bics	r3, r1
 800c330:	4606      	mov	r6, r0
 800c332:	460d      	mov	r5, r1
 800c334:	460a      	mov	r2, r1
 800c336:	460c      	mov	r4, r1
 800c338:	d10f      	bne.n	800c35a <__ieee754_sqrt+0x32>
 800c33a:	4602      	mov	r2, r0
 800c33c:	460b      	mov	r3, r1
 800c33e:	f7f4 f8cb 	bl	80004d8 <__aeabi_dmul>
 800c342:	4602      	mov	r2, r0
 800c344:	460b      	mov	r3, r1
 800c346:	4630      	mov	r0, r6
 800c348:	4629      	mov	r1, r5
 800c34a:	f7f3 ff0f 	bl	800016c <__adddf3>
 800c34e:	4606      	mov	r6, r0
 800c350:	460d      	mov	r5, r1
 800c352:	4630      	mov	r0, r6
 800c354:	4629      	mov	r1, r5
 800c356:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c35a:	2900      	cmp	r1, #0
 800c35c:	4607      	mov	r7, r0
 800c35e:	4603      	mov	r3, r0
 800c360:	dc0e      	bgt.n	800c380 <__ieee754_sqrt+0x58>
 800c362:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800c366:	ea5c 0707 	orrs.w	r7, ip, r7
 800c36a:	d0f2      	beq.n	800c352 <__ieee754_sqrt+0x2a>
 800c36c:	b141      	cbz	r1, 800c380 <__ieee754_sqrt+0x58>
 800c36e:	4602      	mov	r2, r0
 800c370:	460b      	mov	r3, r1
 800c372:	f7f3 fef9 	bl	8000168 <__aeabi_dsub>
 800c376:	4602      	mov	r2, r0
 800c378:	460b      	mov	r3, r1
 800c37a:	f7f4 f9d7 	bl	800072c <__aeabi_ddiv>
 800c37e:	e7e6      	b.n	800c34e <__ieee754_sqrt+0x26>
 800c380:	1512      	asrs	r2, r2, #20
 800c382:	d074      	beq.n	800c46e <__ieee754_sqrt+0x146>
 800c384:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c388:	07d5      	lsls	r5, r2, #31
 800c38a:	f04f 0500 	mov.w	r5, #0
 800c38e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c392:	bf48      	it	mi
 800c394:	0fd9      	lsrmi	r1, r3, #31
 800c396:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800c39a:	bf44      	itt	mi
 800c39c:	005b      	lslmi	r3, r3, #1
 800c39e:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 800c3a2:	1051      	asrs	r1, r2, #1
 800c3a4:	0fda      	lsrs	r2, r3, #31
 800c3a6:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 800c3aa:	4628      	mov	r0, r5
 800c3ac:	2216      	movs	r2, #22
 800c3ae:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800c3b2:	005b      	lsls	r3, r3, #1
 800c3b4:	1987      	adds	r7, r0, r6
 800c3b6:	42a7      	cmp	r7, r4
 800c3b8:	bfde      	ittt	le
 800c3ba:	19b8      	addle	r0, r7, r6
 800c3bc:	1be4      	suble	r4, r4, r7
 800c3be:	19ad      	addle	r5, r5, r6
 800c3c0:	0fdf      	lsrs	r7, r3, #31
 800c3c2:	3a01      	subs	r2, #1
 800c3c4:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 800c3c8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c3cc:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c3d0:	d1f0      	bne.n	800c3b4 <__ieee754_sqrt+0x8c>
 800c3d2:	f04f 0c20 	mov.w	ip, #32
 800c3d6:	4696      	mov	lr, r2
 800c3d8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800c3dc:	4284      	cmp	r4, r0
 800c3de:	eb06 070e 	add.w	r7, r6, lr
 800c3e2:	dc02      	bgt.n	800c3ea <__ieee754_sqrt+0xc2>
 800c3e4:	d112      	bne.n	800c40c <__ieee754_sqrt+0xe4>
 800c3e6:	429f      	cmp	r7, r3
 800c3e8:	d810      	bhi.n	800c40c <__ieee754_sqrt+0xe4>
 800c3ea:	2f00      	cmp	r7, #0
 800c3ec:	eb07 0e06 	add.w	lr, r7, r6
 800c3f0:	da42      	bge.n	800c478 <__ieee754_sqrt+0x150>
 800c3f2:	f1be 0f00 	cmp.w	lr, #0
 800c3f6:	db3f      	blt.n	800c478 <__ieee754_sqrt+0x150>
 800c3f8:	f100 0801 	add.w	r8, r0, #1
 800c3fc:	1a24      	subs	r4, r4, r0
 800c3fe:	4640      	mov	r0, r8
 800c400:	429f      	cmp	r7, r3
 800c402:	bf88      	it	hi
 800c404:	f104 34ff 	addhi.w	r4, r4, #4294967295	; 0xffffffff
 800c408:	1bdb      	subs	r3, r3, r7
 800c40a:	4432      	add	r2, r6
 800c40c:	0064      	lsls	r4, r4, #1
 800c40e:	f1bc 0c01 	subs.w	ip, ip, #1
 800c412:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 800c416:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c41a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c41e:	d1dd      	bne.n	800c3dc <__ieee754_sqrt+0xb4>
 800c420:	4323      	orrs	r3, r4
 800c422:	d006      	beq.n	800c432 <__ieee754_sqrt+0x10a>
 800c424:	1c54      	adds	r4, r2, #1
 800c426:	bf0b      	itete	eq
 800c428:	4662      	moveq	r2, ip
 800c42a:	3201      	addne	r2, #1
 800c42c:	3501      	addeq	r5, #1
 800c42e:	f022 0201 	bicne.w	r2, r2, #1
 800c432:	106b      	asrs	r3, r5, #1
 800c434:	0852      	lsrs	r2, r2, #1
 800c436:	07e8      	lsls	r0, r5, #31
 800c438:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800c43c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800c440:	bf48      	it	mi
 800c442:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800c446:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 800c44a:	4616      	mov	r6, r2
 800c44c:	e781      	b.n	800c352 <__ieee754_sqrt+0x2a>
 800c44e:	0adc      	lsrs	r4, r3, #11
 800c450:	3915      	subs	r1, #21
 800c452:	055b      	lsls	r3, r3, #21
 800c454:	2c00      	cmp	r4, #0
 800c456:	d0fa      	beq.n	800c44e <__ieee754_sqrt+0x126>
 800c458:	02e6      	lsls	r6, r4, #11
 800c45a:	d50a      	bpl.n	800c472 <__ieee754_sqrt+0x14a>
 800c45c:	f1c2 0020 	rsb	r0, r2, #32
 800c460:	fa23 f000 	lsr.w	r0, r3, r0
 800c464:	1e55      	subs	r5, r2, #1
 800c466:	4093      	lsls	r3, r2
 800c468:	4304      	orrs	r4, r0
 800c46a:	1b4a      	subs	r2, r1, r5
 800c46c:	e78a      	b.n	800c384 <__ieee754_sqrt+0x5c>
 800c46e:	4611      	mov	r1, r2
 800c470:	e7f0      	b.n	800c454 <__ieee754_sqrt+0x12c>
 800c472:	0064      	lsls	r4, r4, #1
 800c474:	3201      	adds	r2, #1
 800c476:	e7ef      	b.n	800c458 <__ieee754_sqrt+0x130>
 800c478:	4680      	mov	r8, r0
 800c47a:	e7bf      	b.n	800c3fc <__ieee754_sqrt+0xd4>
 800c47c:	7ff00000 	.word	0x7ff00000

0800c480 <__kernel_cos>:
 800c480:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c484:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c488:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800c48c:	4680      	mov	r8, r0
 800c48e:	460f      	mov	r7, r1
 800c490:	e9cd 2300 	strd	r2, r3, [sp]
 800c494:	da04      	bge.n	800c4a0 <__kernel_cos+0x20>
 800c496:	f7f4 facf 	bl	8000a38 <__aeabi_d2iz>
 800c49a:	2800      	cmp	r0, #0
 800c49c:	f000 8086 	beq.w	800c5ac <__kernel_cos+0x12c>
 800c4a0:	4642      	mov	r2, r8
 800c4a2:	463b      	mov	r3, r7
 800c4a4:	4640      	mov	r0, r8
 800c4a6:	4639      	mov	r1, r7
 800c4a8:	f7f4 f816 	bl	80004d8 <__aeabi_dmul>
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	4b4e      	ldr	r3, [pc, #312]	; (800c5e8 <__kernel_cos+0x168>)
 800c4b0:	4604      	mov	r4, r0
 800c4b2:	460d      	mov	r5, r1
 800c4b4:	f7f4 f810 	bl	80004d8 <__aeabi_dmul>
 800c4b8:	a33f      	add	r3, pc, #252	; (adr r3, 800c5b8 <__kernel_cos+0x138>)
 800c4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4be:	4682      	mov	sl, r0
 800c4c0:	468b      	mov	fp, r1
 800c4c2:	4620      	mov	r0, r4
 800c4c4:	4629      	mov	r1, r5
 800c4c6:	f7f4 f807 	bl	80004d8 <__aeabi_dmul>
 800c4ca:	a33d      	add	r3, pc, #244	; (adr r3, 800c5c0 <__kernel_cos+0x140>)
 800c4cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4d0:	f7f3 fe4c 	bl	800016c <__adddf3>
 800c4d4:	4622      	mov	r2, r4
 800c4d6:	462b      	mov	r3, r5
 800c4d8:	f7f3 fffe 	bl	80004d8 <__aeabi_dmul>
 800c4dc:	a33a      	add	r3, pc, #232	; (adr r3, 800c5c8 <__kernel_cos+0x148>)
 800c4de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4e2:	f7f3 fe41 	bl	8000168 <__aeabi_dsub>
 800c4e6:	4622      	mov	r2, r4
 800c4e8:	462b      	mov	r3, r5
 800c4ea:	f7f3 fff5 	bl	80004d8 <__aeabi_dmul>
 800c4ee:	a338      	add	r3, pc, #224	; (adr r3, 800c5d0 <__kernel_cos+0x150>)
 800c4f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4f4:	f7f3 fe3a 	bl	800016c <__adddf3>
 800c4f8:	4622      	mov	r2, r4
 800c4fa:	462b      	mov	r3, r5
 800c4fc:	f7f3 ffec 	bl	80004d8 <__aeabi_dmul>
 800c500:	a335      	add	r3, pc, #212	; (adr r3, 800c5d8 <__kernel_cos+0x158>)
 800c502:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c506:	f7f3 fe2f 	bl	8000168 <__aeabi_dsub>
 800c50a:	4622      	mov	r2, r4
 800c50c:	462b      	mov	r3, r5
 800c50e:	f7f3 ffe3 	bl	80004d8 <__aeabi_dmul>
 800c512:	a333      	add	r3, pc, #204	; (adr r3, 800c5e0 <__kernel_cos+0x160>)
 800c514:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c518:	f7f3 fe28 	bl	800016c <__adddf3>
 800c51c:	4622      	mov	r2, r4
 800c51e:	462b      	mov	r3, r5
 800c520:	f7f3 ffda 	bl	80004d8 <__aeabi_dmul>
 800c524:	4622      	mov	r2, r4
 800c526:	462b      	mov	r3, r5
 800c528:	f7f3 ffd6 	bl	80004d8 <__aeabi_dmul>
 800c52c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c530:	4604      	mov	r4, r0
 800c532:	460d      	mov	r5, r1
 800c534:	4640      	mov	r0, r8
 800c536:	4639      	mov	r1, r7
 800c538:	f7f3 ffce 	bl	80004d8 <__aeabi_dmul>
 800c53c:	460b      	mov	r3, r1
 800c53e:	4602      	mov	r2, r0
 800c540:	4629      	mov	r1, r5
 800c542:	4620      	mov	r0, r4
 800c544:	f7f3 fe10 	bl	8000168 <__aeabi_dsub>
 800c548:	4b28      	ldr	r3, [pc, #160]	; (800c5ec <__kernel_cos+0x16c>)
 800c54a:	4680      	mov	r8, r0
 800c54c:	429e      	cmp	r6, r3
 800c54e:	4689      	mov	r9, r1
 800c550:	dc0e      	bgt.n	800c570 <__kernel_cos+0xf0>
 800c552:	4602      	mov	r2, r0
 800c554:	460b      	mov	r3, r1
 800c556:	4650      	mov	r0, sl
 800c558:	4659      	mov	r1, fp
 800c55a:	f7f3 fe05 	bl	8000168 <__aeabi_dsub>
 800c55e:	4602      	mov	r2, r0
 800c560:	2000      	movs	r0, #0
 800c562:	460b      	mov	r3, r1
 800c564:	4922      	ldr	r1, [pc, #136]	; (800c5f0 <__kernel_cos+0x170>)
 800c566:	f7f3 fdff 	bl	8000168 <__aeabi_dsub>
 800c56a:	b003      	add	sp, #12
 800c56c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c570:	2400      	movs	r4, #0
 800c572:	4b20      	ldr	r3, [pc, #128]	; (800c5f4 <__kernel_cos+0x174>)
 800c574:	4622      	mov	r2, r4
 800c576:	429e      	cmp	r6, r3
 800c578:	bfcc      	ite	gt
 800c57a:	4d1f      	ldrgt	r5, [pc, #124]	; (800c5f8 <__kernel_cos+0x178>)
 800c57c:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800c580:	462b      	mov	r3, r5
 800c582:	2000      	movs	r0, #0
 800c584:	491a      	ldr	r1, [pc, #104]	; (800c5f0 <__kernel_cos+0x170>)
 800c586:	f7f3 fdef 	bl	8000168 <__aeabi_dsub>
 800c58a:	4622      	mov	r2, r4
 800c58c:	4606      	mov	r6, r0
 800c58e:	460f      	mov	r7, r1
 800c590:	462b      	mov	r3, r5
 800c592:	4650      	mov	r0, sl
 800c594:	4659      	mov	r1, fp
 800c596:	f7f3 fde7 	bl	8000168 <__aeabi_dsub>
 800c59a:	4642      	mov	r2, r8
 800c59c:	464b      	mov	r3, r9
 800c59e:	f7f3 fde3 	bl	8000168 <__aeabi_dsub>
 800c5a2:	4602      	mov	r2, r0
 800c5a4:	460b      	mov	r3, r1
 800c5a6:	4630      	mov	r0, r6
 800c5a8:	4639      	mov	r1, r7
 800c5aa:	e7dc      	b.n	800c566 <__kernel_cos+0xe6>
 800c5ac:	2000      	movs	r0, #0
 800c5ae:	4910      	ldr	r1, [pc, #64]	; (800c5f0 <__kernel_cos+0x170>)
 800c5b0:	e7db      	b.n	800c56a <__kernel_cos+0xea>
 800c5b2:	bf00      	nop
 800c5b4:	f3af 8000 	nop.w
 800c5b8:	be8838d4 	.word	0xbe8838d4
 800c5bc:	bda8fae9 	.word	0xbda8fae9
 800c5c0:	bdb4b1c4 	.word	0xbdb4b1c4
 800c5c4:	3e21ee9e 	.word	0x3e21ee9e
 800c5c8:	809c52ad 	.word	0x809c52ad
 800c5cc:	3e927e4f 	.word	0x3e927e4f
 800c5d0:	19cb1590 	.word	0x19cb1590
 800c5d4:	3efa01a0 	.word	0x3efa01a0
 800c5d8:	16c15177 	.word	0x16c15177
 800c5dc:	3f56c16c 	.word	0x3f56c16c
 800c5e0:	5555554c 	.word	0x5555554c
 800c5e4:	3fa55555 	.word	0x3fa55555
 800c5e8:	3fe00000 	.word	0x3fe00000
 800c5ec:	3fd33332 	.word	0x3fd33332
 800c5f0:	3ff00000 	.word	0x3ff00000
 800c5f4:	3fe90000 	.word	0x3fe90000
 800c5f8:	3fd20000 	.word	0x3fd20000

0800c5fc <__kernel_rem_pio2>:
 800c5fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c600:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800c604:	9307      	str	r3, [sp, #28]
 800c606:	9104      	str	r1, [sp, #16]
 800c608:	4bbf      	ldr	r3, [pc, #764]	; (800c908 <__kernel_rem_pio2+0x30c>)
 800c60a:	99a2      	ldr	r1, [sp, #648]	; 0x288
 800c60c:	1ed4      	subs	r4, r2, #3
 800c60e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c612:	2500      	movs	r5, #0
 800c614:	9302      	str	r3, [sp, #8]
 800c616:	9b07      	ldr	r3, [sp, #28]
 800c618:	9008      	str	r0, [sp, #32]
 800c61a:	3b01      	subs	r3, #1
 800c61c:	9306      	str	r3, [sp, #24]
 800c61e:	2318      	movs	r3, #24
 800c620:	fb94 f4f3 	sdiv	r4, r4, r3
 800c624:	f06f 0317 	mvn.w	r3, #23
 800c628:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800c62c:	fb04 3303 	mla	r3, r4, r3, r3
 800c630:	eb03 0a02 	add.w	sl, r3, r2
 800c634:	9a06      	ldr	r2, [sp, #24]
 800c636:	9b02      	ldr	r3, [sp, #8]
 800c638:	1aa7      	subs	r7, r4, r2
 800c63a:	eb03 0802 	add.w	r8, r3, r2
 800c63e:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800c640:	2200      	movs	r2, #0
 800c642:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c646:	2300      	movs	r3, #0
 800c648:	ae1e      	add	r6, sp, #120	; 0x78
 800c64a:	4545      	cmp	r5, r8
 800c64c:	dd14      	ble.n	800c678 <__kernel_rem_pio2+0x7c>
 800c64e:	2600      	movs	r6, #0
 800c650:	f50d 7bdc 	add.w	fp, sp, #440	; 0x1b8
 800c654:	9b02      	ldr	r3, [sp, #8]
 800c656:	429e      	cmp	r6, r3
 800c658:	dc39      	bgt.n	800c6ce <__kernel_rem_pio2+0xd2>
 800c65a:	9b08      	ldr	r3, [sp, #32]
 800c65c:	f04f 0800 	mov.w	r8, #0
 800c660:	3b08      	subs	r3, #8
 800c662:	9300      	str	r3, [sp, #0]
 800c664:	9b07      	ldr	r3, [sp, #28]
 800c666:	f04f 0900 	mov.w	r9, #0
 800c66a:	199d      	adds	r5, r3, r6
 800c66c:	ab20      	add	r3, sp, #128	; 0x80
 800c66e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800c672:	9305      	str	r3, [sp, #20]
 800c674:	2700      	movs	r7, #0
 800c676:	e023      	b.n	800c6c0 <__kernel_rem_pio2+0xc4>
 800c678:	42ef      	cmn	r7, r5
 800c67a:	d40b      	bmi.n	800c694 <__kernel_rem_pio2+0x98>
 800c67c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c680:	e9cd 2300 	strd	r2, r3, [sp]
 800c684:	f7f3 febe 	bl	8000404 <__aeabi_i2d>
 800c688:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c68c:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 800c690:	3501      	adds	r5, #1
 800c692:	e7da      	b.n	800c64a <__kernel_rem_pio2+0x4e>
 800c694:	4610      	mov	r0, r2
 800c696:	4619      	mov	r1, r3
 800c698:	e7f8      	b.n	800c68c <__kernel_rem_pio2+0x90>
 800c69a:	9905      	ldr	r1, [sp, #20]
 800c69c:	9d00      	ldr	r5, [sp, #0]
 800c69e:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800c6a2:	9105      	str	r1, [sp, #20]
 800c6a4:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 800c6a8:	9500      	str	r5, [sp, #0]
 800c6aa:	f7f3 ff15 	bl	80004d8 <__aeabi_dmul>
 800c6ae:	4602      	mov	r2, r0
 800c6b0:	460b      	mov	r3, r1
 800c6b2:	4640      	mov	r0, r8
 800c6b4:	4649      	mov	r1, r9
 800c6b6:	f7f3 fd59 	bl	800016c <__adddf3>
 800c6ba:	4680      	mov	r8, r0
 800c6bc:	4689      	mov	r9, r1
 800c6be:	3701      	adds	r7, #1
 800c6c0:	9b06      	ldr	r3, [sp, #24]
 800c6c2:	429f      	cmp	r7, r3
 800c6c4:	dde9      	ble.n	800c69a <__kernel_rem_pio2+0x9e>
 800c6c6:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 800c6ca:	3601      	adds	r6, #1
 800c6cc:	e7c2      	b.n	800c654 <__kernel_rem_pio2+0x58>
 800c6ce:	9b02      	ldr	r3, [sp, #8]
 800c6d0:	aa0c      	add	r2, sp, #48	; 0x30
 800c6d2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c6d6:	930b      	str	r3, [sp, #44]	; 0x2c
 800c6d8:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800c6da:	9f02      	ldr	r7, [sp, #8]
 800c6dc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c6e0:	930a      	str	r3, [sp, #40]	; 0x28
 800c6e2:	2600      	movs	r6, #0
 800c6e4:	ab98      	add	r3, sp, #608	; 0x260
 800c6e6:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 800c6ea:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c6ee:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c6f2:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800c6f6:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800c6fa:	ab98      	add	r3, sp, #608	; 0x260
 800c6fc:	445b      	add	r3, fp
 800c6fe:	f1a3 0498 	sub.w	r4, r3, #152	; 0x98
 800c702:	1bbb      	subs	r3, r7, r6
 800c704:	2b00      	cmp	r3, #0
 800c706:	dc71      	bgt.n	800c7ec <__kernel_rem_pio2+0x1f0>
 800c708:	4652      	mov	r2, sl
 800c70a:	4640      	mov	r0, r8
 800c70c:	4649      	mov	r1, r9
 800c70e:	f000 fc03 	bl	800cf18 <scalbn>
 800c712:	2200      	movs	r2, #0
 800c714:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800c718:	4604      	mov	r4, r0
 800c71a:	460d      	mov	r5, r1
 800c71c:	f7f3 fedc 	bl	80004d8 <__aeabi_dmul>
 800c720:	f000 fb6e 	bl	800ce00 <floor>
 800c724:	2200      	movs	r2, #0
 800c726:	4b79      	ldr	r3, [pc, #484]	; (800c90c <__kernel_rem_pio2+0x310>)
 800c728:	f7f3 fed6 	bl	80004d8 <__aeabi_dmul>
 800c72c:	4602      	mov	r2, r0
 800c72e:	460b      	mov	r3, r1
 800c730:	4620      	mov	r0, r4
 800c732:	4629      	mov	r1, r5
 800c734:	f7f3 fd18 	bl	8000168 <__aeabi_dsub>
 800c738:	460d      	mov	r5, r1
 800c73a:	4604      	mov	r4, r0
 800c73c:	f7f4 f97c 	bl	8000a38 <__aeabi_d2iz>
 800c740:	9005      	str	r0, [sp, #20]
 800c742:	f7f3 fe5f 	bl	8000404 <__aeabi_i2d>
 800c746:	4602      	mov	r2, r0
 800c748:	460b      	mov	r3, r1
 800c74a:	4620      	mov	r0, r4
 800c74c:	4629      	mov	r1, r5
 800c74e:	f7f3 fd0b 	bl	8000168 <__aeabi_dsub>
 800c752:	f1ba 0f00 	cmp.w	sl, #0
 800c756:	4680      	mov	r8, r0
 800c758:	4689      	mov	r9, r1
 800c75a:	dd6c      	ble.n	800c836 <__kernel_rem_pio2+0x23a>
 800c75c:	1e7a      	subs	r2, r7, #1
 800c75e:	ab0c      	add	r3, sp, #48	; 0x30
 800c760:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800c764:	f1ca 0118 	rsb	r1, sl, #24
 800c768:	9c05      	ldr	r4, [sp, #20]
 800c76a:	fa40 f301 	asr.w	r3, r0, r1
 800c76e:	441c      	add	r4, r3
 800c770:	408b      	lsls	r3, r1
 800c772:	1ac0      	subs	r0, r0, r3
 800c774:	ab0c      	add	r3, sp, #48	; 0x30
 800c776:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800c77a:	f1ca 0317 	rsb	r3, sl, #23
 800c77e:	9405      	str	r4, [sp, #20]
 800c780:	fa40 f303 	asr.w	r3, r0, r3
 800c784:	9300      	str	r3, [sp, #0]
 800c786:	9b00      	ldr	r3, [sp, #0]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	dd62      	ble.n	800c852 <__kernel_rem_pio2+0x256>
 800c78c:	2200      	movs	r2, #0
 800c78e:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800c792:	4614      	mov	r4, r2
 800c794:	9b05      	ldr	r3, [sp, #20]
 800c796:	3301      	adds	r3, #1
 800c798:	9305      	str	r3, [sp, #20]
 800c79a:	4297      	cmp	r7, r2
 800c79c:	f300 809f 	bgt.w	800c8de <__kernel_rem_pio2+0x2e2>
 800c7a0:	f1ba 0f00 	cmp.w	sl, #0
 800c7a4:	dd07      	ble.n	800c7b6 <__kernel_rem_pio2+0x1ba>
 800c7a6:	f1ba 0f01 	cmp.w	sl, #1
 800c7aa:	f000 80bb 	beq.w	800c924 <__kernel_rem_pio2+0x328>
 800c7ae:	f1ba 0f02 	cmp.w	sl, #2
 800c7b2:	f000 80c1 	beq.w	800c938 <__kernel_rem_pio2+0x33c>
 800c7b6:	9b00      	ldr	r3, [sp, #0]
 800c7b8:	2b02      	cmp	r3, #2
 800c7ba:	d14a      	bne.n	800c852 <__kernel_rem_pio2+0x256>
 800c7bc:	4642      	mov	r2, r8
 800c7be:	464b      	mov	r3, r9
 800c7c0:	2000      	movs	r0, #0
 800c7c2:	4953      	ldr	r1, [pc, #332]	; (800c910 <__kernel_rem_pio2+0x314>)
 800c7c4:	f7f3 fcd0 	bl	8000168 <__aeabi_dsub>
 800c7c8:	4680      	mov	r8, r0
 800c7ca:	4689      	mov	r9, r1
 800c7cc:	2c00      	cmp	r4, #0
 800c7ce:	d040      	beq.n	800c852 <__kernel_rem_pio2+0x256>
 800c7d0:	4652      	mov	r2, sl
 800c7d2:	2000      	movs	r0, #0
 800c7d4:	494e      	ldr	r1, [pc, #312]	; (800c910 <__kernel_rem_pio2+0x314>)
 800c7d6:	f000 fb9f 	bl	800cf18 <scalbn>
 800c7da:	4602      	mov	r2, r0
 800c7dc:	460b      	mov	r3, r1
 800c7de:	4640      	mov	r0, r8
 800c7e0:	4649      	mov	r1, r9
 800c7e2:	f7f3 fcc1 	bl	8000168 <__aeabi_dsub>
 800c7e6:	4680      	mov	r8, r0
 800c7e8:	4689      	mov	r9, r1
 800c7ea:	e032      	b.n	800c852 <__kernel_rem_pio2+0x256>
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	4b49      	ldr	r3, [pc, #292]	; (800c914 <__kernel_rem_pio2+0x318>)
 800c7f0:	4640      	mov	r0, r8
 800c7f2:	4649      	mov	r1, r9
 800c7f4:	f7f3 fe70 	bl	80004d8 <__aeabi_dmul>
 800c7f8:	f7f4 f91e 	bl	8000a38 <__aeabi_d2iz>
 800c7fc:	f7f3 fe02 	bl	8000404 <__aeabi_i2d>
 800c800:	2200      	movs	r2, #0
 800c802:	4b45      	ldr	r3, [pc, #276]	; (800c918 <__kernel_rem_pio2+0x31c>)
 800c804:	e9cd 0100 	strd	r0, r1, [sp]
 800c808:	f7f3 fe66 	bl	80004d8 <__aeabi_dmul>
 800c80c:	4602      	mov	r2, r0
 800c80e:	460b      	mov	r3, r1
 800c810:	4640      	mov	r0, r8
 800c812:	4649      	mov	r1, r9
 800c814:	f7f3 fca8 	bl	8000168 <__aeabi_dsub>
 800c818:	f7f4 f90e 	bl	8000a38 <__aeabi_d2iz>
 800c81c:	ab0c      	add	r3, sp, #48	; 0x30
 800c81e:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800c822:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c826:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c82a:	f7f3 fc9f 	bl	800016c <__adddf3>
 800c82e:	3601      	adds	r6, #1
 800c830:	4680      	mov	r8, r0
 800c832:	4689      	mov	r9, r1
 800c834:	e765      	b.n	800c702 <__kernel_rem_pio2+0x106>
 800c836:	d105      	bne.n	800c844 <__kernel_rem_pio2+0x248>
 800c838:	1e7b      	subs	r3, r7, #1
 800c83a:	aa0c      	add	r2, sp, #48	; 0x30
 800c83c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800c840:	15c3      	asrs	r3, r0, #23
 800c842:	e79f      	b.n	800c784 <__kernel_rem_pio2+0x188>
 800c844:	2200      	movs	r2, #0
 800c846:	4b35      	ldr	r3, [pc, #212]	; (800c91c <__kernel_rem_pio2+0x320>)
 800c848:	f7f4 f8cc 	bl	80009e4 <__aeabi_dcmpge>
 800c84c:	2800      	cmp	r0, #0
 800c84e:	d143      	bne.n	800c8d8 <__kernel_rem_pio2+0x2dc>
 800c850:	9000      	str	r0, [sp, #0]
 800c852:	2200      	movs	r2, #0
 800c854:	2300      	movs	r3, #0
 800c856:	4640      	mov	r0, r8
 800c858:	4649      	mov	r1, r9
 800c85a:	f7f4 f8a5 	bl	80009a8 <__aeabi_dcmpeq>
 800c85e:	2800      	cmp	r0, #0
 800c860:	f000 80c3 	beq.w	800c9ea <__kernel_rem_pio2+0x3ee>
 800c864:	1e7c      	subs	r4, r7, #1
 800c866:	4623      	mov	r3, r4
 800c868:	2200      	movs	r2, #0
 800c86a:	9902      	ldr	r1, [sp, #8]
 800c86c:	428b      	cmp	r3, r1
 800c86e:	da6a      	bge.n	800c946 <__kernel_rem_pio2+0x34a>
 800c870:	2a00      	cmp	r2, #0
 800c872:	f000 8084 	beq.w	800c97e <__kernel_rem_pio2+0x382>
 800c876:	ab0c      	add	r3, sp, #48	; 0x30
 800c878:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800c87c:	f1aa 0a18 	sub.w	sl, sl, #24
 800c880:	2b00      	cmp	r3, #0
 800c882:	f000 80b0 	beq.w	800c9e6 <__kernel_rem_pio2+0x3ea>
 800c886:	4652      	mov	r2, sl
 800c888:	2000      	movs	r0, #0
 800c88a:	4921      	ldr	r1, [pc, #132]	; (800c910 <__kernel_rem_pio2+0x314>)
 800c88c:	f000 fb44 	bl	800cf18 <scalbn>
 800c890:	4625      	mov	r5, r4
 800c892:	4606      	mov	r6, r0
 800c894:	460f      	mov	r7, r1
 800c896:	f04f 0a00 	mov.w	sl, #0
 800c89a:	00e3      	lsls	r3, r4, #3
 800c89c:	aa98      	add	r2, sp, #608	; 0x260
 800c89e:	eb02 0803 	add.w	r8, r2, r3
 800c8a2:	f8df b070 	ldr.w	fp, [pc, #112]	; 800c914 <__kernel_rem_pio2+0x318>
 800c8a6:	9306      	str	r3, [sp, #24]
 800c8a8:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 800c8ac:	2d00      	cmp	r5, #0
 800c8ae:	f280 80d2 	bge.w	800ca56 <__kernel_rem_pio2+0x45a>
 800c8b2:	2500      	movs	r5, #0
 800c8b4:	9a06      	ldr	r2, [sp, #24]
 800c8b6:	ab98      	add	r3, sp, #608	; 0x260
 800c8b8:	189e      	adds	r6, r3, r2
 800c8ba:	3ea8      	subs	r6, #168	; 0xa8
 800c8bc:	1b63      	subs	r3, r4, r5
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	f2c0 80f9 	blt.w	800cab6 <__kernel_rem_pio2+0x4ba>
 800c8c4:	f8df 9058 	ldr.w	r9, [pc, #88]	; 800c920 <__kernel_rem_pio2+0x324>
 800c8c8:	eba6 08c5 	sub.w	r8, r6, r5, lsl #3
 800c8cc:	f04f 0a00 	mov.w	sl, #0
 800c8d0:	f04f 0b00 	mov.w	fp, #0
 800c8d4:	2700      	movs	r7, #0
 800c8d6:	e0e2      	b.n	800ca9e <__kernel_rem_pio2+0x4a2>
 800c8d8:	2302      	movs	r3, #2
 800c8da:	9300      	str	r3, [sp, #0]
 800c8dc:	e756      	b.n	800c78c <__kernel_rem_pio2+0x190>
 800c8de:	ab0c      	add	r3, sp, #48	; 0x30
 800c8e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c8e4:	b94c      	cbnz	r4, 800c8fa <__kernel_rem_pio2+0x2fe>
 800c8e6:	b12b      	cbz	r3, 800c8f4 <__kernel_rem_pio2+0x2f8>
 800c8e8:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800c8ec:	a80c      	add	r0, sp, #48	; 0x30
 800c8ee:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800c8f2:	2301      	movs	r3, #1
 800c8f4:	3201      	adds	r2, #1
 800c8f6:	461c      	mov	r4, r3
 800c8f8:	e74f      	b.n	800c79a <__kernel_rem_pio2+0x19e>
 800c8fa:	1acb      	subs	r3, r1, r3
 800c8fc:	a80c      	add	r0, sp, #48	; 0x30
 800c8fe:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800c902:	4623      	mov	r3, r4
 800c904:	e7f6      	b.n	800c8f4 <__kernel_rem_pio2+0x2f8>
 800c906:	bf00      	nop
 800c908:	0800df68 	.word	0x0800df68
 800c90c:	40200000 	.word	0x40200000
 800c910:	3ff00000 	.word	0x3ff00000
 800c914:	3e700000 	.word	0x3e700000
 800c918:	41700000 	.word	0x41700000
 800c91c:	3fe00000 	.word	0x3fe00000
 800c920:	0800df20 	.word	0x0800df20
 800c924:	1e7a      	subs	r2, r7, #1
 800c926:	ab0c      	add	r3, sp, #48	; 0x30
 800c928:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c92c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c930:	a90c      	add	r1, sp, #48	; 0x30
 800c932:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c936:	e73e      	b.n	800c7b6 <__kernel_rem_pio2+0x1ba>
 800c938:	1e7a      	subs	r2, r7, #1
 800c93a:	ab0c      	add	r3, sp, #48	; 0x30
 800c93c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c940:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c944:	e7f4      	b.n	800c930 <__kernel_rem_pio2+0x334>
 800c946:	a90c      	add	r1, sp, #48	; 0x30
 800c948:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c94c:	3b01      	subs	r3, #1
 800c94e:	430a      	orrs	r2, r1
 800c950:	e78b      	b.n	800c86a <__kernel_rem_pio2+0x26e>
 800c952:	3401      	adds	r4, #1
 800c954:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c958:	2a00      	cmp	r2, #0
 800c95a:	d0fa      	beq.n	800c952 <__kernel_rem_pio2+0x356>
 800c95c:	ab98      	add	r3, sp, #608	; 0x260
 800c95e:	449b      	add	fp, r3
 800c960:	9b07      	ldr	r3, [sp, #28]
 800c962:	1c7e      	adds	r6, r7, #1
 800c964:	19dd      	adds	r5, r3, r7
 800c966:	ab98      	add	r3, sp, #608	; 0x260
 800c968:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c96c:	f1ab 0b98 	sub.w	fp, fp, #152	; 0x98
 800c970:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 800c974:	443c      	add	r4, r7
 800c976:	42b4      	cmp	r4, r6
 800c978:	da04      	bge.n	800c984 <__kernel_rem_pio2+0x388>
 800c97a:	4627      	mov	r7, r4
 800c97c:	e6b1      	b.n	800c6e2 <__kernel_rem_pio2+0xe6>
 800c97e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c980:	2401      	movs	r4, #1
 800c982:	e7e7      	b.n	800c954 <__kernel_rem_pio2+0x358>
 800c984:	f105 0308 	add.w	r3, r5, #8
 800c988:	9309      	str	r3, [sp, #36]	; 0x24
 800c98a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c98c:	2700      	movs	r7, #0
 800c98e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c992:	f7f3 fd37 	bl	8000404 <__aeabi_i2d>
 800c996:	f04f 0800 	mov.w	r8, #0
 800c99a:	f04f 0900 	mov.w	r9, #0
 800c99e:	9b08      	ldr	r3, [sp, #32]
 800c9a0:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800c9a4:	3b08      	subs	r3, #8
 800c9a6:	9300      	str	r3, [sp, #0]
 800c9a8:	f105 0310 	add.w	r3, r5, #16
 800c9ac:	9305      	str	r3, [sp, #20]
 800c9ae:	9b06      	ldr	r3, [sp, #24]
 800c9b0:	429f      	cmp	r7, r3
 800c9b2:	dd04      	ble.n	800c9be <__kernel_rem_pio2+0x3c2>
 800c9b4:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 800c9b8:	3601      	adds	r6, #1
 800c9ba:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c9bc:	e7db      	b.n	800c976 <__kernel_rem_pio2+0x37a>
 800c9be:	9905      	ldr	r1, [sp, #20]
 800c9c0:	9d00      	ldr	r5, [sp, #0]
 800c9c2:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800c9c6:	9105      	str	r1, [sp, #20]
 800c9c8:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 800c9cc:	9500      	str	r5, [sp, #0]
 800c9ce:	f7f3 fd83 	bl	80004d8 <__aeabi_dmul>
 800c9d2:	4602      	mov	r2, r0
 800c9d4:	460b      	mov	r3, r1
 800c9d6:	4640      	mov	r0, r8
 800c9d8:	4649      	mov	r1, r9
 800c9da:	f7f3 fbc7 	bl	800016c <__adddf3>
 800c9de:	3701      	adds	r7, #1
 800c9e0:	4680      	mov	r8, r0
 800c9e2:	4689      	mov	r9, r1
 800c9e4:	e7e3      	b.n	800c9ae <__kernel_rem_pio2+0x3b2>
 800c9e6:	3c01      	subs	r4, #1
 800c9e8:	e745      	b.n	800c876 <__kernel_rem_pio2+0x27a>
 800c9ea:	f1ca 0200 	rsb	r2, sl, #0
 800c9ee:	4640      	mov	r0, r8
 800c9f0:	4649      	mov	r1, r9
 800c9f2:	f000 fa91 	bl	800cf18 <scalbn>
 800c9f6:	2200      	movs	r2, #0
 800c9f8:	4ba3      	ldr	r3, [pc, #652]	; (800cc88 <__kernel_rem_pio2+0x68c>)
 800c9fa:	4604      	mov	r4, r0
 800c9fc:	460d      	mov	r5, r1
 800c9fe:	f7f3 fff1 	bl	80009e4 <__aeabi_dcmpge>
 800ca02:	b1f8      	cbz	r0, 800ca44 <__kernel_rem_pio2+0x448>
 800ca04:	2200      	movs	r2, #0
 800ca06:	4ba1      	ldr	r3, [pc, #644]	; (800cc8c <__kernel_rem_pio2+0x690>)
 800ca08:	4620      	mov	r0, r4
 800ca0a:	4629      	mov	r1, r5
 800ca0c:	f7f3 fd64 	bl	80004d8 <__aeabi_dmul>
 800ca10:	f7f4 f812 	bl	8000a38 <__aeabi_d2iz>
 800ca14:	4606      	mov	r6, r0
 800ca16:	f7f3 fcf5 	bl	8000404 <__aeabi_i2d>
 800ca1a:	2200      	movs	r2, #0
 800ca1c:	4b9a      	ldr	r3, [pc, #616]	; (800cc88 <__kernel_rem_pio2+0x68c>)
 800ca1e:	f7f3 fd5b 	bl	80004d8 <__aeabi_dmul>
 800ca22:	460b      	mov	r3, r1
 800ca24:	4602      	mov	r2, r0
 800ca26:	4629      	mov	r1, r5
 800ca28:	4620      	mov	r0, r4
 800ca2a:	f7f3 fb9d 	bl	8000168 <__aeabi_dsub>
 800ca2e:	f7f4 f803 	bl	8000a38 <__aeabi_d2iz>
 800ca32:	1c7c      	adds	r4, r7, #1
 800ca34:	ab0c      	add	r3, sp, #48	; 0x30
 800ca36:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800ca3a:	f10a 0a18 	add.w	sl, sl, #24
 800ca3e:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 800ca42:	e720      	b.n	800c886 <__kernel_rem_pio2+0x28a>
 800ca44:	4620      	mov	r0, r4
 800ca46:	4629      	mov	r1, r5
 800ca48:	f7f3 fff6 	bl	8000a38 <__aeabi_d2iz>
 800ca4c:	ab0c      	add	r3, sp, #48	; 0x30
 800ca4e:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800ca52:	463c      	mov	r4, r7
 800ca54:	e717      	b.n	800c886 <__kernel_rem_pio2+0x28a>
 800ca56:	ab0c      	add	r3, sp, #48	; 0x30
 800ca58:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ca5c:	f7f3 fcd2 	bl	8000404 <__aeabi_i2d>
 800ca60:	4632      	mov	r2, r6
 800ca62:	463b      	mov	r3, r7
 800ca64:	f7f3 fd38 	bl	80004d8 <__aeabi_dmul>
 800ca68:	4652      	mov	r2, sl
 800ca6a:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800ca6e:	465b      	mov	r3, fp
 800ca70:	4630      	mov	r0, r6
 800ca72:	4639      	mov	r1, r7
 800ca74:	f7f3 fd30 	bl	80004d8 <__aeabi_dmul>
 800ca78:	3d01      	subs	r5, #1
 800ca7a:	4606      	mov	r6, r0
 800ca7c:	460f      	mov	r7, r1
 800ca7e:	e715      	b.n	800c8ac <__kernel_rem_pio2+0x2b0>
 800ca80:	e9f8 2302 	ldrd	r2, r3, [r8, #8]!
 800ca84:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 800ca88:	f7f3 fd26 	bl	80004d8 <__aeabi_dmul>
 800ca8c:	4602      	mov	r2, r0
 800ca8e:	460b      	mov	r3, r1
 800ca90:	4650      	mov	r0, sl
 800ca92:	4659      	mov	r1, fp
 800ca94:	f7f3 fb6a 	bl	800016c <__adddf3>
 800ca98:	4682      	mov	sl, r0
 800ca9a:	468b      	mov	fp, r1
 800ca9c:	3701      	adds	r7, #1
 800ca9e:	9b02      	ldr	r3, [sp, #8]
 800caa0:	429f      	cmp	r7, r3
 800caa2:	dc01      	bgt.n	800caa8 <__kernel_rem_pio2+0x4ac>
 800caa4:	42bd      	cmp	r5, r7
 800caa6:	daeb      	bge.n	800ca80 <__kernel_rem_pio2+0x484>
 800caa8:	ab48      	add	r3, sp, #288	; 0x120
 800caaa:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800caae:	e9c3 ab00 	strd	sl, fp, [r3]
 800cab2:	3501      	adds	r5, #1
 800cab4:	e702      	b.n	800c8bc <__kernel_rem_pio2+0x2c0>
 800cab6:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800cab8:	2b03      	cmp	r3, #3
 800caba:	d86c      	bhi.n	800cb96 <__kernel_rem_pio2+0x59a>
 800cabc:	e8df f003 	tbb	[pc, r3]
 800cac0:	022f2f59 	.word	0x022f2f59
 800cac4:	9a06      	ldr	r2, [sp, #24]
 800cac6:	ab48      	add	r3, sp, #288	; 0x120
 800cac8:	189d      	adds	r5, r3, r2
 800caca:	46aa      	mov	sl, r5
 800cacc:	46a3      	mov	fp, r4
 800cace:	f1bb 0f00 	cmp.w	fp, #0
 800cad2:	f300 8087 	bgt.w	800cbe4 <__kernel_rem_pio2+0x5e8>
 800cad6:	46a2      	mov	sl, r4
 800cad8:	f1ba 0f01 	cmp.w	sl, #1
 800cadc:	f300 809f 	bgt.w	800cc1e <__kernel_rem_pio2+0x622>
 800cae0:	2700      	movs	r7, #0
 800cae2:	463e      	mov	r6, r7
 800cae4:	9d06      	ldr	r5, [sp, #24]
 800cae6:	ab48      	add	r3, sp, #288	; 0x120
 800cae8:	3508      	adds	r5, #8
 800caea:	441d      	add	r5, r3
 800caec:	2c01      	cmp	r4, #1
 800caee:	f300 80b3 	bgt.w	800cc58 <__kernel_rem_pio2+0x65c>
 800caf2:	9b00      	ldr	r3, [sp, #0]
 800caf4:	9d48      	ldr	r5, [sp, #288]	; 0x120
 800caf6:	9849      	ldr	r0, [sp, #292]	; 0x124
 800caf8:	9c4a      	ldr	r4, [sp, #296]	; 0x128
 800cafa:	994b      	ldr	r1, [sp, #300]	; 0x12c
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	f040 80b5 	bne.w	800cc6c <__kernel_rem_pio2+0x670>
 800cb02:	4603      	mov	r3, r0
 800cb04:	462a      	mov	r2, r5
 800cb06:	9804      	ldr	r0, [sp, #16]
 800cb08:	e9c0 2300 	strd	r2, r3, [r0]
 800cb0c:	4622      	mov	r2, r4
 800cb0e:	460b      	mov	r3, r1
 800cb10:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800cb14:	463a      	mov	r2, r7
 800cb16:	4633      	mov	r3, r6
 800cb18:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800cb1c:	e03b      	b.n	800cb96 <__kernel_rem_pio2+0x59a>
 800cb1e:	f04f 0c00 	mov.w	ip, #0
 800cb22:	4626      	mov	r6, r4
 800cb24:	4667      	mov	r7, ip
 800cb26:	9d06      	ldr	r5, [sp, #24]
 800cb28:	ab48      	add	r3, sp, #288	; 0x120
 800cb2a:	3508      	adds	r5, #8
 800cb2c:	441d      	add	r5, r3
 800cb2e:	2e00      	cmp	r6, #0
 800cb30:	da42      	bge.n	800cbb8 <__kernel_rem_pio2+0x5bc>
 800cb32:	9b00      	ldr	r3, [sp, #0]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d049      	beq.n	800cbcc <__kernel_rem_pio2+0x5d0>
 800cb38:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 800cb3c:	4662      	mov	r2, ip
 800cb3e:	460b      	mov	r3, r1
 800cb40:	9904      	ldr	r1, [sp, #16]
 800cb42:	2601      	movs	r6, #1
 800cb44:	e9c1 2300 	strd	r2, r3, [r1]
 800cb48:	a948      	add	r1, sp, #288	; 0x120
 800cb4a:	463b      	mov	r3, r7
 800cb4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cb50:	f7f3 fb0a 	bl	8000168 <__aeabi_dsub>
 800cb54:	4684      	mov	ip, r0
 800cb56:	460f      	mov	r7, r1
 800cb58:	ad48      	add	r5, sp, #288	; 0x120
 800cb5a:	42b4      	cmp	r4, r6
 800cb5c:	da38      	bge.n	800cbd0 <__kernel_rem_pio2+0x5d4>
 800cb5e:	9b00      	ldr	r3, [sp, #0]
 800cb60:	b10b      	cbz	r3, 800cb66 <__kernel_rem_pio2+0x56a>
 800cb62:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800cb66:	4662      	mov	r2, ip
 800cb68:	463b      	mov	r3, r7
 800cb6a:	9904      	ldr	r1, [sp, #16]
 800cb6c:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800cb70:	e011      	b.n	800cb96 <__kernel_rem_pio2+0x59a>
 800cb72:	2700      	movs	r7, #0
 800cb74:	463d      	mov	r5, r7
 800cb76:	9b06      	ldr	r3, [sp, #24]
 800cb78:	aa98      	add	r2, sp, #608	; 0x260
 800cb7a:	4413      	add	r3, r2
 800cb7c:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 800cb80:	2c00      	cmp	r4, #0
 800cb82:	da0f      	bge.n	800cba4 <__kernel_rem_pio2+0x5a8>
 800cb84:	9b00      	ldr	r3, [sp, #0]
 800cb86:	b10b      	cbz	r3, 800cb8c <__kernel_rem_pio2+0x590>
 800cb88:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 800cb8c:	463a      	mov	r2, r7
 800cb8e:	462b      	mov	r3, r5
 800cb90:	9904      	ldr	r1, [sp, #16]
 800cb92:	e9c1 2300 	strd	r2, r3, [r1]
 800cb96:	9b05      	ldr	r3, [sp, #20]
 800cb98:	f003 0007 	and.w	r0, r3, #7
 800cb9c:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800cba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cba4:	4638      	mov	r0, r7
 800cba6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800cbaa:	4629      	mov	r1, r5
 800cbac:	f7f3 fade 	bl	800016c <__adddf3>
 800cbb0:	3c01      	subs	r4, #1
 800cbb2:	4607      	mov	r7, r0
 800cbb4:	460d      	mov	r5, r1
 800cbb6:	e7e3      	b.n	800cb80 <__kernel_rem_pio2+0x584>
 800cbb8:	4660      	mov	r0, ip
 800cbba:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800cbbe:	4639      	mov	r1, r7
 800cbc0:	f7f3 fad4 	bl	800016c <__adddf3>
 800cbc4:	3e01      	subs	r6, #1
 800cbc6:	4684      	mov	ip, r0
 800cbc8:	460f      	mov	r7, r1
 800cbca:	e7b0      	b.n	800cb2e <__kernel_rem_pio2+0x532>
 800cbcc:	4639      	mov	r1, r7
 800cbce:	e7b5      	b.n	800cb3c <__kernel_rem_pio2+0x540>
 800cbd0:	4660      	mov	r0, ip
 800cbd2:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 800cbd6:	4639      	mov	r1, r7
 800cbd8:	f7f3 fac8 	bl	800016c <__adddf3>
 800cbdc:	3601      	adds	r6, #1
 800cbde:	4684      	mov	ip, r0
 800cbe0:	460f      	mov	r7, r1
 800cbe2:	e7ba      	b.n	800cb5a <__kernel_rem_pio2+0x55e>
 800cbe4:	e97a 8902 	ldrd	r8, r9, [sl, #-8]!
 800cbe8:	e9da 2302 	ldrd	r2, r3, [sl, #8]
 800cbec:	4640      	mov	r0, r8
 800cbee:	4649      	mov	r1, r9
 800cbf0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cbf4:	f7f3 faba 	bl	800016c <__adddf3>
 800cbf8:	4602      	mov	r2, r0
 800cbfa:	460b      	mov	r3, r1
 800cbfc:	4606      	mov	r6, r0
 800cbfe:	460f      	mov	r7, r1
 800cc00:	4640      	mov	r0, r8
 800cc02:	4649      	mov	r1, r9
 800cc04:	f7f3 fab0 	bl	8000168 <__aeabi_dsub>
 800cc08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cc0c:	f7f3 faae 	bl	800016c <__adddf3>
 800cc10:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800cc14:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800cc18:	e9ca 6700 	strd	r6, r7, [sl]
 800cc1c:	e757      	b.n	800cace <__kernel_rem_pio2+0x4d2>
 800cc1e:	e975 6702 	ldrd	r6, r7, [r5, #-8]!
 800cc22:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 800cc26:	4630      	mov	r0, r6
 800cc28:	4639      	mov	r1, r7
 800cc2a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cc2e:	f7f3 fa9d 	bl	800016c <__adddf3>
 800cc32:	4602      	mov	r2, r0
 800cc34:	460b      	mov	r3, r1
 800cc36:	4680      	mov	r8, r0
 800cc38:	4689      	mov	r9, r1
 800cc3a:	4630      	mov	r0, r6
 800cc3c:	4639      	mov	r1, r7
 800cc3e:	f7f3 fa93 	bl	8000168 <__aeabi_dsub>
 800cc42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cc46:	f7f3 fa91 	bl	800016c <__adddf3>
 800cc4a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800cc4e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800cc52:	e9c5 8900 	strd	r8, r9, [r5]
 800cc56:	e73f      	b.n	800cad8 <__kernel_rem_pio2+0x4dc>
 800cc58:	4638      	mov	r0, r7
 800cc5a:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800cc5e:	4631      	mov	r1, r6
 800cc60:	f7f3 fa84 	bl	800016c <__adddf3>
 800cc64:	3c01      	subs	r4, #1
 800cc66:	4607      	mov	r7, r0
 800cc68:	460e      	mov	r6, r1
 800cc6a:	e73f      	b.n	800caec <__kernel_rem_pio2+0x4f0>
 800cc6c:	9b04      	ldr	r3, [sp, #16]
 800cc6e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800cc72:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800cc76:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800cc7a:	601d      	str	r5, [r3, #0]
 800cc7c:	e9c3 0401 	strd	r0, r4, [r3, #4]
 800cc80:	e9c3 1703 	strd	r1, r7, [r3, #12]
 800cc84:	615e      	str	r6, [r3, #20]
 800cc86:	e786      	b.n	800cb96 <__kernel_rem_pio2+0x59a>
 800cc88:	41700000 	.word	0x41700000
 800cc8c:	3e700000 	.word	0x3e700000

0800cc90 <__kernel_sin>:
 800cc90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc94:	b086      	sub	sp, #24
 800cc96:	e9cd 2300 	strd	r2, r3, [sp]
 800cc9a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cc9e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800cca2:	4682      	mov	sl, r0
 800cca4:	460c      	mov	r4, r1
 800cca6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800cca8:	da03      	bge.n	800ccb2 <__kernel_sin+0x22>
 800ccaa:	f7f3 fec5 	bl	8000a38 <__aeabi_d2iz>
 800ccae:	2800      	cmp	r0, #0
 800ccb0:	d050      	beq.n	800cd54 <__kernel_sin+0xc4>
 800ccb2:	4652      	mov	r2, sl
 800ccb4:	4623      	mov	r3, r4
 800ccb6:	4650      	mov	r0, sl
 800ccb8:	4621      	mov	r1, r4
 800ccba:	f7f3 fc0d 	bl	80004d8 <__aeabi_dmul>
 800ccbe:	4606      	mov	r6, r0
 800ccc0:	460f      	mov	r7, r1
 800ccc2:	4602      	mov	r2, r0
 800ccc4:	460b      	mov	r3, r1
 800ccc6:	4650      	mov	r0, sl
 800ccc8:	4621      	mov	r1, r4
 800ccca:	f7f3 fc05 	bl	80004d8 <__aeabi_dmul>
 800ccce:	a33e      	add	r3, pc, #248	; (adr r3, 800cdc8 <__kernel_sin+0x138>)
 800ccd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccd4:	4680      	mov	r8, r0
 800ccd6:	4689      	mov	r9, r1
 800ccd8:	4630      	mov	r0, r6
 800ccda:	4639      	mov	r1, r7
 800ccdc:	f7f3 fbfc 	bl	80004d8 <__aeabi_dmul>
 800cce0:	a33b      	add	r3, pc, #236	; (adr r3, 800cdd0 <__kernel_sin+0x140>)
 800cce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cce6:	f7f3 fa3f 	bl	8000168 <__aeabi_dsub>
 800ccea:	4632      	mov	r2, r6
 800ccec:	463b      	mov	r3, r7
 800ccee:	f7f3 fbf3 	bl	80004d8 <__aeabi_dmul>
 800ccf2:	a339      	add	r3, pc, #228	; (adr r3, 800cdd8 <__kernel_sin+0x148>)
 800ccf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccf8:	f7f3 fa38 	bl	800016c <__adddf3>
 800ccfc:	4632      	mov	r2, r6
 800ccfe:	463b      	mov	r3, r7
 800cd00:	f7f3 fbea 	bl	80004d8 <__aeabi_dmul>
 800cd04:	a336      	add	r3, pc, #216	; (adr r3, 800cde0 <__kernel_sin+0x150>)
 800cd06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd0a:	f7f3 fa2d 	bl	8000168 <__aeabi_dsub>
 800cd0e:	4632      	mov	r2, r6
 800cd10:	463b      	mov	r3, r7
 800cd12:	f7f3 fbe1 	bl	80004d8 <__aeabi_dmul>
 800cd16:	a334      	add	r3, pc, #208	; (adr r3, 800cde8 <__kernel_sin+0x158>)
 800cd18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd1c:	f7f3 fa26 	bl	800016c <__adddf3>
 800cd20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cd24:	b9dd      	cbnz	r5, 800cd5e <__kernel_sin+0xce>
 800cd26:	4602      	mov	r2, r0
 800cd28:	460b      	mov	r3, r1
 800cd2a:	4630      	mov	r0, r6
 800cd2c:	4639      	mov	r1, r7
 800cd2e:	f7f3 fbd3 	bl	80004d8 <__aeabi_dmul>
 800cd32:	a32f      	add	r3, pc, #188	; (adr r3, 800cdf0 <__kernel_sin+0x160>)
 800cd34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd38:	f7f3 fa16 	bl	8000168 <__aeabi_dsub>
 800cd3c:	4642      	mov	r2, r8
 800cd3e:	464b      	mov	r3, r9
 800cd40:	f7f3 fbca 	bl	80004d8 <__aeabi_dmul>
 800cd44:	4602      	mov	r2, r0
 800cd46:	460b      	mov	r3, r1
 800cd48:	4650      	mov	r0, sl
 800cd4a:	4621      	mov	r1, r4
 800cd4c:	f7f3 fa0e 	bl	800016c <__adddf3>
 800cd50:	4682      	mov	sl, r0
 800cd52:	460c      	mov	r4, r1
 800cd54:	4650      	mov	r0, sl
 800cd56:	4621      	mov	r1, r4
 800cd58:	b006      	add	sp, #24
 800cd5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd5e:	2200      	movs	r2, #0
 800cd60:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cd64:	4b24      	ldr	r3, [pc, #144]	; (800cdf8 <__kernel_sin+0x168>)
 800cd66:	f7f3 fbb7 	bl	80004d8 <__aeabi_dmul>
 800cd6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cd6e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cd72:	4640      	mov	r0, r8
 800cd74:	4649      	mov	r1, r9
 800cd76:	f7f3 fbaf 	bl	80004d8 <__aeabi_dmul>
 800cd7a:	4602      	mov	r2, r0
 800cd7c:	460b      	mov	r3, r1
 800cd7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd82:	f7f3 f9f1 	bl	8000168 <__aeabi_dsub>
 800cd86:	4632      	mov	r2, r6
 800cd88:	463b      	mov	r3, r7
 800cd8a:	f7f3 fba5 	bl	80004d8 <__aeabi_dmul>
 800cd8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd92:	f7f3 f9e9 	bl	8000168 <__aeabi_dsub>
 800cd96:	a316      	add	r3, pc, #88	; (adr r3, 800cdf0 <__kernel_sin+0x160>)
 800cd98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd9c:	4606      	mov	r6, r0
 800cd9e:	460f      	mov	r7, r1
 800cda0:	4640      	mov	r0, r8
 800cda2:	4649      	mov	r1, r9
 800cda4:	f7f3 fb98 	bl	80004d8 <__aeabi_dmul>
 800cda8:	4602      	mov	r2, r0
 800cdaa:	460b      	mov	r3, r1
 800cdac:	4630      	mov	r0, r6
 800cdae:	4639      	mov	r1, r7
 800cdb0:	f7f3 f9dc 	bl	800016c <__adddf3>
 800cdb4:	4602      	mov	r2, r0
 800cdb6:	460b      	mov	r3, r1
 800cdb8:	4650      	mov	r0, sl
 800cdba:	4621      	mov	r1, r4
 800cdbc:	f7f3 f9d4 	bl	8000168 <__aeabi_dsub>
 800cdc0:	e7c6      	b.n	800cd50 <__kernel_sin+0xc0>
 800cdc2:	bf00      	nop
 800cdc4:	f3af 8000 	nop.w
 800cdc8:	5acfd57c 	.word	0x5acfd57c
 800cdcc:	3de5d93a 	.word	0x3de5d93a
 800cdd0:	8a2b9ceb 	.word	0x8a2b9ceb
 800cdd4:	3e5ae5e6 	.word	0x3e5ae5e6
 800cdd8:	57b1fe7d 	.word	0x57b1fe7d
 800cddc:	3ec71de3 	.word	0x3ec71de3
 800cde0:	19c161d5 	.word	0x19c161d5
 800cde4:	3f2a01a0 	.word	0x3f2a01a0
 800cde8:	1110f8a6 	.word	0x1110f8a6
 800cdec:	3f811111 	.word	0x3f811111
 800cdf0:	55555549 	.word	0x55555549
 800cdf4:	3fc55555 	.word	0x3fc55555
 800cdf8:	3fe00000 	.word	0x3fe00000
 800cdfc:	00000000 	.word	0x00000000

0800ce00 <floor>:
 800ce00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce04:	f3c1 580a 	ubfx	r8, r1, #20, #11
 800ce08:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800ce0c:	2e13      	cmp	r6, #19
 800ce0e:	4607      	mov	r7, r0
 800ce10:	460b      	mov	r3, r1
 800ce12:	460c      	mov	r4, r1
 800ce14:	4605      	mov	r5, r0
 800ce16:	dc35      	bgt.n	800ce84 <floor+0x84>
 800ce18:	2e00      	cmp	r6, #0
 800ce1a:	da16      	bge.n	800ce4a <floor+0x4a>
 800ce1c:	a336      	add	r3, pc, #216	; (adr r3, 800cef8 <floor+0xf8>)
 800ce1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce22:	f7f3 f9a3 	bl	800016c <__adddf3>
 800ce26:	2200      	movs	r2, #0
 800ce28:	2300      	movs	r3, #0
 800ce2a:	f7f3 fde5 	bl	80009f8 <__aeabi_dcmpgt>
 800ce2e:	b148      	cbz	r0, 800ce44 <floor+0x44>
 800ce30:	2c00      	cmp	r4, #0
 800ce32:	da5b      	bge.n	800ceec <floor+0xec>
 800ce34:	2500      	movs	r5, #0
 800ce36:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800ce3a:	4a31      	ldr	r2, [pc, #196]	; (800cf00 <floor+0x100>)
 800ce3c:	433b      	orrs	r3, r7
 800ce3e:	42ab      	cmp	r3, r5
 800ce40:	bf18      	it	ne
 800ce42:	4614      	movne	r4, r2
 800ce44:	4623      	mov	r3, r4
 800ce46:	462f      	mov	r7, r5
 800ce48:	e026      	b.n	800ce98 <floor+0x98>
 800ce4a:	4a2e      	ldr	r2, [pc, #184]	; (800cf04 <floor+0x104>)
 800ce4c:	fa42 f806 	asr.w	r8, r2, r6
 800ce50:	ea01 0208 	and.w	r2, r1, r8
 800ce54:	4302      	orrs	r2, r0
 800ce56:	d01f      	beq.n	800ce98 <floor+0x98>
 800ce58:	a327      	add	r3, pc, #156	; (adr r3, 800cef8 <floor+0xf8>)
 800ce5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce5e:	f7f3 f985 	bl	800016c <__adddf3>
 800ce62:	2200      	movs	r2, #0
 800ce64:	2300      	movs	r3, #0
 800ce66:	f7f3 fdc7 	bl	80009f8 <__aeabi_dcmpgt>
 800ce6a:	2800      	cmp	r0, #0
 800ce6c:	d0ea      	beq.n	800ce44 <floor+0x44>
 800ce6e:	2c00      	cmp	r4, #0
 800ce70:	bfbe      	ittt	lt
 800ce72:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800ce76:	fa43 f606 	asrlt.w	r6, r3, r6
 800ce7a:	19a4      	addlt	r4, r4, r6
 800ce7c:	ea24 0408 	bic.w	r4, r4, r8
 800ce80:	2500      	movs	r5, #0
 800ce82:	e7df      	b.n	800ce44 <floor+0x44>
 800ce84:	2e33      	cmp	r6, #51	; 0x33
 800ce86:	dd0b      	ble.n	800cea0 <floor+0xa0>
 800ce88:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ce8c:	d104      	bne.n	800ce98 <floor+0x98>
 800ce8e:	4602      	mov	r2, r0
 800ce90:	f7f3 f96c 	bl	800016c <__adddf3>
 800ce94:	4607      	mov	r7, r0
 800ce96:	460b      	mov	r3, r1
 800ce98:	4638      	mov	r0, r7
 800ce9a:	4619      	mov	r1, r3
 800ce9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cea0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cea4:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800cea8:	fa22 f808 	lsr.w	r8, r2, r8
 800ceac:	ea18 0f00 	tst.w	r8, r0
 800ceb0:	d0f2      	beq.n	800ce98 <floor+0x98>
 800ceb2:	a311      	add	r3, pc, #68	; (adr r3, 800cef8 <floor+0xf8>)
 800ceb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceb8:	f7f3 f958 	bl	800016c <__adddf3>
 800cebc:	2200      	movs	r2, #0
 800cebe:	2300      	movs	r3, #0
 800cec0:	f7f3 fd9a 	bl	80009f8 <__aeabi_dcmpgt>
 800cec4:	2800      	cmp	r0, #0
 800cec6:	d0bd      	beq.n	800ce44 <floor+0x44>
 800cec8:	2c00      	cmp	r4, #0
 800ceca:	da02      	bge.n	800ced2 <floor+0xd2>
 800cecc:	2e14      	cmp	r6, #20
 800cece:	d103      	bne.n	800ced8 <floor+0xd8>
 800ced0:	3401      	adds	r4, #1
 800ced2:	ea25 0508 	bic.w	r5, r5, r8
 800ced6:	e7b5      	b.n	800ce44 <floor+0x44>
 800ced8:	2301      	movs	r3, #1
 800ceda:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800cede:	fa03 f606 	lsl.w	r6, r3, r6
 800cee2:	4435      	add	r5, r6
 800cee4:	42bd      	cmp	r5, r7
 800cee6:	bf38      	it	cc
 800cee8:	18e4      	addcc	r4, r4, r3
 800ceea:	e7f2      	b.n	800ced2 <floor+0xd2>
 800ceec:	2500      	movs	r5, #0
 800ceee:	462c      	mov	r4, r5
 800cef0:	e7a8      	b.n	800ce44 <floor+0x44>
 800cef2:	bf00      	nop
 800cef4:	f3af 8000 	nop.w
 800cef8:	8800759c 	.word	0x8800759c
 800cefc:	7e37e43c 	.word	0x7e37e43c
 800cf00:	bff00000 	.word	0xbff00000
 800cf04:	000fffff 	.word	0x000fffff

0800cf08 <matherr>:
 800cf08:	2000      	movs	r0, #0
 800cf0a:	4770      	bx	lr

0800cf0c <nan>:
 800cf0c:	2000      	movs	r0, #0
 800cf0e:	4901      	ldr	r1, [pc, #4]	; (800cf14 <nan+0x8>)
 800cf10:	4770      	bx	lr
 800cf12:	bf00      	nop
 800cf14:	7ff80000 	.word	0x7ff80000

0800cf18 <scalbn>:
 800cf18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf1a:	4616      	mov	r6, r2
 800cf1c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800cf20:	4604      	mov	r4, r0
 800cf22:	460d      	mov	r5, r1
 800cf24:	460b      	mov	r3, r1
 800cf26:	b982      	cbnz	r2, 800cf4a <scalbn+0x32>
 800cf28:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cf2c:	4303      	orrs	r3, r0
 800cf2e:	d034      	beq.n	800cf9a <scalbn+0x82>
 800cf30:	4b2d      	ldr	r3, [pc, #180]	; (800cfe8 <scalbn+0xd0>)
 800cf32:	2200      	movs	r2, #0
 800cf34:	f7f3 fad0 	bl	80004d8 <__aeabi_dmul>
 800cf38:	4b2c      	ldr	r3, [pc, #176]	; (800cfec <scalbn+0xd4>)
 800cf3a:	4604      	mov	r4, r0
 800cf3c:	429e      	cmp	r6, r3
 800cf3e:	460d      	mov	r5, r1
 800cf40:	da0d      	bge.n	800cf5e <scalbn+0x46>
 800cf42:	a325      	add	r3, pc, #148	; (adr r3, 800cfd8 <scalbn+0xc0>)
 800cf44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf48:	e01c      	b.n	800cf84 <scalbn+0x6c>
 800cf4a:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800cf4e:	42ba      	cmp	r2, r7
 800cf50:	d109      	bne.n	800cf66 <scalbn+0x4e>
 800cf52:	4602      	mov	r2, r0
 800cf54:	f7f3 f90a 	bl	800016c <__adddf3>
 800cf58:	4604      	mov	r4, r0
 800cf5a:	460d      	mov	r5, r1
 800cf5c:	e01d      	b.n	800cf9a <scalbn+0x82>
 800cf5e:	460b      	mov	r3, r1
 800cf60:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800cf64:	3a36      	subs	r2, #54	; 0x36
 800cf66:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cf6a:	4432      	add	r2, r6
 800cf6c:	428a      	cmp	r2, r1
 800cf6e:	dd0c      	ble.n	800cf8a <scalbn+0x72>
 800cf70:	4622      	mov	r2, r4
 800cf72:	462b      	mov	r3, r5
 800cf74:	a11a      	add	r1, pc, #104	; (adr r1, 800cfe0 <scalbn+0xc8>)
 800cf76:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf7a:	f000 f83b 	bl	800cff4 <copysign>
 800cf7e:	a318      	add	r3, pc, #96	; (adr r3, 800cfe0 <scalbn+0xc8>)
 800cf80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf84:	f7f3 faa8 	bl	80004d8 <__aeabi_dmul>
 800cf88:	e7e6      	b.n	800cf58 <scalbn+0x40>
 800cf8a:	2a00      	cmp	r2, #0
 800cf8c:	dd08      	ble.n	800cfa0 <scalbn+0x88>
 800cf8e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cf92:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cf96:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cf9a:	4620      	mov	r0, r4
 800cf9c:	4629      	mov	r1, r5
 800cf9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfa0:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800cfa4:	da0b      	bge.n	800cfbe <scalbn+0xa6>
 800cfa6:	f24c 3350 	movw	r3, #50000	; 0xc350
 800cfaa:	429e      	cmp	r6, r3
 800cfac:	4622      	mov	r2, r4
 800cfae:	462b      	mov	r3, r5
 800cfb0:	dce0      	bgt.n	800cf74 <scalbn+0x5c>
 800cfb2:	a109      	add	r1, pc, #36	; (adr r1, 800cfd8 <scalbn+0xc0>)
 800cfb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfb8:	f000 f81c 	bl	800cff4 <copysign>
 800cfbc:	e7c1      	b.n	800cf42 <scalbn+0x2a>
 800cfbe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cfc2:	3236      	adds	r2, #54	; 0x36
 800cfc4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cfc8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cfcc:	4620      	mov	r0, r4
 800cfce:	4629      	mov	r1, r5
 800cfd0:	2200      	movs	r2, #0
 800cfd2:	4b07      	ldr	r3, [pc, #28]	; (800cff0 <scalbn+0xd8>)
 800cfd4:	e7d6      	b.n	800cf84 <scalbn+0x6c>
 800cfd6:	bf00      	nop
 800cfd8:	c2f8f359 	.word	0xc2f8f359
 800cfdc:	01a56e1f 	.word	0x01a56e1f
 800cfe0:	8800759c 	.word	0x8800759c
 800cfe4:	7e37e43c 	.word	0x7e37e43c
 800cfe8:	43500000 	.word	0x43500000
 800cfec:	ffff3cb0 	.word	0xffff3cb0
 800cff0:	3c900000 	.word	0x3c900000

0800cff4 <copysign>:
 800cff4:	b530      	push	{r4, r5, lr}
 800cff6:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800cffa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cffe:	ea42 0503 	orr.w	r5, r2, r3
 800d002:	4629      	mov	r1, r5
 800d004:	bd30      	pop	{r4, r5, pc}
	...

0800d008 <_init>:
 800d008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d00a:	bf00      	nop
 800d00c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d00e:	bc08      	pop	{r3}
 800d010:	469e      	mov	lr, r3
 800d012:	4770      	bx	lr

0800d014 <_fini>:
 800d014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d016:	bf00      	nop
 800d018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d01a:	bc08      	pop	{r3}
 800d01c:	469e      	mov	lr, r3
 800d01e:	4770      	bx	lr
