$date
	Sun Oct 23 05:04:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#717414
b10001 &
b10001 %
1$
b10001 !
1"
#717415
0"
#717418
b110100 &
b110100 %
#717422
b11010 &
b11010 %
#717426
b1101 &
b1101 %
#717430
b101000 &
b101000 %
#717434
b10100 &
b10100 %
#717438
b1010 &
b1010 %
#717442
b101 &
b101 %
#717446
b10000 &
b10000 %
#717450
b1000 &
b1000 %
#717454
b100 &
b100 %
#717458
b10 &
b10 %
#717462
b1 &
1#
b1 %
#717466
b0 &
b0 %
0#
0$
#1665506
b1 &
b1 %
1$
b1 !
1"
#1665507
0"
#1665510
1#
#1665514
b0 &
b0 %
0#
0$
#2702624
b11100 !
1"
#2702626
b11100 &
b11100 %
1$
#2702627
0"
#2702630
b1110 &
b1110 %
#2702634
b111 &
b111 %
#2702638
b10110 &
b10110 %
#2702642
b1011 &
b1011 %
#2702646
b100010 &
b100010 %
#2702650
b10001 &
b10001 %
#2702654
b110100 &
b110100 %
#2702658
b11010 &
b11010 %
#2702662
b1101 &
b1101 %
#2702666
b101000 &
b101000 %
#2702670
b10100 &
b10100 %
#2702674
b1010 &
b1010 %
#2702678
b101 &
b101 %
#2702682
b10000 &
b10000 %
#2702686
b1000 &
b1000 %
#2702690
b100 &
b100 %
#2702694
b10 &
b10 %
#2702698
b1 &
b1 %
1#
#2702702
b0 &
0#
b0 %
0$
#4500012
