(S (NP (NP (NN Voltage) (NN underscaling)) (PP (IN below) (NP (DT the) (JJ nominal) (NN level)))) (VP (VBZ is) (NP (NP (DT an) (JJ effective) (NN solution)) (PP (IN for) (S (VP (VBG improving) (NP (NN energy) (NN efficiency)) (PP (IN in) (NP (NP (NP (JJ digital) (NNS circuits)) (, ,) (ADVP (FW e.g.))) (, ,) (NP (NP (NML (NNP Field) (NNP Programmable) (NNP Gate)) (NNS Arrays)) (-LRB- -LRB-) (NP (NNS FPGAs)) (-RRB- -RRB-))))))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (NP (JJ further) (NN undervolting)) (PP (PP (IN below) (NP (DT a) (JJ safe) (NN voltage) (NN level))) (CC and) (PP (IN without) (NP (VBG accompanying) (NN frequency) (NN scaling))))) (VP (VBZ leads) (PP (IN to) (NP (NN timing) (VBN related) (NNS faults))) (, ,) (S (ADVP (RB potentially)) (VP (VBG undermining) (NP (DT the) (NN energy) (NNS savings))))) (. .))
(S (PP (IN Through) (NP (NP (JJ experimental) (NN voltage)) (VP (VBG underscaling) (NP (NNS studies)) (PP (IN on) (NP (JJ commercial) (NNS FPGAs)))))) (, ,) (NP (PRP we)) (VP (VBD observed) (SBAR (IN that) (S (NP (NP (DT the) (NN rate)) (PP (IN of) (NP (DT these) (NNS faults)))) (ADVP (RB exponentially)) (VP (VBZ increases) (PP (IN for) (NP (NP (NML (IN on) (HYPH -) (NN chip)) (NNS memories)) (, ,) (CC or) (NP (NP (NNP Block) (NNPS RAMs)) (-LRB- -LRB-) (NP (NNPS BRAMs)) (-RRB- -RRB-)))))))) (. .))
(S (S (VP (TO To) (VP (VB mitigate) (NP (DT these) (NNS faults))))) (, ,) (NP (PRP we)) (VP (VP (VBD evaluated) (NP (NP (DT the) (NN efficiency)) (PP (IN of) (NP (DT the) (ADJP (VBN built) (HYPH -) (RP in)) (NML (NN Error) (HYPH -) (NN Correction)) (NN Code)))) (PRN (-LRB- -LRB-) (NP (NNP ECC)) (-RRB- -RRB-))) (CC and) (VP (VBN observed) (SBAR (IN that) (S (S (NP (NP (QP (JJR more) (IN than) (CD 90)) (NN %)) (PP (IN of) (NP (DT the) (NNS faults)))) (VP (VBP are) (ADJP (JJ correctable)))) (CC and) (S (NP (JJ further) (NML (CD 7) (NN %))) (VP (VBP are) (ADJP (JJ detectable)))))) (-LRB- -LRB-) (PP (CC but) (NP (RB not) (JJ correctable))) (-RRB- -RRB-))) (. .))
(S (NP (DT This) (NN efficiency)) (VP (VBZ is) (NP (NP (DT the) (NN result)) (PP (IN of) (NP (NP (NP (DT the) (NML (JJ single) (HYPH -) (NN bit)) (NN type)) (PP (IN of) (NP (DT these) (NNS faults)))) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBP are) (ADVP (RB then)) (ADVP (RB effectively)) (VP (VBN covered) (PP (IN by) (NP (NP (DT the) (NML (JJ Single) (HYPH -) (NN Error)) (NN Correction)) (CC and) (NP (NML (JJ Double) (HYPH -) (NN Error)) (NN Detection) (PRN (-LRB- -LRB-) (NP (NN SECDED)) (-RRB- -RRB-))) (NP (NP (NN design)) (PP (IN of) (NP (DT the) (ADJP (VBN built) (HYPH -) (RP in)) (NNP ECC)))))))))))))) (. .))
(S (ADVP (RB Finally)) (, ,) (S (VP (VBN motivated) (PP (IN by) (NP (DT the) (JJ above) (JJ experimental) (NNS observations))))) (, ,) (S (NP (PRP we)) (VP (VBD evaluated) (NP (DT an) (ADJP (NP (NN FPGA)) (HYPH -) (VBN based)) (JJ Neural) (NML (NML (NN Network)) (-LRB- -LRB-) (NML (NP (NNP NN))) (-RRB- -RRB-)) (NN accelerator)) (PP (IN under) (NP (NML (JJ low) (HYPH -) (NN voltage)) (NNS operations))) (, ,) (SBAR (IN while) (S (NP (ADJP (VBN built) (HYPH -) (RP in)) (NNP ECC)) (VP (VBZ is) (ADJP (VBN leveraged) (S (VP (TO to) (VP (VB mitigate) (NP (NN undervolting) (NNS faults))))))))))) (CC and) (S (ADVP (RB thus)) (, ,) (VP (VB prevent) (NP (NP (NNP NN)) (NP (JJ significant) (NN accuracy) (NN loss))))) (. .))
(S (PP (IN In) (NP (NN consequence))) (, ,) (NP (PRP we)) (VP (VBP achieve) (NP (NP (CD 40) (NN %)) (PP (IN of) (NP (NP (DT the) (NNP BRAM) (NN power)) (VP (VBG saving) (PP (IN through) (NP (NN undervolting))) (PP (IN below) (NP (DT the) (JJ minimum) (JJ safe) (NN voltage) (NN level))) (, ,) (PP (IN with) (NP (DT a) (JJ negligible) (NNP NN) (NN accuracy) (NN loss))) (, ,) (ADVP (NNS thanks) (PP (IN to) (NP (DT the) (JJ substantial) (NN fault) (NN coverage)))))))) (PP (IN by) (NP (DT the) (ADJP (VBN built) (HYPH -) (RP in)) (NNP ECC)))) (. .))
