
NucleoL476RG-Sensors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dac4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  0800dc58  0800dc58  0001dc58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e074  0800e074  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e074  0800e074  0001e074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e07c  0800e07c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e07c  0800e07c  0001e07c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e080  0800e080  0001e080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800e084  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b94  200001e4  0800e268  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d78  0800e268  00021d78  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002877b  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000041f3  00000000  00000000  0004898f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002080  00000000  00000000  0004cb88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001ea8  00000000  00000000  0004ec08  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002c855  00000000  00000000  00050ab0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00019cfd  00000000  00000000  0007d305  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00117f6a  00000000  00000000  00097002  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001aef6c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009a20  00000000  00000000  001aefe8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dc3c 	.word	0x0800dc3c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800dc3c 	.word	0x0800dc3c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <Max31865_delay>:

#define RTD_A 3.9083e-3
#define RTD_B -5.775e-7
//#########################################################################################################################
void  Max31865_delay(uint32_t delay_ms)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  #if (_MAX31865_USE_FREERTOS == 1)
  osDelay(delay_ms);
 8000f90:	6878      	ldr	r0, [r7, #4]
 8000f92:	f006 fc63 	bl	800785c <osDelay>
  #else
  HAL_Delay(delay_ms);
  #endif
}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <Max31865_readRegisterN>:
//#########################################################################################################################
void Max31865_readRegisterN(Max31865_t *max31865,uint8_t addr, uint8_t *buffer, uint8_t n)
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b088      	sub	sp, #32
 8000fa2:	af02      	add	r7, sp, #8
 8000fa4:	60f8      	str	r0, [r7, #12]
 8000fa6:	607a      	str	r2, [r7, #4]
 8000fa8:	461a      	mov	r2, r3
 8000faa:	460b      	mov	r3, r1
 8000fac:	72fb      	strb	r3, [r7, #11]
 8000fae:	4613      	mov	r3, r2
 8000fb0:	72bb      	strb	r3, [r7, #10]
  uint8_t tmp = 0xFF;
 8000fb2:	23ff      	movs	r3, #255	; 0xff
 8000fb4:	75fb      	strb	r3, [r7, #23]
	addr &= 0x7F;
 8000fb6:	7afb      	ldrb	r3, [r7, #11]
 8000fb8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_RESET);
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	6818      	ldr	r0, [r3, #0]
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	889b      	ldrh	r3, [r3, #4]
 8000fc8:	2200      	movs	r2, #0
 8000fca:	4619      	mov	r1, r3
 8000fcc:	f003 f986 	bl	80042dc <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(max31865->spi,&addr, 1, 100);
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	6898      	ldr	r0, [r3, #8]
 8000fd4:	f107 010b 	add.w	r1, r7, #11
 8000fd8:	2364      	movs	r3, #100	; 0x64
 8000fda:	2201      	movs	r2, #1
 8000fdc:	f004 fea9 	bl	8005d32 <HAL_SPI_Transmit>
	while (n--)
 8000fe0:	e00c      	b.n	8000ffc <Max31865_readRegisterN+0x5e>
	{
    HAL_SPI_TransmitReceive(max31865->spi, &tmp, buffer, 1, 100);
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	6898      	ldr	r0, [r3, #8]
 8000fe6:	f107 0117 	add.w	r1, r7, #23
 8000fea:	2364      	movs	r3, #100	; 0x64
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	2301      	movs	r3, #1
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	f005 f80c 	bl	800600e <HAL_SPI_TransmitReceive>
		buffer++;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	607b      	str	r3, [r7, #4]
	while (n--)
 8000ffc:	7abb      	ldrb	r3, [r7, #10]
 8000ffe:	1e5a      	subs	r2, r3, #1
 8001000:	72ba      	strb	r2, [r7, #10]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d1ed      	bne.n	8000fe2 <Max31865_readRegisterN+0x44>
	}
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_SET);
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	6818      	ldr	r0, [r3, #0]
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	889b      	ldrh	r3, [r3, #4]
 800100e:	2201      	movs	r2, #1
 8001010:	4619      	mov	r1, r3
 8001012:	f003 f963 	bl	80042dc <HAL_GPIO_WritePin>
}
 8001016:	bf00      	nop
 8001018:	3718      	adds	r7, #24
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <Max31865_readRegister8>:
//#########################################################################################################################
uint8_t Max31865_readRegister8(Max31865_t *max31865,uint8_t addr)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b084      	sub	sp, #16
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
 8001026:	460b      	mov	r3, r1
 8001028:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 800102a:	2300      	movs	r3, #0
 800102c:	73fb      	strb	r3, [r7, #15]
	Max31865_readRegisterN(max31865, addr, &ret, 1);
 800102e:	f107 020f 	add.w	r2, r7, #15
 8001032:	78f9      	ldrb	r1, [r7, #3]
 8001034:	2301      	movs	r3, #1
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f7ff ffb1 	bl	8000f9e <Max31865_readRegisterN>
	return ret;  
 800103c:	7bfb      	ldrb	r3, [r7, #15]
}
 800103e:	4618      	mov	r0, r3
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <Max31865_readRegister16>:
//#########################################################################################################################
uint16_t Max31865_readRegister16(Max31865_t *max31865,uint8_t addr)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b084      	sub	sp, #16
 800104a:	af00      	add	r7, sp, #0
 800104c:	6078      	str	r0, [r7, #4]
 800104e:	460b      	mov	r3, r1
 8001050:	70fb      	strb	r3, [r7, #3]
	uint8_t buffer[2] = {0, 0};
 8001052:	2300      	movs	r3, #0
 8001054:	733b      	strb	r3, [r7, #12]
 8001056:	2300      	movs	r3, #0
 8001058:	737b      	strb	r3, [r7, #13]
	Max31865_readRegisterN(max31865, addr, buffer, 2);
 800105a:	f107 020c 	add.w	r2, r7, #12
 800105e:	78f9      	ldrb	r1, [r7, #3]
 8001060:	2302      	movs	r3, #2
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f7ff ff9b 	bl	8000f9e <Max31865_readRegisterN>
	uint16_t ret = buffer[0];
 8001068:	7b3b      	ldrb	r3, [r7, #12]
 800106a:	81fb      	strh	r3, [r7, #14]
	ret <<= 8;
 800106c:	89fb      	ldrh	r3, [r7, #14]
 800106e:	021b      	lsls	r3, r3, #8
 8001070:	81fb      	strh	r3, [r7, #14]
	ret |=  buffer[1];
 8001072:	7b7b      	ldrb	r3, [r7, #13]
 8001074:	b29a      	uxth	r2, r3
 8001076:	89fb      	ldrh	r3, [r7, #14]
 8001078:	4313      	orrs	r3, r2
 800107a:	81fb      	strh	r3, [r7, #14]
	return ret;
 800107c:	89fb      	ldrh	r3, [r7, #14]
}
 800107e:	4618      	mov	r0, r3
 8001080:	3710      	adds	r7, #16
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}

08001086 <Max31865_writeRegister8>:
//#########################################################################################################################
void Max31865_writeRegister8(Max31865_t *max31865,uint8_t addr, uint8_t data)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b082      	sub	sp, #8
 800108a:	af00      	add	r7, sp, #0
 800108c:	6078      	str	r0, [r7, #4]
 800108e:	460b      	mov	r3, r1
 8001090:	70fb      	strb	r3, [r7, #3]
 8001092:	4613      	mov	r3, r2
 8001094:	70bb      	strb	r3, [r7, #2]
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_RESET);          
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6818      	ldr	r0, [r3, #0]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	889b      	ldrh	r3, [r3, #4]
 800109e:	2200      	movs	r2, #0
 80010a0:	4619      	mov	r1, r3
 80010a2:	f003 f91b 	bl	80042dc <HAL_GPIO_WritePin>
  addr |= 0x80;
 80010a6:	78fb      	ldrb	r3, [r7, #3]
 80010a8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Transmit(max31865->spi,&addr, 1, 100);   
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6898      	ldr	r0, [r3, #8]
 80010b4:	1cf9      	adds	r1, r7, #3
 80010b6:	2364      	movs	r3, #100	; 0x64
 80010b8:	2201      	movs	r2, #1
 80010ba:	f004 fe3a 	bl	8005d32 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(max31865->spi,&data, 1, 100);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6898      	ldr	r0, [r3, #8]
 80010c2:	1cb9      	adds	r1, r7, #2
 80010c4:	2364      	movs	r3, #100	; 0x64
 80010c6:	2201      	movs	r2, #1
 80010c8:	f004 fe33 	bl	8005d32 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_SET);          
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6818      	ldr	r0, [r3, #0]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	889b      	ldrh	r3, [r3, #4]
 80010d4:	2201      	movs	r2, #1
 80010d6:	4619      	mov	r1, r3
 80010d8:	f003 f900 	bl	80042dc <HAL_GPIO_WritePin>
}
 80010dc:	bf00      	nop
 80010de:	3708      	adds	r7, #8
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <Max31865_readFault>:
//#########################################################################################################################
uint8_t Max31865_readFault(Max31865_t *max31865)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  return Max31865_readRegister8(max31865, MAX31856_FAULTSTAT_REG);
 80010ec:	2107      	movs	r1, #7
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f7ff ff95 	bl	800101e <Max31865_readRegister8>
 80010f4:	4603      	mov	r3, r0
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3708      	adds	r7, #8
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}

080010fe <Max31865_clearFault>:
//#########################################################################################################################
void Max31865_clearFault(Max31865_t *max31865)
{
 80010fe:	b580      	push	{r7, lr}
 8001100:	b084      	sub	sp, #16
 8001102:	af00      	add	r7, sp, #0
 8001104:	6078      	str	r0, [r7, #4]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8001106:	2100      	movs	r1, #0
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f7ff ff88 	bl	800101e <Max31865_readRegister8>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	t &= ~0x2C;
 8001112:	7bfb      	ldrb	r3, [r7, #15]
 8001114:	f023 032c 	bic.w	r3, r3, #44	; 0x2c
 8001118:	73fb      	strb	r3, [r7, #15]
	t |= MAX31856_CONFIG_FAULTSTAT;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	f043 0302 	orr.w	r3, r3, #2
 8001120:	73fb      	strb	r3, [r7, #15]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8001122:	7bfb      	ldrb	r3, [r7, #15]
 8001124:	461a      	mov	r2, r3
 8001126:	2100      	movs	r1, #0
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f7ff ffac 	bl	8001086 <Max31865_writeRegister8>
}
 800112e:	bf00      	nop
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <Max31865_enableBias>:
//#########################################################################################################################
void Max31865_enableBias(Max31865_t *max31865, uint8_t enable)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b084      	sub	sp, #16
 800113a:	af00      	add	r7, sp, #0
 800113c:	6078      	str	r0, [r7, #4]
 800113e:	460b      	mov	r3, r1
 8001140:	70fb      	strb	r3, [r7, #3]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8001142:	2100      	movs	r1, #0
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f7ff ff6a 	bl	800101e <Max31865_readRegister8>
 800114a:	4603      	mov	r3, r0
 800114c:	73fb      	strb	r3, [r7, #15]
	if (enable)
 800114e:	78fb      	ldrb	r3, [r7, #3]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d004      	beq.n	800115e <Max31865_enableBias+0x28>
		t |= MAX31856_CONFIG_BIAS;
 8001154:	7bfb      	ldrb	r3, [r7, #15]
 8001156:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800115a:	73fb      	strb	r3, [r7, #15]
 800115c:	e003      	b.n	8001166 <Max31865_enableBias+0x30>
	else
		t &= ~MAX31856_CONFIG_BIAS;
 800115e:	7bfb      	ldrb	r3, [r7, #15]
 8001160:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001164:	73fb      	strb	r3, [r7, #15]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8001166:	7bfb      	ldrb	r3, [r7, #15]
 8001168:	461a      	mov	r2, r3
 800116a:	2100      	movs	r1, #0
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f7ff ff8a 	bl	8001086 <Max31865_writeRegister8>
}
 8001172:	bf00      	nop
 8001174:	3710      	adds	r7, #16
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}

0800117a <Max31865_autoConvert>:
//#########################################################################################################################
void Max31865_autoConvert(Max31865_t *max31865, uint8_t enable)
{
 800117a:	b580      	push	{r7, lr}
 800117c:	b084      	sub	sp, #16
 800117e:	af00      	add	r7, sp, #0
 8001180:	6078      	str	r0, [r7, #4]
 8001182:	460b      	mov	r3, r1
 8001184:	70fb      	strb	r3, [r7, #3]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8001186:	2100      	movs	r1, #0
 8001188:	6878      	ldr	r0, [r7, #4]
 800118a:	f7ff ff48 	bl	800101e <Max31865_readRegister8>
 800118e:	4603      	mov	r3, r0
 8001190:	73fb      	strb	r3, [r7, #15]
	if (enable)
 8001192:	78fb      	ldrb	r3, [r7, #3]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d004      	beq.n	80011a2 <Max31865_autoConvert+0x28>
		t |= MAX31856_CONFIG_MODEAUTO;
 8001198:	7bfb      	ldrb	r3, [r7, #15]
 800119a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800119e:	73fb      	strb	r3, [r7, #15]
 80011a0:	e003      	b.n	80011aa <Max31865_autoConvert+0x30>
	else
		t &= ~MAX31856_CONFIG_MODEAUTO; 
 80011a2:	7bfb      	ldrb	r3, [r7, #15]
 80011a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80011a8:	73fb      	strb	r3, [r7, #15]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 80011aa:	7bfb      	ldrb	r3, [r7, #15]
 80011ac:	461a      	mov	r2, r3
 80011ae:	2100      	movs	r1, #0
 80011b0:	6878      	ldr	r0, [r7, #4]
 80011b2:	f7ff ff68 	bl	8001086 <Max31865_writeRegister8>
}
 80011b6:	bf00      	nop
 80011b8:	3710      	adds	r7, #16
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}

080011be <Max31865_setWires>:
//#########################################################################################################################
void Max31865_setWires(Max31865_t *max31865, uint8_t numWires)
{
 80011be:	b580      	push	{r7, lr}
 80011c0:	b084      	sub	sp, #16
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	6078      	str	r0, [r7, #4]
 80011c6:	460b      	mov	r3, r1
 80011c8:	70fb      	strb	r3, [r7, #3]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 80011ca:	2100      	movs	r1, #0
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f7ff ff26 	bl	800101e <Max31865_readRegister8>
 80011d2:	4603      	mov	r3, r0
 80011d4:	73fb      	strb	r3, [r7, #15]
	if (numWires == 3)
 80011d6:	78fb      	ldrb	r3, [r7, #3]
 80011d8:	2b03      	cmp	r3, #3
 80011da:	d104      	bne.n	80011e6 <Max31865_setWires+0x28>
		t |= MAX31856_CONFIG_3WIRE;
 80011dc:	7bfb      	ldrb	r3, [r7, #15]
 80011de:	f043 0310 	orr.w	r3, r3, #16
 80011e2:	73fb      	strb	r3, [r7, #15]
 80011e4:	e003      	b.n	80011ee <Max31865_setWires+0x30>
	else
		t &= ~MAX31856_CONFIG_3WIRE;
 80011e6:	7bfb      	ldrb	r3, [r7, #15]
 80011e8:	f023 0310 	bic.w	r3, r3, #16
 80011ec:	73fb      	strb	r3, [r7, #15]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 80011ee:	7bfb      	ldrb	r3, [r7, #15]
 80011f0:	461a      	mov	r2, r3
 80011f2:	2100      	movs	r1, #0
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f7ff ff46 	bl	8001086 <Max31865_writeRegister8>
}
 80011fa:	bf00      	nop
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}

08001202 <Max31865_setFilter>:
//#########################################################################################################################
void Max31865_setFilter(Max31865_t *max31865, uint8_t filterHz)
{
 8001202:	b580      	push	{r7, lr}
 8001204:	b084      	sub	sp, #16
 8001206:	af00      	add	r7, sp, #0
 8001208:	6078      	str	r0, [r7, #4]
 800120a:	460b      	mov	r3, r1
 800120c:	70fb      	strb	r3, [r7, #3]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 800120e:	2100      	movs	r1, #0
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f7ff ff04 	bl	800101e <Max31865_readRegister8>
 8001216:	4603      	mov	r3, r0
 8001218:	73fb      	strb	r3, [r7, #15]
	if (filterHz == 50)
 800121a:	78fb      	ldrb	r3, [r7, #3]
 800121c:	2b32      	cmp	r3, #50	; 0x32
 800121e:	d104      	bne.n	800122a <Max31865_setFilter+0x28>
		t |= MAX31856_CONFIG_FILT50HZ;
 8001220:	7bfb      	ldrb	r3, [r7, #15]
 8001222:	f043 0301 	orr.w	r3, r3, #1
 8001226:	73fb      	strb	r3, [r7, #15]
 8001228:	e003      	b.n	8001232 <Max31865_setFilter+0x30>
	else
		t &= ~MAX31856_CONFIG_FILT50HZ;
 800122a:	7bfb      	ldrb	r3, [r7, #15]
 800122c:	f023 0301 	bic.w	r3, r3, #1
 8001230:	73fb      	strb	r3, [r7, #15]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8001232:	7bfb      	ldrb	r3, [r7, #15]
 8001234:	461a      	mov	r2, r3
 8001236:	2100      	movs	r1, #0
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f7ff ff24 	bl	8001086 <Max31865_writeRegister8>
}
 800123e:	bf00      	nop
 8001240:	3710      	adds	r7, #16
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}

08001246 <Max31865_readRTD>:
//#########################################################################################################################
uint16_t Max31865_readRTD (Max31865_t *max31865)
{
 8001246:	b580      	push	{r7, lr}
 8001248:	b084      	sub	sp, #16
 800124a:	af00      	add	r7, sp, #0
 800124c:	6078      	str	r0, [r7, #4]
	Max31865_clearFault(max31865);
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f7ff ff55 	bl	80010fe <Max31865_clearFault>
	Max31865_enableBias(max31865, 1);
 8001254:	2101      	movs	r1, #1
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f7ff ff6d 	bl	8001136 <Max31865_enableBias>
	Max31865_delay(10);
 800125c:	200a      	movs	r0, #10
 800125e:	f7ff fe93 	bl	8000f88 <Max31865_delay>
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8001262:	2100      	movs	r1, #0
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f7ff feda 	bl	800101e <Max31865_readRegister8>
 800126a:	4603      	mov	r3, r0
 800126c:	73fb      	strb	r3, [r7, #15]
	t |= MAX31856_CONFIG_1SHOT;
 800126e:	7bfb      	ldrb	r3, [r7, #15]
 8001270:	f043 0320 	orr.w	r3, r3, #32
 8001274:	73fb      	strb	r3, [r7, #15]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8001276:	7bfb      	ldrb	r3, [r7, #15]
 8001278:	461a      	mov	r2, r3
 800127a:	2100      	movs	r1, #0
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff ff02 	bl	8001086 <Max31865_writeRegister8>
	Max31865_delay(65);
 8001282:	2041      	movs	r0, #65	; 0x41
 8001284:	f7ff fe80 	bl	8000f88 <Max31865_delay>
	uint16_t rtd = Max31865_readRegister16(max31865, MAX31856_RTDMSB_REG);
 8001288:	2101      	movs	r1, #1
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f7ff fedb 	bl	8001046 <Max31865_readRegister16>
 8001290:	4603      	mov	r3, r0
 8001292:	81bb      	strh	r3, [r7, #12]
	rtd >>= 1;
 8001294:	89bb      	ldrh	r3, [r7, #12]
 8001296:	085b      	lsrs	r3, r3, #1
 8001298:	81bb      	strh	r3, [r7, #12]
	return rtd;
 800129a:	89bb      	ldrh	r3, [r7, #12]
}
 800129c:	4618      	mov	r0, r3
 800129e:	3710      	adds	r7, #16
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}

080012a4 <Max31865_init>:
//#########################################################################################################################
//#########################################################################################################################
//#########################################################################################################################
void  Max31865_init(Max31865_t *max31865,SPI_HandleTypeDef *spi,GPIO_TypeDef  *cs_gpio,uint16_t cs_pin,uint8_t  numwires, uint8_t filterHz)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60f8      	str	r0, [r7, #12]
 80012ac:	60b9      	str	r1, [r7, #8]
 80012ae:	607a      	str	r2, [r7, #4]
 80012b0:	807b      	strh	r3, [r7, #2]
  if(max31865->lock == 1)
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	7b1b      	ldrb	r3, [r3, #12]
 80012b6:	2b01      	cmp	r3, #1
 80012b8:	d102      	bne.n	80012c0 <Max31865_init+0x1c>
    Max31865_delay(1);
 80012ba:	2001      	movs	r0, #1
 80012bc:	f7ff fe64 	bl	8000f88 <Max31865_delay>
  max31865->lock = 1;
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	2201      	movs	r2, #1
 80012c4:	731a      	strb	r2, [r3, #12]
  max31865->spi = spi;
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	68ba      	ldr	r2, [r7, #8]
 80012ca:	609a      	str	r2, [r3, #8]
  max31865->cs_gpio = cs_gpio;
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	687a      	ldr	r2, [r7, #4]
 80012d0:	601a      	str	r2, [r3, #0]
  max31865->cs_pin = cs_pin;
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	887a      	ldrh	r2, [r7, #2]
 80012d6:	809a      	strh	r2, [r3, #4]
  HAL_GPIO_WritePin(max31865->cs_gpio,max31865->cs_pin,GPIO_PIN_SET);
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	6818      	ldr	r0, [r3, #0]
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	889b      	ldrh	r3, [r3, #4]
 80012e0:	2201      	movs	r2, #1
 80012e2:	4619      	mov	r1, r3
 80012e4:	f002 fffa 	bl	80042dc <HAL_GPIO_WritePin>
  Max31865_delay(100);
 80012e8:	2064      	movs	r0, #100	; 0x64
 80012ea:	f7ff fe4d 	bl	8000f88 <Max31865_delay>
  Max31865_setWires(max31865, numwires);
 80012ee:	7e3b      	ldrb	r3, [r7, #24]
 80012f0:	4619      	mov	r1, r3
 80012f2:	68f8      	ldr	r0, [r7, #12]
 80012f4:	f7ff ff63 	bl	80011be <Max31865_setWires>
	Max31865_enableBias(max31865, 0);
 80012f8:	2100      	movs	r1, #0
 80012fa:	68f8      	ldr	r0, [r7, #12]
 80012fc:	f7ff ff1b 	bl	8001136 <Max31865_enableBias>
	Max31865_autoConvert(max31865, 0);
 8001300:	2100      	movs	r1, #0
 8001302:	68f8      	ldr	r0, [r7, #12]
 8001304:	f7ff ff39 	bl	800117a <Max31865_autoConvert>
	Max31865_clearFault(max31865);
 8001308:	68f8      	ldr	r0, [r7, #12]
 800130a:	f7ff fef8 	bl	80010fe <Max31865_clearFault>
  Max31865_setFilter(max31865, filterHz);
 800130e:	7f3b      	ldrb	r3, [r7, #28]
 8001310:	4619      	mov	r1, r3
 8001312:	68f8      	ldr	r0, [r7, #12]
 8001314:	f7ff ff75 	bl	8001202 <Max31865_setFilter>
}
 8001318:	bf00      	nop
 800131a:	3710      	adds	r7, #16
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}

08001320 <Max31865_readTempC>:
//#########################################################################################################################
uint8_t Max31865_readTempC(Max31865_t *max31865,float *readTemp)
{
 8001320:	b5b0      	push	{r4, r5, r7, lr}
 8001322:	b08a      	sub	sp, #40	; 0x28
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
	uint8_t fault;
  if(max31865->lock == 1)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	7b1b      	ldrb	r3, [r3, #12]
 800132e:	2b01      	cmp	r3, #1
 8001330:	d102      	bne.n	8001338 <Max31865_readTempC+0x18>
    Max31865_delay(1);
 8001332:	2001      	movs	r0, #1
 8001334:	f7ff fe28 	bl	8000f88 <Max31865_delay>
  max31865->lock = 1;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2201      	movs	r2, #1
 800133c:	731a      	strb	r2, [r3, #12]
  float Z1, Z2, Z3, Z4, Rt, temp;
	Rt = Max31865_readRTD(max31865);
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f7ff ff81 	bl	8001246 <Max31865_readRTD>
 8001344:	4603      	mov	r3, r0
 8001346:	ee07 3a90 	vmov	s15, r3
 800134a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800134e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	Rt /= 32768;
 8001352:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001356:	eddf 6a92 	vldr	s13, [pc, #584]	; 80015a0 <Max31865_readTempC+0x280>
 800135a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800135e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	Rt *= _MAX31865_RREF;
 8001362:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001366:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 80015a4 <Max31865_readTempC+0x284>
 800136a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800136e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	Z1 = -RTD_A;
 8001372:	4b8d      	ldr	r3, [pc, #564]	; (80015a8 <Max31865_readTempC+0x288>)
 8001374:	623b      	str	r3, [r7, #32]
	Z2 = RTD_A * RTD_A - (4 * RTD_B);
 8001376:	4b8d      	ldr	r3, [pc, #564]	; (80015ac <Max31865_readTempC+0x28c>)
 8001378:	61fb      	str	r3, [r7, #28]
	Z3 = (4 * RTD_B) / _MAX31865_RNOMINAL;
 800137a:	4b8d      	ldr	r3, [pc, #564]	; (80015b0 <Max31865_readTempC+0x290>)
 800137c:	61bb      	str	r3, [r7, #24]
	Z4 = 2 * RTD_B;
 800137e:	4b8d      	ldr	r3, [pc, #564]	; (80015b4 <Max31865_readTempC+0x294>)
 8001380:	617b      	str	r3, [r7, #20]
	temp = Z2 + (Z3 * Rt);
 8001382:	ed97 7a06 	vldr	s14, [r7, #24]
 8001386:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800138a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800138e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001392:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001396:	edc7 7a04 	vstr	s15, [r7, #16]
	temp = (sqrtf(temp) + Z1) / Z4;
 800139a:	ed97 0a04 	vldr	s0, [r7, #16]
 800139e:	f00c fbf7 	bl	800db90 <sqrtf>
 80013a2:	eeb0 7a40 	vmov.f32	s14, s0
 80013a6:	edd7 7a08 	vldr	s15, [r7, #32]
 80013aa:	ee77 6a27 	vadd.f32	s13, s14, s15
 80013ae:	ed97 7a05 	vldr	s14, [r7, #20]
 80013b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013b6:	edc7 7a04 	vstr	s15, [r7, #16]

	if (temp >= 0)
 80013ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80013be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013c6:	db0c      	blt.n	80013e2 <Max31865_readTempC+0xc2>
	{
		*readTemp = temp;
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	693a      	ldr	r2, [r7, #16]
 80013cc:	601a      	str	r2, [r3, #0]
		fault = Max31865_readFault(max31865);
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f7ff fe88 	bl	80010e4 <Max31865_readFault>
 80013d4:	4603      	mov	r3, r0
 80013d6:	72fb      	strb	r3, [r7, #11]
		max31865->lock = 0;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2200      	movs	r2, #0
 80013dc:	731a      	strb	r2, [r3, #12]
		return fault;
 80013de:	7afb      	ldrb	r3, [r7, #11]
 80013e0:	e0c6      	b.n	8001570 <Max31865_readTempC+0x250>
	}
	Rt /= _MAX31865_RNOMINAL;
 80013e2:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80013e6:	eddf 6a74 	vldr	s13, [pc, #464]	; 80015b8 <Max31865_readTempC+0x298>
 80013ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013ee:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	Rt *= 100;    
 80013f2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80013f6:	ed9f 7a70 	vldr	s14, [pc, #448]	; 80015b8 <Max31865_readTempC+0x298>
 80013fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013fe:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	float rpoly = Rt;
 8001402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001404:	60fb      	str	r3, [r7, #12]
	temp = -242.02;
 8001406:	4b6d      	ldr	r3, [pc, #436]	; (80015bc <Max31865_readTempC+0x29c>)
 8001408:	613b      	str	r3, [r7, #16]
	temp += 2.2228 * rpoly;
 800140a:	6938      	ldr	r0, [r7, #16]
 800140c:	f7ff f89c 	bl	8000548 <__aeabi_f2d>
 8001410:	4604      	mov	r4, r0
 8001412:	460d      	mov	r5, r1
 8001414:	68f8      	ldr	r0, [r7, #12]
 8001416:	f7ff f897 	bl	8000548 <__aeabi_f2d>
 800141a:	a357      	add	r3, pc, #348	; (adr r3, 8001578 <Max31865_readTempC+0x258>)
 800141c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001420:	f7ff f8ea 	bl	80005f8 <__aeabi_dmul>
 8001424:	4602      	mov	r2, r0
 8001426:	460b      	mov	r3, r1
 8001428:	4620      	mov	r0, r4
 800142a:	4629      	mov	r1, r5
 800142c:	f7fe ff2e 	bl	800028c <__adddf3>
 8001430:	4603      	mov	r3, r0
 8001432:	460c      	mov	r4, r1
 8001434:	4618      	mov	r0, r3
 8001436:	4621      	mov	r1, r4
 8001438:	f7ff fbd6 	bl	8000be8 <__aeabi_d2f>
 800143c:	4603      	mov	r3, r0
 800143e:	613b      	str	r3, [r7, #16]
	rpoly *= Rt;  // square
 8001440:	ed97 7a03 	vldr	s14, [r7, #12]
 8001444:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001448:	ee67 7a27 	vmul.f32	s15, s14, s15
 800144c:	edc7 7a03 	vstr	s15, [r7, #12]
	temp += 2.5859e-3 * rpoly;
 8001450:	6938      	ldr	r0, [r7, #16]
 8001452:	f7ff f879 	bl	8000548 <__aeabi_f2d>
 8001456:	4604      	mov	r4, r0
 8001458:	460d      	mov	r5, r1
 800145a:	68f8      	ldr	r0, [r7, #12]
 800145c:	f7ff f874 	bl	8000548 <__aeabi_f2d>
 8001460:	a347      	add	r3, pc, #284	; (adr r3, 8001580 <Max31865_readTempC+0x260>)
 8001462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001466:	f7ff f8c7 	bl	80005f8 <__aeabi_dmul>
 800146a:	4602      	mov	r2, r0
 800146c:	460b      	mov	r3, r1
 800146e:	4620      	mov	r0, r4
 8001470:	4629      	mov	r1, r5
 8001472:	f7fe ff0b 	bl	800028c <__adddf3>
 8001476:	4603      	mov	r3, r0
 8001478:	460c      	mov	r4, r1
 800147a:	4618      	mov	r0, r3
 800147c:	4621      	mov	r1, r4
 800147e:	f7ff fbb3 	bl	8000be8 <__aeabi_d2f>
 8001482:	4603      	mov	r3, r0
 8001484:	613b      	str	r3, [r7, #16]
	rpoly *= Rt;  // ^3
 8001486:	ed97 7a03 	vldr	s14, [r7, #12]
 800148a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800148e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001492:	edc7 7a03 	vstr	s15, [r7, #12]
	temp -= 4.8260e-6 * rpoly;
 8001496:	6938      	ldr	r0, [r7, #16]
 8001498:	f7ff f856 	bl	8000548 <__aeabi_f2d>
 800149c:	4604      	mov	r4, r0
 800149e:	460d      	mov	r5, r1
 80014a0:	68f8      	ldr	r0, [r7, #12]
 80014a2:	f7ff f851 	bl	8000548 <__aeabi_f2d>
 80014a6:	a338      	add	r3, pc, #224	; (adr r3, 8001588 <Max31865_readTempC+0x268>)
 80014a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ac:	f7ff f8a4 	bl	80005f8 <__aeabi_dmul>
 80014b0:	4602      	mov	r2, r0
 80014b2:	460b      	mov	r3, r1
 80014b4:	4620      	mov	r0, r4
 80014b6:	4629      	mov	r1, r5
 80014b8:	f7fe fee6 	bl	8000288 <__aeabi_dsub>
 80014bc:	4603      	mov	r3, r0
 80014be:	460c      	mov	r4, r1
 80014c0:	4618      	mov	r0, r3
 80014c2:	4621      	mov	r1, r4
 80014c4:	f7ff fb90 	bl	8000be8 <__aeabi_d2f>
 80014c8:	4603      	mov	r3, r0
 80014ca:	613b      	str	r3, [r7, #16]
	rpoly *= Rt;  // ^4
 80014cc:	ed97 7a03 	vldr	s14, [r7, #12]
 80014d0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80014d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014d8:	edc7 7a03 	vstr	s15, [r7, #12]
	temp -= 2.8183e-8 * rpoly;
 80014dc:	6938      	ldr	r0, [r7, #16]
 80014de:	f7ff f833 	bl	8000548 <__aeabi_f2d>
 80014e2:	4604      	mov	r4, r0
 80014e4:	460d      	mov	r5, r1
 80014e6:	68f8      	ldr	r0, [r7, #12]
 80014e8:	f7ff f82e 	bl	8000548 <__aeabi_f2d>
 80014ec:	a328      	add	r3, pc, #160	; (adr r3, 8001590 <Max31865_readTempC+0x270>)
 80014ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f2:	f7ff f881 	bl	80005f8 <__aeabi_dmul>
 80014f6:	4602      	mov	r2, r0
 80014f8:	460b      	mov	r3, r1
 80014fa:	4620      	mov	r0, r4
 80014fc:	4629      	mov	r1, r5
 80014fe:	f7fe fec3 	bl	8000288 <__aeabi_dsub>
 8001502:	4603      	mov	r3, r0
 8001504:	460c      	mov	r4, r1
 8001506:	4618      	mov	r0, r3
 8001508:	4621      	mov	r1, r4
 800150a:	f7ff fb6d 	bl	8000be8 <__aeabi_d2f>
 800150e:	4603      	mov	r3, r0
 8001510:	613b      	str	r3, [r7, #16]
	rpoly *= Rt;  // ^5
 8001512:	ed97 7a03 	vldr	s14, [r7, #12]
 8001516:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800151a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800151e:	edc7 7a03 	vstr	s15, [r7, #12]
	temp += 1.5243e-10 * rpoly;
 8001522:	6938      	ldr	r0, [r7, #16]
 8001524:	f7ff f810 	bl	8000548 <__aeabi_f2d>
 8001528:	4604      	mov	r4, r0
 800152a:	460d      	mov	r5, r1
 800152c:	68f8      	ldr	r0, [r7, #12]
 800152e:	f7ff f80b 	bl	8000548 <__aeabi_f2d>
 8001532:	a319      	add	r3, pc, #100	; (adr r3, 8001598 <Max31865_readTempC+0x278>)
 8001534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001538:	f7ff f85e 	bl	80005f8 <__aeabi_dmul>
 800153c:	4602      	mov	r2, r0
 800153e:	460b      	mov	r3, r1
 8001540:	4620      	mov	r0, r4
 8001542:	4629      	mov	r1, r5
 8001544:	f7fe fea2 	bl	800028c <__adddf3>
 8001548:	4603      	mov	r3, r0
 800154a:	460c      	mov	r4, r1
 800154c:	4618      	mov	r0, r3
 800154e:	4621      	mov	r1, r4
 8001550:	f7ff fb4a 	bl	8000be8 <__aeabi_d2f>
 8001554:	4603      	mov	r3, r0
 8001556:	613b      	str	r3, [r7, #16]

  *readTemp = temp;
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	693a      	ldr	r2, [r7, #16]
 800155c:	601a      	str	r2, [r3, #0]
  fault = Max31865_readFault(max31865);
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f7ff fdc0 	bl	80010e4 <Max31865_readFault>
 8001564:	4603      	mov	r3, r0
 8001566:	72fb      	strb	r3, [r7, #11]
  max31865->lock = 0;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2200      	movs	r2, #0
 800156c:	731a      	strb	r2, [r3, #12]
  return fault;
 800156e:	7afb      	ldrb	r3, [r7, #11]
}
 8001570:	4618      	mov	r0, r3
 8001572:	3728      	adds	r7, #40	; 0x28
 8001574:	46bd      	mov	sp, r7
 8001576:	bdb0      	pop	{r4, r5, r7, pc}
 8001578:	5dcc63f1 	.word	0x5dcc63f1
 800157c:	4001c84b 	.word	0x4001c84b
 8001580:	7dc882bb 	.word	0x7dc882bb
 8001584:	3f652f06 	.word	0x3f652f06
 8001588:	c766c293 	.word	0xc766c293
 800158c:	3ed43de0 	.word	0x3ed43de0
 8001590:	513156ce 	.word	0x513156ce
 8001594:	3e5e42e2 	.word	0x3e5e42e2
 8001598:	61e4fa3e 	.word	0x61e4fa3e
 800159c:	3de4f327 	.word	0x3de4f327
 80015a0:	47000000 	.word	0x47000000
 80015a4:	43d70000 	.word	0x43d70000
 80015a8:	bb801132 	.word	0xbb801132
 80015ac:	37938317 	.word	0x37938317
 80015b0:	b2c66d70 	.word	0xb2c66d70
 80015b4:	b59b057f 	.word	0xb59b057f
 80015b8:	42c80000 	.word	0x42c80000
 80015bc:	c372051f 	.word	0xc372051f

080015c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015c4:	f000 fe8a 	bl	80022dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015c8:	f000 f84a 	bl	8001660 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015cc:	f000 fa60 	bl	8001a90 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80015d0:	f000 fa2e 	bl	8001a30 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80015d4:	f000 f8ce 	bl	8001774 <MX_ADC1_Init>
  MX_CAN1_Init();
 80015d8:	f000 f942 	bl	8001860 <MX_CAN1_Init>
  MX_I2C1_Init();
 80015dc:	f000 f9aa 	bl	8001934 <MX_I2C1_Init>
  MX_SPI2_Init();
 80015e0:	f000 f9e8 	bl	80019b4 <MX_SPI2_Init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80015e4:	f006 f82a 	bl	800763c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80015e8:	4a11      	ldr	r2, [pc, #68]	; (8001630 <main+0x70>)
 80015ea:	2100      	movs	r1, #0
 80015ec:	4811      	ldr	r0, [pc, #68]	; (8001634 <main+0x74>)
 80015ee:	f006 f88f 	bl	8007710 <osThreadNew>
 80015f2:	4602      	mov	r2, r0
 80015f4:	4b10      	ldr	r3, [pc, #64]	; (8001638 <main+0x78>)
 80015f6:	601a      	str	r2, [r3, #0]

  /* creation of blinkyTask01 */
  blinkyTask01Handle = osThreadNew(StartBlinkyTask01, NULL, &blinkyTask01_attributes);
 80015f8:	4a10      	ldr	r2, [pc, #64]	; (800163c <main+0x7c>)
 80015fa:	2100      	movs	r1, #0
 80015fc:	4810      	ldr	r0, [pc, #64]	; (8001640 <main+0x80>)
 80015fe:	f006 f887 	bl	8007710 <osThreadNew>
 8001602:	4602      	mov	r2, r0
 8001604:	4b0f      	ldr	r3, [pc, #60]	; (8001644 <main+0x84>)
 8001606:	601a      	str	r2, [r3, #0]

  /* creation of ReadAndPrintTas */
  ReadAndPrintTasHandle = osThreadNew(StartTaskReadAndPrint01, NULL, &ReadAndPrintTas_attributes);
 8001608:	4a0f      	ldr	r2, [pc, #60]	; (8001648 <main+0x88>)
 800160a:	2100      	movs	r1, #0
 800160c:	480f      	ldr	r0, [pc, #60]	; (800164c <main+0x8c>)
 800160e:	f006 f87f 	bl	8007710 <osThreadNew>
 8001612:	4602      	mov	r2, r0
 8001614:	4b0e      	ldr	r3, [pc, #56]	; (8001650 <main+0x90>)
 8001616:	601a      	str	r2, [r3, #0]

  /* creation of readTemperature */
  readTemperatureHandle = osThreadNew(StartTaskReadTemperature, NULL, &readTemperature_attributes);
 8001618:	4a0e      	ldr	r2, [pc, #56]	; (8001654 <main+0x94>)
 800161a:	2100      	movs	r1, #0
 800161c:	480e      	ldr	r0, [pc, #56]	; (8001658 <main+0x98>)
 800161e:	f006 f877 	bl	8007710 <osThreadNew>
 8001622:	4602      	mov	r2, r0
 8001624:	4b0d      	ldr	r3, [pc, #52]	; (800165c <main+0x9c>)
 8001626:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001628:	f006 f83c 	bl	80076a4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800162c:	e7fe      	b.n	800162c <main+0x6c>
 800162e:	bf00      	nop
 8001630:	0800dce0 	.word	0x0800dce0
 8001634:	08001c81 	.word	0x08001c81
 8001638:	20001ad4 	.word	0x20001ad4
 800163c:	0800dd04 	.word	0x0800dd04
 8001640:	08001c91 	.word	0x08001c91
 8001644:	20001b88 	.word	0x20001b88
 8001648:	0800dd28 	.word	0x0800dd28
 800164c:	08001cad 	.word	0x08001cad
 8001650:	20001c04 	.word	0x20001c04
 8001654:	0800dd4c 	.word	0x0800dd4c
 8001658:	08001cbd 	.word	0x08001cbd
 800165c:	20001ad0 	.word	0x20001ad0

08001660 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b0b8      	sub	sp, #224	; 0xe0
 8001664:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001666:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800166a:	2244      	movs	r2, #68	; 0x44
 800166c:	2100      	movs	r1, #0
 800166e:	4618      	mov	r0, r3
 8001670:	f008 fd59 	bl	800a126 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001674:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
 8001682:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001684:	463b      	mov	r3, r7
 8001686:	2288      	movs	r2, #136	; 0x88
 8001688:	2100      	movs	r1, #0
 800168a:	4618      	mov	r0, r3
 800168c:	f008 fd4b 	bl	800a126 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001690:	2302      	movs	r3, #2
 8001692:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001696:	f44f 7380 	mov.w	r3, #256	; 0x100
 800169a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800169e:	2310      	movs	r3, #16
 80016a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016a4:	2302      	movs	r3, #2
 80016a6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016aa:	2302      	movs	r3, #2
 80016ac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80016b0:	2301      	movs	r3, #1
 80016b2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 80016b6:	230a      	movs	r3, #10
 80016b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80016bc:	2307      	movs	r3, #7
 80016be:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80016c2:	2302      	movs	r3, #2
 80016c4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80016c8:	2302      	movs	r3, #2
 80016ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ce:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80016d2:	4618      	mov	r0, r3
 80016d4:	f002 ffbe 	bl	8004654 <HAL_RCC_OscConfig>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80016de:	f000 fb5d 	bl	8001d9c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016e2:	230f      	movs	r3, #15
 80016e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016e8:	2303      	movs	r3, #3
 80016ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016ee:	2300      	movs	r3, #0
 80016f0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016f4:	2300      	movs	r3, #0
 80016f6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016fa:	2300      	movs	r3, #0
 80016fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001700:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001704:	2104      	movs	r1, #4
 8001706:	4618      	mov	r0, r3
 8001708:	f003 fb8a 	bl	8004e20 <HAL_RCC_ClockConfig>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001712:	f000 fb43 	bl	8001d9c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8001716:	f244 0342 	movw	r3, #16450	; 0x4042
 800171a:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800171c:	2300      	movs	r3, #0
 800171e:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001720:	2300      	movs	r3, #0
 8001722:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001724:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001728:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800172a:	2302      	movs	r3, #2
 800172c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800172e:	2301      	movs	r3, #1
 8001730:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001732:	2308      	movs	r3, #8
 8001734:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001736:	2307      	movs	r3, #7
 8001738:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800173a:	2302      	movs	r3, #2
 800173c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800173e:	2302      	movs	r3, #2
 8001740:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001742:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001746:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001748:	463b      	mov	r3, r7
 800174a:	4618      	mov	r0, r3
 800174c:	f003 fd9e 	bl	800528c <HAL_RCCEx_PeriphCLKConfig>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <SystemClock_Config+0xfa>
  {
    Error_Handler();
 8001756:	f000 fb21 	bl	8001d9c <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800175a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800175e:	f002 ff23 	bl	80045a8 <HAL_PWREx_ControlVoltageScaling>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8001768:	f000 fb18 	bl	8001d9c <Error_Handler>
  }
}
 800176c:	bf00      	nop
 800176e:	37e0      	adds	r7, #224	; 0xe0
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}

08001774 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b08a      	sub	sp, #40	; 0x28
 8001778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800177a:	f107 031c 	add.w	r3, r7, #28
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]
 8001782:	605a      	str	r2, [r3, #4]
 8001784:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001786:	1d3b      	adds	r3, r7, #4
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	605a      	str	r2, [r3, #4]
 800178e:	609a      	str	r2, [r3, #8]
 8001790:	60da      	str	r2, [r3, #12]
 8001792:	611a      	str	r2, [r3, #16]
 8001794:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001796:	4b2f      	ldr	r3, [pc, #188]	; (8001854 <MX_ADC1_Init+0xe0>)
 8001798:	4a2f      	ldr	r2, [pc, #188]	; (8001858 <MX_ADC1_Init+0xe4>)
 800179a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800179c:	4b2d      	ldr	r3, [pc, #180]	; (8001854 <MX_ADC1_Init+0xe0>)
 800179e:	2200      	movs	r2, #0
 80017a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80017a2:	4b2c      	ldr	r3, [pc, #176]	; (8001854 <MX_ADC1_Init+0xe0>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017a8:	4b2a      	ldr	r3, [pc, #168]	; (8001854 <MX_ADC1_Init+0xe0>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80017ae:	4b29      	ldr	r3, [pc, #164]	; (8001854 <MX_ADC1_Init+0xe0>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017b4:	4b27      	ldr	r3, [pc, #156]	; (8001854 <MX_ADC1_Init+0xe0>)
 80017b6:	2204      	movs	r2, #4
 80017b8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80017ba:	4b26      	ldr	r3, [pc, #152]	; (8001854 <MX_ADC1_Init+0xe0>)
 80017bc:	2200      	movs	r2, #0
 80017be:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80017c0:	4b24      	ldr	r3, [pc, #144]	; (8001854 <MX_ADC1_Init+0xe0>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80017c6:	4b23      	ldr	r3, [pc, #140]	; (8001854 <MX_ADC1_Init+0xe0>)
 80017c8:	2201      	movs	r2, #1
 80017ca:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017cc:	4b21      	ldr	r3, [pc, #132]	; (8001854 <MX_ADC1_Init+0xe0>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017d4:	4b1f      	ldr	r3, [pc, #124]	; (8001854 <MX_ADC1_Init+0xe0>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017da:	4b1e      	ldr	r3, [pc, #120]	; (8001854 <MX_ADC1_Init+0xe0>)
 80017dc:	2200      	movs	r2, #0
 80017de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80017e0:	4b1c      	ldr	r3, [pc, #112]	; (8001854 <MX_ADC1_Init+0xe0>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80017e8:	4b1a      	ldr	r3, [pc, #104]	; (8001854 <MX_ADC1_Init+0xe0>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80017ee:	4b19      	ldr	r3, [pc, #100]	; (8001854 <MX_ADC1_Init+0xe0>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017f6:	4817      	ldr	r0, [pc, #92]	; (8001854 <MX_ADC1_Init+0xe0>)
 80017f8:	f000 ff5e 	bl	80026b8 <HAL_ADC_Init>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001802:	f000 facb 	bl	8001d9c <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001806:	2300      	movs	r3, #0
 8001808:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800180a:	f107 031c 	add.w	r3, r7, #28
 800180e:	4619      	mov	r1, r3
 8001810:	4810      	ldr	r0, [pc, #64]	; (8001854 <MX_ADC1_Init+0xe0>)
 8001812:	f001 fcb9 	bl	8003188 <HAL_ADCEx_MultiModeConfigChannel>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800181c:	f000 fabe 	bl	8001d9c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001820:	4b0e      	ldr	r3, [pc, #56]	; (800185c <MX_ADC1_Init+0xe8>)
 8001822:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001824:	2306      	movs	r3, #6
 8001826:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001828:	2300      	movs	r3, #0
 800182a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800182c:	237f      	movs	r3, #127	; 0x7f
 800182e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001830:	2304      	movs	r3, #4
 8001832:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001834:	2300      	movs	r3, #0
 8001836:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001838:	1d3b      	adds	r3, r7, #4
 800183a:	4619      	mov	r1, r3
 800183c:	4805      	ldr	r0, [pc, #20]	; (8001854 <MX_ADC1_Init+0xe0>)
 800183e:	f001 f88f 	bl	8002960 <HAL_ADC_ConfigChannel>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8001848:	f000 faa8 	bl	8001d9c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800184c:	bf00      	nop
 800184e:	3728      	adds	r7, #40	; 0x28
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	20001b9c 	.word	0x20001b9c
 8001858:	50040000 	.word	0x50040000
 800185c:	14f00020 	.word	0x14f00020

08001860 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b08a      	sub	sp, #40	; 0x28
 8001864:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001866:	4b31      	ldr	r3, [pc, #196]	; (800192c <MX_CAN1_Init+0xcc>)
 8001868:	4a31      	ldr	r2, [pc, #196]	; (8001930 <MX_CAN1_Init+0xd0>)
 800186a:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800186c:	4b2f      	ldr	r3, [pc, #188]	; (800192c <MX_CAN1_Init+0xcc>)
 800186e:	2210      	movs	r2, #16
 8001870:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001872:	4b2e      	ldr	r3, [pc, #184]	; (800192c <MX_CAN1_Init+0xcc>)
 8001874:	2200      	movs	r2, #0
 8001876:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001878:	4b2c      	ldr	r3, [pc, #176]	; (800192c <MX_CAN1_Init+0xcc>)
 800187a:	2200      	movs	r2, #0
 800187c:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 800187e:	4b2b      	ldr	r3, [pc, #172]	; (800192c <MX_CAN1_Init+0xcc>)
 8001880:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001884:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001886:	4b29      	ldr	r3, [pc, #164]	; (800192c <MX_CAN1_Init+0xcc>)
 8001888:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800188c:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800188e:	4b27      	ldr	r3, [pc, #156]	; (800192c <MX_CAN1_Init+0xcc>)
 8001890:	2200      	movs	r2, #0
 8001892:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001894:	4b25      	ldr	r3, [pc, #148]	; (800192c <MX_CAN1_Init+0xcc>)
 8001896:	2200      	movs	r2, #0
 8001898:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800189a:	4b24      	ldr	r3, [pc, #144]	; (800192c <MX_CAN1_Init+0xcc>)
 800189c:	2200      	movs	r2, #0
 800189e:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80018a0:	4b22      	ldr	r3, [pc, #136]	; (800192c <MX_CAN1_Init+0xcc>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80018a6:	4b21      	ldr	r3, [pc, #132]	; (800192c <MX_CAN1_Init+0xcc>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80018ac:	4b1f      	ldr	r3, [pc, #124]	; (800192c <MX_CAN1_Init+0xcc>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80018b2:	481e      	ldr	r0, [pc, #120]	; (800192c <MX_CAN1_Init+0xcc>)
 80018b4:	f001 fd14 	bl	80032e0 <HAL_CAN_Init>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 80018be:	f000 fa6d 	bl	8001d9c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef sf;
  sf.FilterBank = 0;
 80018c2:	2300      	movs	r3, #0
 80018c4:	617b      	str	r3, [r7, #20]
  sf.FilterMode = CAN_FILTERMODE_IDMASK;
 80018c6:	2300      	movs	r3, #0
 80018c8:	61bb      	str	r3, [r7, #24]
  sf.FilterScale = CAN_FILTERSCALE_16BIT;
 80018ca:	2300      	movs	r3, #0
 80018cc:	61fb      	str	r3, [r7, #28]
  sf.FilterIdLow = 0xffff;
 80018ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018d2:	607b      	str	r3, [r7, #4]
  sf.FilterIdHigh = 0x1fff;
 80018d4:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80018d8:	603b      	str	r3, [r7, #0]
  sf.FilterMaskIdLow = 0x0000;
 80018da:	2300      	movs	r3, #0
 80018dc:	60fb      	str	r3, [r7, #12]
  sf.FilterMaskIdHigh = 0x0000;
 80018de:	2300      	movs	r3, #0
 80018e0:	60bb      	str	r3, [r7, #8]
  sf.FilterFIFOAssignment = CAN_RX_FIFO0;
 80018e2:	2300      	movs	r3, #0
 80018e4:	613b      	str	r3, [r7, #16]
  sf.SlaveStartFilterBank = 0;
 80018e6:	2300      	movs	r3, #0
 80018e8:	627b      	str	r3, [r7, #36]	; 0x24
  sf.FilterActivation = ENABLE;
 80018ea:	2301      	movs	r3, #1
 80018ec:	623b      	str	r3, [r7, #32]
  if (HAL_CAN_ConfigFilter(&hcan1, &sf) != HAL_OK) {
 80018ee:	463b      	mov	r3, r7
 80018f0:	4619      	mov	r1, r3
 80018f2:	480e      	ldr	r0, [pc, #56]	; (800192c <MX_CAN1_Init+0xcc>)
 80018f4:	f001 fdef 	bl	80034d6 <HAL_CAN_ConfigFilter>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_CAN1_Init+0xa2>
      Error_Handler();
 80018fe:	f000 fa4d 	bl	8001d9c <Error_Handler>
  }

  if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 8001902:	480a      	ldr	r0, [pc, #40]	; (800192c <MX_CAN1_Init+0xcc>)
 8001904:	f001 feb1 	bl	800366a <HAL_CAN_Start>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <MX_CAN1_Init+0xb2>
      Error_Handler();
 800190e:	f000 fa45 	bl	8001d9c <Error_Handler>
  }

  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 8001912:	2102      	movs	r1, #2
 8001914:	4805      	ldr	r0, [pc, #20]	; (800192c <MX_CAN1_Init+0xcc>)
 8001916:	f001 fffe 	bl	8003916 <HAL_CAN_ActivateNotification>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <MX_CAN1_Init+0xc4>
      Error_Handler();
 8001920:	f000 fa3c 	bl	8001d9c <Error_Handler>
  }
  /* USER CODE END CAN1_Init 2 */

}
 8001924:	bf00      	nop
 8001926:	3728      	adds	r7, #40	; 0x28
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	20001c88 	.word	0x20001c88
 8001930:	40006400 	.word	0x40006400

08001934 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001938:	4b1b      	ldr	r3, [pc, #108]	; (80019a8 <MX_I2C1_Init+0x74>)
 800193a:	4a1c      	ldr	r2, [pc, #112]	; (80019ac <MX_I2C1_Init+0x78>)
 800193c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 800193e:	4b1a      	ldr	r3, [pc, #104]	; (80019a8 <MX_I2C1_Init+0x74>)
 8001940:	4a1b      	ldr	r2, [pc, #108]	; (80019b0 <MX_I2C1_Init+0x7c>)
 8001942:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001944:	4b18      	ldr	r3, [pc, #96]	; (80019a8 <MX_I2C1_Init+0x74>)
 8001946:	2200      	movs	r2, #0
 8001948:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800194a:	4b17      	ldr	r3, [pc, #92]	; (80019a8 <MX_I2C1_Init+0x74>)
 800194c:	2201      	movs	r2, #1
 800194e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001950:	4b15      	ldr	r3, [pc, #84]	; (80019a8 <MX_I2C1_Init+0x74>)
 8001952:	2200      	movs	r2, #0
 8001954:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001956:	4b14      	ldr	r3, [pc, #80]	; (80019a8 <MX_I2C1_Init+0x74>)
 8001958:	2200      	movs	r2, #0
 800195a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800195c:	4b12      	ldr	r3, [pc, #72]	; (80019a8 <MX_I2C1_Init+0x74>)
 800195e:	2200      	movs	r2, #0
 8001960:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001962:	4b11      	ldr	r3, [pc, #68]	; (80019a8 <MX_I2C1_Init+0x74>)
 8001964:	2200      	movs	r2, #0
 8001966:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001968:	4b0f      	ldr	r3, [pc, #60]	; (80019a8 <MX_I2C1_Init+0x74>)
 800196a:	2200      	movs	r2, #0
 800196c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800196e:	480e      	ldr	r0, [pc, #56]	; (80019a8 <MX_I2C1_Init+0x74>)
 8001970:	f002 fce6 	bl	8004340 <HAL_I2C_Init>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800197a:	f000 fa0f 	bl	8001d9c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800197e:	2100      	movs	r1, #0
 8001980:	4809      	ldr	r0, [pc, #36]	; (80019a8 <MX_I2C1_Init+0x74>)
 8001982:	f002 fd6c 	bl	800445e <HAL_I2CEx_ConfigAnalogFilter>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800198c:	f000 fa06 	bl	8001d9c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001990:	2100      	movs	r1, #0
 8001992:	4805      	ldr	r0, [pc, #20]	; (80019a8 <MX_I2C1_Init+0x74>)
 8001994:	f002 fdae 	bl	80044f4 <HAL_I2CEx_ConfigDigitalFilter>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800199e:	f000 f9fd 	bl	8001d9c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	20001b3c 	.word	0x20001b3c
 80019ac:	40005400 	.word	0x40005400
 80019b0:	10909cec 	.word	0x10909cec

080019b4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80019b8:	4b1b      	ldr	r3, [pc, #108]	; (8001a28 <MX_SPI2_Init+0x74>)
 80019ba:	4a1c      	ldr	r2, [pc, #112]	; (8001a2c <MX_SPI2_Init+0x78>)
 80019bc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80019be:	4b1a      	ldr	r3, [pc, #104]	; (8001a28 <MX_SPI2_Init+0x74>)
 80019c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019c4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80019c6:	4b18      	ldr	r3, [pc, #96]	; (8001a28 <MX_SPI2_Init+0x74>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80019cc:	4b16      	ldr	r3, [pc, #88]	; (8001a28 <MX_SPI2_Init+0x74>)
 80019ce:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80019d2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019d4:	4b14      	ldr	r3, [pc, #80]	; (8001a28 <MX_SPI2_Init+0x74>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80019da:	4b13      	ldr	r3, [pc, #76]	; (8001a28 <MX_SPI2_Init+0x74>)
 80019dc:	2201      	movs	r2, #1
 80019de:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80019e0:	4b11      	ldr	r3, [pc, #68]	; (8001a28 <MX_SPI2_Init+0x74>)
 80019e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019e6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80019e8:	4b0f      	ldr	r3, [pc, #60]	; (8001a28 <MX_SPI2_Init+0x74>)
 80019ea:	2228      	movs	r2, #40	; 0x28
 80019ec:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019ee:	4b0e      	ldr	r3, [pc, #56]	; (8001a28 <MX_SPI2_Init+0x74>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80019f4:	4b0c      	ldr	r3, [pc, #48]	; (8001a28 <MX_SPI2_Init+0x74>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019fa:	4b0b      	ldr	r3, [pc, #44]	; (8001a28 <MX_SPI2_Init+0x74>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001a00:	4b09      	ldr	r3, [pc, #36]	; (8001a28 <MX_SPI2_Init+0x74>)
 8001a02:	2207      	movs	r2, #7
 8001a04:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a06:	4b08      	ldr	r3, [pc, #32]	; (8001a28 <MX_SPI2_Init+0x74>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001a0c:	4b06      	ldr	r3, [pc, #24]	; (8001a28 <MX_SPI2_Init+0x74>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001a12:	4805      	ldr	r0, [pc, #20]	; (8001a28 <MX_SPI2_Init+0x74>)
 8001a14:	f004 f8ea 	bl	8005bec <HAL_SPI_Init>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001a1e:	f000 f9bd 	bl	8001d9c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001a22:	bf00      	nop
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	20001ad8 	.word	0x20001ad8
 8001a2c:	40003800 	.word	0x40003800

08001a30 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a34:	4b14      	ldr	r3, [pc, #80]	; (8001a88 <MX_USART2_UART_Init+0x58>)
 8001a36:	4a15      	ldr	r2, [pc, #84]	; (8001a8c <MX_USART2_UART_Init+0x5c>)
 8001a38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a3a:	4b13      	ldr	r3, [pc, #76]	; (8001a88 <MX_USART2_UART_Init+0x58>)
 8001a3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a42:	4b11      	ldr	r3, [pc, #68]	; (8001a88 <MX_USART2_UART_Init+0x58>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a48:	4b0f      	ldr	r3, [pc, #60]	; (8001a88 <MX_USART2_UART_Init+0x58>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a4e:	4b0e      	ldr	r3, [pc, #56]	; (8001a88 <MX_USART2_UART_Init+0x58>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a54:	4b0c      	ldr	r3, [pc, #48]	; (8001a88 <MX_USART2_UART_Init+0x58>)
 8001a56:	220c      	movs	r2, #12
 8001a58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a5a:	4b0b      	ldr	r3, [pc, #44]	; (8001a88 <MX_USART2_UART_Init+0x58>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a60:	4b09      	ldr	r3, [pc, #36]	; (8001a88 <MX_USART2_UART_Init+0x58>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a66:	4b08      	ldr	r3, [pc, #32]	; (8001a88 <MX_USART2_UART_Init+0x58>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a6c:	4b06      	ldr	r3, [pc, #24]	; (8001a88 <MX_USART2_UART_Init+0x58>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a72:	4805      	ldr	r0, [pc, #20]	; (8001a88 <MX_USART2_UART_Init+0x58>)
 8001a74:	f005 f90c 	bl	8006c90 <HAL_UART_Init>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001a7e:	f000 f98d 	bl	8001d9c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a82:	bf00      	nop
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	20001c08 	.word	0x20001c08
 8001a8c:	40004400 	.word	0x40004400

08001a90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b08a      	sub	sp, #40	; 0x28
 8001a94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a96:	f107 0314 	add.w	r3, r7, #20
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	605a      	str	r2, [r3, #4]
 8001aa0:	609a      	str	r2, [r3, #8]
 8001aa2:	60da      	str	r2, [r3, #12]
 8001aa4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aa6:	4b4b      	ldr	r3, [pc, #300]	; (8001bd4 <MX_GPIO_Init+0x144>)
 8001aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aaa:	4a4a      	ldr	r2, [pc, #296]	; (8001bd4 <MX_GPIO_Init+0x144>)
 8001aac:	f043 0304 	orr.w	r3, r3, #4
 8001ab0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ab2:	4b48      	ldr	r3, [pc, #288]	; (8001bd4 <MX_GPIO_Init+0x144>)
 8001ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ab6:	f003 0304 	and.w	r3, r3, #4
 8001aba:	613b      	str	r3, [r7, #16]
 8001abc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001abe:	4b45      	ldr	r3, [pc, #276]	; (8001bd4 <MX_GPIO_Init+0x144>)
 8001ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ac2:	4a44      	ldr	r2, [pc, #272]	; (8001bd4 <MX_GPIO_Init+0x144>)
 8001ac4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ac8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aca:	4b42      	ldr	r3, [pc, #264]	; (8001bd4 <MX_GPIO_Init+0x144>)
 8001acc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ace:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ad2:	60fb      	str	r3, [r7, #12]
 8001ad4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ad6:	4b3f      	ldr	r3, [pc, #252]	; (8001bd4 <MX_GPIO_Init+0x144>)
 8001ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ada:	4a3e      	ldr	r2, [pc, #248]	; (8001bd4 <MX_GPIO_Init+0x144>)
 8001adc:	f043 0301 	orr.w	r3, r3, #1
 8001ae0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ae2:	4b3c      	ldr	r3, [pc, #240]	; (8001bd4 <MX_GPIO_Init+0x144>)
 8001ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	60bb      	str	r3, [r7, #8]
 8001aec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aee:	4b39      	ldr	r3, [pc, #228]	; (8001bd4 <MX_GPIO_Init+0x144>)
 8001af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001af2:	4a38      	ldr	r2, [pc, #224]	; (8001bd4 <MX_GPIO_Init+0x144>)
 8001af4:	f043 0302 	orr.w	r3, r3, #2
 8001af8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001afa:	4b36      	ldr	r3, [pc, #216]	; (8001bd4 <MX_GPIO_Init+0x144>)
 8001afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	607b      	str	r3, [r7, #4]
 8001b04:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8001b06:	2200      	movs	r2, #0
 8001b08:	2101      	movs	r1, #1
 8001b0a:	4833      	ldr	r0, [pc, #204]	; (8001bd8 <MX_GPIO_Init+0x148>)
 8001b0c:	f002 fbe6 	bl	80042dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 8001b10:	2200      	movs	r2, #0
 8001b12:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8001b16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b1a:	f002 fbdf 	bl	80042dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS1_GPIO_Port, SPI2_CS1_Pin, GPIO_PIN_SET);
 8001b1e:	2201      	movs	r2, #1
 8001b20:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b24:	482d      	ldr	r0, [pc, #180]	; (8001bdc <MX_GPIO_Init+0x14c>)
 8001b26:	f002 fbd9 	bl	80042dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI2_CS2_Pin|SPI2_CS3_Pin, GPIO_PIN_SET);
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	f44f 7140 	mov.w	r1, #768	; 0x300
 8001b30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b34:	f002 fbd2 	bl	80042dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001b38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b3e:	4b28      	ldr	r3, [pc, #160]	; (8001be0 <MX_GPIO_Init+0x150>)
 8001b40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b46:	f107 0314 	add.w	r3, r7, #20
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	4822      	ldr	r0, [pc, #136]	; (8001bd8 <MX_GPIO_Init+0x148>)
 8001b4e:	f002 fa1d 	bl	8003f8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b52:	2301      	movs	r3, #1
 8001b54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b56:	2301      	movs	r3, #1
 8001b58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b62:	f107 0314 	add.w	r3, r7, #20
 8001b66:	4619      	mov	r1, r3
 8001b68:	481b      	ldr	r0, [pc, #108]	; (8001bd8 <MX_GPIO_Init+0x148>)
 8001b6a:	f002 fa0f 	bl	8003f8c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA10 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_10;
 8001b6e:	f44f 6384 	mov.w	r3, #1056	; 0x420
 8001b72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b74:	2301      	movs	r3, #1
 8001b76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b80:	f107 0314 	add.w	r3, r7, #20
 8001b84:	4619      	mov	r1, r3
 8001b86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b8a:	f002 f9ff 	bl	8003f8c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS1_Pin */
  GPIO_InitStruct.Pin = SPI2_CS1_Pin;
 8001b8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b94:	2301      	movs	r3, #1
 8001b96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS1_GPIO_Port, &GPIO_InitStruct);
 8001ba0:	f107 0314 	add.w	r3, r7, #20
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	480d      	ldr	r0, [pc, #52]	; (8001bdc <MX_GPIO_Init+0x14c>)
 8001ba8:	f002 f9f0 	bl	8003f8c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_CS2_Pin SPI2_CS3_Pin */
  GPIO_InitStruct.Pin = SPI2_CS2_Pin|SPI2_CS3_Pin;
 8001bac:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001bb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bbe:	f107 0314 	add.w	r3, r7, #20
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bc8:	f002 f9e0 	bl	8003f8c <HAL_GPIO_Init>

}
 8001bcc:	bf00      	nop
 8001bce:	3728      	adds	r7, #40	; 0x28
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	48000800 	.word	0x48000800
 8001bdc:	48000400 	.word	0x48000400
 8001be0:	10210000 	.word	0x10210000

08001be4 <serialMsg>:

/* USER CODE BEGIN 4 */

void serialMsg(char msg[]){
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	f7fe faef 	bl	80001d0 <strlen>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	b29a      	uxth	r2, r3
 8001bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bfa:	6879      	ldr	r1, [r7, #4]
 8001bfc:	4803      	ldr	r0, [pc, #12]	; (8001c0c <serialMsg+0x28>)
 8001bfe:	f005 f895 	bl	8006d2c <HAL_UART_Transmit>
}
 8001c02:	bf00      	nop
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	20001c08 	.word	0x20001c08

08001c10 <CAN_Rx>:
		//serialMsg("Message transmitted!\n\r");
	}
	else return;
}

void CAN_Rx(void){
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0

	uint8_t crx[8];
	RxHeader.DLC = 8;
 8001c16:	4b15      	ldr	r3, [pc, #84]	; (8001c6c <CAN_Rx+0x5c>)
 8001c18:	2208      	movs	r2, #8
 8001c1a:	611a      	str	r2, [r3, #16]
	RxHeader.IDE = CAN_ID_STD;
 8001c1c:	4b13      	ldr	r3, [pc, #76]	; (8001c6c <CAN_Rx+0x5c>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	609a      	str	r2, [r3, #8]
	RxHeader.RTR = CAN_RTR_DATA;
 8001c22:	4b12      	ldr	r3, [pc, #72]	; (8001c6c <CAN_Rx+0x5c>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	60da      	str	r2, [r3, #12]
	RxHeader.StdId = RemoteID;
 8001c28:	4b11      	ldr	r3, [pc, #68]	; (8001c70 <CAN_Rx+0x60>)
 8001c2a:	881b      	ldrh	r3, [r3, #0]
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	4b0f      	ldr	r3, [pc, #60]	; (8001c6c <CAN_Rx+0x5c>)
 8001c30:	601a      	str	r2, [r3, #0]


	if(HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, crx) != HAL_OK){
 8001c32:	463b      	mov	r3, r7
 8001c34:	4a0d      	ldr	r2, [pc, #52]	; (8001c6c <CAN_Rx+0x5c>)
 8001c36:	2100      	movs	r1, #0
 8001c38:	480e      	ldr	r0, [pc, #56]	; (8001c74 <CAN_Rx+0x64>)
 8001c3a:	f001 fd5a 	bl	80036f2 <HAL_CAN_GetRxMessage>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d002      	beq.n	8001c4a <CAN_Rx+0x3a>
		Error_Handler();
 8001c44:	f000 f8aa 	bl	8001d9c <Error_Handler>
 8001c48:	e00c      	b.n	8001c64 <CAN_Rx+0x54>
		return;
	}
	HAL_Delay(1);
 8001c4a:	2001      	movs	r0, #1
 8001c4c:	f000 fb86 	bl	800235c <HAL_Delay>
	if(USING_UART){
		serialMsg("Received message: ");
 8001c50:	4809      	ldr	r0, [pc, #36]	; (8001c78 <CAN_Rx+0x68>)
 8001c52:	f7ff ffc7 	bl	8001be4 <serialMsg>
		serialMsg((char*)crx);
 8001c56:	463b      	mov	r3, r7
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7ff ffc3 	bl	8001be4 <serialMsg>
		serialMsg("\n\r");
 8001c5e:	4807      	ldr	r0, [pc, #28]	; (8001c7c <CAN_Rx+0x6c>)
 8001c60:	f7ff ffc0 	bl	8001be4 <serialMsg>
	}

}
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	20001cc8 	.word	0x20001cc8
 8001c70:	20000200 	.word	0x20000200
 8001c74:	20001c88 	.word	0x20001c88
 8001c78:	0800dcb0 	.word	0x0800dcb0
 8001c7c:	0800dcc4 	.word	0x0800dcc4

08001c80 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001c88:	2001      	movs	r0, #1
 8001c8a:	f005 fde7 	bl	800785c <osDelay>
 8001c8e:	e7fb      	b.n	8001c88 <StartDefaultTask+0x8>

08001c90 <StartBlinkyTask01>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBlinkyTask01 */
void StartBlinkyTask01(void *argument)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBlinkyTask01 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001c98:	2120      	movs	r1, #32
 8001c9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c9e:	f002 fb35 	bl	800430c <HAL_GPIO_TogglePin>
    osDelay(500);
 8001ca2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ca6:	f005 fdd9 	bl	800785c <osDelay>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001caa:	e7f5      	b.n	8001c98 <StartBlinkyTask01+0x8>

08001cac <StartTaskReadAndPrint01>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskReadAndPrint01 */
void StartTaskReadAndPrint01(void *argument)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
			  HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);

		  HAL_Delay(1);
	  }

	  osDelay(100);
 8001cb4:	2064      	movs	r0, #100	; 0x64
 8001cb6:	f005 fdd1 	bl	800785c <osDelay>
	  if(ADC_READ){
 8001cba:	e7fb      	b.n	8001cb4 <StartTaskReadAndPrint01+0x8>

08001cbc <StartTaskReadTemperature>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskReadTemperature */
void StartTaskReadTemperature(void *argument)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b098      	sub	sp, #96	; 0x60
 8001cc0:	af02      	add	r7, sp, #8
 8001cc2:	6078      	str	r0, [r7, #4]
	float temperature[3];
	uint8_t fault[3], buffer_len;
	Max31865_t  MaxHandles[3];
	char usartBuffer[16];

	Max31865_init(&MaxHandles[0], &hspi2, SPI2_CS1_GPIO_Port, SPI2_CS1_Pin, 2, 50);
 8001cc4:	f107 0018 	add.w	r0, r7, #24
 8001cc8:	2332      	movs	r3, #50	; 0x32
 8001cca:	9301      	str	r3, [sp, #4]
 8001ccc:	2302      	movs	r3, #2
 8001cce:	9300      	str	r3, [sp, #0]
 8001cd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cd4:	4a26      	ldr	r2, [pc, #152]	; (8001d70 <StartTaskReadTemperature+0xb4>)
 8001cd6:	4927      	ldr	r1, [pc, #156]	; (8001d74 <StartTaskReadTemperature+0xb8>)
 8001cd8:	f7ff fae4 	bl	80012a4 <Max31865_init>
	Max31865_init(&MaxHandles[1], &hspi2, SPI2_CS2_GPIO_Port, SPI2_CS2_Pin, 2, 50);
 8001cdc:	f107 0318 	add.w	r3, r7, #24
 8001ce0:	f103 0010 	add.w	r0, r3, #16
 8001ce4:	2332      	movs	r3, #50	; 0x32
 8001ce6:	9301      	str	r3, [sp, #4]
 8001ce8:	2302      	movs	r3, #2
 8001cea:	9300      	str	r3, [sp, #0]
 8001cec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001cf0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001cf4:	491f      	ldr	r1, [pc, #124]	; (8001d74 <StartTaskReadTemperature+0xb8>)
 8001cf6:	f7ff fad5 	bl	80012a4 <Max31865_init>
	Max31865_init(&MaxHandles[2], &hspi2, SPI2_CS3_GPIO_Port, SPI2_CS3_Pin, 2, 50);
 8001cfa:	f107 0318 	add.w	r3, r7, #24
 8001cfe:	f103 0020 	add.w	r0, r3, #32
 8001d02:	2332      	movs	r3, #50	; 0x32
 8001d04:	9301      	str	r3, [sp, #4]
 8001d06:	2302      	movs	r3, #2
 8001d08:	9300      	str	r3, [sp, #0]
 8001d0a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d0e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001d12:	4918      	ldr	r1, [pc, #96]	; (8001d74 <StartTaskReadTemperature+0xb8>)
 8001d14:	f7ff fac6 	bl	80012a4 <Max31865_init>
  /* Infinite loop */
  for(;;)
  {
	  fault[0] = Max31865_readTempC(&MaxHandles[0], &temperature[0]);
 8001d18:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8001d1c:	f107 0318 	add.w	r3, r7, #24
 8001d20:	4611      	mov	r1, r2
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff fafc 	bl	8001320 <Max31865_readTempC>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	  fault[1] = Max31865_readTempC(&MaxHandles[1], &temperature[1]);
 8001d2e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001d32:	1d1a      	adds	r2, r3, #4
 8001d34:	f107 0318 	add.w	r3, r7, #24
 8001d38:	3310      	adds	r3, #16
 8001d3a:	4611      	mov	r1, r2
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff faef 	bl	8001320 <Max31865_readTempC>
 8001d42:	4603      	mov	r3, r0
 8001d44:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
	  fault[2] = Max31865_readTempC(&MaxHandles[2], &temperature[2]);
 8001d48:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001d4c:	f103 0208 	add.w	r2, r3, #8
 8001d50:	f107 0318 	add.w	r3, r7, #24
 8001d54:	3320      	adds	r3, #32
 8001d56:	4611      	mov	r1, r2
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7ff fae1 	bl	8001320 <Max31865_readTempC>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
	  //if(USING_UART)
		  //HAL_UART_Transmit(&huart2, (uint8_t*)message, buffer_len, 10);

	  //Max31865_printFault(fault, faultString);
	  //printTemp(&pt1, &huart2);
	  osDelay(1000);
 8001d64:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d68:	f005 fd78 	bl	800785c <osDelay>
	  fault[0] = Max31865_readTempC(&MaxHandles[0], &temperature[0]);
 8001d6c:	e7d4      	b.n	8001d18 <StartTaskReadTemperature+0x5c>
 8001d6e:	bf00      	nop
 8001d70:	48000400 	.word	0x48000400
 8001d74:	20001ad8 	.word	0x20001ad8

08001d78 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a04      	ldr	r2, [pc, #16]	; (8001d98 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d101      	bne.n	8001d8e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001d8a:	f000 fac7 	bl	800231c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	3708      	adds	r7, #8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	40001000 	.word	0x40001000

08001d9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001da0:	bf00      	nop
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
	...

08001dac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001db2:	4b11      	ldr	r3, [pc, #68]	; (8001df8 <HAL_MspInit+0x4c>)
 8001db4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001db6:	4a10      	ldr	r2, [pc, #64]	; (8001df8 <HAL_MspInit+0x4c>)
 8001db8:	f043 0301 	orr.w	r3, r3, #1
 8001dbc:	6613      	str	r3, [r2, #96]	; 0x60
 8001dbe:	4b0e      	ldr	r3, [pc, #56]	; (8001df8 <HAL_MspInit+0x4c>)
 8001dc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dc2:	f003 0301 	and.w	r3, r3, #1
 8001dc6:	607b      	str	r3, [r7, #4]
 8001dc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dca:	4b0b      	ldr	r3, [pc, #44]	; (8001df8 <HAL_MspInit+0x4c>)
 8001dcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dce:	4a0a      	ldr	r2, [pc, #40]	; (8001df8 <HAL_MspInit+0x4c>)
 8001dd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dd4:	6593      	str	r3, [r2, #88]	; 0x58
 8001dd6:	4b08      	ldr	r3, [pc, #32]	; (8001df8 <HAL_MspInit+0x4c>)
 8001dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dde:	603b      	str	r3, [r7, #0]
 8001de0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001de2:	2200      	movs	r2, #0
 8001de4:	210f      	movs	r1, #15
 8001de6:	f06f 0001 	mvn.w	r0, #1
 8001dea:	f002 f8a5 	bl	8003f38 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dee:	bf00      	nop
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40021000 	.word	0x40021000

08001dfc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b08a      	sub	sp, #40	; 0x28
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e04:	f107 0314 	add.w	r3, r7, #20
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	609a      	str	r2, [r3, #8]
 8001e10:	60da      	str	r2, [r3, #12]
 8001e12:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a15      	ldr	r2, [pc, #84]	; (8001e70 <HAL_ADC_MspInit+0x74>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d124      	bne.n	8001e68 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001e1e:	4b15      	ldr	r3, [pc, #84]	; (8001e74 <HAL_ADC_MspInit+0x78>)
 8001e20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e22:	4a14      	ldr	r2, [pc, #80]	; (8001e74 <HAL_ADC_MspInit+0x78>)
 8001e24:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001e28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e2a:	4b12      	ldr	r3, [pc, #72]	; (8001e74 <HAL_ADC_MspInit+0x78>)
 8001e2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e2e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001e32:	613b      	str	r3, [r7, #16]
 8001e34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e36:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <HAL_ADC_MspInit+0x78>)
 8001e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e3a:	4a0e      	ldr	r2, [pc, #56]	; (8001e74 <HAL_ADC_MspInit+0x78>)
 8001e3c:	f043 0301 	orr.w	r3, r3, #1
 8001e40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e42:	4b0c      	ldr	r3, [pc, #48]	; (8001e74 <HAL_ADC_MspInit+0x78>)
 8001e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e46:	f003 0301 	and.w	r3, r3, #1
 8001e4a:	60fb      	str	r3, [r7, #12]
 8001e4c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001e52:	230b      	movs	r3, #11
 8001e54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e56:	2300      	movs	r3, #0
 8001e58:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e5a:	f107 0314 	add.w	r3, r7, #20
 8001e5e:	4619      	mov	r1, r3
 8001e60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e64:	f002 f892 	bl	8003f8c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e68:	bf00      	nop
 8001e6a:	3728      	adds	r7, #40	; 0x28
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	50040000 	.word	0x50040000
 8001e74:	40021000 	.word	0x40021000

08001e78 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b08a      	sub	sp, #40	; 0x28
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e80:	f107 0314 	add.w	r3, r7, #20
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	605a      	str	r2, [r3, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
 8001e8c:	60da      	str	r2, [r3, #12]
 8001e8e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a1c      	ldr	r2, [pc, #112]	; (8001f08 <HAL_CAN_MspInit+0x90>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d131      	bne.n	8001efe <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001e9a:	4b1c      	ldr	r3, [pc, #112]	; (8001f0c <HAL_CAN_MspInit+0x94>)
 8001e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e9e:	4a1b      	ldr	r2, [pc, #108]	; (8001f0c <HAL_CAN_MspInit+0x94>)
 8001ea0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ea4:	6593      	str	r3, [r2, #88]	; 0x58
 8001ea6:	4b19      	ldr	r3, [pc, #100]	; (8001f0c <HAL_CAN_MspInit+0x94>)
 8001ea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eae:	613b      	str	r3, [r7, #16]
 8001eb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb2:	4b16      	ldr	r3, [pc, #88]	; (8001f0c <HAL_CAN_MspInit+0x94>)
 8001eb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eb6:	4a15      	ldr	r2, [pc, #84]	; (8001f0c <HAL_CAN_MspInit+0x94>)
 8001eb8:	f043 0301 	orr.w	r3, r3, #1
 8001ebc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ebe:	4b13      	ldr	r3, [pc, #76]	; (8001f0c <HAL_CAN_MspInit+0x94>)
 8001ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001eca:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001ece:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001edc:	2309      	movs	r3, #9
 8001ede:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee0:	f107 0314 	add.w	r3, r7, #20
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eea:	f002 f84f 	bl	8003f8c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001eee:	2200      	movs	r2, #0
 8001ef0:	2105      	movs	r1, #5
 8001ef2:	2014      	movs	r0, #20
 8001ef4:	f002 f820 	bl	8003f38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001ef8:	2014      	movs	r0, #20
 8001efa:	f002 f839 	bl	8003f70 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001efe:	bf00      	nop
 8001f00:	3728      	adds	r7, #40	; 0x28
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	40006400 	.word	0x40006400
 8001f0c:	40021000 	.word	0x40021000

08001f10 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b08a      	sub	sp, #40	; 0x28
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f18:	f107 0314 	add.w	r3, r7, #20
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	605a      	str	r2, [r3, #4]
 8001f22:	609a      	str	r2, [r3, #8]
 8001f24:	60da      	str	r2, [r3, #12]
 8001f26:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a17      	ldr	r2, [pc, #92]	; (8001f8c <HAL_I2C_MspInit+0x7c>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d128      	bne.n	8001f84 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f32:	4b17      	ldr	r3, [pc, #92]	; (8001f90 <HAL_I2C_MspInit+0x80>)
 8001f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f36:	4a16      	ldr	r2, [pc, #88]	; (8001f90 <HAL_I2C_MspInit+0x80>)
 8001f38:	f043 0302 	orr.w	r3, r3, #2
 8001f3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f3e:	4b14      	ldr	r3, [pc, #80]	; (8001f90 <HAL_I2C_MspInit+0x80>)
 8001f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	613b      	str	r3, [r7, #16]
 8001f48:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f4a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001f4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f50:	2312      	movs	r3, #18
 8001f52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f54:	2301      	movs	r3, #1
 8001f56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f5c:	2304      	movs	r3, #4
 8001f5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f60:	f107 0314 	add.w	r3, r7, #20
 8001f64:	4619      	mov	r1, r3
 8001f66:	480b      	ldr	r0, [pc, #44]	; (8001f94 <HAL_I2C_MspInit+0x84>)
 8001f68:	f002 f810 	bl	8003f8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f6c:	4b08      	ldr	r3, [pc, #32]	; (8001f90 <HAL_I2C_MspInit+0x80>)
 8001f6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f70:	4a07      	ldr	r2, [pc, #28]	; (8001f90 <HAL_I2C_MspInit+0x80>)
 8001f72:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f76:	6593      	str	r3, [r2, #88]	; 0x58
 8001f78:	4b05      	ldr	r3, [pc, #20]	; (8001f90 <HAL_I2C_MspInit+0x80>)
 8001f7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f80:	60fb      	str	r3, [r7, #12]
 8001f82:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001f84:	bf00      	nop
 8001f86:	3728      	adds	r7, #40	; 0x28
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	40005400 	.word	0x40005400
 8001f90:	40021000 	.word	0x40021000
 8001f94:	48000400 	.word	0x48000400

08001f98 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b08a      	sub	sp, #40	; 0x28
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa0:	f107 0314 	add.w	r3, r7, #20
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	601a      	str	r2, [r3, #0]
 8001fa8:	605a      	str	r2, [r3, #4]
 8001faa:	609a      	str	r2, [r3, #8]
 8001fac:	60da      	str	r2, [r3, #12]
 8001fae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a17      	ldr	r2, [pc, #92]	; (8002014 <HAL_SPI_MspInit+0x7c>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d128      	bne.n	800200c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001fba:	4b17      	ldr	r3, [pc, #92]	; (8002018 <HAL_SPI_MspInit+0x80>)
 8001fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fbe:	4a16      	ldr	r2, [pc, #88]	; (8002018 <HAL_SPI_MspInit+0x80>)
 8001fc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fc4:	6593      	str	r3, [r2, #88]	; 0x58
 8001fc6:	4b14      	ldr	r3, [pc, #80]	; (8002018 <HAL_SPI_MspInit+0x80>)
 8001fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fce:	613b      	str	r3, [r7, #16]
 8001fd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fd2:	4b11      	ldr	r3, [pc, #68]	; (8002018 <HAL_SPI_MspInit+0x80>)
 8001fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd6:	4a10      	ldr	r2, [pc, #64]	; (8002018 <HAL_SPI_MspInit+0x80>)
 8001fd8:	f043 0302 	orr.w	r3, r3, #2
 8001fdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fde:	4b0e      	ldr	r3, [pc, #56]	; (8002018 <HAL_SPI_MspInit+0x80>)
 8001fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fe2:	f003 0302 	and.w	r3, r3, #2
 8001fe6:	60fb      	str	r3, [r7, #12]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001fea:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001fee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ffc:	2305      	movs	r3, #5
 8001ffe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002000:	f107 0314 	add.w	r3, r7, #20
 8002004:	4619      	mov	r1, r3
 8002006:	4805      	ldr	r0, [pc, #20]	; (800201c <HAL_SPI_MspInit+0x84>)
 8002008:	f001 ffc0 	bl	8003f8c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800200c:	bf00      	nop
 800200e:	3728      	adds	r7, #40	; 0x28
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	40003800 	.word	0x40003800
 8002018:	40021000 	.word	0x40021000
 800201c:	48000400 	.word	0x48000400

08002020 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b08a      	sub	sp, #40	; 0x28
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002028:	f107 0314 	add.w	r3, r7, #20
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]
 8002030:	605a      	str	r2, [r3, #4]
 8002032:	609a      	str	r2, [r3, #8]
 8002034:	60da      	str	r2, [r3, #12]
 8002036:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a17      	ldr	r2, [pc, #92]	; (800209c <HAL_UART_MspInit+0x7c>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d128      	bne.n	8002094 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002042:	4b17      	ldr	r3, [pc, #92]	; (80020a0 <HAL_UART_MspInit+0x80>)
 8002044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002046:	4a16      	ldr	r2, [pc, #88]	; (80020a0 <HAL_UART_MspInit+0x80>)
 8002048:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800204c:	6593      	str	r3, [r2, #88]	; 0x58
 800204e:	4b14      	ldr	r3, [pc, #80]	; (80020a0 <HAL_UART_MspInit+0x80>)
 8002050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002056:	613b      	str	r3, [r7, #16]
 8002058:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800205a:	4b11      	ldr	r3, [pc, #68]	; (80020a0 <HAL_UART_MspInit+0x80>)
 800205c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800205e:	4a10      	ldr	r2, [pc, #64]	; (80020a0 <HAL_UART_MspInit+0x80>)
 8002060:	f043 0301 	orr.w	r3, r3, #1
 8002064:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002066:	4b0e      	ldr	r3, [pc, #56]	; (80020a0 <HAL_UART_MspInit+0x80>)
 8002068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800206a:	f003 0301 	and.w	r3, r3, #1
 800206e:	60fb      	str	r3, [r7, #12]
 8002070:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002072:	230c      	movs	r3, #12
 8002074:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002076:	2302      	movs	r3, #2
 8002078:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207a:	2300      	movs	r3, #0
 800207c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800207e:	2303      	movs	r3, #3
 8002080:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002082:	2307      	movs	r3, #7
 8002084:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002086:	f107 0314 	add.w	r3, r7, #20
 800208a:	4619      	mov	r1, r3
 800208c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002090:	f001 ff7c 	bl	8003f8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002094:	bf00      	nop
 8002096:	3728      	adds	r7, #40	; 0x28
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	40004400 	.word	0x40004400
 80020a0:	40021000 	.word	0x40021000

080020a4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b08c      	sub	sp, #48	; 0x30
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80020ac:	2300      	movs	r3, #0
 80020ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80020b0:	2300      	movs	r3, #0
 80020b2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80020b4:	2200      	movs	r2, #0
 80020b6:	6879      	ldr	r1, [r7, #4]
 80020b8:	2036      	movs	r0, #54	; 0x36
 80020ba:	f001 ff3d 	bl	8003f38 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80020be:	2036      	movs	r0, #54	; 0x36
 80020c0:	f001 ff56 	bl	8003f70 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80020c4:	4b1e      	ldr	r3, [pc, #120]	; (8002140 <HAL_InitTick+0x9c>)
 80020c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020c8:	4a1d      	ldr	r2, [pc, #116]	; (8002140 <HAL_InitTick+0x9c>)
 80020ca:	f043 0310 	orr.w	r3, r3, #16
 80020ce:	6593      	str	r3, [r2, #88]	; 0x58
 80020d0:	4b1b      	ldr	r3, [pc, #108]	; (8002140 <HAL_InitTick+0x9c>)
 80020d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020d4:	f003 0310 	and.w	r3, r3, #16
 80020d8:	60fb      	str	r3, [r7, #12]
 80020da:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80020dc:	f107 0210 	add.w	r2, r7, #16
 80020e0:	f107 0314 	add.w	r3, r7, #20
 80020e4:	4611      	mov	r1, r2
 80020e6:	4618      	mov	r0, r3
 80020e8:	f003 f83e 	bl	8005168 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80020ec:	f003 f810 	bl	8005110 <HAL_RCC_GetPCLK1Freq>
 80020f0:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80020f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020f4:	4a13      	ldr	r2, [pc, #76]	; (8002144 <HAL_InitTick+0xa0>)
 80020f6:	fba2 2303 	umull	r2, r3, r2, r3
 80020fa:	0c9b      	lsrs	r3, r3, #18
 80020fc:	3b01      	subs	r3, #1
 80020fe:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002100:	4b11      	ldr	r3, [pc, #68]	; (8002148 <HAL_InitTick+0xa4>)
 8002102:	4a12      	ldr	r2, [pc, #72]	; (800214c <HAL_InitTick+0xa8>)
 8002104:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002106:	4b10      	ldr	r3, [pc, #64]	; (8002148 <HAL_InitTick+0xa4>)
 8002108:	f240 32e7 	movw	r2, #999	; 0x3e7
 800210c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800210e:	4a0e      	ldr	r2, [pc, #56]	; (8002148 <HAL_InitTick+0xa4>)
 8002110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002112:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002114:	4b0c      	ldr	r3, [pc, #48]	; (8002148 <HAL_InitTick+0xa4>)
 8002116:	2200      	movs	r2, #0
 8002118:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800211a:	4b0b      	ldr	r3, [pc, #44]	; (8002148 <HAL_InitTick+0xa4>)
 800211c:	2200      	movs	r2, #0
 800211e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002120:	4809      	ldr	r0, [pc, #36]	; (8002148 <HAL_InitTick+0xa4>)
 8002122:	f004 fae3 	bl	80066ec <HAL_TIM_Base_Init>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d104      	bne.n	8002136 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800212c:	4806      	ldr	r0, [pc, #24]	; (8002148 <HAL_InitTick+0xa4>)
 800212e:	f004 fb3f 	bl	80067b0 <HAL_TIM_Base_Start_IT>
 8002132:	4603      	mov	r3, r0
 8002134:	e000      	b.n	8002138 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
}
 8002138:	4618      	mov	r0, r3
 800213a:	3730      	adds	r7, #48	; 0x30
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40021000 	.word	0x40021000
 8002144:	431bde83 	.word	0x431bde83
 8002148:	20001ce4 	.word	0x20001ce4
 800214c:	40001000 	.word	0x40001000

08002150 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002154:	bf00      	nop
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800215e:	b480      	push	{r7}
 8002160:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002162:	e7fe      	b.n	8002162 <HardFault_Handler+0x4>

08002164 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002168:	e7fe      	b.n	8002168 <MemManage_Handler+0x4>

0800216a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800216a:	b480      	push	{r7}
 800216c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800216e:	e7fe      	b.n	800216e <BusFault_Handler+0x4>

08002170 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002174:	e7fe      	b.n	8002174 <UsageFault_Handler+0x4>

08002176 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002176:	b480      	push	{r7}
 8002178:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800217a:	bf00      	nop
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002188:	4803      	ldr	r0, [pc, #12]	; (8002198 <CAN1_RX0_IRQHandler+0x14>)
 800218a:	f001 fbea 	bl	8003962 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */
  CAN_Rx();
 800218e:	f7ff fd3f 	bl	8001c10 <CAN_Rx>
  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002192:	bf00      	nop
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	20001c88 	.word	0x20001c88

0800219c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80021a0:	4802      	ldr	r0, [pc, #8]	; (80021ac <TIM6_DAC_IRQHandler+0x10>)
 80021a2:	f004 fb75 	bl	8006890 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80021a6:	bf00      	nop
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	20001ce4 	.word	0x20001ce4

080021b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021b8:	4a14      	ldr	r2, [pc, #80]	; (800220c <_sbrk+0x5c>)
 80021ba:	4b15      	ldr	r3, [pc, #84]	; (8002210 <_sbrk+0x60>)
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021c4:	4b13      	ldr	r3, [pc, #76]	; (8002214 <_sbrk+0x64>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d102      	bne.n	80021d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021cc:	4b11      	ldr	r3, [pc, #68]	; (8002214 <_sbrk+0x64>)
 80021ce:	4a12      	ldr	r2, [pc, #72]	; (8002218 <_sbrk+0x68>)
 80021d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021d2:	4b10      	ldr	r3, [pc, #64]	; (8002214 <_sbrk+0x64>)
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4413      	add	r3, r2
 80021da:	693a      	ldr	r2, [r7, #16]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d207      	bcs.n	80021f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021e0:	f007 ff6c 	bl	800a0bc <__errno>
 80021e4:	4602      	mov	r2, r0
 80021e6:	230c      	movs	r3, #12
 80021e8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80021ea:	f04f 33ff 	mov.w	r3, #4294967295
 80021ee:	e009      	b.n	8002204 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021f0:	4b08      	ldr	r3, [pc, #32]	; (8002214 <_sbrk+0x64>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021f6:	4b07      	ldr	r3, [pc, #28]	; (8002214 <_sbrk+0x64>)
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4413      	add	r3, r2
 80021fe:	4a05      	ldr	r2, [pc, #20]	; (8002214 <_sbrk+0x64>)
 8002200:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002202:	68fb      	ldr	r3, [r7, #12]
}
 8002204:	4618      	mov	r0, r3
 8002206:	3718      	adds	r7, #24
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	20018000 	.word	0x20018000
 8002210:	00000400 	.word	0x00000400
 8002214:	20000204 	.word	0x20000204
 8002218:	20001d78 	.word	0x20001d78

0800221c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002220:	4b17      	ldr	r3, [pc, #92]	; (8002280 <SystemInit+0x64>)
 8002222:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002226:	4a16      	ldr	r2, [pc, #88]	; (8002280 <SystemInit+0x64>)
 8002228:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800222c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002230:	4b14      	ldr	r3, [pc, #80]	; (8002284 <SystemInit+0x68>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a13      	ldr	r2, [pc, #76]	; (8002284 <SystemInit+0x68>)
 8002236:	f043 0301 	orr.w	r3, r3, #1
 800223a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800223c:	4b11      	ldr	r3, [pc, #68]	; (8002284 <SystemInit+0x68>)
 800223e:	2200      	movs	r2, #0
 8002240:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002242:	4b10      	ldr	r3, [pc, #64]	; (8002284 <SystemInit+0x68>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a0f      	ldr	r2, [pc, #60]	; (8002284 <SystemInit+0x68>)
 8002248:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800224c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002250:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002252:	4b0c      	ldr	r3, [pc, #48]	; (8002284 <SystemInit+0x68>)
 8002254:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002258:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800225a:	4b0a      	ldr	r3, [pc, #40]	; (8002284 <SystemInit+0x68>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a09      	ldr	r2, [pc, #36]	; (8002284 <SystemInit+0x68>)
 8002260:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002264:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002266:	4b07      	ldr	r3, [pc, #28]	; (8002284 <SystemInit+0x68>)
 8002268:	2200      	movs	r2, #0
 800226a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800226c:	4b04      	ldr	r3, [pc, #16]	; (8002280 <SystemInit+0x64>)
 800226e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002272:	609a      	str	r2, [r3, #8]
#endif
}
 8002274:	bf00      	nop
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	e000ed00 	.word	0xe000ed00
 8002284:	40021000 	.word	0x40021000

08002288 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002288:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022c0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800228c:	f7ff ffc6 	bl	800221c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002290:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002292:	e003      	b.n	800229c <LoopCopyDataInit>

08002294 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002294:	4b0b      	ldr	r3, [pc, #44]	; (80022c4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002296:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002298:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800229a:	3104      	adds	r1, #4

0800229c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800229c:	480a      	ldr	r0, [pc, #40]	; (80022c8 <LoopForever+0xa>)
	ldr	r3, =_edata
 800229e:	4b0b      	ldr	r3, [pc, #44]	; (80022cc <LoopForever+0xe>)
	adds	r2, r0, r1
 80022a0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80022a2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80022a4:	d3f6      	bcc.n	8002294 <CopyDataInit>
	ldr	r2, =_sbss
 80022a6:	4a0a      	ldr	r2, [pc, #40]	; (80022d0 <LoopForever+0x12>)
	b	LoopFillZerobss
 80022a8:	e002      	b.n	80022b0 <LoopFillZerobss>

080022aa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80022aa:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80022ac:	f842 3b04 	str.w	r3, [r2], #4

080022b0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80022b0:	4b08      	ldr	r3, [pc, #32]	; (80022d4 <LoopForever+0x16>)
	cmp	r2, r3
 80022b2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80022b4:	d3f9      	bcc.n	80022aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022b6:	f007 ff07 	bl	800a0c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80022ba:	f7ff f981 	bl	80015c0 <main>

080022be <LoopForever>:

LoopForever:
    b LoopForever
 80022be:	e7fe      	b.n	80022be <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80022c0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80022c4:	0800e084 	.word	0x0800e084
	ldr	r0, =_sdata
 80022c8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80022cc:	200001e4 	.word	0x200001e4
	ldr	r2, =_sbss
 80022d0:	200001e4 	.word	0x200001e4
	ldr	r3, = _ebss
 80022d4:	20001d78 	.word	0x20001d78

080022d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80022d8:	e7fe      	b.n	80022d8 <ADC1_2_IRQHandler>
	...

080022dc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022e2:	2300      	movs	r3, #0
 80022e4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022e6:	4b0c      	ldr	r3, [pc, #48]	; (8002318 <HAL_Init+0x3c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a0b      	ldr	r2, [pc, #44]	; (8002318 <HAL_Init+0x3c>)
 80022ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022f0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022f2:	2003      	movs	r0, #3
 80022f4:	f001 fe15 	bl	8003f22 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022f8:	2000      	movs	r0, #0
 80022fa:	f7ff fed3 	bl	80020a4 <HAL_InitTick>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d002      	beq.n	800230a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	71fb      	strb	r3, [r7, #7]
 8002308:	e001      	b.n	800230e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800230a:	f7ff fd4f 	bl	8001dac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800230e:	79fb      	ldrb	r3, [r7, #7]
}
 8002310:	4618      	mov	r0, r3
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	40022000 	.word	0x40022000

0800231c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002320:	4b06      	ldr	r3, [pc, #24]	; (800233c <HAL_IncTick+0x20>)
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	461a      	mov	r2, r3
 8002326:	4b06      	ldr	r3, [pc, #24]	; (8002340 <HAL_IncTick+0x24>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4413      	add	r3, r2
 800232c:	4a04      	ldr	r2, [pc, #16]	; (8002340 <HAL_IncTick+0x24>)
 800232e:	6013      	str	r3, [r2, #0]
}
 8002330:	bf00      	nop
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	20000008 	.word	0x20000008
 8002340:	20001d30 	.word	0x20001d30

08002344 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  return uwTick;
 8002348:	4b03      	ldr	r3, [pc, #12]	; (8002358 <HAL_GetTick+0x14>)
 800234a:	681b      	ldr	r3, [r3, #0]
}
 800234c:	4618      	mov	r0, r3
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	20001d30 	.word	0x20001d30

0800235c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002364:	f7ff ffee 	bl	8002344 <HAL_GetTick>
 8002368:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002374:	d005      	beq.n	8002382 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002376:	4b09      	ldr	r3, [pc, #36]	; (800239c <HAL_Delay+0x40>)
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	461a      	mov	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	4413      	add	r3, r2
 8002380:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002382:	bf00      	nop
 8002384:	f7ff ffde 	bl	8002344 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	68fa      	ldr	r2, [r7, #12]
 8002390:	429a      	cmp	r2, r3
 8002392:	d8f7      	bhi.n	8002384 <HAL_Delay+0x28>
  {
  }
}
 8002394:	bf00      	nop
 8002396:	3710      	adds	r7, #16
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	20000008 	.word	0x20000008

080023a0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	431a      	orrs	r2, r3
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	609a      	str	r2, [r3, #8]
}
 80023ba:	bf00      	nop
 80023bc:	370c      	adds	r7, #12
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr

080023c6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80023c6:	b480      	push	{r7}
 80023c8:	b083      	sub	sp, #12
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
 80023ce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	431a      	orrs	r2, r3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	609a      	str	r2, [r3, #8]
}
 80023e0:	bf00      	nop
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	370c      	adds	r7, #12
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr

08002408 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002408:	b480      	push	{r7}
 800240a:	b087      	sub	sp, #28
 800240c:	af00      	add	r7, sp, #0
 800240e:	60f8      	str	r0, [r7, #12]
 8002410:	60b9      	str	r1, [r7, #8]
 8002412:	607a      	str	r2, [r7, #4]
 8002414:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	3360      	adds	r3, #96	; 0x60
 800241a:	461a      	mov	r2, r3
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	4413      	add	r3, r2
 8002422:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	4b08      	ldr	r3, [pc, #32]	; (800244c <LL_ADC_SetOffset+0x44>)
 800242a:	4013      	ands	r3, r2
 800242c:	687a      	ldr	r2, [r7, #4]
 800242e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002432:	683a      	ldr	r2, [r7, #0]
 8002434:	430a      	orrs	r2, r1
 8002436:	4313      	orrs	r3, r2
 8002438:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002440:	bf00      	nop
 8002442:	371c      	adds	r7, #28
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr
 800244c:	03fff000 	.word	0x03fff000

08002450 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	3360      	adds	r3, #96	; 0x60
 800245e:	461a      	mov	r2, r3
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	4413      	add	r3, r2
 8002466:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002470:	4618      	mov	r0, r3
 8002472:	3714      	adds	r7, #20
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr

0800247c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800247c:	b480      	push	{r7}
 800247e:	b087      	sub	sp, #28
 8002480:	af00      	add	r7, sp, #0
 8002482:	60f8      	str	r0, [r7, #12]
 8002484:	60b9      	str	r1, [r7, #8]
 8002486:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	3360      	adds	r3, #96	; 0x60
 800248c:	461a      	mov	r2, r3
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	4413      	add	r3, r2
 8002494:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	431a      	orrs	r2, r3
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80024a6:	bf00      	nop
 80024a8:	371c      	adds	r7, #28
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr

080024b2 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80024b2:	b480      	push	{r7}
 80024b4:	b087      	sub	sp, #28
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	60f8      	str	r0, [r7, #12]
 80024ba:	60b9      	str	r1, [r7, #8]
 80024bc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	3330      	adds	r3, #48	; 0x30
 80024c2:	461a      	mov	r2, r3
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	0a1b      	lsrs	r3, r3, #8
 80024c8:	009b      	lsls	r3, r3, #2
 80024ca:	f003 030c 	and.w	r3, r3, #12
 80024ce:	4413      	add	r3, r2
 80024d0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	f003 031f 	and.w	r3, r3, #31
 80024dc:	211f      	movs	r1, #31
 80024de:	fa01 f303 	lsl.w	r3, r1, r3
 80024e2:	43db      	mvns	r3, r3
 80024e4:	401a      	ands	r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	0e9b      	lsrs	r3, r3, #26
 80024ea:	f003 011f 	and.w	r1, r3, #31
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	f003 031f 	and.w	r3, r3, #31
 80024f4:	fa01 f303 	lsl.w	r3, r1, r3
 80024f8:	431a      	orrs	r2, r3
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80024fe:	bf00      	nop
 8002500:	371c      	adds	r7, #28
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr

0800250a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800250a:	b480      	push	{r7}
 800250c:	b087      	sub	sp, #28
 800250e:	af00      	add	r7, sp, #0
 8002510:	60f8      	str	r0, [r7, #12]
 8002512:	60b9      	str	r1, [r7, #8]
 8002514:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	3314      	adds	r3, #20
 800251a:	461a      	mov	r2, r3
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	0e5b      	lsrs	r3, r3, #25
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	f003 0304 	and.w	r3, r3, #4
 8002526:	4413      	add	r3, r2
 8002528:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	0d1b      	lsrs	r3, r3, #20
 8002532:	f003 031f 	and.w	r3, r3, #31
 8002536:	2107      	movs	r1, #7
 8002538:	fa01 f303 	lsl.w	r3, r1, r3
 800253c:	43db      	mvns	r3, r3
 800253e:	401a      	ands	r2, r3
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	0d1b      	lsrs	r3, r3, #20
 8002544:	f003 031f 	and.w	r3, r3, #31
 8002548:	6879      	ldr	r1, [r7, #4]
 800254a:	fa01 f303 	lsl.w	r3, r1, r3
 800254e:	431a      	orrs	r2, r3
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002554:	bf00      	nop
 8002556:	371c      	adds	r7, #28
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002560:	b480      	push	{r7}
 8002562:	b085      	sub	sp, #20
 8002564:	af00      	add	r7, sp, #0
 8002566:	60f8      	str	r0, [r7, #12]
 8002568:	60b9      	str	r1, [r7, #8]
 800256a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002578:	43db      	mvns	r3, r3
 800257a:	401a      	ands	r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f003 0318 	and.w	r3, r3, #24
 8002582:	4908      	ldr	r1, [pc, #32]	; (80025a4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002584:	40d9      	lsrs	r1, r3
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	400b      	ands	r3, r1
 800258a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800258e:	431a      	orrs	r2, r3
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002596:	bf00      	nop
 8002598:	3714      	adds	r7, #20
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	0007ffff 	.word	0x0007ffff

080025a8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80025b8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	6093      	str	r3, [r2, #8]
}
 80025c0:	bf00      	nop
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr

080025cc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80025dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80025e0:	d101      	bne.n	80025e6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80025e2:	2301      	movs	r3, #1
 80025e4:	e000      	b.n	80025e8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80025e6:	2300      	movs	r3, #0
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002604:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002608:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002610:	bf00      	nop
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800262c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002630:	d101      	bne.n	8002636 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002632:	2301      	movs	r3, #1
 8002634:	e000      	b.n	8002638 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002636:	2300      	movs	r3, #0
}
 8002638:	4618      	mov	r0, r3
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f003 0301 	and.w	r3, r3, #1
 8002654:	2b01      	cmp	r3, #1
 8002656:	d101      	bne.n	800265c <LL_ADC_IsEnabled+0x18>
 8002658:	2301      	movs	r3, #1
 800265a:	e000      	b.n	800265e <LL_ADC_IsEnabled+0x1a>
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr

0800266a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800266a:	b480      	push	{r7}
 800266c:	b083      	sub	sp, #12
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	f003 0304 	and.w	r3, r3, #4
 800267a:	2b04      	cmp	r3, #4
 800267c:	d101      	bne.n	8002682 <LL_ADC_REG_IsConversionOngoing+0x18>
 800267e:	2301      	movs	r3, #1
 8002680:	e000      	b.n	8002684 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002682:	2300      	movs	r3, #0
}
 8002684:	4618      	mov	r0, r3
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	f003 0308 	and.w	r3, r3, #8
 80026a0:	2b08      	cmp	r3, #8
 80026a2:	d101      	bne.n	80026a8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80026a4:	2301      	movs	r3, #1
 80026a6:	e000      	b.n	80026aa <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	370c      	adds	r7, #12
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
	...

080026b8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80026b8:	b590      	push	{r4, r7, lr}
 80026ba:	b089      	sub	sp, #36	; 0x24
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026c0:	2300      	movs	r3, #0
 80026c2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80026c4:	2300      	movs	r3, #0
 80026c6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d101      	bne.n	80026d2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e134      	b.n	800293c <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	691b      	ldr	r3, [r3, #16]
 80026d6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d109      	bne.n	80026f4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f7ff fb8b 	bl	8001dfc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2200      	movs	r2, #0
 80026f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4618      	mov	r0, r3
 80026fa:	f7ff ff67 	bl	80025cc <LL_ADC_IsDeepPowerDownEnabled>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d004      	beq.n	800270e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4618      	mov	r0, r3
 800270a:	f7ff ff4d 	bl	80025a8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4618      	mov	r0, r3
 8002714:	f7ff ff82 	bl	800261c <LL_ADC_IsInternalRegulatorEnabled>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d113      	bne.n	8002746 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4618      	mov	r0, r3
 8002724:	f7ff ff66 	bl	80025f4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002728:	4b86      	ldr	r3, [pc, #536]	; (8002944 <HAL_ADC_Init+0x28c>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	099b      	lsrs	r3, r3, #6
 800272e:	4a86      	ldr	r2, [pc, #536]	; (8002948 <HAL_ADC_Init+0x290>)
 8002730:	fba2 2303 	umull	r2, r3, r2, r3
 8002734:	099b      	lsrs	r3, r3, #6
 8002736:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002738:	e002      	b.n	8002740 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	3b01      	subs	r3, #1
 800273e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1f9      	bne.n	800273a <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4618      	mov	r0, r3
 800274c:	f7ff ff66 	bl	800261c <LL_ADC_IsInternalRegulatorEnabled>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d10d      	bne.n	8002772 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800275a:	f043 0210 	orr.w	r2, r3, #16
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002766:	f043 0201 	orr.w	r2, r3, #1
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4618      	mov	r0, r3
 8002778:	f7ff ff77 	bl	800266a <LL_ADC_REG_IsConversionOngoing>
 800277c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002782:	f003 0310 	and.w	r3, r3, #16
 8002786:	2b00      	cmp	r3, #0
 8002788:	f040 80cf 	bne.w	800292a <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	2b00      	cmp	r3, #0
 8002790:	f040 80cb 	bne.w	800292a <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002798:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800279c:	f043 0202 	orr.w	r2, r3, #2
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7ff ff4b 	bl	8002644 <LL_ADC_IsEnabled>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d115      	bne.n	80027e0 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80027b4:	4865      	ldr	r0, [pc, #404]	; (800294c <HAL_ADC_Init+0x294>)
 80027b6:	f7ff ff45 	bl	8002644 <LL_ADC_IsEnabled>
 80027ba:	4604      	mov	r4, r0
 80027bc:	4864      	ldr	r0, [pc, #400]	; (8002950 <HAL_ADC_Init+0x298>)
 80027be:	f7ff ff41 	bl	8002644 <LL_ADC_IsEnabled>
 80027c2:	4603      	mov	r3, r0
 80027c4:	431c      	orrs	r4, r3
 80027c6:	4863      	ldr	r0, [pc, #396]	; (8002954 <HAL_ADC_Init+0x29c>)
 80027c8:	f7ff ff3c 	bl	8002644 <LL_ADC_IsEnabled>
 80027cc:	4603      	mov	r3, r0
 80027ce:	4323      	orrs	r3, r4
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d105      	bne.n	80027e0 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	4619      	mov	r1, r3
 80027da:	485f      	ldr	r0, [pc, #380]	; (8002958 <HAL_ADC_Init+0x2a0>)
 80027dc:	f7ff fde0 	bl	80023a0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	7e5b      	ldrb	r3, [r3, #25]
 80027e4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80027ea:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80027f0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80027f6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027fe:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002800:	4313      	orrs	r3, r2
 8002802:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f893 3020 	ldrb.w	r3, [r3, #32]
 800280a:	2b01      	cmp	r3, #1
 800280c:	d106      	bne.n	800281c <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002812:	3b01      	subs	r3, #1
 8002814:	045b      	lsls	r3, r3, #17
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	4313      	orrs	r3, r2
 800281a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002820:	2b00      	cmp	r3, #0
 8002822:	d009      	beq.n	8002838 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002828:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002830:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002832:	69ba      	ldr	r2, [r7, #24]
 8002834:	4313      	orrs	r3, r2
 8002836:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	68da      	ldr	r2, [r3, #12]
 800283e:	4b47      	ldr	r3, [pc, #284]	; (800295c <HAL_ADC_Init+0x2a4>)
 8002840:	4013      	ands	r3, r2
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	6812      	ldr	r2, [r2, #0]
 8002846:	69b9      	ldr	r1, [r7, #24]
 8002848:	430b      	orrs	r3, r1
 800284a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4618      	mov	r0, r3
 8002852:	f7ff ff0a 	bl	800266a <LL_ADC_REG_IsConversionOngoing>
 8002856:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4618      	mov	r0, r3
 800285e:	f7ff ff17 	bl	8002690 <LL_ADC_INJ_IsConversionOngoing>
 8002862:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d13d      	bne.n	80028e6 <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d13a      	bne.n	80028e6 <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002874:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800287c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800287e:	4313      	orrs	r3, r2
 8002880:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800288c:	f023 0302 	bic.w	r3, r3, #2
 8002890:	687a      	ldr	r2, [r7, #4]
 8002892:	6812      	ldr	r2, [r2, #0]
 8002894:	69b9      	ldr	r1, [r7, #24]
 8002896:	430b      	orrs	r3, r1
 8002898:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d118      	bne.n	80028d6 <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	691b      	ldr	r3, [r3, #16]
 80028aa:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80028ae:	f023 0304 	bic.w	r3, r3, #4
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80028ba:	4311      	orrs	r1, r2
 80028bc:	687a      	ldr	r2, [r7, #4]
 80028be:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80028c0:	4311      	orrs	r1, r2
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80028c6:	430a      	orrs	r2, r1
 80028c8:	431a      	orrs	r2, r3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f042 0201 	orr.w	r2, r2, #1
 80028d2:	611a      	str	r2, [r3, #16]
 80028d4:	e007      	b.n	80028e6 <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	691a      	ldr	r2, [r3, #16]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f022 0201 	bic.w	r2, r2, #1
 80028e4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d10c      	bne.n	8002908 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f4:	f023 010f 	bic.w	r1, r3, #15
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	69db      	ldr	r3, [r3, #28]
 80028fc:	1e5a      	subs	r2, r3, #1
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	430a      	orrs	r2, r1
 8002904:	631a      	str	r2, [r3, #48]	; 0x30
 8002906:	e007      	b.n	8002918 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f022 020f 	bic.w	r2, r2, #15
 8002916:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800291c:	f023 0303 	bic.w	r3, r3, #3
 8002920:	f043 0201 	orr.w	r2, r3, #1
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	655a      	str	r2, [r3, #84]	; 0x54
 8002928:	e007      	b.n	800293a <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800292e:	f043 0210 	orr.w	r2, r3, #16
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800293a:	7ffb      	ldrb	r3, [r7, #31]
}
 800293c:	4618      	mov	r0, r3
 800293e:	3724      	adds	r7, #36	; 0x24
 8002940:	46bd      	mov	sp, r7
 8002942:	bd90      	pop	{r4, r7, pc}
 8002944:	20000000 	.word	0x20000000
 8002948:	053e2d63 	.word	0x053e2d63
 800294c:	50040000 	.word	0x50040000
 8002950:	50040100 	.word	0x50040100
 8002954:	50040200 	.word	0x50040200
 8002958:	50040300 	.word	0x50040300
 800295c:	fff0c007 	.word	0xfff0c007

08002960 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b0b6      	sub	sp, #216	; 0xd8
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800296a:	2300      	movs	r3, #0
 800296c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002970:	2300      	movs	r3, #0
 8002972:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800297a:	2b01      	cmp	r3, #1
 800297c:	d101      	bne.n	8002982 <HAL_ADC_ConfigChannel+0x22>
 800297e:	2302      	movs	r3, #2
 8002980:	e3c6      	b.n	8003110 <HAL_ADC_ConfigChannel+0x7b0>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2201      	movs	r2, #1
 8002986:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4618      	mov	r0, r3
 8002990:	f7ff fe6b 	bl	800266a <LL_ADC_REG_IsConversionOngoing>
 8002994:	4603      	mov	r3, r0
 8002996:	2b00      	cmp	r3, #0
 8002998:	f040 83a7 	bne.w	80030ea <HAL_ADC_ConfigChannel+0x78a>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	2b05      	cmp	r3, #5
 80029a2:	d824      	bhi.n	80029ee <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	3b02      	subs	r3, #2
 80029aa:	2b03      	cmp	r3, #3
 80029ac:	d81b      	bhi.n	80029e6 <HAL_ADC_ConfigChannel+0x86>
 80029ae:	a201      	add	r2, pc, #4	; (adr r2, 80029b4 <HAL_ADC_ConfigChannel+0x54>)
 80029b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029b4:	080029c5 	.word	0x080029c5
 80029b8:	080029cd 	.word	0x080029cd
 80029bc:	080029d5 	.word	0x080029d5
 80029c0:	080029dd 	.word	0x080029dd
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	220c      	movs	r2, #12
 80029c8:	605a      	str	r2, [r3, #4]
          break;
 80029ca:	e011      	b.n	80029f0 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	2212      	movs	r2, #18
 80029d0:	605a      	str	r2, [r3, #4]
          break;
 80029d2:	e00d      	b.n	80029f0 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	2218      	movs	r2, #24
 80029d8:	605a      	str	r2, [r3, #4]
          break;
 80029da:	e009      	b.n	80029f0 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80029e2:	605a      	str	r2, [r3, #4]
          break;
 80029e4:	e004      	b.n	80029f0 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	2206      	movs	r2, #6
 80029ea:	605a      	str	r2, [r3, #4]
          break;
 80029ec:	e000      	b.n	80029f0 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80029ee:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6818      	ldr	r0, [r3, #0]
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	6859      	ldr	r1, [r3, #4]
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	461a      	mov	r2, r3
 80029fe:	f7ff fd58 	bl	80024b2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4618      	mov	r0, r3
 8002a08:	f7ff fe2f 	bl	800266a <LL_ADC_REG_IsConversionOngoing>
 8002a0c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7ff fe3b 	bl	8002690 <LL_ADC_INJ_IsConversionOngoing>
 8002a1a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a1e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	f040 81a6 	bne.w	8002d74 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a28:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	f040 81a1 	bne.w	8002d74 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6818      	ldr	r0, [r3, #0]
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	6819      	ldr	r1, [r3, #0]
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	461a      	mov	r2, r3
 8002a40:	f7ff fd63 	bl	800250a <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	695a      	ldr	r2, [r3, #20]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	68db      	ldr	r3, [r3, #12]
 8002a4e:	08db      	lsrs	r3, r3, #3
 8002a50:	f003 0303 	and.w	r3, r3, #3
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	691b      	ldr	r3, [r3, #16]
 8002a62:	2b04      	cmp	r3, #4
 8002a64:	d00a      	beq.n	8002a7c <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6818      	ldr	r0, [r3, #0]
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	6919      	ldr	r1, [r3, #16]
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002a76:	f7ff fcc7 	bl	8002408 <LL_ADC_SetOffset>
 8002a7a:	e17b      	b.n	8002d74 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2100      	movs	r1, #0
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7ff fce4 	bl	8002450 <LL_ADC_GetOffsetChannel>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d10a      	bne.n	8002aa8 <HAL_ADC_ConfigChannel+0x148>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2100      	movs	r1, #0
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f7ff fcd9 	bl	8002450 <LL_ADC_GetOffsetChannel>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	0e9b      	lsrs	r3, r3, #26
 8002aa2:	f003 021f 	and.w	r2, r3, #31
 8002aa6:	e01e      	b.n	8002ae6 <HAL_ADC_ConfigChannel+0x186>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2100      	movs	r1, #0
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7ff fcce 	bl	8002450 <LL_ADC_GetOffsetChannel>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aba:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002abe:	fa93 f3a3 	rbit	r3, r3
 8002ac2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ac6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002aca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002ace:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d101      	bne.n	8002ada <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8002ad6:	2320      	movs	r3, #32
 8002ad8:	e004      	b.n	8002ae4 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8002ada:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002ade:	fab3 f383 	clz	r3, r3
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d105      	bne.n	8002afe <HAL_ADC_ConfigChannel+0x19e>
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	0e9b      	lsrs	r3, r3, #26
 8002af8:	f003 031f 	and.w	r3, r3, #31
 8002afc:	e018      	b.n	8002b30 <HAL_ADC_ConfigChannel+0x1d0>
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b06:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002b0a:	fa93 f3a3 	rbit	r3, r3
 8002b0e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002b12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002b16:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002b1a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d101      	bne.n	8002b26 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8002b22:	2320      	movs	r3, #32
 8002b24:	e004      	b.n	8002b30 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8002b26:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002b2a:	fab3 f383 	clz	r3, r3
 8002b2e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d106      	bne.n	8002b42 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	2100      	movs	r1, #0
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7ff fc9d 	bl	800247c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2101      	movs	r1, #1
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7ff fc81 	bl	8002450 <LL_ADC_GetOffsetChannel>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d10a      	bne.n	8002b6e <HAL_ADC_ConfigChannel+0x20e>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2101      	movs	r1, #1
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7ff fc76 	bl	8002450 <LL_ADC_GetOffsetChannel>
 8002b64:	4603      	mov	r3, r0
 8002b66:	0e9b      	lsrs	r3, r3, #26
 8002b68:	f003 021f 	and.w	r2, r3, #31
 8002b6c:	e01e      	b.n	8002bac <HAL_ADC_ConfigChannel+0x24c>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2101      	movs	r1, #1
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7ff fc6b 	bl	8002450 <LL_ADC_GetOffsetChannel>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b80:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002b84:	fa93 f3a3 	rbit	r3, r3
 8002b88:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002b8c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002b90:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002b94:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d101      	bne.n	8002ba0 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8002b9c:	2320      	movs	r3, #32
 8002b9e:	e004      	b.n	8002baa <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8002ba0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002ba4:	fab3 f383 	clz	r3, r3
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d105      	bne.n	8002bc4 <HAL_ADC_ConfigChannel+0x264>
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	0e9b      	lsrs	r3, r3, #26
 8002bbe:	f003 031f 	and.w	r3, r3, #31
 8002bc2:	e018      	b.n	8002bf6 <HAL_ADC_ConfigChannel+0x296>
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002bd0:	fa93 f3a3 	rbit	r3, r3
 8002bd4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002bd8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002bdc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002be0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d101      	bne.n	8002bec <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002be8:	2320      	movs	r3, #32
 8002bea:	e004      	b.n	8002bf6 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002bec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002bf0:	fab3 f383 	clz	r3, r3
 8002bf4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d106      	bne.n	8002c08 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	2101      	movs	r1, #1
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7ff fc3a 	bl	800247c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2102      	movs	r1, #2
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7ff fc1e 	bl	8002450 <LL_ADC_GetOffsetChannel>
 8002c14:	4603      	mov	r3, r0
 8002c16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d10a      	bne.n	8002c34 <HAL_ADC_ConfigChannel+0x2d4>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2102      	movs	r1, #2
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7ff fc13 	bl	8002450 <LL_ADC_GetOffsetChannel>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	0e9b      	lsrs	r3, r3, #26
 8002c2e:	f003 021f 	and.w	r2, r3, #31
 8002c32:	e01e      	b.n	8002c72 <HAL_ADC_ConfigChannel+0x312>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2102      	movs	r1, #2
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7ff fc08 	bl	8002450 <LL_ADC_GetOffsetChannel>
 8002c40:	4603      	mov	r3, r0
 8002c42:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c46:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002c4a:	fa93 f3a3 	rbit	r3, r3
 8002c4e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002c52:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002c56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002c5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d101      	bne.n	8002c66 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8002c62:	2320      	movs	r3, #32
 8002c64:	e004      	b.n	8002c70 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002c66:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002c6a:	fab3 f383 	clz	r3, r3
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d105      	bne.n	8002c8a <HAL_ADC_ConfigChannel+0x32a>
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	0e9b      	lsrs	r3, r3, #26
 8002c84:	f003 031f 	and.w	r3, r3, #31
 8002c88:	e016      	b.n	8002cb8 <HAL_ADC_ConfigChannel+0x358>
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c92:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002c96:	fa93 f3a3 	rbit	r3, r3
 8002c9a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002c9c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002c9e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002ca2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d101      	bne.n	8002cae <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8002caa:	2320      	movs	r3, #32
 8002cac:	e004      	b.n	8002cb8 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8002cae:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002cb2:	fab3 f383 	clz	r3, r3
 8002cb6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d106      	bne.n	8002cca <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	2102      	movs	r1, #2
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7ff fbd9 	bl	800247c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	2103      	movs	r1, #3
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f7ff fbbd 	bl	8002450 <LL_ADC_GetOffsetChannel>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d10a      	bne.n	8002cf6 <HAL_ADC_ConfigChannel+0x396>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2103      	movs	r1, #3
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7ff fbb2 	bl	8002450 <LL_ADC_GetOffsetChannel>
 8002cec:	4603      	mov	r3, r0
 8002cee:	0e9b      	lsrs	r3, r3, #26
 8002cf0:	f003 021f 	and.w	r2, r3, #31
 8002cf4:	e017      	b.n	8002d26 <HAL_ADC_ConfigChannel+0x3c6>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2103      	movs	r1, #3
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff fba7 	bl	8002450 <LL_ADC_GetOffsetChannel>
 8002d02:	4603      	mov	r3, r0
 8002d04:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d08:	fa93 f3a3 	rbit	r3, r3
 8002d0c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002d0e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002d10:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002d12:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d101      	bne.n	8002d1c <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002d18:	2320      	movs	r3, #32
 8002d1a:	e003      	b.n	8002d24 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002d1c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d1e:	fab3 f383 	clz	r3, r3
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d105      	bne.n	8002d3e <HAL_ADC_ConfigChannel+0x3de>
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	0e9b      	lsrs	r3, r3, #26
 8002d38:	f003 031f 	and.w	r3, r3, #31
 8002d3c:	e011      	b.n	8002d62 <HAL_ADC_ConfigChannel+0x402>
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d44:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d46:	fa93 f3a3 	rbit	r3, r3
 8002d4a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002d4c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002d4e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002d50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d101      	bne.n	8002d5a <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002d56:	2320      	movs	r3, #32
 8002d58:	e003      	b.n	8002d62 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002d5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d5c:	fab3 f383 	clz	r3, r3
 8002d60:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d106      	bne.n	8002d74 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	2103      	movs	r1, #3
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7ff fb84 	bl	800247c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff fc63 	bl	8002644 <LL_ADC_IsEnabled>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	f040 813f 	bne.w	8003004 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6818      	ldr	r0, [r3, #0]
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	6819      	ldr	r1, [r3, #0]
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	461a      	mov	r2, r3
 8002d94:	f7ff fbe4 	bl	8002560 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	4a8e      	ldr	r2, [pc, #568]	; (8002fd8 <HAL_ADC_ConfigChannel+0x678>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	f040 8130 	bne.w	8003004 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d10b      	bne.n	8002dcc <HAL_ADC_ConfigChannel+0x46c>
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	0e9b      	lsrs	r3, r3, #26
 8002dba:	3301      	adds	r3, #1
 8002dbc:	f003 031f 	and.w	r3, r3, #31
 8002dc0:	2b09      	cmp	r3, #9
 8002dc2:	bf94      	ite	ls
 8002dc4:	2301      	movls	r3, #1
 8002dc6:	2300      	movhi	r3, #0
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	e019      	b.n	8002e00 <HAL_ADC_ConfigChannel+0x4a0>
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002dd4:	fa93 f3a3 	rbit	r3, r3
 8002dd8:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002dda:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ddc:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002dde:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d101      	bne.n	8002de8 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002de4:	2320      	movs	r3, #32
 8002de6:	e003      	b.n	8002df0 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002de8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002dea:	fab3 f383 	clz	r3, r3
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	3301      	adds	r3, #1
 8002df2:	f003 031f 	and.w	r3, r3, #31
 8002df6:	2b09      	cmp	r3, #9
 8002df8:	bf94      	ite	ls
 8002dfa:	2301      	movls	r3, #1
 8002dfc:	2300      	movhi	r3, #0
 8002dfe:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d079      	beq.n	8002ef8 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d107      	bne.n	8002e20 <HAL_ADC_ConfigChannel+0x4c0>
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	0e9b      	lsrs	r3, r3, #26
 8002e16:	3301      	adds	r3, #1
 8002e18:	069b      	lsls	r3, r3, #26
 8002e1a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e1e:	e015      	b.n	8002e4c <HAL_ADC_ConfigChannel+0x4ec>
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e28:	fa93 f3a3 	rbit	r3, r3
 8002e2c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002e2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e30:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002e32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d101      	bne.n	8002e3c <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002e38:	2320      	movs	r3, #32
 8002e3a:	e003      	b.n	8002e44 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002e3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e3e:	fab3 f383 	clz	r3, r3
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	3301      	adds	r3, #1
 8002e46:	069b      	lsls	r3, r3, #26
 8002e48:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d109      	bne.n	8002e6c <HAL_ADC_ConfigChannel+0x50c>
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	0e9b      	lsrs	r3, r3, #26
 8002e5e:	3301      	adds	r3, #1
 8002e60:	f003 031f 	and.w	r3, r3, #31
 8002e64:	2101      	movs	r1, #1
 8002e66:	fa01 f303 	lsl.w	r3, r1, r3
 8002e6a:	e017      	b.n	8002e9c <HAL_ADC_ConfigChannel+0x53c>
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e74:	fa93 f3a3 	rbit	r3, r3
 8002e78:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002e7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e7c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002e7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d101      	bne.n	8002e88 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002e84:	2320      	movs	r3, #32
 8002e86:	e003      	b.n	8002e90 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8002e88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e8a:	fab3 f383 	clz	r3, r3
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	3301      	adds	r3, #1
 8002e92:	f003 031f 	and.w	r3, r3, #31
 8002e96:	2101      	movs	r1, #1
 8002e98:	fa01 f303 	lsl.w	r3, r1, r3
 8002e9c:	ea42 0103 	orr.w	r1, r2, r3
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d10a      	bne.n	8002ec2 <HAL_ADC_ConfigChannel+0x562>
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	0e9b      	lsrs	r3, r3, #26
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	f003 021f 	and.w	r2, r3, #31
 8002eb8:	4613      	mov	r3, r2
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	4413      	add	r3, r2
 8002ebe:	051b      	lsls	r3, r3, #20
 8002ec0:	e018      	b.n	8002ef4 <HAL_ADC_ConfigChannel+0x594>
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eca:	fa93 f3a3 	rbit	r3, r3
 8002ece:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002ed0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ed2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002ed4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8002eda:	2320      	movs	r3, #32
 8002edc:	e003      	b.n	8002ee6 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002ede:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ee0:	fab3 f383 	clz	r3, r3
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	f003 021f 	and.w	r2, r3, #31
 8002eec:	4613      	mov	r3, r2
 8002eee:	005b      	lsls	r3, r3, #1
 8002ef0:	4413      	add	r3, r2
 8002ef2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ef4:	430b      	orrs	r3, r1
 8002ef6:	e080      	b.n	8002ffa <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d107      	bne.n	8002f14 <HAL_ADC_ConfigChannel+0x5b4>
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	0e9b      	lsrs	r3, r3, #26
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	069b      	lsls	r3, r3, #26
 8002f0e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f12:	e015      	b.n	8002f40 <HAL_ADC_ConfigChannel+0x5e0>
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f1c:	fa93 f3a3 	rbit	r3, r3
 8002f20:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f24:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d101      	bne.n	8002f30 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002f2c:	2320      	movs	r3, #32
 8002f2e:	e003      	b.n	8002f38 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f32:	fab3 f383 	clz	r3, r3
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	3301      	adds	r3, #1
 8002f3a:	069b      	lsls	r3, r3, #26
 8002f3c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d109      	bne.n	8002f60 <HAL_ADC_ConfigChannel+0x600>
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	0e9b      	lsrs	r3, r3, #26
 8002f52:	3301      	adds	r3, #1
 8002f54:	f003 031f 	and.w	r3, r3, #31
 8002f58:	2101      	movs	r1, #1
 8002f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f5e:	e017      	b.n	8002f90 <HAL_ADC_ConfigChannel+0x630>
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f66:	6a3b      	ldr	r3, [r7, #32]
 8002f68:	fa93 f3a3 	rbit	r3, r3
 8002f6c:	61fb      	str	r3, [r7, #28]
  return result;
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d101      	bne.n	8002f7c <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002f78:	2320      	movs	r3, #32
 8002f7a:	e003      	b.n	8002f84 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f7e:	fab3 f383 	clz	r3, r3
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	3301      	adds	r3, #1
 8002f86:	f003 031f 	and.w	r3, r3, #31
 8002f8a:	2101      	movs	r1, #1
 8002f8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f90:	ea42 0103 	orr.w	r1, r2, r3
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d10d      	bne.n	8002fbc <HAL_ADC_ConfigChannel+0x65c>
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	0e9b      	lsrs	r3, r3, #26
 8002fa6:	3301      	adds	r3, #1
 8002fa8:	f003 021f 	and.w	r2, r3, #31
 8002fac:	4613      	mov	r3, r2
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	4413      	add	r3, r2
 8002fb2:	3b1e      	subs	r3, #30
 8002fb4:	051b      	lsls	r3, r3, #20
 8002fb6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002fba:	e01d      	b.n	8002ff8 <HAL_ADC_ConfigChannel+0x698>
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	fa93 f3a3 	rbit	r3, r3
 8002fc8:	613b      	str	r3, [r7, #16]
  return result;
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002fce:	69bb      	ldr	r3, [r7, #24]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d103      	bne.n	8002fdc <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8002fd4:	2320      	movs	r3, #32
 8002fd6:	e005      	b.n	8002fe4 <HAL_ADC_ConfigChannel+0x684>
 8002fd8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002fdc:	69bb      	ldr	r3, [r7, #24]
 8002fde:	fab3 f383 	clz	r3, r3
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	3301      	adds	r3, #1
 8002fe6:	f003 021f 	and.w	r2, r3, #31
 8002fea:	4613      	mov	r3, r2
 8002fec:	005b      	lsls	r3, r3, #1
 8002fee:	4413      	add	r3, r2
 8002ff0:	3b1e      	subs	r3, #30
 8002ff2:	051b      	lsls	r3, r3, #20
 8002ff4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ff8:	430b      	orrs	r3, r1
 8002ffa:	683a      	ldr	r2, [r7, #0]
 8002ffc:	6892      	ldr	r2, [r2, #8]
 8002ffe:	4619      	mov	r1, r3
 8003000:	f7ff fa83 	bl	800250a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	4b43      	ldr	r3, [pc, #268]	; (8003118 <HAL_ADC_ConfigChannel+0x7b8>)
 800300a:	4013      	ands	r3, r2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d079      	beq.n	8003104 <HAL_ADC_ConfigChannel+0x7a4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003010:	4842      	ldr	r0, [pc, #264]	; (800311c <HAL_ADC_ConfigChannel+0x7bc>)
 8003012:	f7ff f9eb 	bl	80023ec <LL_ADC_GetCommonPathInternalCh>
 8003016:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a40      	ldr	r2, [pc, #256]	; (8003120 <HAL_ADC_ConfigChannel+0x7c0>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d12b      	bne.n	800307c <HAL_ADC_ConfigChannel+0x71c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003024:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003028:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d125      	bne.n	800307c <HAL_ADC_ConfigChannel+0x71c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a3b      	ldr	r2, [pc, #236]	; (8003124 <HAL_ADC_ConfigChannel+0x7c4>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d004      	beq.n	8003044 <HAL_ADC_ConfigChannel+0x6e4>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a3a      	ldr	r2, [pc, #232]	; (8003128 <HAL_ADC_ConfigChannel+0x7c8>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d15c      	bne.n	80030fe <HAL_ADC_ConfigChannel+0x79e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003044:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003048:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800304c:	4619      	mov	r1, r3
 800304e:	4833      	ldr	r0, [pc, #204]	; (800311c <HAL_ADC_ConfigChannel+0x7bc>)
 8003050:	f7ff f9b9 	bl	80023c6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003054:	4b35      	ldr	r3, [pc, #212]	; (800312c <HAL_ADC_ConfigChannel+0x7cc>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	099b      	lsrs	r3, r3, #6
 800305a:	4a35      	ldr	r2, [pc, #212]	; (8003130 <HAL_ADC_ConfigChannel+0x7d0>)
 800305c:	fba2 2303 	umull	r2, r3, r2, r3
 8003060:	099a      	lsrs	r2, r3, #6
 8003062:	4613      	mov	r3, r2
 8003064:	005b      	lsls	r3, r3, #1
 8003066:	4413      	add	r3, r2
 8003068:	009b      	lsls	r3, r3, #2
 800306a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800306c:	e002      	b.n	8003074 <HAL_ADC_ConfigChannel+0x714>
          {
            wait_loop_index--;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	3b01      	subs	r3, #1
 8003072:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d1f9      	bne.n	800306e <HAL_ADC_ConfigChannel+0x70e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800307a:	e040      	b.n	80030fe <HAL_ADC_ConfigChannel+0x79e>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a2c      	ldr	r2, [pc, #176]	; (8003134 <HAL_ADC_ConfigChannel+0x7d4>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d118      	bne.n	80030b8 <HAL_ADC_ConfigChannel+0x758>
 8003086:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800308a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d112      	bne.n	80030b8 <HAL_ADC_ConfigChannel+0x758>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a23      	ldr	r2, [pc, #140]	; (8003124 <HAL_ADC_ConfigChannel+0x7c4>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d004      	beq.n	80030a6 <HAL_ADC_ConfigChannel+0x746>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a21      	ldr	r2, [pc, #132]	; (8003128 <HAL_ADC_ConfigChannel+0x7c8>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d12d      	bne.n	8003102 <HAL_ADC_ConfigChannel+0x7a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80030aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030ae:	4619      	mov	r1, r3
 80030b0:	481a      	ldr	r0, [pc, #104]	; (800311c <HAL_ADC_ConfigChannel+0x7bc>)
 80030b2:	f7ff f988 	bl	80023c6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030b6:	e024      	b.n	8003102 <HAL_ADC_ConfigChannel+0x7a2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a1e      	ldr	r2, [pc, #120]	; (8003138 <HAL_ADC_ConfigChannel+0x7d8>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d120      	bne.n	8003104 <HAL_ADC_ConfigChannel+0x7a4>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80030c2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80030c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d11a      	bne.n	8003104 <HAL_ADC_ConfigChannel+0x7a4>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a14      	ldr	r2, [pc, #80]	; (8003124 <HAL_ADC_ConfigChannel+0x7c4>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d115      	bne.n	8003104 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80030dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80030e0:	4619      	mov	r1, r3
 80030e2:	480e      	ldr	r0, [pc, #56]	; (800311c <HAL_ADC_ConfigChannel+0x7bc>)
 80030e4:	f7ff f96f 	bl	80023c6 <LL_ADC_SetCommonPathInternalCh>
 80030e8:	e00c      	b.n	8003104 <HAL_ADC_ConfigChannel+0x7a4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ee:	f043 0220 	orr.w	r2, r3, #32
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80030fc:	e002      	b.n	8003104 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80030fe:	bf00      	nop
 8003100:	e000      	b.n	8003104 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003102:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800310c:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003110:	4618      	mov	r0, r3
 8003112:	37d8      	adds	r7, #216	; 0xd8
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}
 8003118:	80080000 	.word	0x80080000
 800311c:	50040300 	.word	0x50040300
 8003120:	c7520000 	.word	0xc7520000
 8003124:	50040000 	.word	0x50040000
 8003128:	50040200 	.word	0x50040200
 800312c:	20000000 	.word	0x20000000
 8003130:	053e2d63 	.word	0x053e2d63
 8003134:	cb840000 	.word	0xcb840000
 8003138:	80000001 	.word	0x80000001

0800313c <LL_ADC_IsEnabled>:
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	f003 0301 	and.w	r3, r3, #1
 800314c:	2b01      	cmp	r3, #1
 800314e:	d101      	bne.n	8003154 <LL_ADC_IsEnabled+0x18>
 8003150:	2301      	movs	r3, #1
 8003152:	e000      	b.n	8003156 <LL_ADC_IsEnabled+0x1a>
 8003154:	2300      	movs	r3, #0
}
 8003156:	4618      	mov	r0, r3
 8003158:	370c      	adds	r7, #12
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr

08003162 <LL_ADC_REG_IsConversionOngoing>:
{
 8003162:	b480      	push	{r7}
 8003164:	b083      	sub	sp, #12
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f003 0304 	and.w	r3, r3, #4
 8003172:	2b04      	cmp	r3, #4
 8003174:	d101      	bne.n	800317a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003176:	2301      	movs	r3, #1
 8003178:	e000      	b.n	800317c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800317a:	2300      	movs	r3, #0
}
 800317c:	4618      	mov	r0, r3
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr

08003188 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003188:	b590      	push	{r4, r7, lr}
 800318a:	b09f      	sub	sp, #124	; 0x7c
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003192:	2300      	movs	r3, #0
 8003194:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d101      	bne.n	80031a6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80031a2:	2302      	movs	r3, #2
 80031a4:	e08f      	b.n	80032c6 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2201      	movs	r2, #1
 80031aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a47      	ldr	r2, [pc, #284]	; (80032d0 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d102      	bne.n	80031be <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80031b8:	4b46      	ldr	r3, [pc, #280]	; (80032d4 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80031ba:	60bb      	str	r3, [r7, #8]
 80031bc:	e001      	b.n	80031c2 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 80031be:	2300      	movs	r3, #0
 80031c0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d10b      	bne.n	80031e0 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031cc:	f043 0220 	orr.w	r2, r3, #32
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2200      	movs	r2, #0
 80031d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e072      	b.n	80032c6 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7ff ffbd 	bl	8003162 <LL_ADC_REG_IsConversionOngoing>
 80031e8:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f7ff ffb7 	bl	8003162 <LL_ADC_REG_IsConversionOngoing>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d154      	bne.n	80032a4 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80031fa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d151      	bne.n	80032a4 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003200:	4b35      	ldr	r3, [pc, #212]	; (80032d8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003202:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d02c      	beq.n	8003266 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800320c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	6859      	ldr	r1, [r3, #4]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800321e:	035b      	lsls	r3, r3, #13
 8003220:	430b      	orrs	r3, r1
 8003222:	431a      	orrs	r2, r3
 8003224:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003226:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003228:	4829      	ldr	r0, [pc, #164]	; (80032d0 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800322a:	f7ff ff87 	bl	800313c <LL_ADC_IsEnabled>
 800322e:	4604      	mov	r4, r0
 8003230:	4828      	ldr	r0, [pc, #160]	; (80032d4 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8003232:	f7ff ff83 	bl	800313c <LL_ADC_IsEnabled>
 8003236:	4603      	mov	r3, r0
 8003238:	431c      	orrs	r4, r3
 800323a:	4828      	ldr	r0, [pc, #160]	; (80032dc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800323c:	f7ff ff7e 	bl	800313c <LL_ADC_IsEnabled>
 8003240:	4603      	mov	r3, r0
 8003242:	4323      	orrs	r3, r4
 8003244:	2b00      	cmp	r3, #0
 8003246:	d137      	bne.n	80032b8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003248:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003250:	f023 030f 	bic.w	r3, r3, #15
 8003254:	683a      	ldr	r2, [r7, #0]
 8003256:	6811      	ldr	r1, [r2, #0]
 8003258:	683a      	ldr	r2, [r7, #0]
 800325a:	6892      	ldr	r2, [r2, #8]
 800325c:	430a      	orrs	r2, r1
 800325e:	431a      	orrs	r2, r3
 8003260:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003262:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003264:	e028      	b.n	80032b8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003266:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800326e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003270:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003272:	4817      	ldr	r0, [pc, #92]	; (80032d0 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8003274:	f7ff ff62 	bl	800313c <LL_ADC_IsEnabled>
 8003278:	4604      	mov	r4, r0
 800327a:	4816      	ldr	r0, [pc, #88]	; (80032d4 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 800327c:	f7ff ff5e 	bl	800313c <LL_ADC_IsEnabled>
 8003280:	4603      	mov	r3, r0
 8003282:	431c      	orrs	r4, r3
 8003284:	4815      	ldr	r0, [pc, #84]	; (80032dc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003286:	f7ff ff59 	bl	800313c <LL_ADC_IsEnabled>
 800328a:	4603      	mov	r3, r0
 800328c:	4323      	orrs	r3, r4
 800328e:	2b00      	cmp	r3, #0
 8003290:	d112      	bne.n	80032b8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003292:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800329a:	f023 030f 	bic.w	r3, r3, #15
 800329e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80032a0:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80032a2:	e009      	b.n	80032b8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032a8:	f043 0220 	orr.w	r2, r3, #32
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80032b6:	e000      	b.n	80032ba <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80032b8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80032c2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	377c      	adds	r7, #124	; 0x7c
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd90      	pop	{r4, r7, pc}
 80032ce:	bf00      	nop
 80032d0:	50040000 	.word	0x50040000
 80032d4:	50040100 	.word	0x50040100
 80032d8:	50040300 	.word	0x50040300
 80032dc:	50040200 	.word	0x50040200

080032e0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b084      	sub	sp, #16
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d101      	bne.n	80032f2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e0ed      	b.n	80034ce <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d102      	bne.n	8003304 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f7fe fdba 	bl	8001e78 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f022 0202 	bic.w	r2, r2, #2
 8003312:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003314:	f7ff f816 	bl	8002344 <HAL_GetTick>
 8003318:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800331a:	e012      	b.n	8003342 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800331c:	f7ff f812 	bl	8002344 <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	2b0a      	cmp	r3, #10
 8003328:	d90b      	bls.n	8003342 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800332e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2205      	movs	r2, #5
 800333a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e0c5      	b.n	80034ce <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f003 0302 	and.w	r3, r3, #2
 800334c:	2b00      	cmp	r3, #0
 800334e:	d1e5      	bne.n	800331c <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f042 0201 	orr.w	r2, r2, #1
 800335e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003360:	f7fe fff0 	bl	8002344 <HAL_GetTick>
 8003364:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003366:	e012      	b.n	800338e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003368:	f7fe ffec 	bl	8002344 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b0a      	cmp	r3, #10
 8003374:	d90b      	bls.n	800338e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2205      	movs	r2, #5
 8003386:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e09f      	b.n	80034ce <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f003 0301 	and.w	r3, r3, #1
 8003398:	2b00      	cmp	r3, #0
 800339a:	d0e5      	beq.n	8003368 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	7e1b      	ldrb	r3, [r3, #24]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d108      	bne.n	80033b6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80033b2:	601a      	str	r2, [r3, #0]
 80033b4:	e007      	b.n	80033c6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	7e5b      	ldrb	r3, [r3, #25]
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d108      	bne.n	80033e0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033dc:	601a      	str	r2, [r3, #0]
 80033de:	e007      	b.n	80033f0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	7e9b      	ldrb	r3, [r3, #26]
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d108      	bne.n	800340a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f042 0220 	orr.w	r2, r2, #32
 8003406:	601a      	str	r2, [r3, #0]
 8003408:	e007      	b.n	800341a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f022 0220 	bic.w	r2, r2, #32
 8003418:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	7edb      	ldrb	r3, [r3, #27]
 800341e:	2b01      	cmp	r3, #1
 8003420:	d108      	bne.n	8003434 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f022 0210 	bic.w	r2, r2, #16
 8003430:	601a      	str	r2, [r3, #0]
 8003432:	e007      	b.n	8003444 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f042 0210 	orr.w	r2, r2, #16
 8003442:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	7f1b      	ldrb	r3, [r3, #28]
 8003448:	2b01      	cmp	r3, #1
 800344a:	d108      	bne.n	800345e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f042 0208 	orr.w	r2, r2, #8
 800345a:	601a      	str	r2, [r3, #0]
 800345c:	e007      	b.n	800346e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f022 0208 	bic.w	r2, r2, #8
 800346c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	7f5b      	ldrb	r3, [r3, #29]
 8003472:	2b01      	cmp	r3, #1
 8003474:	d108      	bne.n	8003488 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f042 0204 	orr.w	r2, r2, #4
 8003484:	601a      	str	r2, [r3, #0]
 8003486:	e007      	b.n	8003498 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f022 0204 	bic.w	r2, r2, #4
 8003496:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	689a      	ldr	r2, [r3, #8]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	431a      	orrs	r2, r3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	691b      	ldr	r3, [r3, #16]
 80034a6:	431a      	orrs	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	695b      	ldr	r3, [r3, #20]
 80034ac:	ea42 0103 	orr.w	r1, r2, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	1e5a      	subs	r2, r3, #1
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	430a      	orrs	r2, r1
 80034bc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2201      	movs	r2, #1
 80034c8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80034d6:	b480      	push	{r7}
 80034d8:	b087      	sub	sp, #28
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
 80034de:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034ec:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80034ee:	7cfb      	ldrb	r3, [r7, #19]
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d003      	beq.n	80034fc <HAL_CAN_ConfigFilter+0x26>
 80034f4:	7cfb      	ldrb	r3, [r7, #19]
 80034f6:	2b02      	cmp	r3, #2
 80034f8:	f040 80aa 	bne.w	8003650 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003502:	f043 0201 	orr.w	r2, r3, #1
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	695b      	ldr	r3, [r3, #20]
 8003510:	f003 031f 	and.w	r3, r3, #31
 8003514:	2201      	movs	r2, #1
 8003516:	fa02 f303 	lsl.w	r3, r2, r3
 800351a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	43db      	mvns	r3, r3
 8003526:	401a      	ands	r2, r3
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	69db      	ldr	r3, [r3, #28]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d123      	bne.n	800357e <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	43db      	mvns	r3, r3
 8003540:	401a      	ands	r2, r3
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003554:	683a      	ldr	r2, [r7, #0]
 8003556:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003558:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	3248      	adds	r2, #72	; 0x48
 800355e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003572:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003574:	6979      	ldr	r1, [r7, #20]
 8003576:	3348      	adds	r3, #72	; 0x48
 8003578:	00db      	lsls	r3, r3, #3
 800357a:	440b      	add	r3, r1
 800357c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	69db      	ldr	r3, [r3, #28]
 8003582:	2b01      	cmp	r3, #1
 8003584:	d122      	bne.n	80035cc <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	431a      	orrs	r2, r3
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80035a2:	683a      	ldr	r2, [r7, #0]
 80035a4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80035a6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	3248      	adds	r2, #72	; 0x48
 80035ac:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80035c0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80035c2:	6979      	ldr	r1, [r7, #20]
 80035c4:	3348      	adds	r3, #72	; 0x48
 80035c6:	00db      	lsls	r3, r3, #3
 80035c8:	440b      	add	r3, r1
 80035ca:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	699b      	ldr	r3, [r3, #24]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d109      	bne.n	80035e8 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	43db      	mvns	r3, r3
 80035de:	401a      	ands	r2, r3
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80035e6:	e007      	b.n	80035f8 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80035e8:	697b      	ldr	r3, [r7, #20]
 80035ea:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	431a      	orrs	r2, r3
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	691b      	ldr	r3, [r3, #16]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d109      	bne.n	8003614 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	43db      	mvns	r3, r3
 800360a:	401a      	ands	r2, r3
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003612:	e007      	b.n	8003624 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	431a      	orrs	r2, r3
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	6a1b      	ldr	r3, [r3, #32]
 8003628:	2b01      	cmp	r3, #1
 800362a:	d107      	bne.n	800363c <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	431a      	orrs	r2, r3
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003642:	f023 0201 	bic.w	r2, r3, #1
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800364c:	2300      	movs	r3, #0
 800364e:	e006      	b.n	800365e <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003654:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
  }
}
 800365e:	4618      	mov	r0, r3
 8003660:	371c      	adds	r7, #28
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr

0800366a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800366a:	b580      	push	{r7, lr}
 800366c:	b084      	sub	sp, #16
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b01      	cmp	r3, #1
 800367c:	d12e      	bne.n	80036dc <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2202      	movs	r2, #2
 8003682:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f022 0201 	bic.w	r2, r2, #1
 8003694:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003696:	f7fe fe55 	bl	8002344 <HAL_GetTick>
 800369a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800369c:	e012      	b.n	80036c4 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800369e:	f7fe fe51 	bl	8002344 <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	2b0a      	cmp	r3, #10
 80036aa:	d90b      	bls.n	80036c4 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2205      	movs	r2, #5
 80036bc:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e012      	b.n	80036ea <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d1e5      	bne.n	800369e <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80036d8:	2300      	movs	r3, #0
 80036da:	e006      	b.n	80036ea <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e0:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
  }
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3710      	adds	r7, #16
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}

080036f2 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80036f2:	b480      	push	{r7}
 80036f4:	b087      	sub	sp, #28
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	60f8      	str	r0, [r7, #12]
 80036fa:	60b9      	str	r1, [r7, #8]
 80036fc:	607a      	str	r2, [r7, #4]
 80036fe:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003706:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003708:	7dfb      	ldrb	r3, [r7, #23]
 800370a:	2b01      	cmp	r3, #1
 800370c:	d003      	beq.n	8003716 <HAL_CAN_GetRxMessage+0x24>
 800370e:	7dfb      	ldrb	r3, [r7, #23]
 8003710:	2b02      	cmp	r3, #2
 8003712:	f040 80f3 	bne.w	80038fc <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d10e      	bne.n	800373a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	f003 0303 	and.w	r3, r3, #3
 8003726:	2b00      	cmp	r3, #0
 8003728:	d116      	bne.n	8003758 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800372e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e0e7      	b.n	800390a <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	691b      	ldr	r3, [r3, #16]
 8003740:	f003 0303 	and.w	r3, r3, #3
 8003744:	2b00      	cmp	r3, #0
 8003746:	d107      	bne.n	8003758 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e0d8      	b.n	800390a <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	331b      	adds	r3, #27
 8003760:	011b      	lsls	r3, r3, #4
 8003762:	4413      	add	r3, r2
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0204 	and.w	r2, r3, #4
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d10c      	bne.n	8003790 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	331b      	adds	r3, #27
 800377e:	011b      	lsls	r3, r3, #4
 8003780:	4413      	add	r3, r2
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	0d5b      	lsrs	r3, r3, #21
 8003786:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	601a      	str	r2, [r3, #0]
 800378e:	e00b      	b.n	80037a8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	331b      	adds	r3, #27
 8003798:	011b      	lsls	r3, r3, #4
 800379a:	4413      	add	r3, r2
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	08db      	lsrs	r3, r3, #3
 80037a0:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	331b      	adds	r3, #27
 80037b0:	011b      	lsls	r3, r3, #4
 80037b2:	4413      	add	r3, r2
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0202 	and.w	r2, r3, #2
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	331b      	adds	r3, #27
 80037c6:	011b      	lsls	r3, r3, #4
 80037c8:	4413      	add	r3, r2
 80037ca:	3304      	adds	r3, #4
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f003 020f 	and.w	r2, r3, #15
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	331b      	adds	r3, #27
 80037de:	011b      	lsls	r3, r3, #4
 80037e0:	4413      	add	r3, r2
 80037e2:	3304      	adds	r3, #4
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	0a1b      	lsrs	r3, r3, #8
 80037e8:	b2da      	uxtb	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	331b      	adds	r3, #27
 80037f6:	011b      	lsls	r3, r3, #4
 80037f8:	4413      	add	r3, r2
 80037fa:	3304      	adds	r3, #4
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	0c1b      	lsrs	r3, r3, #16
 8003800:	b29a      	uxth	r2, r3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	011b      	lsls	r3, r3, #4
 800380e:	4413      	add	r3, r2
 8003810:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	b2da      	uxtb	r2, r3
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	011b      	lsls	r3, r3, #4
 8003824:	4413      	add	r3, r2
 8003826:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	0a1a      	lsrs	r2, r3, #8
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	3301      	adds	r3, #1
 8003832:	b2d2      	uxtb	r2, r2
 8003834:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	011b      	lsls	r3, r3, #4
 800383e:	4413      	add	r3, r2
 8003840:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	0c1a      	lsrs	r2, r3, #16
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	3302      	adds	r3, #2
 800384c:	b2d2      	uxtb	r2, r2
 800384e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681a      	ldr	r2, [r3, #0]
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	011b      	lsls	r3, r3, #4
 8003858:	4413      	add	r3, r2
 800385a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	0e1a      	lsrs	r2, r3, #24
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	3303      	adds	r3, #3
 8003866:	b2d2      	uxtb	r2, r2
 8003868:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	011b      	lsls	r3, r3, #4
 8003872:	4413      	add	r3, r2
 8003874:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	3304      	adds	r3, #4
 800387e:	b2d2      	uxtb	r2, r2
 8003880:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	011b      	lsls	r3, r3, #4
 800388a:	4413      	add	r3, r2
 800388c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	0a1a      	lsrs	r2, r3, #8
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	3305      	adds	r3, #5
 8003898:	b2d2      	uxtb	r2, r2
 800389a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	011b      	lsls	r3, r3, #4
 80038a4:	4413      	add	r3, r2
 80038a6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	0c1a      	lsrs	r2, r3, #16
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	3306      	adds	r3, #6
 80038b2:	b2d2      	uxtb	r2, r2
 80038b4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	011b      	lsls	r3, r3, #4
 80038be:	4413      	add	r3, r2
 80038c0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	0e1a      	lsrs	r2, r3, #24
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	3307      	adds	r3, #7
 80038cc:	b2d2      	uxtb	r2, r2
 80038ce:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d108      	bne.n	80038e8 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	68da      	ldr	r2, [r3, #12]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f042 0220 	orr.w	r2, r2, #32
 80038e4:	60da      	str	r2, [r3, #12]
 80038e6:	e007      	b.n	80038f8 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	691a      	ldr	r2, [r3, #16]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f042 0220 	orr.w	r2, r2, #32
 80038f6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80038f8:	2300      	movs	r3, #0
 80038fa:	e006      	b.n	800390a <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003900:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003908:	2301      	movs	r3, #1
  }
}
 800390a:	4618      	mov	r0, r3
 800390c:	371c      	adds	r7, #28
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr

08003916 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003916:	b480      	push	{r7}
 8003918:	b085      	sub	sp, #20
 800391a:	af00      	add	r7, sp, #0
 800391c:	6078      	str	r0, [r7, #4]
 800391e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003926:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003928:	7bfb      	ldrb	r3, [r7, #15]
 800392a:	2b01      	cmp	r3, #1
 800392c:	d002      	beq.n	8003934 <HAL_CAN_ActivateNotification+0x1e>
 800392e:	7bfb      	ldrb	r3, [r7, #15]
 8003930:	2b02      	cmp	r3, #2
 8003932:	d109      	bne.n	8003948 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	6959      	ldr	r1, [r3, #20]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	683a      	ldr	r2, [r7, #0]
 8003940:	430a      	orrs	r2, r1
 8003942:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003944:	2300      	movs	r3, #0
 8003946:	e006      	b.n	8003956 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
  }
}
 8003956:	4618      	mov	r0, r3
 8003958:	3714      	adds	r7, #20
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr

08003962 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003962:	b580      	push	{r7, lr}
 8003964:	b08a      	sub	sp, #40	; 0x28
 8003966:	af00      	add	r7, sp, #0
 8003968:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800396a:	2300      	movs	r3, #0
 800396c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	695b      	ldr	r3, [r3, #20]
 8003974:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	691b      	ldr	r3, [r3, #16]
 8003994:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	699b      	ldr	r3, [r3, #24]
 800399c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800399e:	6a3b      	ldr	r3, [r7, #32]
 80039a0:	f003 0301 	and.w	r3, r3, #1
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d07c      	beq.n	8003aa2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80039a8:	69bb      	ldr	r3, [r7, #24]
 80039aa:	f003 0301 	and.w	r3, r3, #1
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d023      	beq.n	80039fa <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2201      	movs	r2, #1
 80039b8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80039ba:	69bb      	ldr	r3, [r7, #24]
 80039bc:	f003 0302 	and.w	r3, r3, #2
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d003      	beq.n	80039cc <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f000 f97d 	bl	8003cc4 <HAL_CAN_TxMailbox0CompleteCallback>
 80039ca:	e016      	b.n	80039fa <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	f003 0304 	and.w	r3, r3, #4
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d004      	beq.n	80039e0 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80039d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80039dc:	627b      	str	r3, [r7, #36]	; 0x24
 80039de:	e00c      	b.n	80039fa <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80039e0:	69bb      	ldr	r3, [r7, #24]
 80039e2:	f003 0308 	and.w	r3, r3, #8
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d004      	beq.n	80039f4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80039ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80039f0:	627b      	str	r3, [r7, #36]	; 0x24
 80039f2:	e002      	b.n	80039fa <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f000 f983 	bl	8003d00 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d024      	beq.n	8003a4e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003a0c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003a0e:	69bb      	ldr	r3, [r7, #24]
 8003a10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d003      	beq.n	8003a20 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f000 f95d 	bl	8003cd8 <HAL_CAN_TxMailbox1CompleteCallback>
 8003a1e:	e016      	b.n	8003a4e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003a20:	69bb      	ldr	r3, [r7, #24]
 8003a22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d004      	beq.n	8003a34 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a2c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003a30:	627b      	str	r3, [r7, #36]	; 0x24
 8003a32:	e00c      	b.n	8003a4e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003a34:	69bb      	ldr	r3, [r7, #24]
 8003a36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d004      	beq.n	8003a48 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a44:	627b      	str	r3, [r7, #36]	; 0x24
 8003a46:	e002      	b.n	8003a4e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	f000 f963 	bl	8003d14 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d024      	beq.n	8003aa2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003a60:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d003      	beq.n	8003a74 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	f000 f93d 	bl	8003cec <HAL_CAN_TxMailbox2CompleteCallback>
 8003a72:	e016      	b.n	8003aa2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003a74:	69bb      	ldr	r3, [r7, #24]
 8003a76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d004      	beq.n	8003a88 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a80:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a84:	627b      	str	r3, [r7, #36]	; 0x24
 8003a86:	e00c      	b.n	8003aa2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003a88:	69bb      	ldr	r3, [r7, #24]
 8003a8a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d004      	beq.n	8003a9c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a98:	627b      	str	r3, [r7, #36]	; 0x24
 8003a9a:	e002      	b.n	8003aa2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003a9c:	6878      	ldr	r0, [r7, #4]
 8003a9e:	f000 f943 	bl	8003d28 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003aa2:	6a3b      	ldr	r3, [r7, #32]
 8003aa4:	f003 0308 	and.w	r3, r3, #8
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00c      	beq.n	8003ac6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	f003 0310 	and.w	r3, r3, #16
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d007      	beq.n	8003ac6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003abc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2210      	movs	r2, #16
 8003ac4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003ac6:	6a3b      	ldr	r3, [r7, #32]
 8003ac8:	f003 0304 	and.w	r3, r3, #4
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d00b      	beq.n	8003ae8 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	f003 0308 	and.w	r3, r3, #8
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d006      	beq.n	8003ae8 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2208      	movs	r2, #8
 8003ae0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 f934 	bl	8003d50 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003ae8:	6a3b      	ldr	r3, [r7, #32]
 8003aea:	f003 0302 	and.w	r3, r3, #2
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d009      	beq.n	8003b06 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	f003 0303 	and.w	r3, r3, #3
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d002      	beq.n	8003b06 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f000 f91b 	bl	8003d3c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003b06:	6a3b      	ldr	r3, [r7, #32]
 8003b08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d00c      	beq.n	8003b2a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	f003 0310 	and.w	r3, r3, #16
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d007      	beq.n	8003b2a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b20:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2210      	movs	r2, #16
 8003b28:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003b2a:	6a3b      	ldr	r3, [r7, #32]
 8003b2c:	f003 0320 	and.w	r3, r3, #32
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d00b      	beq.n	8003b4c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	f003 0308 	and.w	r3, r3, #8
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d006      	beq.n	8003b4c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	2208      	movs	r2, #8
 8003b44:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f000 f916 	bl	8003d78 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003b4c:	6a3b      	ldr	r3, [r7, #32]
 8003b4e:	f003 0310 	and.w	r3, r3, #16
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d009      	beq.n	8003b6a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	691b      	ldr	r3, [r3, #16]
 8003b5c:	f003 0303 	and.w	r3, r3, #3
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d002      	beq.n	8003b6a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f000 f8fd 	bl	8003d64 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003b6a:	6a3b      	ldr	r3, [r7, #32]
 8003b6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d00b      	beq.n	8003b8c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	f003 0310 	and.w	r3, r3, #16
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d006      	beq.n	8003b8c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2210      	movs	r2, #16
 8003b84:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f000 f900 	bl	8003d8c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003b8c:	6a3b      	ldr	r3, [r7, #32]
 8003b8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d00b      	beq.n	8003bae <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	f003 0308 	and.w	r3, r3, #8
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d006      	beq.n	8003bae <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2208      	movs	r2, #8
 8003ba6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f000 f8f9 	bl	8003da0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003bae:	6a3b      	ldr	r3, [r7, #32]
 8003bb0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d075      	beq.n	8003ca4 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	f003 0304 	and.w	r3, r3, #4
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d06c      	beq.n	8003c9c <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003bc2:	6a3b      	ldr	r3, [r7, #32]
 8003bc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d008      	beq.n	8003bde <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d003      	beq.n	8003bde <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd8:	f043 0301 	orr.w	r3, r3, #1
 8003bdc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003bde:	6a3b      	ldr	r3, [r7, #32]
 8003be0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d008      	beq.n	8003bfa <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d003      	beq.n	8003bfa <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf4:	f043 0302 	orr.w	r3, r3, #2
 8003bf8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003bfa:	6a3b      	ldr	r3, [r7, #32]
 8003bfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d008      	beq.n	8003c16 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d003      	beq.n	8003c16 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c10:	f043 0304 	orr.w	r3, r3, #4
 8003c14:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003c16:	6a3b      	ldr	r3, [r7, #32]
 8003c18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d03d      	beq.n	8003c9c <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d038      	beq.n	8003c9c <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003c30:	2b30      	cmp	r3, #48	; 0x30
 8003c32:	d017      	beq.n	8003c64 <HAL_CAN_IRQHandler+0x302>
 8003c34:	2b30      	cmp	r3, #48	; 0x30
 8003c36:	d804      	bhi.n	8003c42 <HAL_CAN_IRQHandler+0x2e0>
 8003c38:	2b10      	cmp	r3, #16
 8003c3a:	d009      	beq.n	8003c50 <HAL_CAN_IRQHandler+0x2ee>
 8003c3c:	2b20      	cmp	r3, #32
 8003c3e:	d00c      	beq.n	8003c5a <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003c40:	e024      	b.n	8003c8c <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8003c42:	2b50      	cmp	r3, #80	; 0x50
 8003c44:	d018      	beq.n	8003c78 <HAL_CAN_IRQHandler+0x316>
 8003c46:	2b60      	cmp	r3, #96	; 0x60
 8003c48:	d01b      	beq.n	8003c82 <HAL_CAN_IRQHandler+0x320>
 8003c4a:	2b40      	cmp	r3, #64	; 0x40
 8003c4c:	d00f      	beq.n	8003c6e <HAL_CAN_IRQHandler+0x30c>
            break;
 8003c4e:	e01d      	b.n	8003c8c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8003c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c52:	f043 0308 	orr.w	r3, r3, #8
 8003c56:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c58:	e018      	b.n	8003c8c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5c:	f043 0310 	orr.w	r3, r3, #16
 8003c60:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c62:	e013      	b.n	8003c8c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c66:	f043 0320 	orr.w	r3, r3, #32
 8003c6a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c6c:	e00e      	b.n	8003c8c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8003c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c74:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c76:	e009      	b.n	8003c8c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8003c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c7e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c80:	e004      	b.n	8003c8c <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c88:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c8a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	699a      	ldr	r2, [r3, #24]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003c9a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2204      	movs	r2, #4
 8003ca2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d008      	beq.n	8003cbc <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb0:	431a      	orrs	r2, r3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f000 f87c 	bl	8003db4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003cbc:	bf00      	nop
 8003cbe:	3728      	adds	r7, #40	; 0x28
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}

08003cc4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b083      	sub	sp, #12
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003ccc:	bf00      	nop
 8003cce:	370c      	adds	r7, #12
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr

08003cd8 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003ce0:	bf00      	nop
 8003ce2:	370c      	adds	r7, #12
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr

08003cec <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003cf4:	bf00      	nop
 8003cf6:	370c      	adds	r7, #12
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr

08003d00 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003d08:	bf00      	nop
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr

08003d14 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003d1c:	bf00      	nop
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003d30:	bf00      	nop
 8003d32:	370c      	adds	r7, #12
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b083      	sub	sp, #12
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003d58:	bf00      	nop
 8003d5a:	370c      	adds	r7, #12
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr

08003d64 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003d6c:	bf00      	nop
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr

08003d78 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003d80:	bf00      	nop
 8003d82:	370c      	adds	r7, #12
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b083      	sub	sp, #12
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003d94:	bf00      	nop
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr

08003da0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003da8:	bf00      	nop
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b085      	sub	sp, #20
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f003 0307 	and.w	r3, r3, #7
 8003dd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003dd8:	4b0c      	ldr	r3, [pc, #48]	; (8003e0c <__NVIC_SetPriorityGrouping+0x44>)
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dde:	68ba      	ldr	r2, [r7, #8]
 8003de0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003de4:	4013      	ands	r3, r2
 8003de6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003df0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003df4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003df8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dfa:	4a04      	ldr	r2, [pc, #16]	; (8003e0c <__NVIC_SetPriorityGrouping+0x44>)
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	60d3      	str	r3, [r2, #12]
}
 8003e00:	bf00      	nop
 8003e02:	3714      	adds	r7, #20
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr
 8003e0c:	e000ed00 	.word	0xe000ed00

08003e10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e10:	b480      	push	{r7}
 8003e12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e14:	4b04      	ldr	r3, [pc, #16]	; (8003e28 <__NVIC_GetPriorityGrouping+0x18>)
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	0a1b      	lsrs	r3, r3, #8
 8003e1a:	f003 0307 	and.w	r3, r3, #7
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr
 8003e28:	e000ed00 	.word	0xe000ed00

08003e2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	4603      	mov	r3, r0
 8003e34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	db0b      	blt.n	8003e56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e3e:	79fb      	ldrb	r3, [r7, #7]
 8003e40:	f003 021f 	and.w	r2, r3, #31
 8003e44:	4907      	ldr	r1, [pc, #28]	; (8003e64 <__NVIC_EnableIRQ+0x38>)
 8003e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e4a:	095b      	lsrs	r3, r3, #5
 8003e4c:	2001      	movs	r0, #1
 8003e4e:	fa00 f202 	lsl.w	r2, r0, r2
 8003e52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e56:	bf00      	nop
 8003e58:	370c      	adds	r7, #12
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr
 8003e62:	bf00      	nop
 8003e64:	e000e100 	.word	0xe000e100

08003e68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	4603      	mov	r3, r0
 8003e70:	6039      	str	r1, [r7, #0]
 8003e72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	db0a      	blt.n	8003e92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	b2da      	uxtb	r2, r3
 8003e80:	490c      	ldr	r1, [pc, #48]	; (8003eb4 <__NVIC_SetPriority+0x4c>)
 8003e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e86:	0112      	lsls	r2, r2, #4
 8003e88:	b2d2      	uxtb	r2, r2
 8003e8a:	440b      	add	r3, r1
 8003e8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e90:	e00a      	b.n	8003ea8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	4908      	ldr	r1, [pc, #32]	; (8003eb8 <__NVIC_SetPriority+0x50>)
 8003e98:	79fb      	ldrb	r3, [r7, #7]
 8003e9a:	f003 030f 	and.w	r3, r3, #15
 8003e9e:	3b04      	subs	r3, #4
 8003ea0:	0112      	lsls	r2, r2, #4
 8003ea2:	b2d2      	uxtb	r2, r2
 8003ea4:	440b      	add	r3, r1
 8003ea6:	761a      	strb	r2, [r3, #24]
}
 8003ea8:	bf00      	nop
 8003eaa:	370c      	adds	r7, #12
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr
 8003eb4:	e000e100 	.word	0xe000e100
 8003eb8:	e000ed00 	.word	0xe000ed00

08003ebc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b089      	sub	sp, #36	; 0x24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f003 0307 	and.w	r3, r3, #7
 8003ece:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	f1c3 0307 	rsb	r3, r3, #7
 8003ed6:	2b04      	cmp	r3, #4
 8003ed8:	bf28      	it	cs
 8003eda:	2304      	movcs	r3, #4
 8003edc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	3304      	adds	r3, #4
 8003ee2:	2b06      	cmp	r3, #6
 8003ee4:	d902      	bls.n	8003eec <NVIC_EncodePriority+0x30>
 8003ee6:	69fb      	ldr	r3, [r7, #28]
 8003ee8:	3b03      	subs	r3, #3
 8003eea:	e000      	b.n	8003eee <NVIC_EncodePriority+0x32>
 8003eec:	2300      	movs	r3, #0
 8003eee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8003efa:	43da      	mvns	r2, r3
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	401a      	ands	r2, r3
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f04:	f04f 31ff 	mov.w	r1, #4294967295
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f0e:	43d9      	mvns	r1, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f14:	4313      	orrs	r3, r2
         );
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3724      	adds	r7, #36	; 0x24
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr

08003f22 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f22:	b580      	push	{r7, lr}
 8003f24:	b082      	sub	sp, #8
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f7ff ff4c 	bl	8003dc8 <__NVIC_SetPriorityGrouping>
}
 8003f30:	bf00      	nop
 8003f32:	3708      	adds	r7, #8
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b086      	sub	sp, #24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	4603      	mov	r3, r0
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	607a      	str	r2, [r7, #4]
 8003f44:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003f46:	2300      	movs	r3, #0
 8003f48:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f4a:	f7ff ff61 	bl	8003e10 <__NVIC_GetPriorityGrouping>
 8003f4e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	68b9      	ldr	r1, [r7, #8]
 8003f54:	6978      	ldr	r0, [r7, #20]
 8003f56:	f7ff ffb1 	bl	8003ebc <NVIC_EncodePriority>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f60:	4611      	mov	r1, r2
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7ff ff80 	bl	8003e68 <__NVIC_SetPriority>
}
 8003f68:	bf00      	nop
 8003f6a:	3718      	adds	r7, #24
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	4603      	mov	r3, r0
 8003f78:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f7ff ff54 	bl	8003e2c <__NVIC_EnableIRQ>
}
 8003f84:	bf00      	nop
 8003f86:	3708      	adds	r7, #8
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}

08003f8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b087      	sub	sp, #28
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
 8003f94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f96:	2300      	movs	r3, #0
 8003f98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f9a:	e17f      	b.n	800429c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	2101      	movs	r1, #1
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	fa01 f303 	lsl.w	r3, r1, r3
 8003fa8:	4013      	ands	r3, r2
 8003faa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	f000 8171 	beq.w	8004296 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d00b      	beq.n	8003fd4 <HAL_GPIO_Init+0x48>
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d007      	beq.n	8003fd4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003fc8:	2b11      	cmp	r3, #17
 8003fca:	d003      	beq.n	8003fd4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	2b12      	cmp	r3, #18
 8003fd2:	d130      	bne.n	8004036 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	005b      	lsls	r3, r3, #1
 8003fde:	2203      	movs	r2, #3
 8003fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe4:	43db      	mvns	r3, r3
 8003fe6:	693a      	ldr	r2, [r7, #16]
 8003fe8:	4013      	ands	r3, r2
 8003fea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	68da      	ldr	r2, [r3, #12]
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	005b      	lsls	r3, r3, #1
 8003ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff8:	693a      	ldr	r2, [r7, #16]
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	693a      	ldr	r2, [r7, #16]
 8004002:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800400a:	2201      	movs	r2, #1
 800400c:	697b      	ldr	r3, [r7, #20]
 800400e:	fa02 f303 	lsl.w	r3, r2, r3
 8004012:	43db      	mvns	r3, r3
 8004014:	693a      	ldr	r2, [r7, #16]
 8004016:	4013      	ands	r3, r2
 8004018:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	091b      	lsrs	r3, r3, #4
 8004020:	f003 0201 	and.w	r2, r3, #1
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	fa02 f303 	lsl.w	r3, r2, r3
 800402a:	693a      	ldr	r2, [r7, #16]
 800402c:	4313      	orrs	r3, r2
 800402e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	693a      	ldr	r2, [r7, #16]
 8004034:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f003 0303 	and.w	r3, r3, #3
 800403e:	2b03      	cmp	r3, #3
 8004040:	d118      	bne.n	8004074 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004046:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004048:	2201      	movs	r2, #1
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	fa02 f303 	lsl.w	r3, r2, r3
 8004050:	43db      	mvns	r3, r3
 8004052:	693a      	ldr	r2, [r7, #16]
 8004054:	4013      	ands	r3, r2
 8004056:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	08db      	lsrs	r3, r3, #3
 800405e:	f003 0201 	and.w	r2, r3, #1
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	fa02 f303 	lsl.w	r3, r2, r3
 8004068:	693a      	ldr	r2, [r7, #16]
 800406a:	4313      	orrs	r3, r2
 800406c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	693a      	ldr	r2, [r7, #16]
 8004072:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	005b      	lsls	r3, r3, #1
 800407e:	2203      	movs	r2, #3
 8004080:	fa02 f303 	lsl.w	r3, r2, r3
 8004084:	43db      	mvns	r3, r3
 8004086:	693a      	ldr	r2, [r7, #16]
 8004088:	4013      	ands	r3, r2
 800408a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	689a      	ldr	r2, [r3, #8]
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	005b      	lsls	r3, r3, #1
 8004094:	fa02 f303 	lsl.w	r3, r2, r3
 8004098:	693a      	ldr	r2, [r7, #16]
 800409a:	4313      	orrs	r3, r2
 800409c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	693a      	ldr	r2, [r7, #16]
 80040a2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d003      	beq.n	80040b4 <HAL_GPIO_Init+0x128>
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	2b12      	cmp	r3, #18
 80040b2:	d123      	bne.n	80040fc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	08da      	lsrs	r2, r3, #3
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	3208      	adds	r2, #8
 80040bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	f003 0307 	and.w	r3, r3, #7
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	220f      	movs	r2, #15
 80040cc:	fa02 f303 	lsl.w	r3, r2, r3
 80040d0:	43db      	mvns	r3, r3
 80040d2:	693a      	ldr	r2, [r7, #16]
 80040d4:	4013      	ands	r3, r2
 80040d6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	691a      	ldr	r2, [r3, #16]
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	f003 0307 	and.w	r3, r3, #7
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	fa02 f303 	lsl.w	r3, r2, r3
 80040e8:	693a      	ldr	r2, [r7, #16]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	08da      	lsrs	r2, r3, #3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	3208      	adds	r2, #8
 80040f6:	6939      	ldr	r1, [r7, #16]
 80040f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	005b      	lsls	r3, r3, #1
 8004106:	2203      	movs	r2, #3
 8004108:	fa02 f303 	lsl.w	r3, r2, r3
 800410c:	43db      	mvns	r3, r3
 800410e:	693a      	ldr	r2, [r7, #16]
 8004110:	4013      	ands	r3, r2
 8004112:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	f003 0203 	and.w	r2, r3, #3
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	005b      	lsls	r3, r3, #1
 8004120:	fa02 f303 	lsl.w	r3, r2, r3
 8004124:	693a      	ldr	r2, [r7, #16]
 8004126:	4313      	orrs	r3, r2
 8004128:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	693a      	ldr	r2, [r7, #16]
 800412e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004138:	2b00      	cmp	r3, #0
 800413a:	f000 80ac 	beq.w	8004296 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800413e:	4b5e      	ldr	r3, [pc, #376]	; (80042b8 <HAL_GPIO_Init+0x32c>)
 8004140:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004142:	4a5d      	ldr	r2, [pc, #372]	; (80042b8 <HAL_GPIO_Init+0x32c>)
 8004144:	f043 0301 	orr.w	r3, r3, #1
 8004148:	6613      	str	r3, [r2, #96]	; 0x60
 800414a:	4b5b      	ldr	r3, [pc, #364]	; (80042b8 <HAL_GPIO_Init+0x32c>)
 800414c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800414e:	f003 0301 	and.w	r3, r3, #1
 8004152:	60bb      	str	r3, [r7, #8]
 8004154:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004156:	4a59      	ldr	r2, [pc, #356]	; (80042bc <HAL_GPIO_Init+0x330>)
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	089b      	lsrs	r3, r3, #2
 800415c:	3302      	adds	r3, #2
 800415e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004162:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	f003 0303 	and.w	r3, r3, #3
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	220f      	movs	r2, #15
 800416e:	fa02 f303 	lsl.w	r3, r2, r3
 8004172:	43db      	mvns	r3, r3
 8004174:	693a      	ldr	r2, [r7, #16]
 8004176:	4013      	ands	r3, r2
 8004178:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004180:	d025      	beq.n	80041ce <HAL_GPIO_Init+0x242>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a4e      	ldr	r2, [pc, #312]	; (80042c0 <HAL_GPIO_Init+0x334>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d01f      	beq.n	80041ca <HAL_GPIO_Init+0x23e>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a4d      	ldr	r2, [pc, #308]	; (80042c4 <HAL_GPIO_Init+0x338>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d019      	beq.n	80041c6 <HAL_GPIO_Init+0x23a>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a4c      	ldr	r2, [pc, #304]	; (80042c8 <HAL_GPIO_Init+0x33c>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d013      	beq.n	80041c2 <HAL_GPIO_Init+0x236>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a4b      	ldr	r2, [pc, #300]	; (80042cc <HAL_GPIO_Init+0x340>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d00d      	beq.n	80041be <HAL_GPIO_Init+0x232>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a4a      	ldr	r2, [pc, #296]	; (80042d0 <HAL_GPIO_Init+0x344>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d007      	beq.n	80041ba <HAL_GPIO_Init+0x22e>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a49      	ldr	r2, [pc, #292]	; (80042d4 <HAL_GPIO_Init+0x348>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d101      	bne.n	80041b6 <HAL_GPIO_Init+0x22a>
 80041b2:	2306      	movs	r3, #6
 80041b4:	e00c      	b.n	80041d0 <HAL_GPIO_Init+0x244>
 80041b6:	2307      	movs	r3, #7
 80041b8:	e00a      	b.n	80041d0 <HAL_GPIO_Init+0x244>
 80041ba:	2305      	movs	r3, #5
 80041bc:	e008      	b.n	80041d0 <HAL_GPIO_Init+0x244>
 80041be:	2304      	movs	r3, #4
 80041c0:	e006      	b.n	80041d0 <HAL_GPIO_Init+0x244>
 80041c2:	2303      	movs	r3, #3
 80041c4:	e004      	b.n	80041d0 <HAL_GPIO_Init+0x244>
 80041c6:	2302      	movs	r3, #2
 80041c8:	e002      	b.n	80041d0 <HAL_GPIO_Init+0x244>
 80041ca:	2301      	movs	r3, #1
 80041cc:	e000      	b.n	80041d0 <HAL_GPIO_Init+0x244>
 80041ce:	2300      	movs	r3, #0
 80041d0:	697a      	ldr	r2, [r7, #20]
 80041d2:	f002 0203 	and.w	r2, r2, #3
 80041d6:	0092      	lsls	r2, r2, #2
 80041d8:	4093      	lsls	r3, r2
 80041da:	693a      	ldr	r2, [r7, #16]
 80041dc:	4313      	orrs	r3, r2
 80041de:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80041e0:	4936      	ldr	r1, [pc, #216]	; (80042bc <HAL_GPIO_Init+0x330>)
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	089b      	lsrs	r3, r3, #2
 80041e6:	3302      	adds	r3, #2
 80041e8:	693a      	ldr	r2, [r7, #16]
 80041ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80041ee:	4b3a      	ldr	r3, [pc, #232]	; (80042d8 <HAL_GPIO_Init+0x34c>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	43db      	mvns	r3, r3
 80041f8:	693a      	ldr	r2, [r7, #16]
 80041fa:	4013      	ands	r3, r2
 80041fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d003      	beq.n	8004212 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800420a:	693a      	ldr	r2, [r7, #16]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4313      	orrs	r3, r2
 8004210:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004212:	4a31      	ldr	r2, [pc, #196]	; (80042d8 <HAL_GPIO_Init+0x34c>)
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8004218:	4b2f      	ldr	r3, [pc, #188]	; (80042d8 <HAL_GPIO_Init+0x34c>)
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	43db      	mvns	r3, r3
 8004222:	693a      	ldr	r2, [r7, #16]
 8004224:	4013      	ands	r3, r2
 8004226:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004230:	2b00      	cmp	r3, #0
 8004232:	d003      	beq.n	800423c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004234:	693a      	ldr	r2, [r7, #16]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	4313      	orrs	r3, r2
 800423a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800423c:	4a26      	ldr	r2, [pc, #152]	; (80042d8 <HAL_GPIO_Init+0x34c>)
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004242:	4b25      	ldr	r3, [pc, #148]	; (80042d8 <HAL_GPIO_Init+0x34c>)
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	43db      	mvns	r3, r3
 800424c:	693a      	ldr	r2, [r7, #16]
 800424e:	4013      	ands	r3, r2
 8004250:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800425a:	2b00      	cmp	r3, #0
 800425c:	d003      	beq.n	8004266 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800425e:	693a      	ldr	r2, [r7, #16]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	4313      	orrs	r3, r2
 8004264:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004266:	4a1c      	ldr	r2, [pc, #112]	; (80042d8 <HAL_GPIO_Init+0x34c>)
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800426c:	4b1a      	ldr	r3, [pc, #104]	; (80042d8 <HAL_GPIO_Init+0x34c>)
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	43db      	mvns	r3, r3
 8004276:	693a      	ldr	r2, [r7, #16]
 8004278:	4013      	ands	r3, r2
 800427a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d003      	beq.n	8004290 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004288:	693a      	ldr	r2, [r7, #16]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	4313      	orrs	r3, r2
 800428e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004290:	4a11      	ldr	r2, [pc, #68]	; (80042d8 <HAL_GPIO_Init+0x34c>)
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	3301      	adds	r3, #1
 800429a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	fa22 f303 	lsr.w	r3, r2, r3
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	f47f ae78 	bne.w	8003f9c <HAL_GPIO_Init+0x10>
  }
}
 80042ac:	bf00      	nop
 80042ae:	371c      	adds	r7, #28
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr
 80042b8:	40021000 	.word	0x40021000
 80042bc:	40010000 	.word	0x40010000
 80042c0:	48000400 	.word	0x48000400
 80042c4:	48000800 	.word	0x48000800
 80042c8:	48000c00 	.word	0x48000c00
 80042cc:	48001000 	.word	0x48001000
 80042d0:	48001400 	.word	0x48001400
 80042d4:	48001800 	.word	0x48001800
 80042d8:	40010400 	.word	0x40010400

080042dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	460b      	mov	r3, r1
 80042e6:	807b      	strh	r3, [r7, #2]
 80042e8:	4613      	mov	r3, r2
 80042ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80042ec:	787b      	ldrb	r3, [r7, #1]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d003      	beq.n	80042fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80042f2:	887a      	ldrh	r2, [r7, #2]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80042f8:	e002      	b.n	8004300 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80042fa:	887a      	ldrh	r2, [r7, #2]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004300:	bf00      	nop
 8004302:	370c      	adds	r7, #12
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr

0800430c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800430c:	b480      	push	{r7}
 800430e:	b085      	sub	sp, #20
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
 8004314:	460b      	mov	r3, r1
 8004316:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	695b      	ldr	r3, [r3, #20]
 800431c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800431e:	887a      	ldrh	r2, [r7, #2]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	4013      	ands	r3, r2
 8004324:	041a      	lsls	r2, r3, #16
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	43d9      	mvns	r1, r3
 800432a:	887b      	ldrh	r3, [r7, #2]
 800432c:	400b      	ands	r3, r1
 800432e:	431a      	orrs	r2, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	619a      	str	r2, [r3, #24]
}
 8004334:	bf00      	nop
 8004336:	3714      	adds	r7, #20
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b082      	sub	sp, #8
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d101      	bne.n	8004352 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e081      	b.n	8004456 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004358:	b2db      	uxtb	r3, r3
 800435a:	2b00      	cmp	r3, #0
 800435c:	d106      	bne.n	800436c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f7fd fdd2 	bl	8001f10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2224      	movs	r2, #36	; 0x24
 8004370:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f022 0201 	bic.w	r2, r2, #1
 8004382:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	685a      	ldr	r2, [r3, #4]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004390:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	689a      	ldr	r2, [r3, #8]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80043a0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d107      	bne.n	80043ba <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	689a      	ldr	r2, [r3, #8]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80043b6:	609a      	str	r2, [r3, #8]
 80043b8:	e006      	b.n	80043c8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	689a      	ldr	r2, [r3, #8]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80043c6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	68db      	ldr	r3, [r3, #12]
 80043cc:	2b02      	cmp	r3, #2
 80043ce:	d104      	bne.n	80043da <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80043d8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	687a      	ldr	r2, [r7, #4]
 80043e2:	6812      	ldr	r2, [r2, #0]
 80043e4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80043e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80043ec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	68da      	ldr	r2, [r3, #12]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80043fc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	691a      	ldr	r2, [r3, #16]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	695b      	ldr	r3, [r3, #20]
 8004406:	ea42 0103 	orr.w	r1, r2, r3
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	699b      	ldr	r3, [r3, #24]
 800440e:	021a      	lsls	r2, r3, #8
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	430a      	orrs	r2, r1
 8004416:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	69d9      	ldr	r1, [r3, #28]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a1a      	ldr	r2, [r3, #32]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	430a      	orrs	r2, r1
 8004426:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	681a      	ldr	r2, [r3, #0]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f042 0201 	orr.w	r2, r2, #1
 8004436:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2220      	movs	r2, #32
 8004442:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2200      	movs	r2, #0
 800444a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3708      	adds	r7, #8
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}

0800445e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800445e:	b480      	push	{r7}
 8004460:	b083      	sub	sp, #12
 8004462:	af00      	add	r7, sp, #0
 8004464:	6078      	str	r0, [r7, #4]
 8004466:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800446e:	b2db      	uxtb	r3, r3
 8004470:	2b20      	cmp	r3, #32
 8004472:	d138      	bne.n	80044e6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800447a:	2b01      	cmp	r3, #1
 800447c:	d101      	bne.n	8004482 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800447e:	2302      	movs	r3, #2
 8004480:	e032      	b.n	80044e8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2201      	movs	r2, #1
 8004486:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2224      	movs	r2, #36	; 0x24
 800448e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f022 0201 	bic.w	r2, r2, #1
 80044a0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80044b0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	6819      	ldr	r1, [r3, #0]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	683a      	ldr	r2, [r7, #0]
 80044be:	430a      	orrs	r2, r1
 80044c0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f042 0201 	orr.w	r2, r2, #1
 80044d0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2220      	movs	r2, #32
 80044d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80044e2:	2300      	movs	r3, #0
 80044e4:	e000      	b.n	80044e8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80044e6:	2302      	movs	r3, #2
  }
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	370c      	adds	r7, #12
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr

080044f4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b085      	sub	sp, #20
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004504:	b2db      	uxtb	r3, r3
 8004506:	2b20      	cmp	r3, #32
 8004508:	d139      	bne.n	800457e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004510:	2b01      	cmp	r3, #1
 8004512:	d101      	bne.n	8004518 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004514:	2302      	movs	r3, #2
 8004516:	e033      	b.n	8004580 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2224      	movs	r2, #36	; 0x24
 8004524:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f022 0201 	bic.w	r2, r2, #1
 8004536:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004546:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	021b      	lsls	r3, r3, #8
 800454c:	68fa      	ldr	r2, [r7, #12]
 800454e:	4313      	orrs	r3, r2
 8004550:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	68fa      	ldr	r2, [r7, #12]
 8004558:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f042 0201 	orr.w	r2, r2, #1
 8004568:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2220      	movs	r2, #32
 800456e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800457a:	2300      	movs	r3, #0
 800457c:	e000      	b.n	8004580 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800457e:	2302      	movs	r3, #2
  }
}
 8004580:	4618      	mov	r0, r3
 8004582:	3714      	adds	r7, #20
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800458c:	b480      	push	{r7}
 800458e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004590:	4b04      	ldr	r3, [pc, #16]	; (80045a4 <HAL_PWREx_GetVoltageRange+0x18>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004598:	4618      	mov	r0, r3
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr
 80045a2:	bf00      	nop
 80045a4:	40007000 	.word	0x40007000

080045a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045b6:	d130      	bne.n	800461a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80045b8:	4b23      	ldr	r3, [pc, #140]	; (8004648 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80045c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045c4:	d038      	beq.n	8004638 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80045c6:	4b20      	ldr	r3, [pc, #128]	; (8004648 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80045ce:	4a1e      	ldr	r2, [pc, #120]	; (8004648 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80045d4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80045d6:	4b1d      	ldr	r3, [pc, #116]	; (800464c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2232      	movs	r2, #50	; 0x32
 80045dc:	fb02 f303 	mul.w	r3, r2, r3
 80045e0:	4a1b      	ldr	r2, [pc, #108]	; (8004650 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80045e2:	fba2 2303 	umull	r2, r3, r2, r3
 80045e6:	0c9b      	lsrs	r3, r3, #18
 80045e8:	3301      	adds	r3, #1
 80045ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045ec:	e002      	b.n	80045f4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	3b01      	subs	r3, #1
 80045f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045f4:	4b14      	ldr	r3, [pc, #80]	; (8004648 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80045f6:	695b      	ldr	r3, [r3, #20]
 80045f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004600:	d102      	bne.n	8004608 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d1f2      	bne.n	80045ee <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004608:	4b0f      	ldr	r3, [pc, #60]	; (8004648 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800460a:	695b      	ldr	r3, [r3, #20]
 800460c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004610:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004614:	d110      	bne.n	8004638 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004616:	2303      	movs	r3, #3
 8004618:	e00f      	b.n	800463a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800461a:	4b0b      	ldr	r3, [pc, #44]	; (8004648 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004622:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004626:	d007      	beq.n	8004638 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004628:	4b07      	ldr	r3, [pc, #28]	; (8004648 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004630:	4a05      	ldr	r2, [pc, #20]	; (8004648 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004632:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004636:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004638:	2300      	movs	r3, #0
}
 800463a:	4618      	mov	r0, r3
 800463c:	3714      	adds	r7, #20
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr
 8004646:	bf00      	nop
 8004648:	40007000 	.word	0x40007000
 800464c:	20000000 	.word	0x20000000
 8004650:	431bde83 	.word	0x431bde83

08004654 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b088      	sub	sp, #32
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d101      	bne.n	8004666 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	e3d4      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004666:	4ba1      	ldr	r3, [pc, #644]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	f003 030c 	and.w	r3, r3, #12
 800466e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004670:	4b9e      	ldr	r3, [pc, #632]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	f003 0303 	and.w	r3, r3, #3
 8004678:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0310 	and.w	r3, r3, #16
 8004682:	2b00      	cmp	r3, #0
 8004684:	f000 80e4 	beq.w	8004850 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004688:	69bb      	ldr	r3, [r7, #24]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d007      	beq.n	800469e <HAL_RCC_OscConfig+0x4a>
 800468e:	69bb      	ldr	r3, [r7, #24]
 8004690:	2b0c      	cmp	r3, #12
 8004692:	f040 808b 	bne.w	80047ac <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	2b01      	cmp	r3, #1
 800469a:	f040 8087 	bne.w	80047ac <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800469e:	4b93      	ldr	r3, [pc, #588]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 0302 	and.w	r3, r3, #2
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d005      	beq.n	80046b6 <HAL_RCC_OscConfig+0x62>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	699b      	ldr	r3, [r3, #24]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d101      	bne.n	80046b6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e3ac      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a1a      	ldr	r2, [r3, #32]
 80046ba:	4b8c      	ldr	r3, [pc, #560]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0308 	and.w	r3, r3, #8
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d004      	beq.n	80046d0 <HAL_RCC_OscConfig+0x7c>
 80046c6:	4b89      	ldr	r3, [pc, #548]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80046ce:	e005      	b.n	80046dc <HAL_RCC_OscConfig+0x88>
 80046d0:	4b86      	ldr	r3, [pc, #536]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80046d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046d6:	091b      	lsrs	r3, r3, #4
 80046d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80046dc:	4293      	cmp	r3, r2
 80046de:	d223      	bcs.n	8004728 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6a1b      	ldr	r3, [r3, #32]
 80046e4:	4618      	mov	r0, r3
 80046e6:	f000 fd71 	bl	80051cc <RCC_SetFlashLatencyFromMSIRange>
 80046ea:	4603      	mov	r3, r0
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d001      	beq.n	80046f4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e38d      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80046f4:	4b7d      	ldr	r3, [pc, #500]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a7c      	ldr	r2, [pc, #496]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80046fa:	f043 0308 	orr.w	r3, r3, #8
 80046fe:	6013      	str	r3, [r2, #0]
 8004700:	4b7a      	ldr	r3, [pc, #488]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6a1b      	ldr	r3, [r3, #32]
 800470c:	4977      	ldr	r1, [pc, #476]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 800470e:	4313      	orrs	r3, r2
 8004710:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004712:	4b76      	ldr	r3, [pc, #472]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	69db      	ldr	r3, [r3, #28]
 800471e:	021b      	lsls	r3, r3, #8
 8004720:	4972      	ldr	r1, [pc, #456]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 8004722:	4313      	orrs	r3, r2
 8004724:	604b      	str	r3, [r1, #4]
 8004726:	e025      	b.n	8004774 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004728:	4b70      	ldr	r3, [pc, #448]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a6f      	ldr	r2, [pc, #444]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 800472e:	f043 0308 	orr.w	r3, r3, #8
 8004732:	6013      	str	r3, [r2, #0]
 8004734:	4b6d      	ldr	r3, [pc, #436]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6a1b      	ldr	r3, [r3, #32]
 8004740:	496a      	ldr	r1, [pc, #424]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 8004742:	4313      	orrs	r3, r2
 8004744:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004746:	4b69      	ldr	r3, [pc, #420]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	69db      	ldr	r3, [r3, #28]
 8004752:	021b      	lsls	r3, r3, #8
 8004754:	4965      	ldr	r1, [pc, #404]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 8004756:	4313      	orrs	r3, r2
 8004758:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800475a:	69bb      	ldr	r3, [r7, #24]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d109      	bne.n	8004774 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6a1b      	ldr	r3, [r3, #32]
 8004764:	4618      	mov	r0, r3
 8004766:	f000 fd31 	bl	80051cc <RCC_SetFlashLatencyFromMSIRange>
 800476a:	4603      	mov	r3, r0
 800476c:	2b00      	cmp	r3, #0
 800476e:	d001      	beq.n	8004774 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	e34d      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004774:	f000 fc36 	bl	8004fe4 <HAL_RCC_GetSysClockFreq>
 8004778:	4601      	mov	r1, r0
 800477a:	4b5c      	ldr	r3, [pc, #368]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	091b      	lsrs	r3, r3, #4
 8004780:	f003 030f 	and.w	r3, r3, #15
 8004784:	4a5a      	ldr	r2, [pc, #360]	; (80048f0 <HAL_RCC_OscConfig+0x29c>)
 8004786:	5cd3      	ldrb	r3, [r2, r3]
 8004788:	f003 031f 	and.w	r3, r3, #31
 800478c:	fa21 f303 	lsr.w	r3, r1, r3
 8004790:	4a58      	ldr	r2, [pc, #352]	; (80048f4 <HAL_RCC_OscConfig+0x2a0>)
 8004792:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004794:	4b58      	ldr	r3, [pc, #352]	; (80048f8 <HAL_RCC_OscConfig+0x2a4>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4618      	mov	r0, r3
 800479a:	f7fd fc83 	bl	80020a4 <HAL_InitTick>
 800479e:	4603      	mov	r3, r0
 80047a0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80047a2:	7bfb      	ldrb	r3, [r7, #15]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d052      	beq.n	800484e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80047a8:	7bfb      	ldrb	r3, [r7, #15]
 80047aa:	e331      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	699b      	ldr	r3, [r3, #24]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d032      	beq.n	800481a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80047b4:	4b4d      	ldr	r3, [pc, #308]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a4c      	ldr	r2, [pc, #304]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80047ba:	f043 0301 	orr.w	r3, r3, #1
 80047be:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80047c0:	f7fd fdc0 	bl	8002344 <HAL_GetTick>
 80047c4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80047c6:	e008      	b.n	80047da <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80047c8:	f7fd fdbc 	bl	8002344 <HAL_GetTick>
 80047cc:	4602      	mov	r2, r0
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	2b02      	cmp	r3, #2
 80047d4:	d901      	bls.n	80047da <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e31a      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80047da:	4b44      	ldr	r3, [pc, #272]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0302 	and.w	r3, r3, #2
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d0f0      	beq.n	80047c8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80047e6:	4b41      	ldr	r3, [pc, #260]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a40      	ldr	r2, [pc, #256]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80047ec:	f043 0308 	orr.w	r3, r3, #8
 80047f0:	6013      	str	r3, [r2, #0]
 80047f2:	4b3e      	ldr	r3, [pc, #248]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6a1b      	ldr	r3, [r3, #32]
 80047fe:	493b      	ldr	r1, [pc, #236]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 8004800:	4313      	orrs	r3, r2
 8004802:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004804:	4b39      	ldr	r3, [pc, #228]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	69db      	ldr	r3, [r3, #28]
 8004810:	021b      	lsls	r3, r3, #8
 8004812:	4936      	ldr	r1, [pc, #216]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 8004814:	4313      	orrs	r3, r2
 8004816:	604b      	str	r3, [r1, #4]
 8004818:	e01a      	b.n	8004850 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800481a:	4b34      	ldr	r3, [pc, #208]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a33      	ldr	r2, [pc, #204]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 8004820:	f023 0301 	bic.w	r3, r3, #1
 8004824:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004826:	f7fd fd8d 	bl	8002344 <HAL_GetTick>
 800482a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800482c:	e008      	b.n	8004840 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800482e:	f7fd fd89 	bl	8002344 <HAL_GetTick>
 8004832:	4602      	mov	r2, r0
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	1ad3      	subs	r3, r2, r3
 8004838:	2b02      	cmp	r3, #2
 800483a:	d901      	bls.n	8004840 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800483c:	2303      	movs	r3, #3
 800483e:	e2e7      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004840:	4b2a      	ldr	r3, [pc, #168]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f003 0302 	and.w	r3, r3, #2
 8004848:	2b00      	cmp	r3, #0
 800484a:	d1f0      	bne.n	800482e <HAL_RCC_OscConfig+0x1da>
 800484c:	e000      	b.n	8004850 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800484e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 0301 	and.w	r3, r3, #1
 8004858:	2b00      	cmp	r3, #0
 800485a:	d074      	beq.n	8004946 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	2b08      	cmp	r3, #8
 8004860:	d005      	beq.n	800486e <HAL_RCC_OscConfig+0x21a>
 8004862:	69bb      	ldr	r3, [r7, #24]
 8004864:	2b0c      	cmp	r3, #12
 8004866:	d10e      	bne.n	8004886 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	2b03      	cmp	r3, #3
 800486c:	d10b      	bne.n	8004886 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800486e:	4b1f      	ldr	r3, [pc, #124]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d064      	beq.n	8004944 <HAL_RCC_OscConfig+0x2f0>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d160      	bne.n	8004944 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e2c4      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800488e:	d106      	bne.n	800489e <HAL_RCC_OscConfig+0x24a>
 8004890:	4b16      	ldr	r3, [pc, #88]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a15      	ldr	r2, [pc, #84]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 8004896:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800489a:	6013      	str	r3, [r2, #0]
 800489c:	e01d      	b.n	80048da <HAL_RCC_OscConfig+0x286>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048a6:	d10c      	bne.n	80048c2 <HAL_RCC_OscConfig+0x26e>
 80048a8:	4b10      	ldr	r3, [pc, #64]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a0f      	ldr	r2, [pc, #60]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80048ae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048b2:	6013      	str	r3, [r2, #0]
 80048b4:	4b0d      	ldr	r3, [pc, #52]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a0c      	ldr	r2, [pc, #48]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80048ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048be:	6013      	str	r3, [r2, #0]
 80048c0:	e00b      	b.n	80048da <HAL_RCC_OscConfig+0x286>
 80048c2:	4b0a      	ldr	r3, [pc, #40]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a09      	ldr	r2, [pc, #36]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80048c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048cc:	6013      	str	r3, [r2, #0]
 80048ce:	4b07      	ldr	r3, [pc, #28]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a06      	ldr	r2, [pc, #24]	; (80048ec <HAL_RCC_OscConfig+0x298>)
 80048d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048d8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d01c      	beq.n	800491c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048e2:	f7fd fd2f 	bl	8002344 <HAL_GetTick>
 80048e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048e8:	e011      	b.n	800490e <HAL_RCC_OscConfig+0x2ba>
 80048ea:	bf00      	nop
 80048ec:	40021000 	.word	0x40021000
 80048f0:	0800dd70 	.word	0x0800dd70
 80048f4:	20000000 	.word	0x20000000
 80048f8:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048fc:	f7fd fd22 	bl	8002344 <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	2b64      	cmp	r3, #100	; 0x64
 8004908:	d901      	bls.n	800490e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800490a:	2303      	movs	r3, #3
 800490c:	e280      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800490e:	4baf      	ldr	r3, [pc, #700]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004916:	2b00      	cmp	r3, #0
 8004918:	d0f0      	beq.n	80048fc <HAL_RCC_OscConfig+0x2a8>
 800491a:	e014      	b.n	8004946 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800491c:	f7fd fd12 	bl	8002344 <HAL_GetTick>
 8004920:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004922:	e008      	b.n	8004936 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004924:	f7fd fd0e 	bl	8002344 <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	2b64      	cmp	r3, #100	; 0x64
 8004930:	d901      	bls.n	8004936 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e26c      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004936:	4ba5      	ldr	r3, [pc, #660]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d1f0      	bne.n	8004924 <HAL_RCC_OscConfig+0x2d0>
 8004942:	e000      	b.n	8004946 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004944:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0302 	and.w	r3, r3, #2
 800494e:	2b00      	cmp	r3, #0
 8004950:	d060      	beq.n	8004a14 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004952:	69bb      	ldr	r3, [r7, #24]
 8004954:	2b04      	cmp	r3, #4
 8004956:	d005      	beq.n	8004964 <HAL_RCC_OscConfig+0x310>
 8004958:	69bb      	ldr	r3, [r7, #24]
 800495a:	2b0c      	cmp	r3, #12
 800495c:	d119      	bne.n	8004992 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	2b02      	cmp	r3, #2
 8004962:	d116      	bne.n	8004992 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004964:	4b99      	ldr	r3, [pc, #612]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800496c:	2b00      	cmp	r3, #0
 800496e:	d005      	beq.n	800497c <HAL_RCC_OscConfig+0x328>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d101      	bne.n	800497c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e249      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800497c:	4b93      	ldr	r3, [pc, #588]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	061b      	lsls	r3, r3, #24
 800498a:	4990      	ldr	r1, [pc, #576]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 800498c:	4313      	orrs	r3, r2
 800498e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004990:	e040      	b.n	8004a14 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	68db      	ldr	r3, [r3, #12]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d023      	beq.n	80049e2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800499a:	4b8c      	ldr	r3, [pc, #560]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a8b      	ldr	r2, [pc, #556]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 80049a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049a6:	f7fd fccd 	bl	8002344 <HAL_GetTick>
 80049aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049ac:	e008      	b.n	80049c0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049ae:	f7fd fcc9 	bl	8002344 <HAL_GetTick>
 80049b2:	4602      	mov	r2, r0
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	1ad3      	subs	r3, r2, r3
 80049b8:	2b02      	cmp	r3, #2
 80049ba:	d901      	bls.n	80049c0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80049bc:	2303      	movs	r3, #3
 80049be:	e227      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049c0:	4b82      	ldr	r3, [pc, #520]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d0f0      	beq.n	80049ae <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049cc:	4b7f      	ldr	r3, [pc, #508]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	691b      	ldr	r3, [r3, #16]
 80049d8:	061b      	lsls	r3, r3, #24
 80049da:	497c      	ldr	r1, [pc, #496]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	604b      	str	r3, [r1, #4]
 80049e0:	e018      	b.n	8004a14 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049e2:	4b7a      	ldr	r3, [pc, #488]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a79      	ldr	r2, [pc, #484]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 80049e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ee:	f7fd fca9 	bl	8002344 <HAL_GetTick>
 80049f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80049f4:	e008      	b.n	8004a08 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049f6:	f7fd fca5 	bl	8002344 <HAL_GetTick>
 80049fa:	4602      	mov	r2, r0
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	2b02      	cmp	r3, #2
 8004a02:	d901      	bls.n	8004a08 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004a04:	2303      	movs	r3, #3
 8004a06:	e203      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a08:	4b70      	ldr	r3, [pc, #448]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d1f0      	bne.n	80049f6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0308 	and.w	r3, r3, #8
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d03c      	beq.n	8004a9a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	695b      	ldr	r3, [r3, #20]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d01c      	beq.n	8004a62 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a28:	4b68      	ldr	r3, [pc, #416]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004a2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a2e:	4a67      	ldr	r2, [pc, #412]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004a30:	f043 0301 	orr.w	r3, r3, #1
 8004a34:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a38:	f7fd fc84 	bl	8002344 <HAL_GetTick>
 8004a3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a3e:	e008      	b.n	8004a52 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a40:	f7fd fc80 	bl	8002344 <HAL_GetTick>
 8004a44:	4602      	mov	r2, r0
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	1ad3      	subs	r3, r2, r3
 8004a4a:	2b02      	cmp	r3, #2
 8004a4c:	d901      	bls.n	8004a52 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004a4e:	2303      	movs	r3, #3
 8004a50:	e1de      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a52:	4b5e      	ldr	r3, [pc, #376]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004a54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d0ef      	beq.n	8004a40 <HAL_RCC_OscConfig+0x3ec>
 8004a60:	e01b      	b.n	8004a9a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a62:	4b5a      	ldr	r3, [pc, #360]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004a64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a68:	4a58      	ldr	r2, [pc, #352]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004a6a:	f023 0301 	bic.w	r3, r3, #1
 8004a6e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a72:	f7fd fc67 	bl	8002344 <HAL_GetTick>
 8004a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a78:	e008      	b.n	8004a8c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a7a:	f7fd fc63 	bl	8002344 <HAL_GetTick>
 8004a7e:	4602      	mov	r2, r0
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	1ad3      	subs	r3, r2, r3
 8004a84:	2b02      	cmp	r3, #2
 8004a86:	d901      	bls.n	8004a8c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	e1c1      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a8c:	4b4f      	ldr	r3, [pc, #316]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004a8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a92:	f003 0302 	and.w	r3, r3, #2
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d1ef      	bne.n	8004a7a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 0304 	and.w	r3, r3, #4
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	f000 80a6 	beq.w	8004bf4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004aac:	4b47      	ldr	r3, [pc, #284]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004aae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ab0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d10d      	bne.n	8004ad4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ab8:	4b44      	ldr	r3, [pc, #272]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004aba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004abc:	4a43      	ldr	r2, [pc, #268]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004abe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ac2:	6593      	str	r3, [r2, #88]	; 0x58
 8004ac4:	4b41      	ldr	r3, [pc, #260]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004ac6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ac8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004acc:	60bb      	str	r3, [r7, #8]
 8004ace:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ad4:	4b3e      	ldr	r3, [pc, #248]	; (8004bd0 <HAL_RCC_OscConfig+0x57c>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d118      	bne.n	8004b12 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ae0:	4b3b      	ldr	r3, [pc, #236]	; (8004bd0 <HAL_RCC_OscConfig+0x57c>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a3a      	ldr	r2, [pc, #232]	; (8004bd0 <HAL_RCC_OscConfig+0x57c>)
 8004ae6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004aea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004aec:	f7fd fc2a 	bl	8002344 <HAL_GetTick>
 8004af0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004af2:	e008      	b.n	8004b06 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004af4:	f7fd fc26 	bl	8002344 <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d901      	bls.n	8004b06 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004b02:	2303      	movs	r3, #3
 8004b04:	e184      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b06:	4b32      	ldr	r3, [pc, #200]	; (8004bd0 <HAL_RCC_OscConfig+0x57c>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d0f0      	beq.n	8004af4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	2b01      	cmp	r3, #1
 8004b18:	d108      	bne.n	8004b2c <HAL_RCC_OscConfig+0x4d8>
 8004b1a:	4b2c      	ldr	r3, [pc, #176]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004b1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b20:	4a2a      	ldr	r2, [pc, #168]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004b22:	f043 0301 	orr.w	r3, r3, #1
 8004b26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004b2a:	e024      	b.n	8004b76 <HAL_RCC_OscConfig+0x522>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	2b05      	cmp	r3, #5
 8004b32:	d110      	bne.n	8004b56 <HAL_RCC_OscConfig+0x502>
 8004b34:	4b25      	ldr	r3, [pc, #148]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b3a:	4a24      	ldr	r2, [pc, #144]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004b3c:	f043 0304 	orr.w	r3, r3, #4
 8004b40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004b44:	4b21      	ldr	r3, [pc, #132]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b4a:	4a20      	ldr	r2, [pc, #128]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004b4c:	f043 0301 	orr.w	r3, r3, #1
 8004b50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004b54:	e00f      	b.n	8004b76 <HAL_RCC_OscConfig+0x522>
 8004b56:	4b1d      	ldr	r3, [pc, #116]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b5c:	4a1b      	ldr	r2, [pc, #108]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004b5e:	f023 0301 	bic.w	r3, r3, #1
 8004b62:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004b66:	4b19      	ldr	r3, [pc, #100]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b6c:	4a17      	ldr	r2, [pc, #92]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004b6e:	f023 0304 	bic.w	r3, r3, #4
 8004b72:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d016      	beq.n	8004bac <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b7e:	f7fd fbe1 	bl	8002344 <HAL_GetTick>
 8004b82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b84:	e00a      	b.n	8004b9c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b86:	f7fd fbdd 	bl	8002344 <HAL_GetTick>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	1ad3      	subs	r3, r2, r3
 8004b90:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d901      	bls.n	8004b9c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004b98:	2303      	movs	r3, #3
 8004b9a:	e139      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b9c:	4b0b      	ldr	r3, [pc, #44]	; (8004bcc <HAL_RCC_OscConfig+0x578>)
 8004b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ba2:	f003 0302 	and.w	r3, r3, #2
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d0ed      	beq.n	8004b86 <HAL_RCC_OscConfig+0x532>
 8004baa:	e01a      	b.n	8004be2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bac:	f7fd fbca 	bl	8002344 <HAL_GetTick>
 8004bb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004bb2:	e00f      	b.n	8004bd4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bb4:	f7fd fbc6 	bl	8002344 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d906      	bls.n	8004bd4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e122      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
 8004bca:	bf00      	nop
 8004bcc:	40021000 	.word	0x40021000
 8004bd0:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004bd4:	4b90      	ldr	r3, [pc, #576]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bda:	f003 0302 	and.w	r3, r3, #2
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d1e8      	bne.n	8004bb4 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004be2:	7ffb      	ldrb	r3, [r7, #31]
 8004be4:	2b01      	cmp	r3, #1
 8004be6:	d105      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004be8:	4b8b      	ldr	r3, [pc, #556]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004bea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bec:	4a8a      	ldr	r2, [pc, #552]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004bee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bf2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	f000 8108 	beq.w	8004e0e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c02:	2b02      	cmp	r3, #2
 8004c04:	f040 80d0 	bne.w	8004da8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004c08:	4b83      	ldr	r3, [pc, #524]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	f003 0203 	and.w	r2, r3, #3
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d130      	bne.n	8004c7e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c26:	3b01      	subs	r3, #1
 8004c28:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d127      	bne.n	8004c7e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c38:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d11f      	bne.n	8004c7e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004c48:	2a07      	cmp	r2, #7
 8004c4a:	bf14      	ite	ne
 8004c4c:	2201      	movne	r2, #1
 8004c4e:	2200      	moveq	r2, #0
 8004c50:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d113      	bne.n	8004c7e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c60:	085b      	lsrs	r3, r3, #1
 8004c62:	3b01      	subs	r3, #1
 8004c64:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d109      	bne.n	8004c7e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c74:	085b      	lsrs	r3, r3, #1
 8004c76:	3b01      	subs	r3, #1
 8004c78:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	d06e      	beq.n	8004d5c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c7e:	69bb      	ldr	r3, [r7, #24]
 8004c80:	2b0c      	cmp	r3, #12
 8004c82:	d069      	beq.n	8004d58 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004c84:	4b64      	ldr	r3, [pc, #400]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d105      	bne.n	8004c9c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004c90:	4b61      	ldr	r3, [pc, #388]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d001      	beq.n	8004ca0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e0b7      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004ca0:	4b5d      	ldr	r3, [pc, #372]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a5c      	ldr	r2, [pc, #368]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004ca6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004caa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004cac:	f7fd fb4a 	bl	8002344 <HAL_GetTick>
 8004cb0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cb2:	e008      	b.n	8004cc6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cb4:	f7fd fb46 	bl	8002344 <HAL_GetTick>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	2b02      	cmp	r3, #2
 8004cc0:	d901      	bls.n	8004cc6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	e0a4      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cc6:	4b54      	ldr	r3, [pc, #336]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d1f0      	bne.n	8004cb4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004cd2:	4b51      	ldr	r3, [pc, #324]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004cd4:	68da      	ldr	r2, [r3, #12]
 8004cd6:	4b51      	ldr	r3, [pc, #324]	; (8004e1c <HAL_RCC_OscConfig+0x7c8>)
 8004cd8:	4013      	ands	r3, r2
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004ce2:	3a01      	subs	r2, #1
 8004ce4:	0112      	lsls	r2, r2, #4
 8004ce6:	4311      	orrs	r1, r2
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004cec:	0212      	lsls	r2, r2, #8
 8004cee:	4311      	orrs	r1, r2
 8004cf0:	687a      	ldr	r2, [r7, #4]
 8004cf2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004cf4:	0852      	lsrs	r2, r2, #1
 8004cf6:	3a01      	subs	r2, #1
 8004cf8:	0552      	lsls	r2, r2, #21
 8004cfa:	4311      	orrs	r1, r2
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004d00:	0852      	lsrs	r2, r2, #1
 8004d02:	3a01      	subs	r2, #1
 8004d04:	0652      	lsls	r2, r2, #25
 8004d06:	4311      	orrs	r1, r2
 8004d08:	687a      	ldr	r2, [r7, #4]
 8004d0a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004d0c:	0912      	lsrs	r2, r2, #4
 8004d0e:	0452      	lsls	r2, r2, #17
 8004d10:	430a      	orrs	r2, r1
 8004d12:	4941      	ldr	r1, [pc, #260]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004d14:	4313      	orrs	r3, r2
 8004d16:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004d18:	4b3f      	ldr	r3, [pc, #252]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a3e      	ldr	r2, [pc, #248]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004d1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004d22:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004d24:	4b3c      	ldr	r3, [pc, #240]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004d26:	68db      	ldr	r3, [r3, #12]
 8004d28:	4a3b      	ldr	r2, [pc, #236]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004d2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004d2e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004d30:	f7fd fb08 	bl	8002344 <HAL_GetTick>
 8004d34:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d36:	e008      	b.n	8004d4a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d38:	f7fd fb04 	bl	8002344 <HAL_GetTick>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d901      	bls.n	8004d4a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004d46:	2303      	movs	r3, #3
 8004d48:	e062      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d4a:	4b33      	ldr	r3, [pc, #204]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d0f0      	beq.n	8004d38 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d56:	e05a      	b.n	8004e0e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e059      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d5c:	4b2e      	ldr	r3, [pc, #184]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d152      	bne.n	8004e0e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004d68:	4b2b      	ldr	r3, [pc, #172]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a2a      	ldr	r2, [pc, #168]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004d6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004d72:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004d74:	4b28      	ldr	r3, [pc, #160]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	4a27      	ldr	r2, [pc, #156]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004d7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004d7e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004d80:	f7fd fae0 	bl	8002344 <HAL_GetTick>
 8004d84:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d86:	e008      	b.n	8004d9a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d88:	f7fd fadc 	bl	8002344 <HAL_GetTick>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d901      	bls.n	8004d9a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e03a      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d9a:	4b1f      	ldr	r3, [pc, #124]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d0f0      	beq.n	8004d88 <HAL_RCC_OscConfig+0x734>
 8004da6:	e032      	b.n	8004e0e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004da8:	69bb      	ldr	r3, [r7, #24]
 8004daa:	2b0c      	cmp	r3, #12
 8004dac:	d02d      	beq.n	8004e0a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dae:	4b1a      	ldr	r3, [pc, #104]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a19      	ldr	r2, [pc, #100]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004db4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004db8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004dba:	4b17      	ldr	r3, [pc, #92]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d105      	bne.n	8004dd2 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004dc6:	4b14      	ldr	r3, [pc, #80]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004dc8:	68db      	ldr	r3, [r3, #12]
 8004dca:	4a13      	ldr	r2, [pc, #76]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004dcc:	f023 0303 	bic.w	r3, r3, #3
 8004dd0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004dd2:	4b11      	ldr	r3, [pc, #68]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	4a10      	ldr	r2, [pc, #64]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004dd8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004ddc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004de0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004de2:	f7fd faaf 	bl	8002344 <HAL_GetTick>
 8004de6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004de8:	e008      	b.n	8004dfc <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dea:	f7fd faab 	bl	8002344 <HAL_GetTick>
 8004dee:	4602      	mov	r2, r0
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	2b02      	cmp	r3, #2
 8004df6:	d901      	bls.n	8004dfc <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8004df8:	2303      	movs	r3, #3
 8004dfa:	e009      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dfc:	4b06      	ldr	r3, [pc, #24]	; (8004e18 <HAL_RCC_OscConfig+0x7c4>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d1f0      	bne.n	8004dea <HAL_RCC_OscConfig+0x796>
 8004e08:	e001      	b.n	8004e0e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e000      	b.n	8004e10 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8004e0e:	2300      	movs	r3, #0
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	3720      	adds	r7, #32
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	40021000 	.word	0x40021000
 8004e1c:	f99d808c 	.word	0xf99d808c

08004e20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d101      	bne.n	8004e34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e30:	2301      	movs	r3, #1
 8004e32:	e0c8      	b.n	8004fc6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e34:	4b66      	ldr	r3, [pc, #408]	; (8004fd0 <HAL_RCC_ClockConfig+0x1b0>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 0307 	and.w	r3, r3, #7
 8004e3c:	683a      	ldr	r2, [r7, #0]
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d910      	bls.n	8004e64 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e42:	4b63      	ldr	r3, [pc, #396]	; (8004fd0 <HAL_RCC_ClockConfig+0x1b0>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f023 0207 	bic.w	r2, r3, #7
 8004e4a:	4961      	ldr	r1, [pc, #388]	; (8004fd0 <HAL_RCC_ClockConfig+0x1b0>)
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e52:	4b5f      	ldr	r3, [pc, #380]	; (8004fd0 <HAL_RCC_ClockConfig+0x1b0>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0307 	and.w	r3, r3, #7
 8004e5a:	683a      	ldr	r2, [r7, #0]
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d001      	beq.n	8004e64 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	e0b0      	b.n	8004fc6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f003 0301 	and.w	r3, r3, #1
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d04c      	beq.n	8004f0a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	2b03      	cmp	r3, #3
 8004e76:	d107      	bne.n	8004e88 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e78:	4b56      	ldr	r3, [pc, #344]	; (8004fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d121      	bne.n	8004ec8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	e09e      	b.n	8004fc6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	2b02      	cmp	r3, #2
 8004e8e:	d107      	bne.n	8004ea0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e90:	4b50      	ldr	r3, [pc, #320]	; (8004fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d115      	bne.n	8004ec8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e092      	b.n	8004fc6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d107      	bne.n	8004eb8 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004ea8:	4b4a      	ldr	r3, [pc, #296]	; (8004fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f003 0302 	and.w	r3, r3, #2
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d109      	bne.n	8004ec8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e086      	b.n	8004fc6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004eb8:	4b46      	ldr	r3, [pc, #280]	; (8004fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d101      	bne.n	8004ec8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e07e      	b.n	8004fc6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004ec8:	4b42      	ldr	r3, [pc, #264]	; (8004fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	f023 0203 	bic.w	r2, r3, #3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	493f      	ldr	r1, [pc, #252]	; (8004fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004eda:	f7fd fa33 	bl	8002344 <HAL_GetTick>
 8004ede:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ee0:	e00a      	b.n	8004ef8 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ee2:	f7fd fa2f 	bl	8002344 <HAL_GetTick>
 8004ee6:	4602      	mov	r2, r0
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	1ad3      	subs	r3, r2, r3
 8004eec:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d901      	bls.n	8004ef8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004ef4:	2303      	movs	r3, #3
 8004ef6:	e066      	b.n	8004fc6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ef8:	4b36      	ldr	r3, [pc, #216]	; (8004fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	f003 020c 	and.w	r2, r3, #12
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	009b      	lsls	r3, r3, #2
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d1eb      	bne.n	8004ee2 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 0302 	and.w	r3, r3, #2
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d008      	beq.n	8004f28 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f16:	4b2f      	ldr	r3, [pc, #188]	; (8004fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	492c      	ldr	r1, [pc, #176]	; (8004fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004f28:	4b29      	ldr	r3, [pc, #164]	; (8004fd0 <HAL_RCC_ClockConfig+0x1b0>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 0307 	and.w	r3, r3, #7
 8004f30:	683a      	ldr	r2, [r7, #0]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d210      	bcs.n	8004f58 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f36:	4b26      	ldr	r3, [pc, #152]	; (8004fd0 <HAL_RCC_ClockConfig+0x1b0>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f023 0207 	bic.w	r2, r3, #7
 8004f3e:	4924      	ldr	r1, [pc, #144]	; (8004fd0 <HAL_RCC_ClockConfig+0x1b0>)
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f46:	4b22      	ldr	r3, [pc, #136]	; (8004fd0 <HAL_RCC_ClockConfig+0x1b0>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 0307 	and.w	r3, r3, #7
 8004f4e:	683a      	ldr	r2, [r7, #0]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d001      	beq.n	8004f58 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	e036      	b.n	8004fc6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0304 	and.w	r3, r3, #4
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d008      	beq.n	8004f76 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f64:	4b1b      	ldr	r3, [pc, #108]	; (8004fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	4918      	ldr	r1, [pc, #96]	; (8004fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f003 0308 	and.w	r3, r3, #8
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d009      	beq.n	8004f96 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f82:	4b14      	ldr	r3, [pc, #80]	; (8004fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	00db      	lsls	r3, r3, #3
 8004f90:	4910      	ldr	r1, [pc, #64]	; (8004fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8004f92:	4313      	orrs	r3, r2
 8004f94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004f96:	f000 f825 	bl	8004fe4 <HAL_RCC_GetSysClockFreq>
 8004f9a:	4601      	mov	r1, r0
 8004f9c:	4b0d      	ldr	r3, [pc, #52]	; (8004fd4 <HAL_RCC_ClockConfig+0x1b4>)
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	091b      	lsrs	r3, r3, #4
 8004fa2:	f003 030f 	and.w	r3, r3, #15
 8004fa6:	4a0c      	ldr	r2, [pc, #48]	; (8004fd8 <HAL_RCC_ClockConfig+0x1b8>)
 8004fa8:	5cd3      	ldrb	r3, [r2, r3]
 8004faa:	f003 031f 	and.w	r3, r3, #31
 8004fae:	fa21 f303 	lsr.w	r3, r1, r3
 8004fb2:	4a0a      	ldr	r2, [pc, #40]	; (8004fdc <HAL_RCC_ClockConfig+0x1bc>)
 8004fb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004fb6:	4b0a      	ldr	r3, [pc, #40]	; (8004fe0 <HAL_RCC_ClockConfig+0x1c0>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f7fd f872 	bl	80020a4 <HAL_InitTick>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	72fb      	strb	r3, [r7, #11]

  return status;
 8004fc4:	7afb      	ldrb	r3, [r7, #11]
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3710      	adds	r7, #16
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	40022000 	.word	0x40022000
 8004fd4:	40021000 	.word	0x40021000
 8004fd8:	0800dd70 	.word	0x0800dd70
 8004fdc:	20000000 	.word	0x20000000
 8004fe0:	20000004 	.word	0x20000004

08004fe4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b089      	sub	sp, #36	; 0x24
 8004fe8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004fea:	2300      	movs	r3, #0
 8004fec:	61fb      	str	r3, [r7, #28]
 8004fee:	2300      	movs	r3, #0
 8004ff0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ff2:	4b3d      	ldr	r3, [pc, #244]	; (80050e8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f003 030c 	and.w	r3, r3, #12
 8004ffa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ffc:	4b3a      	ldr	r3, [pc, #232]	; (80050e8 <HAL_RCC_GetSysClockFreq+0x104>)
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	f003 0303 	and.w	r3, r3, #3
 8005004:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d005      	beq.n	8005018 <HAL_RCC_GetSysClockFreq+0x34>
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	2b0c      	cmp	r3, #12
 8005010:	d121      	bne.n	8005056 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2b01      	cmp	r3, #1
 8005016:	d11e      	bne.n	8005056 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005018:	4b33      	ldr	r3, [pc, #204]	; (80050e8 <HAL_RCC_GetSysClockFreq+0x104>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 0308 	and.w	r3, r3, #8
 8005020:	2b00      	cmp	r3, #0
 8005022:	d107      	bne.n	8005034 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005024:	4b30      	ldr	r3, [pc, #192]	; (80050e8 <HAL_RCC_GetSysClockFreq+0x104>)
 8005026:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800502a:	0a1b      	lsrs	r3, r3, #8
 800502c:	f003 030f 	and.w	r3, r3, #15
 8005030:	61fb      	str	r3, [r7, #28]
 8005032:	e005      	b.n	8005040 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005034:	4b2c      	ldr	r3, [pc, #176]	; (80050e8 <HAL_RCC_GetSysClockFreq+0x104>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	091b      	lsrs	r3, r3, #4
 800503a:	f003 030f 	and.w	r3, r3, #15
 800503e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005040:	4a2a      	ldr	r2, [pc, #168]	; (80050ec <HAL_RCC_GetSysClockFreq+0x108>)
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005048:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d10d      	bne.n	800506c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005050:	69fb      	ldr	r3, [r7, #28]
 8005052:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005054:	e00a      	b.n	800506c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	2b04      	cmp	r3, #4
 800505a:	d102      	bne.n	8005062 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800505c:	4b24      	ldr	r3, [pc, #144]	; (80050f0 <HAL_RCC_GetSysClockFreq+0x10c>)
 800505e:	61bb      	str	r3, [r7, #24]
 8005060:	e004      	b.n	800506c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	2b08      	cmp	r3, #8
 8005066:	d101      	bne.n	800506c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005068:	4b22      	ldr	r3, [pc, #136]	; (80050f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800506a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	2b0c      	cmp	r3, #12
 8005070:	d133      	bne.n	80050da <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005072:	4b1d      	ldr	r3, [pc, #116]	; (80050e8 <HAL_RCC_GetSysClockFreq+0x104>)
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	f003 0303 	and.w	r3, r3, #3
 800507a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	2b02      	cmp	r3, #2
 8005080:	d002      	beq.n	8005088 <HAL_RCC_GetSysClockFreq+0xa4>
 8005082:	2b03      	cmp	r3, #3
 8005084:	d003      	beq.n	800508e <HAL_RCC_GetSysClockFreq+0xaa>
 8005086:	e005      	b.n	8005094 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005088:	4b19      	ldr	r3, [pc, #100]	; (80050f0 <HAL_RCC_GetSysClockFreq+0x10c>)
 800508a:	617b      	str	r3, [r7, #20]
      break;
 800508c:	e005      	b.n	800509a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800508e:	4b19      	ldr	r3, [pc, #100]	; (80050f4 <HAL_RCC_GetSysClockFreq+0x110>)
 8005090:	617b      	str	r3, [r7, #20]
      break;
 8005092:	e002      	b.n	800509a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	617b      	str	r3, [r7, #20]
      break;
 8005098:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800509a:	4b13      	ldr	r3, [pc, #76]	; (80050e8 <HAL_RCC_GetSysClockFreq+0x104>)
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	091b      	lsrs	r3, r3, #4
 80050a0:	f003 0307 	and.w	r3, r3, #7
 80050a4:	3301      	adds	r3, #1
 80050a6:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80050a8:	4b0f      	ldr	r3, [pc, #60]	; (80050e8 <HAL_RCC_GetSysClockFreq+0x104>)
 80050aa:	68db      	ldr	r3, [r3, #12]
 80050ac:	0a1b      	lsrs	r3, r3, #8
 80050ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80050b2:	697a      	ldr	r2, [r7, #20]
 80050b4:	fb02 f203 	mul.w	r2, r2, r3
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80050be:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80050c0:	4b09      	ldr	r3, [pc, #36]	; (80050e8 <HAL_RCC_GetSysClockFreq+0x104>)
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	0e5b      	lsrs	r3, r3, #25
 80050c6:	f003 0303 	and.w	r3, r3, #3
 80050ca:	3301      	adds	r3, #1
 80050cc:	005b      	lsls	r3, r3, #1
 80050ce:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80050d0:	697a      	ldr	r2, [r7, #20]
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80050d8:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80050da:	69bb      	ldr	r3, [r7, #24]
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3724      	adds	r7, #36	; 0x24
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr
 80050e8:	40021000 	.word	0x40021000
 80050ec:	0800dd88 	.word	0x0800dd88
 80050f0:	00f42400 	.word	0x00f42400
 80050f4:	007a1200 	.word	0x007a1200

080050f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050f8:	b480      	push	{r7}
 80050fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050fc:	4b03      	ldr	r3, [pc, #12]	; (800510c <HAL_RCC_GetHCLKFreq+0x14>)
 80050fe:	681b      	ldr	r3, [r3, #0]
}
 8005100:	4618      	mov	r0, r3
 8005102:	46bd      	mov	sp, r7
 8005104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005108:	4770      	bx	lr
 800510a:	bf00      	nop
 800510c:	20000000 	.word	0x20000000

08005110 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005114:	f7ff fff0 	bl	80050f8 <HAL_RCC_GetHCLKFreq>
 8005118:	4601      	mov	r1, r0
 800511a:	4b06      	ldr	r3, [pc, #24]	; (8005134 <HAL_RCC_GetPCLK1Freq+0x24>)
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	0a1b      	lsrs	r3, r3, #8
 8005120:	f003 0307 	and.w	r3, r3, #7
 8005124:	4a04      	ldr	r2, [pc, #16]	; (8005138 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005126:	5cd3      	ldrb	r3, [r2, r3]
 8005128:	f003 031f 	and.w	r3, r3, #31
 800512c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005130:	4618      	mov	r0, r3
 8005132:	bd80      	pop	{r7, pc}
 8005134:	40021000 	.word	0x40021000
 8005138:	0800dd80 	.word	0x0800dd80

0800513c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005140:	f7ff ffda 	bl	80050f8 <HAL_RCC_GetHCLKFreq>
 8005144:	4601      	mov	r1, r0
 8005146:	4b06      	ldr	r3, [pc, #24]	; (8005160 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	0adb      	lsrs	r3, r3, #11
 800514c:	f003 0307 	and.w	r3, r3, #7
 8005150:	4a04      	ldr	r2, [pc, #16]	; (8005164 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005152:	5cd3      	ldrb	r3, [r2, r3]
 8005154:	f003 031f 	and.w	r3, r3, #31
 8005158:	fa21 f303 	lsr.w	r3, r1, r3
}
 800515c:	4618      	mov	r0, r3
 800515e:	bd80      	pop	{r7, pc}
 8005160:	40021000 	.word	0x40021000
 8005164:	0800dd80 	.word	0x0800dd80

08005168 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005168:	b480      	push	{r7}
 800516a:	b083      	sub	sp, #12
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	220f      	movs	r2, #15
 8005176:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005178:	4b12      	ldr	r3, [pc, #72]	; (80051c4 <HAL_RCC_GetClockConfig+0x5c>)
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	f003 0203 	and.w	r2, r3, #3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005184:	4b0f      	ldr	r3, [pc, #60]	; (80051c4 <HAL_RCC_GetClockConfig+0x5c>)
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005190:	4b0c      	ldr	r3, [pc, #48]	; (80051c4 <HAL_RCC_GetClockConfig+0x5c>)
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800519c:	4b09      	ldr	r3, [pc, #36]	; (80051c4 <HAL_RCC_GetClockConfig+0x5c>)
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	08db      	lsrs	r3, r3, #3
 80051a2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80051aa:	4b07      	ldr	r3, [pc, #28]	; (80051c8 <HAL_RCC_GetClockConfig+0x60>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f003 0207 	and.w	r2, r3, #7
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	601a      	str	r2, [r3, #0]
}
 80051b6:	bf00      	nop
 80051b8:	370c      	adds	r7, #12
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	40021000 	.word	0x40021000
 80051c8:	40022000 	.word	0x40022000

080051cc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b086      	sub	sp, #24
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80051d4:	2300      	movs	r3, #0
 80051d6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80051d8:	4b2a      	ldr	r3, [pc, #168]	; (8005284 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d003      	beq.n	80051ec <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80051e4:	f7ff f9d2 	bl	800458c <HAL_PWREx_GetVoltageRange>
 80051e8:	6178      	str	r0, [r7, #20]
 80051ea:	e014      	b.n	8005216 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80051ec:	4b25      	ldr	r3, [pc, #148]	; (8005284 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051f0:	4a24      	ldr	r2, [pc, #144]	; (8005284 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051f6:	6593      	str	r3, [r2, #88]	; 0x58
 80051f8:	4b22      	ldr	r3, [pc, #136]	; (8005284 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80051fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005200:	60fb      	str	r3, [r7, #12]
 8005202:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005204:	f7ff f9c2 	bl	800458c <HAL_PWREx_GetVoltageRange>
 8005208:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800520a:	4b1e      	ldr	r3, [pc, #120]	; (8005284 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800520c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800520e:	4a1d      	ldr	r2, [pc, #116]	; (8005284 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005210:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005214:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800521c:	d10b      	bne.n	8005236 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2b80      	cmp	r3, #128	; 0x80
 8005222:	d919      	bls.n	8005258 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2ba0      	cmp	r3, #160	; 0xa0
 8005228:	d902      	bls.n	8005230 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800522a:	2302      	movs	r3, #2
 800522c:	613b      	str	r3, [r7, #16]
 800522e:	e013      	b.n	8005258 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005230:	2301      	movs	r3, #1
 8005232:	613b      	str	r3, [r7, #16]
 8005234:	e010      	b.n	8005258 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2b80      	cmp	r3, #128	; 0x80
 800523a:	d902      	bls.n	8005242 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800523c:	2303      	movs	r3, #3
 800523e:	613b      	str	r3, [r7, #16]
 8005240:	e00a      	b.n	8005258 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2b80      	cmp	r3, #128	; 0x80
 8005246:	d102      	bne.n	800524e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005248:	2302      	movs	r3, #2
 800524a:	613b      	str	r3, [r7, #16]
 800524c:	e004      	b.n	8005258 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2b70      	cmp	r3, #112	; 0x70
 8005252:	d101      	bne.n	8005258 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005254:	2301      	movs	r3, #1
 8005256:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005258:	4b0b      	ldr	r3, [pc, #44]	; (8005288 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f023 0207 	bic.w	r2, r3, #7
 8005260:	4909      	ldr	r1, [pc, #36]	; (8005288 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	4313      	orrs	r3, r2
 8005266:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005268:	4b07      	ldr	r3, [pc, #28]	; (8005288 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 0307 	and.w	r3, r3, #7
 8005270:	693a      	ldr	r2, [r7, #16]
 8005272:	429a      	cmp	r2, r3
 8005274:	d001      	beq.n	800527a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e000      	b.n	800527c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800527a:	2300      	movs	r3, #0
}
 800527c:	4618      	mov	r0, r3
 800527e:	3718      	adds	r7, #24
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}
 8005284:	40021000 	.word	0x40021000
 8005288:	40022000 	.word	0x40022000

0800528c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b086      	sub	sp, #24
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005294:	2300      	movs	r3, #0
 8005296:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005298:	2300      	movs	r3, #0
 800529a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d03f      	beq.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80052ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052b0:	d01c      	beq.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x60>
 80052b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052b6:	d802      	bhi.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x32>
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d00e      	beq.n	80052da <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80052bc:	e01f      	b.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x72>
 80052be:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80052c2:	d003      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x40>
 80052c4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80052c8:	d01c      	beq.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80052ca:	e018      	b.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80052cc:	4b85      	ldr	r3, [pc, #532]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	4a84      	ldr	r2, [pc, #528]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80052d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052d6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80052d8:	e015      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	3304      	adds	r3, #4
 80052de:	2100      	movs	r1, #0
 80052e0:	4618      	mov	r0, r3
 80052e2:	f000 fab9 	bl	8005858 <RCCEx_PLLSAI1_Config>
 80052e6:	4603      	mov	r3, r0
 80052e8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80052ea:	e00c      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	3320      	adds	r3, #32
 80052f0:	2100      	movs	r1, #0
 80052f2:	4618      	mov	r0, r3
 80052f4:	f000 fba0 	bl	8005a38 <RCCEx_PLLSAI2_Config>
 80052f8:	4603      	mov	r3, r0
 80052fa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80052fc:	e003      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	74fb      	strb	r3, [r7, #19]
      break;
 8005302:	e000      	b.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8005304:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005306:	7cfb      	ldrb	r3, [r7, #19]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d10b      	bne.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800530c:	4b75      	ldr	r3, [pc, #468]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800530e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005312:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800531a:	4972      	ldr	r1, [pc, #456]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800531c:	4313      	orrs	r3, r2
 800531e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005322:	e001      	b.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005324:	7cfb      	ldrb	r3, [r7, #19]
 8005326:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005330:	2b00      	cmp	r3, #0
 8005332:	d03f      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005338:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800533c:	d01c      	beq.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800533e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005342:	d802      	bhi.n	800534a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8005344:	2b00      	cmp	r3, #0
 8005346:	d00e      	beq.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8005348:	e01f      	b.n	800538a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800534a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800534e:	d003      	beq.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8005350:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005354:	d01c      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8005356:	e018      	b.n	800538a <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005358:	4b62      	ldr	r3, [pc, #392]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800535a:	68db      	ldr	r3, [r3, #12]
 800535c:	4a61      	ldr	r2, [pc, #388]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800535e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005362:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005364:	e015      	b.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	3304      	adds	r3, #4
 800536a:	2100      	movs	r1, #0
 800536c:	4618      	mov	r0, r3
 800536e:	f000 fa73 	bl	8005858 <RCCEx_PLLSAI1_Config>
 8005372:	4603      	mov	r3, r0
 8005374:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005376:	e00c      	b.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	3320      	adds	r3, #32
 800537c:	2100      	movs	r1, #0
 800537e:	4618      	mov	r0, r3
 8005380:	f000 fb5a 	bl	8005a38 <RCCEx_PLLSAI2_Config>
 8005384:	4603      	mov	r3, r0
 8005386:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005388:	e003      	b.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	74fb      	strb	r3, [r7, #19]
      break;
 800538e:	e000      	b.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8005390:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005392:	7cfb      	ldrb	r3, [r7, #19]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d10b      	bne.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005398:	4b52      	ldr	r3, [pc, #328]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800539a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800539e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80053a6:	494f      	ldr	r1, [pc, #316]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80053a8:	4313      	orrs	r3, r2
 80053aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80053ae:	e001      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053b0:	7cfb      	ldrb	r3, [r7, #19]
 80053b2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053bc:	2b00      	cmp	r3, #0
 80053be:	f000 80a0 	beq.w	8005502 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053c2:	2300      	movs	r3, #0
 80053c4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80053c6:	4b47      	ldr	r3, [pc, #284]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80053c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d101      	bne.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80053d2:	2301      	movs	r3, #1
 80053d4:	e000      	b.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80053d6:	2300      	movs	r3, #0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d00d      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053dc:	4b41      	ldr	r3, [pc, #260]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80053de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053e0:	4a40      	ldr	r2, [pc, #256]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80053e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053e6:	6593      	str	r3, [r2, #88]	; 0x58
 80053e8:	4b3e      	ldr	r3, [pc, #248]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80053ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053f0:	60bb      	str	r3, [r7, #8]
 80053f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053f4:	2301      	movs	r3, #1
 80053f6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80053f8:	4b3b      	ldr	r3, [pc, #236]	; (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a3a      	ldr	r2, [pc, #232]	; (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80053fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005402:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005404:	f7fc ff9e 	bl	8002344 <HAL_GetTick>
 8005408:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800540a:	e009      	b.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800540c:	f7fc ff9a 	bl	8002344 <HAL_GetTick>
 8005410:	4602      	mov	r2, r0
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	1ad3      	subs	r3, r2, r3
 8005416:	2b02      	cmp	r3, #2
 8005418:	d902      	bls.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800541a:	2303      	movs	r3, #3
 800541c:	74fb      	strb	r3, [r7, #19]
        break;
 800541e:	e005      	b.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005420:	4b31      	ldr	r3, [pc, #196]	; (80054e8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005428:	2b00      	cmp	r3, #0
 800542a:	d0ef      	beq.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 800542c:	7cfb      	ldrb	r3, [r7, #19]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d15c      	bne.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005432:	4b2c      	ldr	r3, [pc, #176]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005434:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005438:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800543c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d01f      	beq.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800544a:	697a      	ldr	r2, [r7, #20]
 800544c:	429a      	cmp	r2, r3
 800544e:	d019      	beq.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005450:	4b24      	ldr	r3, [pc, #144]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005452:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005456:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800545a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800545c:	4b21      	ldr	r3, [pc, #132]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800545e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005462:	4a20      	ldr	r2, [pc, #128]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005464:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005468:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800546c:	4b1d      	ldr	r3, [pc, #116]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800546e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005472:	4a1c      	ldr	r2, [pc, #112]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005474:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005478:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800547c:	4a19      	ldr	r2, [pc, #100]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	f003 0301 	and.w	r3, r3, #1
 800548a:	2b00      	cmp	r3, #0
 800548c:	d016      	beq.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800548e:	f7fc ff59 	bl	8002344 <HAL_GetTick>
 8005492:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005494:	e00b      	b.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005496:	f7fc ff55 	bl	8002344 <HAL_GetTick>
 800549a:	4602      	mov	r2, r0
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	1ad3      	subs	r3, r2, r3
 80054a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d902      	bls.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 80054a8:	2303      	movs	r3, #3
 80054aa:	74fb      	strb	r3, [r7, #19]
            break;
 80054ac:	e006      	b.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054ae:	4b0d      	ldr	r3, [pc, #52]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80054b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054b4:	f003 0302 	and.w	r3, r3, #2
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d0ec      	beq.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 80054bc:	7cfb      	ldrb	r3, [r7, #19]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d10c      	bne.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80054c2:	4b08      	ldr	r3, [pc, #32]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80054c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80054d2:	4904      	ldr	r1, [pc, #16]	; (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80054d4:	4313      	orrs	r3, r2
 80054d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80054da:	e009      	b.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80054dc:	7cfb      	ldrb	r3, [r7, #19]
 80054de:	74bb      	strb	r3, [r7, #18]
 80054e0:	e006      	b.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80054e2:	bf00      	nop
 80054e4:	40021000 	.word	0x40021000
 80054e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054ec:	7cfb      	ldrb	r3, [r7, #19]
 80054ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054f0:	7c7b      	ldrb	r3, [r7, #17]
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d105      	bne.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054f6:	4b9e      	ldr	r3, [pc, #632]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80054f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054fa:	4a9d      	ldr	r2, [pc, #628]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80054fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005500:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	2b00      	cmp	r3, #0
 800550c:	d00a      	beq.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800550e:	4b98      	ldr	r3, [pc, #608]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005510:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005514:	f023 0203 	bic.w	r2, r3, #3
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800551c:	4994      	ldr	r1, [pc, #592]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800551e:	4313      	orrs	r3, r2
 8005520:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f003 0302 	and.w	r3, r3, #2
 800552c:	2b00      	cmp	r3, #0
 800552e:	d00a      	beq.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005530:	4b8f      	ldr	r3, [pc, #572]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005532:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005536:	f023 020c 	bic.w	r2, r3, #12
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800553e:	498c      	ldr	r1, [pc, #560]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005540:	4313      	orrs	r3, r2
 8005542:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f003 0304 	and.w	r3, r3, #4
 800554e:	2b00      	cmp	r3, #0
 8005550:	d00a      	beq.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005552:	4b87      	ldr	r3, [pc, #540]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005554:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005558:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005560:	4983      	ldr	r1, [pc, #524]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005562:	4313      	orrs	r3, r2
 8005564:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0308 	and.w	r3, r3, #8
 8005570:	2b00      	cmp	r3, #0
 8005572:	d00a      	beq.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005574:	4b7e      	ldr	r3, [pc, #504]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005576:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800557a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005582:	497b      	ldr	r1, [pc, #492]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005584:	4313      	orrs	r3, r2
 8005586:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f003 0310 	and.w	r3, r3, #16
 8005592:	2b00      	cmp	r3, #0
 8005594:	d00a      	beq.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005596:	4b76      	ldr	r3, [pc, #472]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005598:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800559c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055a4:	4972      	ldr	r1, [pc, #456]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80055a6:	4313      	orrs	r3, r2
 80055a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 0320 	and.w	r3, r3, #32
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d00a      	beq.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80055b8:	4b6d      	ldr	r3, [pc, #436]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80055ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055be:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055c6:	496a      	ldr	r1, [pc, #424]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80055c8:	4313      	orrs	r3, r2
 80055ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d00a      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80055da:	4b65      	ldr	r3, [pc, #404]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80055dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055e8:	4961      	ldr	r1, [pc, #388]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80055ea:	4313      	orrs	r3, r2
 80055ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d00a      	beq.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80055fc:	4b5c      	ldr	r3, [pc, #368]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80055fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005602:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800560a:	4959      	ldr	r1, [pc, #356]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800560c:	4313      	orrs	r3, r2
 800560e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800561a:	2b00      	cmp	r3, #0
 800561c:	d00a      	beq.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800561e:	4b54      	ldr	r3, [pc, #336]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005620:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005624:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800562c:	4950      	ldr	r1, [pc, #320]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800562e:	4313      	orrs	r3, r2
 8005630:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800563c:	2b00      	cmp	r3, #0
 800563e:	d00a      	beq.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005640:	4b4b      	ldr	r3, [pc, #300]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005642:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005646:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800564e:	4948      	ldr	r1, [pc, #288]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005650:	4313      	orrs	r3, r2
 8005652:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800565e:	2b00      	cmp	r3, #0
 8005660:	d00a      	beq.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005662:	4b43      	ldr	r3, [pc, #268]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005668:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005670:	493f      	ldr	r1, [pc, #252]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005672:	4313      	orrs	r3, r2
 8005674:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005680:	2b00      	cmp	r3, #0
 8005682:	d028      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005684:	4b3a      	ldr	r3, [pc, #232]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800568a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005692:	4937      	ldr	r1, [pc, #220]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005694:	4313      	orrs	r3, r2
 8005696:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800569e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80056a2:	d106      	bne.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056a4:	4b32      	ldr	r3, [pc, #200]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	4a31      	ldr	r2, [pc, #196]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80056aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056ae:	60d3      	str	r3, [r2, #12]
 80056b0:	e011      	b.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056b6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80056ba:	d10c      	bne.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	3304      	adds	r3, #4
 80056c0:	2101      	movs	r1, #1
 80056c2:	4618      	mov	r0, r3
 80056c4:	f000 f8c8 	bl	8005858 <RCCEx_PLLSAI1_Config>
 80056c8:	4603      	mov	r3, r0
 80056ca:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80056cc:	7cfb      	ldrb	r3, [r7, #19]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d001      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80056d2:	7cfb      	ldrb	r3, [r7, #19]
 80056d4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d028      	beq.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80056e2:	4b23      	ldr	r3, [pc, #140]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80056e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056e8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056f0:	491f      	ldr	r1, [pc, #124]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80056f2:	4313      	orrs	r3, r2
 80056f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005700:	d106      	bne.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005702:	4b1b      	ldr	r3, [pc, #108]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005704:	68db      	ldr	r3, [r3, #12]
 8005706:	4a1a      	ldr	r2, [pc, #104]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005708:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800570c:	60d3      	str	r3, [r2, #12]
 800570e:	e011      	b.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005714:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005718:	d10c      	bne.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	3304      	adds	r3, #4
 800571e:	2101      	movs	r1, #1
 8005720:	4618      	mov	r0, r3
 8005722:	f000 f899 	bl	8005858 <RCCEx_PLLSAI1_Config>
 8005726:	4603      	mov	r3, r0
 8005728:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800572a:	7cfb      	ldrb	r3, [r7, #19]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d001      	beq.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8005730:	7cfb      	ldrb	r3, [r7, #19]
 8005732:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800573c:	2b00      	cmp	r3, #0
 800573e:	d02b      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005740:	4b0b      	ldr	r3, [pc, #44]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005746:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800574e:	4908      	ldr	r1, [pc, #32]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005750:	4313      	orrs	r3, r2
 8005752:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800575a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800575e:	d109      	bne.n	8005774 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005760:	4b03      	ldr	r3, [pc, #12]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	4a02      	ldr	r2, [pc, #8]	; (8005770 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005766:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800576a:	60d3      	str	r3, [r2, #12]
 800576c:	e014      	b.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800576e:	bf00      	nop
 8005770:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005778:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800577c:	d10c      	bne.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	3304      	adds	r3, #4
 8005782:	2101      	movs	r1, #1
 8005784:	4618      	mov	r0, r3
 8005786:	f000 f867 	bl	8005858 <RCCEx_PLLSAI1_Config>
 800578a:	4603      	mov	r3, r0
 800578c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800578e:	7cfb      	ldrb	r3, [r7, #19]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d001      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8005794:	7cfb      	ldrb	r3, [r7, #19]
 8005796:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d02f      	beq.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80057a4:	4b2b      	ldr	r3, [pc, #172]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80057a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057aa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80057b2:	4928      	ldr	r1, [pc, #160]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80057b4:	4313      	orrs	r3, r2
 80057b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80057be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80057c2:	d10d      	bne.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	3304      	adds	r3, #4
 80057c8:	2102      	movs	r1, #2
 80057ca:	4618      	mov	r0, r3
 80057cc:	f000 f844 	bl	8005858 <RCCEx_PLLSAI1_Config>
 80057d0:	4603      	mov	r3, r0
 80057d2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80057d4:	7cfb      	ldrb	r3, [r7, #19]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d014      	beq.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80057da:	7cfb      	ldrb	r3, [r7, #19]
 80057dc:	74bb      	strb	r3, [r7, #18]
 80057de:	e011      	b.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80057e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80057e8:	d10c      	bne.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	3320      	adds	r3, #32
 80057ee:	2102      	movs	r1, #2
 80057f0:	4618      	mov	r0, r3
 80057f2:	f000 f921 	bl	8005a38 <RCCEx_PLLSAI2_Config>
 80057f6:	4603      	mov	r3, r0
 80057f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80057fa:	7cfb      	ldrb	r3, [r7, #19]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d001      	beq.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8005800:	7cfb      	ldrb	r3, [r7, #19]
 8005802:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800580c:	2b00      	cmp	r3, #0
 800580e:	d00a      	beq.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005810:	4b10      	ldr	r3, [pc, #64]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005812:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005816:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800581e:	490d      	ldr	r1, [pc, #52]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005820:	4313      	orrs	r3, r2
 8005822:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800582e:	2b00      	cmp	r3, #0
 8005830:	d00b      	beq.n	800584a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005832:	4b08      	ldr	r3, [pc, #32]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005834:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005838:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005842:	4904      	ldr	r1, [pc, #16]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005844:	4313      	orrs	r3, r2
 8005846:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800584a:	7cbb      	ldrb	r3, [r7, #18]
}
 800584c:	4618      	mov	r0, r3
 800584e:	3718      	adds	r7, #24
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}
 8005854:	40021000 	.word	0x40021000

08005858 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b084      	sub	sp, #16
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
 8005860:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005862:	2300      	movs	r3, #0
 8005864:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005866:	4b73      	ldr	r3, [pc, #460]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005868:	68db      	ldr	r3, [r3, #12]
 800586a:	f003 0303 	and.w	r3, r3, #3
 800586e:	2b00      	cmp	r3, #0
 8005870:	d018      	beq.n	80058a4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005872:	4b70      	ldr	r3, [pc, #448]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005874:	68db      	ldr	r3, [r3, #12]
 8005876:	f003 0203 	and.w	r2, r3, #3
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	429a      	cmp	r2, r3
 8005880:	d10d      	bne.n	800589e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
       ||
 8005886:	2b00      	cmp	r3, #0
 8005888:	d009      	beq.n	800589e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800588a:	4b6a      	ldr	r3, [pc, #424]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 800588c:	68db      	ldr	r3, [r3, #12]
 800588e:	091b      	lsrs	r3, r3, #4
 8005890:	f003 0307 	and.w	r3, r3, #7
 8005894:	1c5a      	adds	r2, r3, #1
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	685b      	ldr	r3, [r3, #4]
       ||
 800589a:	429a      	cmp	r2, r3
 800589c:	d044      	beq.n	8005928 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	73fb      	strb	r3, [r7, #15]
 80058a2:	e041      	b.n	8005928 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2b02      	cmp	r3, #2
 80058aa:	d00c      	beq.n	80058c6 <RCCEx_PLLSAI1_Config+0x6e>
 80058ac:	2b03      	cmp	r3, #3
 80058ae:	d013      	beq.n	80058d8 <RCCEx_PLLSAI1_Config+0x80>
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d120      	bne.n	80058f6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80058b4:	4b5f      	ldr	r3, [pc, #380]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f003 0302 	and.w	r3, r3, #2
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d11d      	bne.n	80058fc <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80058c0:	2301      	movs	r3, #1
 80058c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058c4:	e01a      	b.n	80058fc <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80058c6:	4b5b      	ldr	r3, [pc, #364]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d116      	bne.n	8005900 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058d6:	e013      	b.n	8005900 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80058d8:	4b56      	ldr	r3, [pc, #344]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d10f      	bne.n	8005904 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80058e4:	4b53      	ldr	r3, [pc, #332]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d109      	bne.n	8005904 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80058f4:	e006      	b.n	8005904 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	73fb      	strb	r3, [r7, #15]
      break;
 80058fa:	e004      	b.n	8005906 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80058fc:	bf00      	nop
 80058fe:	e002      	b.n	8005906 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005900:	bf00      	nop
 8005902:	e000      	b.n	8005906 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005904:	bf00      	nop
    }

    if(status == HAL_OK)
 8005906:	7bfb      	ldrb	r3, [r7, #15]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d10d      	bne.n	8005928 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800590c:	4b49      	ldr	r3, [pc, #292]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6819      	ldr	r1, [r3, #0]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	3b01      	subs	r3, #1
 800591e:	011b      	lsls	r3, r3, #4
 8005920:	430b      	orrs	r3, r1
 8005922:	4944      	ldr	r1, [pc, #272]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005924:	4313      	orrs	r3, r2
 8005926:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005928:	7bfb      	ldrb	r3, [r7, #15]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d17d      	bne.n	8005a2a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800592e:	4b41      	ldr	r3, [pc, #260]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a40      	ldr	r2, [pc, #256]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005934:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005938:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800593a:	f7fc fd03 	bl	8002344 <HAL_GetTick>
 800593e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005940:	e009      	b.n	8005956 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005942:	f7fc fcff 	bl	8002344 <HAL_GetTick>
 8005946:	4602      	mov	r2, r0
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	1ad3      	subs	r3, r2, r3
 800594c:	2b02      	cmp	r3, #2
 800594e:	d902      	bls.n	8005956 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005950:	2303      	movs	r3, #3
 8005952:	73fb      	strb	r3, [r7, #15]
        break;
 8005954:	e005      	b.n	8005962 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005956:	4b37      	ldr	r3, [pc, #220]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800595e:	2b00      	cmp	r3, #0
 8005960:	d1ef      	bne.n	8005942 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8005962:	7bfb      	ldrb	r3, [r7, #15]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d160      	bne.n	8005a2a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d111      	bne.n	8005992 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800596e:	4b31      	ldr	r3, [pc, #196]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005970:	691b      	ldr	r3, [r3, #16]
 8005972:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005976:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	6892      	ldr	r2, [r2, #8]
 800597e:	0211      	lsls	r1, r2, #8
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	68d2      	ldr	r2, [r2, #12]
 8005984:	0912      	lsrs	r2, r2, #4
 8005986:	0452      	lsls	r2, r2, #17
 8005988:	430a      	orrs	r2, r1
 800598a:	492a      	ldr	r1, [pc, #168]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 800598c:	4313      	orrs	r3, r2
 800598e:	610b      	str	r3, [r1, #16]
 8005990:	e027      	b.n	80059e2 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	2b01      	cmp	r3, #1
 8005996:	d112      	bne.n	80059be <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005998:	4b26      	ldr	r3, [pc, #152]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 800599a:	691b      	ldr	r3, [r3, #16]
 800599c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80059a0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80059a4:	687a      	ldr	r2, [r7, #4]
 80059a6:	6892      	ldr	r2, [r2, #8]
 80059a8:	0211      	lsls	r1, r2, #8
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	6912      	ldr	r2, [r2, #16]
 80059ae:	0852      	lsrs	r2, r2, #1
 80059b0:	3a01      	subs	r2, #1
 80059b2:	0552      	lsls	r2, r2, #21
 80059b4:	430a      	orrs	r2, r1
 80059b6:	491f      	ldr	r1, [pc, #124]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 80059b8:	4313      	orrs	r3, r2
 80059ba:	610b      	str	r3, [r1, #16]
 80059bc:	e011      	b.n	80059e2 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80059be:	4b1d      	ldr	r3, [pc, #116]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 80059c0:	691b      	ldr	r3, [r3, #16]
 80059c2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80059c6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80059ca:	687a      	ldr	r2, [r7, #4]
 80059cc:	6892      	ldr	r2, [r2, #8]
 80059ce:	0211      	lsls	r1, r2, #8
 80059d0:	687a      	ldr	r2, [r7, #4]
 80059d2:	6952      	ldr	r2, [r2, #20]
 80059d4:	0852      	lsrs	r2, r2, #1
 80059d6:	3a01      	subs	r2, #1
 80059d8:	0652      	lsls	r2, r2, #25
 80059da:	430a      	orrs	r2, r1
 80059dc:	4915      	ldr	r1, [pc, #84]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 80059de:	4313      	orrs	r3, r2
 80059e0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80059e2:	4b14      	ldr	r3, [pc, #80]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a13      	ldr	r2, [pc, #76]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 80059e8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80059ec:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059ee:	f7fc fca9 	bl	8002344 <HAL_GetTick>
 80059f2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80059f4:	e009      	b.n	8005a0a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80059f6:	f7fc fca5 	bl	8002344 <HAL_GetTick>
 80059fa:	4602      	mov	r2, r0
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	1ad3      	subs	r3, r2, r3
 8005a00:	2b02      	cmp	r3, #2
 8005a02:	d902      	bls.n	8005a0a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8005a04:	2303      	movs	r3, #3
 8005a06:	73fb      	strb	r3, [r7, #15]
          break;
 8005a08:	e005      	b.n	8005a16 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005a0a:	4b0a      	ldr	r3, [pc, #40]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d0ef      	beq.n	80059f6 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8005a16:	7bfb      	ldrb	r3, [r7, #15]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d106      	bne.n	8005a2a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005a1c:	4b05      	ldr	r3, [pc, #20]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005a1e:	691a      	ldr	r2, [r3, #16]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	699b      	ldr	r3, [r3, #24]
 8005a24:	4903      	ldr	r1, [pc, #12]	; (8005a34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005a26:	4313      	orrs	r3, r2
 8005a28:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3710      	adds	r7, #16
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}
 8005a34:	40021000 	.word	0x40021000

08005a38 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b084      	sub	sp, #16
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005a42:	2300      	movs	r3, #0
 8005a44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005a46:	4b68      	ldr	r3, [pc, #416]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	f003 0303 	and.w	r3, r3, #3
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d018      	beq.n	8005a84 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005a52:	4b65      	ldr	r3, [pc, #404]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005a54:	68db      	ldr	r3, [r3, #12]
 8005a56:	f003 0203 	and.w	r2, r3, #3
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	d10d      	bne.n	8005a7e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
       ||
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d009      	beq.n	8005a7e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005a6a:	4b5f      	ldr	r3, [pc, #380]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	091b      	lsrs	r3, r3, #4
 8005a70:	f003 0307 	and.w	r3, r3, #7
 8005a74:	1c5a      	adds	r2, r3, #1
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	685b      	ldr	r3, [r3, #4]
       ||
 8005a7a:	429a      	cmp	r2, r3
 8005a7c:	d044      	beq.n	8005b08 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	73fb      	strb	r3, [r7, #15]
 8005a82:	e041      	b.n	8005b08 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	2b02      	cmp	r3, #2
 8005a8a:	d00c      	beq.n	8005aa6 <RCCEx_PLLSAI2_Config+0x6e>
 8005a8c:	2b03      	cmp	r3, #3
 8005a8e:	d013      	beq.n	8005ab8 <RCCEx_PLLSAI2_Config+0x80>
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d120      	bne.n	8005ad6 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005a94:	4b54      	ldr	r3, [pc, #336]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 0302 	and.w	r3, r3, #2
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d11d      	bne.n	8005adc <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005aa4:	e01a      	b.n	8005adc <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005aa6:	4b50      	ldr	r3, [pc, #320]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d116      	bne.n	8005ae0 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ab6:	e013      	b.n	8005ae0 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005ab8:	4b4b      	ldr	r3, [pc, #300]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d10f      	bne.n	8005ae4 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005ac4:	4b48      	ldr	r3, [pc, #288]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d109      	bne.n	8005ae4 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005ad4:	e006      	b.n	8005ae4 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	73fb      	strb	r3, [r7, #15]
      break;
 8005ada:	e004      	b.n	8005ae6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005adc:	bf00      	nop
 8005ade:	e002      	b.n	8005ae6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005ae0:	bf00      	nop
 8005ae2:	e000      	b.n	8005ae6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005ae4:	bf00      	nop
    }

    if(status == HAL_OK)
 8005ae6:	7bfb      	ldrb	r3, [r7, #15]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d10d      	bne.n	8005b08 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005aec:	4b3e      	ldr	r3, [pc, #248]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005aee:	68db      	ldr	r3, [r3, #12]
 8005af0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6819      	ldr	r1, [r3, #0]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	3b01      	subs	r3, #1
 8005afe:	011b      	lsls	r3, r3, #4
 8005b00:	430b      	orrs	r3, r1
 8005b02:	4939      	ldr	r1, [pc, #228]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005b04:	4313      	orrs	r3, r2
 8005b06:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005b08:	7bfb      	ldrb	r3, [r7, #15]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d167      	bne.n	8005bde <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005b0e:	4b36      	ldr	r3, [pc, #216]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a35      	ldr	r2, [pc, #212]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005b14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b18:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b1a:	f7fc fc13 	bl	8002344 <HAL_GetTick>
 8005b1e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005b20:	e009      	b.n	8005b36 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005b22:	f7fc fc0f 	bl	8002344 <HAL_GetTick>
 8005b26:	4602      	mov	r2, r0
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	1ad3      	subs	r3, r2, r3
 8005b2c:	2b02      	cmp	r3, #2
 8005b2e:	d902      	bls.n	8005b36 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005b30:	2303      	movs	r3, #3
 8005b32:	73fb      	strb	r3, [r7, #15]
        break;
 8005b34:	e005      	b.n	8005b42 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005b36:	4b2c      	ldr	r3, [pc, #176]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d1ef      	bne.n	8005b22 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8005b42:	7bfb      	ldrb	r3, [r7, #15]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d14a      	bne.n	8005bde <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d111      	bne.n	8005b72 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005b4e:	4b26      	ldr	r3, [pc, #152]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005b50:	695b      	ldr	r3, [r3, #20]
 8005b52:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005b56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	6892      	ldr	r2, [r2, #8]
 8005b5e:	0211      	lsls	r1, r2, #8
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	68d2      	ldr	r2, [r2, #12]
 8005b64:	0912      	lsrs	r2, r2, #4
 8005b66:	0452      	lsls	r2, r2, #17
 8005b68:	430a      	orrs	r2, r1
 8005b6a:	491f      	ldr	r1, [pc, #124]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	614b      	str	r3, [r1, #20]
 8005b70:	e011      	b.n	8005b96 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005b72:	4b1d      	ldr	r3, [pc, #116]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005b74:	695b      	ldr	r3, [r3, #20]
 8005b76:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005b7a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005b7e:	687a      	ldr	r2, [r7, #4]
 8005b80:	6892      	ldr	r2, [r2, #8]
 8005b82:	0211      	lsls	r1, r2, #8
 8005b84:	687a      	ldr	r2, [r7, #4]
 8005b86:	6912      	ldr	r2, [r2, #16]
 8005b88:	0852      	lsrs	r2, r2, #1
 8005b8a:	3a01      	subs	r2, #1
 8005b8c:	0652      	lsls	r2, r2, #25
 8005b8e:	430a      	orrs	r2, r1
 8005b90:	4915      	ldr	r1, [pc, #84]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005b92:	4313      	orrs	r3, r2
 8005b94:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005b96:	4b14      	ldr	r3, [pc, #80]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a13      	ldr	r2, [pc, #76]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005b9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ba0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ba2:	f7fc fbcf 	bl	8002344 <HAL_GetTick>
 8005ba6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005ba8:	e009      	b.n	8005bbe <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005baa:	f7fc fbcb 	bl	8002344 <HAL_GetTick>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	1ad3      	subs	r3, r2, r3
 8005bb4:	2b02      	cmp	r3, #2
 8005bb6:	d902      	bls.n	8005bbe <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8005bb8:	2303      	movs	r3, #3
 8005bba:	73fb      	strb	r3, [r7, #15]
          break;
 8005bbc:	e005      	b.n	8005bca <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005bbe:	4b0a      	ldr	r3, [pc, #40]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d0ef      	beq.n	8005baa <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8005bca:	7bfb      	ldrb	r3, [r7, #15]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d106      	bne.n	8005bde <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005bd0:	4b05      	ldr	r3, [pc, #20]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005bd2:	695a      	ldr	r2, [r3, #20]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	695b      	ldr	r3, [r3, #20]
 8005bd8:	4903      	ldr	r1, [pc, #12]	; (8005be8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005bde:	7bfb      	ldrb	r3, [r7, #15]
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	3710      	adds	r7, #16
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bd80      	pop	{r7, pc}
 8005be8:	40021000 	.word	0x40021000

08005bec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d101      	bne.n	8005bfe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e095      	b.n	8005d2a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d108      	bne.n	8005c18 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c0e:	d009      	beq.n	8005c24 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	61da      	str	r2, [r3, #28]
 8005c16:	e005      	b.n	8005c24 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2200      	movs	r2, #0
 8005c22:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2200      	movs	r2, #0
 8005c28:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d106      	bne.n	8005c44 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f7fc f9aa 	bl	8001f98 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2202      	movs	r2, #2
 8005c48:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c5a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	68db      	ldr	r3, [r3, #12]
 8005c60:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005c64:	d902      	bls.n	8005c6c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005c66:	2300      	movs	r3, #0
 8005c68:	60fb      	str	r3, [r7, #12]
 8005c6a:	e002      	b.n	8005c72 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005c6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005c70:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	68db      	ldr	r3, [r3, #12]
 8005c76:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005c7a:	d007      	beq.n	8005c8c <HAL_SPI_Init+0xa0>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	68db      	ldr	r3, [r3, #12]
 8005c80:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005c84:	d002      	beq.n	8005c8c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005c9c:	431a      	orrs	r2, r3
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	691b      	ldr	r3, [r3, #16]
 8005ca2:	f003 0302 	and.w	r3, r3, #2
 8005ca6:	431a      	orrs	r2, r3
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	695b      	ldr	r3, [r3, #20]
 8005cac:	f003 0301 	and.w	r3, r3, #1
 8005cb0:	431a      	orrs	r2, r3
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	699b      	ldr	r3, [r3, #24]
 8005cb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005cba:	431a      	orrs	r2, r3
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	69db      	ldr	r3, [r3, #28]
 8005cc0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005cc4:	431a      	orrs	r2, r3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6a1b      	ldr	r3, [r3, #32]
 8005cca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cce:	ea42 0103 	orr.w	r1, r2, r3
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cd6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	430a      	orrs	r2, r1
 8005ce0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	699b      	ldr	r3, [r3, #24]
 8005ce6:	0c1b      	lsrs	r3, r3, #16
 8005ce8:	f003 0204 	and.w	r2, r3, #4
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf0:	f003 0310 	and.w	r3, r3, #16
 8005cf4:	431a      	orrs	r2, r3
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cfa:	f003 0308 	and.w	r3, r3, #8
 8005cfe:	431a      	orrs	r2, r3
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005d08:	ea42 0103 	orr.w	r1, r2, r3
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	430a      	orrs	r2, r1
 8005d18:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005d28:	2300      	movs	r3, #0
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3710      	adds	r7, #16
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}

08005d32 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d32:	b580      	push	{r7, lr}
 8005d34:	b088      	sub	sp, #32
 8005d36:	af00      	add	r7, sp, #0
 8005d38:	60f8      	str	r0, [r7, #12]
 8005d3a:	60b9      	str	r1, [r7, #8]
 8005d3c:	603b      	str	r3, [r7, #0]
 8005d3e:	4613      	mov	r3, r2
 8005d40:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005d42:	2300      	movs	r3, #0
 8005d44:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d101      	bne.n	8005d54 <HAL_SPI_Transmit+0x22>
 8005d50:	2302      	movs	r3, #2
 8005d52:	e158      	b.n	8006006 <HAL_SPI_Transmit+0x2d4>
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2201      	movs	r2, #1
 8005d58:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d5c:	f7fc faf2 	bl	8002344 <HAL_GetTick>
 8005d60:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005d62:	88fb      	ldrh	r3, [r7, #6]
 8005d64:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005d6c:	b2db      	uxtb	r3, r3
 8005d6e:	2b01      	cmp	r3, #1
 8005d70:	d002      	beq.n	8005d78 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005d72:	2302      	movs	r3, #2
 8005d74:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005d76:	e13d      	b.n	8005ff4 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d002      	beq.n	8005d84 <HAL_SPI_Transmit+0x52>
 8005d7e:	88fb      	ldrh	r3, [r7, #6]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d102      	bne.n	8005d8a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005d88:	e134      	b.n	8005ff4 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2203      	movs	r2, #3
 8005d8e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2200      	movs	r2, #0
 8005d96:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	68ba      	ldr	r2, [r7, #8]
 8005d9c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	88fa      	ldrh	r2, [r7, #6]
 8005da2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	88fa      	ldrh	r2, [r7, #6]
 8005da8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2200      	movs	r2, #0
 8005dae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2200      	movs	r2, #0
 8005db4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005dd4:	d10f      	bne.n	8005df6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005de4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005df4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e00:	2b40      	cmp	r3, #64	; 0x40
 8005e02:	d007      	beq.n	8005e14 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e12:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	68db      	ldr	r3, [r3, #12]
 8005e18:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005e1c:	d94b      	bls.n	8005eb6 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d002      	beq.n	8005e2c <HAL_SPI_Transmit+0xfa>
 8005e26:	8afb      	ldrh	r3, [r7, #22]
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	d13e      	bne.n	8005eaa <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e30:	881a      	ldrh	r2, [r3, #0]
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e3c:	1c9a      	adds	r2, r3, #2
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	3b01      	subs	r3, #1
 8005e4a:	b29a      	uxth	r2, r3
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005e50:	e02b      	b.n	8005eaa <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	f003 0302 	and.w	r3, r3, #2
 8005e5c:	2b02      	cmp	r3, #2
 8005e5e:	d112      	bne.n	8005e86 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e64:	881a      	ldrh	r2, [r3, #0]
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e70:	1c9a      	adds	r2, r3, #2
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	3b01      	subs	r3, #1
 8005e7e:	b29a      	uxth	r2, r3
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e84:	e011      	b.n	8005eaa <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e86:	f7fc fa5d 	bl	8002344 <HAL_GetTick>
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	69bb      	ldr	r3, [r7, #24]
 8005e8e:	1ad3      	subs	r3, r2, r3
 8005e90:	683a      	ldr	r2, [r7, #0]
 8005e92:	429a      	cmp	r2, r3
 8005e94:	d803      	bhi.n	8005e9e <HAL_SPI_Transmit+0x16c>
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e9c:	d102      	bne.n	8005ea4 <HAL_SPI_Transmit+0x172>
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d102      	bne.n	8005eaa <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8005ea4:	2303      	movs	r3, #3
 8005ea6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005ea8:	e0a4      	b.n	8005ff4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005eae:	b29b      	uxth	r3, r3
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d1ce      	bne.n	8005e52 <HAL_SPI_Transmit+0x120>
 8005eb4:	e07c      	b.n	8005fb0 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d002      	beq.n	8005ec4 <HAL_SPI_Transmit+0x192>
 8005ebe:	8afb      	ldrh	r3, [r7, #22]
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d170      	bne.n	8005fa6 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ec8:	b29b      	uxth	r3, r3
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d912      	bls.n	8005ef4 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ed2:	881a      	ldrh	r2, [r3, #0]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ede:	1c9a      	adds	r2, r3, #2
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ee8:	b29b      	uxth	r3, r3
 8005eea:	3b02      	subs	r3, #2
 8005eec:	b29a      	uxth	r2, r3
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005ef2:	e058      	b.n	8005fa6 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	330c      	adds	r3, #12
 8005efe:	7812      	ldrb	r2, [r2, #0]
 8005f00:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f06:	1c5a      	adds	r2, r3, #1
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	3b01      	subs	r3, #1
 8005f14:	b29a      	uxth	r2, r3
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005f1a:	e044      	b.n	8005fa6 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	689b      	ldr	r3, [r3, #8]
 8005f22:	f003 0302 	and.w	r3, r3, #2
 8005f26:	2b02      	cmp	r3, #2
 8005f28:	d12b      	bne.n	8005f82 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d912      	bls.n	8005f5a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f38:	881a      	ldrh	r2, [r3, #0]
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f44:	1c9a      	adds	r2, r3, #2
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	3b02      	subs	r3, #2
 8005f52:	b29a      	uxth	r2, r3
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f58:	e025      	b.n	8005fa6 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	330c      	adds	r3, #12
 8005f64:	7812      	ldrb	r2, [r2, #0]
 8005f66:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f6c:	1c5a      	adds	r2, r3, #1
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	3b01      	subs	r3, #1
 8005f7a:	b29a      	uxth	r2, r3
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f80:	e011      	b.n	8005fa6 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f82:	f7fc f9df 	bl	8002344 <HAL_GetTick>
 8005f86:	4602      	mov	r2, r0
 8005f88:	69bb      	ldr	r3, [r7, #24]
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	683a      	ldr	r2, [r7, #0]
 8005f8e:	429a      	cmp	r2, r3
 8005f90:	d803      	bhi.n	8005f9a <HAL_SPI_Transmit+0x268>
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f98:	d102      	bne.n	8005fa0 <HAL_SPI_Transmit+0x26e>
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d102      	bne.n	8005fa6 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8005fa0:	2303      	movs	r3, #3
 8005fa2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005fa4:	e026      	b.n	8005ff4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005faa:	b29b      	uxth	r3, r3
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d1b5      	bne.n	8005f1c <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005fb0:	69ba      	ldr	r2, [r7, #24]
 8005fb2:	6839      	ldr	r1, [r7, #0]
 8005fb4:	68f8      	ldr	r0, [r7, #12]
 8005fb6:	f000 fb53 	bl	8006660 <SPI_EndRxTxTransaction>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d002      	beq.n	8005fc6 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2220      	movs	r2, #32
 8005fc4:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d10a      	bne.n	8005fe4 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005fce:	2300      	movs	r3, #0
 8005fd0:	613b      	str	r3, [r7, #16]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	68db      	ldr	r3, [r3, #12]
 8005fd8:	613b      	str	r3, [r7, #16]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	613b      	str	r3, [r7, #16]
 8005fe2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d002      	beq.n	8005ff2 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8005fec:	2301      	movs	r3, #1
 8005fee:	77fb      	strb	r3, [r7, #31]
 8005ff0:	e000      	b.n	8005ff4 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8005ff2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006004:	7ffb      	ldrb	r3, [r7, #31]
}
 8006006:	4618      	mov	r0, r3
 8006008:	3720      	adds	r7, #32
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}

0800600e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800600e:	b580      	push	{r7, lr}
 8006010:	b08a      	sub	sp, #40	; 0x28
 8006012:	af00      	add	r7, sp, #0
 8006014:	60f8      	str	r0, [r7, #12]
 8006016:	60b9      	str	r1, [r7, #8]
 8006018:	607a      	str	r2, [r7, #4]
 800601a:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800601c:	2301      	movs	r3, #1
 800601e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006020:	2300      	movs	r3, #0
 8006022:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800602c:	2b01      	cmp	r3, #1
 800602e:	d101      	bne.n	8006034 <HAL_SPI_TransmitReceive+0x26>
 8006030:	2302      	movs	r3, #2
 8006032:	e1fb      	b.n	800642c <HAL_SPI_TransmitReceive+0x41e>
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2201      	movs	r2, #1
 8006038:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800603c:	f7fc f982 	bl	8002344 <HAL_GetTick>
 8006040:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006048:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006050:	887b      	ldrh	r3, [r7, #2]
 8006052:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8006054:	887b      	ldrh	r3, [r7, #2]
 8006056:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006058:	7efb      	ldrb	r3, [r7, #27]
 800605a:	2b01      	cmp	r3, #1
 800605c:	d00e      	beq.n	800607c <HAL_SPI_TransmitReceive+0x6e>
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006064:	d106      	bne.n	8006074 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	689b      	ldr	r3, [r3, #8]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d102      	bne.n	8006074 <HAL_SPI_TransmitReceive+0x66>
 800606e:	7efb      	ldrb	r3, [r7, #27]
 8006070:	2b04      	cmp	r3, #4
 8006072:	d003      	beq.n	800607c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8006074:	2302      	movs	r3, #2
 8006076:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800607a:	e1cd      	b.n	8006418 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d005      	beq.n	800608e <HAL_SPI_TransmitReceive+0x80>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d002      	beq.n	800608e <HAL_SPI_TransmitReceive+0x80>
 8006088:	887b      	ldrh	r3, [r7, #2]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d103      	bne.n	8006096 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006094:	e1c0      	b.n	8006418 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800609c:	b2db      	uxtb	r3, r3
 800609e:	2b04      	cmp	r3, #4
 80060a0:	d003      	beq.n	80060aa <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2205      	movs	r2, #5
 80060a6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2200      	movs	r2, #0
 80060ae:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	687a      	ldr	r2, [r7, #4]
 80060b4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	887a      	ldrh	r2, [r7, #2]
 80060ba:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	887a      	ldrh	r2, [r7, #2]
 80060c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	68ba      	ldr	r2, [r7, #8]
 80060ca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	887a      	ldrh	r2, [r7, #2]
 80060d0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	887a      	ldrh	r2, [r7, #2]
 80060d6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2200      	movs	r2, #0
 80060dc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2200      	movs	r2, #0
 80060e2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	68db      	ldr	r3, [r3, #12]
 80060e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80060ec:	d802      	bhi.n	80060f4 <HAL_SPI_TransmitReceive+0xe6>
 80060ee:	8a3b      	ldrh	r3, [r7, #16]
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d908      	bls.n	8006106 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	685a      	ldr	r2, [r3, #4]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006102:	605a      	str	r2, [r3, #4]
 8006104:	e007      	b.n	8006116 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	685a      	ldr	r2, [r3, #4]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006114:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006120:	2b40      	cmp	r3, #64	; 0x40
 8006122:	d007      	beq.n	8006134 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006132:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800613c:	d97c      	bls.n	8006238 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d002      	beq.n	800614c <HAL_SPI_TransmitReceive+0x13e>
 8006146:	8a7b      	ldrh	r3, [r7, #18]
 8006148:	2b01      	cmp	r3, #1
 800614a:	d169      	bne.n	8006220 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006150:	881a      	ldrh	r2, [r3, #0]
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800615c:	1c9a      	adds	r2, r3, #2
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006166:	b29b      	uxth	r3, r3
 8006168:	3b01      	subs	r3, #1
 800616a:	b29a      	uxth	r2, r3
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006170:	e056      	b.n	8006220 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	f003 0302 	and.w	r3, r3, #2
 800617c:	2b02      	cmp	r3, #2
 800617e:	d11b      	bne.n	80061b8 <HAL_SPI_TransmitReceive+0x1aa>
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006184:	b29b      	uxth	r3, r3
 8006186:	2b00      	cmp	r3, #0
 8006188:	d016      	beq.n	80061b8 <HAL_SPI_TransmitReceive+0x1aa>
 800618a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800618c:	2b01      	cmp	r3, #1
 800618e:	d113      	bne.n	80061b8 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006194:	881a      	ldrh	r2, [r3, #0]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061a0:	1c9a      	adds	r2, r3, #2
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061aa:	b29b      	uxth	r3, r3
 80061ac:	3b01      	subs	r3, #1
 80061ae:	b29a      	uxth	r2, r3
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80061b4:	2300      	movs	r3, #0
 80061b6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	f003 0301 	and.w	r3, r3, #1
 80061c2:	2b01      	cmp	r3, #1
 80061c4:	d11c      	bne.n	8006200 <HAL_SPI_TransmitReceive+0x1f2>
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d016      	beq.n	8006200 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	68da      	ldr	r2, [r3, #12]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061dc:	b292      	uxth	r2, r2
 80061de:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061e4:	1c9a      	adds	r2, r3, #2
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80061f0:	b29b      	uxth	r3, r3
 80061f2:	3b01      	subs	r3, #1
 80061f4:	b29a      	uxth	r2, r3
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80061fc:	2301      	movs	r3, #1
 80061fe:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006200:	f7fc f8a0 	bl	8002344 <HAL_GetTick>
 8006204:	4602      	mov	r2, r0
 8006206:	69fb      	ldr	r3, [r7, #28]
 8006208:	1ad3      	subs	r3, r2, r3
 800620a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800620c:	429a      	cmp	r2, r3
 800620e:	d807      	bhi.n	8006220 <HAL_SPI_TransmitReceive+0x212>
 8006210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006216:	d003      	beq.n	8006220 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8006218:	2303      	movs	r3, #3
 800621a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800621e:	e0fb      	b.n	8006418 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006224:	b29b      	uxth	r3, r3
 8006226:	2b00      	cmp	r3, #0
 8006228:	d1a3      	bne.n	8006172 <HAL_SPI_TransmitReceive+0x164>
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006230:	b29b      	uxth	r3, r3
 8006232:	2b00      	cmp	r3, #0
 8006234:	d19d      	bne.n	8006172 <HAL_SPI_TransmitReceive+0x164>
 8006236:	e0df      	b.n	80063f8 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d003      	beq.n	8006248 <HAL_SPI_TransmitReceive+0x23a>
 8006240:	8a7b      	ldrh	r3, [r7, #18]
 8006242:	2b01      	cmp	r3, #1
 8006244:	f040 80cb 	bne.w	80063de <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800624c:	b29b      	uxth	r3, r3
 800624e:	2b01      	cmp	r3, #1
 8006250:	d912      	bls.n	8006278 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006256:	881a      	ldrh	r2, [r3, #0]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006262:	1c9a      	adds	r2, r3, #2
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800626c:	b29b      	uxth	r3, r3
 800626e:	3b02      	subs	r3, #2
 8006270:	b29a      	uxth	r2, r3
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006276:	e0b2      	b.n	80063de <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	330c      	adds	r3, #12
 8006282:	7812      	ldrb	r2, [r2, #0]
 8006284:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800628a:	1c5a      	adds	r2, r3, #1
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006294:	b29b      	uxth	r3, r3
 8006296:	3b01      	subs	r3, #1
 8006298:	b29a      	uxth	r2, r3
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800629e:	e09e      	b.n	80063de <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	f003 0302 	and.w	r3, r3, #2
 80062aa:	2b02      	cmp	r3, #2
 80062ac:	d134      	bne.n	8006318 <HAL_SPI_TransmitReceive+0x30a>
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062b2:	b29b      	uxth	r3, r3
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d02f      	beq.n	8006318 <HAL_SPI_TransmitReceive+0x30a>
 80062b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	d12c      	bne.n	8006318 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062c2:	b29b      	uxth	r3, r3
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d912      	bls.n	80062ee <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062cc:	881a      	ldrh	r2, [r3, #0]
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062d8:	1c9a      	adds	r2, r3, #2
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062e2:	b29b      	uxth	r3, r3
 80062e4:	3b02      	subs	r3, #2
 80062e6:	b29a      	uxth	r2, r3
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	87da      	strh	r2, [r3, #62]	; 0x3e
 80062ec:	e012      	b.n	8006314 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	330c      	adds	r3, #12
 80062f8:	7812      	ldrb	r2, [r2, #0]
 80062fa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006300:	1c5a      	adds	r2, r3, #1
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800630a:	b29b      	uxth	r3, r3
 800630c:	3b01      	subs	r3, #1
 800630e:	b29a      	uxth	r2, r3
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006314:	2300      	movs	r3, #0
 8006316:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	f003 0301 	and.w	r3, r3, #1
 8006322:	2b01      	cmp	r3, #1
 8006324:	d148      	bne.n	80063b8 <HAL_SPI_TransmitReceive+0x3aa>
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800632c:	b29b      	uxth	r3, r3
 800632e:	2b00      	cmp	r3, #0
 8006330:	d042      	beq.n	80063b8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006338:	b29b      	uxth	r3, r3
 800633a:	2b01      	cmp	r3, #1
 800633c:	d923      	bls.n	8006386 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	68da      	ldr	r2, [r3, #12]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006348:	b292      	uxth	r2, r2
 800634a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006350:	1c9a      	adds	r2, r3, #2
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800635c:	b29b      	uxth	r3, r3
 800635e:	3b02      	subs	r3, #2
 8006360:	b29a      	uxth	r2, r3
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800636e:	b29b      	uxth	r3, r3
 8006370:	2b01      	cmp	r3, #1
 8006372:	d81f      	bhi.n	80063b4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	685a      	ldr	r2, [r3, #4]
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006382:	605a      	str	r2, [r3, #4]
 8006384:	e016      	b.n	80063b4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f103 020c 	add.w	r2, r3, #12
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006392:	7812      	ldrb	r2, [r2, #0]
 8006394:	b2d2      	uxtb	r2, r2
 8006396:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800639c:	1c5a      	adds	r2, r3, #1
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	3b01      	subs	r3, #1
 80063ac:	b29a      	uxth	r2, r3
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80063b4:	2301      	movs	r3, #1
 80063b6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80063b8:	f7fb ffc4 	bl	8002344 <HAL_GetTick>
 80063bc:	4602      	mov	r2, r0
 80063be:	69fb      	ldr	r3, [r7, #28]
 80063c0:	1ad3      	subs	r3, r2, r3
 80063c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063c4:	429a      	cmp	r2, r3
 80063c6:	d803      	bhi.n	80063d0 <HAL_SPI_TransmitReceive+0x3c2>
 80063c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063ce:	d102      	bne.n	80063d6 <HAL_SPI_TransmitReceive+0x3c8>
 80063d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d103      	bne.n	80063de <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80063d6:	2303      	movs	r3, #3
 80063d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80063dc:	e01c      	b.n	8006418 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063e2:	b29b      	uxth	r3, r3
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f47f af5b 	bne.w	80062a0 <HAL_SPI_TransmitReceive+0x292>
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	f47f af54 	bne.w	80062a0 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80063f8:	69fa      	ldr	r2, [r7, #28]
 80063fa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80063fc:	68f8      	ldr	r0, [r7, #12]
 80063fe:	f000 f92f 	bl	8006660 <SPI_EndRxTxTransaction>
 8006402:	4603      	mov	r3, r0
 8006404:	2b00      	cmp	r3, #0
 8006406:	d006      	beq.n	8006416 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2220      	movs	r2, #32
 8006412:	661a      	str	r2, [r3, #96]	; 0x60
 8006414:	e000      	b.n	8006418 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8006416:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2200      	movs	r2, #0
 8006424:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006428:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800642c:	4618      	mov	r0, r3
 800642e:	3728      	adds	r7, #40	; 0x28
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}

08006434 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b088      	sub	sp, #32
 8006438:	af00      	add	r7, sp, #0
 800643a:	60f8      	str	r0, [r7, #12]
 800643c:	60b9      	str	r1, [r7, #8]
 800643e:	603b      	str	r3, [r7, #0]
 8006440:	4613      	mov	r3, r2
 8006442:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006444:	f7fb ff7e 	bl	8002344 <HAL_GetTick>
 8006448:	4602      	mov	r2, r0
 800644a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800644c:	1a9b      	subs	r3, r3, r2
 800644e:	683a      	ldr	r2, [r7, #0]
 8006450:	4413      	add	r3, r2
 8006452:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006454:	f7fb ff76 	bl	8002344 <HAL_GetTick>
 8006458:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800645a:	4b39      	ldr	r3, [pc, #228]	; (8006540 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	015b      	lsls	r3, r3, #5
 8006460:	0d1b      	lsrs	r3, r3, #20
 8006462:	69fa      	ldr	r2, [r7, #28]
 8006464:	fb02 f303 	mul.w	r3, r2, r3
 8006468:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800646a:	e054      	b.n	8006516 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006472:	d050      	beq.n	8006516 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006474:	f7fb ff66 	bl	8002344 <HAL_GetTick>
 8006478:	4602      	mov	r2, r0
 800647a:	69bb      	ldr	r3, [r7, #24]
 800647c:	1ad3      	subs	r3, r2, r3
 800647e:	69fa      	ldr	r2, [r7, #28]
 8006480:	429a      	cmp	r2, r3
 8006482:	d902      	bls.n	800648a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d13d      	bne.n	8006506 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	685a      	ldr	r2, [r3, #4]
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006498:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064a2:	d111      	bne.n	80064c8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064ac:	d004      	beq.n	80064b8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064b6:	d107      	bne.n	80064c8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064d0:	d10f      	bne.n	80064f2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80064e0:	601a      	str	r2, [r3, #0]
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80064f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2201      	movs	r2, #1
 80064f6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006502:	2303      	movs	r3, #3
 8006504:	e017      	b.n	8006536 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d101      	bne.n	8006510 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800650c:	2300      	movs	r3, #0
 800650e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	3b01      	subs	r3, #1
 8006514:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	689a      	ldr	r2, [r3, #8]
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	4013      	ands	r3, r2
 8006520:	68ba      	ldr	r2, [r7, #8]
 8006522:	429a      	cmp	r2, r3
 8006524:	bf0c      	ite	eq
 8006526:	2301      	moveq	r3, #1
 8006528:	2300      	movne	r3, #0
 800652a:	b2db      	uxtb	r3, r3
 800652c:	461a      	mov	r2, r3
 800652e:	79fb      	ldrb	r3, [r7, #7]
 8006530:	429a      	cmp	r2, r3
 8006532:	d19b      	bne.n	800646c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006534:	2300      	movs	r3, #0
}
 8006536:	4618      	mov	r0, r3
 8006538:	3720      	adds	r7, #32
 800653a:	46bd      	mov	sp, r7
 800653c:	bd80      	pop	{r7, pc}
 800653e:	bf00      	nop
 8006540:	20000000 	.word	0x20000000

08006544 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b088      	sub	sp, #32
 8006548:	af00      	add	r7, sp, #0
 800654a:	60f8      	str	r0, [r7, #12]
 800654c:	60b9      	str	r1, [r7, #8]
 800654e:	607a      	str	r2, [r7, #4]
 8006550:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006552:	f7fb fef7 	bl	8002344 <HAL_GetTick>
 8006556:	4602      	mov	r2, r0
 8006558:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800655a:	1a9b      	subs	r3, r3, r2
 800655c:	683a      	ldr	r2, [r7, #0]
 800655e:	4413      	add	r3, r2
 8006560:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006562:	f7fb feef 	bl	8002344 <HAL_GetTick>
 8006566:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006568:	4b3c      	ldr	r3, [pc, #240]	; (800665c <SPI_WaitFifoStateUntilTimeout+0x118>)
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	4613      	mov	r3, r2
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	4413      	add	r3, r2
 8006572:	00da      	lsls	r2, r3, #3
 8006574:	1ad3      	subs	r3, r2, r3
 8006576:	0d1b      	lsrs	r3, r3, #20
 8006578:	69fa      	ldr	r2, [r7, #28]
 800657a:	fb02 f303 	mul.w	r3, r2, r3
 800657e:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 8006580:	e05f      	b.n	8006642 <SPI_WaitFifoStateUntilTimeout+0xfe>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006588:	d106      	bne.n	8006598 <SPI_WaitFifoStateUntilTimeout+0x54>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d103      	bne.n	8006598 <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	330c      	adds	r3, #12
 8006596:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800659e:	d050      	beq.n	8006642 <SPI_WaitFifoStateUntilTimeout+0xfe>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80065a0:	f7fb fed0 	bl	8002344 <HAL_GetTick>
 80065a4:	4602      	mov	r2, r0
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	1ad3      	subs	r3, r2, r3
 80065aa:	69fa      	ldr	r2, [r7, #28]
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d902      	bls.n	80065b6 <SPI_WaitFifoStateUntilTimeout+0x72>
 80065b0:	69fb      	ldr	r3, [r7, #28]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d13d      	bne.n	8006632 <SPI_WaitFifoStateUntilTimeout+0xee>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	685a      	ldr	r2, [r3, #4]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80065c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80065ce:	d111      	bne.n	80065f4 <SPI_WaitFifoStateUntilTimeout+0xb0>
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065d8:	d004      	beq.n	80065e4 <SPI_WaitFifoStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	689b      	ldr	r3, [r3, #8]
 80065de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065e2:	d107      	bne.n	80065f4 <SPI_WaitFifoStateUntilTimeout+0xb0>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065fc:	d10f      	bne.n	800661e <SPI_WaitFifoStateUntilTimeout+0xda>
        {
          SPI_RESET_CRC(hspi);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800660c:	601a      	str	r2, [r3, #0]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	681a      	ldr	r2, [r3, #0]
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800661c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	2201      	movs	r2, #1
 8006622:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2200      	movs	r2, #0
 800662a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800662e:	2303      	movs	r3, #3
 8006630:	e010      	b.n	8006654 <SPI_WaitFifoStateUntilTimeout+0x110>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d101      	bne.n	800663c <SPI_WaitFifoStateUntilTimeout+0xf8>
      {
        tmp_timeout = 0U;
 8006638:	2300      	movs	r3, #0
 800663a:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	3b01      	subs	r3, #1
 8006640:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	689a      	ldr	r2, [r3, #8]
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	4013      	ands	r3, r2
 800664c:	687a      	ldr	r2, [r7, #4]
 800664e:	429a      	cmp	r2, r3
 8006650:	d197      	bne.n	8006582 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8006652:	2300      	movs	r3, #0
}
 8006654:	4618      	mov	r0, r3
 8006656:	3720      	adds	r7, #32
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}
 800665c:	20000000 	.word	0x20000000

08006660 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b086      	sub	sp, #24
 8006664:	af02      	add	r7, sp, #8
 8006666:	60f8      	str	r0, [r7, #12]
 8006668:	60b9      	str	r1, [r7, #8]
 800666a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	9300      	str	r3, [sp, #0]
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	2200      	movs	r2, #0
 8006674:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006678:	68f8      	ldr	r0, [r7, #12]
 800667a:	f7ff ff63 	bl	8006544 <SPI_WaitFifoStateUntilTimeout>
 800667e:	4603      	mov	r3, r0
 8006680:	2b00      	cmp	r3, #0
 8006682:	d007      	beq.n	8006694 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006688:	f043 0220 	orr.w	r2, r3, #32
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006690:	2303      	movs	r3, #3
 8006692:	e027      	b.n	80066e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	9300      	str	r3, [sp, #0]
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	2200      	movs	r2, #0
 800669c:	2180      	movs	r1, #128	; 0x80
 800669e:	68f8      	ldr	r0, [r7, #12]
 80066a0:	f7ff fec8 	bl	8006434 <SPI_WaitFlagStateUntilTimeout>
 80066a4:	4603      	mov	r3, r0
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d007      	beq.n	80066ba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066ae:	f043 0220 	orr.w	r2, r3, #32
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80066b6:	2303      	movs	r3, #3
 80066b8:	e014      	b.n	80066e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	9300      	str	r3, [sp, #0]
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	2200      	movs	r2, #0
 80066c2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80066c6:	68f8      	ldr	r0, [r7, #12]
 80066c8:	f7ff ff3c 	bl	8006544 <SPI_WaitFifoStateUntilTimeout>
 80066cc:	4603      	mov	r3, r0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d007      	beq.n	80066e2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066d6:	f043 0220 	orr.w	r2, r3, #32
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	e000      	b.n	80066e4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80066e2:	2300      	movs	r3, #0
}
 80066e4:	4618      	mov	r0, r3
 80066e6:	3710      	adds	r7, #16
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd80      	pop	{r7, pc}

080066ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b082      	sub	sp, #8
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d101      	bne.n	80066fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	e049      	b.n	8006792 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006704:	b2db      	uxtb	r3, r3
 8006706:	2b00      	cmp	r3, #0
 8006708:	d106      	bne.n	8006718 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 f841 	bl	800679a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2202      	movs	r2, #2
 800671c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681a      	ldr	r2, [r3, #0]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	3304      	adds	r3, #4
 8006728:	4619      	mov	r1, r3
 800672a:	4610      	mov	r0, r2
 800672c:	f000 f9f8 	bl	8006b20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2201      	movs	r2, #1
 8006734:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2201      	movs	r2, #1
 800673c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2201      	movs	r2, #1
 8006744:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2201      	movs	r2, #1
 800674c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2201      	movs	r2, #1
 8006754:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2201      	movs	r2, #1
 800675c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2201      	movs	r2, #1
 8006764:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2201      	movs	r2, #1
 800676c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2201      	movs	r2, #1
 8006774:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2201      	movs	r2, #1
 800677c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2201      	movs	r2, #1
 8006784:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006790:	2300      	movs	r3, #0
}
 8006792:	4618      	mov	r0, r3
 8006794:	3708      	adds	r7, #8
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}

0800679a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800679a:	b480      	push	{r7}
 800679c:	b083      	sub	sp, #12
 800679e:	af00      	add	r7, sp, #0
 80067a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80067a2:	bf00      	nop
 80067a4:	370c      	adds	r7, #12
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr
	...

080067b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b085      	sub	sp, #20
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067be:	b2db      	uxtb	r3, r3
 80067c0:	2b01      	cmp	r3, #1
 80067c2:	d001      	beq.n	80067c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80067c4:	2301      	movs	r3, #1
 80067c6:	e04f      	b.n	8006868 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2202      	movs	r2, #2
 80067cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	68da      	ldr	r2, [r3, #12]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f042 0201 	orr.w	r2, r2, #1
 80067de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a23      	ldr	r2, [pc, #140]	; (8006874 <HAL_TIM_Base_Start_IT+0xc4>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d01d      	beq.n	8006826 <HAL_TIM_Base_Start_IT+0x76>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067f2:	d018      	beq.n	8006826 <HAL_TIM_Base_Start_IT+0x76>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a1f      	ldr	r2, [pc, #124]	; (8006878 <HAL_TIM_Base_Start_IT+0xc8>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d013      	beq.n	8006826 <HAL_TIM_Base_Start_IT+0x76>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a1e      	ldr	r2, [pc, #120]	; (800687c <HAL_TIM_Base_Start_IT+0xcc>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d00e      	beq.n	8006826 <HAL_TIM_Base_Start_IT+0x76>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a1c      	ldr	r2, [pc, #112]	; (8006880 <HAL_TIM_Base_Start_IT+0xd0>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d009      	beq.n	8006826 <HAL_TIM_Base_Start_IT+0x76>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a1b      	ldr	r2, [pc, #108]	; (8006884 <HAL_TIM_Base_Start_IT+0xd4>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d004      	beq.n	8006826 <HAL_TIM_Base_Start_IT+0x76>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a19      	ldr	r2, [pc, #100]	; (8006888 <HAL_TIM_Base_Start_IT+0xd8>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d115      	bne.n	8006852 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	689a      	ldr	r2, [r3, #8]
 800682c:	4b17      	ldr	r3, [pc, #92]	; (800688c <HAL_TIM_Base_Start_IT+0xdc>)
 800682e:	4013      	ands	r3, r2
 8006830:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2b06      	cmp	r3, #6
 8006836:	d015      	beq.n	8006864 <HAL_TIM_Base_Start_IT+0xb4>
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800683e:	d011      	beq.n	8006864 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681a      	ldr	r2, [r3, #0]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f042 0201 	orr.w	r2, r2, #1
 800684e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006850:	e008      	b.n	8006864 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f042 0201 	orr.w	r2, r2, #1
 8006860:	601a      	str	r2, [r3, #0]
 8006862:	e000      	b.n	8006866 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006864:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006866:	2300      	movs	r3, #0
}
 8006868:	4618      	mov	r0, r3
 800686a:	3714      	adds	r7, #20
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr
 8006874:	40012c00 	.word	0x40012c00
 8006878:	40000400 	.word	0x40000400
 800687c:	40000800 	.word	0x40000800
 8006880:	40000c00 	.word	0x40000c00
 8006884:	40013400 	.word	0x40013400
 8006888:	40014000 	.word	0x40014000
 800688c:	00010007 	.word	0x00010007

08006890 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b082      	sub	sp, #8
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	691b      	ldr	r3, [r3, #16]
 800689e:	f003 0302 	and.w	r3, r3, #2
 80068a2:	2b02      	cmp	r3, #2
 80068a4:	d122      	bne.n	80068ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	68db      	ldr	r3, [r3, #12]
 80068ac:	f003 0302 	and.w	r3, r3, #2
 80068b0:	2b02      	cmp	r3, #2
 80068b2:	d11b      	bne.n	80068ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f06f 0202 	mvn.w	r2, #2
 80068bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2201      	movs	r2, #1
 80068c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	699b      	ldr	r3, [r3, #24]
 80068ca:	f003 0303 	and.w	r3, r3, #3
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d003      	beq.n	80068da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80068d2:	6878      	ldr	r0, [r7, #4]
 80068d4:	f000 f905 	bl	8006ae2 <HAL_TIM_IC_CaptureCallback>
 80068d8:	e005      	b.n	80068e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f000 f8f7 	bl	8006ace <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f000 f908 	bl	8006af6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2200      	movs	r2, #0
 80068ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	691b      	ldr	r3, [r3, #16]
 80068f2:	f003 0304 	and.w	r3, r3, #4
 80068f6:	2b04      	cmp	r3, #4
 80068f8:	d122      	bne.n	8006940 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	68db      	ldr	r3, [r3, #12]
 8006900:	f003 0304 	and.w	r3, r3, #4
 8006904:	2b04      	cmp	r3, #4
 8006906:	d11b      	bne.n	8006940 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f06f 0204 	mvn.w	r2, #4
 8006910:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2202      	movs	r2, #2
 8006916:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	699b      	ldr	r3, [r3, #24]
 800691e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006922:	2b00      	cmp	r3, #0
 8006924:	d003      	beq.n	800692e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f000 f8db 	bl	8006ae2 <HAL_TIM_IC_CaptureCallback>
 800692c:	e005      	b.n	800693a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 f8cd 	bl	8006ace <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f000 f8de 	bl	8006af6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	691b      	ldr	r3, [r3, #16]
 8006946:	f003 0308 	and.w	r3, r3, #8
 800694a:	2b08      	cmp	r3, #8
 800694c:	d122      	bne.n	8006994 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	68db      	ldr	r3, [r3, #12]
 8006954:	f003 0308 	and.w	r3, r3, #8
 8006958:	2b08      	cmp	r3, #8
 800695a:	d11b      	bne.n	8006994 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f06f 0208 	mvn.w	r2, #8
 8006964:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2204      	movs	r2, #4
 800696a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	69db      	ldr	r3, [r3, #28]
 8006972:	f003 0303 	and.w	r3, r3, #3
 8006976:	2b00      	cmp	r3, #0
 8006978:	d003      	beq.n	8006982 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f000 f8b1 	bl	8006ae2 <HAL_TIM_IC_CaptureCallback>
 8006980:	e005      	b.n	800698e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	f000 f8a3 	bl	8006ace <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f000 f8b4 	bl	8006af6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	691b      	ldr	r3, [r3, #16]
 800699a:	f003 0310 	and.w	r3, r3, #16
 800699e:	2b10      	cmp	r3, #16
 80069a0:	d122      	bne.n	80069e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	68db      	ldr	r3, [r3, #12]
 80069a8:	f003 0310 	and.w	r3, r3, #16
 80069ac:	2b10      	cmp	r3, #16
 80069ae:	d11b      	bne.n	80069e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f06f 0210 	mvn.w	r2, #16
 80069b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2208      	movs	r2, #8
 80069be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	69db      	ldr	r3, [r3, #28]
 80069c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d003      	beq.n	80069d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 f887 	bl	8006ae2 <HAL_TIM_IC_CaptureCallback>
 80069d4:	e005      	b.n	80069e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f000 f879 	bl	8006ace <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f000 f88a 	bl	8006af6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2200      	movs	r2, #0
 80069e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	691b      	ldr	r3, [r3, #16]
 80069ee:	f003 0301 	and.w	r3, r3, #1
 80069f2:	2b01      	cmp	r3, #1
 80069f4:	d10e      	bne.n	8006a14 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	f003 0301 	and.w	r3, r3, #1
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d107      	bne.n	8006a14 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f06f 0201 	mvn.w	r2, #1
 8006a0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f7fb f9b2 	bl	8001d78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	691b      	ldr	r3, [r3, #16]
 8006a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a1e:	2b80      	cmp	r3, #128	; 0x80
 8006a20:	d10e      	bne.n	8006a40 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	68db      	ldr	r3, [r3, #12]
 8006a28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a2c:	2b80      	cmp	r3, #128	; 0x80
 8006a2e:	d107      	bne.n	8006a40 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006a38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f000 f914 	bl	8006c68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	691b      	ldr	r3, [r3, #16]
 8006a46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a4e:	d10e      	bne.n	8006a6e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	68db      	ldr	r3, [r3, #12]
 8006a56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a5a:	2b80      	cmp	r3, #128	; 0x80
 8006a5c:	d107      	bne.n	8006a6e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006a66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f000 f907 	bl	8006c7c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	691b      	ldr	r3, [r3, #16]
 8006a74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a78:	2b40      	cmp	r3, #64	; 0x40
 8006a7a:	d10e      	bne.n	8006a9a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	68db      	ldr	r3, [r3, #12]
 8006a82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a86:	2b40      	cmp	r3, #64	; 0x40
 8006a88:	d107      	bne.n	8006a9a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006a92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f000 f838 	bl	8006b0a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	691b      	ldr	r3, [r3, #16]
 8006aa0:	f003 0320 	and.w	r3, r3, #32
 8006aa4:	2b20      	cmp	r3, #32
 8006aa6:	d10e      	bne.n	8006ac6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	68db      	ldr	r3, [r3, #12]
 8006aae:	f003 0320 	and.w	r3, r3, #32
 8006ab2:	2b20      	cmp	r3, #32
 8006ab4:	d107      	bne.n	8006ac6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f06f 0220 	mvn.w	r2, #32
 8006abe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f000 f8c7 	bl	8006c54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ac6:	bf00      	nop
 8006ac8:	3708      	adds	r7, #8
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}

08006ace <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006ace:	b480      	push	{r7}
 8006ad0:	b083      	sub	sp, #12
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ad6:	bf00      	nop
 8006ad8:	370c      	adds	r7, #12
 8006ada:	46bd      	mov	sp, r7
 8006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae0:	4770      	bx	lr

08006ae2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006ae2:	b480      	push	{r7}
 8006ae4:	b083      	sub	sp, #12
 8006ae6:	af00      	add	r7, sp, #0
 8006ae8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006aea:	bf00      	nop
 8006aec:	370c      	adds	r7, #12
 8006aee:	46bd      	mov	sp, r7
 8006af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af4:	4770      	bx	lr

08006af6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006af6:	b480      	push	{r7}
 8006af8:	b083      	sub	sp, #12
 8006afa:	af00      	add	r7, sp, #0
 8006afc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006afe:	bf00      	nop
 8006b00:	370c      	adds	r7, #12
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr

08006b0a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b0a:	b480      	push	{r7}
 8006b0c:	b083      	sub	sp, #12
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b12:	bf00      	nop
 8006b14:	370c      	adds	r7, #12
 8006b16:	46bd      	mov	sp, r7
 8006b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1c:	4770      	bx	lr
	...

08006b20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b085      	sub	sp, #20
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
 8006b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	4a40      	ldr	r2, [pc, #256]	; (8006c34 <TIM_Base_SetConfig+0x114>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d013      	beq.n	8006b60 <TIM_Base_SetConfig+0x40>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b3e:	d00f      	beq.n	8006b60 <TIM_Base_SetConfig+0x40>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	4a3d      	ldr	r2, [pc, #244]	; (8006c38 <TIM_Base_SetConfig+0x118>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d00b      	beq.n	8006b60 <TIM_Base_SetConfig+0x40>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	4a3c      	ldr	r2, [pc, #240]	; (8006c3c <TIM_Base_SetConfig+0x11c>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d007      	beq.n	8006b60 <TIM_Base_SetConfig+0x40>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	4a3b      	ldr	r2, [pc, #236]	; (8006c40 <TIM_Base_SetConfig+0x120>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d003      	beq.n	8006b60 <TIM_Base_SetConfig+0x40>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	4a3a      	ldr	r2, [pc, #232]	; (8006c44 <TIM_Base_SetConfig+0x124>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d108      	bne.n	8006b72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	68fa      	ldr	r2, [r7, #12]
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	4a2f      	ldr	r2, [pc, #188]	; (8006c34 <TIM_Base_SetConfig+0x114>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d01f      	beq.n	8006bba <TIM_Base_SetConfig+0x9a>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b80:	d01b      	beq.n	8006bba <TIM_Base_SetConfig+0x9a>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	4a2c      	ldr	r2, [pc, #176]	; (8006c38 <TIM_Base_SetConfig+0x118>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d017      	beq.n	8006bba <TIM_Base_SetConfig+0x9a>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	4a2b      	ldr	r2, [pc, #172]	; (8006c3c <TIM_Base_SetConfig+0x11c>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d013      	beq.n	8006bba <TIM_Base_SetConfig+0x9a>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	4a2a      	ldr	r2, [pc, #168]	; (8006c40 <TIM_Base_SetConfig+0x120>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d00f      	beq.n	8006bba <TIM_Base_SetConfig+0x9a>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	4a29      	ldr	r2, [pc, #164]	; (8006c44 <TIM_Base_SetConfig+0x124>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d00b      	beq.n	8006bba <TIM_Base_SetConfig+0x9a>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	4a28      	ldr	r2, [pc, #160]	; (8006c48 <TIM_Base_SetConfig+0x128>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d007      	beq.n	8006bba <TIM_Base_SetConfig+0x9a>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	4a27      	ldr	r2, [pc, #156]	; (8006c4c <TIM_Base_SetConfig+0x12c>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d003      	beq.n	8006bba <TIM_Base_SetConfig+0x9a>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	4a26      	ldr	r2, [pc, #152]	; (8006c50 <TIM_Base_SetConfig+0x130>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d108      	bne.n	8006bcc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	68db      	ldr	r3, [r3, #12]
 8006bc6:	68fa      	ldr	r2, [r7, #12]
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	695b      	ldr	r3, [r3, #20]
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	68fa      	ldr	r2, [r7, #12]
 8006bde:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	689a      	ldr	r2, [r3, #8]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	4a10      	ldr	r2, [pc, #64]	; (8006c34 <TIM_Base_SetConfig+0x114>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d00f      	beq.n	8006c18 <TIM_Base_SetConfig+0xf8>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	4a12      	ldr	r2, [pc, #72]	; (8006c44 <TIM_Base_SetConfig+0x124>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d00b      	beq.n	8006c18 <TIM_Base_SetConfig+0xf8>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	4a11      	ldr	r2, [pc, #68]	; (8006c48 <TIM_Base_SetConfig+0x128>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d007      	beq.n	8006c18 <TIM_Base_SetConfig+0xf8>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	4a10      	ldr	r2, [pc, #64]	; (8006c4c <TIM_Base_SetConfig+0x12c>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d003      	beq.n	8006c18 <TIM_Base_SetConfig+0xf8>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	4a0f      	ldr	r2, [pc, #60]	; (8006c50 <TIM_Base_SetConfig+0x130>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d103      	bne.n	8006c20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	691a      	ldr	r2, [r3, #16]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2201      	movs	r2, #1
 8006c24:	615a      	str	r2, [r3, #20]
}
 8006c26:	bf00      	nop
 8006c28:	3714      	adds	r7, #20
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c30:	4770      	bx	lr
 8006c32:	bf00      	nop
 8006c34:	40012c00 	.word	0x40012c00
 8006c38:	40000400 	.word	0x40000400
 8006c3c:	40000800 	.word	0x40000800
 8006c40:	40000c00 	.word	0x40000c00
 8006c44:	40013400 	.word	0x40013400
 8006c48:	40014000 	.word	0x40014000
 8006c4c:	40014400 	.word	0x40014400
 8006c50:	40014800 	.word	0x40014800

08006c54 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b083      	sub	sp, #12
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c5c:	bf00      	nop
 8006c5e:	370c      	adds	r7, #12
 8006c60:	46bd      	mov	sp, r7
 8006c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c66:	4770      	bx	lr

08006c68 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c70:	bf00      	nop
 8006c72:	370c      	adds	r7, #12
 8006c74:	46bd      	mov	sp, r7
 8006c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7a:	4770      	bx	lr

08006c7c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b083      	sub	sp, #12
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006c84:	bf00      	nop
 8006c86:	370c      	adds	r7, #12
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr

08006c90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b082      	sub	sp, #8
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d101      	bne.n	8006ca2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	e040      	b.n	8006d24 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d106      	bne.n	8006cb8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f7fb f9b4 	bl	8002020 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2224      	movs	r2, #36	; 0x24
 8006cbc:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f022 0201 	bic.w	r2, r2, #1
 8006ccc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f000 f8c0 	bl	8006e54 <UART_SetConfig>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b01      	cmp	r3, #1
 8006cd8:	d101      	bne.n	8006cde <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e022      	b.n	8006d24 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d002      	beq.n	8006cec <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f000 fb3e 	bl	8007368 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	685a      	ldr	r2, [r3, #4]
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006cfa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	689a      	ldr	r2, [r3, #8]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006d0a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	681a      	ldr	r2, [r3, #0]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f042 0201 	orr.w	r2, r2, #1
 8006d1a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	f000 fbc5 	bl	80074ac <UART_CheckIdleState>
 8006d22:	4603      	mov	r3, r0
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	3708      	adds	r7, #8
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}

08006d2c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b08a      	sub	sp, #40	; 0x28
 8006d30:	af02      	add	r7, sp, #8
 8006d32:	60f8      	str	r0, [r7, #12]
 8006d34:	60b9      	str	r1, [r7, #8]
 8006d36:	603b      	str	r3, [r7, #0]
 8006d38:	4613      	mov	r3, r2
 8006d3a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d40:	2b20      	cmp	r3, #32
 8006d42:	f040 8081 	bne.w	8006e48 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d002      	beq.n	8006d52 <HAL_UART_Transmit+0x26>
 8006d4c:	88fb      	ldrh	r3, [r7, #6]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d101      	bne.n	8006d56 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006d52:	2301      	movs	r3, #1
 8006d54:	e079      	b.n	8006e4a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d101      	bne.n	8006d64 <HAL_UART_Transmit+0x38>
 8006d60:	2302      	movs	r3, #2
 8006d62:	e072      	b.n	8006e4a <HAL_UART_Transmit+0x11e>
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2201      	movs	r2, #1
 8006d68:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2221      	movs	r2, #33	; 0x21
 8006d76:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8006d78:	f7fb fae4 	bl	8002344 <HAL_GetTick>
 8006d7c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	88fa      	ldrh	r2, [r7, #6]
 8006d82:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	88fa      	ldrh	r2, [r7, #6]
 8006d8a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d96:	d108      	bne.n	8006daa <HAL_UART_Transmit+0x7e>
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	691b      	ldr	r3, [r3, #16]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d104      	bne.n	8006daa <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8006da0:	2300      	movs	r3, #0
 8006da2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	61bb      	str	r3, [r7, #24]
 8006da8:	e003      	b.n	8006db2 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006dae:	2300      	movs	r3, #0
 8006db0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	2200      	movs	r2, #0
 8006db6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8006dba:	e02d      	b.n	8006e18 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	9300      	str	r3, [sp, #0]
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	2180      	movs	r1, #128	; 0x80
 8006dc6:	68f8      	ldr	r0, [r7, #12]
 8006dc8:	f000 fbb5 	bl	8007536 <UART_WaitOnFlagUntilTimeout>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d001      	beq.n	8006dd6 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8006dd2:	2303      	movs	r3, #3
 8006dd4:	e039      	b.n	8006e4a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8006dd6:	69fb      	ldr	r3, [r7, #28]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d10b      	bne.n	8006df4 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ddc:	69bb      	ldr	r3, [r7, #24]
 8006dde:	881a      	ldrh	r2, [r3, #0]
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006de8:	b292      	uxth	r2, r2
 8006dea:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006dec:	69bb      	ldr	r3, [r7, #24]
 8006dee:	3302      	adds	r3, #2
 8006df0:	61bb      	str	r3, [r7, #24]
 8006df2:	e008      	b.n	8006e06 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	781a      	ldrb	r2, [r3, #0]
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	b292      	uxth	r2, r2
 8006dfe:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006e00:	69fb      	ldr	r3, [r7, #28]
 8006e02:	3301      	adds	r3, #1
 8006e04:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006e0c:	b29b      	uxth	r3, r3
 8006e0e:	3b01      	subs	r3, #1
 8006e10:	b29a      	uxth	r2, r3
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d1cb      	bne.n	8006dbc <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	9300      	str	r3, [sp, #0]
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	2140      	movs	r1, #64	; 0x40
 8006e2e:	68f8      	ldr	r0, [r7, #12]
 8006e30:	f000 fb81 	bl	8007536 <UART_WaitOnFlagUntilTimeout>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d001      	beq.n	8006e3e <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8006e3a:	2303      	movs	r3, #3
 8006e3c:	e005      	b.n	8006e4a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	2220      	movs	r2, #32
 8006e42:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8006e44:	2300      	movs	r3, #0
 8006e46:	e000      	b.n	8006e4a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8006e48:	2302      	movs	r3, #2
  }
}
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	3720      	adds	r7, #32
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}
	...

08006e54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e54:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8006e58:	b088      	sub	sp, #32
 8006e5a:	af00      	add	r7, sp, #0
 8006e5c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	689a      	ldr	r2, [r3, #8]
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	691b      	ldr	r3, [r3, #16]
 8006e6a:	431a      	orrs	r2, r3
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	695b      	ldr	r3, [r3, #20]
 8006e70:	431a      	orrs	r2, r3
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	69db      	ldr	r3, [r3, #28]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	4bac      	ldr	r3, [pc, #688]	; (8007134 <UART_SetConfig+0x2e0>)
 8006e82:	4013      	ands	r3, r2
 8006e84:	687a      	ldr	r2, [r7, #4]
 8006e86:	6812      	ldr	r2, [r2, #0]
 8006e88:	69f9      	ldr	r1, [r7, #28]
 8006e8a:	430b      	orrs	r3, r1
 8006e8c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	68da      	ldr	r2, [r3, #12]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	430a      	orrs	r2, r1
 8006ea2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	699b      	ldr	r3, [r3, #24]
 8006ea8:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4aa2      	ldr	r2, [pc, #648]	; (8007138 <UART_SetConfig+0x2e4>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d004      	beq.n	8006ebe <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6a1b      	ldr	r3, [r3, #32]
 8006eb8:	69fa      	ldr	r2, [r7, #28]
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	69fa      	ldr	r2, [r7, #28]
 8006ece:	430a      	orrs	r2, r1
 8006ed0:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a99      	ldr	r2, [pc, #612]	; (800713c <UART_SetConfig+0x2e8>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d121      	bne.n	8006f20 <UART_SetConfig+0xcc>
 8006edc:	4b98      	ldr	r3, [pc, #608]	; (8007140 <UART_SetConfig+0x2ec>)
 8006ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ee2:	f003 0303 	and.w	r3, r3, #3
 8006ee6:	2b03      	cmp	r3, #3
 8006ee8:	d816      	bhi.n	8006f18 <UART_SetConfig+0xc4>
 8006eea:	a201      	add	r2, pc, #4	; (adr r2, 8006ef0 <UART_SetConfig+0x9c>)
 8006eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ef0:	08006f01 	.word	0x08006f01
 8006ef4:	08006f0d 	.word	0x08006f0d
 8006ef8:	08006f07 	.word	0x08006f07
 8006efc:	08006f13 	.word	0x08006f13
 8006f00:	2301      	movs	r3, #1
 8006f02:	76fb      	strb	r3, [r7, #27]
 8006f04:	e0e8      	b.n	80070d8 <UART_SetConfig+0x284>
 8006f06:	2302      	movs	r3, #2
 8006f08:	76fb      	strb	r3, [r7, #27]
 8006f0a:	e0e5      	b.n	80070d8 <UART_SetConfig+0x284>
 8006f0c:	2304      	movs	r3, #4
 8006f0e:	76fb      	strb	r3, [r7, #27]
 8006f10:	e0e2      	b.n	80070d8 <UART_SetConfig+0x284>
 8006f12:	2308      	movs	r3, #8
 8006f14:	76fb      	strb	r3, [r7, #27]
 8006f16:	e0df      	b.n	80070d8 <UART_SetConfig+0x284>
 8006f18:	2310      	movs	r3, #16
 8006f1a:	76fb      	strb	r3, [r7, #27]
 8006f1c:	bf00      	nop
 8006f1e:	e0db      	b.n	80070d8 <UART_SetConfig+0x284>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a87      	ldr	r2, [pc, #540]	; (8007144 <UART_SetConfig+0x2f0>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d134      	bne.n	8006f94 <UART_SetConfig+0x140>
 8006f2a:	4b85      	ldr	r3, [pc, #532]	; (8007140 <UART_SetConfig+0x2ec>)
 8006f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f30:	f003 030c 	and.w	r3, r3, #12
 8006f34:	2b0c      	cmp	r3, #12
 8006f36:	d829      	bhi.n	8006f8c <UART_SetConfig+0x138>
 8006f38:	a201      	add	r2, pc, #4	; (adr r2, 8006f40 <UART_SetConfig+0xec>)
 8006f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f3e:	bf00      	nop
 8006f40:	08006f75 	.word	0x08006f75
 8006f44:	08006f8d 	.word	0x08006f8d
 8006f48:	08006f8d 	.word	0x08006f8d
 8006f4c:	08006f8d 	.word	0x08006f8d
 8006f50:	08006f81 	.word	0x08006f81
 8006f54:	08006f8d 	.word	0x08006f8d
 8006f58:	08006f8d 	.word	0x08006f8d
 8006f5c:	08006f8d 	.word	0x08006f8d
 8006f60:	08006f7b 	.word	0x08006f7b
 8006f64:	08006f8d 	.word	0x08006f8d
 8006f68:	08006f8d 	.word	0x08006f8d
 8006f6c:	08006f8d 	.word	0x08006f8d
 8006f70:	08006f87 	.word	0x08006f87
 8006f74:	2300      	movs	r3, #0
 8006f76:	76fb      	strb	r3, [r7, #27]
 8006f78:	e0ae      	b.n	80070d8 <UART_SetConfig+0x284>
 8006f7a:	2302      	movs	r3, #2
 8006f7c:	76fb      	strb	r3, [r7, #27]
 8006f7e:	e0ab      	b.n	80070d8 <UART_SetConfig+0x284>
 8006f80:	2304      	movs	r3, #4
 8006f82:	76fb      	strb	r3, [r7, #27]
 8006f84:	e0a8      	b.n	80070d8 <UART_SetConfig+0x284>
 8006f86:	2308      	movs	r3, #8
 8006f88:	76fb      	strb	r3, [r7, #27]
 8006f8a:	e0a5      	b.n	80070d8 <UART_SetConfig+0x284>
 8006f8c:	2310      	movs	r3, #16
 8006f8e:	76fb      	strb	r3, [r7, #27]
 8006f90:	bf00      	nop
 8006f92:	e0a1      	b.n	80070d8 <UART_SetConfig+0x284>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a6b      	ldr	r2, [pc, #428]	; (8007148 <UART_SetConfig+0x2f4>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d120      	bne.n	8006fe0 <UART_SetConfig+0x18c>
 8006f9e:	4b68      	ldr	r3, [pc, #416]	; (8007140 <UART_SetConfig+0x2ec>)
 8006fa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fa4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006fa8:	2b10      	cmp	r3, #16
 8006faa:	d00f      	beq.n	8006fcc <UART_SetConfig+0x178>
 8006fac:	2b10      	cmp	r3, #16
 8006fae:	d802      	bhi.n	8006fb6 <UART_SetConfig+0x162>
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d005      	beq.n	8006fc0 <UART_SetConfig+0x16c>
 8006fb4:	e010      	b.n	8006fd8 <UART_SetConfig+0x184>
 8006fb6:	2b20      	cmp	r3, #32
 8006fb8:	d005      	beq.n	8006fc6 <UART_SetConfig+0x172>
 8006fba:	2b30      	cmp	r3, #48	; 0x30
 8006fbc:	d009      	beq.n	8006fd2 <UART_SetConfig+0x17e>
 8006fbe:	e00b      	b.n	8006fd8 <UART_SetConfig+0x184>
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	76fb      	strb	r3, [r7, #27]
 8006fc4:	e088      	b.n	80070d8 <UART_SetConfig+0x284>
 8006fc6:	2302      	movs	r3, #2
 8006fc8:	76fb      	strb	r3, [r7, #27]
 8006fca:	e085      	b.n	80070d8 <UART_SetConfig+0x284>
 8006fcc:	2304      	movs	r3, #4
 8006fce:	76fb      	strb	r3, [r7, #27]
 8006fd0:	e082      	b.n	80070d8 <UART_SetConfig+0x284>
 8006fd2:	2308      	movs	r3, #8
 8006fd4:	76fb      	strb	r3, [r7, #27]
 8006fd6:	e07f      	b.n	80070d8 <UART_SetConfig+0x284>
 8006fd8:	2310      	movs	r3, #16
 8006fda:	76fb      	strb	r3, [r7, #27]
 8006fdc:	bf00      	nop
 8006fde:	e07b      	b.n	80070d8 <UART_SetConfig+0x284>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a59      	ldr	r2, [pc, #356]	; (800714c <UART_SetConfig+0x2f8>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d120      	bne.n	800702c <UART_SetConfig+0x1d8>
 8006fea:	4b55      	ldr	r3, [pc, #340]	; (8007140 <UART_SetConfig+0x2ec>)
 8006fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ff0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006ff4:	2b40      	cmp	r3, #64	; 0x40
 8006ff6:	d00f      	beq.n	8007018 <UART_SetConfig+0x1c4>
 8006ff8:	2b40      	cmp	r3, #64	; 0x40
 8006ffa:	d802      	bhi.n	8007002 <UART_SetConfig+0x1ae>
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d005      	beq.n	800700c <UART_SetConfig+0x1b8>
 8007000:	e010      	b.n	8007024 <UART_SetConfig+0x1d0>
 8007002:	2b80      	cmp	r3, #128	; 0x80
 8007004:	d005      	beq.n	8007012 <UART_SetConfig+0x1be>
 8007006:	2bc0      	cmp	r3, #192	; 0xc0
 8007008:	d009      	beq.n	800701e <UART_SetConfig+0x1ca>
 800700a:	e00b      	b.n	8007024 <UART_SetConfig+0x1d0>
 800700c:	2300      	movs	r3, #0
 800700e:	76fb      	strb	r3, [r7, #27]
 8007010:	e062      	b.n	80070d8 <UART_SetConfig+0x284>
 8007012:	2302      	movs	r3, #2
 8007014:	76fb      	strb	r3, [r7, #27]
 8007016:	e05f      	b.n	80070d8 <UART_SetConfig+0x284>
 8007018:	2304      	movs	r3, #4
 800701a:	76fb      	strb	r3, [r7, #27]
 800701c:	e05c      	b.n	80070d8 <UART_SetConfig+0x284>
 800701e:	2308      	movs	r3, #8
 8007020:	76fb      	strb	r3, [r7, #27]
 8007022:	e059      	b.n	80070d8 <UART_SetConfig+0x284>
 8007024:	2310      	movs	r3, #16
 8007026:	76fb      	strb	r3, [r7, #27]
 8007028:	bf00      	nop
 800702a:	e055      	b.n	80070d8 <UART_SetConfig+0x284>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a47      	ldr	r2, [pc, #284]	; (8007150 <UART_SetConfig+0x2fc>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d124      	bne.n	8007080 <UART_SetConfig+0x22c>
 8007036:	4b42      	ldr	r3, [pc, #264]	; (8007140 <UART_SetConfig+0x2ec>)
 8007038:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800703c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007040:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007044:	d012      	beq.n	800706c <UART_SetConfig+0x218>
 8007046:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800704a:	d802      	bhi.n	8007052 <UART_SetConfig+0x1fe>
 800704c:	2b00      	cmp	r3, #0
 800704e:	d007      	beq.n	8007060 <UART_SetConfig+0x20c>
 8007050:	e012      	b.n	8007078 <UART_SetConfig+0x224>
 8007052:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007056:	d006      	beq.n	8007066 <UART_SetConfig+0x212>
 8007058:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800705c:	d009      	beq.n	8007072 <UART_SetConfig+0x21e>
 800705e:	e00b      	b.n	8007078 <UART_SetConfig+0x224>
 8007060:	2300      	movs	r3, #0
 8007062:	76fb      	strb	r3, [r7, #27]
 8007064:	e038      	b.n	80070d8 <UART_SetConfig+0x284>
 8007066:	2302      	movs	r3, #2
 8007068:	76fb      	strb	r3, [r7, #27]
 800706a:	e035      	b.n	80070d8 <UART_SetConfig+0x284>
 800706c:	2304      	movs	r3, #4
 800706e:	76fb      	strb	r3, [r7, #27]
 8007070:	e032      	b.n	80070d8 <UART_SetConfig+0x284>
 8007072:	2308      	movs	r3, #8
 8007074:	76fb      	strb	r3, [r7, #27]
 8007076:	e02f      	b.n	80070d8 <UART_SetConfig+0x284>
 8007078:	2310      	movs	r3, #16
 800707a:	76fb      	strb	r3, [r7, #27]
 800707c:	bf00      	nop
 800707e:	e02b      	b.n	80070d8 <UART_SetConfig+0x284>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a2c      	ldr	r2, [pc, #176]	; (8007138 <UART_SetConfig+0x2e4>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d124      	bne.n	80070d4 <UART_SetConfig+0x280>
 800708a:	4b2d      	ldr	r3, [pc, #180]	; (8007140 <UART_SetConfig+0x2ec>)
 800708c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007090:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007094:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007098:	d012      	beq.n	80070c0 <UART_SetConfig+0x26c>
 800709a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800709e:	d802      	bhi.n	80070a6 <UART_SetConfig+0x252>
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d007      	beq.n	80070b4 <UART_SetConfig+0x260>
 80070a4:	e012      	b.n	80070cc <UART_SetConfig+0x278>
 80070a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80070aa:	d006      	beq.n	80070ba <UART_SetConfig+0x266>
 80070ac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80070b0:	d009      	beq.n	80070c6 <UART_SetConfig+0x272>
 80070b2:	e00b      	b.n	80070cc <UART_SetConfig+0x278>
 80070b4:	2300      	movs	r3, #0
 80070b6:	76fb      	strb	r3, [r7, #27]
 80070b8:	e00e      	b.n	80070d8 <UART_SetConfig+0x284>
 80070ba:	2302      	movs	r3, #2
 80070bc:	76fb      	strb	r3, [r7, #27]
 80070be:	e00b      	b.n	80070d8 <UART_SetConfig+0x284>
 80070c0:	2304      	movs	r3, #4
 80070c2:	76fb      	strb	r3, [r7, #27]
 80070c4:	e008      	b.n	80070d8 <UART_SetConfig+0x284>
 80070c6:	2308      	movs	r3, #8
 80070c8:	76fb      	strb	r3, [r7, #27]
 80070ca:	e005      	b.n	80070d8 <UART_SetConfig+0x284>
 80070cc:	2310      	movs	r3, #16
 80070ce:	76fb      	strb	r3, [r7, #27]
 80070d0:	bf00      	nop
 80070d2:	e001      	b.n	80070d8 <UART_SetConfig+0x284>
 80070d4:	2310      	movs	r3, #16
 80070d6:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a16      	ldr	r2, [pc, #88]	; (8007138 <UART_SetConfig+0x2e4>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	f040 8087 	bne.w	80071f2 <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80070e4:	7efb      	ldrb	r3, [r7, #27]
 80070e6:	2b08      	cmp	r3, #8
 80070e8:	d836      	bhi.n	8007158 <UART_SetConfig+0x304>
 80070ea:	a201      	add	r2, pc, #4	; (adr r2, 80070f0 <UART_SetConfig+0x29c>)
 80070ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070f0:	08007115 	.word	0x08007115
 80070f4:	08007159 	.word	0x08007159
 80070f8:	0800711d 	.word	0x0800711d
 80070fc:	08007159 	.word	0x08007159
 8007100:	08007123 	.word	0x08007123
 8007104:	08007159 	.word	0x08007159
 8007108:	08007159 	.word	0x08007159
 800710c:	08007159 	.word	0x08007159
 8007110:	0800712b 	.word	0x0800712b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007114:	f7fd fffc 	bl	8005110 <HAL_RCC_GetPCLK1Freq>
 8007118:	6178      	str	r0, [r7, #20]
        break;
 800711a:	e022      	b.n	8007162 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800711c:	4b0d      	ldr	r3, [pc, #52]	; (8007154 <UART_SetConfig+0x300>)
 800711e:	617b      	str	r3, [r7, #20]
        break;
 8007120:	e01f      	b.n	8007162 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007122:	f7fd ff5f 	bl	8004fe4 <HAL_RCC_GetSysClockFreq>
 8007126:	6178      	str	r0, [r7, #20]
        break;
 8007128:	e01b      	b.n	8007162 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800712a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800712e:	617b      	str	r3, [r7, #20]
        break;
 8007130:	e017      	b.n	8007162 <UART_SetConfig+0x30e>
 8007132:	bf00      	nop
 8007134:	efff69f3 	.word	0xefff69f3
 8007138:	40008000 	.word	0x40008000
 800713c:	40013800 	.word	0x40013800
 8007140:	40021000 	.word	0x40021000
 8007144:	40004400 	.word	0x40004400
 8007148:	40004800 	.word	0x40004800
 800714c:	40004c00 	.word	0x40004c00
 8007150:	40005000 	.word	0x40005000
 8007154:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8007158:	2300      	movs	r3, #0
 800715a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800715c:	2301      	movs	r3, #1
 800715e:	76bb      	strb	r3, [r7, #26]
        break;
 8007160:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	2b00      	cmp	r3, #0
 8007166:	f000 80f1 	beq.w	800734c <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	685a      	ldr	r2, [r3, #4]
 800716e:	4613      	mov	r3, r2
 8007170:	005b      	lsls	r3, r3, #1
 8007172:	4413      	add	r3, r2
 8007174:	697a      	ldr	r2, [r7, #20]
 8007176:	429a      	cmp	r2, r3
 8007178:	d305      	bcc.n	8007186 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	685b      	ldr	r3, [r3, #4]
 800717e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007180:	697a      	ldr	r2, [r7, #20]
 8007182:	429a      	cmp	r2, r3
 8007184:	d902      	bls.n	800718c <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8007186:	2301      	movs	r3, #1
 8007188:	76bb      	strb	r3, [r7, #26]
 800718a:	e0df      	b.n	800734c <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 800718c:	697b      	ldr	r3, [r7, #20]
 800718e:	4619      	mov	r1, r3
 8007190:	f04f 0200 	mov.w	r2, #0
 8007194:	f04f 0300 	mov.w	r3, #0
 8007198:	f04f 0400 	mov.w	r4, #0
 800719c:	0214      	lsls	r4, r2, #8
 800719e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80071a2:	020b      	lsls	r3, r1, #8
 80071a4:	687a      	ldr	r2, [r7, #4]
 80071a6:	6852      	ldr	r2, [r2, #4]
 80071a8:	0852      	lsrs	r2, r2, #1
 80071aa:	4611      	mov	r1, r2
 80071ac:	f04f 0200 	mov.w	r2, #0
 80071b0:	eb13 0b01 	adds.w	fp, r3, r1
 80071b4:	eb44 0c02 	adc.w	ip, r4, r2
 80071b8:	4658      	mov	r0, fp
 80071ba:	4661      	mov	r1, ip
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	685b      	ldr	r3, [r3, #4]
 80071c0:	f04f 0400 	mov.w	r4, #0
 80071c4:	461a      	mov	r2, r3
 80071c6:	4623      	mov	r3, r4
 80071c8:	f7f9 fd5e 	bl	8000c88 <__aeabi_uldivmod>
 80071cc:	4603      	mov	r3, r0
 80071ce:	460c      	mov	r4, r1
 80071d0:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80071d8:	d308      	bcc.n	80071ec <UART_SetConfig+0x398>
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80071e0:	d204      	bcs.n	80071ec <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	693a      	ldr	r2, [r7, #16]
 80071e8:	60da      	str	r2, [r3, #12]
 80071ea:	e0af      	b.n	800734c <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 80071ec:	2301      	movs	r3, #1
 80071ee:	76bb      	strb	r3, [r7, #26]
 80071f0:	e0ac      	b.n	800734c <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	69db      	ldr	r3, [r3, #28]
 80071f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071fa:	d15b      	bne.n	80072b4 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 80071fc:	7efb      	ldrb	r3, [r7, #27]
 80071fe:	2b08      	cmp	r3, #8
 8007200:	d827      	bhi.n	8007252 <UART_SetConfig+0x3fe>
 8007202:	a201      	add	r2, pc, #4	; (adr r2, 8007208 <UART_SetConfig+0x3b4>)
 8007204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007208:	0800722d 	.word	0x0800722d
 800720c:	08007235 	.word	0x08007235
 8007210:	0800723d 	.word	0x0800723d
 8007214:	08007253 	.word	0x08007253
 8007218:	08007243 	.word	0x08007243
 800721c:	08007253 	.word	0x08007253
 8007220:	08007253 	.word	0x08007253
 8007224:	08007253 	.word	0x08007253
 8007228:	0800724b 	.word	0x0800724b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800722c:	f7fd ff70 	bl	8005110 <HAL_RCC_GetPCLK1Freq>
 8007230:	6178      	str	r0, [r7, #20]
        break;
 8007232:	e013      	b.n	800725c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007234:	f7fd ff82 	bl	800513c <HAL_RCC_GetPCLK2Freq>
 8007238:	6178      	str	r0, [r7, #20]
        break;
 800723a:	e00f      	b.n	800725c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800723c:	4b49      	ldr	r3, [pc, #292]	; (8007364 <UART_SetConfig+0x510>)
 800723e:	617b      	str	r3, [r7, #20]
        break;
 8007240:	e00c      	b.n	800725c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007242:	f7fd fecf 	bl	8004fe4 <HAL_RCC_GetSysClockFreq>
 8007246:	6178      	str	r0, [r7, #20]
        break;
 8007248:	e008      	b.n	800725c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800724a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800724e:	617b      	str	r3, [r7, #20]
        break;
 8007250:	e004      	b.n	800725c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8007252:	2300      	movs	r3, #0
 8007254:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	76bb      	strb	r3, [r7, #26]
        break;
 800725a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d074      	beq.n	800734c <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007262:	697b      	ldr	r3, [r7, #20]
 8007264:	005a      	lsls	r2, r3, #1
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	085b      	lsrs	r3, r3, #1
 800726c:	441a      	add	r2, r3
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	fbb2 f3f3 	udiv	r3, r2, r3
 8007276:	b29b      	uxth	r3, r3
 8007278:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	2b0f      	cmp	r3, #15
 800727e:	d916      	bls.n	80072ae <UART_SetConfig+0x45a>
 8007280:	693b      	ldr	r3, [r7, #16]
 8007282:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007286:	d212      	bcs.n	80072ae <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	b29b      	uxth	r3, r3
 800728c:	f023 030f 	bic.w	r3, r3, #15
 8007290:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	085b      	lsrs	r3, r3, #1
 8007296:	b29b      	uxth	r3, r3
 8007298:	f003 0307 	and.w	r3, r3, #7
 800729c:	b29a      	uxth	r2, r3
 800729e:	89fb      	ldrh	r3, [r7, #14]
 80072a0:	4313      	orrs	r3, r2
 80072a2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	89fa      	ldrh	r2, [r7, #14]
 80072aa:	60da      	str	r2, [r3, #12]
 80072ac:	e04e      	b.n	800734c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80072ae:	2301      	movs	r3, #1
 80072b0:	76bb      	strb	r3, [r7, #26]
 80072b2:	e04b      	b.n	800734c <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80072b4:	7efb      	ldrb	r3, [r7, #27]
 80072b6:	2b08      	cmp	r3, #8
 80072b8:	d827      	bhi.n	800730a <UART_SetConfig+0x4b6>
 80072ba:	a201      	add	r2, pc, #4	; (adr r2, 80072c0 <UART_SetConfig+0x46c>)
 80072bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072c0:	080072e5 	.word	0x080072e5
 80072c4:	080072ed 	.word	0x080072ed
 80072c8:	080072f5 	.word	0x080072f5
 80072cc:	0800730b 	.word	0x0800730b
 80072d0:	080072fb 	.word	0x080072fb
 80072d4:	0800730b 	.word	0x0800730b
 80072d8:	0800730b 	.word	0x0800730b
 80072dc:	0800730b 	.word	0x0800730b
 80072e0:	08007303 	.word	0x08007303
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072e4:	f7fd ff14 	bl	8005110 <HAL_RCC_GetPCLK1Freq>
 80072e8:	6178      	str	r0, [r7, #20]
        break;
 80072ea:	e013      	b.n	8007314 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80072ec:	f7fd ff26 	bl	800513c <HAL_RCC_GetPCLK2Freq>
 80072f0:	6178      	str	r0, [r7, #20]
        break;
 80072f2:	e00f      	b.n	8007314 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072f4:	4b1b      	ldr	r3, [pc, #108]	; (8007364 <UART_SetConfig+0x510>)
 80072f6:	617b      	str	r3, [r7, #20]
        break;
 80072f8:	e00c      	b.n	8007314 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072fa:	f7fd fe73 	bl	8004fe4 <HAL_RCC_GetSysClockFreq>
 80072fe:	6178      	str	r0, [r7, #20]
        break;
 8007300:	e008      	b.n	8007314 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007302:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007306:	617b      	str	r3, [r7, #20]
        break;
 8007308:	e004      	b.n	8007314 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800730a:	2300      	movs	r3, #0
 800730c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800730e:	2301      	movs	r3, #1
 8007310:	76bb      	strb	r3, [r7, #26]
        break;
 8007312:	bf00      	nop
    }

    if (pclk != 0U)
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d018      	beq.n	800734c <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	085a      	lsrs	r2, r3, #1
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	441a      	add	r2, r3
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	fbb2 f3f3 	udiv	r3, r2, r3
 800732c:	b29b      	uxth	r3, r3
 800732e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	2b0f      	cmp	r3, #15
 8007334:	d908      	bls.n	8007348 <UART_SetConfig+0x4f4>
 8007336:	693b      	ldr	r3, [r7, #16]
 8007338:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800733c:	d204      	bcs.n	8007348 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	693a      	ldr	r2, [r7, #16]
 8007344:	60da      	str	r2, [r3, #12]
 8007346:	e001      	b.n	800734c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8007348:	2301      	movs	r3, #1
 800734a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2200      	movs	r2, #0
 8007350:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2200      	movs	r2, #0
 8007356:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8007358:	7ebb      	ldrb	r3, [r7, #26]
}
 800735a:	4618      	mov	r0, r3
 800735c:	3720      	adds	r7, #32
 800735e:	46bd      	mov	sp, r7
 8007360:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8007364:	00f42400 	.word	0x00f42400

08007368 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007368:	b480      	push	{r7}
 800736a:	b083      	sub	sp, #12
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007374:	f003 0301 	and.w	r3, r3, #1
 8007378:	2b00      	cmp	r3, #0
 800737a:	d00a      	beq.n	8007392 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	430a      	orrs	r2, r1
 8007390:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007396:	f003 0302 	and.w	r3, r3, #2
 800739a:	2b00      	cmp	r3, #0
 800739c:	d00a      	beq.n	80073b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	430a      	orrs	r2, r1
 80073b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073b8:	f003 0304 	and.w	r3, r3, #4
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d00a      	beq.n	80073d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	430a      	orrs	r2, r1
 80073d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073da:	f003 0308 	and.w	r3, r3, #8
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d00a      	beq.n	80073f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	685b      	ldr	r3, [r3, #4]
 80073e8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	430a      	orrs	r2, r1
 80073f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073fc:	f003 0310 	and.w	r3, r3, #16
 8007400:	2b00      	cmp	r3, #0
 8007402:	d00a      	beq.n	800741a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	689b      	ldr	r3, [r3, #8]
 800740a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	430a      	orrs	r2, r1
 8007418:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800741e:	f003 0320 	and.w	r3, r3, #32
 8007422:	2b00      	cmp	r3, #0
 8007424:	d00a      	beq.n	800743c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	430a      	orrs	r2, r1
 800743a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007440:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007444:	2b00      	cmp	r3, #0
 8007446:	d01a      	beq.n	800747e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	430a      	orrs	r2, r1
 800745c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007462:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007466:	d10a      	bne.n	800747e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	430a      	orrs	r2, r1
 800747c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007482:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007486:	2b00      	cmp	r3, #0
 8007488:	d00a      	beq.n	80074a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	430a      	orrs	r2, r1
 800749e:	605a      	str	r2, [r3, #4]
  }
}
 80074a0:	bf00      	nop
 80074a2:	370c      	adds	r7, #12
 80074a4:	46bd      	mov	sp, r7
 80074a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074aa:	4770      	bx	lr

080074ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b086      	sub	sp, #24
 80074b0:	af02      	add	r7, sp, #8
 80074b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80074ba:	f7fa ff43 	bl	8002344 <HAL_GetTick>
 80074be:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f003 0308 	and.w	r3, r3, #8
 80074ca:	2b08      	cmp	r3, #8
 80074cc:	d10e      	bne.n	80074ec <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074ce:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80074d2:	9300      	str	r3, [sp, #0]
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	2200      	movs	r2, #0
 80074d8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	f000 f82a 	bl	8007536 <UART_WaitOnFlagUntilTimeout>
 80074e2:	4603      	mov	r3, r0
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d001      	beq.n	80074ec <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074e8:	2303      	movs	r3, #3
 80074ea:	e020      	b.n	800752e <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f003 0304 	and.w	r3, r3, #4
 80074f6:	2b04      	cmp	r3, #4
 80074f8:	d10e      	bne.n	8007518 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074fa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80074fe:	9300      	str	r3, [sp, #0]
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	2200      	movs	r2, #0
 8007504:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f000 f814 	bl	8007536 <UART_WaitOnFlagUntilTimeout>
 800750e:	4603      	mov	r3, r0
 8007510:	2b00      	cmp	r3, #0
 8007512:	d001      	beq.n	8007518 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007514:	2303      	movs	r3, #3
 8007516:	e00a      	b.n	800752e <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2220      	movs	r2, #32
 800751c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2220      	movs	r2, #32
 8007522:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2200      	movs	r2, #0
 8007528:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800752c:	2300      	movs	r3, #0
}
 800752e:	4618      	mov	r0, r3
 8007530:	3710      	adds	r7, #16
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}

08007536 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007536:	b580      	push	{r7, lr}
 8007538:	b084      	sub	sp, #16
 800753a:	af00      	add	r7, sp, #0
 800753c:	60f8      	str	r0, [r7, #12]
 800753e:	60b9      	str	r1, [r7, #8]
 8007540:	603b      	str	r3, [r7, #0]
 8007542:	4613      	mov	r3, r2
 8007544:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007546:	e05d      	b.n	8007604 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007548:	69bb      	ldr	r3, [r7, #24]
 800754a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800754e:	d059      	beq.n	8007604 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007550:	f7fa fef8 	bl	8002344 <HAL_GetTick>
 8007554:	4602      	mov	r2, r0
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	1ad3      	subs	r3, r2, r3
 800755a:	69ba      	ldr	r2, [r7, #24]
 800755c:	429a      	cmp	r2, r3
 800755e:	d302      	bcc.n	8007566 <UART_WaitOnFlagUntilTimeout+0x30>
 8007560:	69bb      	ldr	r3, [r7, #24]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d11b      	bne.n	800759e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	681a      	ldr	r2, [r3, #0]
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007574:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	689a      	ldr	r2, [r3, #8]
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f022 0201 	bic.w	r2, r2, #1
 8007584:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2220      	movs	r2, #32
 800758a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2220      	movs	r2, #32
 8007590:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2200      	movs	r2, #0
 8007596:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800759a:	2303      	movs	r3, #3
 800759c:	e042      	b.n	8007624 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f003 0304 	and.w	r3, r3, #4
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d02b      	beq.n	8007604 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	69db      	ldr	r3, [r3, #28]
 80075b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80075b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80075ba:	d123      	bne.n	8007604 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80075c4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	681a      	ldr	r2, [r3, #0]
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80075d4:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	689a      	ldr	r2, [r3, #8]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f022 0201 	bic.w	r2, r2, #1
 80075e4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2220      	movs	r2, #32
 80075ea:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	2220      	movs	r2, #32
 80075f0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	2220      	movs	r2, #32
 80075f6:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2200      	movs	r2, #0
 80075fc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8007600:	2303      	movs	r3, #3
 8007602:	e00f      	b.n	8007624 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	69da      	ldr	r2, [r3, #28]
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	4013      	ands	r3, r2
 800760e:	68ba      	ldr	r2, [r7, #8]
 8007610:	429a      	cmp	r2, r3
 8007612:	bf0c      	ite	eq
 8007614:	2301      	moveq	r3, #1
 8007616:	2300      	movne	r3, #0
 8007618:	b2db      	uxtb	r3, r3
 800761a:	461a      	mov	r2, r3
 800761c:	79fb      	ldrb	r3, [r7, #7]
 800761e:	429a      	cmp	r2, r3
 8007620:	d092      	beq.n	8007548 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007622:	2300      	movs	r3, #0
}
 8007624:	4618      	mov	r0, r3
 8007626:	3710      	adds	r7, #16
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}

0800762c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800762c:	b480      	push	{r7}
 800762e:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8007630:	bf00      	nop
 8007632:	46bd      	mov	sp, r7
 8007634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007638:	4770      	bx	lr
	...

0800763c <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800763c:	b480      	push	{r7}
 800763e:	b085      	sub	sp, #20
 8007640:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007642:	f3ef 8305 	mrs	r3, IPSR
 8007646:	60bb      	str	r3, [r7, #8]
  return(result);
 8007648:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800764a:	2b00      	cmp	r3, #0
 800764c:	d10f      	bne.n	800766e <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800764e:	f3ef 8310 	mrs	r3, PRIMASK
 8007652:	607b      	str	r3, [r7, #4]
  return(result);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d105      	bne.n	8007666 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800765a:	f3ef 8311 	mrs	r3, BASEPRI
 800765e:	603b      	str	r3, [r7, #0]
  return(result);
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d007      	beq.n	8007676 <osKernelInitialize+0x3a>
 8007666:	4b0e      	ldr	r3, [pc, #56]	; (80076a0 <osKernelInitialize+0x64>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	2b02      	cmp	r3, #2
 800766c:	d103      	bne.n	8007676 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800766e:	f06f 0305 	mvn.w	r3, #5
 8007672:	60fb      	str	r3, [r7, #12]
 8007674:	e00c      	b.n	8007690 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007676:	4b0a      	ldr	r3, [pc, #40]	; (80076a0 <osKernelInitialize+0x64>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d105      	bne.n	800768a <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800767e:	4b08      	ldr	r3, [pc, #32]	; (80076a0 <osKernelInitialize+0x64>)
 8007680:	2201      	movs	r2, #1
 8007682:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007684:	2300      	movs	r3, #0
 8007686:	60fb      	str	r3, [r7, #12]
 8007688:	e002      	b.n	8007690 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800768a:	f04f 33ff 	mov.w	r3, #4294967295
 800768e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8007690:	68fb      	ldr	r3, [r7, #12]
}
 8007692:	4618      	mov	r0, r3
 8007694:	3714      	adds	r7, #20
 8007696:	46bd      	mov	sp, r7
 8007698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769c:	4770      	bx	lr
 800769e:	bf00      	nop
 80076a0:	20000208 	.word	0x20000208

080076a4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b084      	sub	sp, #16
 80076a8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80076aa:	f3ef 8305 	mrs	r3, IPSR
 80076ae:	60bb      	str	r3, [r7, #8]
  return(result);
 80076b0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d10f      	bne.n	80076d6 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076b6:	f3ef 8310 	mrs	r3, PRIMASK
 80076ba:	607b      	str	r3, [r7, #4]
  return(result);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d105      	bne.n	80076ce <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80076c2:	f3ef 8311 	mrs	r3, BASEPRI
 80076c6:	603b      	str	r3, [r7, #0]
  return(result);
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d007      	beq.n	80076de <osKernelStart+0x3a>
 80076ce:	4b0f      	ldr	r3, [pc, #60]	; (800770c <osKernelStart+0x68>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	2b02      	cmp	r3, #2
 80076d4:	d103      	bne.n	80076de <osKernelStart+0x3a>
    stat = osErrorISR;
 80076d6:	f06f 0305 	mvn.w	r3, #5
 80076da:	60fb      	str	r3, [r7, #12]
 80076dc:	e010      	b.n	8007700 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80076de:	4b0b      	ldr	r3, [pc, #44]	; (800770c <osKernelStart+0x68>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	2b01      	cmp	r3, #1
 80076e4:	d109      	bne.n	80076fa <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80076e6:	f7ff ffa1 	bl	800762c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80076ea:	4b08      	ldr	r3, [pc, #32]	; (800770c <osKernelStart+0x68>)
 80076ec:	2202      	movs	r2, #2
 80076ee:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80076f0:	f001 f870 	bl	80087d4 <vTaskStartScheduler>
      stat = osOK;
 80076f4:	2300      	movs	r3, #0
 80076f6:	60fb      	str	r3, [r7, #12]
 80076f8:	e002      	b.n	8007700 <osKernelStart+0x5c>
    } else {
      stat = osError;
 80076fa:	f04f 33ff 	mov.w	r3, #4294967295
 80076fe:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8007700:	68fb      	ldr	r3, [r7, #12]
}
 8007702:	4618      	mov	r0, r3
 8007704:	3710      	adds	r7, #16
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}
 800770a:	bf00      	nop
 800770c:	20000208 	.word	0x20000208

08007710 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007710:	b580      	push	{r7, lr}
 8007712:	b090      	sub	sp, #64	; 0x40
 8007714:	af04      	add	r7, sp, #16
 8007716:	60f8      	str	r0, [r7, #12]
 8007718:	60b9      	str	r1, [r7, #8]
 800771a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800771c:	2300      	movs	r3, #0
 800771e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007720:	f3ef 8305 	mrs	r3, IPSR
 8007724:	61fb      	str	r3, [r7, #28]
  return(result);
 8007726:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8007728:	2b00      	cmp	r3, #0
 800772a:	f040 808f 	bne.w	800784c <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800772e:	f3ef 8310 	mrs	r3, PRIMASK
 8007732:	61bb      	str	r3, [r7, #24]
  return(result);
 8007734:	69bb      	ldr	r3, [r7, #24]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d105      	bne.n	8007746 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800773a:	f3ef 8311 	mrs	r3, BASEPRI
 800773e:	617b      	str	r3, [r7, #20]
  return(result);
 8007740:	697b      	ldr	r3, [r7, #20]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d003      	beq.n	800774e <osThreadNew+0x3e>
 8007746:	4b44      	ldr	r3, [pc, #272]	; (8007858 <osThreadNew+0x148>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	2b02      	cmp	r3, #2
 800774c:	d07e      	beq.n	800784c <osThreadNew+0x13c>
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d07b      	beq.n	800784c <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8007754:	2380      	movs	r3, #128	; 0x80
 8007756:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8007758:	2318      	movs	r3, #24
 800775a:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800775c:	2300      	movs	r3, #0
 800775e:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8007760:	f04f 33ff 	mov.w	r3, #4294967295
 8007764:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d045      	beq.n	80077f8 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d002      	beq.n	800777a <osThreadNew+0x6a>
        name = attr->name;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	699b      	ldr	r3, [r3, #24]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d002      	beq.n	8007788 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	699b      	ldr	r3, [r3, #24]
 8007786:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800778a:	2b00      	cmp	r3, #0
 800778c:	d008      	beq.n	80077a0 <osThreadNew+0x90>
 800778e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007790:	2b38      	cmp	r3, #56	; 0x38
 8007792:	d805      	bhi.n	80077a0 <osThreadNew+0x90>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	685b      	ldr	r3, [r3, #4]
 8007798:	f003 0301 	and.w	r3, r3, #1
 800779c:	2b00      	cmp	r3, #0
 800779e:	d001      	beq.n	80077a4 <osThreadNew+0x94>
        return (NULL);
 80077a0:	2300      	movs	r3, #0
 80077a2:	e054      	b.n	800784e <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	695b      	ldr	r3, [r3, #20]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d003      	beq.n	80077b4 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	695b      	ldr	r3, [r3, #20]
 80077b0:	089b      	lsrs	r3, r3, #2
 80077b2:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	689b      	ldr	r3, [r3, #8]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d00e      	beq.n	80077da <osThreadNew+0xca>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	68db      	ldr	r3, [r3, #12]
 80077c0:	2b5b      	cmp	r3, #91	; 0x5b
 80077c2:	d90a      	bls.n	80077da <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d006      	beq.n	80077da <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	695b      	ldr	r3, [r3, #20]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d002      	beq.n	80077da <osThreadNew+0xca>
        mem = 1;
 80077d4:	2301      	movs	r3, #1
 80077d6:	623b      	str	r3, [r7, #32]
 80077d8:	e010      	b.n	80077fc <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	689b      	ldr	r3, [r3, #8]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d10c      	bne.n	80077fc <osThreadNew+0xec>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	68db      	ldr	r3, [r3, #12]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d108      	bne.n	80077fc <osThreadNew+0xec>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	691b      	ldr	r3, [r3, #16]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d104      	bne.n	80077fc <osThreadNew+0xec>
          mem = 0;
 80077f2:	2300      	movs	r3, #0
 80077f4:	623b      	str	r3, [r7, #32]
 80077f6:	e001      	b.n	80077fc <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80077f8:	2300      	movs	r3, #0
 80077fa:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80077fc:	6a3b      	ldr	r3, [r7, #32]
 80077fe:	2b01      	cmp	r3, #1
 8007800:	d110      	bne.n	8007824 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8007806:	687a      	ldr	r2, [r7, #4]
 8007808:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800780a:	9202      	str	r2, [sp, #8]
 800780c:	9301      	str	r3, [sp, #4]
 800780e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007810:	9300      	str	r3, [sp, #0]
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007816:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007818:	68f8      	ldr	r0, [r7, #12]
 800781a:	f000 fe09 	bl	8008430 <xTaskCreateStatic>
 800781e:	4603      	mov	r3, r0
 8007820:	613b      	str	r3, [r7, #16]
 8007822:	e013      	b.n	800784c <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8007824:	6a3b      	ldr	r3, [r7, #32]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d110      	bne.n	800784c <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800782a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800782c:	b29a      	uxth	r2, r3
 800782e:	f107 0310 	add.w	r3, r7, #16
 8007832:	9301      	str	r3, [sp, #4]
 8007834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007836:	9300      	str	r3, [sp, #0]
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800783c:	68f8      	ldr	r0, [r7, #12]
 800783e:	f000 fe51 	bl	80084e4 <xTaskCreate>
 8007842:	4603      	mov	r3, r0
 8007844:	2b01      	cmp	r3, #1
 8007846:	d001      	beq.n	800784c <osThreadNew+0x13c>
          hTask = NULL;
 8007848:	2300      	movs	r3, #0
 800784a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800784c:	693b      	ldr	r3, [r7, #16]
}
 800784e:	4618      	mov	r0, r3
 8007850:	3730      	adds	r7, #48	; 0x30
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}
 8007856:	bf00      	nop
 8007858:	20000208 	.word	0x20000208

0800785c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800785c:	b580      	push	{r7, lr}
 800785e:	b086      	sub	sp, #24
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007864:	f3ef 8305 	mrs	r3, IPSR
 8007868:	613b      	str	r3, [r7, #16]
  return(result);
 800786a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800786c:	2b00      	cmp	r3, #0
 800786e:	d10f      	bne.n	8007890 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007870:	f3ef 8310 	mrs	r3, PRIMASK
 8007874:	60fb      	str	r3, [r7, #12]
  return(result);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d105      	bne.n	8007888 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800787c:	f3ef 8311 	mrs	r3, BASEPRI
 8007880:	60bb      	str	r3, [r7, #8]
  return(result);
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d007      	beq.n	8007898 <osDelay+0x3c>
 8007888:	4b0a      	ldr	r3, [pc, #40]	; (80078b4 <osDelay+0x58>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	2b02      	cmp	r3, #2
 800788e:	d103      	bne.n	8007898 <osDelay+0x3c>
    stat = osErrorISR;
 8007890:	f06f 0305 	mvn.w	r3, #5
 8007894:	617b      	str	r3, [r7, #20]
 8007896:	e007      	b.n	80078a8 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8007898:	2300      	movs	r3, #0
 800789a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d002      	beq.n	80078a8 <osDelay+0x4c>
      vTaskDelay(ticks);
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 ff62 	bl	800876c <vTaskDelay>
    }
  }

  return (stat);
 80078a8:	697b      	ldr	r3, [r7, #20]
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3718      	adds	r7, #24
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}
 80078b2:	bf00      	nop
 80078b4:	20000208 	.word	0x20000208

080078b8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80078b8:	b480      	push	{r7}
 80078ba:	b085      	sub	sp, #20
 80078bc:	af00      	add	r7, sp, #0
 80078be:	60f8      	str	r0, [r7, #12]
 80078c0:	60b9      	str	r1, [r7, #8]
 80078c2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	4a07      	ldr	r2, [pc, #28]	; (80078e4 <vApplicationGetIdleTaskMemory+0x2c>)
 80078c8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	4a06      	ldr	r2, [pc, #24]	; (80078e8 <vApplicationGetIdleTaskMemory+0x30>)
 80078ce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2280      	movs	r2, #128	; 0x80
 80078d4:	601a      	str	r2, [r3, #0]
}
 80078d6:	bf00      	nop
 80078d8:	3714      	adds	r7, #20
 80078da:	46bd      	mov	sp, r7
 80078dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e0:	4770      	bx	lr
 80078e2:	bf00      	nop
 80078e4:	2000020c 	.word	0x2000020c
 80078e8:	20000268 	.word	0x20000268

080078ec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80078ec:	b480      	push	{r7}
 80078ee:	b085      	sub	sp, #20
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	60f8      	str	r0, [r7, #12]
 80078f4:	60b9      	str	r1, [r7, #8]
 80078f6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	4a07      	ldr	r2, [pc, #28]	; (8007918 <vApplicationGetTimerTaskMemory+0x2c>)
 80078fc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	4a06      	ldr	r2, [pc, #24]	; (800791c <vApplicationGetTimerTaskMemory+0x30>)
 8007902:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f44f 7280 	mov.w	r2, #256	; 0x100
 800790a:	601a      	str	r2, [r3, #0]
}
 800790c:	bf00      	nop
 800790e:	3714      	adds	r7, #20
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr
 8007918:	20000468 	.word	0x20000468
 800791c:	200004c4 	.word	0x200004c4

08007920 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007920:	b480      	push	{r7}
 8007922:	b083      	sub	sp, #12
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	f103 0208 	add.w	r2, r3, #8
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f04f 32ff 	mov.w	r2, #4294967295
 8007938:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f103 0208 	add.w	r2, r3, #8
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	f103 0208 	add.w	r2, r3, #8
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2200      	movs	r2, #0
 8007952:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007954:	bf00      	nop
 8007956:	370c      	adds	r7, #12
 8007958:	46bd      	mov	sp, r7
 800795a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795e:	4770      	bx	lr

08007960 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007960:	b480      	push	{r7}
 8007962:	b083      	sub	sp, #12
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2200      	movs	r2, #0
 800796c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800796e:	bf00      	nop
 8007970:	370c      	adds	r7, #12
 8007972:	46bd      	mov	sp, r7
 8007974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007978:	4770      	bx	lr

0800797a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800797a:	b480      	push	{r7}
 800797c:	b085      	sub	sp, #20
 800797e:	af00      	add	r7, sp, #0
 8007980:	6078      	str	r0, [r7, #4]
 8007982:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	685b      	ldr	r3, [r3, #4]
 8007988:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	68fa      	ldr	r2, [r7, #12]
 800798e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	689a      	ldr	r2, [r3, #8]
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	683a      	ldr	r2, [r7, #0]
 800799e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	683a      	ldr	r2, [r7, #0]
 80079a4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	687a      	ldr	r2, [r7, #4]
 80079aa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	1c5a      	adds	r2, r3, #1
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	601a      	str	r2, [r3, #0]
}
 80079b6:	bf00      	nop
 80079b8:	3714      	adds	r7, #20
 80079ba:	46bd      	mov	sp, r7
 80079bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c0:	4770      	bx	lr

080079c2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80079c2:	b480      	push	{r7}
 80079c4:	b085      	sub	sp, #20
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	6078      	str	r0, [r7, #4]
 80079ca:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079d8:	d103      	bne.n	80079e2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	691b      	ldr	r3, [r3, #16]
 80079de:	60fb      	str	r3, [r7, #12]
 80079e0:	e00c      	b.n	80079fc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	3308      	adds	r3, #8
 80079e6:	60fb      	str	r3, [r7, #12]
 80079e8:	e002      	b.n	80079f0 <vListInsert+0x2e>
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	60fb      	str	r3, [r7, #12]
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	685b      	ldr	r3, [r3, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	68ba      	ldr	r2, [r7, #8]
 80079f8:	429a      	cmp	r2, r3
 80079fa:	d2f6      	bcs.n	80079ea <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	685a      	ldr	r2, [r3, #4]
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	683a      	ldr	r2, [r7, #0]
 8007a0a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	68fa      	ldr	r2, [r7, #12]
 8007a10:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	683a      	ldr	r2, [r7, #0]
 8007a16:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	687a      	ldr	r2, [r7, #4]
 8007a1c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	1c5a      	adds	r2, r3, #1
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	601a      	str	r2, [r3, #0]
}
 8007a28:	bf00      	nop
 8007a2a:	3714      	adds	r7, #20
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a32:	4770      	bx	lr

08007a34 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007a34:	b480      	push	{r7}
 8007a36:	b085      	sub	sp, #20
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	691b      	ldr	r3, [r3, #16]
 8007a40:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	685b      	ldr	r3, [r3, #4]
 8007a46:	687a      	ldr	r2, [r7, #4]
 8007a48:	6892      	ldr	r2, [r2, #8]
 8007a4a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	687a      	ldr	r2, [r7, #4]
 8007a52:	6852      	ldr	r2, [r2, #4]
 8007a54:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d103      	bne.n	8007a68 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	689a      	ldr	r2, [r3, #8]
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	1e5a      	subs	r2, r3, #1
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	3714      	adds	r7, #20
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr

08007a88 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b084      	sub	sp, #16
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
 8007a90:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d109      	bne.n	8007ab0 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007a9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aa0:	f383 8811 	msr	BASEPRI, r3
 8007aa4:	f3bf 8f6f 	isb	sy
 8007aa8:	f3bf 8f4f 	dsb	sy
 8007aac:	60bb      	str	r3, [r7, #8]
 8007aae:	e7fe      	b.n	8007aae <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8007ab0:	f002 f814 	bl	8009adc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681a      	ldr	r2, [r3, #0]
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007abc:	68f9      	ldr	r1, [r7, #12]
 8007abe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007ac0:	fb01 f303 	mul.w	r3, r1, r3
 8007ac4:	441a      	add	r2, r3
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	2200      	movs	r2, #0
 8007ace:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681a      	ldr	r2, [r3, #0]
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681a      	ldr	r2, [r3, #0]
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ae0:	3b01      	subs	r3, #1
 8007ae2:	68f9      	ldr	r1, [r7, #12]
 8007ae4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007ae6:	fb01 f303 	mul.w	r3, r1, r3
 8007aea:	441a      	add	r2, r3
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	22ff      	movs	r2, #255	; 0xff
 8007af4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	22ff      	movs	r2, #255	; 0xff
 8007afc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d114      	bne.n	8007b30 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	691b      	ldr	r3, [r3, #16]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d01a      	beq.n	8007b44 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	3310      	adds	r3, #16
 8007b12:	4618      	mov	r0, r3
 8007b14:	f001 f8de 	bl	8008cd4 <xTaskRemoveFromEventList>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d012      	beq.n	8007b44 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007b1e:	4b0d      	ldr	r3, [pc, #52]	; (8007b54 <xQueueGenericReset+0xcc>)
 8007b20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b24:	601a      	str	r2, [r3, #0]
 8007b26:	f3bf 8f4f 	dsb	sy
 8007b2a:	f3bf 8f6f 	isb	sy
 8007b2e:	e009      	b.n	8007b44 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	3310      	adds	r3, #16
 8007b34:	4618      	mov	r0, r3
 8007b36:	f7ff fef3 	bl	8007920 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	3324      	adds	r3, #36	; 0x24
 8007b3e:	4618      	mov	r0, r3
 8007b40:	f7ff feee 	bl	8007920 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007b44:	f001 fff8 	bl	8009b38 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007b48:	2301      	movs	r3, #1
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3710      	adds	r7, #16
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}
 8007b52:	bf00      	nop
 8007b54:	e000ed04 	.word	0xe000ed04

08007b58 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b08e      	sub	sp, #56	; 0x38
 8007b5c:	af02      	add	r7, sp, #8
 8007b5e:	60f8      	str	r0, [r7, #12]
 8007b60:	60b9      	str	r1, [r7, #8]
 8007b62:	607a      	str	r2, [r7, #4]
 8007b64:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d109      	bne.n	8007b80 <xQueueGenericCreateStatic+0x28>
 8007b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b70:	f383 8811 	msr	BASEPRI, r3
 8007b74:	f3bf 8f6f 	isb	sy
 8007b78:	f3bf 8f4f 	dsb	sy
 8007b7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8007b7e:	e7fe      	b.n	8007b7e <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d109      	bne.n	8007b9a <xQueueGenericCreateStatic+0x42>
 8007b86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b8a:	f383 8811 	msr	BASEPRI, r3
 8007b8e:	f3bf 8f6f 	isb	sy
 8007b92:	f3bf 8f4f 	dsb	sy
 8007b96:	627b      	str	r3, [r7, #36]	; 0x24
 8007b98:	e7fe      	b.n	8007b98 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d002      	beq.n	8007ba6 <xQueueGenericCreateStatic+0x4e>
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d001      	beq.n	8007baa <xQueueGenericCreateStatic+0x52>
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	e000      	b.n	8007bac <xQueueGenericCreateStatic+0x54>
 8007baa:	2300      	movs	r3, #0
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d109      	bne.n	8007bc4 <xQueueGenericCreateStatic+0x6c>
 8007bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb4:	f383 8811 	msr	BASEPRI, r3
 8007bb8:	f3bf 8f6f 	isb	sy
 8007bbc:	f3bf 8f4f 	dsb	sy
 8007bc0:	623b      	str	r3, [r7, #32]
 8007bc2:	e7fe      	b.n	8007bc2 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d102      	bne.n	8007bd0 <xQueueGenericCreateStatic+0x78>
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d101      	bne.n	8007bd4 <xQueueGenericCreateStatic+0x7c>
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	e000      	b.n	8007bd6 <xQueueGenericCreateStatic+0x7e>
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d109      	bne.n	8007bee <xQueueGenericCreateStatic+0x96>
 8007bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bde:	f383 8811 	msr	BASEPRI, r3
 8007be2:	f3bf 8f6f 	isb	sy
 8007be6:	f3bf 8f4f 	dsb	sy
 8007bea:	61fb      	str	r3, [r7, #28]
 8007bec:	e7fe      	b.n	8007bec <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007bee:	2350      	movs	r3, #80	; 0x50
 8007bf0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	2b50      	cmp	r3, #80	; 0x50
 8007bf6:	d009      	beq.n	8007c0c <xQueueGenericCreateStatic+0xb4>
 8007bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bfc:	f383 8811 	msr	BASEPRI, r3
 8007c00:	f3bf 8f6f 	isb	sy
 8007c04:	f3bf 8f4f 	dsb	sy
 8007c08:	61bb      	str	r3, [r7, #24]
 8007c0a:	e7fe      	b.n	8007c0a <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007c0c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d00d      	beq.n	8007c34 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007c18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007c20:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c26:	9300      	str	r3, [sp, #0]
 8007c28:	4613      	mov	r3, r2
 8007c2a:	687a      	ldr	r2, [r7, #4]
 8007c2c:	68b9      	ldr	r1, [r7, #8]
 8007c2e:	68f8      	ldr	r0, [r7, #12]
 8007c30:	f000 f805 	bl	8007c3e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007c34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3730      	adds	r7, #48	; 0x30
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}

08007c3e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007c3e:	b580      	push	{r7, lr}
 8007c40:	b084      	sub	sp, #16
 8007c42:	af00      	add	r7, sp, #0
 8007c44:	60f8      	str	r0, [r7, #12]
 8007c46:	60b9      	str	r1, [r7, #8]
 8007c48:	607a      	str	r2, [r7, #4]
 8007c4a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d103      	bne.n	8007c5a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007c52:	69bb      	ldr	r3, [r7, #24]
 8007c54:	69ba      	ldr	r2, [r7, #24]
 8007c56:	601a      	str	r2, [r3, #0]
 8007c58:	e002      	b.n	8007c60 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007c5a:	69bb      	ldr	r3, [r7, #24]
 8007c5c:	687a      	ldr	r2, [r7, #4]
 8007c5e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007c60:	69bb      	ldr	r3, [r7, #24]
 8007c62:	68fa      	ldr	r2, [r7, #12]
 8007c64:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007c66:	69bb      	ldr	r3, [r7, #24]
 8007c68:	68ba      	ldr	r2, [r7, #8]
 8007c6a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007c6c:	2101      	movs	r1, #1
 8007c6e:	69b8      	ldr	r0, [r7, #24]
 8007c70:	f7ff ff0a 	bl	8007a88 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007c74:	69bb      	ldr	r3, [r7, #24]
 8007c76:	78fa      	ldrb	r2, [r7, #3]
 8007c78:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007c7c:	bf00      	nop
 8007c7e:	3710      	adds	r7, #16
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}

08007c84 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b08e      	sub	sp, #56	; 0x38
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	60b9      	str	r1, [r7, #8]
 8007c8e:	607a      	str	r2, [r7, #4]
 8007c90:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007c92:	2300      	movs	r3, #0
 8007c94:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d109      	bne.n	8007cb4 <xQueueGenericSend+0x30>
 8007ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ca4:	f383 8811 	msr	BASEPRI, r3
 8007ca8:	f3bf 8f6f 	isb	sy
 8007cac:	f3bf 8f4f 	dsb	sy
 8007cb0:	62bb      	str	r3, [r7, #40]	; 0x28
 8007cb2:	e7fe      	b.n	8007cb2 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d103      	bne.n	8007cc2 <xQueueGenericSend+0x3e>
 8007cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d101      	bne.n	8007cc6 <xQueueGenericSend+0x42>
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	e000      	b.n	8007cc8 <xQueueGenericSend+0x44>
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d109      	bne.n	8007ce0 <xQueueGenericSend+0x5c>
 8007ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd0:	f383 8811 	msr	BASEPRI, r3
 8007cd4:	f3bf 8f6f 	isb	sy
 8007cd8:	f3bf 8f4f 	dsb	sy
 8007cdc:	627b      	str	r3, [r7, #36]	; 0x24
 8007cde:	e7fe      	b.n	8007cde <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	2b02      	cmp	r3, #2
 8007ce4:	d103      	bne.n	8007cee <xQueueGenericSend+0x6a>
 8007ce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ce8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d101      	bne.n	8007cf2 <xQueueGenericSend+0x6e>
 8007cee:	2301      	movs	r3, #1
 8007cf0:	e000      	b.n	8007cf4 <xQueueGenericSend+0x70>
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d109      	bne.n	8007d0c <xQueueGenericSend+0x88>
 8007cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cfc:	f383 8811 	msr	BASEPRI, r3
 8007d00:	f3bf 8f6f 	isb	sy
 8007d04:	f3bf 8f4f 	dsb	sy
 8007d08:	623b      	str	r3, [r7, #32]
 8007d0a:	e7fe      	b.n	8007d0a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d0c:	f001 f998 	bl	8009040 <xTaskGetSchedulerState>
 8007d10:	4603      	mov	r3, r0
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d102      	bne.n	8007d1c <xQueueGenericSend+0x98>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d101      	bne.n	8007d20 <xQueueGenericSend+0x9c>
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e000      	b.n	8007d22 <xQueueGenericSend+0x9e>
 8007d20:	2300      	movs	r3, #0
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d109      	bne.n	8007d3a <xQueueGenericSend+0xb6>
 8007d26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d2a:	f383 8811 	msr	BASEPRI, r3
 8007d2e:	f3bf 8f6f 	isb	sy
 8007d32:	f3bf 8f4f 	dsb	sy
 8007d36:	61fb      	str	r3, [r7, #28]
 8007d38:	e7fe      	b.n	8007d38 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007d3a:	f001 fecf 	bl	8009adc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d302      	bcc.n	8007d50 <xQueueGenericSend+0xcc>
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	2b02      	cmp	r3, #2
 8007d4e:	d129      	bne.n	8007da4 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007d50:	683a      	ldr	r2, [r7, #0]
 8007d52:	68b9      	ldr	r1, [r7, #8]
 8007d54:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007d56:	f000 f9ff 	bl	8008158 <prvCopyDataToQueue>
 8007d5a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d010      	beq.n	8007d86 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d66:	3324      	adds	r3, #36	; 0x24
 8007d68:	4618      	mov	r0, r3
 8007d6a:	f000 ffb3 	bl	8008cd4 <xTaskRemoveFromEventList>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d013      	beq.n	8007d9c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007d74:	4b3f      	ldr	r3, [pc, #252]	; (8007e74 <xQueueGenericSend+0x1f0>)
 8007d76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d7a:	601a      	str	r2, [r3, #0]
 8007d7c:	f3bf 8f4f 	dsb	sy
 8007d80:	f3bf 8f6f 	isb	sy
 8007d84:	e00a      	b.n	8007d9c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d007      	beq.n	8007d9c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007d8c:	4b39      	ldr	r3, [pc, #228]	; (8007e74 <xQueueGenericSend+0x1f0>)
 8007d8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d92:	601a      	str	r2, [r3, #0]
 8007d94:	f3bf 8f4f 	dsb	sy
 8007d98:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007d9c:	f001 fecc 	bl	8009b38 <vPortExitCritical>
				return pdPASS;
 8007da0:	2301      	movs	r3, #1
 8007da2:	e063      	b.n	8007e6c <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d103      	bne.n	8007db2 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007daa:	f001 fec5 	bl	8009b38 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007dae:	2300      	movs	r3, #0
 8007db0:	e05c      	b.n	8007e6c <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007db2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d106      	bne.n	8007dc6 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007db8:	f107 0314 	add.w	r3, r7, #20
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	f000 ffeb 	bl	8008d98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007dc6:	f001 feb7 	bl	8009b38 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007dca:	f000 fd67 	bl	800889c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007dce:	f001 fe85 	bl	8009adc <vPortEnterCritical>
 8007dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dd4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007dd8:	b25b      	sxtb	r3, r3
 8007dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dde:	d103      	bne.n	8007de8 <xQueueGenericSend+0x164>
 8007de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007de2:	2200      	movs	r2, #0
 8007de4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007de8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007dee:	b25b      	sxtb	r3, r3
 8007df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007df4:	d103      	bne.n	8007dfe <xQueueGenericSend+0x17a>
 8007df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007df8:	2200      	movs	r2, #0
 8007dfa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007dfe:	f001 fe9b 	bl	8009b38 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e02:	1d3a      	adds	r2, r7, #4
 8007e04:	f107 0314 	add.w	r3, r7, #20
 8007e08:	4611      	mov	r1, r2
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	f000 ffda 	bl	8008dc4 <xTaskCheckForTimeOut>
 8007e10:	4603      	mov	r3, r0
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d124      	bne.n	8007e60 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007e16:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e18:	f000 fa96 	bl	8008348 <prvIsQueueFull>
 8007e1c:	4603      	mov	r3, r0
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d018      	beq.n	8007e54 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e24:	3310      	adds	r3, #16
 8007e26:	687a      	ldr	r2, [r7, #4]
 8007e28:	4611      	mov	r1, r2
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f000 ff04 	bl	8008c38 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007e30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e32:	f000 fa21 	bl	8008278 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007e36:	f000 fd3f 	bl	80088b8 <xTaskResumeAll>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	f47f af7c 	bne.w	8007d3a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8007e42:	4b0c      	ldr	r3, [pc, #48]	; (8007e74 <xQueueGenericSend+0x1f0>)
 8007e44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e48:	601a      	str	r2, [r3, #0]
 8007e4a:	f3bf 8f4f 	dsb	sy
 8007e4e:	f3bf 8f6f 	isb	sy
 8007e52:	e772      	b.n	8007d3a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007e54:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e56:	f000 fa0f 	bl	8008278 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007e5a:	f000 fd2d 	bl	80088b8 <xTaskResumeAll>
 8007e5e:	e76c      	b.n	8007d3a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007e60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007e62:	f000 fa09 	bl	8008278 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007e66:	f000 fd27 	bl	80088b8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007e6a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3738      	adds	r7, #56	; 0x38
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}
 8007e74:	e000ed04 	.word	0xe000ed04

08007e78 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b08e      	sub	sp, #56	; 0x38
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	60f8      	str	r0, [r7, #12]
 8007e80:	60b9      	str	r1, [r7, #8]
 8007e82:	607a      	str	r2, [r7, #4]
 8007e84:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d109      	bne.n	8007ea4 <xQueueGenericSendFromISR+0x2c>
 8007e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e94:	f383 8811 	msr	BASEPRI, r3
 8007e98:	f3bf 8f6f 	isb	sy
 8007e9c:	f3bf 8f4f 	dsb	sy
 8007ea0:	627b      	str	r3, [r7, #36]	; 0x24
 8007ea2:	e7fe      	b.n	8007ea2 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ea4:	68bb      	ldr	r3, [r7, #8]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d103      	bne.n	8007eb2 <xQueueGenericSendFromISR+0x3a>
 8007eaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d101      	bne.n	8007eb6 <xQueueGenericSendFromISR+0x3e>
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	e000      	b.n	8007eb8 <xQueueGenericSendFromISR+0x40>
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d109      	bne.n	8007ed0 <xQueueGenericSendFromISR+0x58>
 8007ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ec0:	f383 8811 	msr	BASEPRI, r3
 8007ec4:	f3bf 8f6f 	isb	sy
 8007ec8:	f3bf 8f4f 	dsb	sy
 8007ecc:	623b      	str	r3, [r7, #32]
 8007ece:	e7fe      	b.n	8007ece <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	2b02      	cmp	r3, #2
 8007ed4:	d103      	bne.n	8007ede <xQueueGenericSendFromISR+0x66>
 8007ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ed8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007eda:	2b01      	cmp	r3, #1
 8007edc:	d101      	bne.n	8007ee2 <xQueueGenericSendFromISR+0x6a>
 8007ede:	2301      	movs	r3, #1
 8007ee0:	e000      	b.n	8007ee4 <xQueueGenericSendFromISR+0x6c>
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d109      	bne.n	8007efc <xQueueGenericSendFromISR+0x84>
 8007ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eec:	f383 8811 	msr	BASEPRI, r3
 8007ef0:	f3bf 8f6f 	isb	sy
 8007ef4:	f3bf 8f4f 	dsb	sy
 8007ef8:	61fb      	str	r3, [r7, #28]
 8007efa:	e7fe      	b.n	8007efa <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007efc:	f001 feca 	bl	8009c94 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007f00:	f3ef 8211 	mrs	r2, BASEPRI
 8007f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f08:	f383 8811 	msr	BASEPRI, r3
 8007f0c:	f3bf 8f6f 	isb	sy
 8007f10:	f3bf 8f4f 	dsb	sy
 8007f14:	61ba      	str	r2, [r7, #24]
 8007f16:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007f18:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f24:	429a      	cmp	r2, r3
 8007f26:	d302      	bcc.n	8007f2e <xQueueGenericSendFromISR+0xb6>
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	2b02      	cmp	r3, #2
 8007f2c:	d12c      	bne.n	8007f88 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f30:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007f38:	683a      	ldr	r2, [r7, #0]
 8007f3a:	68b9      	ldr	r1, [r7, #8]
 8007f3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007f3e:	f000 f90b 	bl	8008158 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007f42:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8007f46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f4a:	d112      	bne.n	8007f72 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d016      	beq.n	8007f82 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f56:	3324      	adds	r3, #36	; 0x24
 8007f58:	4618      	mov	r0, r3
 8007f5a:	f000 febb 	bl	8008cd4 <xTaskRemoveFromEventList>
 8007f5e:	4603      	mov	r3, r0
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d00e      	beq.n	8007f82 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d00b      	beq.n	8007f82 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2201      	movs	r2, #1
 8007f6e:	601a      	str	r2, [r3, #0]
 8007f70:	e007      	b.n	8007f82 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007f72:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007f76:	3301      	adds	r3, #1
 8007f78:	b2db      	uxtb	r3, r3
 8007f7a:	b25a      	sxtb	r2, r3
 8007f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007f82:	2301      	movs	r3, #1
 8007f84:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8007f86:	e001      	b.n	8007f8c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	637b      	str	r3, [r7, #52]	; 0x34
 8007f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f8e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007f90:	693b      	ldr	r3, [r7, #16]
 8007f92:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007f96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3738      	adds	r7, #56	; 0x38
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}

08007fa0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b08c      	sub	sp, #48	; 0x30
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	60f8      	str	r0, [r7, #12]
 8007fa8:	60b9      	str	r1, [r7, #8]
 8007faa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007fac:	2300      	movs	r3, #0
 8007fae:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d109      	bne.n	8007fce <xQueueReceive+0x2e>
	__asm volatile
 8007fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fbe:	f383 8811 	msr	BASEPRI, r3
 8007fc2:	f3bf 8f6f 	isb	sy
 8007fc6:	f3bf 8f4f 	dsb	sy
 8007fca:	623b      	str	r3, [r7, #32]
 8007fcc:	e7fe      	b.n	8007fcc <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d103      	bne.n	8007fdc <xQueueReceive+0x3c>
 8007fd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d101      	bne.n	8007fe0 <xQueueReceive+0x40>
 8007fdc:	2301      	movs	r3, #1
 8007fde:	e000      	b.n	8007fe2 <xQueueReceive+0x42>
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d109      	bne.n	8007ffa <xQueueReceive+0x5a>
 8007fe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fea:	f383 8811 	msr	BASEPRI, r3
 8007fee:	f3bf 8f6f 	isb	sy
 8007ff2:	f3bf 8f4f 	dsb	sy
 8007ff6:	61fb      	str	r3, [r7, #28]
 8007ff8:	e7fe      	b.n	8007ff8 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ffa:	f001 f821 	bl	8009040 <xTaskGetSchedulerState>
 8007ffe:	4603      	mov	r3, r0
 8008000:	2b00      	cmp	r3, #0
 8008002:	d102      	bne.n	800800a <xQueueReceive+0x6a>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d101      	bne.n	800800e <xQueueReceive+0x6e>
 800800a:	2301      	movs	r3, #1
 800800c:	e000      	b.n	8008010 <xQueueReceive+0x70>
 800800e:	2300      	movs	r3, #0
 8008010:	2b00      	cmp	r3, #0
 8008012:	d109      	bne.n	8008028 <xQueueReceive+0x88>
 8008014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008018:	f383 8811 	msr	BASEPRI, r3
 800801c:	f3bf 8f6f 	isb	sy
 8008020:	f3bf 8f4f 	dsb	sy
 8008024:	61bb      	str	r3, [r7, #24]
 8008026:	e7fe      	b.n	8008026 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008028:	f001 fd58 	bl	8009adc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800802c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800802e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008030:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008034:	2b00      	cmp	r3, #0
 8008036:	d01f      	beq.n	8008078 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008038:	68b9      	ldr	r1, [r7, #8]
 800803a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800803c:	f000 f8f6 	bl	800822c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008042:	1e5a      	subs	r2, r3, #1
 8008044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008046:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800804a:	691b      	ldr	r3, [r3, #16]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d00f      	beq.n	8008070 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008052:	3310      	adds	r3, #16
 8008054:	4618      	mov	r0, r3
 8008056:	f000 fe3d 	bl	8008cd4 <xTaskRemoveFromEventList>
 800805a:	4603      	mov	r3, r0
 800805c:	2b00      	cmp	r3, #0
 800805e:	d007      	beq.n	8008070 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008060:	4b3c      	ldr	r3, [pc, #240]	; (8008154 <xQueueReceive+0x1b4>)
 8008062:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008066:	601a      	str	r2, [r3, #0]
 8008068:	f3bf 8f4f 	dsb	sy
 800806c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008070:	f001 fd62 	bl	8009b38 <vPortExitCritical>
				return pdPASS;
 8008074:	2301      	movs	r3, #1
 8008076:	e069      	b.n	800814c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d103      	bne.n	8008086 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800807e:	f001 fd5b 	bl	8009b38 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008082:	2300      	movs	r3, #0
 8008084:	e062      	b.n	800814c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008088:	2b00      	cmp	r3, #0
 800808a:	d106      	bne.n	800809a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800808c:	f107 0310 	add.w	r3, r7, #16
 8008090:	4618      	mov	r0, r3
 8008092:	f000 fe81 	bl	8008d98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008096:	2301      	movs	r3, #1
 8008098:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800809a:	f001 fd4d 	bl	8009b38 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800809e:	f000 fbfd 	bl	800889c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80080a2:	f001 fd1b 	bl	8009adc <vPortEnterCritical>
 80080a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80080ac:	b25b      	sxtb	r3, r3
 80080ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080b2:	d103      	bne.n	80080bc <xQueueReceive+0x11c>
 80080b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080b6:	2200      	movs	r2, #0
 80080b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80080bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80080c2:	b25b      	sxtb	r3, r3
 80080c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080c8:	d103      	bne.n	80080d2 <xQueueReceive+0x132>
 80080ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080cc:	2200      	movs	r2, #0
 80080ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80080d2:	f001 fd31 	bl	8009b38 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80080d6:	1d3a      	adds	r2, r7, #4
 80080d8:	f107 0310 	add.w	r3, r7, #16
 80080dc:	4611      	mov	r1, r2
 80080de:	4618      	mov	r0, r3
 80080e0:	f000 fe70 	bl	8008dc4 <xTaskCheckForTimeOut>
 80080e4:	4603      	mov	r3, r0
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d123      	bne.n	8008132 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80080ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080ec:	f000 f916 	bl	800831c <prvIsQueueEmpty>
 80080f0:	4603      	mov	r3, r0
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d017      	beq.n	8008126 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80080f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080f8:	3324      	adds	r3, #36	; 0x24
 80080fa:	687a      	ldr	r2, [r7, #4]
 80080fc:	4611      	mov	r1, r2
 80080fe:	4618      	mov	r0, r3
 8008100:	f000 fd9a 	bl	8008c38 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008104:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008106:	f000 f8b7 	bl	8008278 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800810a:	f000 fbd5 	bl	80088b8 <xTaskResumeAll>
 800810e:	4603      	mov	r3, r0
 8008110:	2b00      	cmp	r3, #0
 8008112:	d189      	bne.n	8008028 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8008114:	4b0f      	ldr	r3, [pc, #60]	; (8008154 <xQueueReceive+0x1b4>)
 8008116:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800811a:	601a      	str	r2, [r3, #0]
 800811c:	f3bf 8f4f 	dsb	sy
 8008120:	f3bf 8f6f 	isb	sy
 8008124:	e780      	b.n	8008028 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008126:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008128:	f000 f8a6 	bl	8008278 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800812c:	f000 fbc4 	bl	80088b8 <xTaskResumeAll>
 8008130:	e77a      	b.n	8008028 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008132:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008134:	f000 f8a0 	bl	8008278 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008138:	f000 fbbe 	bl	80088b8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800813c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800813e:	f000 f8ed 	bl	800831c <prvIsQueueEmpty>
 8008142:	4603      	mov	r3, r0
 8008144:	2b00      	cmp	r3, #0
 8008146:	f43f af6f 	beq.w	8008028 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800814a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800814c:	4618      	mov	r0, r3
 800814e:	3730      	adds	r7, #48	; 0x30
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}
 8008154:	e000ed04 	.word	0xe000ed04

08008158 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b086      	sub	sp, #24
 800815c:	af00      	add	r7, sp, #0
 800815e:	60f8      	str	r0, [r7, #12]
 8008160:	60b9      	str	r1, [r7, #8]
 8008162:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008164:	2300      	movs	r3, #0
 8008166:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800816c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008172:	2b00      	cmp	r3, #0
 8008174:	d10d      	bne.n	8008192 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d14d      	bne.n	800821a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	689b      	ldr	r3, [r3, #8]
 8008182:	4618      	mov	r0, r3
 8008184:	f000 ff7a 	bl	800907c <xTaskPriorityDisinherit>
 8008188:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	2200      	movs	r2, #0
 800818e:	609a      	str	r2, [r3, #8]
 8008190:	e043      	b.n	800821a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d119      	bne.n	80081cc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	6858      	ldr	r0, [r3, #4]
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081a0:	461a      	mov	r2, r3
 80081a2:	68b9      	ldr	r1, [r7, #8]
 80081a4:	f001 ffb4 	bl	800a110 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	685a      	ldr	r2, [r3, #4]
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081b0:	441a      	add	r2, r3
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	685a      	ldr	r2, [r3, #4]
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	689b      	ldr	r3, [r3, #8]
 80081be:	429a      	cmp	r2, r3
 80081c0:	d32b      	bcc.n	800821a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681a      	ldr	r2, [r3, #0]
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	605a      	str	r2, [r3, #4]
 80081ca:	e026      	b.n	800821a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	68d8      	ldr	r0, [r3, #12]
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081d4:	461a      	mov	r2, r3
 80081d6:	68b9      	ldr	r1, [r7, #8]
 80081d8:	f001 ff9a 	bl	800a110 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	68da      	ldr	r2, [r3, #12]
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081e4:	425b      	negs	r3, r3
 80081e6:	441a      	add	r2, r3
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	68da      	ldr	r2, [r3, #12]
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	429a      	cmp	r2, r3
 80081f6:	d207      	bcs.n	8008208 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	689a      	ldr	r2, [r3, #8]
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008200:	425b      	negs	r3, r3
 8008202:	441a      	add	r2, r3
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2b02      	cmp	r3, #2
 800820c:	d105      	bne.n	800821a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800820e:	693b      	ldr	r3, [r7, #16]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d002      	beq.n	800821a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	3b01      	subs	r3, #1
 8008218:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800821a:	693b      	ldr	r3, [r7, #16]
 800821c:	1c5a      	adds	r2, r3, #1
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008222:	697b      	ldr	r3, [r7, #20]
}
 8008224:	4618      	mov	r0, r3
 8008226:	3718      	adds	r7, #24
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}

0800822c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b082      	sub	sp, #8
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800823a:	2b00      	cmp	r3, #0
 800823c:	d018      	beq.n	8008270 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	68da      	ldr	r2, [r3, #12]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008246:	441a      	add	r2, r3
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	68da      	ldr	r2, [r3, #12]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	689b      	ldr	r3, [r3, #8]
 8008254:	429a      	cmp	r2, r3
 8008256:	d303      	bcc.n	8008260 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681a      	ldr	r2, [r3, #0]
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	68d9      	ldr	r1, [r3, #12]
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008268:	461a      	mov	r2, r3
 800826a:	6838      	ldr	r0, [r7, #0]
 800826c:	f001 ff50 	bl	800a110 <memcpy>
	}
}
 8008270:	bf00      	nop
 8008272:	3708      	adds	r7, #8
 8008274:	46bd      	mov	sp, r7
 8008276:	bd80      	pop	{r7, pc}

08008278 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b084      	sub	sp, #16
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008280:	f001 fc2c 	bl	8009adc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800828a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800828c:	e011      	b.n	80082b2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008292:	2b00      	cmp	r3, #0
 8008294:	d012      	beq.n	80082bc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	3324      	adds	r3, #36	; 0x24
 800829a:	4618      	mov	r0, r3
 800829c:	f000 fd1a 	bl	8008cd4 <xTaskRemoveFromEventList>
 80082a0:	4603      	mov	r3, r0
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d001      	beq.n	80082aa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80082a6:	f000 fded 	bl	8008e84 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80082aa:	7bfb      	ldrb	r3, [r7, #15]
 80082ac:	3b01      	subs	r3, #1
 80082ae:	b2db      	uxtb	r3, r3
 80082b0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80082b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	dce9      	bgt.n	800828e <prvUnlockQueue+0x16>
 80082ba:	e000      	b.n	80082be <prvUnlockQueue+0x46>
					break;
 80082bc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	22ff      	movs	r2, #255	; 0xff
 80082c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80082c6:	f001 fc37 	bl	8009b38 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80082ca:	f001 fc07 	bl	8009adc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80082d4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80082d6:	e011      	b.n	80082fc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	691b      	ldr	r3, [r3, #16]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d012      	beq.n	8008306 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	3310      	adds	r3, #16
 80082e4:	4618      	mov	r0, r3
 80082e6:	f000 fcf5 	bl	8008cd4 <xTaskRemoveFromEventList>
 80082ea:	4603      	mov	r3, r0
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d001      	beq.n	80082f4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80082f0:	f000 fdc8 	bl	8008e84 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80082f4:	7bbb      	ldrb	r3, [r7, #14]
 80082f6:	3b01      	subs	r3, #1
 80082f8:	b2db      	uxtb	r3, r3
 80082fa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80082fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008300:	2b00      	cmp	r3, #0
 8008302:	dce9      	bgt.n	80082d8 <prvUnlockQueue+0x60>
 8008304:	e000      	b.n	8008308 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008306:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	22ff      	movs	r2, #255	; 0xff
 800830c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008310:	f001 fc12 	bl	8009b38 <vPortExitCritical>
}
 8008314:	bf00      	nop
 8008316:	3710      	adds	r7, #16
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}

0800831c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b084      	sub	sp, #16
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008324:	f001 fbda 	bl	8009adc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800832c:	2b00      	cmp	r3, #0
 800832e:	d102      	bne.n	8008336 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008330:	2301      	movs	r3, #1
 8008332:	60fb      	str	r3, [r7, #12]
 8008334:	e001      	b.n	800833a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008336:	2300      	movs	r3, #0
 8008338:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800833a:	f001 fbfd 	bl	8009b38 <vPortExitCritical>

	return xReturn;
 800833e:	68fb      	ldr	r3, [r7, #12]
}
 8008340:	4618      	mov	r0, r3
 8008342:	3710      	adds	r7, #16
 8008344:	46bd      	mov	sp, r7
 8008346:	bd80      	pop	{r7, pc}

08008348 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b084      	sub	sp, #16
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008350:	f001 fbc4 	bl	8009adc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800835c:	429a      	cmp	r2, r3
 800835e:	d102      	bne.n	8008366 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008360:	2301      	movs	r3, #1
 8008362:	60fb      	str	r3, [r7, #12]
 8008364:	e001      	b.n	800836a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008366:	2300      	movs	r3, #0
 8008368:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800836a:	f001 fbe5 	bl	8009b38 <vPortExitCritical>

	return xReturn;
 800836e:	68fb      	ldr	r3, [r7, #12]
}
 8008370:	4618      	mov	r0, r3
 8008372:	3710      	adds	r7, #16
 8008374:	46bd      	mov	sp, r7
 8008376:	bd80      	pop	{r7, pc}

08008378 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008378:	b480      	push	{r7}
 800837a:	b085      	sub	sp, #20
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
 8008380:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008382:	2300      	movs	r3, #0
 8008384:	60fb      	str	r3, [r7, #12]
 8008386:	e014      	b.n	80083b2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008388:	4a0e      	ldr	r2, [pc, #56]	; (80083c4 <vQueueAddToRegistry+0x4c>)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d10b      	bne.n	80083ac <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008394:	490b      	ldr	r1, [pc, #44]	; (80083c4 <vQueueAddToRegistry+0x4c>)
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	683a      	ldr	r2, [r7, #0]
 800839a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800839e:	4a09      	ldr	r2, [pc, #36]	; (80083c4 <vQueueAddToRegistry+0x4c>)
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	00db      	lsls	r3, r3, #3
 80083a4:	4413      	add	r3, r2
 80083a6:	687a      	ldr	r2, [r7, #4]
 80083a8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80083aa:	e005      	b.n	80083b8 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	3301      	adds	r3, #1
 80083b0:	60fb      	str	r3, [r7, #12]
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2b07      	cmp	r3, #7
 80083b6:	d9e7      	bls.n	8008388 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80083b8:	bf00      	nop
 80083ba:	3714      	adds	r7, #20
 80083bc:	46bd      	mov	sp, r7
 80083be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c2:	4770      	bx	lr
 80083c4:	20001d34 	.word	0x20001d34

080083c8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b086      	sub	sp, #24
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	60f8      	str	r0, [r7, #12]
 80083d0:	60b9      	str	r1, [r7, #8]
 80083d2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80083d8:	f001 fb80 	bl	8009adc <vPortEnterCritical>
 80083dc:	697b      	ldr	r3, [r7, #20]
 80083de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80083e2:	b25b      	sxtb	r3, r3
 80083e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083e8:	d103      	bne.n	80083f2 <vQueueWaitForMessageRestricted+0x2a>
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	2200      	movs	r2, #0
 80083ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80083f8:	b25b      	sxtb	r3, r3
 80083fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083fe:	d103      	bne.n	8008408 <vQueueWaitForMessageRestricted+0x40>
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	2200      	movs	r2, #0
 8008404:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008408:	f001 fb96 	bl	8009b38 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800840c:	697b      	ldr	r3, [r7, #20]
 800840e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008410:	2b00      	cmp	r3, #0
 8008412:	d106      	bne.n	8008422 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008414:	697b      	ldr	r3, [r7, #20]
 8008416:	3324      	adds	r3, #36	; 0x24
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	68b9      	ldr	r1, [r7, #8]
 800841c:	4618      	mov	r0, r3
 800841e:	f000 fc2f 	bl	8008c80 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008422:	6978      	ldr	r0, [r7, #20]
 8008424:	f7ff ff28 	bl	8008278 <prvUnlockQueue>
	}
 8008428:	bf00      	nop
 800842a:	3718      	adds	r7, #24
 800842c:	46bd      	mov	sp, r7
 800842e:	bd80      	pop	{r7, pc}

08008430 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008430:	b580      	push	{r7, lr}
 8008432:	b08e      	sub	sp, #56	; 0x38
 8008434:	af04      	add	r7, sp, #16
 8008436:	60f8      	str	r0, [r7, #12]
 8008438:	60b9      	str	r1, [r7, #8]
 800843a:	607a      	str	r2, [r7, #4]
 800843c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800843e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008440:	2b00      	cmp	r3, #0
 8008442:	d109      	bne.n	8008458 <xTaskCreateStatic+0x28>
 8008444:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008448:	f383 8811 	msr	BASEPRI, r3
 800844c:	f3bf 8f6f 	isb	sy
 8008450:	f3bf 8f4f 	dsb	sy
 8008454:	623b      	str	r3, [r7, #32]
 8008456:	e7fe      	b.n	8008456 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8008458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800845a:	2b00      	cmp	r3, #0
 800845c:	d109      	bne.n	8008472 <xTaskCreateStatic+0x42>
 800845e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008462:	f383 8811 	msr	BASEPRI, r3
 8008466:	f3bf 8f6f 	isb	sy
 800846a:	f3bf 8f4f 	dsb	sy
 800846e:	61fb      	str	r3, [r7, #28]
 8008470:	e7fe      	b.n	8008470 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008472:	235c      	movs	r3, #92	; 0x5c
 8008474:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008476:	693b      	ldr	r3, [r7, #16]
 8008478:	2b5c      	cmp	r3, #92	; 0x5c
 800847a:	d009      	beq.n	8008490 <xTaskCreateStatic+0x60>
 800847c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008480:	f383 8811 	msr	BASEPRI, r3
 8008484:	f3bf 8f6f 	isb	sy
 8008488:	f3bf 8f4f 	dsb	sy
 800848c:	61bb      	str	r3, [r7, #24]
 800848e:	e7fe      	b.n	800848e <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008490:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008494:	2b00      	cmp	r3, #0
 8008496:	d01e      	beq.n	80084d6 <xTaskCreateStatic+0xa6>
 8008498:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800849a:	2b00      	cmp	r3, #0
 800849c:	d01b      	beq.n	80084d6 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800849e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084a0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80084a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80084a6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80084a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084aa:	2202      	movs	r2, #2
 80084ac:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80084b0:	2300      	movs	r3, #0
 80084b2:	9303      	str	r3, [sp, #12]
 80084b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084b6:	9302      	str	r3, [sp, #8]
 80084b8:	f107 0314 	add.w	r3, r7, #20
 80084bc:	9301      	str	r3, [sp, #4]
 80084be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084c0:	9300      	str	r3, [sp, #0]
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	687a      	ldr	r2, [r7, #4]
 80084c6:	68b9      	ldr	r1, [r7, #8]
 80084c8:	68f8      	ldr	r0, [r7, #12]
 80084ca:	f000 f850 	bl	800856e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80084ce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80084d0:	f000 f8dc 	bl	800868c <prvAddNewTaskToReadyList>
 80084d4:	e001      	b.n	80084da <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 80084d6:	2300      	movs	r3, #0
 80084d8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80084da:	697b      	ldr	r3, [r7, #20]
	}
 80084dc:	4618      	mov	r0, r3
 80084de:	3728      	adds	r7, #40	; 0x28
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bd80      	pop	{r7, pc}

080084e4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b08c      	sub	sp, #48	; 0x30
 80084e8:	af04      	add	r7, sp, #16
 80084ea:	60f8      	str	r0, [r7, #12]
 80084ec:	60b9      	str	r1, [r7, #8]
 80084ee:	603b      	str	r3, [r7, #0]
 80084f0:	4613      	mov	r3, r2
 80084f2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80084f4:	88fb      	ldrh	r3, [r7, #6]
 80084f6:	009b      	lsls	r3, r3, #2
 80084f8:	4618      	mov	r0, r3
 80084fa:	f001 fc09 	bl	8009d10 <pvPortMalloc>
 80084fe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008500:	697b      	ldr	r3, [r7, #20]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d00e      	beq.n	8008524 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008506:	205c      	movs	r0, #92	; 0x5c
 8008508:	f001 fc02 	bl	8009d10 <pvPortMalloc>
 800850c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800850e:	69fb      	ldr	r3, [r7, #28]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d003      	beq.n	800851c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008514:	69fb      	ldr	r3, [r7, #28]
 8008516:	697a      	ldr	r2, [r7, #20]
 8008518:	631a      	str	r2, [r3, #48]	; 0x30
 800851a:	e005      	b.n	8008528 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800851c:	6978      	ldr	r0, [r7, #20]
 800851e:	f001 fcb9 	bl	8009e94 <vPortFree>
 8008522:	e001      	b.n	8008528 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008524:	2300      	movs	r3, #0
 8008526:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008528:	69fb      	ldr	r3, [r7, #28]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d017      	beq.n	800855e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800852e:	69fb      	ldr	r3, [r7, #28]
 8008530:	2200      	movs	r2, #0
 8008532:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008536:	88fa      	ldrh	r2, [r7, #6]
 8008538:	2300      	movs	r3, #0
 800853a:	9303      	str	r3, [sp, #12]
 800853c:	69fb      	ldr	r3, [r7, #28]
 800853e:	9302      	str	r3, [sp, #8]
 8008540:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008542:	9301      	str	r3, [sp, #4]
 8008544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008546:	9300      	str	r3, [sp, #0]
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	68b9      	ldr	r1, [r7, #8]
 800854c:	68f8      	ldr	r0, [r7, #12]
 800854e:	f000 f80e 	bl	800856e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008552:	69f8      	ldr	r0, [r7, #28]
 8008554:	f000 f89a 	bl	800868c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008558:	2301      	movs	r3, #1
 800855a:	61bb      	str	r3, [r7, #24]
 800855c:	e002      	b.n	8008564 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800855e:	f04f 33ff 	mov.w	r3, #4294967295
 8008562:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008564:	69bb      	ldr	r3, [r7, #24]
	}
 8008566:	4618      	mov	r0, r3
 8008568:	3720      	adds	r7, #32
 800856a:	46bd      	mov	sp, r7
 800856c:	bd80      	pop	{r7, pc}

0800856e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800856e:	b580      	push	{r7, lr}
 8008570:	b088      	sub	sp, #32
 8008572:	af00      	add	r7, sp, #0
 8008574:	60f8      	str	r0, [r7, #12]
 8008576:	60b9      	str	r1, [r7, #8]
 8008578:	607a      	str	r2, [r7, #4]
 800857a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800857c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800857e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	009b      	lsls	r3, r3, #2
 8008584:	461a      	mov	r2, r3
 8008586:	21a5      	movs	r1, #165	; 0xa5
 8008588:	f001 fdcd 	bl	800a126 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800858c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800858e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008596:	3b01      	subs	r3, #1
 8008598:	009b      	lsls	r3, r3, #2
 800859a:	4413      	add	r3, r2
 800859c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800859e:	69bb      	ldr	r3, [r7, #24]
 80085a0:	f023 0307 	bic.w	r3, r3, #7
 80085a4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80085a6:	69bb      	ldr	r3, [r7, #24]
 80085a8:	f003 0307 	and.w	r3, r3, #7
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d009      	beq.n	80085c4 <prvInitialiseNewTask+0x56>
 80085b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085b4:	f383 8811 	msr	BASEPRI, r3
 80085b8:	f3bf 8f6f 	isb	sy
 80085bc:	f3bf 8f4f 	dsb	sy
 80085c0:	617b      	str	r3, [r7, #20]
 80085c2:	e7fe      	b.n	80085c2 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d01f      	beq.n	800860a <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80085ca:	2300      	movs	r3, #0
 80085cc:	61fb      	str	r3, [r7, #28]
 80085ce:	e012      	b.n	80085f6 <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80085d0:	68ba      	ldr	r2, [r7, #8]
 80085d2:	69fb      	ldr	r3, [r7, #28]
 80085d4:	4413      	add	r3, r2
 80085d6:	7819      	ldrb	r1, [r3, #0]
 80085d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085da:	69fb      	ldr	r3, [r7, #28]
 80085dc:	4413      	add	r3, r2
 80085de:	3334      	adds	r3, #52	; 0x34
 80085e0:	460a      	mov	r2, r1
 80085e2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80085e4:	68ba      	ldr	r2, [r7, #8]
 80085e6:	69fb      	ldr	r3, [r7, #28]
 80085e8:	4413      	add	r3, r2
 80085ea:	781b      	ldrb	r3, [r3, #0]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d006      	beq.n	80085fe <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80085f0:	69fb      	ldr	r3, [r7, #28]
 80085f2:	3301      	adds	r3, #1
 80085f4:	61fb      	str	r3, [r7, #28]
 80085f6:	69fb      	ldr	r3, [r7, #28]
 80085f8:	2b0f      	cmp	r3, #15
 80085fa:	d9e9      	bls.n	80085d0 <prvInitialiseNewTask+0x62>
 80085fc:	e000      	b.n	8008600 <prvInitialiseNewTask+0x92>
			{
				break;
 80085fe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008602:	2200      	movs	r2, #0
 8008604:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008608:	e003      	b.n	8008612 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800860a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800860c:	2200      	movs	r2, #0
 800860e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008614:	2b37      	cmp	r3, #55	; 0x37
 8008616:	d901      	bls.n	800861c <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008618:	2337      	movs	r3, #55	; 0x37
 800861a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800861c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800861e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008620:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008624:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008626:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800862a:	2200      	movs	r2, #0
 800862c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800862e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008630:	3304      	adds	r3, #4
 8008632:	4618      	mov	r0, r3
 8008634:	f7ff f994 	bl	8007960 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800863a:	3318      	adds	r3, #24
 800863c:	4618      	mov	r0, r3
 800863e:	f7ff f98f 	bl	8007960 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008644:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008646:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800864a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800864e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008650:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008654:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008656:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800865a:	2200      	movs	r2, #0
 800865c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800865e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008660:	2200      	movs	r2, #0
 8008662:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008666:	683a      	ldr	r2, [r7, #0]
 8008668:	68f9      	ldr	r1, [r7, #12]
 800866a:	69b8      	ldr	r0, [r7, #24]
 800866c:	f001 f90c 	bl	8009888 <pxPortInitialiseStack>
 8008670:	4602      	mov	r2, r0
 8008672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008674:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008678:	2b00      	cmp	r3, #0
 800867a:	d002      	beq.n	8008682 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800867c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800867e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008680:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008682:	bf00      	nop
 8008684:	3720      	adds	r7, #32
 8008686:	46bd      	mov	sp, r7
 8008688:	bd80      	pop	{r7, pc}
	...

0800868c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800868c:	b580      	push	{r7, lr}
 800868e:	b082      	sub	sp, #8
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008694:	f001 fa22 	bl	8009adc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008698:	4b2d      	ldr	r3, [pc, #180]	; (8008750 <prvAddNewTaskToReadyList+0xc4>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	3301      	adds	r3, #1
 800869e:	4a2c      	ldr	r2, [pc, #176]	; (8008750 <prvAddNewTaskToReadyList+0xc4>)
 80086a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80086a2:	4b2c      	ldr	r3, [pc, #176]	; (8008754 <prvAddNewTaskToReadyList+0xc8>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d109      	bne.n	80086be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80086aa:	4a2a      	ldr	r2, [pc, #168]	; (8008754 <prvAddNewTaskToReadyList+0xc8>)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80086b0:	4b27      	ldr	r3, [pc, #156]	; (8008750 <prvAddNewTaskToReadyList+0xc4>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	d110      	bne.n	80086da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80086b8:	f000 fc08 	bl	8008ecc <prvInitialiseTaskLists>
 80086bc:	e00d      	b.n	80086da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80086be:	4b26      	ldr	r3, [pc, #152]	; (8008758 <prvAddNewTaskToReadyList+0xcc>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d109      	bne.n	80086da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80086c6:	4b23      	ldr	r3, [pc, #140]	; (8008754 <prvAddNewTaskToReadyList+0xc8>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086d0:	429a      	cmp	r2, r3
 80086d2:	d802      	bhi.n	80086da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80086d4:	4a1f      	ldr	r2, [pc, #124]	; (8008754 <prvAddNewTaskToReadyList+0xc8>)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80086da:	4b20      	ldr	r3, [pc, #128]	; (800875c <prvAddNewTaskToReadyList+0xd0>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	3301      	adds	r3, #1
 80086e0:	4a1e      	ldr	r2, [pc, #120]	; (800875c <prvAddNewTaskToReadyList+0xd0>)
 80086e2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80086e4:	4b1d      	ldr	r3, [pc, #116]	; (800875c <prvAddNewTaskToReadyList+0xd0>)
 80086e6:	681a      	ldr	r2, [r3, #0]
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086f0:	4b1b      	ldr	r3, [pc, #108]	; (8008760 <prvAddNewTaskToReadyList+0xd4>)
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	429a      	cmp	r2, r3
 80086f6:	d903      	bls.n	8008700 <prvAddNewTaskToReadyList+0x74>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086fc:	4a18      	ldr	r2, [pc, #96]	; (8008760 <prvAddNewTaskToReadyList+0xd4>)
 80086fe:	6013      	str	r3, [r2, #0]
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008704:	4613      	mov	r3, r2
 8008706:	009b      	lsls	r3, r3, #2
 8008708:	4413      	add	r3, r2
 800870a:	009b      	lsls	r3, r3, #2
 800870c:	4a15      	ldr	r2, [pc, #84]	; (8008764 <prvAddNewTaskToReadyList+0xd8>)
 800870e:	441a      	add	r2, r3
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	3304      	adds	r3, #4
 8008714:	4619      	mov	r1, r3
 8008716:	4610      	mov	r0, r2
 8008718:	f7ff f92f 	bl	800797a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800871c:	f001 fa0c 	bl	8009b38 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008720:	4b0d      	ldr	r3, [pc, #52]	; (8008758 <prvAddNewTaskToReadyList+0xcc>)
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d00e      	beq.n	8008746 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008728:	4b0a      	ldr	r3, [pc, #40]	; (8008754 <prvAddNewTaskToReadyList+0xc8>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008732:	429a      	cmp	r2, r3
 8008734:	d207      	bcs.n	8008746 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008736:	4b0c      	ldr	r3, [pc, #48]	; (8008768 <prvAddNewTaskToReadyList+0xdc>)
 8008738:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800873c:	601a      	str	r2, [r3, #0]
 800873e:	f3bf 8f4f 	dsb	sy
 8008742:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008746:	bf00      	nop
 8008748:	3708      	adds	r7, #8
 800874a:	46bd      	mov	sp, r7
 800874c:	bd80      	pop	{r7, pc}
 800874e:	bf00      	nop
 8008750:	20000d98 	.word	0x20000d98
 8008754:	200008c4 	.word	0x200008c4
 8008758:	20000da4 	.word	0x20000da4
 800875c:	20000db4 	.word	0x20000db4
 8008760:	20000da0 	.word	0x20000da0
 8008764:	200008c8 	.word	0x200008c8
 8008768:	e000ed04 	.word	0xe000ed04

0800876c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800876c:	b580      	push	{r7, lr}
 800876e:	b084      	sub	sp, #16
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008774:	2300      	movs	r3, #0
 8008776:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d016      	beq.n	80087ac <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800877e:	4b13      	ldr	r3, [pc, #76]	; (80087cc <vTaskDelay+0x60>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d009      	beq.n	800879a <vTaskDelay+0x2e>
 8008786:	f04f 0350 	mov.w	r3, #80	; 0x50
 800878a:	f383 8811 	msr	BASEPRI, r3
 800878e:	f3bf 8f6f 	isb	sy
 8008792:	f3bf 8f4f 	dsb	sy
 8008796:	60bb      	str	r3, [r7, #8]
 8008798:	e7fe      	b.n	8008798 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800879a:	f000 f87f 	bl	800889c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800879e:	2100      	movs	r1, #0
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f000 fcd7 	bl	8009154 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80087a6:	f000 f887 	bl	80088b8 <xTaskResumeAll>
 80087aa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d107      	bne.n	80087c2 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 80087b2:	4b07      	ldr	r3, [pc, #28]	; (80087d0 <vTaskDelay+0x64>)
 80087b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087b8:	601a      	str	r2, [r3, #0]
 80087ba:	f3bf 8f4f 	dsb	sy
 80087be:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80087c2:	bf00      	nop
 80087c4:	3710      	adds	r7, #16
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}
 80087ca:	bf00      	nop
 80087cc:	20000dc0 	.word	0x20000dc0
 80087d0:	e000ed04 	.word	0xe000ed04

080087d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b08a      	sub	sp, #40	; 0x28
 80087d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80087da:	2300      	movs	r3, #0
 80087dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80087de:	2300      	movs	r3, #0
 80087e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80087e2:	463a      	mov	r2, r7
 80087e4:	1d39      	adds	r1, r7, #4
 80087e6:	f107 0308 	add.w	r3, r7, #8
 80087ea:	4618      	mov	r0, r3
 80087ec:	f7ff f864 	bl	80078b8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80087f0:	6839      	ldr	r1, [r7, #0]
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	68ba      	ldr	r2, [r7, #8]
 80087f6:	9202      	str	r2, [sp, #8]
 80087f8:	9301      	str	r3, [sp, #4]
 80087fa:	2300      	movs	r3, #0
 80087fc:	9300      	str	r3, [sp, #0]
 80087fe:	2300      	movs	r3, #0
 8008800:	460a      	mov	r2, r1
 8008802:	4920      	ldr	r1, [pc, #128]	; (8008884 <vTaskStartScheduler+0xb0>)
 8008804:	4820      	ldr	r0, [pc, #128]	; (8008888 <vTaskStartScheduler+0xb4>)
 8008806:	f7ff fe13 	bl	8008430 <xTaskCreateStatic>
 800880a:	4602      	mov	r2, r0
 800880c:	4b1f      	ldr	r3, [pc, #124]	; (800888c <vTaskStartScheduler+0xb8>)
 800880e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008810:	4b1e      	ldr	r3, [pc, #120]	; (800888c <vTaskStartScheduler+0xb8>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d002      	beq.n	800881e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008818:	2301      	movs	r3, #1
 800881a:	617b      	str	r3, [r7, #20]
 800881c:	e001      	b.n	8008822 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800881e:	2300      	movs	r3, #0
 8008820:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	2b01      	cmp	r3, #1
 8008826:	d102      	bne.n	800882e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008828:	f000 fce8 	bl	80091fc <xTimerCreateTimerTask>
 800882c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	2b01      	cmp	r3, #1
 8008832:	d115      	bne.n	8008860 <vTaskStartScheduler+0x8c>
 8008834:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008838:	f383 8811 	msr	BASEPRI, r3
 800883c:	f3bf 8f6f 	isb	sy
 8008840:	f3bf 8f4f 	dsb	sy
 8008844:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008846:	4b12      	ldr	r3, [pc, #72]	; (8008890 <vTaskStartScheduler+0xbc>)
 8008848:	f04f 32ff 	mov.w	r2, #4294967295
 800884c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800884e:	4b11      	ldr	r3, [pc, #68]	; (8008894 <vTaskStartScheduler+0xc0>)
 8008850:	2201      	movs	r2, #1
 8008852:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008854:	4b10      	ldr	r3, [pc, #64]	; (8008898 <vTaskStartScheduler+0xc4>)
 8008856:	2200      	movs	r2, #0
 8008858:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800885a:	f001 f8a1 	bl	80099a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800885e:	e00d      	b.n	800887c <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008860:	697b      	ldr	r3, [r7, #20]
 8008862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008866:	d109      	bne.n	800887c <vTaskStartScheduler+0xa8>
 8008868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800886c:	f383 8811 	msr	BASEPRI, r3
 8008870:	f3bf 8f6f 	isb	sy
 8008874:	f3bf 8f4f 	dsb	sy
 8008878:	60fb      	str	r3, [r7, #12]
 800887a:	e7fe      	b.n	800887a <vTaskStartScheduler+0xa6>
}
 800887c:	bf00      	nop
 800887e:	3718      	adds	r7, #24
 8008880:	46bd      	mov	sp, r7
 8008882:	bd80      	pop	{r7, pc}
 8008884:	0800dcc8 	.word	0x0800dcc8
 8008888:	08008e9d 	.word	0x08008e9d
 800888c:	20000dbc 	.word	0x20000dbc
 8008890:	20000db8 	.word	0x20000db8
 8008894:	20000da4 	.word	0x20000da4
 8008898:	20000d9c 	.word	0x20000d9c

0800889c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800889c:	b480      	push	{r7}
 800889e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80088a0:	4b04      	ldr	r3, [pc, #16]	; (80088b4 <vTaskSuspendAll+0x18>)
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	3301      	adds	r3, #1
 80088a6:	4a03      	ldr	r2, [pc, #12]	; (80088b4 <vTaskSuspendAll+0x18>)
 80088a8:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80088aa:	bf00      	nop
 80088ac:	46bd      	mov	sp, r7
 80088ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b2:	4770      	bx	lr
 80088b4:	20000dc0 	.word	0x20000dc0

080088b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b084      	sub	sp, #16
 80088bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80088be:	2300      	movs	r3, #0
 80088c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80088c2:	2300      	movs	r3, #0
 80088c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80088c6:	4b41      	ldr	r3, [pc, #260]	; (80089cc <xTaskResumeAll+0x114>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d109      	bne.n	80088e2 <xTaskResumeAll+0x2a>
 80088ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088d2:	f383 8811 	msr	BASEPRI, r3
 80088d6:	f3bf 8f6f 	isb	sy
 80088da:	f3bf 8f4f 	dsb	sy
 80088de:	603b      	str	r3, [r7, #0]
 80088e0:	e7fe      	b.n	80088e0 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80088e2:	f001 f8fb 	bl	8009adc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80088e6:	4b39      	ldr	r3, [pc, #228]	; (80089cc <xTaskResumeAll+0x114>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	3b01      	subs	r3, #1
 80088ec:	4a37      	ldr	r2, [pc, #220]	; (80089cc <xTaskResumeAll+0x114>)
 80088ee:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80088f0:	4b36      	ldr	r3, [pc, #216]	; (80089cc <xTaskResumeAll+0x114>)
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d162      	bne.n	80089be <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80088f8:	4b35      	ldr	r3, [pc, #212]	; (80089d0 <xTaskResumeAll+0x118>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d05e      	beq.n	80089be <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008900:	e02f      	b.n	8008962 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008902:	4b34      	ldr	r3, [pc, #208]	; (80089d4 <xTaskResumeAll+0x11c>)
 8008904:	68db      	ldr	r3, [r3, #12]
 8008906:	68db      	ldr	r3, [r3, #12]
 8008908:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	3318      	adds	r3, #24
 800890e:	4618      	mov	r0, r3
 8008910:	f7ff f890 	bl	8007a34 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	3304      	adds	r3, #4
 8008918:	4618      	mov	r0, r3
 800891a:	f7ff f88b 	bl	8007a34 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008922:	4b2d      	ldr	r3, [pc, #180]	; (80089d8 <xTaskResumeAll+0x120>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	429a      	cmp	r2, r3
 8008928:	d903      	bls.n	8008932 <xTaskResumeAll+0x7a>
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800892e:	4a2a      	ldr	r2, [pc, #168]	; (80089d8 <xTaskResumeAll+0x120>)
 8008930:	6013      	str	r3, [r2, #0]
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008936:	4613      	mov	r3, r2
 8008938:	009b      	lsls	r3, r3, #2
 800893a:	4413      	add	r3, r2
 800893c:	009b      	lsls	r3, r3, #2
 800893e:	4a27      	ldr	r2, [pc, #156]	; (80089dc <xTaskResumeAll+0x124>)
 8008940:	441a      	add	r2, r3
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	3304      	adds	r3, #4
 8008946:	4619      	mov	r1, r3
 8008948:	4610      	mov	r0, r2
 800894a:	f7ff f816 	bl	800797a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008952:	4b23      	ldr	r3, [pc, #140]	; (80089e0 <xTaskResumeAll+0x128>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008958:	429a      	cmp	r2, r3
 800895a:	d302      	bcc.n	8008962 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800895c:	4b21      	ldr	r3, [pc, #132]	; (80089e4 <xTaskResumeAll+0x12c>)
 800895e:	2201      	movs	r2, #1
 8008960:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008962:	4b1c      	ldr	r3, [pc, #112]	; (80089d4 <xTaskResumeAll+0x11c>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d1cb      	bne.n	8008902 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d001      	beq.n	8008974 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008970:	f000 fb46 	bl	8009000 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008974:	4b1c      	ldr	r3, [pc, #112]	; (80089e8 <xTaskResumeAll+0x130>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d010      	beq.n	80089a2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008980:	f000 f846 	bl	8008a10 <xTaskIncrementTick>
 8008984:	4603      	mov	r3, r0
 8008986:	2b00      	cmp	r3, #0
 8008988:	d002      	beq.n	8008990 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800898a:	4b16      	ldr	r3, [pc, #88]	; (80089e4 <xTaskResumeAll+0x12c>)
 800898c:	2201      	movs	r2, #1
 800898e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	3b01      	subs	r3, #1
 8008994:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d1f1      	bne.n	8008980 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800899c:	4b12      	ldr	r3, [pc, #72]	; (80089e8 <xTaskResumeAll+0x130>)
 800899e:	2200      	movs	r2, #0
 80089a0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80089a2:	4b10      	ldr	r3, [pc, #64]	; (80089e4 <xTaskResumeAll+0x12c>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d009      	beq.n	80089be <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80089aa:	2301      	movs	r3, #1
 80089ac:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80089ae:	4b0f      	ldr	r3, [pc, #60]	; (80089ec <xTaskResumeAll+0x134>)
 80089b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089b4:	601a      	str	r2, [r3, #0]
 80089b6:	f3bf 8f4f 	dsb	sy
 80089ba:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80089be:	f001 f8bb 	bl	8009b38 <vPortExitCritical>

	return xAlreadyYielded;
 80089c2:	68bb      	ldr	r3, [r7, #8]
}
 80089c4:	4618      	mov	r0, r3
 80089c6:	3710      	adds	r7, #16
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}
 80089cc:	20000dc0 	.word	0x20000dc0
 80089d0:	20000d98 	.word	0x20000d98
 80089d4:	20000d58 	.word	0x20000d58
 80089d8:	20000da0 	.word	0x20000da0
 80089dc:	200008c8 	.word	0x200008c8
 80089e0:	200008c4 	.word	0x200008c4
 80089e4:	20000dac 	.word	0x20000dac
 80089e8:	20000da8 	.word	0x20000da8
 80089ec:	e000ed04 	.word	0xe000ed04

080089f0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80089f0:	b480      	push	{r7}
 80089f2:	b083      	sub	sp, #12
 80089f4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80089f6:	4b05      	ldr	r3, [pc, #20]	; (8008a0c <xTaskGetTickCount+0x1c>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80089fc:	687b      	ldr	r3, [r7, #4]
}
 80089fe:	4618      	mov	r0, r3
 8008a00:	370c      	adds	r7, #12
 8008a02:	46bd      	mov	sp, r7
 8008a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a08:	4770      	bx	lr
 8008a0a:	bf00      	nop
 8008a0c:	20000d9c 	.word	0x20000d9c

08008a10 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b086      	sub	sp, #24
 8008a14:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008a16:	2300      	movs	r3, #0
 8008a18:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a1a:	4b4e      	ldr	r3, [pc, #312]	; (8008b54 <xTaskIncrementTick+0x144>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	f040 8088 	bne.w	8008b34 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008a24:	4b4c      	ldr	r3, [pc, #304]	; (8008b58 <xTaskIncrementTick+0x148>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	3301      	adds	r3, #1
 8008a2a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008a2c:	4a4a      	ldr	r2, [pc, #296]	; (8008b58 <xTaskIncrementTick+0x148>)
 8008a2e:	693b      	ldr	r3, [r7, #16]
 8008a30:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d11f      	bne.n	8008a78 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8008a38:	4b48      	ldr	r3, [pc, #288]	; (8008b5c <xTaskIncrementTick+0x14c>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d009      	beq.n	8008a56 <xTaskIncrementTick+0x46>
 8008a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a46:	f383 8811 	msr	BASEPRI, r3
 8008a4a:	f3bf 8f6f 	isb	sy
 8008a4e:	f3bf 8f4f 	dsb	sy
 8008a52:	603b      	str	r3, [r7, #0]
 8008a54:	e7fe      	b.n	8008a54 <xTaskIncrementTick+0x44>
 8008a56:	4b41      	ldr	r3, [pc, #260]	; (8008b5c <xTaskIncrementTick+0x14c>)
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	60fb      	str	r3, [r7, #12]
 8008a5c:	4b40      	ldr	r3, [pc, #256]	; (8008b60 <xTaskIncrementTick+0x150>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a3e      	ldr	r2, [pc, #248]	; (8008b5c <xTaskIncrementTick+0x14c>)
 8008a62:	6013      	str	r3, [r2, #0]
 8008a64:	4a3e      	ldr	r2, [pc, #248]	; (8008b60 <xTaskIncrementTick+0x150>)
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	6013      	str	r3, [r2, #0]
 8008a6a:	4b3e      	ldr	r3, [pc, #248]	; (8008b64 <xTaskIncrementTick+0x154>)
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	3301      	adds	r3, #1
 8008a70:	4a3c      	ldr	r2, [pc, #240]	; (8008b64 <xTaskIncrementTick+0x154>)
 8008a72:	6013      	str	r3, [r2, #0]
 8008a74:	f000 fac4 	bl	8009000 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008a78:	4b3b      	ldr	r3, [pc, #236]	; (8008b68 <xTaskIncrementTick+0x158>)
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	693a      	ldr	r2, [r7, #16]
 8008a7e:	429a      	cmp	r2, r3
 8008a80:	d349      	bcc.n	8008b16 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a82:	4b36      	ldr	r3, [pc, #216]	; (8008b5c <xTaskIncrementTick+0x14c>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d104      	bne.n	8008a96 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a8c:	4b36      	ldr	r3, [pc, #216]	; (8008b68 <xTaskIncrementTick+0x158>)
 8008a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8008a92:	601a      	str	r2, [r3, #0]
					break;
 8008a94:	e03f      	b.n	8008b16 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a96:	4b31      	ldr	r3, [pc, #196]	; (8008b5c <xTaskIncrementTick+0x14c>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	68db      	ldr	r3, [r3, #12]
 8008a9c:	68db      	ldr	r3, [r3, #12]
 8008a9e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	685b      	ldr	r3, [r3, #4]
 8008aa4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008aa6:	693a      	ldr	r2, [r7, #16]
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	429a      	cmp	r2, r3
 8008aac:	d203      	bcs.n	8008ab6 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008aae:	4a2e      	ldr	r2, [pc, #184]	; (8008b68 <xTaskIncrementTick+0x158>)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008ab4:	e02f      	b.n	8008b16 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	3304      	adds	r3, #4
 8008aba:	4618      	mov	r0, r3
 8008abc:	f7fe ffba 	bl	8007a34 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d004      	beq.n	8008ad2 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	3318      	adds	r3, #24
 8008acc:	4618      	mov	r0, r3
 8008ace:	f7fe ffb1 	bl	8007a34 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ad6:	4b25      	ldr	r3, [pc, #148]	; (8008b6c <xTaskIncrementTick+0x15c>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	429a      	cmp	r2, r3
 8008adc:	d903      	bls.n	8008ae6 <xTaskIncrementTick+0xd6>
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ae2:	4a22      	ldr	r2, [pc, #136]	; (8008b6c <xTaskIncrementTick+0x15c>)
 8008ae4:	6013      	str	r3, [r2, #0]
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008aea:	4613      	mov	r3, r2
 8008aec:	009b      	lsls	r3, r3, #2
 8008aee:	4413      	add	r3, r2
 8008af0:	009b      	lsls	r3, r3, #2
 8008af2:	4a1f      	ldr	r2, [pc, #124]	; (8008b70 <xTaskIncrementTick+0x160>)
 8008af4:	441a      	add	r2, r3
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	3304      	adds	r3, #4
 8008afa:	4619      	mov	r1, r3
 8008afc:	4610      	mov	r0, r2
 8008afe:	f7fe ff3c 	bl	800797a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b06:	4b1b      	ldr	r3, [pc, #108]	; (8008b74 <xTaskIncrementTick+0x164>)
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b0c:	429a      	cmp	r2, r3
 8008b0e:	d3b8      	bcc.n	8008a82 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8008b10:	2301      	movs	r3, #1
 8008b12:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b14:	e7b5      	b.n	8008a82 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008b16:	4b17      	ldr	r3, [pc, #92]	; (8008b74 <xTaskIncrementTick+0x164>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b1c:	4914      	ldr	r1, [pc, #80]	; (8008b70 <xTaskIncrementTick+0x160>)
 8008b1e:	4613      	mov	r3, r2
 8008b20:	009b      	lsls	r3, r3, #2
 8008b22:	4413      	add	r3, r2
 8008b24:	009b      	lsls	r3, r3, #2
 8008b26:	440b      	add	r3, r1
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	2b01      	cmp	r3, #1
 8008b2c:	d907      	bls.n	8008b3e <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8008b2e:	2301      	movs	r3, #1
 8008b30:	617b      	str	r3, [r7, #20]
 8008b32:	e004      	b.n	8008b3e <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008b34:	4b10      	ldr	r3, [pc, #64]	; (8008b78 <xTaskIncrementTick+0x168>)
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	3301      	adds	r3, #1
 8008b3a:	4a0f      	ldr	r2, [pc, #60]	; (8008b78 <xTaskIncrementTick+0x168>)
 8008b3c:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008b3e:	4b0f      	ldr	r3, [pc, #60]	; (8008b7c <xTaskIncrementTick+0x16c>)
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d001      	beq.n	8008b4a <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8008b46:	2301      	movs	r3, #1
 8008b48:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008b4a:	697b      	ldr	r3, [r7, #20]
}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	3718      	adds	r7, #24
 8008b50:	46bd      	mov	sp, r7
 8008b52:	bd80      	pop	{r7, pc}
 8008b54:	20000dc0 	.word	0x20000dc0
 8008b58:	20000d9c 	.word	0x20000d9c
 8008b5c:	20000d50 	.word	0x20000d50
 8008b60:	20000d54 	.word	0x20000d54
 8008b64:	20000db0 	.word	0x20000db0
 8008b68:	20000db8 	.word	0x20000db8
 8008b6c:	20000da0 	.word	0x20000da0
 8008b70:	200008c8 	.word	0x200008c8
 8008b74:	200008c4 	.word	0x200008c4
 8008b78:	20000da8 	.word	0x20000da8
 8008b7c:	20000dac 	.word	0x20000dac

08008b80 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008b80:	b480      	push	{r7}
 8008b82:	b085      	sub	sp, #20
 8008b84:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008b86:	4b27      	ldr	r3, [pc, #156]	; (8008c24 <vTaskSwitchContext+0xa4>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d003      	beq.n	8008b96 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008b8e:	4b26      	ldr	r3, [pc, #152]	; (8008c28 <vTaskSwitchContext+0xa8>)
 8008b90:	2201      	movs	r2, #1
 8008b92:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008b94:	e040      	b.n	8008c18 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8008b96:	4b24      	ldr	r3, [pc, #144]	; (8008c28 <vTaskSwitchContext+0xa8>)
 8008b98:	2200      	movs	r2, #0
 8008b9a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b9c:	4b23      	ldr	r3, [pc, #140]	; (8008c2c <vTaskSwitchContext+0xac>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	60fb      	str	r3, [r7, #12]
 8008ba2:	e00f      	b.n	8008bc4 <vTaskSwitchContext+0x44>
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d109      	bne.n	8008bbe <vTaskSwitchContext+0x3e>
 8008baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bae:	f383 8811 	msr	BASEPRI, r3
 8008bb2:	f3bf 8f6f 	isb	sy
 8008bb6:	f3bf 8f4f 	dsb	sy
 8008bba:	607b      	str	r3, [r7, #4]
 8008bbc:	e7fe      	b.n	8008bbc <vTaskSwitchContext+0x3c>
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	3b01      	subs	r3, #1
 8008bc2:	60fb      	str	r3, [r7, #12]
 8008bc4:	491a      	ldr	r1, [pc, #104]	; (8008c30 <vTaskSwitchContext+0xb0>)
 8008bc6:	68fa      	ldr	r2, [r7, #12]
 8008bc8:	4613      	mov	r3, r2
 8008bca:	009b      	lsls	r3, r3, #2
 8008bcc:	4413      	add	r3, r2
 8008bce:	009b      	lsls	r3, r3, #2
 8008bd0:	440b      	add	r3, r1
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d0e5      	beq.n	8008ba4 <vTaskSwitchContext+0x24>
 8008bd8:	68fa      	ldr	r2, [r7, #12]
 8008bda:	4613      	mov	r3, r2
 8008bdc:	009b      	lsls	r3, r3, #2
 8008bde:	4413      	add	r3, r2
 8008be0:	009b      	lsls	r3, r3, #2
 8008be2:	4a13      	ldr	r2, [pc, #76]	; (8008c30 <vTaskSwitchContext+0xb0>)
 8008be4:	4413      	add	r3, r2
 8008be6:	60bb      	str	r3, [r7, #8]
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	685b      	ldr	r3, [r3, #4]
 8008bec:	685a      	ldr	r2, [r3, #4]
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	605a      	str	r2, [r3, #4]
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	685a      	ldr	r2, [r3, #4]
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	3308      	adds	r3, #8
 8008bfa:	429a      	cmp	r2, r3
 8008bfc:	d104      	bne.n	8008c08 <vTaskSwitchContext+0x88>
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	685b      	ldr	r3, [r3, #4]
 8008c02:	685a      	ldr	r2, [r3, #4]
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	605a      	str	r2, [r3, #4]
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	68db      	ldr	r3, [r3, #12]
 8008c0e:	4a09      	ldr	r2, [pc, #36]	; (8008c34 <vTaskSwitchContext+0xb4>)
 8008c10:	6013      	str	r3, [r2, #0]
 8008c12:	4a06      	ldr	r2, [pc, #24]	; (8008c2c <vTaskSwitchContext+0xac>)
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	6013      	str	r3, [r2, #0]
}
 8008c18:	bf00      	nop
 8008c1a:	3714      	adds	r7, #20
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c22:	4770      	bx	lr
 8008c24:	20000dc0 	.word	0x20000dc0
 8008c28:	20000dac 	.word	0x20000dac
 8008c2c:	20000da0 	.word	0x20000da0
 8008c30:	200008c8 	.word	0x200008c8
 8008c34:	200008c4 	.word	0x200008c4

08008c38 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	b084      	sub	sp, #16
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6078      	str	r0, [r7, #4]
 8008c40:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d109      	bne.n	8008c5c <vTaskPlaceOnEventList+0x24>
 8008c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c4c:	f383 8811 	msr	BASEPRI, r3
 8008c50:	f3bf 8f6f 	isb	sy
 8008c54:	f3bf 8f4f 	dsb	sy
 8008c58:	60fb      	str	r3, [r7, #12]
 8008c5a:	e7fe      	b.n	8008c5a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008c5c:	4b07      	ldr	r3, [pc, #28]	; (8008c7c <vTaskPlaceOnEventList+0x44>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	3318      	adds	r3, #24
 8008c62:	4619      	mov	r1, r3
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f7fe feac 	bl	80079c2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008c6a:	2101      	movs	r1, #1
 8008c6c:	6838      	ldr	r0, [r7, #0]
 8008c6e:	f000 fa71 	bl	8009154 <prvAddCurrentTaskToDelayedList>
}
 8008c72:	bf00      	nop
 8008c74:	3710      	adds	r7, #16
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}
 8008c7a:	bf00      	nop
 8008c7c:	200008c4 	.word	0x200008c4

08008c80 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b086      	sub	sp, #24
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	60f8      	str	r0, [r7, #12]
 8008c88:	60b9      	str	r1, [r7, #8]
 8008c8a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d109      	bne.n	8008ca6 <vTaskPlaceOnEventListRestricted+0x26>
 8008c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c96:	f383 8811 	msr	BASEPRI, r3
 8008c9a:	f3bf 8f6f 	isb	sy
 8008c9e:	f3bf 8f4f 	dsb	sy
 8008ca2:	617b      	str	r3, [r7, #20]
 8008ca4:	e7fe      	b.n	8008ca4 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008ca6:	4b0a      	ldr	r3, [pc, #40]	; (8008cd0 <vTaskPlaceOnEventListRestricted+0x50>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	3318      	adds	r3, #24
 8008cac:	4619      	mov	r1, r3
 8008cae:	68f8      	ldr	r0, [r7, #12]
 8008cb0:	f7fe fe63 	bl	800797a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d002      	beq.n	8008cc0 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8008cba:	f04f 33ff 	mov.w	r3, #4294967295
 8008cbe:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008cc0:	6879      	ldr	r1, [r7, #4]
 8008cc2:	68b8      	ldr	r0, [r7, #8]
 8008cc4:	f000 fa46 	bl	8009154 <prvAddCurrentTaskToDelayedList>
	}
 8008cc8:	bf00      	nop
 8008cca:	3718      	adds	r7, #24
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}
 8008cd0:	200008c4 	.word	0x200008c4

08008cd4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b086      	sub	sp, #24
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	68db      	ldr	r3, [r3, #12]
 8008ce0:	68db      	ldr	r3, [r3, #12]
 8008ce2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d109      	bne.n	8008cfe <xTaskRemoveFromEventList+0x2a>
 8008cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cee:	f383 8811 	msr	BASEPRI, r3
 8008cf2:	f3bf 8f6f 	isb	sy
 8008cf6:	f3bf 8f4f 	dsb	sy
 8008cfa:	60fb      	str	r3, [r7, #12]
 8008cfc:	e7fe      	b.n	8008cfc <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008cfe:	693b      	ldr	r3, [r7, #16]
 8008d00:	3318      	adds	r3, #24
 8008d02:	4618      	mov	r0, r3
 8008d04:	f7fe fe96 	bl	8007a34 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d08:	4b1d      	ldr	r3, [pc, #116]	; (8008d80 <xTaskRemoveFromEventList+0xac>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d11d      	bne.n	8008d4c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008d10:	693b      	ldr	r3, [r7, #16]
 8008d12:	3304      	adds	r3, #4
 8008d14:	4618      	mov	r0, r3
 8008d16:	f7fe fe8d 	bl	8007a34 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008d1a:	693b      	ldr	r3, [r7, #16]
 8008d1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d1e:	4b19      	ldr	r3, [pc, #100]	; (8008d84 <xTaskRemoveFromEventList+0xb0>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	429a      	cmp	r2, r3
 8008d24:	d903      	bls.n	8008d2e <xTaskRemoveFromEventList+0x5a>
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d2a:	4a16      	ldr	r2, [pc, #88]	; (8008d84 <xTaskRemoveFromEventList+0xb0>)
 8008d2c:	6013      	str	r3, [r2, #0]
 8008d2e:	693b      	ldr	r3, [r7, #16]
 8008d30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d32:	4613      	mov	r3, r2
 8008d34:	009b      	lsls	r3, r3, #2
 8008d36:	4413      	add	r3, r2
 8008d38:	009b      	lsls	r3, r3, #2
 8008d3a:	4a13      	ldr	r2, [pc, #76]	; (8008d88 <xTaskRemoveFromEventList+0xb4>)
 8008d3c:	441a      	add	r2, r3
 8008d3e:	693b      	ldr	r3, [r7, #16]
 8008d40:	3304      	adds	r3, #4
 8008d42:	4619      	mov	r1, r3
 8008d44:	4610      	mov	r0, r2
 8008d46:	f7fe fe18 	bl	800797a <vListInsertEnd>
 8008d4a:	e005      	b.n	8008d58 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008d4c:	693b      	ldr	r3, [r7, #16]
 8008d4e:	3318      	adds	r3, #24
 8008d50:	4619      	mov	r1, r3
 8008d52:	480e      	ldr	r0, [pc, #56]	; (8008d8c <xTaskRemoveFromEventList+0xb8>)
 8008d54:	f7fe fe11 	bl	800797a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d5c:	4b0c      	ldr	r3, [pc, #48]	; (8008d90 <xTaskRemoveFromEventList+0xbc>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d62:	429a      	cmp	r2, r3
 8008d64:	d905      	bls.n	8008d72 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008d66:	2301      	movs	r3, #1
 8008d68:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008d6a:	4b0a      	ldr	r3, [pc, #40]	; (8008d94 <xTaskRemoveFromEventList+0xc0>)
 8008d6c:	2201      	movs	r2, #1
 8008d6e:	601a      	str	r2, [r3, #0]
 8008d70:	e001      	b.n	8008d76 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8008d72:	2300      	movs	r3, #0
 8008d74:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008d76:	697b      	ldr	r3, [r7, #20]
}
 8008d78:	4618      	mov	r0, r3
 8008d7a:	3718      	adds	r7, #24
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd80      	pop	{r7, pc}
 8008d80:	20000dc0 	.word	0x20000dc0
 8008d84:	20000da0 	.word	0x20000da0
 8008d88:	200008c8 	.word	0x200008c8
 8008d8c:	20000d58 	.word	0x20000d58
 8008d90:	200008c4 	.word	0x200008c4
 8008d94:	20000dac 	.word	0x20000dac

08008d98 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008d98:	b480      	push	{r7}
 8008d9a:	b083      	sub	sp, #12
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008da0:	4b06      	ldr	r3, [pc, #24]	; (8008dbc <vTaskInternalSetTimeOutState+0x24>)
 8008da2:	681a      	ldr	r2, [r3, #0]
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008da8:	4b05      	ldr	r3, [pc, #20]	; (8008dc0 <vTaskInternalSetTimeOutState+0x28>)
 8008daa:	681a      	ldr	r2, [r3, #0]
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	605a      	str	r2, [r3, #4]
}
 8008db0:	bf00      	nop
 8008db2:	370c      	adds	r7, #12
 8008db4:	46bd      	mov	sp, r7
 8008db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dba:	4770      	bx	lr
 8008dbc:	20000db0 	.word	0x20000db0
 8008dc0:	20000d9c 	.word	0x20000d9c

08008dc4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b088      	sub	sp, #32
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
 8008dcc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d109      	bne.n	8008de8 <xTaskCheckForTimeOut+0x24>
 8008dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dd8:	f383 8811 	msr	BASEPRI, r3
 8008ddc:	f3bf 8f6f 	isb	sy
 8008de0:	f3bf 8f4f 	dsb	sy
 8008de4:	613b      	str	r3, [r7, #16]
 8008de6:	e7fe      	b.n	8008de6 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d109      	bne.n	8008e02 <xTaskCheckForTimeOut+0x3e>
 8008dee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008df2:	f383 8811 	msr	BASEPRI, r3
 8008df6:	f3bf 8f6f 	isb	sy
 8008dfa:	f3bf 8f4f 	dsb	sy
 8008dfe:	60fb      	str	r3, [r7, #12]
 8008e00:	e7fe      	b.n	8008e00 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8008e02:	f000 fe6b 	bl	8009adc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008e06:	4b1d      	ldr	r3, [pc, #116]	; (8008e7c <xTaskCheckForTimeOut+0xb8>)
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	69ba      	ldr	r2, [r7, #24]
 8008e12:	1ad3      	subs	r3, r2, r3
 8008e14:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e1e:	d102      	bne.n	8008e26 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008e20:	2300      	movs	r3, #0
 8008e22:	61fb      	str	r3, [r7, #28]
 8008e24:	e023      	b.n	8008e6e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681a      	ldr	r2, [r3, #0]
 8008e2a:	4b15      	ldr	r3, [pc, #84]	; (8008e80 <xTaskCheckForTimeOut+0xbc>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	429a      	cmp	r2, r3
 8008e30:	d007      	beq.n	8008e42 <xTaskCheckForTimeOut+0x7e>
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	685b      	ldr	r3, [r3, #4]
 8008e36:	69ba      	ldr	r2, [r7, #24]
 8008e38:	429a      	cmp	r2, r3
 8008e3a:	d302      	bcc.n	8008e42 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	61fb      	str	r3, [r7, #28]
 8008e40:	e015      	b.n	8008e6e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	697a      	ldr	r2, [r7, #20]
 8008e48:	429a      	cmp	r2, r3
 8008e4a:	d20b      	bcs.n	8008e64 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	681a      	ldr	r2, [r3, #0]
 8008e50:	697b      	ldr	r3, [r7, #20]
 8008e52:	1ad2      	subs	r2, r2, r3
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f7ff ff9d 	bl	8008d98 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	61fb      	str	r3, [r7, #28]
 8008e62:	e004      	b.n	8008e6e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	2200      	movs	r2, #0
 8008e68:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008e6e:	f000 fe63 	bl	8009b38 <vPortExitCritical>

	return xReturn;
 8008e72:	69fb      	ldr	r3, [r7, #28]
}
 8008e74:	4618      	mov	r0, r3
 8008e76:	3720      	adds	r7, #32
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	bd80      	pop	{r7, pc}
 8008e7c:	20000d9c 	.word	0x20000d9c
 8008e80:	20000db0 	.word	0x20000db0

08008e84 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008e84:	b480      	push	{r7}
 8008e86:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008e88:	4b03      	ldr	r3, [pc, #12]	; (8008e98 <vTaskMissedYield+0x14>)
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	601a      	str	r2, [r3, #0]
}
 8008e8e:	bf00      	nop
 8008e90:	46bd      	mov	sp, r7
 8008e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e96:	4770      	bx	lr
 8008e98:	20000dac 	.word	0x20000dac

08008e9c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b082      	sub	sp, #8
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008ea4:	f000 f852 	bl	8008f4c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008ea8:	4b06      	ldr	r3, [pc, #24]	; (8008ec4 <prvIdleTask+0x28>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	2b01      	cmp	r3, #1
 8008eae:	d9f9      	bls.n	8008ea4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008eb0:	4b05      	ldr	r3, [pc, #20]	; (8008ec8 <prvIdleTask+0x2c>)
 8008eb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008eb6:	601a      	str	r2, [r3, #0]
 8008eb8:	f3bf 8f4f 	dsb	sy
 8008ebc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008ec0:	e7f0      	b.n	8008ea4 <prvIdleTask+0x8>
 8008ec2:	bf00      	nop
 8008ec4:	200008c8 	.word	0x200008c8
 8008ec8:	e000ed04 	.word	0xe000ed04

08008ecc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b082      	sub	sp, #8
 8008ed0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	607b      	str	r3, [r7, #4]
 8008ed6:	e00c      	b.n	8008ef2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008ed8:	687a      	ldr	r2, [r7, #4]
 8008eda:	4613      	mov	r3, r2
 8008edc:	009b      	lsls	r3, r3, #2
 8008ede:	4413      	add	r3, r2
 8008ee0:	009b      	lsls	r3, r3, #2
 8008ee2:	4a12      	ldr	r2, [pc, #72]	; (8008f2c <prvInitialiseTaskLists+0x60>)
 8008ee4:	4413      	add	r3, r2
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	f7fe fd1a 	bl	8007920 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	3301      	adds	r3, #1
 8008ef0:	607b      	str	r3, [r7, #4]
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2b37      	cmp	r3, #55	; 0x37
 8008ef6:	d9ef      	bls.n	8008ed8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008ef8:	480d      	ldr	r0, [pc, #52]	; (8008f30 <prvInitialiseTaskLists+0x64>)
 8008efa:	f7fe fd11 	bl	8007920 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008efe:	480d      	ldr	r0, [pc, #52]	; (8008f34 <prvInitialiseTaskLists+0x68>)
 8008f00:	f7fe fd0e 	bl	8007920 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008f04:	480c      	ldr	r0, [pc, #48]	; (8008f38 <prvInitialiseTaskLists+0x6c>)
 8008f06:	f7fe fd0b 	bl	8007920 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008f0a:	480c      	ldr	r0, [pc, #48]	; (8008f3c <prvInitialiseTaskLists+0x70>)
 8008f0c:	f7fe fd08 	bl	8007920 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008f10:	480b      	ldr	r0, [pc, #44]	; (8008f40 <prvInitialiseTaskLists+0x74>)
 8008f12:	f7fe fd05 	bl	8007920 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008f16:	4b0b      	ldr	r3, [pc, #44]	; (8008f44 <prvInitialiseTaskLists+0x78>)
 8008f18:	4a05      	ldr	r2, [pc, #20]	; (8008f30 <prvInitialiseTaskLists+0x64>)
 8008f1a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008f1c:	4b0a      	ldr	r3, [pc, #40]	; (8008f48 <prvInitialiseTaskLists+0x7c>)
 8008f1e:	4a05      	ldr	r2, [pc, #20]	; (8008f34 <prvInitialiseTaskLists+0x68>)
 8008f20:	601a      	str	r2, [r3, #0]
}
 8008f22:	bf00      	nop
 8008f24:	3708      	adds	r7, #8
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}
 8008f2a:	bf00      	nop
 8008f2c:	200008c8 	.word	0x200008c8
 8008f30:	20000d28 	.word	0x20000d28
 8008f34:	20000d3c 	.word	0x20000d3c
 8008f38:	20000d58 	.word	0x20000d58
 8008f3c:	20000d6c 	.word	0x20000d6c
 8008f40:	20000d84 	.word	0x20000d84
 8008f44:	20000d50 	.word	0x20000d50
 8008f48:	20000d54 	.word	0x20000d54

08008f4c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b082      	sub	sp, #8
 8008f50:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008f52:	e019      	b.n	8008f88 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008f54:	f000 fdc2 	bl	8009adc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f58:	4b0f      	ldr	r3, [pc, #60]	; (8008f98 <prvCheckTasksWaitingTermination+0x4c>)
 8008f5a:	68db      	ldr	r3, [r3, #12]
 8008f5c:	68db      	ldr	r3, [r3, #12]
 8008f5e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	3304      	adds	r3, #4
 8008f64:	4618      	mov	r0, r3
 8008f66:	f7fe fd65 	bl	8007a34 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008f6a:	4b0c      	ldr	r3, [pc, #48]	; (8008f9c <prvCheckTasksWaitingTermination+0x50>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	3b01      	subs	r3, #1
 8008f70:	4a0a      	ldr	r2, [pc, #40]	; (8008f9c <prvCheckTasksWaitingTermination+0x50>)
 8008f72:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008f74:	4b0a      	ldr	r3, [pc, #40]	; (8008fa0 <prvCheckTasksWaitingTermination+0x54>)
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	3b01      	subs	r3, #1
 8008f7a:	4a09      	ldr	r2, [pc, #36]	; (8008fa0 <prvCheckTasksWaitingTermination+0x54>)
 8008f7c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008f7e:	f000 fddb 	bl	8009b38 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f000 f80e 	bl	8008fa4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008f88:	4b05      	ldr	r3, [pc, #20]	; (8008fa0 <prvCheckTasksWaitingTermination+0x54>)
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d1e1      	bne.n	8008f54 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008f90:	bf00      	nop
 8008f92:	3708      	adds	r7, #8
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}
 8008f98:	20000d6c 	.word	0x20000d6c
 8008f9c:	20000d98 	.word	0x20000d98
 8008fa0:	20000d80 	.word	0x20000d80

08008fa4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b084      	sub	sp, #16
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d108      	bne.n	8008fc8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f000 ff6a 	bl	8009e94 <vPortFree>
				vPortFree( pxTCB );
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f000 ff67 	bl	8009e94 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008fc6:	e017      	b.n	8008ff8 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008fce:	2b01      	cmp	r3, #1
 8008fd0:	d103      	bne.n	8008fda <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f000 ff5e 	bl	8009e94 <vPortFree>
	}
 8008fd8:	e00e      	b.n	8008ff8 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008fe0:	2b02      	cmp	r3, #2
 8008fe2:	d009      	beq.n	8008ff8 <prvDeleteTCB+0x54>
 8008fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fe8:	f383 8811 	msr	BASEPRI, r3
 8008fec:	f3bf 8f6f 	isb	sy
 8008ff0:	f3bf 8f4f 	dsb	sy
 8008ff4:	60fb      	str	r3, [r7, #12]
 8008ff6:	e7fe      	b.n	8008ff6 <prvDeleteTCB+0x52>
	}
 8008ff8:	bf00      	nop
 8008ffa:	3710      	adds	r7, #16
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}

08009000 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009000:	b480      	push	{r7}
 8009002:	b083      	sub	sp, #12
 8009004:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009006:	4b0c      	ldr	r3, [pc, #48]	; (8009038 <prvResetNextTaskUnblockTime+0x38>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d104      	bne.n	800901a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009010:	4b0a      	ldr	r3, [pc, #40]	; (800903c <prvResetNextTaskUnblockTime+0x3c>)
 8009012:	f04f 32ff 	mov.w	r2, #4294967295
 8009016:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009018:	e008      	b.n	800902c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800901a:	4b07      	ldr	r3, [pc, #28]	; (8009038 <prvResetNextTaskUnblockTime+0x38>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	68db      	ldr	r3, [r3, #12]
 8009020:	68db      	ldr	r3, [r3, #12]
 8009022:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	685b      	ldr	r3, [r3, #4]
 8009028:	4a04      	ldr	r2, [pc, #16]	; (800903c <prvResetNextTaskUnblockTime+0x3c>)
 800902a:	6013      	str	r3, [r2, #0]
}
 800902c:	bf00      	nop
 800902e:	370c      	adds	r7, #12
 8009030:	46bd      	mov	sp, r7
 8009032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009036:	4770      	bx	lr
 8009038:	20000d50 	.word	0x20000d50
 800903c:	20000db8 	.word	0x20000db8

08009040 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009040:	b480      	push	{r7}
 8009042:	b083      	sub	sp, #12
 8009044:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009046:	4b0b      	ldr	r3, [pc, #44]	; (8009074 <xTaskGetSchedulerState+0x34>)
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d102      	bne.n	8009054 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800904e:	2301      	movs	r3, #1
 8009050:	607b      	str	r3, [r7, #4]
 8009052:	e008      	b.n	8009066 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009054:	4b08      	ldr	r3, [pc, #32]	; (8009078 <xTaskGetSchedulerState+0x38>)
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d102      	bne.n	8009062 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800905c:	2302      	movs	r3, #2
 800905e:	607b      	str	r3, [r7, #4]
 8009060:	e001      	b.n	8009066 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009062:	2300      	movs	r3, #0
 8009064:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009066:	687b      	ldr	r3, [r7, #4]
	}
 8009068:	4618      	mov	r0, r3
 800906a:	370c      	adds	r7, #12
 800906c:	46bd      	mov	sp, r7
 800906e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009072:	4770      	bx	lr
 8009074:	20000da4 	.word	0x20000da4
 8009078:	20000dc0 	.word	0x20000dc0

0800907c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800907c:	b580      	push	{r7, lr}
 800907e:	b086      	sub	sp, #24
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009088:	2300      	movs	r3, #0
 800908a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d054      	beq.n	800913c <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009092:	4b2d      	ldr	r3, [pc, #180]	; (8009148 <xTaskPriorityDisinherit+0xcc>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	693a      	ldr	r2, [r7, #16]
 8009098:	429a      	cmp	r2, r3
 800909a:	d009      	beq.n	80090b0 <xTaskPriorityDisinherit+0x34>
 800909c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090a0:	f383 8811 	msr	BASEPRI, r3
 80090a4:	f3bf 8f6f 	isb	sy
 80090a8:	f3bf 8f4f 	dsb	sy
 80090ac:	60fb      	str	r3, [r7, #12]
 80090ae:	e7fe      	b.n	80090ae <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80090b0:	693b      	ldr	r3, [r7, #16]
 80090b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d109      	bne.n	80090cc <xTaskPriorityDisinherit+0x50>
 80090b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090bc:	f383 8811 	msr	BASEPRI, r3
 80090c0:	f3bf 8f6f 	isb	sy
 80090c4:	f3bf 8f4f 	dsb	sy
 80090c8:	60bb      	str	r3, [r7, #8]
 80090ca:	e7fe      	b.n	80090ca <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80090cc:	693b      	ldr	r3, [r7, #16]
 80090ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090d0:	1e5a      	subs	r2, r3, #1
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80090d6:	693b      	ldr	r3, [r7, #16]
 80090d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80090de:	429a      	cmp	r2, r3
 80090e0:	d02c      	beq.n	800913c <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d128      	bne.n	800913c <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80090ea:	693b      	ldr	r3, [r7, #16]
 80090ec:	3304      	adds	r3, #4
 80090ee:	4618      	mov	r0, r3
 80090f0:	f7fe fca0 	bl	8007a34 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80090f4:	693b      	ldr	r3, [r7, #16]
 80090f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80090f8:	693b      	ldr	r3, [r7, #16]
 80090fa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090fc:	693b      	ldr	r3, [r7, #16]
 80090fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009100:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009104:	693b      	ldr	r3, [r7, #16]
 8009106:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800910c:	4b0f      	ldr	r3, [pc, #60]	; (800914c <xTaskPriorityDisinherit+0xd0>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	429a      	cmp	r2, r3
 8009112:	d903      	bls.n	800911c <xTaskPriorityDisinherit+0xa0>
 8009114:	693b      	ldr	r3, [r7, #16]
 8009116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009118:	4a0c      	ldr	r2, [pc, #48]	; (800914c <xTaskPriorityDisinherit+0xd0>)
 800911a:	6013      	str	r3, [r2, #0]
 800911c:	693b      	ldr	r3, [r7, #16]
 800911e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009120:	4613      	mov	r3, r2
 8009122:	009b      	lsls	r3, r3, #2
 8009124:	4413      	add	r3, r2
 8009126:	009b      	lsls	r3, r3, #2
 8009128:	4a09      	ldr	r2, [pc, #36]	; (8009150 <xTaskPriorityDisinherit+0xd4>)
 800912a:	441a      	add	r2, r3
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	3304      	adds	r3, #4
 8009130:	4619      	mov	r1, r3
 8009132:	4610      	mov	r0, r2
 8009134:	f7fe fc21 	bl	800797a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009138:	2301      	movs	r3, #1
 800913a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800913c:	697b      	ldr	r3, [r7, #20]
	}
 800913e:	4618      	mov	r0, r3
 8009140:	3718      	adds	r7, #24
 8009142:	46bd      	mov	sp, r7
 8009144:	bd80      	pop	{r7, pc}
 8009146:	bf00      	nop
 8009148:	200008c4 	.word	0x200008c4
 800914c:	20000da0 	.word	0x20000da0
 8009150:	200008c8 	.word	0x200008c8

08009154 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b084      	sub	sp, #16
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
 800915c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800915e:	4b21      	ldr	r3, [pc, #132]	; (80091e4 <prvAddCurrentTaskToDelayedList+0x90>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009164:	4b20      	ldr	r3, [pc, #128]	; (80091e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	3304      	adds	r3, #4
 800916a:	4618      	mov	r0, r3
 800916c:	f7fe fc62 	bl	8007a34 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009176:	d10a      	bne.n	800918e <prvAddCurrentTaskToDelayedList+0x3a>
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d007      	beq.n	800918e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800917e:	4b1a      	ldr	r3, [pc, #104]	; (80091e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	3304      	adds	r3, #4
 8009184:	4619      	mov	r1, r3
 8009186:	4819      	ldr	r0, [pc, #100]	; (80091ec <prvAddCurrentTaskToDelayedList+0x98>)
 8009188:	f7fe fbf7 	bl	800797a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800918c:	e026      	b.n	80091dc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800918e:	68fa      	ldr	r2, [r7, #12]
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	4413      	add	r3, r2
 8009194:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009196:	4b14      	ldr	r3, [pc, #80]	; (80091e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	68ba      	ldr	r2, [r7, #8]
 800919c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800919e:	68ba      	ldr	r2, [r7, #8]
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	429a      	cmp	r2, r3
 80091a4:	d209      	bcs.n	80091ba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80091a6:	4b12      	ldr	r3, [pc, #72]	; (80091f0 <prvAddCurrentTaskToDelayedList+0x9c>)
 80091a8:	681a      	ldr	r2, [r3, #0]
 80091aa:	4b0f      	ldr	r3, [pc, #60]	; (80091e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	3304      	adds	r3, #4
 80091b0:	4619      	mov	r1, r3
 80091b2:	4610      	mov	r0, r2
 80091b4:	f7fe fc05 	bl	80079c2 <vListInsert>
}
 80091b8:	e010      	b.n	80091dc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80091ba:	4b0e      	ldr	r3, [pc, #56]	; (80091f4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80091bc:	681a      	ldr	r2, [r3, #0]
 80091be:	4b0a      	ldr	r3, [pc, #40]	; (80091e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	3304      	adds	r3, #4
 80091c4:	4619      	mov	r1, r3
 80091c6:	4610      	mov	r0, r2
 80091c8:	f7fe fbfb 	bl	80079c2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80091cc:	4b0a      	ldr	r3, [pc, #40]	; (80091f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	68ba      	ldr	r2, [r7, #8]
 80091d2:	429a      	cmp	r2, r3
 80091d4:	d202      	bcs.n	80091dc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80091d6:	4a08      	ldr	r2, [pc, #32]	; (80091f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80091d8:	68bb      	ldr	r3, [r7, #8]
 80091da:	6013      	str	r3, [r2, #0]
}
 80091dc:	bf00      	nop
 80091de:	3710      	adds	r7, #16
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bd80      	pop	{r7, pc}
 80091e4:	20000d9c 	.word	0x20000d9c
 80091e8:	200008c4 	.word	0x200008c4
 80091ec:	20000d84 	.word	0x20000d84
 80091f0:	20000d54 	.word	0x20000d54
 80091f4:	20000d50 	.word	0x20000d50
 80091f8:	20000db8 	.word	0x20000db8

080091fc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b08a      	sub	sp, #40	; 0x28
 8009200:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009202:	2300      	movs	r3, #0
 8009204:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009206:	f000 faff 	bl	8009808 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800920a:	4b1c      	ldr	r3, [pc, #112]	; (800927c <xTimerCreateTimerTask+0x80>)
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d021      	beq.n	8009256 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009212:	2300      	movs	r3, #0
 8009214:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009216:	2300      	movs	r3, #0
 8009218:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800921a:	1d3a      	adds	r2, r7, #4
 800921c:	f107 0108 	add.w	r1, r7, #8
 8009220:	f107 030c 	add.w	r3, r7, #12
 8009224:	4618      	mov	r0, r3
 8009226:	f7fe fb61 	bl	80078ec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800922a:	6879      	ldr	r1, [r7, #4]
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	68fa      	ldr	r2, [r7, #12]
 8009230:	9202      	str	r2, [sp, #8]
 8009232:	9301      	str	r3, [sp, #4]
 8009234:	2302      	movs	r3, #2
 8009236:	9300      	str	r3, [sp, #0]
 8009238:	2300      	movs	r3, #0
 800923a:	460a      	mov	r2, r1
 800923c:	4910      	ldr	r1, [pc, #64]	; (8009280 <xTimerCreateTimerTask+0x84>)
 800923e:	4811      	ldr	r0, [pc, #68]	; (8009284 <xTimerCreateTimerTask+0x88>)
 8009240:	f7ff f8f6 	bl	8008430 <xTaskCreateStatic>
 8009244:	4602      	mov	r2, r0
 8009246:	4b10      	ldr	r3, [pc, #64]	; (8009288 <xTimerCreateTimerTask+0x8c>)
 8009248:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800924a:	4b0f      	ldr	r3, [pc, #60]	; (8009288 <xTimerCreateTimerTask+0x8c>)
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d001      	beq.n	8009256 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009252:	2301      	movs	r3, #1
 8009254:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009256:	697b      	ldr	r3, [r7, #20]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d109      	bne.n	8009270 <xTimerCreateTimerTask+0x74>
 800925c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009260:	f383 8811 	msr	BASEPRI, r3
 8009264:	f3bf 8f6f 	isb	sy
 8009268:	f3bf 8f4f 	dsb	sy
 800926c:	613b      	str	r3, [r7, #16]
 800926e:	e7fe      	b.n	800926e <xTimerCreateTimerTask+0x72>
	return xReturn;
 8009270:	697b      	ldr	r3, [r7, #20]
}
 8009272:	4618      	mov	r0, r3
 8009274:	3718      	adds	r7, #24
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}
 800927a:	bf00      	nop
 800927c:	20000df4 	.word	0x20000df4
 8009280:	0800dcd0 	.word	0x0800dcd0
 8009284:	080093bd 	.word	0x080093bd
 8009288:	20000df8 	.word	0x20000df8

0800928c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b08a      	sub	sp, #40	; 0x28
 8009290:	af00      	add	r7, sp, #0
 8009292:	60f8      	str	r0, [r7, #12]
 8009294:	60b9      	str	r1, [r7, #8]
 8009296:	607a      	str	r2, [r7, #4]
 8009298:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800929a:	2300      	movs	r3, #0
 800929c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d109      	bne.n	80092b8 <xTimerGenericCommand+0x2c>
 80092a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092a8:	f383 8811 	msr	BASEPRI, r3
 80092ac:	f3bf 8f6f 	isb	sy
 80092b0:	f3bf 8f4f 	dsb	sy
 80092b4:	623b      	str	r3, [r7, #32]
 80092b6:	e7fe      	b.n	80092b6 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80092b8:	4b19      	ldr	r3, [pc, #100]	; (8009320 <xTimerGenericCommand+0x94>)
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d02a      	beq.n	8009316 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	2b05      	cmp	r3, #5
 80092d0:	dc18      	bgt.n	8009304 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80092d2:	f7ff feb5 	bl	8009040 <xTaskGetSchedulerState>
 80092d6:	4603      	mov	r3, r0
 80092d8:	2b02      	cmp	r3, #2
 80092da:	d109      	bne.n	80092f0 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80092dc:	4b10      	ldr	r3, [pc, #64]	; (8009320 <xTimerGenericCommand+0x94>)
 80092de:	6818      	ldr	r0, [r3, #0]
 80092e0:	f107 0110 	add.w	r1, r7, #16
 80092e4:	2300      	movs	r3, #0
 80092e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80092e8:	f7fe fccc 	bl	8007c84 <xQueueGenericSend>
 80092ec:	6278      	str	r0, [r7, #36]	; 0x24
 80092ee:	e012      	b.n	8009316 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80092f0:	4b0b      	ldr	r3, [pc, #44]	; (8009320 <xTimerGenericCommand+0x94>)
 80092f2:	6818      	ldr	r0, [r3, #0]
 80092f4:	f107 0110 	add.w	r1, r7, #16
 80092f8:	2300      	movs	r3, #0
 80092fa:	2200      	movs	r2, #0
 80092fc:	f7fe fcc2 	bl	8007c84 <xQueueGenericSend>
 8009300:	6278      	str	r0, [r7, #36]	; 0x24
 8009302:	e008      	b.n	8009316 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009304:	4b06      	ldr	r3, [pc, #24]	; (8009320 <xTimerGenericCommand+0x94>)
 8009306:	6818      	ldr	r0, [r3, #0]
 8009308:	f107 0110 	add.w	r1, r7, #16
 800930c:	2300      	movs	r3, #0
 800930e:	683a      	ldr	r2, [r7, #0]
 8009310:	f7fe fdb2 	bl	8007e78 <xQueueGenericSendFromISR>
 8009314:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009318:	4618      	mov	r0, r3
 800931a:	3728      	adds	r7, #40	; 0x28
 800931c:	46bd      	mov	sp, r7
 800931e:	bd80      	pop	{r7, pc}
 8009320:	20000df4 	.word	0x20000df4

08009324 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b088      	sub	sp, #32
 8009328:	af02      	add	r7, sp, #8
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800932e:	4b22      	ldr	r3, [pc, #136]	; (80093b8 <prvProcessExpiredTimer+0x94>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	68db      	ldr	r3, [r3, #12]
 8009334:	68db      	ldr	r3, [r3, #12]
 8009336:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009338:	697b      	ldr	r3, [r7, #20]
 800933a:	3304      	adds	r3, #4
 800933c:	4618      	mov	r0, r3
 800933e:	f7fe fb79 	bl	8007a34 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009342:	697b      	ldr	r3, [r7, #20]
 8009344:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009348:	f003 0304 	and.w	r3, r3, #4
 800934c:	2b00      	cmp	r3, #0
 800934e:	d021      	beq.n	8009394 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009350:	697b      	ldr	r3, [r7, #20]
 8009352:	699a      	ldr	r2, [r3, #24]
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	18d1      	adds	r1, r2, r3
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	683a      	ldr	r2, [r7, #0]
 800935c:	6978      	ldr	r0, [r7, #20]
 800935e:	f000 f8d1 	bl	8009504 <prvInsertTimerInActiveList>
 8009362:	4603      	mov	r3, r0
 8009364:	2b00      	cmp	r3, #0
 8009366:	d01e      	beq.n	80093a6 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009368:	2300      	movs	r3, #0
 800936a:	9300      	str	r3, [sp, #0]
 800936c:	2300      	movs	r3, #0
 800936e:	687a      	ldr	r2, [r7, #4]
 8009370:	2100      	movs	r1, #0
 8009372:	6978      	ldr	r0, [r7, #20]
 8009374:	f7ff ff8a 	bl	800928c <xTimerGenericCommand>
 8009378:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800937a:	693b      	ldr	r3, [r7, #16]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d112      	bne.n	80093a6 <prvProcessExpiredTimer+0x82>
 8009380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009384:	f383 8811 	msr	BASEPRI, r3
 8009388:	f3bf 8f6f 	isb	sy
 800938c:	f3bf 8f4f 	dsb	sy
 8009390:	60fb      	str	r3, [r7, #12]
 8009392:	e7fe      	b.n	8009392 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800939a:	f023 0301 	bic.w	r3, r3, #1
 800939e:	b2da      	uxtb	r2, r3
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	6a1b      	ldr	r3, [r3, #32]
 80093aa:	6978      	ldr	r0, [r7, #20]
 80093ac:	4798      	blx	r3
}
 80093ae:	bf00      	nop
 80093b0:	3718      	adds	r7, #24
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bd80      	pop	{r7, pc}
 80093b6:	bf00      	nop
 80093b8:	20000dec 	.word	0x20000dec

080093bc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b084      	sub	sp, #16
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80093c4:	f107 0308 	add.w	r3, r7, #8
 80093c8:	4618      	mov	r0, r3
 80093ca:	f000 f857 	bl	800947c <prvGetNextExpireTime>
 80093ce:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	4619      	mov	r1, r3
 80093d4:	68f8      	ldr	r0, [r7, #12]
 80093d6:	f000 f803 	bl	80093e0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80093da:	f000 f8d5 	bl	8009588 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80093de:	e7f1      	b.n	80093c4 <prvTimerTask+0x8>

080093e0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b084      	sub	sp, #16
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
 80093e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80093ea:	f7ff fa57 	bl	800889c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80093ee:	f107 0308 	add.w	r3, r7, #8
 80093f2:	4618      	mov	r0, r3
 80093f4:	f000 f866 	bl	80094c4 <prvSampleTimeNow>
 80093f8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80093fa:	68bb      	ldr	r3, [r7, #8]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d130      	bne.n	8009462 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d10a      	bne.n	800941c <prvProcessTimerOrBlockTask+0x3c>
 8009406:	687a      	ldr	r2, [r7, #4]
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	429a      	cmp	r2, r3
 800940c:	d806      	bhi.n	800941c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800940e:	f7ff fa53 	bl	80088b8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009412:	68f9      	ldr	r1, [r7, #12]
 8009414:	6878      	ldr	r0, [r7, #4]
 8009416:	f7ff ff85 	bl	8009324 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800941a:	e024      	b.n	8009466 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d008      	beq.n	8009434 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009422:	4b13      	ldr	r3, [pc, #76]	; (8009470 <prvProcessTimerOrBlockTask+0x90>)
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d101      	bne.n	8009430 <prvProcessTimerOrBlockTask+0x50>
 800942c:	2301      	movs	r3, #1
 800942e:	e000      	b.n	8009432 <prvProcessTimerOrBlockTask+0x52>
 8009430:	2300      	movs	r3, #0
 8009432:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009434:	4b0f      	ldr	r3, [pc, #60]	; (8009474 <prvProcessTimerOrBlockTask+0x94>)
 8009436:	6818      	ldr	r0, [r3, #0]
 8009438:	687a      	ldr	r2, [r7, #4]
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	1ad3      	subs	r3, r2, r3
 800943e:	683a      	ldr	r2, [r7, #0]
 8009440:	4619      	mov	r1, r3
 8009442:	f7fe ffc1 	bl	80083c8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009446:	f7ff fa37 	bl	80088b8 <xTaskResumeAll>
 800944a:	4603      	mov	r3, r0
 800944c:	2b00      	cmp	r3, #0
 800944e:	d10a      	bne.n	8009466 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009450:	4b09      	ldr	r3, [pc, #36]	; (8009478 <prvProcessTimerOrBlockTask+0x98>)
 8009452:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009456:	601a      	str	r2, [r3, #0]
 8009458:	f3bf 8f4f 	dsb	sy
 800945c:	f3bf 8f6f 	isb	sy
}
 8009460:	e001      	b.n	8009466 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009462:	f7ff fa29 	bl	80088b8 <xTaskResumeAll>
}
 8009466:	bf00      	nop
 8009468:	3710      	adds	r7, #16
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}
 800946e:	bf00      	nop
 8009470:	20000df0 	.word	0x20000df0
 8009474:	20000df4 	.word	0x20000df4
 8009478:	e000ed04 	.word	0xe000ed04

0800947c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800947c:	b480      	push	{r7}
 800947e:	b085      	sub	sp, #20
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009484:	4b0e      	ldr	r3, [pc, #56]	; (80094c0 <prvGetNextExpireTime+0x44>)
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d101      	bne.n	8009492 <prvGetNextExpireTime+0x16>
 800948e:	2201      	movs	r2, #1
 8009490:	e000      	b.n	8009494 <prvGetNextExpireTime+0x18>
 8009492:	2200      	movs	r2, #0
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d105      	bne.n	80094ac <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80094a0:	4b07      	ldr	r3, [pc, #28]	; (80094c0 <prvGetNextExpireTime+0x44>)
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	68db      	ldr	r3, [r3, #12]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	60fb      	str	r3, [r7, #12]
 80094aa:	e001      	b.n	80094b0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80094ac:	2300      	movs	r3, #0
 80094ae:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80094b0:	68fb      	ldr	r3, [r7, #12]
}
 80094b2:	4618      	mov	r0, r3
 80094b4:	3714      	adds	r7, #20
 80094b6:	46bd      	mov	sp, r7
 80094b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094bc:	4770      	bx	lr
 80094be:	bf00      	nop
 80094c0:	20000dec 	.word	0x20000dec

080094c4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b084      	sub	sp, #16
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80094cc:	f7ff fa90 	bl	80089f0 <xTaskGetTickCount>
 80094d0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80094d2:	4b0b      	ldr	r3, [pc, #44]	; (8009500 <prvSampleTimeNow+0x3c>)
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	68fa      	ldr	r2, [r7, #12]
 80094d8:	429a      	cmp	r2, r3
 80094da:	d205      	bcs.n	80094e8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80094dc:	f000 f930 	bl	8009740 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2201      	movs	r2, #1
 80094e4:	601a      	str	r2, [r3, #0]
 80094e6:	e002      	b.n	80094ee <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2200      	movs	r2, #0
 80094ec:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80094ee:	4a04      	ldr	r2, [pc, #16]	; (8009500 <prvSampleTimeNow+0x3c>)
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80094f4:	68fb      	ldr	r3, [r7, #12]
}
 80094f6:	4618      	mov	r0, r3
 80094f8:	3710      	adds	r7, #16
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bd80      	pop	{r7, pc}
 80094fe:	bf00      	nop
 8009500:	20000dfc 	.word	0x20000dfc

08009504 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b086      	sub	sp, #24
 8009508:	af00      	add	r7, sp, #0
 800950a:	60f8      	str	r0, [r7, #12]
 800950c:	60b9      	str	r1, [r7, #8]
 800950e:	607a      	str	r2, [r7, #4]
 8009510:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009512:	2300      	movs	r3, #0
 8009514:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	68ba      	ldr	r2, [r7, #8]
 800951a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	68fa      	ldr	r2, [r7, #12]
 8009520:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009522:	68ba      	ldr	r2, [r7, #8]
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	429a      	cmp	r2, r3
 8009528:	d812      	bhi.n	8009550 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800952a:	687a      	ldr	r2, [r7, #4]
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	1ad2      	subs	r2, r2, r3
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	699b      	ldr	r3, [r3, #24]
 8009534:	429a      	cmp	r2, r3
 8009536:	d302      	bcc.n	800953e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009538:	2301      	movs	r3, #1
 800953a:	617b      	str	r3, [r7, #20]
 800953c:	e01b      	b.n	8009576 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800953e:	4b10      	ldr	r3, [pc, #64]	; (8009580 <prvInsertTimerInActiveList+0x7c>)
 8009540:	681a      	ldr	r2, [r3, #0]
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	3304      	adds	r3, #4
 8009546:	4619      	mov	r1, r3
 8009548:	4610      	mov	r0, r2
 800954a:	f7fe fa3a 	bl	80079c2 <vListInsert>
 800954e:	e012      	b.n	8009576 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009550:	687a      	ldr	r2, [r7, #4]
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	429a      	cmp	r2, r3
 8009556:	d206      	bcs.n	8009566 <prvInsertTimerInActiveList+0x62>
 8009558:	68ba      	ldr	r2, [r7, #8]
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	429a      	cmp	r2, r3
 800955e:	d302      	bcc.n	8009566 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009560:	2301      	movs	r3, #1
 8009562:	617b      	str	r3, [r7, #20]
 8009564:	e007      	b.n	8009576 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009566:	4b07      	ldr	r3, [pc, #28]	; (8009584 <prvInsertTimerInActiveList+0x80>)
 8009568:	681a      	ldr	r2, [r3, #0]
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	3304      	adds	r3, #4
 800956e:	4619      	mov	r1, r3
 8009570:	4610      	mov	r0, r2
 8009572:	f7fe fa26 	bl	80079c2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009576:	697b      	ldr	r3, [r7, #20]
}
 8009578:	4618      	mov	r0, r3
 800957a:	3718      	adds	r7, #24
 800957c:	46bd      	mov	sp, r7
 800957e:	bd80      	pop	{r7, pc}
 8009580:	20000df0 	.word	0x20000df0
 8009584:	20000dec 	.word	0x20000dec

08009588 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b08e      	sub	sp, #56	; 0x38
 800958c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800958e:	e0c6      	b.n	800971e <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2b00      	cmp	r3, #0
 8009594:	da17      	bge.n	80095c6 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009596:	1d3b      	adds	r3, r7, #4
 8009598:	3304      	adds	r3, #4
 800959a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800959c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d109      	bne.n	80095b6 <prvProcessReceivedCommands+0x2e>
 80095a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095a6:	f383 8811 	msr	BASEPRI, r3
 80095aa:	f3bf 8f6f 	isb	sy
 80095ae:	f3bf 8f4f 	dsb	sy
 80095b2:	61fb      	str	r3, [r7, #28]
 80095b4:	e7fe      	b.n	80095b4 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80095b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80095bc:	6850      	ldr	r0, [r2, #4]
 80095be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80095c0:	6892      	ldr	r2, [r2, #8]
 80095c2:	4611      	mov	r1, r2
 80095c4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	f2c0 80a7 	blt.w	800971c <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80095d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095d4:	695b      	ldr	r3, [r3, #20]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d004      	beq.n	80095e4 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80095da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095dc:	3304      	adds	r3, #4
 80095de:	4618      	mov	r0, r3
 80095e0:	f7fe fa28 	bl	8007a34 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80095e4:	463b      	mov	r3, r7
 80095e6:	4618      	mov	r0, r3
 80095e8:	f7ff ff6c 	bl	80094c4 <prvSampleTimeNow>
 80095ec:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2b09      	cmp	r3, #9
 80095f2:	f200 8094 	bhi.w	800971e <prvProcessReceivedCommands+0x196>
 80095f6:	a201      	add	r2, pc, #4	; (adr r2, 80095fc <prvProcessReceivedCommands+0x74>)
 80095f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095fc:	08009625 	.word	0x08009625
 8009600:	08009625 	.word	0x08009625
 8009604:	08009625 	.word	0x08009625
 8009608:	08009697 	.word	0x08009697
 800960c:	080096ab 	.word	0x080096ab
 8009610:	080096f3 	.word	0x080096f3
 8009614:	08009625 	.word	0x08009625
 8009618:	08009625 	.word	0x08009625
 800961c:	08009697 	.word	0x08009697
 8009620:	080096ab 	.word	0x080096ab
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009626:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800962a:	f043 0301 	orr.w	r3, r3, #1
 800962e:	b2da      	uxtb	r2, r3
 8009630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009632:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009636:	68ba      	ldr	r2, [r7, #8]
 8009638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800963a:	699b      	ldr	r3, [r3, #24]
 800963c:	18d1      	adds	r1, r2, r3
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009642:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009644:	f7ff ff5e 	bl	8009504 <prvInsertTimerInActiveList>
 8009648:	4603      	mov	r3, r0
 800964a:	2b00      	cmp	r3, #0
 800964c:	d067      	beq.n	800971e <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800964e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009650:	6a1b      	ldr	r3, [r3, #32]
 8009652:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009654:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009658:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800965c:	f003 0304 	and.w	r3, r3, #4
 8009660:	2b00      	cmp	r3, #0
 8009662:	d05c      	beq.n	800971e <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009664:	68ba      	ldr	r2, [r7, #8]
 8009666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009668:	699b      	ldr	r3, [r3, #24]
 800966a:	441a      	add	r2, r3
 800966c:	2300      	movs	r3, #0
 800966e:	9300      	str	r3, [sp, #0]
 8009670:	2300      	movs	r3, #0
 8009672:	2100      	movs	r1, #0
 8009674:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009676:	f7ff fe09 	bl	800928c <xTimerGenericCommand>
 800967a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800967c:	6a3b      	ldr	r3, [r7, #32]
 800967e:	2b00      	cmp	r3, #0
 8009680:	d14d      	bne.n	800971e <prvProcessReceivedCommands+0x196>
 8009682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009686:	f383 8811 	msr	BASEPRI, r3
 800968a:	f3bf 8f6f 	isb	sy
 800968e:	f3bf 8f4f 	dsb	sy
 8009692:	61bb      	str	r3, [r7, #24]
 8009694:	e7fe      	b.n	8009694 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009698:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800969c:	f023 0301 	bic.w	r3, r3, #1
 80096a0:	b2da      	uxtb	r2, r3
 80096a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096a4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80096a8:	e039      	b.n	800971e <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80096aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80096b0:	f043 0301 	orr.w	r3, r3, #1
 80096b4:	b2da      	uxtb	r2, r3
 80096b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096b8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80096bc:	68ba      	ldr	r2, [r7, #8]
 80096be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096c0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80096c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096c4:	699b      	ldr	r3, [r3, #24]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d109      	bne.n	80096de <prvProcessReceivedCommands+0x156>
 80096ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096ce:	f383 8811 	msr	BASEPRI, r3
 80096d2:	f3bf 8f6f 	isb	sy
 80096d6:	f3bf 8f4f 	dsb	sy
 80096da:	617b      	str	r3, [r7, #20]
 80096dc:	e7fe      	b.n	80096dc <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80096de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096e0:	699a      	ldr	r2, [r3, #24]
 80096e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096e4:	18d1      	adds	r1, r2, r3
 80096e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80096ec:	f7ff ff0a 	bl	8009504 <prvInsertTimerInActiveList>
					break;
 80096f0:	e015      	b.n	800971e <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80096f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80096f8:	f003 0302 	and.w	r3, r3, #2
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d103      	bne.n	8009708 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 8009700:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009702:	f000 fbc7 	bl	8009e94 <vPortFree>
 8009706:	e00a      	b.n	800971e <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800970a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800970e:	f023 0301 	bic.w	r3, r3, #1
 8009712:	b2da      	uxtb	r2, r3
 8009714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009716:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800971a:	e000      	b.n	800971e <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800971c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800971e:	4b07      	ldr	r3, [pc, #28]	; (800973c <prvProcessReceivedCommands+0x1b4>)
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	1d39      	adds	r1, r7, #4
 8009724:	2200      	movs	r2, #0
 8009726:	4618      	mov	r0, r3
 8009728:	f7fe fc3a 	bl	8007fa0 <xQueueReceive>
 800972c:	4603      	mov	r3, r0
 800972e:	2b00      	cmp	r3, #0
 8009730:	f47f af2e 	bne.w	8009590 <prvProcessReceivedCommands+0x8>
	}
}
 8009734:	bf00      	nop
 8009736:	3730      	adds	r7, #48	; 0x30
 8009738:	46bd      	mov	sp, r7
 800973a:	bd80      	pop	{r7, pc}
 800973c:	20000df4 	.word	0x20000df4

08009740 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b088      	sub	sp, #32
 8009744:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009746:	e047      	b.n	80097d8 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009748:	4b2d      	ldr	r3, [pc, #180]	; (8009800 <prvSwitchTimerLists+0xc0>)
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	68db      	ldr	r3, [r3, #12]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009752:	4b2b      	ldr	r3, [pc, #172]	; (8009800 <prvSwitchTimerLists+0xc0>)
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	68db      	ldr	r3, [r3, #12]
 8009758:	68db      	ldr	r3, [r3, #12]
 800975a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	3304      	adds	r3, #4
 8009760:	4618      	mov	r0, r3
 8009762:	f7fe f967 	bl	8007a34 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	6a1b      	ldr	r3, [r3, #32]
 800976a:	68f8      	ldr	r0, [r7, #12]
 800976c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009774:	f003 0304 	and.w	r3, r3, #4
 8009778:	2b00      	cmp	r3, #0
 800977a:	d02d      	beq.n	80097d8 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	699b      	ldr	r3, [r3, #24]
 8009780:	693a      	ldr	r2, [r7, #16]
 8009782:	4413      	add	r3, r2
 8009784:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009786:	68ba      	ldr	r2, [r7, #8]
 8009788:	693b      	ldr	r3, [r7, #16]
 800978a:	429a      	cmp	r2, r3
 800978c:	d90e      	bls.n	80097ac <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	68ba      	ldr	r2, [r7, #8]
 8009792:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	68fa      	ldr	r2, [r7, #12]
 8009798:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800979a:	4b19      	ldr	r3, [pc, #100]	; (8009800 <prvSwitchTimerLists+0xc0>)
 800979c:	681a      	ldr	r2, [r3, #0]
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	3304      	adds	r3, #4
 80097a2:	4619      	mov	r1, r3
 80097a4:	4610      	mov	r0, r2
 80097a6:	f7fe f90c 	bl	80079c2 <vListInsert>
 80097aa:	e015      	b.n	80097d8 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80097ac:	2300      	movs	r3, #0
 80097ae:	9300      	str	r3, [sp, #0]
 80097b0:	2300      	movs	r3, #0
 80097b2:	693a      	ldr	r2, [r7, #16]
 80097b4:	2100      	movs	r1, #0
 80097b6:	68f8      	ldr	r0, [r7, #12]
 80097b8:	f7ff fd68 	bl	800928c <xTimerGenericCommand>
 80097bc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d109      	bne.n	80097d8 <prvSwitchTimerLists+0x98>
 80097c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097c8:	f383 8811 	msr	BASEPRI, r3
 80097cc:	f3bf 8f6f 	isb	sy
 80097d0:	f3bf 8f4f 	dsb	sy
 80097d4:	603b      	str	r3, [r7, #0]
 80097d6:	e7fe      	b.n	80097d6 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80097d8:	4b09      	ldr	r3, [pc, #36]	; (8009800 <prvSwitchTimerLists+0xc0>)
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d1b2      	bne.n	8009748 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80097e2:	4b07      	ldr	r3, [pc, #28]	; (8009800 <prvSwitchTimerLists+0xc0>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80097e8:	4b06      	ldr	r3, [pc, #24]	; (8009804 <prvSwitchTimerLists+0xc4>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	4a04      	ldr	r2, [pc, #16]	; (8009800 <prvSwitchTimerLists+0xc0>)
 80097ee:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80097f0:	4a04      	ldr	r2, [pc, #16]	; (8009804 <prvSwitchTimerLists+0xc4>)
 80097f2:	697b      	ldr	r3, [r7, #20]
 80097f4:	6013      	str	r3, [r2, #0]
}
 80097f6:	bf00      	nop
 80097f8:	3718      	adds	r7, #24
 80097fa:	46bd      	mov	sp, r7
 80097fc:	bd80      	pop	{r7, pc}
 80097fe:	bf00      	nop
 8009800:	20000dec 	.word	0x20000dec
 8009804:	20000df0 	.word	0x20000df0

08009808 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009808:	b580      	push	{r7, lr}
 800980a:	b082      	sub	sp, #8
 800980c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800980e:	f000 f965 	bl	8009adc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009812:	4b15      	ldr	r3, [pc, #84]	; (8009868 <prvCheckForValidListAndQueue+0x60>)
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d120      	bne.n	800985c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800981a:	4814      	ldr	r0, [pc, #80]	; (800986c <prvCheckForValidListAndQueue+0x64>)
 800981c:	f7fe f880 	bl	8007920 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009820:	4813      	ldr	r0, [pc, #76]	; (8009870 <prvCheckForValidListAndQueue+0x68>)
 8009822:	f7fe f87d 	bl	8007920 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009826:	4b13      	ldr	r3, [pc, #76]	; (8009874 <prvCheckForValidListAndQueue+0x6c>)
 8009828:	4a10      	ldr	r2, [pc, #64]	; (800986c <prvCheckForValidListAndQueue+0x64>)
 800982a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800982c:	4b12      	ldr	r3, [pc, #72]	; (8009878 <prvCheckForValidListAndQueue+0x70>)
 800982e:	4a10      	ldr	r2, [pc, #64]	; (8009870 <prvCheckForValidListAndQueue+0x68>)
 8009830:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009832:	2300      	movs	r3, #0
 8009834:	9300      	str	r3, [sp, #0]
 8009836:	4b11      	ldr	r3, [pc, #68]	; (800987c <prvCheckForValidListAndQueue+0x74>)
 8009838:	4a11      	ldr	r2, [pc, #68]	; (8009880 <prvCheckForValidListAndQueue+0x78>)
 800983a:	2110      	movs	r1, #16
 800983c:	200a      	movs	r0, #10
 800983e:	f7fe f98b 	bl	8007b58 <xQueueGenericCreateStatic>
 8009842:	4602      	mov	r2, r0
 8009844:	4b08      	ldr	r3, [pc, #32]	; (8009868 <prvCheckForValidListAndQueue+0x60>)
 8009846:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009848:	4b07      	ldr	r3, [pc, #28]	; (8009868 <prvCheckForValidListAndQueue+0x60>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d005      	beq.n	800985c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009850:	4b05      	ldr	r3, [pc, #20]	; (8009868 <prvCheckForValidListAndQueue+0x60>)
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	490b      	ldr	r1, [pc, #44]	; (8009884 <prvCheckForValidListAndQueue+0x7c>)
 8009856:	4618      	mov	r0, r3
 8009858:	f7fe fd8e 	bl	8008378 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800985c:	f000 f96c 	bl	8009b38 <vPortExitCritical>
}
 8009860:	bf00      	nop
 8009862:	46bd      	mov	sp, r7
 8009864:	bd80      	pop	{r7, pc}
 8009866:	bf00      	nop
 8009868:	20000df4 	.word	0x20000df4
 800986c:	20000dc4 	.word	0x20000dc4
 8009870:	20000dd8 	.word	0x20000dd8
 8009874:	20000dec 	.word	0x20000dec
 8009878:	20000df0 	.word	0x20000df0
 800987c:	20000ea0 	.word	0x20000ea0
 8009880:	20000e00 	.word	0x20000e00
 8009884:	0800dcd8 	.word	0x0800dcd8

08009888 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009888:	b480      	push	{r7}
 800988a:	b085      	sub	sp, #20
 800988c:	af00      	add	r7, sp, #0
 800988e:	60f8      	str	r0, [r7, #12]
 8009890:	60b9      	str	r1, [r7, #8]
 8009892:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	3b04      	subs	r3, #4
 8009898:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80098a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	3b04      	subs	r3, #4
 80098a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	f023 0201 	bic.w	r2, r3, #1
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	3b04      	subs	r3, #4
 80098b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80098b8:	4a0c      	ldr	r2, [pc, #48]	; (80098ec <pxPortInitialiseStack+0x64>)
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	3b14      	subs	r3, #20
 80098c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80098c4:	687a      	ldr	r2, [r7, #4]
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	3b04      	subs	r3, #4
 80098ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	f06f 0202 	mvn.w	r2, #2
 80098d6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	3b20      	subs	r3, #32
 80098dc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80098de:	68fb      	ldr	r3, [r7, #12]
}
 80098e0:	4618      	mov	r0, r3
 80098e2:	3714      	adds	r7, #20
 80098e4:	46bd      	mov	sp, r7
 80098e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ea:	4770      	bx	lr
 80098ec:	080098f1 	.word	0x080098f1

080098f0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80098f0:	b480      	push	{r7}
 80098f2:	b085      	sub	sp, #20
 80098f4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80098f6:	2300      	movs	r3, #0
 80098f8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80098fa:	4b11      	ldr	r3, [pc, #68]	; (8009940 <prvTaskExitError+0x50>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009902:	d009      	beq.n	8009918 <prvTaskExitError+0x28>
 8009904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009908:	f383 8811 	msr	BASEPRI, r3
 800990c:	f3bf 8f6f 	isb	sy
 8009910:	f3bf 8f4f 	dsb	sy
 8009914:	60fb      	str	r3, [r7, #12]
 8009916:	e7fe      	b.n	8009916 <prvTaskExitError+0x26>
 8009918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800991c:	f383 8811 	msr	BASEPRI, r3
 8009920:	f3bf 8f6f 	isb	sy
 8009924:	f3bf 8f4f 	dsb	sy
 8009928:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800992a:	bf00      	nop
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d0fc      	beq.n	800992c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009932:	bf00      	nop
 8009934:	3714      	adds	r7, #20
 8009936:	46bd      	mov	sp, r7
 8009938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993c:	4770      	bx	lr
 800993e:	bf00      	nop
 8009940:	2000000c 	.word	0x2000000c
	...

08009950 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009950:	4b07      	ldr	r3, [pc, #28]	; (8009970 <pxCurrentTCBConst2>)
 8009952:	6819      	ldr	r1, [r3, #0]
 8009954:	6808      	ldr	r0, [r1, #0]
 8009956:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800995a:	f380 8809 	msr	PSP, r0
 800995e:	f3bf 8f6f 	isb	sy
 8009962:	f04f 0000 	mov.w	r0, #0
 8009966:	f380 8811 	msr	BASEPRI, r0
 800996a:	4770      	bx	lr
 800996c:	f3af 8000 	nop.w

08009970 <pxCurrentTCBConst2>:
 8009970:	200008c4 	.word	0x200008c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009974:	bf00      	nop
 8009976:	bf00      	nop

08009978 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009978:	4808      	ldr	r0, [pc, #32]	; (800999c <prvPortStartFirstTask+0x24>)
 800997a:	6800      	ldr	r0, [r0, #0]
 800997c:	6800      	ldr	r0, [r0, #0]
 800997e:	f380 8808 	msr	MSP, r0
 8009982:	f04f 0000 	mov.w	r0, #0
 8009986:	f380 8814 	msr	CONTROL, r0
 800998a:	b662      	cpsie	i
 800998c:	b661      	cpsie	f
 800998e:	f3bf 8f4f 	dsb	sy
 8009992:	f3bf 8f6f 	isb	sy
 8009996:	df00      	svc	0
 8009998:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800999a:	bf00      	nop
 800999c:	e000ed08 	.word	0xe000ed08

080099a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b086      	sub	sp, #24
 80099a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80099a6:	4b44      	ldr	r3, [pc, #272]	; (8009ab8 <xPortStartScheduler+0x118>)
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	4a44      	ldr	r2, [pc, #272]	; (8009abc <xPortStartScheduler+0x11c>)
 80099ac:	4293      	cmp	r3, r2
 80099ae:	d109      	bne.n	80099c4 <xPortStartScheduler+0x24>
 80099b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099b4:	f383 8811 	msr	BASEPRI, r3
 80099b8:	f3bf 8f6f 	isb	sy
 80099bc:	f3bf 8f4f 	dsb	sy
 80099c0:	613b      	str	r3, [r7, #16]
 80099c2:	e7fe      	b.n	80099c2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80099c4:	4b3c      	ldr	r3, [pc, #240]	; (8009ab8 <xPortStartScheduler+0x118>)
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	4a3d      	ldr	r2, [pc, #244]	; (8009ac0 <xPortStartScheduler+0x120>)
 80099ca:	4293      	cmp	r3, r2
 80099cc:	d109      	bne.n	80099e2 <xPortStartScheduler+0x42>
 80099ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099d2:	f383 8811 	msr	BASEPRI, r3
 80099d6:	f3bf 8f6f 	isb	sy
 80099da:	f3bf 8f4f 	dsb	sy
 80099de:	60fb      	str	r3, [r7, #12]
 80099e0:	e7fe      	b.n	80099e0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80099e2:	4b38      	ldr	r3, [pc, #224]	; (8009ac4 <xPortStartScheduler+0x124>)
 80099e4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80099e6:	697b      	ldr	r3, [r7, #20]
 80099e8:	781b      	ldrb	r3, [r3, #0]
 80099ea:	b2db      	uxtb	r3, r3
 80099ec:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	22ff      	movs	r2, #255	; 0xff
 80099f2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80099f4:	697b      	ldr	r3, [r7, #20]
 80099f6:	781b      	ldrb	r3, [r3, #0]
 80099f8:	b2db      	uxtb	r3, r3
 80099fa:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80099fc:	78fb      	ldrb	r3, [r7, #3]
 80099fe:	b2db      	uxtb	r3, r3
 8009a00:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009a04:	b2da      	uxtb	r2, r3
 8009a06:	4b30      	ldr	r3, [pc, #192]	; (8009ac8 <xPortStartScheduler+0x128>)
 8009a08:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009a0a:	4b30      	ldr	r3, [pc, #192]	; (8009acc <xPortStartScheduler+0x12c>)
 8009a0c:	2207      	movs	r2, #7
 8009a0e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009a10:	e009      	b.n	8009a26 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8009a12:	4b2e      	ldr	r3, [pc, #184]	; (8009acc <xPortStartScheduler+0x12c>)
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	3b01      	subs	r3, #1
 8009a18:	4a2c      	ldr	r2, [pc, #176]	; (8009acc <xPortStartScheduler+0x12c>)
 8009a1a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009a1c:	78fb      	ldrb	r3, [r7, #3]
 8009a1e:	b2db      	uxtb	r3, r3
 8009a20:	005b      	lsls	r3, r3, #1
 8009a22:	b2db      	uxtb	r3, r3
 8009a24:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009a26:	78fb      	ldrb	r3, [r7, #3]
 8009a28:	b2db      	uxtb	r3, r3
 8009a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a2e:	2b80      	cmp	r3, #128	; 0x80
 8009a30:	d0ef      	beq.n	8009a12 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009a32:	4b26      	ldr	r3, [pc, #152]	; (8009acc <xPortStartScheduler+0x12c>)
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f1c3 0307 	rsb	r3, r3, #7
 8009a3a:	2b04      	cmp	r3, #4
 8009a3c:	d009      	beq.n	8009a52 <xPortStartScheduler+0xb2>
 8009a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a42:	f383 8811 	msr	BASEPRI, r3
 8009a46:	f3bf 8f6f 	isb	sy
 8009a4a:	f3bf 8f4f 	dsb	sy
 8009a4e:	60bb      	str	r3, [r7, #8]
 8009a50:	e7fe      	b.n	8009a50 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009a52:	4b1e      	ldr	r3, [pc, #120]	; (8009acc <xPortStartScheduler+0x12c>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	021b      	lsls	r3, r3, #8
 8009a58:	4a1c      	ldr	r2, [pc, #112]	; (8009acc <xPortStartScheduler+0x12c>)
 8009a5a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009a5c:	4b1b      	ldr	r3, [pc, #108]	; (8009acc <xPortStartScheduler+0x12c>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009a64:	4a19      	ldr	r2, [pc, #100]	; (8009acc <xPortStartScheduler+0x12c>)
 8009a66:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	b2da      	uxtb	r2, r3
 8009a6c:	697b      	ldr	r3, [r7, #20]
 8009a6e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009a70:	4b17      	ldr	r3, [pc, #92]	; (8009ad0 <xPortStartScheduler+0x130>)
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	4a16      	ldr	r2, [pc, #88]	; (8009ad0 <xPortStartScheduler+0x130>)
 8009a76:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009a7a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009a7c:	4b14      	ldr	r3, [pc, #80]	; (8009ad0 <xPortStartScheduler+0x130>)
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	4a13      	ldr	r2, [pc, #76]	; (8009ad0 <xPortStartScheduler+0x130>)
 8009a82:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009a86:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009a88:	f000 f8d6 	bl	8009c38 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009a8c:	4b11      	ldr	r3, [pc, #68]	; (8009ad4 <xPortStartScheduler+0x134>)
 8009a8e:	2200      	movs	r2, #0
 8009a90:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009a92:	f000 f8f5 	bl	8009c80 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009a96:	4b10      	ldr	r3, [pc, #64]	; (8009ad8 <xPortStartScheduler+0x138>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	4a0f      	ldr	r2, [pc, #60]	; (8009ad8 <xPortStartScheduler+0x138>)
 8009a9c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009aa0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009aa2:	f7ff ff69 	bl	8009978 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009aa6:	f7ff f86b 	bl	8008b80 <vTaskSwitchContext>
	prvTaskExitError();
 8009aaa:	f7ff ff21 	bl	80098f0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009aae:	2300      	movs	r3, #0
}
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	3718      	adds	r7, #24
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	bd80      	pop	{r7, pc}
 8009ab8:	e000ed00 	.word	0xe000ed00
 8009abc:	410fc271 	.word	0x410fc271
 8009ac0:	410fc270 	.word	0x410fc270
 8009ac4:	e000e400 	.word	0xe000e400
 8009ac8:	20000ef0 	.word	0x20000ef0
 8009acc:	20000ef4 	.word	0x20000ef4
 8009ad0:	e000ed20 	.word	0xe000ed20
 8009ad4:	2000000c 	.word	0x2000000c
 8009ad8:	e000ef34 	.word	0xe000ef34

08009adc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009adc:	b480      	push	{r7}
 8009ade:	b083      	sub	sp, #12
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ae6:	f383 8811 	msr	BASEPRI, r3
 8009aea:	f3bf 8f6f 	isb	sy
 8009aee:	f3bf 8f4f 	dsb	sy
 8009af2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009af4:	4b0e      	ldr	r3, [pc, #56]	; (8009b30 <vPortEnterCritical+0x54>)
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	3301      	adds	r3, #1
 8009afa:	4a0d      	ldr	r2, [pc, #52]	; (8009b30 <vPortEnterCritical+0x54>)
 8009afc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009afe:	4b0c      	ldr	r3, [pc, #48]	; (8009b30 <vPortEnterCritical+0x54>)
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	2b01      	cmp	r3, #1
 8009b04:	d10e      	bne.n	8009b24 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009b06:	4b0b      	ldr	r3, [pc, #44]	; (8009b34 <vPortEnterCritical+0x58>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	b2db      	uxtb	r3, r3
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d009      	beq.n	8009b24 <vPortEnterCritical+0x48>
 8009b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b14:	f383 8811 	msr	BASEPRI, r3
 8009b18:	f3bf 8f6f 	isb	sy
 8009b1c:	f3bf 8f4f 	dsb	sy
 8009b20:	603b      	str	r3, [r7, #0]
 8009b22:	e7fe      	b.n	8009b22 <vPortEnterCritical+0x46>
	}
}
 8009b24:	bf00      	nop
 8009b26:	370c      	adds	r7, #12
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2e:	4770      	bx	lr
 8009b30:	2000000c 	.word	0x2000000c
 8009b34:	e000ed04 	.word	0xe000ed04

08009b38 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b083      	sub	sp, #12
 8009b3c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009b3e:	4b11      	ldr	r3, [pc, #68]	; (8009b84 <vPortExitCritical+0x4c>)
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d109      	bne.n	8009b5a <vPortExitCritical+0x22>
 8009b46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b4a:	f383 8811 	msr	BASEPRI, r3
 8009b4e:	f3bf 8f6f 	isb	sy
 8009b52:	f3bf 8f4f 	dsb	sy
 8009b56:	607b      	str	r3, [r7, #4]
 8009b58:	e7fe      	b.n	8009b58 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8009b5a:	4b0a      	ldr	r3, [pc, #40]	; (8009b84 <vPortExitCritical+0x4c>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	3b01      	subs	r3, #1
 8009b60:	4a08      	ldr	r2, [pc, #32]	; (8009b84 <vPortExitCritical+0x4c>)
 8009b62:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009b64:	4b07      	ldr	r3, [pc, #28]	; (8009b84 <vPortExitCritical+0x4c>)
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d104      	bne.n	8009b76 <vPortExitCritical+0x3e>
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8009b76:	bf00      	nop
 8009b78:	370c      	adds	r7, #12
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b80:	4770      	bx	lr
 8009b82:	bf00      	nop
 8009b84:	2000000c 	.word	0x2000000c
	...

08009b90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009b90:	f3ef 8009 	mrs	r0, PSP
 8009b94:	f3bf 8f6f 	isb	sy
 8009b98:	4b15      	ldr	r3, [pc, #84]	; (8009bf0 <pxCurrentTCBConst>)
 8009b9a:	681a      	ldr	r2, [r3, #0]
 8009b9c:	f01e 0f10 	tst.w	lr, #16
 8009ba0:	bf08      	it	eq
 8009ba2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009ba6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009baa:	6010      	str	r0, [r2, #0]
 8009bac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009bb0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009bb4:	f380 8811 	msr	BASEPRI, r0
 8009bb8:	f3bf 8f4f 	dsb	sy
 8009bbc:	f3bf 8f6f 	isb	sy
 8009bc0:	f7fe ffde 	bl	8008b80 <vTaskSwitchContext>
 8009bc4:	f04f 0000 	mov.w	r0, #0
 8009bc8:	f380 8811 	msr	BASEPRI, r0
 8009bcc:	bc09      	pop	{r0, r3}
 8009bce:	6819      	ldr	r1, [r3, #0]
 8009bd0:	6808      	ldr	r0, [r1, #0]
 8009bd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bd6:	f01e 0f10 	tst.w	lr, #16
 8009bda:	bf08      	it	eq
 8009bdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009be0:	f380 8809 	msr	PSP, r0
 8009be4:	f3bf 8f6f 	isb	sy
 8009be8:	4770      	bx	lr
 8009bea:	bf00      	nop
 8009bec:	f3af 8000 	nop.w

08009bf0 <pxCurrentTCBConst>:
 8009bf0:	200008c4 	.word	0x200008c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009bf4:	bf00      	nop
 8009bf6:	bf00      	nop

08009bf8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b082      	sub	sp, #8
 8009bfc:	af00      	add	r7, sp, #0
	__asm volatile
 8009bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c02:	f383 8811 	msr	BASEPRI, r3
 8009c06:	f3bf 8f6f 	isb	sy
 8009c0a:	f3bf 8f4f 	dsb	sy
 8009c0e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009c10:	f7fe fefe 	bl	8008a10 <xTaskIncrementTick>
 8009c14:	4603      	mov	r3, r0
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d003      	beq.n	8009c22 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009c1a:	4b06      	ldr	r3, [pc, #24]	; (8009c34 <SysTick_Handler+0x3c>)
 8009c1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c20:	601a      	str	r2, [r3, #0]
 8009c22:	2300      	movs	r3, #0
 8009c24:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8009c2c:	bf00      	nop
 8009c2e:	3708      	adds	r7, #8
 8009c30:	46bd      	mov	sp, r7
 8009c32:	bd80      	pop	{r7, pc}
 8009c34:	e000ed04 	.word	0xe000ed04

08009c38 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009c38:	b480      	push	{r7}
 8009c3a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009c3c:	4b0b      	ldr	r3, [pc, #44]	; (8009c6c <vPortSetupTimerInterrupt+0x34>)
 8009c3e:	2200      	movs	r2, #0
 8009c40:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009c42:	4b0b      	ldr	r3, [pc, #44]	; (8009c70 <vPortSetupTimerInterrupt+0x38>)
 8009c44:	2200      	movs	r2, #0
 8009c46:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009c48:	4b0a      	ldr	r3, [pc, #40]	; (8009c74 <vPortSetupTimerInterrupt+0x3c>)
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	4a0a      	ldr	r2, [pc, #40]	; (8009c78 <vPortSetupTimerInterrupt+0x40>)
 8009c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8009c52:	099b      	lsrs	r3, r3, #6
 8009c54:	4a09      	ldr	r2, [pc, #36]	; (8009c7c <vPortSetupTimerInterrupt+0x44>)
 8009c56:	3b01      	subs	r3, #1
 8009c58:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009c5a:	4b04      	ldr	r3, [pc, #16]	; (8009c6c <vPortSetupTimerInterrupt+0x34>)
 8009c5c:	2207      	movs	r2, #7
 8009c5e:	601a      	str	r2, [r3, #0]
}
 8009c60:	bf00      	nop
 8009c62:	46bd      	mov	sp, r7
 8009c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c68:	4770      	bx	lr
 8009c6a:	bf00      	nop
 8009c6c:	e000e010 	.word	0xe000e010
 8009c70:	e000e018 	.word	0xe000e018
 8009c74:	20000000 	.word	0x20000000
 8009c78:	10624dd3 	.word	0x10624dd3
 8009c7c:	e000e014 	.word	0xe000e014

08009c80 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009c80:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009c90 <vPortEnableVFP+0x10>
 8009c84:	6801      	ldr	r1, [r0, #0]
 8009c86:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009c8a:	6001      	str	r1, [r0, #0]
 8009c8c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009c8e:	bf00      	nop
 8009c90:	e000ed88 	.word	0xe000ed88

08009c94 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009c94:	b480      	push	{r7}
 8009c96:	b085      	sub	sp, #20
 8009c98:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009c9a:	f3ef 8305 	mrs	r3, IPSR
 8009c9e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	2b0f      	cmp	r3, #15
 8009ca4:	d913      	bls.n	8009cce <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009ca6:	4a16      	ldr	r2, [pc, #88]	; (8009d00 <vPortValidateInterruptPriority+0x6c>)
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	4413      	add	r3, r2
 8009cac:	781b      	ldrb	r3, [r3, #0]
 8009cae:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009cb0:	4b14      	ldr	r3, [pc, #80]	; (8009d04 <vPortValidateInterruptPriority+0x70>)
 8009cb2:	781b      	ldrb	r3, [r3, #0]
 8009cb4:	7afa      	ldrb	r2, [r7, #11]
 8009cb6:	429a      	cmp	r2, r3
 8009cb8:	d209      	bcs.n	8009cce <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8009cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cbe:	f383 8811 	msr	BASEPRI, r3
 8009cc2:	f3bf 8f6f 	isb	sy
 8009cc6:	f3bf 8f4f 	dsb	sy
 8009cca:	607b      	str	r3, [r7, #4]
 8009ccc:	e7fe      	b.n	8009ccc <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009cce:	4b0e      	ldr	r3, [pc, #56]	; (8009d08 <vPortValidateInterruptPriority+0x74>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009cd6:	4b0d      	ldr	r3, [pc, #52]	; (8009d0c <vPortValidateInterruptPriority+0x78>)
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	429a      	cmp	r2, r3
 8009cdc:	d909      	bls.n	8009cf2 <vPortValidateInterruptPriority+0x5e>
 8009cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ce2:	f383 8811 	msr	BASEPRI, r3
 8009ce6:	f3bf 8f6f 	isb	sy
 8009cea:	f3bf 8f4f 	dsb	sy
 8009cee:	603b      	str	r3, [r7, #0]
 8009cf0:	e7fe      	b.n	8009cf0 <vPortValidateInterruptPriority+0x5c>
	}
 8009cf2:	bf00      	nop
 8009cf4:	3714      	adds	r7, #20
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfc:	4770      	bx	lr
 8009cfe:	bf00      	nop
 8009d00:	e000e3f0 	.word	0xe000e3f0
 8009d04:	20000ef0 	.word	0x20000ef0
 8009d08:	e000ed0c 	.word	0xe000ed0c
 8009d0c:	20000ef4 	.word	0x20000ef4

08009d10 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b08a      	sub	sp, #40	; 0x28
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009d18:	2300      	movs	r3, #0
 8009d1a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009d1c:	f7fe fdbe 	bl	800889c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009d20:	4b57      	ldr	r3, [pc, #348]	; (8009e80 <pvPortMalloc+0x170>)
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d101      	bne.n	8009d2c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009d28:	f000 f90c 	bl	8009f44 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009d2c:	4b55      	ldr	r3, [pc, #340]	; (8009e84 <pvPortMalloc+0x174>)
 8009d2e:	681a      	ldr	r2, [r3, #0]
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	4013      	ands	r3, r2
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	f040 808c 	bne.w	8009e52 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d01c      	beq.n	8009d7a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8009d40:	2208      	movs	r2, #8
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	4413      	add	r3, r2
 8009d46:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f003 0307 	and.w	r3, r3, #7
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d013      	beq.n	8009d7a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	f023 0307 	bic.w	r3, r3, #7
 8009d58:	3308      	adds	r3, #8
 8009d5a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	f003 0307 	and.w	r3, r3, #7
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d009      	beq.n	8009d7a <pvPortMalloc+0x6a>
 8009d66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d6a:	f383 8811 	msr	BASEPRI, r3
 8009d6e:	f3bf 8f6f 	isb	sy
 8009d72:	f3bf 8f4f 	dsb	sy
 8009d76:	617b      	str	r3, [r7, #20]
 8009d78:	e7fe      	b.n	8009d78 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d068      	beq.n	8009e52 <pvPortMalloc+0x142>
 8009d80:	4b41      	ldr	r3, [pc, #260]	; (8009e88 <pvPortMalloc+0x178>)
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	687a      	ldr	r2, [r7, #4]
 8009d86:	429a      	cmp	r2, r3
 8009d88:	d863      	bhi.n	8009e52 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009d8a:	4b40      	ldr	r3, [pc, #256]	; (8009e8c <pvPortMalloc+0x17c>)
 8009d8c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009d8e:	4b3f      	ldr	r3, [pc, #252]	; (8009e8c <pvPortMalloc+0x17c>)
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009d94:	e004      	b.n	8009da0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8009d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d98:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009da2:	685b      	ldr	r3, [r3, #4]
 8009da4:	687a      	ldr	r2, [r7, #4]
 8009da6:	429a      	cmp	r2, r3
 8009da8:	d903      	bls.n	8009db2 <pvPortMalloc+0xa2>
 8009daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d1f1      	bne.n	8009d96 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009db2:	4b33      	ldr	r3, [pc, #204]	; (8009e80 <pvPortMalloc+0x170>)
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009db8:	429a      	cmp	r2, r3
 8009dba:	d04a      	beq.n	8009e52 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009dbc:	6a3b      	ldr	r3, [r7, #32]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	2208      	movs	r2, #8
 8009dc2:	4413      	add	r3, r2
 8009dc4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dc8:	681a      	ldr	r2, [r3, #0]
 8009dca:	6a3b      	ldr	r3, [r7, #32]
 8009dcc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dd0:	685a      	ldr	r2, [r3, #4]
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	1ad2      	subs	r2, r2, r3
 8009dd6:	2308      	movs	r3, #8
 8009dd8:	005b      	lsls	r3, r3, #1
 8009dda:	429a      	cmp	r2, r3
 8009ddc:	d91e      	bls.n	8009e1c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009dde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	4413      	add	r3, r2
 8009de4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009de6:	69bb      	ldr	r3, [r7, #24]
 8009de8:	f003 0307 	and.w	r3, r3, #7
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d009      	beq.n	8009e04 <pvPortMalloc+0xf4>
 8009df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009df4:	f383 8811 	msr	BASEPRI, r3
 8009df8:	f3bf 8f6f 	isb	sy
 8009dfc:	f3bf 8f4f 	dsb	sy
 8009e00:	613b      	str	r3, [r7, #16]
 8009e02:	e7fe      	b.n	8009e02 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e06:	685a      	ldr	r2, [r3, #4]
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	1ad2      	subs	r2, r2, r3
 8009e0c:	69bb      	ldr	r3, [r7, #24]
 8009e0e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e12:	687a      	ldr	r2, [r7, #4]
 8009e14:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009e16:	69b8      	ldr	r0, [r7, #24]
 8009e18:	f000 f8f6 	bl	800a008 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009e1c:	4b1a      	ldr	r3, [pc, #104]	; (8009e88 <pvPortMalloc+0x178>)
 8009e1e:	681a      	ldr	r2, [r3, #0]
 8009e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e22:	685b      	ldr	r3, [r3, #4]
 8009e24:	1ad3      	subs	r3, r2, r3
 8009e26:	4a18      	ldr	r2, [pc, #96]	; (8009e88 <pvPortMalloc+0x178>)
 8009e28:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009e2a:	4b17      	ldr	r3, [pc, #92]	; (8009e88 <pvPortMalloc+0x178>)
 8009e2c:	681a      	ldr	r2, [r3, #0]
 8009e2e:	4b18      	ldr	r3, [pc, #96]	; (8009e90 <pvPortMalloc+0x180>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	429a      	cmp	r2, r3
 8009e34:	d203      	bcs.n	8009e3e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009e36:	4b14      	ldr	r3, [pc, #80]	; (8009e88 <pvPortMalloc+0x178>)
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	4a15      	ldr	r2, [pc, #84]	; (8009e90 <pvPortMalloc+0x180>)
 8009e3c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e40:	685a      	ldr	r2, [r3, #4]
 8009e42:	4b10      	ldr	r3, [pc, #64]	; (8009e84 <pvPortMalloc+0x174>)
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	431a      	orrs	r2, r3
 8009e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e4a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e4e:	2200      	movs	r2, #0
 8009e50:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009e52:	f7fe fd31 	bl	80088b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009e56:	69fb      	ldr	r3, [r7, #28]
 8009e58:	f003 0307 	and.w	r3, r3, #7
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d009      	beq.n	8009e74 <pvPortMalloc+0x164>
 8009e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e64:	f383 8811 	msr	BASEPRI, r3
 8009e68:	f3bf 8f6f 	isb	sy
 8009e6c:	f3bf 8f4f 	dsb	sy
 8009e70:	60fb      	str	r3, [r7, #12]
 8009e72:	e7fe      	b.n	8009e72 <pvPortMalloc+0x162>
	return pvReturn;
 8009e74:	69fb      	ldr	r3, [r7, #28]
}
 8009e76:	4618      	mov	r0, r3
 8009e78:	3728      	adds	r7, #40	; 0x28
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}
 8009e7e:	bf00      	nop
 8009e80:	20001ab8 	.word	0x20001ab8
 8009e84:	20001ac4 	.word	0x20001ac4
 8009e88:	20001abc 	.word	0x20001abc
 8009e8c:	20001ab0 	.word	0x20001ab0
 8009e90:	20001ac0 	.word	0x20001ac0

08009e94 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b086      	sub	sp, #24
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d046      	beq.n	8009f34 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009ea6:	2308      	movs	r3, #8
 8009ea8:	425b      	negs	r3, r3
 8009eaa:	697a      	ldr	r2, [r7, #20]
 8009eac:	4413      	add	r3, r2
 8009eae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009eb0:	697b      	ldr	r3, [r7, #20]
 8009eb2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009eb4:	693b      	ldr	r3, [r7, #16]
 8009eb6:	685a      	ldr	r2, [r3, #4]
 8009eb8:	4b20      	ldr	r3, [pc, #128]	; (8009f3c <vPortFree+0xa8>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	4013      	ands	r3, r2
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d109      	bne.n	8009ed6 <vPortFree+0x42>
 8009ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ec6:	f383 8811 	msr	BASEPRI, r3
 8009eca:	f3bf 8f6f 	isb	sy
 8009ece:	f3bf 8f4f 	dsb	sy
 8009ed2:	60fb      	str	r3, [r7, #12]
 8009ed4:	e7fe      	b.n	8009ed4 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009ed6:	693b      	ldr	r3, [r7, #16]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d009      	beq.n	8009ef2 <vPortFree+0x5e>
 8009ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ee2:	f383 8811 	msr	BASEPRI, r3
 8009ee6:	f3bf 8f6f 	isb	sy
 8009eea:	f3bf 8f4f 	dsb	sy
 8009eee:	60bb      	str	r3, [r7, #8]
 8009ef0:	e7fe      	b.n	8009ef0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009ef2:	693b      	ldr	r3, [r7, #16]
 8009ef4:	685a      	ldr	r2, [r3, #4]
 8009ef6:	4b11      	ldr	r3, [pc, #68]	; (8009f3c <vPortFree+0xa8>)
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	4013      	ands	r3, r2
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d019      	beq.n	8009f34 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009f00:	693b      	ldr	r3, [r7, #16]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d115      	bne.n	8009f34 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009f08:	693b      	ldr	r3, [r7, #16]
 8009f0a:	685a      	ldr	r2, [r3, #4]
 8009f0c:	4b0b      	ldr	r3, [pc, #44]	; (8009f3c <vPortFree+0xa8>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	43db      	mvns	r3, r3
 8009f12:	401a      	ands	r2, r3
 8009f14:	693b      	ldr	r3, [r7, #16]
 8009f16:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009f18:	f7fe fcc0 	bl	800889c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009f1c:	693b      	ldr	r3, [r7, #16]
 8009f1e:	685a      	ldr	r2, [r3, #4]
 8009f20:	4b07      	ldr	r3, [pc, #28]	; (8009f40 <vPortFree+0xac>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	4413      	add	r3, r2
 8009f26:	4a06      	ldr	r2, [pc, #24]	; (8009f40 <vPortFree+0xac>)
 8009f28:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009f2a:	6938      	ldr	r0, [r7, #16]
 8009f2c:	f000 f86c 	bl	800a008 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009f30:	f7fe fcc2 	bl	80088b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009f34:	bf00      	nop
 8009f36:	3718      	adds	r7, #24
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	bd80      	pop	{r7, pc}
 8009f3c:	20001ac4 	.word	0x20001ac4
 8009f40:	20001abc 	.word	0x20001abc

08009f44 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009f44:	b480      	push	{r7}
 8009f46:	b085      	sub	sp, #20
 8009f48:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009f4a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8009f4e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009f50:	4b27      	ldr	r3, [pc, #156]	; (8009ff0 <prvHeapInit+0xac>)
 8009f52:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	f003 0307 	and.w	r3, r3, #7
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d00c      	beq.n	8009f78 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	3307      	adds	r3, #7
 8009f62:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	f023 0307 	bic.w	r3, r3, #7
 8009f6a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009f6c:	68ba      	ldr	r2, [r7, #8]
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	1ad3      	subs	r3, r2, r3
 8009f72:	4a1f      	ldr	r2, [pc, #124]	; (8009ff0 <prvHeapInit+0xac>)
 8009f74:	4413      	add	r3, r2
 8009f76:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009f7c:	4a1d      	ldr	r2, [pc, #116]	; (8009ff4 <prvHeapInit+0xb0>)
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009f82:	4b1c      	ldr	r3, [pc, #112]	; (8009ff4 <prvHeapInit+0xb0>)
 8009f84:	2200      	movs	r2, #0
 8009f86:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	68ba      	ldr	r2, [r7, #8]
 8009f8c:	4413      	add	r3, r2
 8009f8e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009f90:	2208      	movs	r2, #8
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	1a9b      	subs	r3, r3, r2
 8009f96:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	f023 0307 	bic.w	r3, r3, #7
 8009f9e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	4a15      	ldr	r2, [pc, #84]	; (8009ff8 <prvHeapInit+0xb4>)
 8009fa4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009fa6:	4b14      	ldr	r3, [pc, #80]	; (8009ff8 <prvHeapInit+0xb4>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	2200      	movs	r2, #0
 8009fac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009fae:	4b12      	ldr	r3, [pc, #72]	; (8009ff8 <prvHeapInit+0xb4>)
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	68fa      	ldr	r2, [r7, #12]
 8009fbe:	1ad2      	subs	r2, r2, r3
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009fc4:	4b0c      	ldr	r3, [pc, #48]	; (8009ff8 <prvHeapInit+0xb4>)
 8009fc6:	681a      	ldr	r2, [r3, #0]
 8009fc8:	683b      	ldr	r3, [r7, #0]
 8009fca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009fcc:	683b      	ldr	r3, [r7, #0]
 8009fce:	685b      	ldr	r3, [r3, #4]
 8009fd0:	4a0a      	ldr	r2, [pc, #40]	; (8009ffc <prvHeapInit+0xb8>)
 8009fd2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	685b      	ldr	r3, [r3, #4]
 8009fd8:	4a09      	ldr	r2, [pc, #36]	; (800a000 <prvHeapInit+0xbc>)
 8009fda:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009fdc:	4b09      	ldr	r3, [pc, #36]	; (800a004 <prvHeapInit+0xc0>)
 8009fde:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009fe2:	601a      	str	r2, [r3, #0]
}
 8009fe4:	bf00      	nop
 8009fe6:	3714      	adds	r7, #20
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fee:	4770      	bx	lr
 8009ff0:	20000ef8 	.word	0x20000ef8
 8009ff4:	20001ab0 	.word	0x20001ab0
 8009ff8:	20001ab8 	.word	0x20001ab8
 8009ffc:	20001ac0 	.word	0x20001ac0
 800a000:	20001abc 	.word	0x20001abc
 800a004:	20001ac4 	.word	0x20001ac4

0800a008 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a008:	b480      	push	{r7}
 800a00a:	b085      	sub	sp, #20
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a010:	4b28      	ldr	r3, [pc, #160]	; (800a0b4 <prvInsertBlockIntoFreeList+0xac>)
 800a012:	60fb      	str	r3, [r7, #12]
 800a014:	e002      	b.n	800a01c <prvInsertBlockIntoFreeList+0x14>
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	60fb      	str	r3, [r7, #12]
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	687a      	ldr	r2, [r7, #4]
 800a022:	429a      	cmp	r2, r3
 800a024:	d8f7      	bhi.n	800a016 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	685b      	ldr	r3, [r3, #4]
 800a02e:	68ba      	ldr	r2, [r7, #8]
 800a030:	4413      	add	r3, r2
 800a032:	687a      	ldr	r2, [r7, #4]
 800a034:	429a      	cmp	r2, r3
 800a036:	d108      	bne.n	800a04a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	685a      	ldr	r2, [r3, #4]
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	685b      	ldr	r3, [r3, #4]
 800a040:	441a      	add	r2, r3
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	685b      	ldr	r3, [r3, #4]
 800a052:	68ba      	ldr	r2, [r7, #8]
 800a054:	441a      	add	r2, r3
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	429a      	cmp	r2, r3
 800a05c:	d118      	bne.n	800a090 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	681a      	ldr	r2, [r3, #0]
 800a062:	4b15      	ldr	r3, [pc, #84]	; (800a0b8 <prvInsertBlockIntoFreeList+0xb0>)
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	429a      	cmp	r2, r3
 800a068:	d00d      	beq.n	800a086 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	685a      	ldr	r2, [r3, #4]
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	685b      	ldr	r3, [r3, #4]
 800a074:	441a      	add	r2, r3
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	681a      	ldr	r2, [r3, #0]
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	601a      	str	r2, [r3, #0]
 800a084:	e008      	b.n	800a098 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a086:	4b0c      	ldr	r3, [pc, #48]	; (800a0b8 <prvInsertBlockIntoFreeList+0xb0>)
 800a088:	681a      	ldr	r2, [r3, #0]
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	601a      	str	r2, [r3, #0]
 800a08e:	e003      	b.n	800a098 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	681a      	ldr	r2, [r3, #0]
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a098:	68fa      	ldr	r2, [r7, #12]
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	429a      	cmp	r2, r3
 800a09e:	d002      	beq.n	800a0a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	687a      	ldr	r2, [r7, #4]
 800a0a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a0a6:	bf00      	nop
 800a0a8:	3714      	adds	r7, #20
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b0:	4770      	bx	lr
 800a0b2:	bf00      	nop
 800a0b4:	20001ab0 	.word	0x20001ab0
 800a0b8:	20001ab8 	.word	0x20001ab8

0800a0bc <__errno>:
 800a0bc:	4b01      	ldr	r3, [pc, #4]	; (800a0c4 <__errno+0x8>)
 800a0be:	6818      	ldr	r0, [r3, #0]
 800a0c0:	4770      	bx	lr
 800a0c2:	bf00      	nop
 800a0c4:	20000010 	.word	0x20000010

0800a0c8 <__libc_init_array>:
 800a0c8:	b570      	push	{r4, r5, r6, lr}
 800a0ca:	4e0d      	ldr	r6, [pc, #52]	; (800a100 <__libc_init_array+0x38>)
 800a0cc:	4c0d      	ldr	r4, [pc, #52]	; (800a104 <__libc_init_array+0x3c>)
 800a0ce:	1ba4      	subs	r4, r4, r6
 800a0d0:	10a4      	asrs	r4, r4, #2
 800a0d2:	2500      	movs	r5, #0
 800a0d4:	42a5      	cmp	r5, r4
 800a0d6:	d109      	bne.n	800a0ec <__libc_init_array+0x24>
 800a0d8:	4e0b      	ldr	r6, [pc, #44]	; (800a108 <__libc_init_array+0x40>)
 800a0da:	4c0c      	ldr	r4, [pc, #48]	; (800a10c <__libc_init_array+0x44>)
 800a0dc:	f003 fdae 	bl	800dc3c <_init>
 800a0e0:	1ba4      	subs	r4, r4, r6
 800a0e2:	10a4      	asrs	r4, r4, #2
 800a0e4:	2500      	movs	r5, #0
 800a0e6:	42a5      	cmp	r5, r4
 800a0e8:	d105      	bne.n	800a0f6 <__libc_init_array+0x2e>
 800a0ea:	bd70      	pop	{r4, r5, r6, pc}
 800a0ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a0f0:	4798      	blx	r3
 800a0f2:	3501      	adds	r5, #1
 800a0f4:	e7ee      	b.n	800a0d4 <__libc_init_array+0xc>
 800a0f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a0fa:	4798      	blx	r3
 800a0fc:	3501      	adds	r5, #1
 800a0fe:	e7f2      	b.n	800a0e6 <__libc_init_array+0x1e>
 800a100:	0800e07c 	.word	0x0800e07c
 800a104:	0800e07c 	.word	0x0800e07c
 800a108:	0800e07c 	.word	0x0800e07c
 800a10c:	0800e080 	.word	0x0800e080

0800a110 <memcpy>:
 800a110:	b510      	push	{r4, lr}
 800a112:	1e43      	subs	r3, r0, #1
 800a114:	440a      	add	r2, r1
 800a116:	4291      	cmp	r1, r2
 800a118:	d100      	bne.n	800a11c <memcpy+0xc>
 800a11a:	bd10      	pop	{r4, pc}
 800a11c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a120:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a124:	e7f7      	b.n	800a116 <memcpy+0x6>

0800a126 <memset>:
 800a126:	4402      	add	r2, r0
 800a128:	4603      	mov	r3, r0
 800a12a:	4293      	cmp	r3, r2
 800a12c:	d100      	bne.n	800a130 <memset+0xa>
 800a12e:	4770      	bx	lr
 800a130:	f803 1b01 	strb.w	r1, [r3], #1
 800a134:	e7f9      	b.n	800a12a <memset+0x4>

0800a136 <__cvt>:
 800a136:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a13a:	ec55 4b10 	vmov	r4, r5, d0
 800a13e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800a140:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a144:	2d00      	cmp	r5, #0
 800a146:	460e      	mov	r6, r1
 800a148:	4691      	mov	r9, r2
 800a14a:	4619      	mov	r1, r3
 800a14c:	bfb8      	it	lt
 800a14e:	4622      	movlt	r2, r4
 800a150:	462b      	mov	r3, r5
 800a152:	f027 0720 	bic.w	r7, r7, #32
 800a156:	bfbb      	ittet	lt
 800a158:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a15c:	461d      	movlt	r5, r3
 800a15e:	2300      	movge	r3, #0
 800a160:	232d      	movlt	r3, #45	; 0x2d
 800a162:	bfb8      	it	lt
 800a164:	4614      	movlt	r4, r2
 800a166:	2f46      	cmp	r7, #70	; 0x46
 800a168:	700b      	strb	r3, [r1, #0]
 800a16a:	d004      	beq.n	800a176 <__cvt+0x40>
 800a16c:	2f45      	cmp	r7, #69	; 0x45
 800a16e:	d100      	bne.n	800a172 <__cvt+0x3c>
 800a170:	3601      	adds	r6, #1
 800a172:	2102      	movs	r1, #2
 800a174:	e000      	b.n	800a178 <__cvt+0x42>
 800a176:	2103      	movs	r1, #3
 800a178:	ab03      	add	r3, sp, #12
 800a17a:	9301      	str	r3, [sp, #4]
 800a17c:	ab02      	add	r3, sp, #8
 800a17e:	9300      	str	r3, [sp, #0]
 800a180:	4632      	mov	r2, r6
 800a182:	4653      	mov	r3, sl
 800a184:	ec45 4b10 	vmov	d0, r4, r5
 800a188:	f001 fd76 	bl	800bc78 <_dtoa_r>
 800a18c:	2f47      	cmp	r7, #71	; 0x47
 800a18e:	4680      	mov	r8, r0
 800a190:	d102      	bne.n	800a198 <__cvt+0x62>
 800a192:	f019 0f01 	tst.w	r9, #1
 800a196:	d026      	beq.n	800a1e6 <__cvt+0xb0>
 800a198:	2f46      	cmp	r7, #70	; 0x46
 800a19a:	eb08 0906 	add.w	r9, r8, r6
 800a19e:	d111      	bne.n	800a1c4 <__cvt+0x8e>
 800a1a0:	f898 3000 	ldrb.w	r3, [r8]
 800a1a4:	2b30      	cmp	r3, #48	; 0x30
 800a1a6:	d10a      	bne.n	800a1be <__cvt+0x88>
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	4620      	mov	r0, r4
 800a1ae:	4629      	mov	r1, r5
 800a1b0:	f7f6 fc8a 	bl	8000ac8 <__aeabi_dcmpeq>
 800a1b4:	b918      	cbnz	r0, 800a1be <__cvt+0x88>
 800a1b6:	f1c6 0601 	rsb	r6, r6, #1
 800a1ba:	f8ca 6000 	str.w	r6, [sl]
 800a1be:	f8da 3000 	ldr.w	r3, [sl]
 800a1c2:	4499      	add	r9, r3
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	4620      	mov	r0, r4
 800a1ca:	4629      	mov	r1, r5
 800a1cc:	f7f6 fc7c 	bl	8000ac8 <__aeabi_dcmpeq>
 800a1d0:	b938      	cbnz	r0, 800a1e2 <__cvt+0xac>
 800a1d2:	2230      	movs	r2, #48	; 0x30
 800a1d4:	9b03      	ldr	r3, [sp, #12]
 800a1d6:	454b      	cmp	r3, r9
 800a1d8:	d205      	bcs.n	800a1e6 <__cvt+0xb0>
 800a1da:	1c59      	adds	r1, r3, #1
 800a1dc:	9103      	str	r1, [sp, #12]
 800a1de:	701a      	strb	r2, [r3, #0]
 800a1e0:	e7f8      	b.n	800a1d4 <__cvt+0x9e>
 800a1e2:	f8cd 900c 	str.w	r9, [sp, #12]
 800a1e6:	9b03      	ldr	r3, [sp, #12]
 800a1e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a1ea:	eba3 0308 	sub.w	r3, r3, r8
 800a1ee:	4640      	mov	r0, r8
 800a1f0:	6013      	str	r3, [r2, #0]
 800a1f2:	b004      	add	sp, #16
 800a1f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800a1f8 <__exponent>:
 800a1f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a1fa:	2900      	cmp	r1, #0
 800a1fc:	4604      	mov	r4, r0
 800a1fe:	bfba      	itte	lt
 800a200:	4249      	neglt	r1, r1
 800a202:	232d      	movlt	r3, #45	; 0x2d
 800a204:	232b      	movge	r3, #43	; 0x2b
 800a206:	2909      	cmp	r1, #9
 800a208:	f804 2b02 	strb.w	r2, [r4], #2
 800a20c:	7043      	strb	r3, [r0, #1]
 800a20e:	dd20      	ble.n	800a252 <__exponent+0x5a>
 800a210:	f10d 0307 	add.w	r3, sp, #7
 800a214:	461f      	mov	r7, r3
 800a216:	260a      	movs	r6, #10
 800a218:	fb91 f5f6 	sdiv	r5, r1, r6
 800a21c:	fb06 1115 	mls	r1, r6, r5, r1
 800a220:	3130      	adds	r1, #48	; 0x30
 800a222:	2d09      	cmp	r5, #9
 800a224:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a228:	f103 32ff 	add.w	r2, r3, #4294967295
 800a22c:	4629      	mov	r1, r5
 800a22e:	dc09      	bgt.n	800a244 <__exponent+0x4c>
 800a230:	3130      	adds	r1, #48	; 0x30
 800a232:	3b02      	subs	r3, #2
 800a234:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a238:	42bb      	cmp	r3, r7
 800a23a:	4622      	mov	r2, r4
 800a23c:	d304      	bcc.n	800a248 <__exponent+0x50>
 800a23e:	1a10      	subs	r0, r2, r0
 800a240:	b003      	add	sp, #12
 800a242:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a244:	4613      	mov	r3, r2
 800a246:	e7e7      	b.n	800a218 <__exponent+0x20>
 800a248:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a24c:	f804 2b01 	strb.w	r2, [r4], #1
 800a250:	e7f2      	b.n	800a238 <__exponent+0x40>
 800a252:	2330      	movs	r3, #48	; 0x30
 800a254:	4419      	add	r1, r3
 800a256:	7083      	strb	r3, [r0, #2]
 800a258:	1d02      	adds	r2, r0, #4
 800a25a:	70c1      	strb	r1, [r0, #3]
 800a25c:	e7ef      	b.n	800a23e <__exponent+0x46>
	...

0800a260 <_printf_float>:
 800a260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a264:	b08d      	sub	sp, #52	; 0x34
 800a266:	460c      	mov	r4, r1
 800a268:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800a26c:	4616      	mov	r6, r2
 800a26e:	461f      	mov	r7, r3
 800a270:	4605      	mov	r5, r0
 800a272:	f002 fde5 	bl	800ce40 <_localeconv_r>
 800a276:	6803      	ldr	r3, [r0, #0]
 800a278:	9304      	str	r3, [sp, #16]
 800a27a:	4618      	mov	r0, r3
 800a27c:	f7f5 ffa8 	bl	80001d0 <strlen>
 800a280:	2300      	movs	r3, #0
 800a282:	930a      	str	r3, [sp, #40]	; 0x28
 800a284:	f8d8 3000 	ldr.w	r3, [r8]
 800a288:	9005      	str	r0, [sp, #20]
 800a28a:	3307      	adds	r3, #7
 800a28c:	f023 0307 	bic.w	r3, r3, #7
 800a290:	f103 0208 	add.w	r2, r3, #8
 800a294:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a298:	f8d4 b000 	ldr.w	fp, [r4]
 800a29c:	f8c8 2000 	str.w	r2, [r8]
 800a2a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2a4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a2a8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a2ac:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a2b0:	9307      	str	r3, [sp, #28]
 800a2b2:	f8cd 8018 	str.w	r8, [sp, #24]
 800a2b6:	f04f 32ff 	mov.w	r2, #4294967295
 800a2ba:	4ba7      	ldr	r3, [pc, #668]	; (800a558 <_printf_float+0x2f8>)
 800a2bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a2c0:	f7f6 fc34 	bl	8000b2c <__aeabi_dcmpun>
 800a2c4:	bb70      	cbnz	r0, 800a324 <_printf_float+0xc4>
 800a2c6:	f04f 32ff 	mov.w	r2, #4294967295
 800a2ca:	4ba3      	ldr	r3, [pc, #652]	; (800a558 <_printf_float+0x2f8>)
 800a2cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a2d0:	f7f6 fc0e 	bl	8000af0 <__aeabi_dcmple>
 800a2d4:	bb30      	cbnz	r0, 800a324 <_printf_float+0xc4>
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	2300      	movs	r3, #0
 800a2da:	4640      	mov	r0, r8
 800a2dc:	4649      	mov	r1, r9
 800a2de:	f7f6 fbfd 	bl	8000adc <__aeabi_dcmplt>
 800a2e2:	b110      	cbz	r0, 800a2ea <_printf_float+0x8a>
 800a2e4:	232d      	movs	r3, #45	; 0x2d
 800a2e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a2ea:	4a9c      	ldr	r2, [pc, #624]	; (800a55c <_printf_float+0x2fc>)
 800a2ec:	4b9c      	ldr	r3, [pc, #624]	; (800a560 <_printf_float+0x300>)
 800a2ee:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a2f2:	bf8c      	ite	hi
 800a2f4:	4690      	movhi	r8, r2
 800a2f6:	4698      	movls	r8, r3
 800a2f8:	2303      	movs	r3, #3
 800a2fa:	f02b 0204 	bic.w	r2, fp, #4
 800a2fe:	6123      	str	r3, [r4, #16]
 800a300:	6022      	str	r2, [r4, #0]
 800a302:	f04f 0900 	mov.w	r9, #0
 800a306:	9700      	str	r7, [sp, #0]
 800a308:	4633      	mov	r3, r6
 800a30a:	aa0b      	add	r2, sp, #44	; 0x2c
 800a30c:	4621      	mov	r1, r4
 800a30e:	4628      	mov	r0, r5
 800a310:	f000 f9e6 	bl	800a6e0 <_printf_common>
 800a314:	3001      	adds	r0, #1
 800a316:	f040 808d 	bne.w	800a434 <_printf_float+0x1d4>
 800a31a:	f04f 30ff 	mov.w	r0, #4294967295
 800a31e:	b00d      	add	sp, #52	; 0x34
 800a320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a324:	4642      	mov	r2, r8
 800a326:	464b      	mov	r3, r9
 800a328:	4640      	mov	r0, r8
 800a32a:	4649      	mov	r1, r9
 800a32c:	f7f6 fbfe 	bl	8000b2c <__aeabi_dcmpun>
 800a330:	b110      	cbz	r0, 800a338 <_printf_float+0xd8>
 800a332:	4a8c      	ldr	r2, [pc, #560]	; (800a564 <_printf_float+0x304>)
 800a334:	4b8c      	ldr	r3, [pc, #560]	; (800a568 <_printf_float+0x308>)
 800a336:	e7da      	b.n	800a2ee <_printf_float+0x8e>
 800a338:	6861      	ldr	r1, [r4, #4]
 800a33a:	1c4b      	adds	r3, r1, #1
 800a33c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800a340:	a80a      	add	r0, sp, #40	; 0x28
 800a342:	d13e      	bne.n	800a3c2 <_printf_float+0x162>
 800a344:	2306      	movs	r3, #6
 800a346:	6063      	str	r3, [r4, #4]
 800a348:	2300      	movs	r3, #0
 800a34a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a34e:	ab09      	add	r3, sp, #36	; 0x24
 800a350:	9300      	str	r3, [sp, #0]
 800a352:	ec49 8b10 	vmov	d0, r8, r9
 800a356:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a35a:	6022      	str	r2, [r4, #0]
 800a35c:	f8cd a004 	str.w	sl, [sp, #4]
 800a360:	6861      	ldr	r1, [r4, #4]
 800a362:	4628      	mov	r0, r5
 800a364:	f7ff fee7 	bl	800a136 <__cvt>
 800a368:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800a36c:	2b47      	cmp	r3, #71	; 0x47
 800a36e:	4680      	mov	r8, r0
 800a370:	d109      	bne.n	800a386 <_printf_float+0x126>
 800a372:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a374:	1cd8      	adds	r0, r3, #3
 800a376:	db02      	blt.n	800a37e <_printf_float+0x11e>
 800a378:	6862      	ldr	r2, [r4, #4]
 800a37a:	4293      	cmp	r3, r2
 800a37c:	dd47      	ble.n	800a40e <_printf_float+0x1ae>
 800a37e:	f1aa 0a02 	sub.w	sl, sl, #2
 800a382:	fa5f fa8a 	uxtb.w	sl, sl
 800a386:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800a38a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a38c:	d824      	bhi.n	800a3d8 <_printf_float+0x178>
 800a38e:	3901      	subs	r1, #1
 800a390:	4652      	mov	r2, sl
 800a392:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a396:	9109      	str	r1, [sp, #36]	; 0x24
 800a398:	f7ff ff2e 	bl	800a1f8 <__exponent>
 800a39c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a39e:	1813      	adds	r3, r2, r0
 800a3a0:	2a01      	cmp	r2, #1
 800a3a2:	4681      	mov	r9, r0
 800a3a4:	6123      	str	r3, [r4, #16]
 800a3a6:	dc02      	bgt.n	800a3ae <_printf_float+0x14e>
 800a3a8:	6822      	ldr	r2, [r4, #0]
 800a3aa:	07d1      	lsls	r1, r2, #31
 800a3ac:	d501      	bpl.n	800a3b2 <_printf_float+0x152>
 800a3ae:	3301      	adds	r3, #1
 800a3b0:	6123      	str	r3, [r4, #16]
 800a3b2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d0a5      	beq.n	800a306 <_printf_float+0xa6>
 800a3ba:	232d      	movs	r3, #45	; 0x2d
 800a3bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3c0:	e7a1      	b.n	800a306 <_printf_float+0xa6>
 800a3c2:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800a3c6:	f000 8177 	beq.w	800a6b8 <_printf_float+0x458>
 800a3ca:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a3ce:	d1bb      	bne.n	800a348 <_printf_float+0xe8>
 800a3d0:	2900      	cmp	r1, #0
 800a3d2:	d1b9      	bne.n	800a348 <_printf_float+0xe8>
 800a3d4:	2301      	movs	r3, #1
 800a3d6:	e7b6      	b.n	800a346 <_printf_float+0xe6>
 800a3d8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800a3dc:	d119      	bne.n	800a412 <_printf_float+0x1b2>
 800a3de:	2900      	cmp	r1, #0
 800a3e0:	6863      	ldr	r3, [r4, #4]
 800a3e2:	dd0c      	ble.n	800a3fe <_printf_float+0x19e>
 800a3e4:	6121      	str	r1, [r4, #16]
 800a3e6:	b913      	cbnz	r3, 800a3ee <_printf_float+0x18e>
 800a3e8:	6822      	ldr	r2, [r4, #0]
 800a3ea:	07d2      	lsls	r2, r2, #31
 800a3ec:	d502      	bpl.n	800a3f4 <_printf_float+0x194>
 800a3ee:	3301      	adds	r3, #1
 800a3f0:	440b      	add	r3, r1
 800a3f2:	6123      	str	r3, [r4, #16]
 800a3f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3f6:	65a3      	str	r3, [r4, #88]	; 0x58
 800a3f8:	f04f 0900 	mov.w	r9, #0
 800a3fc:	e7d9      	b.n	800a3b2 <_printf_float+0x152>
 800a3fe:	b913      	cbnz	r3, 800a406 <_printf_float+0x1a6>
 800a400:	6822      	ldr	r2, [r4, #0]
 800a402:	07d0      	lsls	r0, r2, #31
 800a404:	d501      	bpl.n	800a40a <_printf_float+0x1aa>
 800a406:	3302      	adds	r3, #2
 800a408:	e7f3      	b.n	800a3f2 <_printf_float+0x192>
 800a40a:	2301      	movs	r3, #1
 800a40c:	e7f1      	b.n	800a3f2 <_printf_float+0x192>
 800a40e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800a412:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a416:	4293      	cmp	r3, r2
 800a418:	db05      	blt.n	800a426 <_printf_float+0x1c6>
 800a41a:	6822      	ldr	r2, [r4, #0]
 800a41c:	6123      	str	r3, [r4, #16]
 800a41e:	07d1      	lsls	r1, r2, #31
 800a420:	d5e8      	bpl.n	800a3f4 <_printf_float+0x194>
 800a422:	3301      	adds	r3, #1
 800a424:	e7e5      	b.n	800a3f2 <_printf_float+0x192>
 800a426:	2b00      	cmp	r3, #0
 800a428:	bfd4      	ite	le
 800a42a:	f1c3 0302 	rsble	r3, r3, #2
 800a42e:	2301      	movgt	r3, #1
 800a430:	4413      	add	r3, r2
 800a432:	e7de      	b.n	800a3f2 <_printf_float+0x192>
 800a434:	6823      	ldr	r3, [r4, #0]
 800a436:	055a      	lsls	r2, r3, #21
 800a438:	d407      	bmi.n	800a44a <_printf_float+0x1ea>
 800a43a:	6923      	ldr	r3, [r4, #16]
 800a43c:	4642      	mov	r2, r8
 800a43e:	4631      	mov	r1, r6
 800a440:	4628      	mov	r0, r5
 800a442:	47b8      	blx	r7
 800a444:	3001      	adds	r0, #1
 800a446:	d12b      	bne.n	800a4a0 <_printf_float+0x240>
 800a448:	e767      	b.n	800a31a <_printf_float+0xba>
 800a44a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800a44e:	f240 80dc 	bls.w	800a60a <_printf_float+0x3aa>
 800a452:	2200      	movs	r2, #0
 800a454:	2300      	movs	r3, #0
 800a456:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a45a:	f7f6 fb35 	bl	8000ac8 <__aeabi_dcmpeq>
 800a45e:	2800      	cmp	r0, #0
 800a460:	d033      	beq.n	800a4ca <_printf_float+0x26a>
 800a462:	2301      	movs	r3, #1
 800a464:	4a41      	ldr	r2, [pc, #260]	; (800a56c <_printf_float+0x30c>)
 800a466:	4631      	mov	r1, r6
 800a468:	4628      	mov	r0, r5
 800a46a:	47b8      	blx	r7
 800a46c:	3001      	adds	r0, #1
 800a46e:	f43f af54 	beq.w	800a31a <_printf_float+0xba>
 800a472:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a476:	429a      	cmp	r2, r3
 800a478:	db02      	blt.n	800a480 <_printf_float+0x220>
 800a47a:	6823      	ldr	r3, [r4, #0]
 800a47c:	07d8      	lsls	r0, r3, #31
 800a47e:	d50f      	bpl.n	800a4a0 <_printf_float+0x240>
 800a480:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a484:	4631      	mov	r1, r6
 800a486:	4628      	mov	r0, r5
 800a488:	47b8      	blx	r7
 800a48a:	3001      	adds	r0, #1
 800a48c:	f43f af45 	beq.w	800a31a <_printf_float+0xba>
 800a490:	f04f 0800 	mov.w	r8, #0
 800a494:	f104 091a 	add.w	r9, r4, #26
 800a498:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a49a:	3b01      	subs	r3, #1
 800a49c:	4543      	cmp	r3, r8
 800a49e:	dc09      	bgt.n	800a4b4 <_printf_float+0x254>
 800a4a0:	6823      	ldr	r3, [r4, #0]
 800a4a2:	079b      	lsls	r3, r3, #30
 800a4a4:	f100 8103 	bmi.w	800a6ae <_printf_float+0x44e>
 800a4a8:	68e0      	ldr	r0, [r4, #12]
 800a4aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a4ac:	4298      	cmp	r0, r3
 800a4ae:	bfb8      	it	lt
 800a4b0:	4618      	movlt	r0, r3
 800a4b2:	e734      	b.n	800a31e <_printf_float+0xbe>
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	464a      	mov	r2, r9
 800a4b8:	4631      	mov	r1, r6
 800a4ba:	4628      	mov	r0, r5
 800a4bc:	47b8      	blx	r7
 800a4be:	3001      	adds	r0, #1
 800a4c0:	f43f af2b 	beq.w	800a31a <_printf_float+0xba>
 800a4c4:	f108 0801 	add.w	r8, r8, #1
 800a4c8:	e7e6      	b.n	800a498 <_printf_float+0x238>
 800a4ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	dc2b      	bgt.n	800a528 <_printf_float+0x2c8>
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	4a26      	ldr	r2, [pc, #152]	; (800a56c <_printf_float+0x30c>)
 800a4d4:	4631      	mov	r1, r6
 800a4d6:	4628      	mov	r0, r5
 800a4d8:	47b8      	blx	r7
 800a4da:	3001      	adds	r0, #1
 800a4dc:	f43f af1d 	beq.w	800a31a <_printf_float+0xba>
 800a4e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4e2:	b923      	cbnz	r3, 800a4ee <_printf_float+0x28e>
 800a4e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4e6:	b913      	cbnz	r3, 800a4ee <_printf_float+0x28e>
 800a4e8:	6823      	ldr	r3, [r4, #0]
 800a4ea:	07d9      	lsls	r1, r3, #31
 800a4ec:	d5d8      	bpl.n	800a4a0 <_printf_float+0x240>
 800a4ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a4f2:	4631      	mov	r1, r6
 800a4f4:	4628      	mov	r0, r5
 800a4f6:	47b8      	blx	r7
 800a4f8:	3001      	adds	r0, #1
 800a4fa:	f43f af0e 	beq.w	800a31a <_printf_float+0xba>
 800a4fe:	f04f 0900 	mov.w	r9, #0
 800a502:	f104 0a1a 	add.w	sl, r4, #26
 800a506:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a508:	425b      	negs	r3, r3
 800a50a:	454b      	cmp	r3, r9
 800a50c:	dc01      	bgt.n	800a512 <_printf_float+0x2b2>
 800a50e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a510:	e794      	b.n	800a43c <_printf_float+0x1dc>
 800a512:	2301      	movs	r3, #1
 800a514:	4652      	mov	r2, sl
 800a516:	4631      	mov	r1, r6
 800a518:	4628      	mov	r0, r5
 800a51a:	47b8      	blx	r7
 800a51c:	3001      	adds	r0, #1
 800a51e:	f43f aefc 	beq.w	800a31a <_printf_float+0xba>
 800a522:	f109 0901 	add.w	r9, r9, #1
 800a526:	e7ee      	b.n	800a506 <_printf_float+0x2a6>
 800a528:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a52a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a52c:	429a      	cmp	r2, r3
 800a52e:	bfa8      	it	ge
 800a530:	461a      	movge	r2, r3
 800a532:	2a00      	cmp	r2, #0
 800a534:	4691      	mov	r9, r2
 800a536:	dd07      	ble.n	800a548 <_printf_float+0x2e8>
 800a538:	4613      	mov	r3, r2
 800a53a:	4631      	mov	r1, r6
 800a53c:	4642      	mov	r2, r8
 800a53e:	4628      	mov	r0, r5
 800a540:	47b8      	blx	r7
 800a542:	3001      	adds	r0, #1
 800a544:	f43f aee9 	beq.w	800a31a <_printf_float+0xba>
 800a548:	f104 031a 	add.w	r3, r4, #26
 800a54c:	f04f 0b00 	mov.w	fp, #0
 800a550:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a554:	9306      	str	r3, [sp, #24]
 800a556:	e015      	b.n	800a584 <_printf_float+0x324>
 800a558:	7fefffff 	.word	0x7fefffff
 800a55c:	0800ddbc 	.word	0x0800ddbc
 800a560:	0800ddb8 	.word	0x0800ddb8
 800a564:	0800ddc4 	.word	0x0800ddc4
 800a568:	0800ddc0 	.word	0x0800ddc0
 800a56c:	0800ddc8 	.word	0x0800ddc8
 800a570:	2301      	movs	r3, #1
 800a572:	9a06      	ldr	r2, [sp, #24]
 800a574:	4631      	mov	r1, r6
 800a576:	4628      	mov	r0, r5
 800a578:	47b8      	blx	r7
 800a57a:	3001      	adds	r0, #1
 800a57c:	f43f aecd 	beq.w	800a31a <_printf_float+0xba>
 800a580:	f10b 0b01 	add.w	fp, fp, #1
 800a584:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800a588:	ebaa 0309 	sub.w	r3, sl, r9
 800a58c:	455b      	cmp	r3, fp
 800a58e:	dcef      	bgt.n	800a570 <_printf_float+0x310>
 800a590:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a594:	429a      	cmp	r2, r3
 800a596:	44d0      	add	r8, sl
 800a598:	db15      	blt.n	800a5c6 <_printf_float+0x366>
 800a59a:	6823      	ldr	r3, [r4, #0]
 800a59c:	07da      	lsls	r2, r3, #31
 800a59e:	d412      	bmi.n	800a5c6 <_printf_float+0x366>
 800a5a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a5a4:	eba3 020a 	sub.w	r2, r3, sl
 800a5a8:	eba3 0a01 	sub.w	sl, r3, r1
 800a5ac:	4592      	cmp	sl, r2
 800a5ae:	bfa8      	it	ge
 800a5b0:	4692      	movge	sl, r2
 800a5b2:	f1ba 0f00 	cmp.w	sl, #0
 800a5b6:	dc0e      	bgt.n	800a5d6 <_printf_float+0x376>
 800a5b8:	f04f 0800 	mov.w	r8, #0
 800a5bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a5c0:	f104 091a 	add.w	r9, r4, #26
 800a5c4:	e019      	b.n	800a5fa <_printf_float+0x39a>
 800a5c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a5ca:	4631      	mov	r1, r6
 800a5cc:	4628      	mov	r0, r5
 800a5ce:	47b8      	blx	r7
 800a5d0:	3001      	adds	r0, #1
 800a5d2:	d1e5      	bne.n	800a5a0 <_printf_float+0x340>
 800a5d4:	e6a1      	b.n	800a31a <_printf_float+0xba>
 800a5d6:	4653      	mov	r3, sl
 800a5d8:	4642      	mov	r2, r8
 800a5da:	4631      	mov	r1, r6
 800a5dc:	4628      	mov	r0, r5
 800a5de:	47b8      	blx	r7
 800a5e0:	3001      	adds	r0, #1
 800a5e2:	d1e9      	bne.n	800a5b8 <_printf_float+0x358>
 800a5e4:	e699      	b.n	800a31a <_printf_float+0xba>
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	464a      	mov	r2, r9
 800a5ea:	4631      	mov	r1, r6
 800a5ec:	4628      	mov	r0, r5
 800a5ee:	47b8      	blx	r7
 800a5f0:	3001      	adds	r0, #1
 800a5f2:	f43f ae92 	beq.w	800a31a <_printf_float+0xba>
 800a5f6:	f108 0801 	add.w	r8, r8, #1
 800a5fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a5fe:	1a9b      	subs	r3, r3, r2
 800a600:	eba3 030a 	sub.w	r3, r3, sl
 800a604:	4543      	cmp	r3, r8
 800a606:	dcee      	bgt.n	800a5e6 <_printf_float+0x386>
 800a608:	e74a      	b.n	800a4a0 <_printf_float+0x240>
 800a60a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a60c:	2a01      	cmp	r2, #1
 800a60e:	dc01      	bgt.n	800a614 <_printf_float+0x3b4>
 800a610:	07db      	lsls	r3, r3, #31
 800a612:	d53a      	bpl.n	800a68a <_printf_float+0x42a>
 800a614:	2301      	movs	r3, #1
 800a616:	4642      	mov	r2, r8
 800a618:	4631      	mov	r1, r6
 800a61a:	4628      	mov	r0, r5
 800a61c:	47b8      	blx	r7
 800a61e:	3001      	adds	r0, #1
 800a620:	f43f ae7b 	beq.w	800a31a <_printf_float+0xba>
 800a624:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a628:	4631      	mov	r1, r6
 800a62a:	4628      	mov	r0, r5
 800a62c:	47b8      	blx	r7
 800a62e:	3001      	adds	r0, #1
 800a630:	f108 0801 	add.w	r8, r8, #1
 800a634:	f43f ae71 	beq.w	800a31a <_printf_float+0xba>
 800a638:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a63a:	2200      	movs	r2, #0
 800a63c:	f103 3aff 	add.w	sl, r3, #4294967295
 800a640:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a644:	2300      	movs	r3, #0
 800a646:	f7f6 fa3f 	bl	8000ac8 <__aeabi_dcmpeq>
 800a64a:	b9c8      	cbnz	r0, 800a680 <_printf_float+0x420>
 800a64c:	4653      	mov	r3, sl
 800a64e:	4642      	mov	r2, r8
 800a650:	4631      	mov	r1, r6
 800a652:	4628      	mov	r0, r5
 800a654:	47b8      	blx	r7
 800a656:	3001      	adds	r0, #1
 800a658:	d10e      	bne.n	800a678 <_printf_float+0x418>
 800a65a:	e65e      	b.n	800a31a <_printf_float+0xba>
 800a65c:	2301      	movs	r3, #1
 800a65e:	4652      	mov	r2, sl
 800a660:	4631      	mov	r1, r6
 800a662:	4628      	mov	r0, r5
 800a664:	47b8      	blx	r7
 800a666:	3001      	adds	r0, #1
 800a668:	f43f ae57 	beq.w	800a31a <_printf_float+0xba>
 800a66c:	f108 0801 	add.w	r8, r8, #1
 800a670:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a672:	3b01      	subs	r3, #1
 800a674:	4543      	cmp	r3, r8
 800a676:	dcf1      	bgt.n	800a65c <_printf_float+0x3fc>
 800a678:	464b      	mov	r3, r9
 800a67a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a67e:	e6de      	b.n	800a43e <_printf_float+0x1de>
 800a680:	f04f 0800 	mov.w	r8, #0
 800a684:	f104 0a1a 	add.w	sl, r4, #26
 800a688:	e7f2      	b.n	800a670 <_printf_float+0x410>
 800a68a:	2301      	movs	r3, #1
 800a68c:	e7df      	b.n	800a64e <_printf_float+0x3ee>
 800a68e:	2301      	movs	r3, #1
 800a690:	464a      	mov	r2, r9
 800a692:	4631      	mov	r1, r6
 800a694:	4628      	mov	r0, r5
 800a696:	47b8      	blx	r7
 800a698:	3001      	adds	r0, #1
 800a69a:	f43f ae3e 	beq.w	800a31a <_printf_float+0xba>
 800a69e:	f108 0801 	add.w	r8, r8, #1
 800a6a2:	68e3      	ldr	r3, [r4, #12]
 800a6a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a6a6:	1a9b      	subs	r3, r3, r2
 800a6a8:	4543      	cmp	r3, r8
 800a6aa:	dcf0      	bgt.n	800a68e <_printf_float+0x42e>
 800a6ac:	e6fc      	b.n	800a4a8 <_printf_float+0x248>
 800a6ae:	f04f 0800 	mov.w	r8, #0
 800a6b2:	f104 0919 	add.w	r9, r4, #25
 800a6b6:	e7f4      	b.n	800a6a2 <_printf_float+0x442>
 800a6b8:	2900      	cmp	r1, #0
 800a6ba:	f43f ae8b 	beq.w	800a3d4 <_printf_float+0x174>
 800a6be:	2300      	movs	r3, #0
 800a6c0:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a6c4:	ab09      	add	r3, sp, #36	; 0x24
 800a6c6:	9300      	str	r3, [sp, #0]
 800a6c8:	ec49 8b10 	vmov	d0, r8, r9
 800a6cc:	6022      	str	r2, [r4, #0]
 800a6ce:	f8cd a004 	str.w	sl, [sp, #4]
 800a6d2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a6d6:	4628      	mov	r0, r5
 800a6d8:	f7ff fd2d 	bl	800a136 <__cvt>
 800a6dc:	4680      	mov	r8, r0
 800a6de:	e648      	b.n	800a372 <_printf_float+0x112>

0800a6e0 <_printf_common>:
 800a6e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6e4:	4691      	mov	r9, r2
 800a6e6:	461f      	mov	r7, r3
 800a6e8:	688a      	ldr	r2, [r1, #8]
 800a6ea:	690b      	ldr	r3, [r1, #16]
 800a6ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a6f0:	4293      	cmp	r3, r2
 800a6f2:	bfb8      	it	lt
 800a6f4:	4613      	movlt	r3, r2
 800a6f6:	f8c9 3000 	str.w	r3, [r9]
 800a6fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a6fe:	4606      	mov	r6, r0
 800a700:	460c      	mov	r4, r1
 800a702:	b112      	cbz	r2, 800a70a <_printf_common+0x2a>
 800a704:	3301      	adds	r3, #1
 800a706:	f8c9 3000 	str.w	r3, [r9]
 800a70a:	6823      	ldr	r3, [r4, #0]
 800a70c:	0699      	lsls	r1, r3, #26
 800a70e:	bf42      	ittt	mi
 800a710:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a714:	3302      	addmi	r3, #2
 800a716:	f8c9 3000 	strmi.w	r3, [r9]
 800a71a:	6825      	ldr	r5, [r4, #0]
 800a71c:	f015 0506 	ands.w	r5, r5, #6
 800a720:	d107      	bne.n	800a732 <_printf_common+0x52>
 800a722:	f104 0a19 	add.w	sl, r4, #25
 800a726:	68e3      	ldr	r3, [r4, #12]
 800a728:	f8d9 2000 	ldr.w	r2, [r9]
 800a72c:	1a9b      	subs	r3, r3, r2
 800a72e:	42ab      	cmp	r3, r5
 800a730:	dc28      	bgt.n	800a784 <_printf_common+0xa4>
 800a732:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a736:	6822      	ldr	r2, [r4, #0]
 800a738:	3300      	adds	r3, #0
 800a73a:	bf18      	it	ne
 800a73c:	2301      	movne	r3, #1
 800a73e:	0692      	lsls	r2, r2, #26
 800a740:	d42d      	bmi.n	800a79e <_printf_common+0xbe>
 800a742:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a746:	4639      	mov	r1, r7
 800a748:	4630      	mov	r0, r6
 800a74a:	47c0      	blx	r8
 800a74c:	3001      	adds	r0, #1
 800a74e:	d020      	beq.n	800a792 <_printf_common+0xb2>
 800a750:	6823      	ldr	r3, [r4, #0]
 800a752:	68e5      	ldr	r5, [r4, #12]
 800a754:	f8d9 2000 	ldr.w	r2, [r9]
 800a758:	f003 0306 	and.w	r3, r3, #6
 800a75c:	2b04      	cmp	r3, #4
 800a75e:	bf08      	it	eq
 800a760:	1aad      	subeq	r5, r5, r2
 800a762:	68a3      	ldr	r3, [r4, #8]
 800a764:	6922      	ldr	r2, [r4, #16]
 800a766:	bf0c      	ite	eq
 800a768:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a76c:	2500      	movne	r5, #0
 800a76e:	4293      	cmp	r3, r2
 800a770:	bfc4      	itt	gt
 800a772:	1a9b      	subgt	r3, r3, r2
 800a774:	18ed      	addgt	r5, r5, r3
 800a776:	f04f 0900 	mov.w	r9, #0
 800a77a:	341a      	adds	r4, #26
 800a77c:	454d      	cmp	r5, r9
 800a77e:	d11a      	bne.n	800a7b6 <_printf_common+0xd6>
 800a780:	2000      	movs	r0, #0
 800a782:	e008      	b.n	800a796 <_printf_common+0xb6>
 800a784:	2301      	movs	r3, #1
 800a786:	4652      	mov	r2, sl
 800a788:	4639      	mov	r1, r7
 800a78a:	4630      	mov	r0, r6
 800a78c:	47c0      	blx	r8
 800a78e:	3001      	adds	r0, #1
 800a790:	d103      	bne.n	800a79a <_printf_common+0xba>
 800a792:	f04f 30ff 	mov.w	r0, #4294967295
 800a796:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a79a:	3501      	adds	r5, #1
 800a79c:	e7c3      	b.n	800a726 <_printf_common+0x46>
 800a79e:	18e1      	adds	r1, r4, r3
 800a7a0:	1c5a      	adds	r2, r3, #1
 800a7a2:	2030      	movs	r0, #48	; 0x30
 800a7a4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a7a8:	4422      	add	r2, r4
 800a7aa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a7ae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a7b2:	3302      	adds	r3, #2
 800a7b4:	e7c5      	b.n	800a742 <_printf_common+0x62>
 800a7b6:	2301      	movs	r3, #1
 800a7b8:	4622      	mov	r2, r4
 800a7ba:	4639      	mov	r1, r7
 800a7bc:	4630      	mov	r0, r6
 800a7be:	47c0      	blx	r8
 800a7c0:	3001      	adds	r0, #1
 800a7c2:	d0e6      	beq.n	800a792 <_printf_common+0xb2>
 800a7c4:	f109 0901 	add.w	r9, r9, #1
 800a7c8:	e7d8      	b.n	800a77c <_printf_common+0x9c>
	...

0800a7cc <_printf_i>:
 800a7cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a7d0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a7d4:	460c      	mov	r4, r1
 800a7d6:	7e09      	ldrb	r1, [r1, #24]
 800a7d8:	b085      	sub	sp, #20
 800a7da:	296e      	cmp	r1, #110	; 0x6e
 800a7dc:	4617      	mov	r7, r2
 800a7de:	4606      	mov	r6, r0
 800a7e0:	4698      	mov	r8, r3
 800a7e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a7e4:	f000 80b3 	beq.w	800a94e <_printf_i+0x182>
 800a7e8:	d822      	bhi.n	800a830 <_printf_i+0x64>
 800a7ea:	2963      	cmp	r1, #99	; 0x63
 800a7ec:	d036      	beq.n	800a85c <_printf_i+0x90>
 800a7ee:	d80a      	bhi.n	800a806 <_printf_i+0x3a>
 800a7f0:	2900      	cmp	r1, #0
 800a7f2:	f000 80b9 	beq.w	800a968 <_printf_i+0x19c>
 800a7f6:	2958      	cmp	r1, #88	; 0x58
 800a7f8:	f000 8083 	beq.w	800a902 <_printf_i+0x136>
 800a7fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a800:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800a804:	e032      	b.n	800a86c <_printf_i+0xa0>
 800a806:	2964      	cmp	r1, #100	; 0x64
 800a808:	d001      	beq.n	800a80e <_printf_i+0x42>
 800a80a:	2969      	cmp	r1, #105	; 0x69
 800a80c:	d1f6      	bne.n	800a7fc <_printf_i+0x30>
 800a80e:	6820      	ldr	r0, [r4, #0]
 800a810:	6813      	ldr	r3, [r2, #0]
 800a812:	0605      	lsls	r5, r0, #24
 800a814:	f103 0104 	add.w	r1, r3, #4
 800a818:	d52a      	bpl.n	800a870 <_printf_i+0xa4>
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	6011      	str	r1, [r2, #0]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	da03      	bge.n	800a82a <_printf_i+0x5e>
 800a822:	222d      	movs	r2, #45	; 0x2d
 800a824:	425b      	negs	r3, r3
 800a826:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a82a:	486f      	ldr	r0, [pc, #444]	; (800a9e8 <_printf_i+0x21c>)
 800a82c:	220a      	movs	r2, #10
 800a82e:	e039      	b.n	800a8a4 <_printf_i+0xd8>
 800a830:	2973      	cmp	r1, #115	; 0x73
 800a832:	f000 809d 	beq.w	800a970 <_printf_i+0x1a4>
 800a836:	d808      	bhi.n	800a84a <_printf_i+0x7e>
 800a838:	296f      	cmp	r1, #111	; 0x6f
 800a83a:	d020      	beq.n	800a87e <_printf_i+0xb2>
 800a83c:	2970      	cmp	r1, #112	; 0x70
 800a83e:	d1dd      	bne.n	800a7fc <_printf_i+0x30>
 800a840:	6823      	ldr	r3, [r4, #0]
 800a842:	f043 0320 	orr.w	r3, r3, #32
 800a846:	6023      	str	r3, [r4, #0]
 800a848:	e003      	b.n	800a852 <_printf_i+0x86>
 800a84a:	2975      	cmp	r1, #117	; 0x75
 800a84c:	d017      	beq.n	800a87e <_printf_i+0xb2>
 800a84e:	2978      	cmp	r1, #120	; 0x78
 800a850:	d1d4      	bne.n	800a7fc <_printf_i+0x30>
 800a852:	2378      	movs	r3, #120	; 0x78
 800a854:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a858:	4864      	ldr	r0, [pc, #400]	; (800a9ec <_printf_i+0x220>)
 800a85a:	e055      	b.n	800a908 <_printf_i+0x13c>
 800a85c:	6813      	ldr	r3, [r2, #0]
 800a85e:	1d19      	adds	r1, r3, #4
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	6011      	str	r1, [r2, #0]
 800a864:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a868:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a86c:	2301      	movs	r3, #1
 800a86e:	e08c      	b.n	800a98a <_printf_i+0x1be>
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	6011      	str	r1, [r2, #0]
 800a874:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a878:	bf18      	it	ne
 800a87a:	b21b      	sxthne	r3, r3
 800a87c:	e7cf      	b.n	800a81e <_printf_i+0x52>
 800a87e:	6813      	ldr	r3, [r2, #0]
 800a880:	6825      	ldr	r5, [r4, #0]
 800a882:	1d18      	adds	r0, r3, #4
 800a884:	6010      	str	r0, [r2, #0]
 800a886:	0628      	lsls	r0, r5, #24
 800a888:	d501      	bpl.n	800a88e <_printf_i+0xc2>
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	e002      	b.n	800a894 <_printf_i+0xc8>
 800a88e:	0668      	lsls	r0, r5, #25
 800a890:	d5fb      	bpl.n	800a88a <_printf_i+0xbe>
 800a892:	881b      	ldrh	r3, [r3, #0]
 800a894:	4854      	ldr	r0, [pc, #336]	; (800a9e8 <_printf_i+0x21c>)
 800a896:	296f      	cmp	r1, #111	; 0x6f
 800a898:	bf14      	ite	ne
 800a89a:	220a      	movne	r2, #10
 800a89c:	2208      	moveq	r2, #8
 800a89e:	2100      	movs	r1, #0
 800a8a0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a8a4:	6865      	ldr	r5, [r4, #4]
 800a8a6:	60a5      	str	r5, [r4, #8]
 800a8a8:	2d00      	cmp	r5, #0
 800a8aa:	f2c0 8095 	blt.w	800a9d8 <_printf_i+0x20c>
 800a8ae:	6821      	ldr	r1, [r4, #0]
 800a8b0:	f021 0104 	bic.w	r1, r1, #4
 800a8b4:	6021      	str	r1, [r4, #0]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d13d      	bne.n	800a936 <_printf_i+0x16a>
 800a8ba:	2d00      	cmp	r5, #0
 800a8bc:	f040 808e 	bne.w	800a9dc <_printf_i+0x210>
 800a8c0:	4665      	mov	r5, ip
 800a8c2:	2a08      	cmp	r2, #8
 800a8c4:	d10b      	bne.n	800a8de <_printf_i+0x112>
 800a8c6:	6823      	ldr	r3, [r4, #0]
 800a8c8:	07db      	lsls	r3, r3, #31
 800a8ca:	d508      	bpl.n	800a8de <_printf_i+0x112>
 800a8cc:	6923      	ldr	r3, [r4, #16]
 800a8ce:	6862      	ldr	r2, [r4, #4]
 800a8d0:	429a      	cmp	r2, r3
 800a8d2:	bfde      	ittt	le
 800a8d4:	2330      	movle	r3, #48	; 0x30
 800a8d6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a8da:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a8de:	ebac 0305 	sub.w	r3, ip, r5
 800a8e2:	6123      	str	r3, [r4, #16]
 800a8e4:	f8cd 8000 	str.w	r8, [sp]
 800a8e8:	463b      	mov	r3, r7
 800a8ea:	aa03      	add	r2, sp, #12
 800a8ec:	4621      	mov	r1, r4
 800a8ee:	4630      	mov	r0, r6
 800a8f0:	f7ff fef6 	bl	800a6e0 <_printf_common>
 800a8f4:	3001      	adds	r0, #1
 800a8f6:	d14d      	bne.n	800a994 <_printf_i+0x1c8>
 800a8f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a8fc:	b005      	add	sp, #20
 800a8fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a902:	4839      	ldr	r0, [pc, #228]	; (800a9e8 <_printf_i+0x21c>)
 800a904:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800a908:	6813      	ldr	r3, [r2, #0]
 800a90a:	6821      	ldr	r1, [r4, #0]
 800a90c:	1d1d      	adds	r5, r3, #4
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	6015      	str	r5, [r2, #0]
 800a912:	060a      	lsls	r2, r1, #24
 800a914:	d50b      	bpl.n	800a92e <_printf_i+0x162>
 800a916:	07ca      	lsls	r2, r1, #31
 800a918:	bf44      	itt	mi
 800a91a:	f041 0120 	orrmi.w	r1, r1, #32
 800a91e:	6021      	strmi	r1, [r4, #0]
 800a920:	b91b      	cbnz	r3, 800a92a <_printf_i+0x15e>
 800a922:	6822      	ldr	r2, [r4, #0]
 800a924:	f022 0220 	bic.w	r2, r2, #32
 800a928:	6022      	str	r2, [r4, #0]
 800a92a:	2210      	movs	r2, #16
 800a92c:	e7b7      	b.n	800a89e <_printf_i+0xd2>
 800a92e:	064d      	lsls	r5, r1, #25
 800a930:	bf48      	it	mi
 800a932:	b29b      	uxthmi	r3, r3
 800a934:	e7ef      	b.n	800a916 <_printf_i+0x14a>
 800a936:	4665      	mov	r5, ip
 800a938:	fbb3 f1f2 	udiv	r1, r3, r2
 800a93c:	fb02 3311 	mls	r3, r2, r1, r3
 800a940:	5cc3      	ldrb	r3, [r0, r3]
 800a942:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a946:	460b      	mov	r3, r1
 800a948:	2900      	cmp	r1, #0
 800a94a:	d1f5      	bne.n	800a938 <_printf_i+0x16c>
 800a94c:	e7b9      	b.n	800a8c2 <_printf_i+0xf6>
 800a94e:	6813      	ldr	r3, [r2, #0]
 800a950:	6825      	ldr	r5, [r4, #0]
 800a952:	6961      	ldr	r1, [r4, #20]
 800a954:	1d18      	adds	r0, r3, #4
 800a956:	6010      	str	r0, [r2, #0]
 800a958:	0628      	lsls	r0, r5, #24
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	d501      	bpl.n	800a962 <_printf_i+0x196>
 800a95e:	6019      	str	r1, [r3, #0]
 800a960:	e002      	b.n	800a968 <_printf_i+0x19c>
 800a962:	066a      	lsls	r2, r5, #25
 800a964:	d5fb      	bpl.n	800a95e <_printf_i+0x192>
 800a966:	8019      	strh	r1, [r3, #0]
 800a968:	2300      	movs	r3, #0
 800a96a:	6123      	str	r3, [r4, #16]
 800a96c:	4665      	mov	r5, ip
 800a96e:	e7b9      	b.n	800a8e4 <_printf_i+0x118>
 800a970:	6813      	ldr	r3, [r2, #0]
 800a972:	1d19      	adds	r1, r3, #4
 800a974:	6011      	str	r1, [r2, #0]
 800a976:	681d      	ldr	r5, [r3, #0]
 800a978:	6862      	ldr	r2, [r4, #4]
 800a97a:	2100      	movs	r1, #0
 800a97c:	4628      	mov	r0, r5
 800a97e:	f7f5 fc2f 	bl	80001e0 <memchr>
 800a982:	b108      	cbz	r0, 800a988 <_printf_i+0x1bc>
 800a984:	1b40      	subs	r0, r0, r5
 800a986:	6060      	str	r0, [r4, #4]
 800a988:	6863      	ldr	r3, [r4, #4]
 800a98a:	6123      	str	r3, [r4, #16]
 800a98c:	2300      	movs	r3, #0
 800a98e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a992:	e7a7      	b.n	800a8e4 <_printf_i+0x118>
 800a994:	6923      	ldr	r3, [r4, #16]
 800a996:	462a      	mov	r2, r5
 800a998:	4639      	mov	r1, r7
 800a99a:	4630      	mov	r0, r6
 800a99c:	47c0      	blx	r8
 800a99e:	3001      	adds	r0, #1
 800a9a0:	d0aa      	beq.n	800a8f8 <_printf_i+0x12c>
 800a9a2:	6823      	ldr	r3, [r4, #0]
 800a9a4:	079b      	lsls	r3, r3, #30
 800a9a6:	d413      	bmi.n	800a9d0 <_printf_i+0x204>
 800a9a8:	68e0      	ldr	r0, [r4, #12]
 800a9aa:	9b03      	ldr	r3, [sp, #12]
 800a9ac:	4298      	cmp	r0, r3
 800a9ae:	bfb8      	it	lt
 800a9b0:	4618      	movlt	r0, r3
 800a9b2:	e7a3      	b.n	800a8fc <_printf_i+0x130>
 800a9b4:	2301      	movs	r3, #1
 800a9b6:	464a      	mov	r2, r9
 800a9b8:	4639      	mov	r1, r7
 800a9ba:	4630      	mov	r0, r6
 800a9bc:	47c0      	blx	r8
 800a9be:	3001      	adds	r0, #1
 800a9c0:	d09a      	beq.n	800a8f8 <_printf_i+0x12c>
 800a9c2:	3501      	adds	r5, #1
 800a9c4:	68e3      	ldr	r3, [r4, #12]
 800a9c6:	9a03      	ldr	r2, [sp, #12]
 800a9c8:	1a9b      	subs	r3, r3, r2
 800a9ca:	42ab      	cmp	r3, r5
 800a9cc:	dcf2      	bgt.n	800a9b4 <_printf_i+0x1e8>
 800a9ce:	e7eb      	b.n	800a9a8 <_printf_i+0x1dc>
 800a9d0:	2500      	movs	r5, #0
 800a9d2:	f104 0919 	add.w	r9, r4, #25
 800a9d6:	e7f5      	b.n	800a9c4 <_printf_i+0x1f8>
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d1ac      	bne.n	800a936 <_printf_i+0x16a>
 800a9dc:	7803      	ldrb	r3, [r0, #0]
 800a9de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a9e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a9e6:	e76c      	b.n	800a8c2 <_printf_i+0xf6>
 800a9e8:	0800ddca 	.word	0x0800ddca
 800a9ec:	0800dddb 	.word	0x0800dddb

0800a9f0 <_scanf_float>:
 800a9f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9f4:	469a      	mov	sl, r3
 800a9f6:	688b      	ldr	r3, [r1, #8]
 800a9f8:	4616      	mov	r6, r2
 800a9fa:	1e5a      	subs	r2, r3, #1
 800a9fc:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800aa00:	b087      	sub	sp, #28
 800aa02:	bf83      	ittte	hi
 800aa04:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800aa08:	189b      	addhi	r3, r3, r2
 800aa0a:	9301      	strhi	r3, [sp, #4]
 800aa0c:	2300      	movls	r3, #0
 800aa0e:	bf86      	itte	hi
 800aa10:	f240 135d 	movwhi	r3, #349	; 0x15d
 800aa14:	608b      	strhi	r3, [r1, #8]
 800aa16:	9301      	strls	r3, [sp, #4]
 800aa18:	680b      	ldr	r3, [r1, #0]
 800aa1a:	4688      	mov	r8, r1
 800aa1c:	f04f 0b00 	mov.w	fp, #0
 800aa20:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800aa24:	f848 3b1c 	str.w	r3, [r8], #28
 800aa28:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800aa2c:	4607      	mov	r7, r0
 800aa2e:	460c      	mov	r4, r1
 800aa30:	4645      	mov	r5, r8
 800aa32:	465a      	mov	r2, fp
 800aa34:	46d9      	mov	r9, fp
 800aa36:	f8cd b008 	str.w	fp, [sp, #8]
 800aa3a:	68a1      	ldr	r1, [r4, #8]
 800aa3c:	b181      	cbz	r1, 800aa60 <_scanf_float+0x70>
 800aa3e:	6833      	ldr	r3, [r6, #0]
 800aa40:	781b      	ldrb	r3, [r3, #0]
 800aa42:	2b49      	cmp	r3, #73	; 0x49
 800aa44:	d071      	beq.n	800ab2a <_scanf_float+0x13a>
 800aa46:	d84d      	bhi.n	800aae4 <_scanf_float+0xf4>
 800aa48:	2b39      	cmp	r3, #57	; 0x39
 800aa4a:	d840      	bhi.n	800aace <_scanf_float+0xde>
 800aa4c:	2b31      	cmp	r3, #49	; 0x31
 800aa4e:	f080 8088 	bcs.w	800ab62 <_scanf_float+0x172>
 800aa52:	2b2d      	cmp	r3, #45	; 0x2d
 800aa54:	f000 8090 	beq.w	800ab78 <_scanf_float+0x188>
 800aa58:	d815      	bhi.n	800aa86 <_scanf_float+0x96>
 800aa5a:	2b2b      	cmp	r3, #43	; 0x2b
 800aa5c:	f000 808c 	beq.w	800ab78 <_scanf_float+0x188>
 800aa60:	f1b9 0f00 	cmp.w	r9, #0
 800aa64:	d003      	beq.n	800aa6e <_scanf_float+0x7e>
 800aa66:	6823      	ldr	r3, [r4, #0]
 800aa68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800aa6c:	6023      	str	r3, [r4, #0]
 800aa6e:	3a01      	subs	r2, #1
 800aa70:	2a01      	cmp	r2, #1
 800aa72:	f200 80ea 	bhi.w	800ac4a <_scanf_float+0x25a>
 800aa76:	4545      	cmp	r5, r8
 800aa78:	f200 80dc 	bhi.w	800ac34 <_scanf_float+0x244>
 800aa7c:	2601      	movs	r6, #1
 800aa7e:	4630      	mov	r0, r6
 800aa80:	b007      	add	sp, #28
 800aa82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa86:	2b2e      	cmp	r3, #46	; 0x2e
 800aa88:	f000 809f 	beq.w	800abca <_scanf_float+0x1da>
 800aa8c:	2b30      	cmp	r3, #48	; 0x30
 800aa8e:	d1e7      	bne.n	800aa60 <_scanf_float+0x70>
 800aa90:	6820      	ldr	r0, [r4, #0]
 800aa92:	f410 7f80 	tst.w	r0, #256	; 0x100
 800aa96:	d064      	beq.n	800ab62 <_scanf_float+0x172>
 800aa98:	9b01      	ldr	r3, [sp, #4]
 800aa9a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800aa9e:	6020      	str	r0, [r4, #0]
 800aaa0:	f109 0901 	add.w	r9, r9, #1
 800aaa4:	b11b      	cbz	r3, 800aaae <_scanf_float+0xbe>
 800aaa6:	3b01      	subs	r3, #1
 800aaa8:	3101      	adds	r1, #1
 800aaaa:	9301      	str	r3, [sp, #4]
 800aaac:	60a1      	str	r1, [r4, #8]
 800aaae:	68a3      	ldr	r3, [r4, #8]
 800aab0:	3b01      	subs	r3, #1
 800aab2:	60a3      	str	r3, [r4, #8]
 800aab4:	6923      	ldr	r3, [r4, #16]
 800aab6:	3301      	adds	r3, #1
 800aab8:	6123      	str	r3, [r4, #16]
 800aaba:	6873      	ldr	r3, [r6, #4]
 800aabc:	3b01      	subs	r3, #1
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	6073      	str	r3, [r6, #4]
 800aac2:	f340 80ac 	ble.w	800ac1e <_scanf_float+0x22e>
 800aac6:	6833      	ldr	r3, [r6, #0]
 800aac8:	3301      	adds	r3, #1
 800aaca:	6033      	str	r3, [r6, #0]
 800aacc:	e7b5      	b.n	800aa3a <_scanf_float+0x4a>
 800aace:	2b45      	cmp	r3, #69	; 0x45
 800aad0:	f000 8085 	beq.w	800abde <_scanf_float+0x1ee>
 800aad4:	2b46      	cmp	r3, #70	; 0x46
 800aad6:	d06a      	beq.n	800abae <_scanf_float+0x1be>
 800aad8:	2b41      	cmp	r3, #65	; 0x41
 800aada:	d1c1      	bne.n	800aa60 <_scanf_float+0x70>
 800aadc:	2a01      	cmp	r2, #1
 800aade:	d1bf      	bne.n	800aa60 <_scanf_float+0x70>
 800aae0:	2202      	movs	r2, #2
 800aae2:	e046      	b.n	800ab72 <_scanf_float+0x182>
 800aae4:	2b65      	cmp	r3, #101	; 0x65
 800aae6:	d07a      	beq.n	800abde <_scanf_float+0x1ee>
 800aae8:	d818      	bhi.n	800ab1c <_scanf_float+0x12c>
 800aaea:	2b54      	cmp	r3, #84	; 0x54
 800aaec:	d066      	beq.n	800abbc <_scanf_float+0x1cc>
 800aaee:	d811      	bhi.n	800ab14 <_scanf_float+0x124>
 800aaf0:	2b4e      	cmp	r3, #78	; 0x4e
 800aaf2:	d1b5      	bne.n	800aa60 <_scanf_float+0x70>
 800aaf4:	2a00      	cmp	r2, #0
 800aaf6:	d146      	bne.n	800ab86 <_scanf_float+0x196>
 800aaf8:	f1b9 0f00 	cmp.w	r9, #0
 800aafc:	d145      	bne.n	800ab8a <_scanf_float+0x19a>
 800aafe:	6821      	ldr	r1, [r4, #0]
 800ab00:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800ab04:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800ab08:	d13f      	bne.n	800ab8a <_scanf_float+0x19a>
 800ab0a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800ab0e:	6021      	str	r1, [r4, #0]
 800ab10:	2201      	movs	r2, #1
 800ab12:	e02e      	b.n	800ab72 <_scanf_float+0x182>
 800ab14:	2b59      	cmp	r3, #89	; 0x59
 800ab16:	d01e      	beq.n	800ab56 <_scanf_float+0x166>
 800ab18:	2b61      	cmp	r3, #97	; 0x61
 800ab1a:	e7de      	b.n	800aada <_scanf_float+0xea>
 800ab1c:	2b6e      	cmp	r3, #110	; 0x6e
 800ab1e:	d0e9      	beq.n	800aaf4 <_scanf_float+0x104>
 800ab20:	d815      	bhi.n	800ab4e <_scanf_float+0x15e>
 800ab22:	2b66      	cmp	r3, #102	; 0x66
 800ab24:	d043      	beq.n	800abae <_scanf_float+0x1be>
 800ab26:	2b69      	cmp	r3, #105	; 0x69
 800ab28:	d19a      	bne.n	800aa60 <_scanf_float+0x70>
 800ab2a:	f1bb 0f00 	cmp.w	fp, #0
 800ab2e:	d138      	bne.n	800aba2 <_scanf_float+0x1b2>
 800ab30:	f1b9 0f00 	cmp.w	r9, #0
 800ab34:	d197      	bne.n	800aa66 <_scanf_float+0x76>
 800ab36:	6821      	ldr	r1, [r4, #0]
 800ab38:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800ab3c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800ab40:	d195      	bne.n	800aa6e <_scanf_float+0x7e>
 800ab42:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800ab46:	6021      	str	r1, [r4, #0]
 800ab48:	f04f 0b01 	mov.w	fp, #1
 800ab4c:	e011      	b.n	800ab72 <_scanf_float+0x182>
 800ab4e:	2b74      	cmp	r3, #116	; 0x74
 800ab50:	d034      	beq.n	800abbc <_scanf_float+0x1cc>
 800ab52:	2b79      	cmp	r3, #121	; 0x79
 800ab54:	d184      	bne.n	800aa60 <_scanf_float+0x70>
 800ab56:	f1bb 0f07 	cmp.w	fp, #7
 800ab5a:	d181      	bne.n	800aa60 <_scanf_float+0x70>
 800ab5c:	f04f 0b08 	mov.w	fp, #8
 800ab60:	e007      	b.n	800ab72 <_scanf_float+0x182>
 800ab62:	eb12 0f0b 	cmn.w	r2, fp
 800ab66:	f47f af7b 	bne.w	800aa60 <_scanf_float+0x70>
 800ab6a:	6821      	ldr	r1, [r4, #0]
 800ab6c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800ab70:	6021      	str	r1, [r4, #0]
 800ab72:	702b      	strb	r3, [r5, #0]
 800ab74:	3501      	adds	r5, #1
 800ab76:	e79a      	b.n	800aaae <_scanf_float+0xbe>
 800ab78:	6821      	ldr	r1, [r4, #0]
 800ab7a:	0608      	lsls	r0, r1, #24
 800ab7c:	f57f af70 	bpl.w	800aa60 <_scanf_float+0x70>
 800ab80:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800ab84:	e7f4      	b.n	800ab70 <_scanf_float+0x180>
 800ab86:	2a02      	cmp	r2, #2
 800ab88:	d047      	beq.n	800ac1a <_scanf_float+0x22a>
 800ab8a:	f1bb 0f01 	cmp.w	fp, #1
 800ab8e:	d003      	beq.n	800ab98 <_scanf_float+0x1a8>
 800ab90:	f1bb 0f04 	cmp.w	fp, #4
 800ab94:	f47f af64 	bne.w	800aa60 <_scanf_float+0x70>
 800ab98:	f10b 0b01 	add.w	fp, fp, #1
 800ab9c:	fa5f fb8b 	uxtb.w	fp, fp
 800aba0:	e7e7      	b.n	800ab72 <_scanf_float+0x182>
 800aba2:	f1bb 0f03 	cmp.w	fp, #3
 800aba6:	d0f7      	beq.n	800ab98 <_scanf_float+0x1a8>
 800aba8:	f1bb 0f05 	cmp.w	fp, #5
 800abac:	e7f2      	b.n	800ab94 <_scanf_float+0x1a4>
 800abae:	f1bb 0f02 	cmp.w	fp, #2
 800abb2:	f47f af55 	bne.w	800aa60 <_scanf_float+0x70>
 800abb6:	f04f 0b03 	mov.w	fp, #3
 800abba:	e7da      	b.n	800ab72 <_scanf_float+0x182>
 800abbc:	f1bb 0f06 	cmp.w	fp, #6
 800abc0:	f47f af4e 	bne.w	800aa60 <_scanf_float+0x70>
 800abc4:	f04f 0b07 	mov.w	fp, #7
 800abc8:	e7d3      	b.n	800ab72 <_scanf_float+0x182>
 800abca:	6821      	ldr	r1, [r4, #0]
 800abcc:	0588      	lsls	r0, r1, #22
 800abce:	f57f af47 	bpl.w	800aa60 <_scanf_float+0x70>
 800abd2:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800abd6:	6021      	str	r1, [r4, #0]
 800abd8:	f8cd 9008 	str.w	r9, [sp, #8]
 800abdc:	e7c9      	b.n	800ab72 <_scanf_float+0x182>
 800abde:	6821      	ldr	r1, [r4, #0]
 800abe0:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800abe4:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800abe8:	d006      	beq.n	800abf8 <_scanf_float+0x208>
 800abea:	0548      	lsls	r0, r1, #21
 800abec:	f57f af38 	bpl.w	800aa60 <_scanf_float+0x70>
 800abf0:	f1b9 0f00 	cmp.w	r9, #0
 800abf4:	f43f af3b 	beq.w	800aa6e <_scanf_float+0x7e>
 800abf8:	0588      	lsls	r0, r1, #22
 800abfa:	bf58      	it	pl
 800abfc:	9802      	ldrpl	r0, [sp, #8]
 800abfe:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800ac02:	bf58      	it	pl
 800ac04:	eba9 0000 	subpl.w	r0, r9, r0
 800ac08:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800ac0c:	bf58      	it	pl
 800ac0e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800ac12:	6021      	str	r1, [r4, #0]
 800ac14:	f04f 0900 	mov.w	r9, #0
 800ac18:	e7ab      	b.n	800ab72 <_scanf_float+0x182>
 800ac1a:	2203      	movs	r2, #3
 800ac1c:	e7a9      	b.n	800ab72 <_scanf_float+0x182>
 800ac1e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ac22:	9205      	str	r2, [sp, #20]
 800ac24:	4631      	mov	r1, r6
 800ac26:	4638      	mov	r0, r7
 800ac28:	4798      	blx	r3
 800ac2a:	9a05      	ldr	r2, [sp, #20]
 800ac2c:	2800      	cmp	r0, #0
 800ac2e:	f43f af04 	beq.w	800aa3a <_scanf_float+0x4a>
 800ac32:	e715      	b.n	800aa60 <_scanf_float+0x70>
 800ac34:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ac38:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800ac3c:	4632      	mov	r2, r6
 800ac3e:	4638      	mov	r0, r7
 800ac40:	4798      	blx	r3
 800ac42:	6923      	ldr	r3, [r4, #16]
 800ac44:	3b01      	subs	r3, #1
 800ac46:	6123      	str	r3, [r4, #16]
 800ac48:	e715      	b.n	800aa76 <_scanf_float+0x86>
 800ac4a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800ac4e:	2b06      	cmp	r3, #6
 800ac50:	d80a      	bhi.n	800ac68 <_scanf_float+0x278>
 800ac52:	f1bb 0f02 	cmp.w	fp, #2
 800ac56:	d968      	bls.n	800ad2a <_scanf_float+0x33a>
 800ac58:	f1ab 0b03 	sub.w	fp, fp, #3
 800ac5c:	fa5f fb8b 	uxtb.w	fp, fp
 800ac60:	eba5 0b0b 	sub.w	fp, r5, fp
 800ac64:	455d      	cmp	r5, fp
 800ac66:	d14b      	bne.n	800ad00 <_scanf_float+0x310>
 800ac68:	6823      	ldr	r3, [r4, #0]
 800ac6a:	05da      	lsls	r2, r3, #23
 800ac6c:	d51f      	bpl.n	800acae <_scanf_float+0x2be>
 800ac6e:	055b      	lsls	r3, r3, #21
 800ac70:	d468      	bmi.n	800ad44 <_scanf_float+0x354>
 800ac72:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ac76:	6923      	ldr	r3, [r4, #16]
 800ac78:	2965      	cmp	r1, #101	; 0x65
 800ac7a:	f103 33ff 	add.w	r3, r3, #4294967295
 800ac7e:	f105 3bff 	add.w	fp, r5, #4294967295
 800ac82:	6123      	str	r3, [r4, #16]
 800ac84:	d00d      	beq.n	800aca2 <_scanf_float+0x2b2>
 800ac86:	2945      	cmp	r1, #69	; 0x45
 800ac88:	d00b      	beq.n	800aca2 <_scanf_float+0x2b2>
 800ac8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ac8e:	4632      	mov	r2, r6
 800ac90:	4638      	mov	r0, r7
 800ac92:	4798      	blx	r3
 800ac94:	6923      	ldr	r3, [r4, #16]
 800ac96:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800ac9a:	3b01      	subs	r3, #1
 800ac9c:	f1a5 0b02 	sub.w	fp, r5, #2
 800aca0:	6123      	str	r3, [r4, #16]
 800aca2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800aca6:	4632      	mov	r2, r6
 800aca8:	4638      	mov	r0, r7
 800acaa:	4798      	blx	r3
 800acac:	465d      	mov	r5, fp
 800acae:	6826      	ldr	r6, [r4, #0]
 800acb0:	f016 0610 	ands.w	r6, r6, #16
 800acb4:	d17a      	bne.n	800adac <_scanf_float+0x3bc>
 800acb6:	702e      	strb	r6, [r5, #0]
 800acb8:	6823      	ldr	r3, [r4, #0]
 800acba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800acbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800acc2:	d142      	bne.n	800ad4a <_scanf_float+0x35a>
 800acc4:	9b02      	ldr	r3, [sp, #8]
 800acc6:	eba9 0303 	sub.w	r3, r9, r3
 800acca:	425a      	negs	r2, r3
 800accc:	2b00      	cmp	r3, #0
 800acce:	d149      	bne.n	800ad64 <_scanf_float+0x374>
 800acd0:	2200      	movs	r2, #0
 800acd2:	4641      	mov	r1, r8
 800acd4:	4638      	mov	r0, r7
 800acd6:	f000 fea3 	bl	800ba20 <_strtod_r>
 800acda:	6825      	ldr	r5, [r4, #0]
 800acdc:	f8da 3000 	ldr.w	r3, [sl]
 800ace0:	f015 0f02 	tst.w	r5, #2
 800ace4:	f103 0204 	add.w	r2, r3, #4
 800ace8:	ec59 8b10 	vmov	r8, r9, d0
 800acec:	f8ca 2000 	str.w	r2, [sl]
 800acf0:	d043      	beq.n	800ad7a <_scanf_float+0x38a>
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	e9c3 8900 	strd	r8, r9, [r3]
 800acf8:	68e3      	ldr	r3, [r4, #12]
 800acfa:	3301      	adds	r3, #1
 800acfc:	60e3      	str	r3, [r4, #12]
 800acfe:	e6be      	b.n	800aa7e <_scanf_float+0x8e>
 800ad00:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ad04:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800ad08:	4632      	mov	r2, r6
 800ad0a:	4638      	mov	r0, r7
 800ad0c:	4798      	blx	r3
 800ad0e:	6923      	ldr	r3, [r4, #16]
 800ad10:	3b01      	subs	r3, #1
 800ad12:	6123      	str	r3, [r4, #16]
 800ad14:	e7a6      	b.n	800ac64 <_scanf_float+0x274>
 800ad16:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ad1a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800ad1e:	4632      	mov	r2, r6
 800ad20:	4638      	mov	r0, r7
 800ad22:	4798      	blx	r3
 800ad24:	6923      	ldr	r3, [r4, #16]
 800ad26:	3b01      	subs	r3, #1
 800ad28:	6123      	str	r3, [r4, #16]
 800ad2a:	4545      	cmp	r5, r8
 800ad2c:	d8f3      	bhi.n	800ad16 <_scanf_float+0x326>
 800ad2e:	e6a5      	b.n	800aa7c <_scanf_float+0x8c>
 800ad30:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ad34:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800ad38:	4632      	mov	r2, r6
 800ad3a:	4638      	mov	r0, r7
 800ad3c:	4798      	blx	r3
 800ad3e:	6923      	ldr	r3, [r4, #16]
 800ad40:	3b01      	subs	r3, #1
 800ad42:	6123      	str	r3, [r4, #16]
 800ad44:	4545      	cmp	r5, r8
 800ad46:	d8f3      	bhi.n	800ad30 <_scanf_float+0x340>
 800ad48:	e698      	b.n	800aa7c <_scanf_float+0x8c>
 800ad4a:	9b03      	ldr	r3, [sp, #12]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d0bf      	beq.n	800acd0 <_scanf_float+0x2e0>
 800ad50:	9904      	ldr	r1, [sp, #16]
 800ad52:	230a      	movs	r3, #10
 800ad54:	4632      	mov	r2, r6
 800ad56:	3101      	adds	r1, #1
 800ad58:	4638      	mov	r0, r7
 800ad5a:	f000 feed 	bl	800bb38 <_strtol_r>
 800ad5e:	9b03      	ldr	r3, [sp, #12]
 800ad60:	9d04      	ldr	r5, [sp, #16]
 800ad62:	1ac2      	subs	r2, r0, r3
 800ad64:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800ad68:	429d      	cmp	r5, r3
 800ad6a:	bf28      	it	cs
 800ad6c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800ad70:	490f      	ldr	r1, [pc, #60]	; (800adb0 <_scanf_float+0x3c0>)
 800ad72:	4628      	mov	r0, r5
 800ad74:	f000 f824 	bl	800adc0 <siprintf>
 800ad78:	e7aa      	b.n	800acd0 <_scanf_float+0x2e0>
 800ad7a:	f015 0504 	ands.w	r5, r5, #4
 800ad7e:	d1b8      	bne.n	800acf2 <_scanf_float+0x302>
 800ad80:	681f      	ldr	r7, [r3, #0]
 800ad82:	ee10 2a10 	vmov	r2, s0
 800ad86:	464b      	mov	r3, r9
 800ad88:	ee10 0a10 	vmov	r0, s0
 800ad8c:	4649      	mov	r1, r9
 800ad8e:	f7f5 fecd 	bl	8000b2c <__aeabi_dcmpun>
 800ad92:	b128      	cbz	r0, 800ada0 <_scanf_float+0x3b0>
 800ad94:	4628      	mov	r0, r5
 800ad96:	f000 f80d 	bl	800adb4 <nanf>
 800ad9a:	ed87 0a00 	vstr	s0, [r7]
 800ad9e:	e7ab      	b.n	800acf8 <_scanf_float+0x308>
 800ada0:	4640      	mov	r0, r8
 800ada2:	4649      	mov	r1, r9
 800ada4:	f7f5 ff20 	bl	8000be8 <__aeabi_d2f>
 800ada8:	6038      	str	r0, [r7, #0]
 800adaa:	e7a5      	b.n	800acf8 <_scanf_float+0x308>
 800adac:	2600      	movs	r6, #0
 800adae:	e666      	b.n	800aa7e <_scanf_float+0x8e>
 800adb0:	0800ddec 	.word	0x0800ddec

0800adb4 <nanf>:
 800adb4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800adbc <nanf+0x8>
 800adb8:	4770      	bx	lr
 800adba:	bf00      	nop
 800adbc:	7fc00000 	.word	0x7fc00000

0800adc0 <siprintf>:
 800adc0:	b40e      	push	{r1, r2, r3}
 800adc2:	b500      	push	{lr}
 800adc4:	b09c      	sub	sp, #112	; 0x70
 800adc6:	ab1d      	add	r3, sp, #116	; 0x74
 800adc8:	9002      	str	r0, [sp, #8]
 800adca:	9006      	str	r0, [sp, #24]
 800adcc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800add0:	4809      	ldr	r0, [pc, #36]	; (800adf8 <siprintf+0x38>)
 800add2:	9107      	str	r1, [sp, #28]
 800add4:	9104      	str	r1, [sp, #16]
 800add6:	4909      	ldr	r1, [pc, #36]	; (800adfc <siprintf+0x3c>)
 800add8:	f853 2b04 	ldr.w	r2, [r3], #4
 800addc:	9105      	str	r1, [sp, #20]
 800adde:	6800      	ldr	r0, [r0, #0]
 800ade0:	9301      	str	r3, [sp, #4]
 800ade2:	a902      	add	r1, sp, #8
 800ade4:	f002 fd64 	bl	800d8b0 <_svfiprintf_r>
 800ade8:	9b02      	ldr	r3, [sp, #8]
 800adea:	2200      	movs	r2, #0
 800adec:	701a      	strb	r2, [r3, #0]
 800adee:	b01c      	add	sp, #112	; 0x70
 800adf0:	f85d eb04 	ldr.w	lr, [sp], #4
 800adf4:	b003      	add	sp, #12
 800adf6:	4770      	bx	lr
 800adf8:	20000010 	.word	0x20000010
 800adfc:	ffff0208 	.word	0xffff0208

0800ae00 <sulp>:
 800ae00:	b570      	push	{r4, r5, r6, lr}
 800ae02:	4604      	mov	r4, r0
 800ae04:	460d      	mov	r5, r1
 800ae06:	ec45 4b10 	vmov	d0, r4, r5
 800ae0a:	4616      	mov	r6, r2
 800ae0c:	f002 fb0c 	bl	800d428 <__ulp>
 800ae10:	ec51 0b10 	vmov	r0, r1, d0
 800ae14:	b17e      	cbz	r6, 800ae36 <sulp+0x36>
 800ae16:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ae1a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	dd09      	ble.n	800ae36 <sulp+0x36>
 800ae22:	051b      	lsls	r3, r3, #20
 800ae24:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ae28:	2400      	movs	r4, #0
 800ae2a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ae2e:	4622      	mov	r2, r4
 800ae30:	462b      	mov	r3, r5
 800ae32:	f7f5 fbe1 	bl	80005f8 <__aeabi_dmul>
 800ae36:	bd70      	pop	{r4, r5, r6, pc}

0800ae38 <_strtod_l>:
 800ae38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae3c:	461f      	mov	r7, r3
 800ae3e:	b0a1      	sub	sp, #132	; 0x84
 800ae40:	2300      	movs	r3, #0
 800ae42:	4681      	mov	r9, r0
 800ae44:	4638      	mov	r0, r7
 800ae46:	460e      	mov	r6, r1
 800ae48:	9217      	str	r2, [sp, #92]	; 0x5c
 800ae4a:	931c      	str	r3, [sp, #112]	; 0x70
 800ae4c:	f001 fff5 	bl	800ce3a <__localeconv_l>
 800ae50:	4680      	mov	r8, r0
 800ae52:	6800      	ldr	r0, [r0, #0]
 800ae54:	f7f5 f9bc 	bl	80001d0 <strlen>
 800ae58:	f04f 0a00 	mov.w	sl, #0
 800ae5c:	4604      	mov	r4, r0
 800ae5e:	f04f 0b00 	mov.w	fp, #0
 800ae62:	961b      	str	r6, [sp, #108]	; 0x6c
 800ae64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ae66:	781a      	ldrb	r2, [r3, #0]
 800ae68:	2a0d      	cmp	r2, #13
 800ae6a:	d832      	bhi.n	800aed2 <_strtod_l+0x9a>
 800ae6c:	2a09      	cmp	r2, #9
 800ae6e:	d236      	bcs.n	800aede <_strtod_l+0xa6>
 800ae70:	2a00      	cmp	r2, #0
 800ae72:	d03e      	beq.n	800aef2 <_strtod_l+0xba>
 800ae74:	2300      	movs	r3, #0
 800ae76:	930d      	str	r3, [sp, #52]	; 0x34
 800ae78:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800ae7a:	782b      	ldrb	r3, [r5, #0]
 800ae7c:	2b30      	cmp	r3, #48	; 0x30
 800ae7e:	f040 80ac 	bne.w	800afda <_strtod_l+0x1a2>
 800ae82:	786b      	ldrb	r3, [r5, #1]
 800ae84:	2b58      	cmp	r3, #88	; 0x58
 800ae86:	d001      	beq.n	800ae8c <_strtod_l+0x54>
 800ae88:	2b78      	cmp	r3, #120	; 0x78
 800ae8a:	d167      	bne.n	800af5c <_strtod_l+0x124>
 800ae8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ae8e:	9301      	str	r3, [sp, #4]
 800ae90:	ab1c      	add	r3, sp, #112	; 0x70
 800ae92:	9300      	str	r3, [sp, #0]
 800ae94:	9702      	str	r7, [sp, #8]
 800ae96:	ab1d      	add	r3, sp, #116	; 0x74
 800ae98:	4a88      	ldr	r2, [pc, #544]	; (800b0bc <_strtod_l+0x284>)
 800ae9a:	a91b      	add	r1, sp, #108	; 0x6c
 800ae9c:	4648      	mov	r0, r9
 800ae9e:	f001 fcf2 	bl	800c886 <__gethex>
 800aea2:	f010 0407 	ands.w	r4, r0, #7
 800aea6:	4606      	mov	r6, r0
 800aea8:	d005      	beq.n	800aeb6 <_strtod_l+0x7e>
 800aeaa:	2c06      	cmp	r4, #6
 800aeac:	d12b      	bne.n	800af06 <_strtod_l+0xce>
 800aeae:	3501      	adds	r5, #1
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	951b      	str	r5, [sp, #108]	; 0x6c
 800aeb4:	930d      	str	r3, [sp, #52]	; 0x34
 800aeb6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	f040 859a 	bne.w	800b9f2 <_strtod_l+0xbba>
 800aebe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aec0:	b1e3      	cbz	r3, 800aefc <_strtod_l+0xc4>
 800aec2:	4652      	mov	r2, sl
 800aec4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800aec8:	ec43 2b10 	vmov	d0, r2, r3
 800aecc:	b021      	add	sp, #132	; 0x84
 800aece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aed2:	2a2b      	cmp	r2, #43	; 0x2b
 800aed4:	d015      	beq.n	800af02 <_strtod_l+0xca>
 800aed6:	2a2d      	cmp	r2, #45	; 0x2d
 800aed8:	d004      	beq.n	800aee4 <_strtod_l+0xac>
 800aeda:	2a20      	cmp	r2, #32
 800aedc:	d1ca      	bne.n	800ae74 <_strtod_l+0x3c>
 800aede:	3301      	adds	r3, #1
 800aee0:	931b      	str	r3, [sp, #108]	; 0x6c
 800aee2:	e7bf      	b.n	800ae64 <_strtod_l+0x2c>
 800aee4:	2201      	movs	r2, #1
 800aee6:	920d      	str	r2, [sp, #52]	; 0x34
 800aee8:	1c5a      	adds	r2, r3, #1
 800aeea:	921b      	str	r2, [sp, #108]	; 0x6c
 800aeec:	785b      	ldrb	r3, [r3, #1]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d1c2      	bne.n	800ae78 <_strtod_l+0x40>
 800aef2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aef4:	961b      	str	r6, [sp, #108]	; 0x6c
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	f040 8579 	bne.w	800b9ee <_strtod_l+0xbb6>
 800aefc:	4652      	mov	r2, sl
 800aefe:	465b      	mov	r3, fp
 800af00:	e7e2      	b.n	800aec8 <_strtod_l+0x90>
 800af02:	2200      	movs	r2, #0
 800af04:	e7ef      	b.n	800aee6 <_strtod_l+0xae>
 800af06:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800af08:	b13a      	cbz	r2, 800af1a <_strtod_l+0xe2>
 800af0a:	2135      	movs	r1, #53	; 0x35
 800af0c:	a81e      	add	r0, sp, #120	; 0x78
 800af0e:	f002 fb83 	bl	800d618 <__copybits>
 800af12:	991c      	ldr	r1, [sp, #112]	; 0x70
 800af14:	4648      	mov	r0, r9
 800af16:	f001 ffef 	bl	800cef8 <_Bfree>
 800af1a:	3c01      	subs	r4, #1
 800af1c:	2c04      	cmp	r4, #4
 800af1e:	d806      	bhi.n	800af2e <_strtod_l+0xf6>
 800af20:	e8df f004 	tbb	[pc, r4]
 800af24:	1714030a 	.word	0x1714030a
 800af28:	0a          	.byte	0x0a
 800af29:	00          	.byte	0x00
 800af2a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800af2e:	0730      	lsls	r0, r6, #28
 800af30:	d5c1      	bpl.n	800aeb6 <_strtod_l+0x7e>
 800af32:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800af36:	e7be      	b.n	800aeb6 <_strtod_l+0x7e>
 800af38:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800af3c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800af3e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800af42:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800af46:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800af4a:	e7f0      	b.n	800af2e <_strtod_l+0xf6>
 800af4c:	f8df b170 	ldr.w	fp, [pc, #368]	; 800b0c0 <_strtod_l+0x288>
 800af50:	e7ed      	b.n	800af2e <_strtod_l+0xf6>
 800af52:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800af56:	f04f 3aff 	mov.w	sl, #4294967295
 800af5a:	e7e8      	b.n	800af2e <_strtod_l+0xf6>
 800af5c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800af5e:	1c5a      	adds	r2, r3, #1
 800af60:	921b      	str	r2, [sp, #108]	; 0x6c
 800af62:	785b      	ldrb	r3, [r3, #1]
 800af64:	2b30      	cmp	r3, #48	; 0x30
 800af66:	d0f9      	beq.n	800af5c <_strtod_l+0x124>
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d0a4      	beq.n	800aeb6 <_strtod_l+0x7e>
 800af6c:	2301      	movs	r3, #1
 800af6e:	2500      	movs	r5, #0
 800af70:	9306      	str	r3, [sp, #24]
 800af72:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800af74:	9308      	str	r3, [sp, #32]
 800af76:	9507      	str	r5, [sp, #28]
 800af78:	9505      	str	r5, [sp, #20]
 800af7a:	220a      	movs	r2, #10
 800af7c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800af7e:	7807      	ldrb	r7, [r0, #0]
 800af80:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800af84:	b2d9      	uxtb	r1, r3
 800af86:	2909      	cmp	r1, #9
 800af88:	d929      	bls.n	800afde <_strtod_l+0x1a6>
 800af8a:	4622      	mov	r2, r4
 800af8c:	f8d8 1000 	ldr.w	r1, [r8]
 800af90:	f002 fd96 	bl	800dac0 <strncmp>
 800af94:	2800      	cmp	r0, #0
 800af96:	d031      	beq.n	800affc <_strtod_l+0x1c4>
 800af98:	2000      	movs	r0, #0
 800af9a:	9c05      	ldr	r4, [sp, #20]
 800af9c:	9004      	str	r0, [sp, #16]
 800af9e:	463b      	mov	r3, r7
 800afa0:	4602      	mov	r2, r0
 800afa2:	2b65      	cmp	r3, #101	; 0x65
 800afa4:	d001      	beq.n	800afaa <_strtod_l+0x172>
 800afa6:	2b45      	cmp	r3, #69	; 0x45
 800afa8:	d114      	bne.n	800afd4 <_strtod_l+0x19c>
 800afaa:	b924      	cbnz	r4, 800afb6 <_strtod_l+0x17e>
 800afac:	b910      	cbnz	r0, 800afb4 <_strtod_l+0x17c>
 800afae:	9b06      	ldr	r3, [sp, #24]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d09e      	beq.n	800aef2 <_strtod_l+0xba>
 800afb4:	2400      	movs	r4, #0
 800afb6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800afb8:	1c73      	adds	r3, r6, #1
 800afba:	931b      	str	r3, [sp, #108]	; 0x6c
 800afbc:	7873      	ldrb	r3, [r6, #1]
 800afbe:	2b2b      	cmp	r3, #43	; 0x2b
 800afc0:	d078      	beq.n	800b0b4 <_strtod_l+0x27c>
 800afc2:	2b2d      	cmp	r3, #45	; 0x2d
 800afc4:	d070      	beq.n	800b0a8 <_strtod_l+0x270>
 800afc6:	f04f 0c00 	mov.w	ip, #0
 800afca:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800afce:	2f09      	cmp	r7, #9
 800afd0:	d97c      	bls.n	800b0cc <_strtod_l+0x294>
 800afd2:	961b      	str	r6, [sp, #108]	; 0x6c
 800afd4:	f04f 0e00 	mov.w	lr, #0
 800afd8:	e09a      	b.n	800b110 <_strtod_l+0x2d8>
 800afda:	2300      	movs	r3, #0
 800afdc:	e7c7      	b.n	800af6e <_strtod_l+0x136>
 800afde:	9905      	ldr	r1, [sp, #20]
 800afe0:	2908      	cmp	r1, #8
 800afe2:	bfdd      	ittte	le
 800afe4:	9907      	ldrle	r1, [sp, #28]
 800afe6:	fb02 3301 	mlale	r3, r2, r1, r3
 800afea:	9307      	strle	r3, [sp, #28]
 800afec:	fb02 3505 	mlagt	r5, r2, r5, r3
 800aff0:	9b05      	ldr	r3, [sp, #20]
 800aff2:	3001      	adds	r0, #1
 800aff4:	3301      	adds	r3, #1
 800aff6:	9305      	str	r3, [sp, #20]
 800aff8:	901b      	str	r0, [sp, #108]	; 0x6c
 800affa:	e7bf      	b.n	800af7c <_strtod_l+0x144>
 800affc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800affe:	191a      	adds	r2, r3, r4
 800b000:	921b      	str	r2, [sp, #108]	; 0x6c
 800b002:	9a05      	ldr	r2, [sp, #20]
 800b004:	5d1b      	ldrb	r3, [r3, r4]
 800b006:	2a00      	cmp	r2, #0
 800b008:	d037      	beq.n	800b07a <_strtod_l+0x242>
 800b00a:	9c05      	ldr	r4, [sp, #20]
 800b00c:	4602      	mov	r2, r0
 800b00e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b012:	2909      	cmp	r1, #9
 800b014:	d913      	bls.n	800b03e <_strtod_l+0x206>
 800b016:	2101      	movs	r1, #1
 800b018:	9104      	str	r1, [sp, #16]
 800b01a:	e7c2      	b.n	800afa2 <_strtod_l+0x16a>
 800b01c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b01e:	1c5a      	adds	r2, r3, #1
 800b020:	921b      	str	r2, [sp, #108]	; 0x6c
 800b022:	785b      	ldrb	r3, [r3, #1]
 800b024:	3001      	adds	r0, #1
 800b026:	2b30      	cmp	r3, #48	; 0x30
 800b028:	d0f8      	beq.n	800b01c <_strtod_l+0x1e4>
 800b02a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800b02e:	2a08      	cmp	r2, #8
 800b030:	f200 84e4 	bhi.w	800b9fc <_strtod_l+0xbc4>
 800b034:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b036:	9208      	str	r2, [sp, #32]
 800b038:	4602      	mov	r2, r0
 800b03a:	2000      	movs	r0, #0
 800b03c:	4604      	mov	r4, r0
 800b03e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800b042:	f100 0101 	add.w	r1, r0, #1
 800b046:	d012      	beq.n	800b06e <_strtod_l+0x236>
 800b048:	440a      	add	r2, r1
 800b04a:	eb00 0c04 	add.w	ip, r0, r4
 800b04e:	4621      	mov	r1, r4
 800b050:	270a      	movs	r7, #10
 800b052:	458c      	cmp	ip, r1
 800b054:	d113      	bne.n	800b07e <_strtod_l+0x246>
 800b056:	1821      	adds	r1, r4, r0
 800b058:	2908      	cmp	r1, #8
 800b05a:	f104 0401 	add.w	r4, r4, #1
 800b05e:	4404      	add	r4, r0
 800b060:	dc19      	bgt.n	800b096 <_strtod_l+0x25e>
 800b062:	9b07      	ldr	r3, [sp, #28]
 800b064:	210a      	movs	r1, #10
 800b066:	fb01 e303 	mla	r3, r1, r3, lr
 800b06a:	9307      	str	r3, [sp, #28]
 800b06c:	2100      	movs	r1, #0
 800b06e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b070:	1c58      	adds	r0, r3, #1
 800b072:	901b      	str	r0, [sp, #108]	; 0x6c
 800b074:	785b      	ldrb	r3, [r3, #1]
 800b076:	4608      	mov	r0, r1
 800b078:	e7c9      	b.n	800b00e <_strtod_l+0x1d6>
 800b07a:	9805      	ldr	r0, [sp, #20]
 800b07c:	e7d3      	b.n	800b026 <_strtod_l+0x1ee>
 800b07e:	2908      	cmp	r1, #8
 800b080:	f101 0101 	add.w	r1, r1, #1
 800b084:	dc03      	bgt.n	800b08e <_strtod_l+0x256>
 800b086:	9b07      	ldr	r3, [sp, #28]
 800b088:	437b      	muls	r3, r7
 800b08a:	9307      	str	r3, [sp, #28]
 800b08c:	e7e1      	b.n	800b052 <_strtod_l+0x21a>
 800b08e:	2910      	cmp	r1, #16
 800b090:	bfd8      	it	le
 800b092:	437d      	mulle	r5, r7
 800b094:	e7dd      	b.n	800b052 <_strtod_l+0x21a>
 800b096:	2c10      	cmp	r4, #16
 800b098:	bfdc      	itt	le
 800b09a:	210a      	movle	r1, #10
 800b09c:	fb01 e505 	mlale	r5, r1, r5, lr
 800b0a0:	e7e4      	b.n	800b06c <_strtod_l+0x234>
 800b0a2:	2301      	movs	r3, #1
 800b0a4:	9304      	str	r3, [sp, #16]
 800b0a6:	e781      	b.n	800afac <_strtod_l+0x174>
 800b0a8:	f04f 0c01 	mov.w	ip, #1
 800b0ac:	1cb3      	adds	r3, r6, #2
 800b0ae:	931b      	str	r3, [sp, #108]	; 0x6c
 800b0b0:	78b3      	ldrb	r3, [r6, #2]
 800b0b2:	e78a      	b.n	800afca <_strtod_l+0x192>
 800b0b4:	f04f 0c00 	mov.w	ip, #0
 800b0b8:	e7f8      	b.n	800b0ac <_strtod_l+0x274>
 800b0ba:	bf00      	nop
 800b0bc:	0800ddf4 	.word	0x0800ddf4
 800b0c0:	7ff00000 	.word	0x7ff00000
 800b0c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b0c6:	1c5f      	adds	r7, r3, #1
 800b0c8:	971b      	str	r7, [sp, #108]	; 0x6c
 800b0ca:	785b      	ldrb	r3, [r3, #1]
 800b0cc:	2b30      	cmp	r3, #48	; 0x30
 800b0ce:	d0f9      	beq.n	800b0c4 <_strtod_l+0x28c>
 800b0d0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800b0d4:	2f08      	cmp	r7, #8
 800b0d6:	f63f af7d 	bhi.w	800afd4 <_strtod_l+0x19c>
 800b0da:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800b0de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b0e0:	930a      	str	r3, [sp, #40]	; 0x28
 800b0e2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b0e4:	1c5f      	adds	r7, r3, #1
 800b0e6:	971b      	str	r7, [sp, #108]	; 0x6c
 800b0e8:	785b      	ldrb	r3, [r3, #1]
 800b0ea:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800b0ee:	f1b8 0f09 	cmp.w	r8, #9
 800b0f2:	d937      	bls.n	800b164 <_strtod_l+0x32c>
 800b0f4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b0f6:	1a7f      	subs	r7, r7, r1
 800b0f8:	2f08      	cmp	r7, #8
 800b0fa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800b0fe:	dc37      	bgt.n	800b170 <_strtod_l+0x338>
 800b100:	45be      	cmp	lr, r7
 800b102:	bfa8      	it	ge
 800b104:	46be      	movge	lr, r7
 800b106:	f1bc 0f00 	cmp.w	ip, #0
 800b10a:	d001      	beq.n	800b110 <_strtod_l+0x2d8>
 800b10c:	f1ce 0e00 	rsb	lr, lr, #0
 800b110:	2c00      	cmp	r4, #0
 800b112:	d151      	bne.n	800b1b8 <_strtod_l+0x380>
 800b114:	2800      	cmp	r0, #0
 800b116:	f47f aece 	bne.w	800aeb6 <_strtod_l+0x7e>
 800b11a:	9a06      	ldr	r2, [sp, #24]
 800b11c:	2a00      	cmp	r2, #0
 800b11e:	f47f aeca 	bne.w	800aeb6 <_strtod_l+0x7e>
 800b122:	9a04      	ldr	r2, [sp, #16]
 800b124:	2a00      	cmp	r2, #0
 800b126:	f47f aee4 	bne.w	800aef2 <_strtod_l+0xba>
 800b12a:	2b4e      	cmp	r3, #78	; 0x4e
 800b12c:	d027      	beq.n	800b17e <_strtod_l+0x346>
 800b12e:	dc21      	bgt.n	800b174 <_strtod_l+0x33c>
 800b130:	2b49      	cmp	r3, #73	; 0x49
 800b132:	f47f aede 	bne.w	800aef2 <_strtod_l+0xba>
 800b136:	49a0      	ldr	r1, [pc, #640]	; (800b3b8 <_strtod_l+0x580>)
 800b138:	a81b      	add	r0, sp, #108	; 0x6c
 800b13a:	f001 fdd7 	bl	800ccec <__match>
 800b13e:	2800      	cmp	r0, #0
 800b140:	f43f aed7 	beq.w	800aef2 <_strtod_l+0xba>
 800b144:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b146:	499d      	ldr	r1, [pc, #628]	; (800b3bc <_strtod_l+0x584>)
 800b148:	3b01      	subs	r3, #1
 800b14a:	a81b      	add	r0, sp, #108	; 0x6c
 800b14c:	931b      	str	r3, [sp, #108]	; 0x6c
 800b14e:	f001 fdcd 	bl	800ccec <__match>
 800b152:	b910      	cbnz	r0, 800b15a <_strtod_l+0x322>
 800b154:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b156:	3301      	adds	r3, #1
 800b158:	931b      	str	r3, [sp, #108]	; 0x6c
 800b15a:	f8df b274 	ldr.w	fp, [pc, #628]	; 800b3d0 <_strtod_l+0x598>
 800b15e:	f04f 0a00 	mov.w	sl, #0
 800b162:	e6a8      	b.n	800aeb6 <_strtod_l+0x7e>
 800b164:	210a      	movs	r1, #10
 800b166:	fb01 3e0e 	mla	lr, r1, lr, r3
 800b16a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800b16e:	e7b8      	b.n	800b0e2 <_strtod_l+0x2aa>
 800b170:	46be      	mov	lr, r7
 800b172:	e7c8      	b.n	800b106 <_strtod_l+0x2ce>
 800b174:	2b69      	cmp	r3, #105	; 0x69
 800b176:	d0de      	beq.n	800b136 <_strtod_l+0x2fe>
 800b178:	2b6e      	cmp	r3, #110	; 0x6e
 800b17a:	f47f aeba 	bne.w	800aef2 <_strtod_l+0xba>
 800b17e:	4990      	ldr	r1, [pc, #576]	; (800b3c0 <_strtod_l+0x588>)
 800b180:	a81b      	add	r0, sp, #108	; 0x6c
 800b182:	f001 fdb3 	bl	800ccec <__match>
 800b186:	2800      	cmp	r0, #0
 800b188:	f43f aeb3 	beq.w	800aef2 <_strtod_l+0xba>
 800b18c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b18e:	781b      	ldrb	r3, [r3, #0]
 800b190:	2b28      	cmp	r3, #40	; 0x28
 800b192:	d10e      	bne.n	800b1b2 <_strtod_l+0x37a>
 800b194:	aa1e      	add	r2, sp, #120	; 0x78
 800b196:	498b      	ldr	r1, [pc, #556]	; (800b3c4 <_strtod_l+0x58c>)
 800b198:	a81b      	add	r0, sp, #108	; 0x6c
 800b19a:	f001 fdbb 	bl	800cd14 <__hexnan>
 800b19e:	2805      	cmp	r0, #5
 800b1a0:	d107      	bne.n	800b1b2 <_strtod_l+0x37a>
 800b1a2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b1a4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800b1a8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800b1ac:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800b1b0:	e681      	b.n	800aeb6 <_strtod_l+0x7e>
 800b1b2:	f8df b224 	ldr.w	fp, [pc, #548]	; 800b3d8 <_strtod_l+0x5a0>
 800b1b6:	e7d2      	b.n	800b15e <_strtod_l+0x326>
 800b1b8:	ebae 0302 	sub.w	r3, lr, r2
 800b1bc:	9306      	str	r3, [sp, #24]
 800b1be:	9b05      	ldr	r3, [sp, #20]
 800b1c0:	9807      	ldr	r0, [sp, #28]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	bf08      	it	eq
 800b1c6:	4623      	moveq	r3, r4
 800b1c8:	2c10      	cmp	r4, #16
 800b1ca:	9305      	str	r3, [sp, #20]
 800b1cc:	46a0      	mov	r8, r4
 800b1ce:	bfa8      	it	ge
 800b1d0:	f04f 0810 	movge.w	r8, #16
 800b1d4:	f7f5 f996 	bl	8000504 <__aeabi_ui2d>
 800b1d8:	2c09      	cmp	r4, #9
 800b1da:	4682      	mov	sl, r0
 800b1dc:	468b      	mov	fp, r1
 800b1de:	dc13      	bgt.n	800b208 <_strtod_l+0x3d0>
 800b1e0:	9b06      	ldr	r3, [sp, #24]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	f43f ae67 	beq.w	800aeb6 <_strtod_l+0x7e>
 800b1e8:	9b06      	ldr	r3, [sp, #24]
 800b1ea:	dd7a      	ble.n	800b2e2 <_strtod_l+0x4aa>
 800b1ec:	2b16      	cmp	r3, #22
 800b1ee:	dc61      	bgt.n	800b2b4 <_strtod_l+0x47c>
 800b1f0:	4a75      	ldr	r2, [pc, #468]	; (800b3c8 <_strtod_l+0x590>)
 800b1f2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800b1f6:	e9de 0100 	ldrd	r0, r1, [lr]
 800b1fa:	4652      	mov	r2, sl
 800b1fc:	465b      	mov	r3, fp
 800b1fe:	f7f5 f9fb 	bl	80005f8 <__aeabi_dmul>
 800b202:	4682      	mov	sl, r0
 800b204:	468b      	mov	fp, r1
 800b206:	e656      	b.n	800aeb6 <_strtod_l+0x7e>
 800b208:	4b6f      	ldr	r3, [pc, #444]	; (800b3c8 <_strtod_l+0x590>)
 800b20a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b20e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b212:	f7f5 f9f1 	bl	80005f8 <__aeabi_dmul>
 800b216:	4606      	mov	r6, r0
 800b218:	4628      	mov	r0, r5
 800b21a:	460f      	mov	r7, r1
 800b21c:	f7f5 f972 	bl	8000504 <__aeabi_ui2d>
 800b220:	4602      	mov	r2, r0
 800b222:	460b      	mov	r3, r1
 800b224:	4630      	mov	r0, r6
 800b226:	4639      	mov	r1, r7
 800b228:	f7f5 f830 	bl	800028c <__adddf3>
 800b22c:	2c0f      	cmp	r4, #15
 800b22e:	4682      	mov	sl, r0
 800b230:	468b      	mov	fp, r1
 800b232:	ddd5      	ble.n	800b1e0 <_strtod_l+0x3a8>
 800b234:	9b06      	ldr	r3, [sp, #24]
 800b236:	eba4 0808 	sub.w	r8, r4, r8
 800b23a:	4498      	add	r8, r3
 800b23c:	f1b8 0f00 	cmp.w	r8, #0
 800b240:	f340 8096 	ble.w	800b370 <_strtod_l+0x538>
 800b244:	f018 030f 	ands.w	r3, r8, #15
 800b248:	d00a      	beq.n	800b260 <_strtod_l+0x428>
 800b24a:	495f      	ldr	r1, [pc, #380]	; (800b3c8 <_strtod_l+0x590>)
 800b24c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b250:	4652      	mov	r2, sl
 800b252:	465b      	mov	r3, fp
 800b254:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b258:	f7f5 f9ce 	bl	80005f8 <__aeabi_dmul>
 800b25c:	4682      	mov	sl, r0
 800b25e:	468b      	mov	fp, r1
 800b260:	f038 080f 	bics.w	r8, r8, #15
 800b264:	d073      	beq.n	800b34e <_strtod_l+0x516>
 800b266:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800b26a:	dd47      	ble.n	800b2fc <_strtod_l+0x4c4>
 800b26c:	2400      	movs	r4, #0
 800b26e:	46a0      	mov	r8, r4
 800b270:	9407      	str	r4, [sp, #28]
 800b272:	9405      	str	r4, [sp, #20]
 800b274:	2322      	movs	r3, #34	; 0x22
 800b276:	f8df b158 	ldr.w	fp, [pc, #344]	; 800b3d0 <_strtod_l+0x598>
 800b27a:	f8c9 3000 	str.w	r3, [r9]
 800b27e:	f04f 0a00 	mov.w	sl, #0
 800b282:	9b07      	ldr	r3, [sp, #28]
 800b284:	2b00      	cmp	r3, #0
 800b286:	f43f ae16 	beq.w	800aeb6 <_strtod_l+0x7e>
 800b28a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b28c:	4648      	mov	r0, r9
 800b28e:	f001 fe33 	bl	800cef8 <_Bfree>
 800b292:	9905      	ldr	r1, [sp, #20]
 800b294:	4648      	mov	r0, r9
 800b296:	f001 fe2f 	bl	800cef8 <_Bfree>
 800b29a:	4641      	mov	r1, r8
 800b29c:	4648      	mov	r0, r9
 800b29e:	f001 fe2b 	bl	800cef8 <_Bfree>
 800b2a2:	9907      	ldr	r1, [sp, #28]
 800b2a4:	4648      	mov	r0, r9
 800b2a6:	f001 fe27 	bl	800cef8 <_Bfree>
 800b2aa:	4621      	mov	r1, r4
 800b2ac:	4648      	mov	r0, r9
 800b2ae:	f001 fe23 	bl	800cef8 <_Bfree>
 800b2b2:	e600      	b.n	800aeb6 <_strtod_l+0x7e>
 800b2b4:	9a06      	ldr	r2, [sp, #24]
 800b2b6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800b2ba:	4293      	cmp	r3, r2
 800b2bc:	dbba      	blt.n	800b234 <_strtod_l+0x3fc>
 800b2be:	4d42      	ldr	r5, [pc, #264]	; (800b3c8 <_strtod_l+0x590>)
 800b2c0:	f1c4 040f 	rsb	r4, r4, #15
 800b2c4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800b2c8:	4652      	mov	r2, sl
 800b2ca:	465b      	mov	r3, fp
 800b2cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2d0:	f7f5 f992 	bl	80005f8 <__aeabi_dmul>
 800b2d4:	9b06      	ldr	r3, [sp, #24]
 800b2d6:	1b1c      	subs	r4, r3, r4
 800b2d8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800b2dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b2e0:	e78d      	b.n	800b1fe <_strtod_l+0x3c6>
 800b2e2:	f113 0f16 	cmn.w	r3, #22
 800b2e6:	dba5      	blt.n	800b234 <_strtod_l+0x3fc>
 800b2e8:	4a37      	ldr	r2, [pc, #220]	; (800b3c8 <_strtod_l+0x590>)
 800b2ea:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800b2ee:	e9d2 2300 	ldrd	r2, r3, [r2]
 800b2f2:	4650      	mov	r0, sl
 800b2f4:	4659      	mov	r1, fp
 800b2f6:	f7f5 faa9 	bl	800084c <__aeabi_ddiv>
 800b2fa:	e782      	b.n	800b202 <_strtod_l+0x3ca>
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	4e33      	ldr	r6, [pc, #204]	; (800b3cc <_strtod_l+0x594>)
 800b300:	ea4f 1828 	mov.w	r8, r8, asr #4
 800b304:	4650      	mov	r0, sl
 800b306:	4659      	mov	r1, fp
 800b308:	461d      	mov	r5, r3
 800b30a:	f1b8 0f01 	cmp.w	r8, #1
 800b30e:	dc21      	bgt.n	800b354 <_strtod_l+0x51c>
 800b310:	b10b      	cbz	r3, 800b316 <_strtod_l+0x4de>
 800b312:	4682      	mov	sl, r0
 800b314:	468b      	mov	fp, r1
 800b316:	4b2d      	ldr	r3, [pc, #180]	; (800b3cc <_strtod_l+0x594>)
 800b318:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800b31c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800b320:	4652      	mov	r2, sl
 800b322:	465b      	mov	r3, fp
 800b324:	e9d5 0100 	ldrd	r0, r1, [r5]
 800b328:	f7f5 f966 	bl	80005f8 <__aeabi_dmul>
 800b32c:	4b28      	ldr	r3, [pc, #160]	; (800b3d0 <_strtod_l+0x598>)
 800b32e:	460a      	mov	r2, r1
 800b330:	400b      	ands	r3, r1
 800b332:	4928      	ldr	r1, [pc, #160]	; (800b3d4 <_strtod_l+0x59c>)
 800b334:	428b      	cmp	r3, r1
 800b336:	4682      	mov	sl, r0
 800b338:	d898      	bhi.n	800b26c <_strtod_l+0x434>
 800b33a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b33e:	428b      	cmp	r3, r1
 800b340:	bf86      	itte	hi
 800b342:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800b3dc <_strtod_l+0x5a4>
 800b346:	f04f 3aff 	movhi.w	sl, #4294967295
 800b34a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800b34e:	2300      	movs	r3, #0
 800b350:	9304      	str	r3, [sp, #16]
 800b352:	e077      	b.n	800b444 <_strtod_l+0x60c>
 800b354:	f018 0f01 	tst.w	r8, #1
 800b358:	d006      	beq.n	800b368 <_strtod_l+0x530>
 800b35a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800b35e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b362:	f7f5 f949 	bl	80005f8 <__aeabi_dmul>
 800b366:	2301      	movs	r3, #1
 800b368:	3501      	adds	r5, #1
 800b36a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b36e:	e7cc      	b.n	800b30a <_strtod_l+0x4d2>
 800b370:	d0ed      	beq.n	800b34e <_strtod_l+0x516>
 800b372:	f1c8 0800 	rsb	r8, r8, #0
 800b376:	f018 020f 	ands.w	r2, r8, #15
 800b37a:	d00a      	beq.n	800b392 <_strtod_l+0x55a>
 800b37c:	4b12      	ldr	r3, [pc, #72]	; (800b3c8 <_strtod_l+0x590>)
 800b37e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b382:	4650      	mov	r0, sl
 800b384:	4659      	mov	r1, fp
 800b386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b38a:	f7f5 fa5f 	bl	800084c <__aeabi_ddiv>
 800b38e:	4682      	mov	sl, r0
 800b390:	468b      	mov	fp, r1
 800b392:	ea5f 1828 	movs.w	r8, r8, asr #4
 800b396:	d0da      	beq.n	800b34e <_strtod_l+0x516>
 800b398:	f1b8 0f1f 	cmp.w	r8, #31
 800b39c:	dd20      	ble.n	800b3e0 <_strtod_l+0x5a8>
 800b39e:	2400      	movs	r4, #0
 800b3a0:	46a0      	mov	r8, r4
 800b3a2:	9407      	str	r4, [sp, #28]
 800b3a4:	9405      	str	r4, [sp, #20]
 800b3a6:	2322      	movs	r3, #34	; 0x22
 800b3a8:	f04f 0a00 	mov.w	sl, #0
 800b3ac:	f04f 0b00 	mov.w	fp, #0
 800b3b0:	f8c9 3000 	str.w	r3, [r9]
 800b3b4:	e765      	b.n	800b282 <_strtod_l+0x44a>
 800b3b6:	bf00      	nop
 800b3b8:	0800ddbd 	.word	0x0800ddbd
 800b3bc:	0800de4b 	.word	0x0800de4b
 800b3c0:	0800ddc5 	.word	0x0800ddc5
 800b3c4:	0800de08 	.word	0x0800de08
 800b3c8:	0800de88 	.word	0x0800de88
 800b3cc:	0800de60 	.word	0x0800de60
 800b3d0:	7ff00000 	.word	0x7ff00000
 800b3d4:	7ca00000 	.word	0x7ca00000
 800b3d8:	fff80000 	.word	0xfff80000
 800b3dc:	7fefffff 	.word	0x7fefffff
 800b3e0:	f018 0310 	ands.w	r3, r8, #16
 800b3e4:	bf18      	it	ne
 800b3e6:	236a      	movne	r3, #106	; 0x6a
 800b3e8:	4da0      	ldr	r5, [pc, #640]	; (800b66c <_strtod_l+0x834>)
 800b3ea:	9304      	str	r3, [sp, #16]
 800b3ec:	4650      	mov	r0, sl
 800b3ee:	4659      	mov	r1, fp
 800b3f0:	2300      	movs	r3, #0
 800b3f2:	f1b8 0f00 	cmp.w	r8, #0
 800b3f6:	f300 810a 	bgt.w	800b60e <_strtod_l+0x7d6>
 800b3fa:	b10b      	cbz	r3, 800b400 <_strtod_l+0x5c8>
 800b3fc:	4682      	mov	sl, r0
 800b3fe:	468b      	mov	fp, r1
 800b400:	9b04      	ldr	r3, [sp, #16]
 800b402:	b1bb      	cbz	r3, 800b434 <_strtod_l+0x5fc>
 800b404:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800b408:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	4659      	mov	r1, fp
 800b410:	dd10      	ble.n	800b434 <_strtod_l+0x5fc>
 800b412:	2b1f      	cmp	r3, #31
 800b414:	f340 8107 	ble.w	800b626 <_strtod_l+0x7ee>
 800b418:	2b34      	cmp	r3, #52	; 0x34
 800b41a:	bfde      	ittt	le
 800b41c:	3b20      	suble	r3, #32
 800b41e:	f04f 32ff 	movle.w	r2, #4294967295
 800b422:	fa02 f303 	lslle.w	r3, r2, r3
 800b426:	f04f 0a00 	mov.w	sl, #0
 800b42a:	bfcc      	ite	gt
 800b42c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800b430:	ea03 0b01 	andle.w	fp, r3, r1
 800b434:	2200      	movs	r2, #0
 800b436:	2300      	movs	r3, #0
 800b438:	4650      	mov	r0, sl
 800b43a:	4659      	mov	r1, fp
 800b43c:	f7f5 fb44 	bl	8000ac8 <__aeabi_dcmpeq>
 800b440:	2800      	cmp	r0, #0
 800b442:	d1ac      	bne.n	800b39e <_strtod_l+0x566>
 800b444:	9b07      	ldr	r3, [sp, #28]
 800b446:	9300      	str	r3, [sp, #0]
 800b448:	9a05      	ldr	r2, [sp, #20]
 800b44a:	9908      	ldr	r1, [sp, #32]
 800b44c:	4623      	mov	r3, r4
 800b44e:	4648      	mov	r0, r9
 800b450:	f001 fda4 	bl	800cf9c <__s2b>
 800b454:	9007      	str	r0, [sp, #28]
 800b456:	2800      	cmp	r0, #0
 800b458:	f43f af08 	beq.w	800b26c <_strtod_l+0x434>
 800b45c:	9a06      	ldr	r2, [sp, #24]
 800b45e:	9b06      	ldr	r3, [sp, #24]
 800b460:	2a00      	cmp	r2, #0
 800b462:	f1c3 0300 	rsb	r3, r3, #0
 800b466:	bfa8      	it	ge
 800b468:	2300      	movge	r3, #0
 800b46a:	930e      	str	r3, [sp, #56]	; 0x38
 800b46c:	2400      	movs	r4, #0
 800b46e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b472:	9316      	str	r3, [sp, #88]	; 0x58
 800b474:	46a0      	mov	r8, r4
 800b476:	9b07      	ldr	r3, [sp, #28]
 800b478:	4648      	mov	r0, r9
 800b47a:	6859      	ldr	r1, [r3, #4]
 800b47c:	f001 fd08 	bl	800ce90 <_Balloc>
 800b480:	9005      	str	r0, [sp, #20]
 800b482:	2800      	cmp	r0, #0
 800b484:	f43f aef6 	beq.w	800b274 <_strtod_l+0x43c>
 800b488:	9b07      	ldr	r3, [sp, #28]
 800b48a:	691a      	ldr	r2, [r3, #16]
 800b48c:	3202      	adds	r2, #2
 800b48e:	f103 010c 	add.w	r1, r3, #12
 800b492:	0092      	lsls	r2, r2, #2
 800b494:	300c      	adds	r0, #12
 800b496:	f7fe fe3b 	bl	800a110 <memcpy>
 800b49a:	aa1e      	add	r2, sp, #120	; 0x78
 800b49c:	a91d      	add	r1, sp, #116	; 0x74
 800b49e:	ec4b ab10 	vmov	d0, sl, fp
 800b4a2:	4648      	mov	r0, r9
 800b4a4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800b4a8:	f002 f834 	bl	800d514 <__d2b>
 800b4ac:	901c      	str	r0, [sp, #112]	; 0x70
 800b4ae:	2800      	cmp	r0, #0
 800b4b0:	f43f aee0 	beq.w	800b274 <_strtod_l+0x43c>
 800b4b4:	2101      	movs	r1, #1
 800b4b6:	4648      	mov	r0, r9
 800b4b8:	f001 fdfc 	bl	800d0b4 <__i2b>
 800b4bc:	4680      	mov	r8, r0
 800b4be:	2800      	cmp	r0, #0
 800b4c0:	f43f aed8 	beq.w	800b274 <_strtod_l+0x43c>
 800b4c4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800b4c6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b4c8:	2e00      	cmp	r6, #0
 800b4ca:	bfab      	itete	ge
 800b4cc:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800b4ce:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800b4d0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800b4d2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800b4d4:	bfac      	ite	ge
 800b4d6:	18f7      	addge	r7, r6, r3
 800b4d8:	1b9d      	sublt	r5, r3, r6
 800b4da:	9b04      	ldr	r3, [sp, #16]
 800b4dc:	1af6      	subs	r6, r6, r3
 800b4de:	4416      	add	r6, r2
 800b4e0:	4b63      	ldr	r3, [pc, #396]	; (800b670 <_strtod_l+0x838>)
 800b4e2:	3e01      	subs	r6, #1
 800b4e4:	429e      	cmp	r6, r3
 800b4e6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b4ea:	f280 80af 	bge.w	800b64c <_strtod_l+0x814>
 800b4ee:	1b9b      	subs	r3, r3, r6
 800b4f0:	2b1f      	cmp	r3, #31
 800b4f2:	eba2 0203 	sub.w	r2, r2, r3
 800b4f6:	f04f 0101 	mov.w	r1, #1
 800b4fa:	f300 809b 	bgt.w	800b634 <_strtod_l+0x7fc>
 800b4fe:	fa01 f303 	lsl.w	r3, r1, r3
 800b502:	930f      	str	r3, [sp, #60]	; 0x3c
 800b504:	2300      	movs	r3, #0
 800b506:	930a      	str	r3, [sp, #40]	; 0x28
 800b508:	18be      	adds	r6, r7, r2
 800b50a:	9b04      	ldr	r3, [sp, #16]
 800b50c:	42b7      	cmp	r7, r6
 800b50e:	4415      	add	r5, r2
 800b510:	441d      	add	r5, r3
 800b512:	463b      	mov	r3, r7
 800b514:	bfa8      	it	ge
 800b516:	4633      	movge	r3, r6
 800b518:	42ab      	cmp	r3, r5
 800b51a:	bfa8      	it	ge
 800b51c:	462b      	movge	r3, r5
 800b51e:	2b00      	cmp	r3, #0
 800b520:	bfc2      	ittt	gt
 800b522:	1af6      	subgt	r6, r6, r3
 800b524:	1aed      	subgt	r5, r5, r3
 800b526:	1aff      	subgt	r7, r7, r3
 800b528:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b52a:	b1bb      	cbz	r3, 800b55c <_strtod_l+0x724>
 800b52c:	4641      	mov	r1, r8
 800b52e:	461a      	mov	r2, r3
 800b530:	4648      	mov	r0, r9
 800b532:	f001 fe5f 	bl	800d1f4 <__pow5mult>
 800b536:	4680      	mov	r8, r0
 800b538:	2800      	cmp	r0, #0
 800b53a:	f43f ae9b 	beq.w	800b274 <_strtod_l+0x43c>
 800b53e:	4601      	mov	r1, r0
 800b540:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b542:	4648      	mov	r0, r9
 800b544:	f001 fdbf 	bl	800d0c6 <__multiply>
 800b548:	900c      	str	r0, [sp, #48]	; 0x30
 800b54a:	2800      	cmp	r0, #0
 800b54c:	f43f ae92 	beq.w	800b274 <_strtod_l+0x43c>
 800b550:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b552:	4648      	mov	r0, r9
 800b554:	f001 fcd0 	bl	800cef8 <_Bfree>
 800b558:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b55a:	931c      	str	r3, [sp, #112]	; 0x70
 800b55c:	2e00      	cmp	r6, #0
 800b55e:	dc7a      	bgt.n	800b656 <_strtod_l+0x81e>
 800b560:	9b06      	ldr	r3, [sp, #24]
 800b562:	2b00      	cmp	r3, #0
 800b564:	dd08      	ble.n	800b578 <_strtod_l+0x740>
 800b566:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b568:	9905      	ldr	r1, [sp, #20]
 800b56a:	4648      	mov	r0, r9
 800b56c:	f001 fe42 	bl	800d1f4 <__pow5mult>
 800b570:	9005      	str	r0, [sp, #20]
 800b572:	2800      	cmp	r0, #0
 800b574:	f43f ae7e 	beq.w	800b274 <_strtod_l+0x43c>
 800b578:	2d00      	cmp	r5, #0
 800b57a:	dd08      	ble.n	800b58e <_strtod_l+0x756>
 800b57c:	462a      	mov	r2, r5
 800b57e:	9905      	ldr	r1, [sp, #20]
 800b580:	4648      	mov	r0, r9
 800b582:	f001 fe85 	bl	800d290 <__lshift>
 800b586:	9005      	str	r0, [sp, #20]
 800b588:	2800      	cmp	r0, #0
 800b58a:	f43f ae73 	beq.w	800b274 <_strtod_l+0x43c>
 800b58e:	2f00      	cmp	r7, #0
 800b590:	dd08      	ble.n	800b5a4 <_strtod_l+0x76c>
 800b592:	4641      	mov	r1, r8
 800b594:	463a      	mov	r2, r7
 800b596:	4648      	mov	r0, r9
 800b598:	f001 fe7a 	bl	800d290 <__lshift>
 800b59c:	4680      	mov	r8, r0
 800b59e:	2800      	cmp	r0, #0
 800b5a0:	f43f ae68 	beq.w	800b274 <_strtod_l+0x43c>
 800b5a4:	9a05      	ldr	r2, [sp, #20]
 800b5a6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b5a8:	4648      	mov	r0, r9
 800b5aa:	f001 fedf 	bl	800d36c <__mdiff>
 800b5ae:	4604      	mov	r4, r0
 800b5b0:	2800      	cmp	r0, #0
 800b5b2:	f43f ae5f 	beq.w	800b274 <_strtod_l+0x43c>
 800b5b6:	68c3      	ldr	r3, [r0, #12]
 800b5b8:	930c      	str	r3, [sp, #48]	; 0x30
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	60c3      	str	r3, [r0, #12]
 800b5be:	4641      	mov	r1, r8
 800b5c0:	f001 feba 	bl	800d338 <__mcmp>
 800b5c4:	2800      	cmp	r0, #0
 800b5c6:	da55      	bge.n	800b674 <_strtod_l+0x83c>
 800b5c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b5ca:	b9e3      	cbnz	r3, 800b606 <_strtod_l+0x7ce>
 800b5cc:	f1ba 0f00 	cmp.w	sl, #0
 800b5d0:	d119      	bne.n	800b606 <_strtod_l+0x7ce>
 800b5d2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b5d6:	b9b3      	cbnz	r3, 800b606 <_strtod_l+0x7ce>
 800b5d8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b5dc:	0d1b      	lsrs	r3, r3, #20
 800b5de:	051b      	lsls	r3, r3, #20
 800b5e0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b5e4:	d90f      	bls.n	800b606 <_strtod_l+0x7ce>
 800b5e6:	6963      	ldr	r3, [r4, #20]
 800b5e8:	b913      	cbnz	r3, 800b5f0 <_strtod_l+0x7b8>
 800b5ea:	6923      	ldr	r3, [r4, #16]
 800b5ec:	2b01      	cmp	r3, #1
 800b5ee:	dd0a      	ble.n	800b606 <_strtod_l+0x7ce>
 800b5f0:	4621      	mov	r1, r4
 800b5f2:	2201      	movs	r2, #1
 800b5f4:	4648      	mov	r0, r9
 800b5f6:	f001 fe4b 	bl	800d290 <__lshift>
 800b5fa:	4641      	mov	r1, r8
 800b5fc:	4604      	mov	r4, r0
 800b5fe:	f001 fe9b 	bl	800d338 <__mcmp>
 800b602:	2800      	cmp	r0, #0
 800b604:	dc67      	bgt.n	800b6d6 <_strtod_l+0x89e>
 800b606:	9b04      	ldr	r3, [sp, #16]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d171      	bne.n	800b6f0 <_strtod_l+0x8b8>
 800b60c:	e63d      	b.n	800b28a <_strtod_l+0x452>
 800b60e:	f018 0f01 	tst.w	r8, #1
 800b612:	d004      	beq.n	800b61e <_strtod_l+0x7e6>
 800b614:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b618:	f7f4 ffee 	bl	80005f8 <__aeabi_dmul>
 800b61c:	2301      	movs	r3, #1
 800b61e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b622:	3508      	adds	r5, #8
 800b624:	e6e5      	b.n	800b3f2 <_strtod_l+0x5ba>
 800b626:	f04f 32ff 	mov.w	r2, #4294967295
 800b62a:	fa02 f303 	lsl.w	r3, r2, r3
 800b62e:	ea03 0a0a 	and.w	sl, r3, sl
 800b632:	e6ff      	b.n	800b434 <_strtod_l+0x5fc>
 800b634:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800b638:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800b63c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800b640:	36e2      	adds	r6, #226	; 0xe2
 800b642:	fa01 f306 	lsl.w	r3, r1, r6
 800b646:	930a      	str	r3, [sp, #40]	; 0x28
 800b648:	910f      	str	r1, [sp, #60]	; 0x3c
 800b64a:	e75d      	b.n	800b508 <_strtod_l+0x6d0>
 800b64c:	2300      	movs	r3, #0
 800b64e:	930a      	str	r3, [sp, #40]	; 0x28
 800b650:	2301      	movs	r3, #1
 800b652:	930f      	str	r3, [sp, #60]	; 0x3c
 800b654:	e758      	b.n	800b508 <_strtod_l+0x6d0>
 800b656:	4632      	mov	r2, r6
 800b658:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b65a:	4648      	mov	r0, r9
 800b65c:	f001 fe18 	bl	800d290 <__lshift>
 800b660:	901c      	str	r0, [sp, #112]	; 0x70
 800b662:	2800      	cmp	r0, #0
 800b664:	f47f af7c 	bne.w	800b560 <_strtod_l+0x728>
 800b668:	e604      	b.n	800b274 <_strtod_l+0x43c>
 800b66a:	bf00      	nop
 800b66c:	0800de20 	.word	0x0800de20
 800b670:	fffffc02 	.word	0xfffffc02
 800b674:	465d      	mov	r5, fp
 800b676:	f040 8086 	bne.w	800b786 <_strtod_l+0x94e>
 800b67a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b67c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b680:	b32a      	cbz	r2, 800b6ce <_strtod_l+0x896>
 800b682:	4aaf      	ldr	r2, [pc, #700]	; (800b940 <_strtod_l+0xb08>)
 800b684:	4293      	cmp	r3, r2
 800b686:	d153      	bne.n	800b730 <_strtod_l+0x8f8>
 800b688:	9b04      	ldr	r3, [sp, #16]
 800b68a:	4650      	mov	r0, sl
 800b68c:	b1d3      	cbz	r3, 800b6c4 <_strtod_l+0x88c>
 800b68e:	4aad      	ldr	r2, [pc, #692]	; (800b944 <_strtod_l+0xb0c>)
 800b690:	402a      	ands	r2, r5
 800b692:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800b696:	f04f 31ff 	mov.w	r1, #4294967295
 800b69a:	d816      	bhi.n	800b6ca <_strtod_l+0x892>
 800b69c:	0d12      	lsrs	r2, r2, #20
 800b69e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b6a2:	fa01 f303 	lsl.w	r3, r1, r3
 800b6a6:	4298      	cmp	r0, r3
 800b6a8:	d142      	bne.n	800b730 <_strtod_l+0x8f8>
 800b6aa:	4ba7      	ldr	r3, [pc, #668]	; (800b948 <_strtod_l+0xb10>)
 800b6ac:	429d      	cmp	r5, r3
 800b6ae:	d102      	bne.n	800b6b6 <_strtod_l+0x87e>
 800b6b0:	3001      	adds	r0, #1
 800b6b2:	f43f addf 	beq.w	800b274 <_strtod_l+0x43c>
 800b6b6:	4ba3      	ldr	r3, [pc, #652]	; (800b944 <_strtod_l+0xb0c>)
 800b6b8:	402b      	ands	r3, r5
 800b6ba:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800b6be:	f04f 0a00 	mov.w	sl, #0
 800b6c2:	e7a0      	b.n	800b606 <_strtod_l+0x7ce>
 800b6c4:	f04f 33ff 	mov.w	r3, #4294967295
 800b6c8:	e7ed      	b.n	800b6a6 <_strtod_l+0x86e>
 800b6ca:	460b      	mov	r3, r1
 800b6cc:	e7eb      	b.n	800b6a6 <_strtod_l+0x86e>
 800b6ce:	bb7b      	cbnz	r3, 800b730 <_strtod_l+0x8f8>
 800b6d0:	f1ba 0f00 	cmp.w	sl, #0
 800b6d4:	d12c      	bne.n	800b730 <_strtod_l+0x8f8>
 800b6d6:	9904      	ldr	r1, [sp, #16]
 800b6d8:	4a9a      	ldr	r2, [pc, #616]	; (800b944 <_strtod_l+0xb0c>)
 800b6da:	465b      	mov	r3, fp
 800b6dc:	b1f1      	cbz	r1, 800b71c <_strtod_l+0x8e4>
 800b6de:	ea02 010b 	and.w	r1, r2, fp
 800b6e2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b6e6:	dc19      	bgt.n	800b71c <_strtod_l+0x8e4>
 800b6e8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b6ec:	f77f ae5b 	ble.w	800b3a6 <_strtod_l+0x56e>
 800b6f0:	4a96      	ldr	r2, [pc, #600]	; (800b94c <_strtod_l+0xb14>)
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800b6f8:	4650      	mov	r0, sl
 800b6fa:	4659      	mov	r1, fp
 800b6fc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b700:	f7f4 ff7a 	bl	80005f8 <__aeabi_dmul>
 800b704:	4682      	mov	sl, r0
 800b706:	468b      	mov	fp, r1
 800b708:	2900      	cmp	r1, #0
 800b70a:	f47f adbe 	bne.w	800b28a <_strtod_l+0x452>
 800b70e:	2800      	cmp	r0, #0
 800b710:	f47f adbb 	bne.w	800b28a <_strtod_l+0x452>
 800b714:	2322      	movs	r3, #34	; 0x22
 800b716:	f8c9 3000 	str.w	r3, [r9]
 800b71a:	e5b6      	b.n	800b28a <_strtod_l+0x452>
 800b71c:	4013      	ands	r3, r2
 800b71e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b722:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b726:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b72a:	f04f 3aff 	mov.w	sl, #4294967295
 800b72e:	e76a      	b.n	800b606 <_strtod_l+0x7ce>
 800b730:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b732:	b193      	cbz	r3, 800b75a <_strtod_l+0x922>
 800b734:	422b      	tst	r3, r5
 800b736:	f43f af66 	beq.w	800b606 <_strtod_l+0x7ce>
 800b73a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b73c:	9a04      	ldr	r2, [sp, #16]
 800b73e:	4650      	mov	r0, sl
 800b740:	4659      	mov	r1, fp
 800b742:	b173      	cbz	r3, 800b762 <_strtod_l+0x92a>
 800b744:	f7ff fb5c 	bl	800ae00 <sulp>
 800b748:	4602      	mov	r2, r0
 800b74a:	460b      	mov	r3, r1
 800b74c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b750:	f7f4 fd9c 	bl	800028c <__adddf3>
 800b754:	4682      	mov	sl, r0
 800b756:	468b      	mov	fp, r1
 800b758:	e755      	b.n	800b606 <_strtod_l+0x7ce>
 800b75a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b75c:	ea13 0f0a 	tst.w	r3, sl
 800b760:	e7e9      	b.n	800b736 <_strtod_l+0x8fe>
 800b762:	f7ff fb4d 	bl	800ae00 <sulp>
 800b766:	4602      	mov	r2, r0
 800b768:	460b      	mov	r3, r1
 800b76a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b76e:	f7f4 fd8b 	bl	8000288 <__aeabi_dsub>
 800b772:	2200      	movs	r2, #0
 800b774:	2300      	movs	r3, #0
 800b776:	4682      	mov	sl, r0
 800b778:	468b      	mov	fp, r1
 800b77a:	f7f5 f9a5 	bl	8000ac8 <__aeabi_dcmpeq>
 800b77e:	2800      	cmp	r0, #0
 800b780:	f47f ae11 	bne.w	800b3a6 <_strtod_l+0x56e>
 800b784:	e73f      	b.n	800b606 <_strtod_l+0x7ce>
 800b786:	4641      	mov	r1, r8
 800b788:	4620      	mov	r0, r4
 800b78a:	f001 ff12 	bl	800d5b2 <__ratio>
 800b78e:	ec57 6b10 	vmov	r6, r7, d0
 800b792:	2200      	movs	r2, #0
 800b794:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b798:	ee10 0a10 	vmov	r0, s0
 800b79c:	4639      	mov	r1, r7
 800b79e:	f7f5 f9a7 	bl	8000af0 <__aeabi_dcmple>
 800b7a2:	2800      	cmp	r0, #0
 800b7a4:	d077      	beq.n	800b896 <_strtod_l+0xa5e>
 800b7a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d04a      	beq.n	800b842 <_strtod_l+0xa0a>
 800b7ac:	4b68      	ldr	r3, [pc, #416]	; (800b950 <_strtod_l+0xb18>)
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800b7b4:	4f66      	ldr	r7, [pc, #408]	; (800b950 <_strtod_l+0xb18>)
 800b7b6:	2600      	movs	r6, #0
 800b7b8:	4b62      	ldr	r3, [pc, #392]	; (800b944 <_strtod_l+0xb0c>)
 800b7ba:	402b      	ands	r3, r5
 800b7bc:	930f      	str	r3, [sp, #60]	; 0x3c
 800b7be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b7c0:	4b64      	ldr	r3, [pc, #400]	; (800b954 <_strtod_l+0xb1c>)
 800b7c2:	429a      	cmp	r2, r3
 800b7c4:	f040 80ce 	bne.w	800b964 <_strtod_l+0xb2c>
 800b7c8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b7cc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b7d0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800b7d4:	ec4b ab10 	vmov	d0, sl, fp
 800b7d8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800b7dc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b7e0:	f001 fe22 	bl	800d428 <__ulp>
 800b7e4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b7e8:	ec53 2b10 	vmov	r2, r3, d0
 800b7ec:	f7f4 ff04 	bl	80005f8 <__aeabi_dmul>
 800b7f0:	4652      	mov	r2, sl
 800b7f2:	465b      	mov	r3, fp
 800b7f4:	f7f4 fd4a 	bl	800028c <__adddf3>
 800b7f8:	460b      	mov	r3, r1
 800b7fa:	4952      	ldr	r1, [pc, #328]	; (800b944 <_strtod_l+0xb0c>)
 800b7fc:	4a56      	ldr	r2, [pc, #344]	; (800b958 <_strtod_l+0xb20>)
 800b7fe:	4019      	ands	r1, r3
 800b800:	4291      	cmp	r1, r2
 800b802:	4682      	mov	sl, r0
 800b804:	d95b      	bls.n	800b8be <_strtod_l+0xa86>
 800b806:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b808:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800b80c:	4293      	cmp	r3, r2
 800b80e:	d103      	bne.n	800b818 <_strtod_l+0x9e0>
 800b810:	9b08      	ldr	r3, [sp, #32]
 800b812:	3301      	adds	r3, #1
 800b814:	f43f ad2e 	beq.w	800b274 <_strtod_l+0x43c>
 800b818:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800b948 <_strtod_l+0xb10>
 800b81c:	f04f 3aff 	mov.w	sl, #4294967295
 800b820:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b822:	4648      	mov	r0, r9
 800b824:	f001 fb68 	bl	800cef8 <_Bfree>
 800b828:	9905      	ldr	r1, [sp, #20]
 800b82a:	4648      	mov	r0, r9
 800b82c:	f001 fb64 	bl	800cef8 <_Bfree>
 800b830:	4641      	mov	r1, r8
 800b832:	4648      	mov	r0, r9
 800b834:	f001 fb60 	bl	800cef8 <_Bfree>
 800b838:	4621      	mov	r1, r4
 800b83a:	4648      	mov	r0, r9
 800b83c:	f001 fb5c 	bl	800cef8 <_Bfree>
 800b840:	e619      	b.n	800b476 <_strtod_l+0x63e>
 800b842:	f1ba 0f00 	cmp.w	sl, #0
 800b846:	d11a      	bne.n	800b87e <_strtod_l+0xa46>
 800b848:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b84c:	b9eb      	cbnz	r3, 800b88a <_strtod_l+0xa52>
 800b84e:	2200      	movs	r2, #0
 800b850:	4b3f      	ldr	r3, [pc, #252]	; (800b950 <_strtod_l+0xb18>)
 800b852:	4630      	mov	r0, r6
 800b854:	4639      	mov	r1, r7
 800b856:	f7f5 f941 	bl	8000adc <__aeabi_dcmplt>
 800b85a:	b9c8      	cbnz	r0, 800b890 <_strtod_l+0xa58>
 800b85c:	4630      	mov	r0, r6
 800b85e:	4639      	mov	r1, r7
 800b860:	2200      	movs	r2, #0
 800b862:	4b3e      	ldr	r3, [pc, #248]	; (800b95c <_strtod_l+0xb24>)
 800b864:	f7f4 fec8 	bl	80005f8 <__aeabi_dmul>
 800b868:	4606      	mov	r6, r0
 800b86a:	460f      	mov	r7, r1
 800b86c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800b870:	9618      	str	r6, [sp, #96]	; 0x60
 800b872:	9319      	str	r3, [sp, #100]	; 0x64
 800b874:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800b878:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800b87c:	e79c      	b.n	800b7b8 <_strtod_l+0x980>
 800b87e:	f1ba 0f01 	cmp.w	sl, #1
 800b882:	d102      	bne.n	800b88a <_strtod_l+0xa52>
 800b884:	2d00      	cmp	r5, #0
 800b886:	f43f ad8e 	beq.w	800b3a6 <_strtod_l+0x56e>
 800b88a:	2200      	movs	r2, #0
 800b88c:	4b34      	ldr	r3, [pc, #208]	; (800b960 <_strtod_l+0xb28>)
 800b88e:	e78f      	b.n	800b7b0 <_strtod_l+0x978>
 800b890:	2600      	movs	r6, #0
 800b892:	4f32      	ldr	r7, [pc, #200]	; (800b95c <_strtod_l+0xb24>)
 800b894:	e7ea      	b.n	800b86c <_strtod_l+0xa34>
 800b896:	4b31      	ldr	r3, [pc, #196]	; (800b95c <_strtod_l+0xb24>)
 800b898:	4630      	mov	r0, r6
 800b89a:	4639      	mov	r1, r7
 800b89c:	2200      	movs	r2, #0
 800b89e:	f7f4 feab 	bl	80005f8 <__aeabi_dmul>
 800b8a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b8a4:	4606      	mov	r6, r0
 800b8a6:	460f      	mov	r7, r1
 800b8a8:	b933      	cbnz	r3, 800b8b8 <_strtod_l+0xa80>
 800b8aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b8ae:	9010      	str	r0, [sp, #64]	; 0x40
 800b8b0:	9311      	str	r3, [sp, #68]	; 0x44
 800b8b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b8b6:	e7df      	b.n	800b878 <_strtod_l+0xa40>
 800b8b8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800b8bc:	e7f9      	b.n	800b8b2 <_strtod_l+0xa7a>
 800b8be:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800b8c2:	9b04      	ldr	r3, [sp, #16]
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d1ab      	bne.n	800b820 <_strtod_l+0x9e8>
 800b8c8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b8cc:	0d1b      	lsrs	r3, r3, #20
 800b8ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b8d0:	051b      	lsls	r3, r3, #20
 800b8d2:	429a      	cmp	r2, r3
 800b8d4:	465d      	mov	r5, fp
 800b8d6:	d1a3      	bne.n	800b820 <_strtod_l+0x9e8>
 800b8d8:	4639      	mov	r1, r7
 800b8da:	4630      	mov	r0, r6
 800b8dc:	f7f5 f93c 	bl	8000b58 <__aeabi_d2iz>
 800b8e0:	f7f4 fe20 	bl	8000524 <__aeabi_i2d>
 800b8e4:	460b      	mov	r3, r1
 800b8e6:	4602      	mov	r2, r0
 800b8e8:	4639      	mov	r1, r7
 800b8ea:	4630      	mov	r0, r6
 800b8ec:	f7f4 fccc 	bl	8000288 <__aeabi_dsub>
 800b8f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b8f2:	4606      	mov	r6, r0
 800b8f4:	460f      	mov	r7, r1
 800b8f6:	b933      	cbnz	r3, 800b906 <_strtod_l+0xace>
 800b8f8:	f1ba 0f00 	cmp.w	sl, #0
 800b8fc:	d103      	bne.n	800b906 <_strtod_l+0xace>
 800b8fe:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800b902:	2d00      	cmp	r5, #0
 800b904:	d06d      	beq.n	800b9e2 <_strtod_l+0xbaa>
 800b906:	a30a      	add	r3, pc, #40	; (adr r3, 800b930 <_strtod_l+0xaf8>)
 800b908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b90c:	4630      	mov	r0, r6
 800b90e:	4639      	mov	r1, r7
 800b910:	f7f5 f8e4 	bl	8000adc <__aeabi_dcmplt>
 800b914:	2800      	cmp	r0, #0
 800b916:	f47f acb8 	bne.w	800b28a <_strtod_l+0x452>
 800b91a:	a307      	add	r3, pc, #28	; (adr r3, 800b938 <_strtod_l+0xb00>)
 800b91c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b920:	4630      	mov	r0, r6
 800b922:	4639      	mov	r1, r7
 800b924:	f7f5 f8f8 	bl	8000b18 <__aeabi_dcmpgt>
 800b928:	2800      	cmp	r0, #0
 800b92a:	f43f af79 	beq.w	800b820 <_strtod_l+0x9e8>
 800b92e:	e4ac      	b.n	800b28a <_strtod_l+0x452>
 800b930:	94a03595 	.word	0x94a03595
 800b934:	3fdfffff 	.word	0x3fdfffff
 800b938:	35afe535 	.word	0x35afe535
 800b93c:	3fe00000 	.word	0x3fe00000
 800b940:	000fffff 	.word	0x000fffff
 800b944:	7ff00000 	.word	0x7ff00000
 800b948:	7fefffff 	.word	0x7fefffff
 800b94c:	39500000 	.word	0x39500000
 800b950:	3ff00000 	.word	0x3ff00000
 800b954:	7fe00000 	.word	0x7fe00000
 800b958:	7c9fffff 	.word	0x7c9fffff
 800b95c:	3fe00000 	.word	0x3fe00000
 800b960:	bff00000 	.word	0xbff00000
 800b964:	9b04      	ldr	r3, [sp, #16]
 800b966:	b333      	cbz	r3, 800b9b6 <_strtod_l+0xb7e>
 800b968:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b96a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b96e:	d822      	bhi.n	800b9b6 <_strtod_l+0xb7e>
 800b970:	a327      	add	r3, pc, #156	; (adr r3, 800ba10 <_strtod_l+0xbd8>)
 800b972:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b976:	4630      	mov	r0, r6
 800b978:	4639      	mov	r1, r7
 800b97a:	f7f5 f8b9 	bl	8000af0 <__aeabi_dcmple>
 800b97e:	b1a0      	cbz	r0, 800b9aa <_strtod_l+0xb72>
 800b980:	4639      	mov	r1, r7
 800b982:	4630      	mov	r0, r6
 800b984:	f7f5 f910 	bl	8000ba8 <__aeabi_d2uiz>
 800b988:	2800      	cmp	r0, #0
 800b98a:	bf08      	it	eq
 800b98c:	2001      	moveq	r0, #1
 800b98e:	f7f4 fdb9 	bl	8000504 <__aeabi_ui2d>
 800b992:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b994:	4606      	mov	r6, r0
 800b996:	460f      	mov	r7, r1
 800b998:	bb03      	cbnz	r3, 800b9dc <_strtod_l+0xba4>
 800b99a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b99e:	9012      	str	r0, [sp, #72]	; 0x48
 800b9a0:	9313      	str	r3, [sp, #76]	; 0x4c
 800b9a2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800b9a6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800b9aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b9ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b9ae:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b9b2:	1a9b      	subs	r3, r3, r2
 800b9b4:	930b      	str	r3, [sp, #44]	; 0x2c
 800b9b6:	ed9d 0b08 	vldr	d0, [sp, #32]
 800b9ba:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800b9be:	f001 fd33 	bl	800d428 <__ulp>
 800b9c2:	4650      	mov	r0, sl
 800b9c4:	ec53 2b10 	vmov	r2, r3, d0
 800b9c8:	4659      	mov	r1, fp
 800b9ca:	f7f4 fe15 	bl	80005f8 <__aeabi_dmul>
 800b9ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b9d2:	f7f4 fc5b 	bl	800028c <__adddf3>
 800b9d6:	4682      	mov	sl, r0
 800b9d8:	468b      	mov	fp, r1
 800b9da:	e772      	b.n	800b8c2 <_strtod_l+0xa8a>
 800b9dc:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800b9e0:	e7df      	b.n	800b9a2 <_strtod_l+0xb6a>
 800b9e2:	a30d      	add	r3, pc, #52	; (adr r3, 800ba18 <_strtod_l+0xbe0>)
 800b9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e8:	f7f5 f878 	bl	8000adc <__aeabi_dcmplt>
 800b9ec:	e79c      	b.n	800b928 <_strtod_l+0xaf0>
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	930d      	str	r3, [sp, #52]	; 0x34
 800b9f2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b9f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b9f6:	6013      	str	r3, [r2, #0]
 800b9f8:	f7ff ba61 	b.w	800aebe <_strtod_l+0x86>
 800b9fc:	2b65      	cmp	r3, #101	; 0x65
 800b9fe:	f04f 0200 	mov.w	r2, #0
 800ba02:	f43f ab4e 	beq.w	800b0a2 <_strtod_l+0x26a>
 800ba06:	2101      	movs	r1, #1
 800ba08:	4614      	mov	r4, r2
 800ba0a:	9104      	str	r1, [sp, #16]
 800ba0c:	f7ff bacb 	b.w	800afa6 <_strtod_l+0x16e>
 800ba10:	ffc00000 	.word	0xffc00000
 800ba14:	41dfffff 	.word	0x41dfffff
 800ba18:	94a03595 	.word	0x94a03595
 800ba1c:	3fcfffff 	.word	0x3fcfffff

0800ba20 <_strtod_r>:
 800ba20:	4b05      	ldr	r3, [pc, #20]	; (800ba38 <_strtod_r+0x18>)
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	b410      	push	{r4}
 800ba26:	6a1b      	ldr	r3, [r3, #32]
 800ba28:	4c04      	ldr	r4, [pc, #16]	; (800ba3c <_strtod_r+0x1c>)
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	bf08      	it	eq
 800ba2e:	4623      	moveq	r3, r4
 800ba30:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba34:	f7ff ba00 	b.w	800ae38 <_strtod_l>
 800ba38:	20000010 	.word	0x20000010
 800ba3c:	20000074 	.word	0x20000074

0800ba40 <_strtol_l.isra.0>:
 800ba40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba44:	4680      	mov	r8, r0
 800ba46:	4689      	mov	r9, r1
 800ba48:	4692      	mov	sl, r2
 800ba4a:	461e      	mov	r6, r3
 800ba4c:	460f      	mov	r7, r1
 800ba4e:	463d      	mov	r5, r7
 800ba50:	9808      	ldr	r0, [sp, #32]
 800ba52:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ba56:	f001 f9ed 	bl	800ce34 <__locale_ctype_ptr_l>
 800ba5a:	4420      	add	r0, r4
 800ba5c:	7843      	ldrb	r3, [r0, #1]
 800ba5e:	f013 0308 	ands.w	r3, r3, #8
 800ba62:	d132      	bne.n	800baca <_strtol_l.isra.0+0x8a>
 800ba64:	2c2d      	cmp	r4, #45	; 0x2d
 800ba66:	d132      	bne.n	800bace <_strtol_l.isra.0+0x8e>
 800ba68:	787c      	ldrb	r4, [r7, #1]
 800ba6a:	1cbd      	adds	r5, r7, #2
 800ba6c:	2201      	movs	r2, #1
 800ba6e:	2e00      	cmp	r6, #0
 800ba70:	d05d      	beq.n	800bb2e <_strtol_l.isra.0+0xee>
 800ba72:	2e10      	cmp	r6, #16
 800ba74:	d109      	bne.n	800ba8a <_strtol_l.isra.0+0x4a>
 800ba76:	2c30      	cmp	r4, #48	; 0x30
 800ba78:	d107      	bne.n	800ba8a <_strtol_l.isra.0+0x4a>
 800ba7a:	782b      	ldrb	r3, [r5, #0]
 800ba7c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ba80:	2b58      	cmp	r3, #88	; 0x58
 800ba82:	d14f      	bne.n	800bb24 <_strtol_l.isra.0+0xe4>
 800ba84:	786c      	ldrb	r4, [r5, #1]
 800ba86:	2610      	movs	r6, #16
 800ba88:	3502      	adds	r5, #2
 800ba8a:	2a00      	cmp	r2, #0
 800ba8c:	bf14      	ite	ne
 800ba8e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800ba92:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800ba96:	2700      	movs	r7, #0
 800ba98:	fbb1 fcf6 	udiv	ip, r1, r6
 800ba9c:	4638      	mov	r0, r7
 800ba9e:	fb06 1e1c 	mls	lr, r6, ip, r1
 800baa2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800baa6:	2b09      	cmp	r3, #9
 800baa8:	d817      	bhi.n	800bada <_strtol_l.isra.0+0x9a>
 800baaa:	461c      	mov	r4, r3
 800baac:	42a6      	cmp	r6, r4
 800baae:	dd23      	ble.n	800baf8 <_strtol_l.isra.0+0xb8>
 800bab0:	1c7b      	adds	r3, r7, #1
 800bab2:	d007      	beq.n	800bac4 <_strtol_l.isra.0+0x84>
 800bab4:	4584      	cmp	ip, r0
 800bab6:	d31c      	bcc.n	800baf2 <_strtol_l.isra.0+0xb2>
 800bab8:	d101      	bne.n	800babe <_strtol_l.isra.0+0x7e>
 800baba:	45a6      	cmp	lr, r4
 800babc:	db19      	blt.n	800baf2 <_strtol_l.isra.0+0xb2>
 800babe:	fb00 4006 	mla	r0, r0, r6, r4
 800bac2:	2701      	movs	r7, #1
 800bac4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bac8:	e7eb      	b.n	800baa2 <_strtol_l.isra.0+0x62>
 800baca:	462f      	mov	r7, r5
 800bacc:	e7bf      	b.n	800ba4e <_strtol_l.isra.0+0xe>
 800bace:	2c2b      	cmp	r4, #43	; 0x2b
 800bad0:	bf04      	itt	eq
 800bad2:	1cbd      	addeq	r5, r7, #2
 800bad4:	787c      	ldrbeq	r4, [r7, #1]
 800bad6:	461a      	mov	r2, r3
 800bad8:	e7c9      	b.n	800ba6e <_strtol_l.isra.0+0x2e>
 800bada:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800bade:	2b19      	cmp	r3, #25
 800bae0:	d801      	bhi.n	800bae6 <_strtol_l.isra.0+0xa6>
 800bae2:	3c37      	subs	r4, #55	; 0x37
 800bae4:	e7e2      	b.n	800baac <_strtol_l.isra.0+0x6c>
 800bae6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800baea:	2b19      	cmp	r3, #25
 800baec:	d804      	bhi.n	800baf8 <_strtol_l.isra.0+0xb8>
 800baee:	3c57      	subs	r4, #87	; 0x57
 800baf0:	e7dc      	b.n	800baac <_strtol_l.isra.0+0x6c>
 800baf2:	f04f 37ff 	mov.w	r7, #4294967295
 800baf6:	e7e5      	b.n	800bac4 <_strtol_l.isra.0+0x84>
 800baf8:	1c7b      	adds	r3, r7, #1
 800bafa:	d108      	bne.n	800bb0e <_strtol_l.isra.0+0xce>
 800bafc:	2322      	movs	r3, #34	; 0x22
 800bafe:	f8c8 3000 	str.w	r3, [r8]
 800bb02:	4608      	mov	r0, r1
 800bb04:	f1ba 0f00 	cmp.w	sl, #0
 800bb08:	d107      	bne.n	800bb1a <_strtol_l.isra.0+0xda>
 800bb0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb0e:	b102      	cbz	r2, 800bb12 <_strtol_l.isra.0+0xd2>
 800bb10:	4240      	negs	r0, r0
 800bb12:	f1ba 0f00 	cmp.w	sl, #0
 800bb16:	d0f8      	beq.n	800bb0a <_strtol_l.isra.0+0xca>
 800bb18:	b10f      	cbz	r7, 800bb1e <_strtol_l.isra.0+0xde>
 800bb1a:	f105 39ff 	add.w	r9, r5, #4294967295
 800bb1e:	f8ca 9000 	str.w	r9, [sl]
 800bb22:	e7f2      	b.n	800bb0a <_strtol_l.isra.0+0xca>
 800bb24:	2430      	movs	r4, #48	; 0x30
 800bb26:	2e00      	cmp	r6, #0
 800bb28:	d1af      	bne.n	800ba8a <_strtol_l.isra.0+0x4a>
 800bb2a:	2608      	movs	r6, #8
 800bb2c:	e7ad      	b.n	800ba8a <_strtol_l.isra.0+0x4a>
 800bb2e:	2c30      	cmp	r4, #48	; 0x30
 800bb30:	d0a3      	beq.n	800ba7a <_strtol_l.isra.0+0x3a>
 800bb32:	260a      	movs	r6, #10
 800bb34:	e7a9      	b.n	800ba8a <_strtol_l.isra.0+0x4a>
	...

0800bb38 <_strtol_r>:
 800bb38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bb3a:	4c06      	ldr	r4, [pc, #24]	; (800bb54 <_strtol_r+0x1c>)
 800bb3c:	4d06      	ldr	r5, [pc, #24]	; (800bb58 <_strtol_r+0x20>)
 800bb3e:	6824      	ldr	r4, [r4, #0]
 800bb40:	6a24      	ldr	r4, [r4, #32]
 800bb42:	2c00      	cmp	r4, #0
 800bb44:	bf08      	it	eq
 800bb46:	462c      	moveq	r4, r5
 800bb48:	9400      	str	r4, [sp, #0]
 800bb4a:	f7ff ff79 	bl	800ba40 <_strtol_l.isra.0>
 800bb4e:	b003      	add	sp, #12
 800bb50:	bd30      	pop	{r4, r5, pc}
 800bb52:	bf00      	nop
 800bb54:	20000010 	.word	0x20000010
 800bb58:	20000074 	.word	0x20000074

0800bb5c <quorem>:
 800bb5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb60:	6903      	ldr	r3, [r0, #16]
 800bb62:	690c      	ldr	r4, [r1, #16]
 800bb64:	42a3      	cmp	r3, r4
 800bb66:	4680      	mov	r8, r0
 800bb68:	f2c0 8082 	blt.w	800bc70 <quorem+0x114>
 800bb6c:	3c01      	subs	r4, #1
 800bb6e:	f101 0714 	add.w	r7, r1, #20
 800bb72:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800bb76:	f100 0614 	add.w	r6, r0, #20
 800bb7a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800bb7e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800bb82:	eb06 030c 	add.w	r3, r6, ip
 800bb86:	3501      	adds	r5, #1
 800bb88:	eb07 090c 	add.w	r9, r7, ip
 800bb8c:	9301      	str	r3, [sp, #4]
 800bb8e:	fbb0 f5f5 	udiv	r5, r0, r5
 800bb92:	b395      	cbz	r5, 800bbfa <quorem+0x9e>
 800bb94:	f04f 0a00 	mov.w	sl, #0
 800bb98:	4638      	mov	r0, r7
 800bb9a:	46b6      	mov	lr, r6
 800bb9c:	46d3      	mov	fp, sl
 800bb9e:	f850 2b04 	ldr.w	r2, [r0], #4
 800bba2:	b293      	uxth	r3, r2
 800bba4:	fb05 a303 	mla	r3, r5, r3, sl
 800bba8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bbac:	b29b      	uxth	r3, r3
 800bbae:	ebab 0303 	sub.w	r3, fp, r3
 800bbb2:	0c12      	lsrs	r2, r2, #16
 800bbb4:	f8de b000 	ldr.w	fp, [lr]
 800bbb8:	fb05 a202 	mla	r2, r5, r2, sl
 800bbbc:	fa13 f38b 	uxtah	r3, r3, fp
 800bbc0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800bbc4:	fa1f fb82 	uxth.w	fp, r2
 800bbc8:	f8de 2000 	ldr.w	r2, [lr]
 800bbcc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800bbd0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bbd4:	b29b      	uxth	r3, r3
 800bbd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bbda:	4581      	cmp	r9, r0
 800bbdc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800bbe0:	f84e 3b04 	str.w	r3, [lr], #4
 800bbe4:	d2db      	bcs.n	800bb9e <quorem+0x42>
 800bbe6:	f856 300c 	ldr.w	r3, [r6, ip]
 800bbea:	b933      	cbnz	r3, 800bbfa <quorem+0x9e>
 800bbec:	9b01      	ldr	r3, [sp, #4]
 800bbee:	3b04      	subs	r3, #4
 800bbf0:	429e      	cmp	r6, r3
 800bbf2:	461a      	mov	r2, r3
 800bbf4:	d330      	bcc.n	800bc58 <quorem+0xfc>
 800bbf6:	f8c8 4010 	str.w	r4, [r8, #16]
 800bbfa:	4640      	mov	r0, r8
 800bbfc:	f001 fb9c 	bl	800d338 <__mcmp>
 800bc00:	2800      	cmp	r0, #0
 800bc02:	db25      	blt.n	800bc50 <quorem+0xf4>
 800bc04:	3501      	adds	r5, #1
 800bc06:	4630      	mov	r0, r6
 800bc08:	f04f 0c00 	mov.w	ip, #0
 800bc0c:	f857 2b04 	ldr.w	r2, [r7], #4
 800bc10:	f8d0 e000 	ldr.w	lr, [r0]
 800bc14:	b293      	uxth	r3, r2
 800bc16:	ebac 0303 	sub.w	r3, ip, r3
 800bc1a:	0c12      	lsrs	r2, r2, #16
 800bc1c:	fa13 f38e 	uxtah	r3, r3, lr
 800bc20:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800bc24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bc28:	b29b      	uxth	r3, r3
 800bc2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc2e:	45b9      	cmp	r9, r7
 800bc30:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bc34:	f840 3b04 	str.w	r3, [r0], #4
 800bc38:	d2e8      	bcs.n	800bc0c <quorem+0xb0>
 800bc3a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800bc3e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800bc42:	b92a      	cbnz	r2, 800bc50 <quorem+0xf4>
 800bc44:	3b04      	subs	r3, #4
 800bc46:	429e      	cmp	r6, r3
 800bc48:	461a      	mov	r2, r3
 800bc4a:	d30b      	bcc.n	800bc64 <quorem+0x108>
 800bc4c:	f8c8 4010 	str.w	r4, [r8, #16]
 800bc50:	4628      	mov	r0, r5
 800bc52:	b003      	add	sp, #12
 800bc54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc58:	6812      	ldr	r2, [r2, #0]
 800bc5a:	3b04      	subs	r3, #4
 800bc5c:	2a00      	cmp	r2, #0
 800bc5e:	d1ca      	bne.n	800bbf6 <quorem+0x9a>
 800bc60:	3c01      	subs	r4, #1
 800bc62:	e7c5      	b.n	800bbf0 <quorem+0x94>
 800bc64:	6812      	ldr	r2, [r2, #0]
 800bc66:	3b04      	subs	r3, #4
 800bc68:	2a00      	cmp	r2, #0
 800bc6a:	d1ef      	bne.n	800bc4c <quorem+0xf0>
 800bc6c:	3c01      	subs	r4, #1
 800bc6e:	e7ea      	b.n	800bc46 <quorem+0xea>
 800bc70:	2000      	movs	r0, #0
 800bc72:	e7ee      	b.n	800bc52 <quorem+0xf6>
 800bc74:	0000      	movs	r0, r0
	...

0800bc78 <_dtoa_r>:
 800bc78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc7c:	ec57 6b10 	vmov	r6, r7, d0
 800bc80:	b097      	sub	sp, #92	; 0x5c
 800bc82:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bc84:	9106      	str	r1, [sp, #24]
 800bc86:	4604      	mov	r4, r0
 800bc88:	920b      	str	r2, [sp, #44]	; 0x2c
 800bc8a:	9312      	str	r3, [sp, #72]	; 0x48
 800bc8c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bc90:	e9cd 6700 	strd	r6, r7, [sp]
 800bc94:	b93d      	cbnz	r5, 800bca6 <_dtoa_r+0x2e>
 800bc96:	2010      	movs	r0, #16
 800bc98:	f001 f8e0 	bl	800ce5c <malloc>
 800bc9c:	6260      	str	r0, [r4, #36]	; 0x24
 800bc9e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bca2:	6005      	str	r5, [r0, #0]
 800bca4:	60c5      	str	r5, [r0, #12]
 800bca6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bca8:	6819      	ldr	r1, [r3, #0]
 800bcaa:	b151      	cbz	r1, 800bcc2 <_dtoa_r+0x4a>
 800bcac:	685a      	ldr	r2, [r3, #4]
 800bcae:	604a      	str	r2, [r1, #4]
 800bcb0:	2301      	movs	r3, #1
 800bcb2:	4093      	lsls	r3, r2
 800bcb4:	608b      	str	r3, [r1, #8]
 800bcb6:	4620      	mov	r0, r4
 800bcb8:	f001 f91e 	bl	800cef8 <_Bfree>
 800bcbc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	601a      	str	r2, [r3, #0]
 800bcc2:	1e3b      	subs	r3, r7, #0
 800bcc4:	bfbb      	ittet	lt
 800bcc6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800bcca:	9301      	strlt	r3, [sp, #4]
 800bccc:	2300      	movge	r3, #0
 800bcce:	2201      	movlt	r2, #1
 800bcd0:	bfac      	ite	ge
 800bcd2:	f8c8 3000 	strge.w	r3, [r8]
 800bcd6:	f8c8 2000 	strlt.w	r2, [r8]
 800bcda:	4baf      	ldr	r3, [pc, #700]	; (800bf98 <_dtoa_r+0x320>)
 800bcdc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800bce0:	ea33 0308 	bics.w	r3, r3, r8
 800bce4:	d114      	bne.n	800bd10 <_dtoa_r+0x98>
 800bce6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bce8:	f242 730f 	movw	r3, #9999	; 0x270f
 800bcec:	6013      	str	r3, [r2, #0]
 800bcee:	9b00      	ldr	r3, [sp, #0]
 800bcf0:	b923      	cbnz	r3, 800bcfc <_dtoa_r+0x84>
 800bcf2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800bcf6:	2800      	cmp	r0, #0
 800bcf8:	f000 8542 	beq.w	800c780 <_dtoa_r+0xb08>
 800bcfc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bcfe:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800bfac <_dtoa_r+0x334>
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	f000 8544 	beq.w	800c790 <_dtoa_r+0xb18>
 800bd08:	f10b 0303 	add.w	r3, fp, #3
 800bd0c:	f000 bd3e 	b.w	800c78c <_dtoa_r+0xb14>
 800bd10:	e9dd 6700 	ldrd	r6, r7, [sp]
 800bd14:	2200      	movs	r2, #0
 800bd16:	2300      	movs	r3, #0
 800bd18:	4630      	mov	r0, r6
 800bd1a:	4639      	mov	r1, r7
 800bd1c:	f7f4 fed4 	bl	8000ac8 <__aeabi_dcmpeq>
 800bd20:	4681      	mov	r9, r0
 800bd22:	b168      	cbz	r0, 800bd40 <_dtoa_r+0xc8>
 800bd24:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bd26:	2301      	movs	r3, #1
 800bd28:	6013      	str	r3, [r2, #0]
 800bd2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	f000 8524 	beq.w	800c77a <_dtoa_r+0xb02>
 800bd32:	4b9a      	ldr	r3, [pc, #616]	; (800bf9c <_dtoa_r+0x324>)
 800bd34:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bd36:	f103 3bff 	add.w	fp, r3, #4294967295
 800bd3a:	6013      	str	r3, [r2, #0]
 800bd3c:	f000 bd28 	b.w	800c790 <_dtoa_r+0xb18>
 800bd40:	aa14      	add	r2, sp, #80	; 0x50
 800bd42:	a915      	add	r1, sp, #84	; 0x54
 800bd44:	ec47 6b10 	vmov	d0, r6, r7
 800bd48:	4620      	mov	r0, r4
 800bd4a:	f001 fbe3 	bl	800d514 <__d2b>
 800bd4e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800bd52:	9004      	str	r0, [sp, #16]
 800bd54:	2d00      	cmp	r5, #0
 800bd56:	d07c      	beq.n	800be52 <_dtoa_r+0x1da>
 800bd58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bd5c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800bd60:	46b2      	mov	sl, r6
 800bd62:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800bd66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bd6a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800bd6e:	2200      	movs	r2, #0
 800bd70:	4b8b      	ldr	r3, [pc, #556]	; (800bfa0 <_dtoa_r+0x328>)
 800bd72:	4650      	mov	r0, sl
 800bd74:	4659      	mov	r1, fp
 800bd76:	f7f4 fa87 	bl	8000288 <__aeabi_dsub>
 800bd7a:	a381      	add	r3, pc, #516	; (adr r3, 800bf80 <_dtoa_r+0x308>)
 800bd7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd80:	f7f4 fc3a 	bl	80005f8 <__aeabi_dmul>
 800bd84:	a380      	add	r3, pc, #512	; (adr r3, 800bf88 <_dtoa_r+0x310>)
 800bd86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd8a:	f7f4 fa7f 	bl	800028c <__adddf3>
 800bd8e:	4606      	mov	r6, r0
 800bd90:	4628      	mov	r0, r5
 800bd92:	460f      	mov	r7, r1
 800bd94:	f7f4 fbc6 	bl	8000524 <__aeabi_i2d>
 800bd98:	a37d      	add	r3, pc, #500	; (adr r3, 800bf90 <_dtoa_r+0x318>)
 800bd9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd9e:	f7f4 fc2b 	bl	80005f8 <__aeabi_dmul>
 800bda2:	4602      	mov	r2, r0
 800bda4:	460b      	mov	r3, r1
 800bda6:	4630      	mov	r0, r6
 800bda8:	4639      	mov	r1, r7
 800bdaa:	f7f4 fa6f 	bl	800028c <__adddf3>
 800bdae:	4606      	mov	r6, r0
 800bdb0:	460f      	mov	r7, r1
 800bdb2:	f7f4 fed1 	bl	8000b58 <__aeabi_d2iz>
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	4682      	mov	sl, r0
 800bdba:	2300      	movs	r3, #0
 800bdbc:	4630      	mov	r0, r6
 800bdbe:	4639      	mov	r1, r7
 800bdc0:	f7f4 fe8c 	bl	8000adc <__aeabi_dcmplt>
 800bdc4:	b148      	cbz	r0, 800bdda <_dtoa_r+0x162>
 800bdc6:	4650      	mov	r0, sl
 800bdc8:	f7f4 fbac 	bl	8000524 <__aeabi_i2d>
 800bdcc:	4632      	mov	r2, r6
 800bdce:	463b      	mov	r3, r7
 800bdd0:	f7f4 fe7a 	bl	8000ac8 <__aeabi_dcmpeq>
 800bdd4:	b908      	cbnz	r0, 800bdda <_dtoa_r+0x162>
 800bdd6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bdda:	f1ba 0f16 	cmp.w	sl, #22
 800bdde:	d859      	bhi.n	800be94 <_dtoa_r+0x21c>
 800bde0:	4970      	ldr	r1, [pc, #448]	; (800bfa4 <_dtoa_r+0x32c>)
 800bde2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800bde6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bdea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bdee:	f7f4 fe93 	bl	8000b18 <__aeabi_dcmpgt>
 800bdf2:	2800      	cmp	r0, #0
 800bdf4:	d050      	beq.n	800be98 <_dtoa_r+0x220>
 800bdf6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	930f      	str	r3, [sp, #60]	; 0x3c
 800bdfe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800be00:	1b5d      	subs	r5, r3, r5
 800be02:	f1b5 0801 	subs.w	r8, r5, #1
 800be06:	bf49      	itett	mi
 800be08:	f1c5 0301 	rsbmi	r3, r5, #1
 800be0c:	2300      	movpl	r3, #0
 800be0e:	9305      	strmi	r3, [sp, #20]
 800be10:	f04f 0800 	movmi.w	r8, #0
 800be14:	bf58      	it	pl
 800be16:	9305      	strpl	r3, [sp, #20]
 800be18:	f1ba 0f00 	cmp.w	sl, #0
 800be1c:	db3e      	blt.n	800be9c <_dtoa_r+0x224>
 800be1e:	2300      	movs	r3, #0
 800be20:	44d0      	add	r8, sl
 800be22:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800be26:	9307      	str	r3, [sp, #28]
 800be28:	9b06      	ldr	r3, [sp, #24]
 800be2a:	2b09      	cmp	r3, #9
 800be2c:	f200 8090 	bhi.w	800bf50 <_dtoa_r+0x2d8>
 800be30:	2b05      	cmp	r3, #5
 800be32:	bfc4      	itt	gt
 800be34:	3b04      	subgt	r3, #4
 800be36:	9306      	strgt	r3, [sp, #24]
 800be38:	9b06      	ldr	r3, [sp, #24]
 800be3a:	f1a3 0302 	sub.w	r3, r3, #2
 800be3e:	bfcc      	ite	gt
 800be40:	2500      	movgt	r5, #0
 800be42:	2501      	movle	r5, #1
 800be44:	2b03      	cmp	r3, #3
 800be46:	f200 808f 	bhi.w	800bf68 <_dtoa_r+0x2f0>
 800be4a:	e8df f003 	tbb	[pc, r3]
 800be4e:	7f7d      	.short	0x7f7d
 800be50:	7131      	.short	0x7131
 800be52:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800be56:	441d      	add	r5, r3
 800be58:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800be5c:	2820      	cmp	r0, #32
 800be5e:	dd13      	ble.n	800be88 <_dtoa_r+0x210>
 800be60:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800be64:	9b00      	ldr	r3, [sp, #0]
 800be66:	fa08 f800 	lsl.w	r8, r8, r0
 800be6a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800be6e:	fa23 f000 	lsr.w	r0, r3, r0
 800be72:	ea48 0000 	orr.w	r0, r8, r0
 800be76:	f7f4 fb45 	bl	8000504 <__aeabi_ui2d>
 800be7a:	2301      	movs	r3, #1
 800be7c:	4682      	mov	sl, r0
 800be7e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800be82:	3d01      	subs	r5, #1
 800be84:	9313      	str	r3, [sp, #76]	; 0x4c
 800be86:	e772      	b.n	800bd6e <_dtoa_r+0xf6>
 800be88:	9b00      	ldr	r3, [sp, #0]
 800be8a:	f1c0 0020 	rsb	r0, r0, #32
 800be8e:	fa03 f000 	lsl.w	r0, r3, r0
 800be92:	e7f0      	b.n	800be76 <_dtoa_r+0x1fe>
 800be94:	2301      	movs	r3, #1
 800be96:	e7b1      	b.n	800bdfc <_dtoa_r+0x184>
 800be98:	900f      	str	r0, [sp, #60]	; 0x3c
 800be9a:	e7b0      	b.n	800bdfe <_dtoa_r+0x186>
 800be9c:	9b05      	ldr	r3, [sp, #20]
 800be9e:	eba3 030a 	sub.w	r3, r3, sl
 800bea2:	9305      	str	r3, [sp, #20]
 800bea4:	f1ca 0300 	rsb	r3, sl, #0
 800bea8:	9307      	str	r3, [sp, #28]
 800beaa:	2300      	movs	r3, #0
 800beac:	930e      	str	r3, [sp, #56]	; 0x38
 800beae:	e7bb      	b.n	800be28 <_dtoa_r+0x1b0>
 800beb0:	2301      	movs	r3, #1
 800beb2:	930a      	str	r3, [sp, #40]	; 0x28
 800beb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	dd59      	ble.n	800bf6e <_dtoa_r+0x2f6>
 800beba:	9302      	str	r3, [sp, #8]
 800bebc:	4699      	mov	r9, r3
 800bebe:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800bec0:	2200      	movs	r2, #0
 800bec2:	6072      	str	r2, [r6, #4]
 800bec4:	2204      	movs	r2, #4
 800bec6:	f102 0014 	add.w	r0, r2, #20
 800beca:	4298      	cmp	r0, r3
 800becc:	6871      	ldr	r1, [r6, #4]
 800bece:	d953      	bls.n	800bf78 <_dtoa_r+0x300>
 800bed0:	4620      	mov	r0, r4
 800bed2:	f000 ffdd 	bl	800ce90 <_Balloc>
 800bed6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bed8:	6030      	str	r0, [r6, #0]
 800beda:	f1b9 0f0e 	cmp.w	r9, #14
 800bede:	f8d3 b000 	ldr.w	fp, [r3]
 800bee2:	f200 80e6 	bhi.w	800c0b2 <_dtoa_r+0x43a>
 800bee6:	2d00      	cmp	r5, #0
 800bee8:	f000 80e3 	beq.w	800c0b2 <_dtoa_r+0x43a>
 800beec:	ed9d 7b00 	vldr	d7, [sp]
 800bef0:	f1ba 0f00 	cmp.w	sl, #0
 800bef4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800bef8:	dd74      	ble.n	800bfe4 <_dtoa_r+0x36c>
 800befa:	4a2a      	ldr	r2, [pc, #168]	; (800bfa4 <_dtoa_r+0x32c>)
 800befc:	f00a 030f 	and.w	r3, sl, #15
 800bf00:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bf04:	ed93 7b00 	vldr	d7, [r3]
 800bf08:	ea4f 162a 	mov.w	r6, sl, asr #4
 800bf0c:	06f0      	lsls	r0, r6, #27
 800bf0e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800bf12:	d565      	bpl.n	800bfe0 <_dtoa_r+0x368>
 800bf14:	4b24      	ldr	r3, [pc, #144]	; (800bfa8 <_dtoa_r+0x330>)
 800bf16:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bf1a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bf1e:	f7f4 fc95 	bl	800084c <__aeabi_ddiv>
 800bf22:	e9cd 0100 	strd	r0, r1, [sp]
 800bf26:	f006 060f 	and.w	r6, r6, #15
 800bf2a:	2503      	movs	r5, #3
 800bf2c:	4f1e      	ldr	r7, [pc, #120]	; (800bfa8 <_dtoa_r+0x330>)
 800bf2e:	e04c      	b.n	800bfca <_dtoa_r+0x352>
 800bf30:	2301      	movs	r3, #1
 800bf32:	930a      	str	r3, [sp, #40]	; 0x28
 800bf34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf36:	4453      	add	r3, sl
 800bf38:	f103 0901 	add.w	r9, r3, #1
 800bf3c:	9302      	str	r3, [sp, #8]
 800bf3e:	464b      	mov	r3, r9
 800bf40:	2b01      	cmp	r3, #1
 800bf42:	bfb8      	it	lt
 800bf44:	2301      	movlt	r3, #1
 800bf46:	e7ba      	b.n	800bebe <_dtoa_r+0x246>
 800bf48:	2300      	movs	r3, #0
 800bf4a:	e7b2      	b.n	800beb2 <_dtoa_r+0x23a>
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	e7f0      	b.n	800bf32 <_dtoa_r+0x2ba>
 800bf50:	2501      	movs	r5, #1
 800bf52:	2300      	movs	r3, #0
 800bf54:	9306      	str	r3, [sp, #24]
 800bf56:	950a      	str	r5, [sp, #40]	; 0x28
 800bf58:	f04f 33ff 	mov.w	r3, #4294967295
 800bf5c:	9302      	str	r3, [sp, #8]
 800bf5e:	4699      	mov	r9, r3
 800bf60:	2200      	movs	r2, #0
 800bf62:	2312      	movs	r3, #18
 800bf64:	920b      	str	r2, [sp, #44]	; 0x2c
 800bf66:	e7aa      	b.n	800bebe <_dtoa_r+0x246>
 800bf68:	2301      	movs	r3, #1
 800bf6a:	930a      	str	r3, [sp, #40]	; 0x28
 800bf6c:	e7f4      	b.n	800bf58 <_dtoa_r+0x2e0>
 800bf6e:	2301      	movs	r3, #1
 800bf70:	9302      	str	r3, [sp, #8]
 800bf72:	4699      	mov	r9, r3
 800bf74:	461a      	mov	r2, r3
 800bf76:	e7f5      	b.n	800bf64 <_dtoa_r+0x2ec>
 800bf78:	3101      	adds	r1, #1
 800bf7a:	6071      	str	r1, [r6, #4]
 800bf7c:	0052      	lsls	r2, r2, #1
 800bf7e:	e7a2      	b.n	800bec6 <_dtoa_r+0x24e>
 800bf80:	636f4361 	.word	0x636f4361
 800bf84:	3fd287a7 	.word	0x3fd287a7
 800bf88:	8b60c8b3 	.word	0x8b60c8b3
 800bf8c:	3fc68a28 	.word	0x3fc68a28
 800bf90:	509f79fb 	.word	0x509f79fb
 800bf94:	3fd34413 	.word	0x3fd34413
 800bf98:	7ff00000 	.word	0x7ff00000
 800bf9c:	0800ddc9 	.word	0x0800ddc9
 800bfa0:	3ff80000 	.word	0x3ff80000
 800bfa4:	0800de88 	.word	0x0800de88
 800bfa8:	0800de60 	.word	0x0800de60
 800bfac:	0800de51 	.word	0x0800de51
 800bfb0:	07f1      	lsls	r1, r6, #31
 800bfb2:	d508      	bpl.n	800bfc6 <_dtoa_r+0x34e>
 800bfb4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bfb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bfbc:	f7f4 fb1c 	bl	80005f8 <__aeabi_dmul>
 800bfc0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bfc4:	3501      	adds	r5, #1
 800bfc6:	1076      	asrs	r6, r6, #1
 800bfc8:	3708      	adds	r7, #8
 800bfca:	2e00      	cmp	r6, #0
 800bfcc:	d1f0      	bne.n	800bfb0 <_dtoa_r+0x338>
 800bfce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bfd2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bfd6:	f7f4 fc39 	bl	800084c <__aeabi_ddiv>
 800bfda:	e9cd 0100 	strd	r0, r1, [sp]
 800bfde:	e01a      	b.n	800c016 <_dtoa_r+0x39e>
 800bfe0:	2502      	movs	r5, #2
 800bfe2:	e7a3      	b.n	800bf2c <_dtoa_r+0x2b4>
 800bfe4:	f000 80a0 	beq.w	800c128 <_dtoa_r+0x4b0>
 800bfe8:	f1ca 0600 	rsb	r6, sl, #0
 800bfec:	4b9f      	ldr	r3, [pc, #636]	; (800c26c <_dtoa_r+0x5f4>)
 800bfee:	4fa0      	ldr	r7, [pc, #640]	; (800c270 <_dtoa_r+0x5f8>)
 800bff0:	f006 020f 	and.w	r2, r6, #15
 800bff4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bffc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c000:	f7f4 fafa 	bl	80005f8 <__aeabi_dmul>
 800c004:	e9cd 0100 	strd	r0, r1, [sp]
 800c008:	1136      	asrs	r6, r6, #4
 800c00a:	2300      	movs	r3, #0
 800c00c:	2502      	movs	r5, #2
 800c00e:	2e00      	cmp	r6, #0
 800c010:	d17f      	bne.n	800c112 <_dtoa_r+0x49a>
 800c012:	2b00      	cmp	r3, #0
 800c014:	d1e1      	bne.n	800bfda <_dtoa_r+0x362>
 800c016:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c018:	2b00      	cmp	r3, #0
 800c01a:	f000 8087 	beq.w	800c12c <_dtoa_r+0x4b4>
 800c01e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c022:	2200      	movs	r2, #0
 800c024:	4b93      	ldr	r3, [pc, #588]	; (800c274 <_dtoa_r+0x5fc>)
 800c026:	4630      	mov	r0, r6
 800c028:	4639      	mov	r1, r7
 800c02a:	f7f4 fd57 	bl	8000adc <__aeabi_dcmplt>
 800c02e:	2800      	cmp	r0, #0
 800c030:	d07c      	beq.n	800c12c <_dtoa_r+0x4b4>
 800c032:	f1b9 0f00 	cmp.w	r9, #0
 800c036:	d079      	beq.n	800c12c <_dtoa_r+0x4b4>
 800c038:	9b02      	ldr	r3, [sp, #8]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	dd35      	ble.n	800c0aa <_dtoa_r+0x432>
 800c03e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c042:	9308      	str	r3, [sp, #32]
 800c044:	4639      	mov	r1, r7
 800c046:	2200      	movs	r2, #0
 800c048:	4b8b      	ldr	r3, [pc, #556]	; (800c278 <_dtoa_r+0x600>)
 800c04a:	4630      	mov	r0, r6
 800c04c:	f7f4 fad4 	bl	80005f8 <__aeabi_dmul>
 800c050:	e9cd 0100 	strd	r0, r1, [sp]
 800c054:	9f02      	ldr	r7, [sp, #8]
 800c056:	3501      	adds	r5, #1
 800c058:	4628      	mov	r0, r5
 800c05a:	f7f4 fa63 	bl	8000524 <__aeabi_i2d>
 800c05e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c062:	f7f4 fac9 	bl	80005f8 <__aeabi_dmul>
 800c066:	2200      	movs	r2, #0
 800c068:	4b84      	ldr	r3, [pc, #528]	; (800c27c <_dtoa_r+0x604>)
 800c06a:	f7f4 f90f 	bl	800028c <__adddf3>
 800c06e:	4605      	mov	r5, r0
 800c070:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800c074:	2f00      	cmp	r7, #0
 800c076:	d15d      	bne.n	800c134 <_dtoa_r+0x4bc>
 800c078:	2200      	movs	r2, #0
 800c07a:	4b81      	ldr	r3, [pc, #516]	; (800c280 <_dtoa_r+0x608>)
 800c07c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c080:	f7f4 f902 	bl	8000288 <__aeabi_dsub>
 800c084:	462a      	mov	r2, r5
 800c086:	4633      	mov	r3, r6
 800c088:	e9cd 0100 	strd	r0, r1, [sp]
 800c08c:	f7f4 fd44 	bl	8000b18 <__aeabi_dcmpgt>
 800c090:	2800      	cmp	r0, #0
 800c092:	f040 8288 	bne.w	800c5a6 <_dtoa_r+0x92e>
 800c096:	462a      	mov	r2, r5
 800c098:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c09c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c0a0:	f7f4 fd1c 	bl	8000adc <__aeabi_dcmplt>
 800c0a4:	2800      	cmp	r0, #0
 800c0a6:	f040 827c 	bne.w	800c5a2 <_dtoa_r+0x92a>
 800c0aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c0ae:	e9cd 2300 	strd	r2, r3, [sp]
 800c0b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	f2c0 8150 	blt.w	800c35a <_dtoa_r+0x6e2>
 800c0ba:	f1ba 0f0e 	cmp.w	sl, #14
 800c0be:	f300 814c 	bgt.w	800c35a <_dtoa_r+0x6e2>
 800c0c2:	4b6a      	ldr	r3, [pc, #424]	; (800c26c <_dtoa_r+0x5f4>)
 800c0c4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c0c8:	ed93 7b00 	vldr	d7, [r3]
 800c0cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c0d4:	f280 80d8 	bge.w	800c288 <_dtoa_r+0x610>
 800c0d8:	f1b9 0f00 	cmp.w	r9, #0
 800c0dc:	f300 80d4 	bgt.w	800c288 <_dtoa_r+0x610>
 800c0e0:	f040 825e 	bne.w	800c5a0 <_dtoa_r+0x928>
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	4b66      	ldr	r3, [pc, #408]	; (800c280 <_dtoa_r+0x608>)
 800c0e8:	ec51 0b17 	vmov	r0, r1, d7
 800c0ec:	f7f4 fa84 	bl	80005f8 <__aeabi_dmul>
 800c0f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c0f4:	f7f4 fd06 	bl	8000b04 <__aeabi_dcmpge>
 800c0f8:	464f      	mov	r7, r9
 800c0fa:	464e      	mov	r6, r9
 800c0fc:	2800      	cmp	r0, #0
 800c0fe:	f040 8234 	bne.w	800c56a <_dtoa_r+0x8f2>
 800c102:	2331      	movs	r3, #49	; 0x31
 800c104:	f10b 0501 	add.w	r5, fp, #1
 800c108:	f88b 3000 	strb.w	r3, [fp]
 800c10c:	f10a 0a01 	add.w	sl, sl, #1
 800c110:	e22f      	b.n	800c572 <_dtoa_r+0x8fa>
 800c112:	07f2      	lsls	r2, r6, #31
 800c114:	d505      	bpl.n	800c122 <_dtoa_r+0x4aa>
 800c116:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c11a:	f7f4 fa6d 	bl	80005f8 <__aeabi_dmul>
 800c11e:	3501      	adds	r5, #1
 800c120:	2301      	movs	r3, #1
 800c122:	1076      	asrs	r6, r6, #1
 800c124:	3708      	adds	r7, #8
 800c126:	e772      	b.n	800c00e <_dtoa_r+0x396>
 800c128:	2502      	movs	r5, #2
 800c12a:	e774      	b.n	800c016 <_dtoa_r+0x39e>
 800c12c:	f8cd a020 	str.w	sl, [sp, #32]
 800c130:	464f      	mov	r7, r9
 800c132:	e791      	b.n	800c058 <_dtoa_r+0x3e0>
 800c134:	4b4d      	ldr	r3, [pc, #308]	; (800c26c <_dtoa_r+0x5f4>)
 800c136:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c13a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800c13e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c140:	2b00      	cmp	r3, #0
 800c142:	d047      	beq.n	800c1d4 <_dtoa_r+0x55c>
 800c144:	4602      	mov	r2, r0
 800c146:	460b      	mov	r3, r1
 800c148:	2000      	movs	r0, #0
 800c14a:	494e      	ldr	r1, [pc, #312]	; (800c284 <_dtoa_r+0x60c>)
 800c14c:	f7f4 fb7e 	bl	800084c <__aeabi_ddiv>
 800c150:	462a      	mov	r2, r5
 800c152:	4633      	mov	r3, r6
 800c154:	f7f4 f898 	bl	8000288 <__aeabi_dsub>
 800c158:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c15c:	465d      	mov	r5, fp
 800c15e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c162:	f7f4 fcf9 	bl	8000b58 <__aeabi_d2iz>
 800c166:	4606      	mov	r6, r0
 800c168:	f7f4 f9dc 	bl	8000524 <__aeabi_i2d>
 800c16c:	4602      	mov	r2, r0
 800c16e:	460b      	mov	r3, r1
 800c170:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c174:	f7f4 f888 	bl	8000288 <__aeabi_dsub>
 800c178:	3630      	adds	r6, #48	; 0x30
 800c17a:	f805 6b01 	strb.w	r6, [r5], #1
 800c17e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c182:	e9cd 0100 	strd	r0, r1, [sp]
 800c186:	f7f4 fca9 	bl	8000adc <__aeabi_dcmplt>
 800c18a:	2800      	cmp	r0, #0
 800c18c:	d163      	bne.n	800c256 <_dtoa_r+0x5de>
 800c18e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c192:	2000      	movs	r0, #0
 800c194:	4937      	ldr	r1, [pc, #220]	; (800c274 <_dtoa_r+0x5fc>)
 800c196:	f7f4 f877 	bl	8000288 <__aeabi_dsub>
 800c19a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c19e:	f7f4 fc9d 	bl	8000adc <__aeabi_dcmplt>
 800c1a2:	2800      	cmp	r0, #0
 800c1a4:	f040 80b7 	bne.w	800c316 <_dtoa_r+0x69e>
 800c1a8:	eba5 030b 	sub.w	r3, r5, fp
 800c1ac:	429f      	cmp	r7, r3
 800c1ae:	f77f af7c 	ble.w	800c0aa <_dtoa_r+0x432>
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	4b30      	ldr	r3, [pc, #192]	; (800c278 <_dtoa_r+0x600>)
 800c1b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c1ba:	f7f4 fa1d 	bl	80005f8 <__aeabi_dmul>
 800c1be:	2200      	movs	r2, #0
 800c1c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c1c4:	4b2c      	ldr	r3, [pc, #176]	; (800c278 <_dtoa_r+0x600>)
 800c1c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c1ca:	f7f4 fa15 	bl	80005f8 <__aeabi_dmul>
 800c1ce:	e9cd 0100 	strd	r0, r1, [sp]
 800c1d2:	e7c4      	b.n	800c15e <_dtoa_r+0x4e6>
 800c1d4:	462a      	mov	r2, r5
 800c1d6:	4633      	mov	r3, r6
 800c1d8:	f7f4 fa0e 	bl	80005f8 <__aeabi_dmul>
 800c1dc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c1e0:	eb0b 0507 	add.w	r5, fp, r7
 800c1e4:	465e      	mov	r6, fp
 800c1e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c1ea:	f7f4 fcb5 	bl	8000b58 <__aeabi_d2iz>
 800c1ee:	4607      	mov	r7, r0
 800c1f0:	f7f4 f998 	bl	8000524 <__aeabi_i2d>
 800c1f4:	3730      	adds	r7, #48	; 0x30
 800c1f6:	4602      	mov	r2, r0
 800c1f8:	460b      	mov	r3, r1
 800c1fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c1fe:	f7f4 f843 	bl	8000288 <__aeabi_dsub>
 800c202:	f806 7b01 	strb.w	r7, [r6], #1
 800c206:	42ae      	cmp	r6, r5
 800c208:	e9cd 0100 	strd	r0, r1, [sp]
 800c20c:	f04f 0200 	mov.w	r2, #0
 800c210:	d126      	bne.n	800c260 <_dtoa_r+0x5e8>
 800c212:	4b1c      	ldr	r3, [pc, #112]	; (800c284 <_dtoa_r+0x60c>)
 800c214:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c218:	f7f4 f838 	bl	800028c <__adddf3>
 800c21c:	4602      	mov	r2, r0
 800c21e:	460b      	mov	r3, r1
 800c220:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c224:	f7f4 fc78 	bl	8000b18 <__aeabi_dcmpgt>
 800c228:	2800      	cmp	r0, #0
 800c22a:	d174      	bne.n	800c316 <_dtoa_r+0x69e>
 800c22c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c230:	2000      	movs	r0, #0
 800c232:	4914      	ldr	r1, [pc, #80]	; (800c284 <_dtoa_r+0x60c>)
 800c234:	f7f4 f828 	bl	8000288 <__aeabi_dsub>
 800c238:	4602      	mov	r2, r0
 800c23a:	460b      	mov	r3, r1
 800c23c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c240:	f7f4 fc4c 	bl	8000adc <__aeabi_dcmplt>
 800c244:	2800      	cmp	r0, #0
 800c246:	f43f af30 	beq.w	800c0aa <_dtoa_r+0x432>
 800c24a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c24e:	2b30      	cmp	r3, #48	; 0x30
 800c250:	f105 32ff 	add.w	r2, r5, #4294967295
 800c254:	d002      	beq.n	800c25c <_dtoa_r+0x5e4>
 800c256:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c25a:	e04a      	b.n	800c2f2 <_dtoa_r+0x67a>
 800c25c:	4615      	mov	r5, r2
 800c25e:	e7f4      	b.n	800c24a <_dtoa_r+0x5d2>
 800c260:	4b05      	ldr	r3, [pc, #20]	; (800c278 <_dtoa_r+0x600>)
 800c262:	f7f4 f9c9 	bl	80005f8 <__aeabi_dmul>
 800c266:	e9cd 0100 	strd	r0, r1, [sp]
 800c26a:	e7bc      	b.n	800c1e6 <_dtoa_r+0x56e>
 800c26c:	0800de88 	.word	0x0800de88
 800c270:	0800de60 	.word	0x0800de60
 800c274:	3ff00000 	.word	0x3ff00000
 800c278:	40240000 	.word	0x40240000
 800c27c:	401c0000 	.word	0x401c0000
 800c280:	40140000 	.word	0x40140000
 800c284:	3fe00000 	.word	0x3fe00000
 800c288:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c28c:	465d      	mov	r5, fp
 800c28e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c292:	4630      	mov	r0, r6
 800c294:	4639      	mov	r1, r7
 800c296:	f7f4 fad9 	bl	800084c <__aeabi_ddiv>
 800c29a:	f7f4 fc5d 	bl	8000b58 <__aeabi_d2iz>
 800c29e:	4680      	mov	r8, r0
 800c2a0:	f7f4 f940 	bl	8000524 <__aeabi_i2d>
 800c2a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c2a8:	f7f4 f9a6 	bl	80005f8 <__aeabi_dmul>
 800c2ac:	4602      	mov	r2, r0
 800c2ae:	460b      	mov	r3, r1
 800c2b0:	4630      	mov	r0, r6
 800c2b2:	4639      	mov	r1, r7
 800c2b4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800c2b8:	f7f3 ffe6 	bl	8000288 <__aeabi_dsub>
 800c2bc:	f805 6b01 	strb.w	r6, [r5], #1
 800c2c0:	eba5 060b 	sub.w	r6, r5, fp
 800c2c4:	45b1      	cmp	r9, r6
 800c2c6:	4602      	mov	r2, r0
 800c2c8:	460b      	mov	r3, r1
 800c2ca:	d139      	bne.n	800c340 <_dtoa_r+0x6c8>
 800c2cc:	f7f3 ffde 	bl	800028c <__adddf3>
 800c2d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c2d4:	4606      	mov	r6, r0
 800c2d6:	460f      	mov	r7, r1
 800c2d8:	f7f4 fc1e 	bl	8000b18 <__aeabi_dcmpgt>
 800c2dc:	b9c8      	cbnz	r0, 800c312 <_dtoa_r+0x69a>
 800c2de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c2e2:	4630      	mov	r0, r6
 800c2e4:	4639      	mov	r1, r7
 800c2e6:	f7f4 fbef 	bl	8000ac8 <__aeabi_dcmpeq>
 800c2ea:	b110      	cbz	r0, 800c2f2 <_dtoa_r+0x67a>
 800c2ec:	f018 0f01 	tst.w	r8, #1
 800c2f0:	d10f      	bne.n	800c312 <_dtoa_r+0x69a>
 800c2f2:	9904      	ldr	r1, [sp, #16]
 800c2f4:	4620      	mov	r0, r4
 800c2f6:	f000 fdff 	bl	800cef8 <_Bfree>
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c2fe:	702b      	strb	r3, [r5, #0]
 800c300:	f10a 0301 	add.w	r3, sl, #1
 800c304:	6013      	str	r3, [r2, #0]
 800c306:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c308:	2b00      	cmp	r3, #0
 800c30a:	f000 8241 	beq.w	800c790 <_dtoa_r+0xb18>
 800c30e:	601d      	str	r5, [r3, #0]
 800c310:	e23e      	b.n	800c790 <_dtoa_r+0xb18>
 800c312:	f8cd a020 	str.w	sl, [sp, #32]
 800c316:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c31a:	2a39      	cmp	r2, #57	; 0x39
 800c31c:	f105 33ff 	add.w	r3, r5, #4294967295
 800c320:	d108      	bne.n	800c334 <_dtoa_r+0x6bc>
 800c322:	459b      	cmp	fp, r3
 800c324:	d10a      	bne.n	800c33c <_dtoa_r+0x6c4>
 800c326:	9b08      	ldr	r3, [sp, #32]
 800c328:	3301      	adds	r3, #1
 800c32a:	9308      	str	r3, [sp, #32]
 800c32c:	2330      	movs	r3, #48	; 0x30
 800c32e:	f88b 3000 	strb.w	r3, [fp]
 800c332:	465b      	mov	r3, fp
 800c334:	781a      	ldrb	r2, [r3, #0]
 800c336:	3201      	adds	r2, #1
 800c338:	701a      	strb	r2, [r3, #0]
 800c33a:	e78c      	b.n	800c256 <_dtoa_r+0x5de>
 800c33c:	461d      	mov	r5, r3
 800c33e:	e7ea      	b.n	800c316 <_dtoa_r+0x69e>
 800c340:	2200      	movs	r2, #0
 800c342:	4b9b      	ldr	r3, [pc, #620]	; (800c5b0 <_dtoa_r+0x938>)
 800c344:	f7f4 f958 	bl	80005f8 <__aeabi_dmul>
 800c348:	2200      	movs	r2, #0
 800c34a:	2300      	movs	r3, #0
 800c34c:	4606      	mov	r6, r0
 800c34e:	460f      	mov	r7, r1
 800c350:	f7f4 fbba 	bl	8000ac8 <__aeabi_dcmpeq>
 800c354:	2800      	cmp	r0, #0
 800c356:	d09a      	beq.n	800c28e <_dtoa_r+0x616>
 800c358:	e7cb      	b.n	800c2f2 <_dtoa_r+0x67a>
 800c35a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c35c:	2a00      	cmp	r2, #0
 800c35e:	f000 808b 	beq.w	800c478 <_dtoa_r+0x800>
 800c362:	9a06      	ldr	r2, [sp, #24]
 800c364:	2a01      	cmp	r2, #1
 800c366:	dc6e      	bgt.n	800c446 <_dtoa_r+0x7ce>
 800c368:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c36a:	2a00      	cmp	r2, #0
 800c36c:	d067      	beq.n	800c43e <_dtoa_r+0x7c6>
 800c36e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c372:	9f07      	ldr	r7, [sp, #28]
 800c374:	9d05      	ldr	r5, [sp, #20]
 800c376:	9a05      	ldr	r2, [sp, #20]
 800c378:	2101      	movs	r1, #1
 800c37a:	441a      	add	r2, r3
 800c37c:	4620      	mov	r0, r4
 800c37e:	9205      	str	r2, [sp, #20]
 800c380:	4498      	add	r8, r3
 800c382:	f000 fe97 	bl	800d0b4 <__i2b>
 800c386:	4606      	mov	r6, r0
 800c388:	2d00      	cmp	r5, #0
 800c38a:	dd0c      	ble.n	800c3a6 <_dtoa_r+0x72e>
 800c38c:	f1b8 0f00 	cmp.w	r8, #0
 800c390:	dd09      	ble.n	800c3a6 <_dtoa_r+0x72e>
 800c392:	4545      	cmp	r5, r8
 800c394:	9a05      	ldr	r2, [sp, #20]
 800c396:	462b      	mov	r3, r5
 800c398:	bfa8      	it	ge
 800c39a:	4643      	movge	r3, r8
 800c39c:	1ad2      	subs	r2, r2, r3
 800c39e:	9205      	str	r2, [sp, #20]
 800c3a0:	1aed      	subs	r5, r5, r3
 800c3a2:	eba8 0803 	sub.w	r8, r8, r3
 800c3a6:	9b07      	ldr	r3, [sp, #28]
 800c3a8:	b1eb      	cbz	r3, 800c3e6 <_dtoa_r+0x76e>
 800c3aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d067      	beq.n	800c480 <_dtoa_r+0x808>
 800c3b0:	b18f      	cbz	r7, 800c3d6 <_dtoa_r+0x75e>
 800c3b2:	4631      	mov	r1, r6
 800c3b4:	463a      	mov	r2, r7
 800c3b6:	4620      	mov	r0, r4
 800c3b8:	f000 ff1c 	bl	800d1f4 <__pow5mult>
 800c3bc:	9a04      	ldr	r2, [sp, #16]
 800c3be:	4601      	mov	r1, r0
 800c3c0:	4606      	mov	r6, r0
 800c3c2:	4620      	mov	r0, r4
 800c3c4:	f000 fe7f 	bl	800d0c6 <__multiply>
 800c3c8:	9904      	ldr	r1, [sp, #16]
 800c3ca:	9008      	str	r0, [sp, #32]
 800c3cc:	4620      	mov	r0, r4
 800c3ce:	f000 fd93 	bl	800cef8 <_Bfree>
 800c3d2:	9b08      	ldr	r3, [sp, #32]
 800c3d4:	9304      	str	r3, [sp, #16]
 800c3d6:	9b07      	ldr	r3, [sp, #28]
 800c3d8:	1bda      	subs	r2, r3, r7
 800c3da:	d004      	beq.n	800c3e6 <_dtoa_r+0x76e>
 800c3dc:	9904      	ldr	r1, [sp, #16]
 800c3de:	4620      	mov	r0, r4
 800c3e0:	f000 ff08 	bl	800d1f4 <__pow5mult>
 800c3e4:	9004      	str	r0, [sp, #16]
 800c3e6:	2101      	movs	r1, #1
 800c3e8:	4620      	mov	r0, r4
 800c3ea:	f000 fe63 	bl	800d0b4 <__i2b>
 800c3ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c3f0:	4607      	mov	r7, r0
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	f000 81d0 	beq.w	800c798 <_dtoa_r+0xb20>
 800c3f8:	461a      	mov	r2, r3
 800c3fa:	4601      	mov	r1, r0
 800c3fc:	4620      	mov	r0, r4
 800c3fe:	f000 fef9 	bl	800d1f4 <__pow5mult>
 800c402:	9b06      	ldr	r3, [sp, #24]
 800c404:	2b01      	cmp	r3, #1
 800c406:	4607      	mov	r7, r0
 800c408:	dc40      	bgt.n	800c48c <_dtoa_r+0x814>
 800c40a:	9b00      	ldr	r3, [sp, #0]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d139      	bne.n	800c484 <_dtoa_r+0x80c>
 800c410:	9b01      	ldr	r3, [sp, #4]
 800c412:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c416:	2b00      	cmp	r3, #0
 800c418:	d136      	bne.n	800c488 <_dtoa_r+0x810>
 800c41a:	9b01      	ldr	r3, [sp, #4]
 800c41c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c420:	0d1b      	lsrs	r3, r3, #20
 800c422:	051b      	lsls	r3, r3, #20
 800c424:	b12b      	cbz	r3, 800c432 <_dtoa_r+0x7ba>
 800c426:	9b05      	ldr	r3, [sp, #20]
 800c428:	3301      	adds	r3, #1
 800c42a:	9305      	str	r3, [sp, #20]
 800c42c:	f108 0801 	add.w	r8, r8, #1
 800c430:	2301      	movs	r3, #1
 800c432:	9307      	str	r3, [sp, #28]
 800c434:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c436:	2b00      	cmp	r3, #0
 800c438:	d12a      	bne.n	800c490 <_dtoa_r+0x818>
 800c43a:	2001      	movs	r0, #1
 800c43c:	e030      	b.n	800c4a0 <_dtoa_r+0x828>
 800c43e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c440:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c444:	e795      	b.n	800c372 <_dtoa_r+0x6fa>
 800c446:	9b07      	ldr	r3, [sp, #28]
 800c448:	f109 37ff 	add.w	r7, r9, #4294967295
 800c44c:	42bb      	cmp	r3, r7
 800c44e:	bfbf      	itttt	lt
 800c450:	9b07      	ldrlt	r3, [sp, #28]
 800c452:	9707      	strlt	r7, [sp, #28]
 800c454:	1afa      	sublt	r2, r7, r3
 800c456:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800c458:	bfbb      	ittet	lt
 800c45a:	189b      	addlt	r3, r3, r2
 800c45c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800c45e:	1bdf      	subge	r7, r3, r7
 800c460:	2700      	movlt	r7, #0
 800c462:	f1b9 0f00 	cmp.w	r9, #0
 800c466:	bfb5      	itete	lt
 800c468:	9b05      	ldrlt	r3, [sp, #20]
 800c46a:	9d05      	ldrge	r5, [sp, #20]
 800c46c:	eba3 0509 	sublt.w	r5, r3, r9
 800c470:	464b      	movge	r3, r9
 800c472:	bfb8      	it	lt
 800c474:	2300      	movlt	r3, #0
 800c476:	e77e      	b.n	800c376 <_dtoa_r+0x6fe>
 800c478:	9f07      	ldr	r7, [sp, #28]
 800c47a:	9d05      	ldr	r5, [sp, #20]
 800c47c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800c47e:	e783      	b.n	800c388 <_dtoa_r+0x710>
 800c480:	9a07      	ldr	r2, [sp, #28]
 800c482:	e7ab      	b.n	800c3dc <_dtoa_r+0x764>
 800c484:	2300      	movs	r3, #0
 800c486:	e7d4      	b.n	800c432 <_dtoa_r+0x7ba>
 800c488:	9b00      	ldr	r3, [sp, #0]
 800c48a:	e7d2      	b.n	800c432 <_dtoa_r+0x7ba>
 800c48c:	2300      	movs	r3, #0
 800c48e:	9307      	str	r3, [sp, #28]
 800c490:	693b      	ldr	r3, [r7, #16]
 800c492:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800c496:	6918      	ldr	r0, [r3, #16]
 800c498:	f000 fdbe 	bl	800d018 <__hi0bits>
 800c49c:	f1c0 0020 	rsb	r0, r0, #32
 800c4a0:	4440      	add	r0, r8
 800c4a2:	f010 001f 	ands.w	r0, r0, #31
 800c4a6:	d047      	beq.n	800c538 <_dtoa_r+0x8c0>
 800c4a8:	f1c0 0320 	rsb	r3, r0, #32
 800c4ac:	2b04      	cmp	r3, #4
 800c4ae:	dd3b      	ble.n	800c528 <_dtoa_r+0x8b0>
 800c4b0:	9b05      	ldr	r3, [sp, #20]
 800c4b2:	f1c0 001c 	rsb	r0, r0, #28
 800c4b6:	4403      	add	r3, r0
 800c4b8:	9305      	str	r3, [sp, #20]
 800c4ba:	4405      	add	r5, r0
 800c4bc:	4480      	add	r8, r0
 800c4be:	9b05      	ldr	r3, [sp, #20]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	dd05      	ble.n	800c4d0 <_dtoa_r+0x858>
 800c4c4:	461a      	mov	r2, r3
 800c4c6:	9904      	ldr	r1, [sp, #16]
 800c4c8:	4620      	mov	r0, r4
 800c4ca:	f000 fee1 	bl	800d290 <__lshift>
 800c4ce:	9004      	str	r0, [sp, #16]
 800c4d0:	f1b8 0f00 	cmp.w	r8, #0
 800c4d4:	dd05      	ble.n	800c4e2 <_dtoa_r+0x86a>
 800c4d6:	4639      	mov	r1, r7
 800c4d8:	4642      	mov	r2, r8
 800c4da:	4620      	mov	r0, r4
 800c4dc:	f000 fed8 	bl	800d290 <__lshift>
 800c4e0:	4607      	mov	r7, r0
 800c4e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c4e4:	b353      	cbz	r3, 800c53c <_dtoa_r+0x8c4>
 800c4e6:	4639      	mov	r1, r7
 800c4e8:	9804      	ldr	r0, [sp, #16]
 800c4ea:	f000 ff25 	bl	800d338 <__mcmp>
 800c4ee:	2800      	cmp	r0, #0
 800c4f0:	da24      	bge.n	800c53c <_dtoa_r+0x8c4>
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	220a      	movs	r2, #10
 800c4f6:	9904      	ldr	r1, [sp, #16]
 800c4f8:	4620      	mov	r0, r4
 800c4fa:	f000 fd14 	bl	800cf26 <__multadd>
 800c4fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c500:	9004      	str	r0, [sp, #16]
 800c502:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c506:	2b00      	cmp	r3, #0
 800c508:	f000 814d 	beq.w	800c7a6 <_dtoa_r+0xb2e>
 800c50c:	2300      	movs	r3, #0
 800c50e:	4631      	mov	r1, r6
 800c510:	220a      	movs	r2, #10
 800c512:	4620      	mov	r0, r4
 800c514:	f000 fd07 	bl	800cf26 <__multadd>
 800c518:	9b02      	ldr	r3, [sp, #8]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	4606      	mov	r6, r0
 800c51e:	dc4f      	bgt.n	800c5c0 <_dtoa_r+0x948>
 800c520:	9b06      	ldr	r3, [sp, #24]
 800c522:	2b02      	cmp	r3, #2
 800c524:	dd4c      	ble.n	800c5c0 <_dtoa_r+0x948>
 800c526:	e011      	b.n	800c54c <_dtoa_r+0x8d4>
 800c528:	d0c9      	beq.n	800c4be <_dtoa_r+0x846>
 800c52a:	9a05      	ldr	r2, [sp, #20]
 800c52c:	331c      	adds	r3, #28
 800c52e:	441a      	add	r2, r3
 800c530:	9205      	str	r2, [sp, #20]
 800c532:	441d      	add	r5, r3
 800c534:	4498      	add	r8, r3
 800c536:	e7c2      	b.n	800c4be <_dtoa_r+0x846>
 800c538:	4603      	mov	r3, r0
 800c53a:	e7f6      	b.n	800c52a <_dtoa_r+0x8b2>
 800c53c:	f1b9 0f00 	cmp.w	r9, #0
 800c540:	dc38      	bgt.n	800c5b4 <_dtoa_r+0x93c>
 800c542:	9b06      	ldr	r3, [sp, #24]
 800c544:	2b02      	cmp	r3, #2
 800c546:	dd35      	ble.n	800c5b4 <_dtoa_r+0x93c>
 800c548:	f8cd 9008 	str.w	r9, [sp, #8]
 800c54c:	9b02      	ldr	r3, [sp, #8]
 800c54e:	b963      	cbnz	r3, 800c56a <_dtoa_r+0x8f2>
 800c550:	4639      	mov	r1, r7
 800c552:	2205      	movs	r2, #5
 800c554:	4620      	mov	r0, r4
 800c556:	f000 fce6 	bl	800cf26 <__multadd>
 800c55a:	4601      	mov	r1, r0
 800c55c:	4607      	mov	r7, r0
 800c55e:	9804      	ldr	r0, [sp, #16]
 800c560:	f000 feea 	bl	800d338 <__mcmp>
 800c564:	2800      	cmp	r0, #0
 800c566:	f73f adcc 	bgt.w	800c102 <_dtoa_r+0x48a>
 800c56a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c56c:	465d      	mov	r5, fp
 800c56e:	ea6f 0a03 	mvn.w	sl, r3
 800c572:	f04f 0900 	mov.w	r9, #0
 800c576:	4639      	mov	r1, r7
 800c578:	4620      	mov	r0, r4
 800c57a:	f000 fcbd 	bl	800cef8 <_Bfree>
 800c57e:	2e00      	cmp	r6, #0
 800c580:	f43f aeb7 	beq.w	800c2f2 <_dtoa_r+0x67a>
 800c584:	f1b9 0f00 	cmp.w	r9, #0
 800c588:	d005      	beq.n	800c596 <_dtoa_r+0x91e>
 800c58a:	45b1      	cmp	r9, r6
 800c58c:	d003      	beq.n	800c596 <_dtoa_r+0x91e>
 800c58e:	4649      	mov	r1, r9
 800c590:	4620      	mov	r0, r4
 800c592:	f000 fcb1 	bl	800cef8 <_Bfree>
 800c596:	4631      	mov	r1, r6
 800c598:	4620      	mov	r0, r4
 800c59a:	f000 fcad 	bl	800cef8 <_Bfree>
 800c59e:	e6a8      	b.n	800c2f2 <_dtoa_r+0x67a>
 800c5a0:	2700      	movs	r7, #0
 800c5a2:	463e      	mov	r6, r7
 800c5a4:	e7e1      	b.n	800c56a <_dtoa_r+0x8f2>
 800c5a6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c5aa:	463e      	mov	r6, r7
 800c5ac:	e5a9      	b.n	800c102 <_dtoa_r+0x48a>
 800c5ae:	bf00      	nop
 800c5b0:	40240000 	.word	0x40240000
 800c5b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5b6:	f8cd 9008 	str.w	r9, [sp, #8]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	f000 80fa 	beq.w	800c7b4 <_dtoa_r+0xb3c>
 800c5c0:	2d00      	cmp	r5, #0
 800c5c2:	dd05      	ble.n	800c5d0 <_dtoa_r+0x958>
 800c5c4:	4631      	mov	r1, r6
 800c5c6:	462a      	mov	r2, r5
 800c5c8:	4620      	mov	r0, r4
 800c5ca:	f000 fe61 	bl	800d290 <__lshift>
 800c5ce:	4606      	mov	r6, r0
 800c5d0:	9b07      	ldr	r3, [sp, #28]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d04c      	beq.n	800c670 <_dtoa_r+0x9f8>
 800c5d6:	6871      	ldr	r1, [r6, #4]
 800c5d8:	4620      	mov	r0, r4
 800c5da:	f000 fc59 	bl	800ce90 <_Balloc>
 800c5de:	6932      	ldr	r2, [r6, #16]
 800c5e0:	3202      	adds	r2, #2
 800c5e2:	4605      	mov	r5, r0
 800c5e4:	0092      	lsls	r2, r2, #2
 800c5e6:	f106 010c 	add.w	r1, r6, #12
 800c5ea:	300c      	adds	r0, #12
 800c5ec:	f7fd fd90 	bl	800a110 <memcpy>
 800c5f0:	2201      	movs	r2, #1
 800c5f2:	4629      	mov	r1, r5
 800c5f4:	4620      	mov	r0, r4
 800c5f6:	f000 fe4b 	bl	800d290 <__lshift>
 800c5fa:	9b00      	ldr	r3, [sp, #0]
 800c5fc:	f8cd b014 	str.w	fp, [sp, #20]
 800c600:	f003 0301 	and.w	r3, r3, #1
 800c604:	46b1      	mov	r9, r6
 800c606:	9307      	str	r3, [sp, #28]
 800c608:	4606      	mov	r6, r0
 800c60a:	4639      	mov	r1, r7
 800c60c:	9804      	ldr	r0, [sp, #16]
 800c60e:	f7ff faa5 	bl	800bb5c <quorem>
 800c612:	4649      	mov	r1, r9
 800c614:	4605      	mov	r5, r0
 800c616:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c61a:	9804      	ldr	r0, [sp, #16]
 800c61c:	f000 fe8c 	bl	800d338 <__mcmp>
 800c620:	4632      	mov	r2, r6
 800c622:	9000      	str	r0, [sp, #0]
 800c624:	4639      	mov	r1, r7
 800c626:	4620      	mov	r0, r4
 800c628:	f000 fea0 	bl	800d36c <__mdiff>
 800c62c:	68c3      	ldr	r3, [r0, #12]
 800c62e:	4602      	mov	r2, r0
 800c630:	bb03      	cbnz	r3, 800c674 <_dtoa_r+0x9fc>
 800c632:	4601      	mov	r1, r0
 800c634:	9008      	str	r0, [sp, #32]
 800c636:	9804      	ldr	r0, [sp, #16]
 800c638:	f000 fe7e 	bl	800d338 <__mcmp>
 800c63c:	9a08      	ldr	r2, [sp, #32]
 800c63e:	4603      	mov	r3, r0
 800c640:	4611      	mov	r1, r2
 800c642:	4620      	mov	r0, r4
 800c644:	9308      	str	r3, [sp, #32]
 800c646:	f000 fc57 	bl	800cef8 <_Bfree>
 800c64a:	9b08      	ldr	r3, [sp, #32]
 800c64c:	b9a3      	cbnz	r3, 800c678 <_dtoa_r+0xa00>
 800c64e:	9a06      	ldr	r2, [sp, #24]
 800c650:	b992      	cbnz	r2, 800c678 <_dtoa_r+0xa00>
 800c652:	9a07      	ldr	r2, [sp, #28]
 800c654:	b982      	cbnz	r2, 800c678 <_dtoa_r+0xa00>
 800c656:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c65a:	d029      	beq.n	800c6b0 <_dtoa_r+0xa38>
 800c65c:	9b00      	ldr	r3, [sp, #0]
 800c65e:	2b00      	cmp	r3, #0
 800c660:	dd01      	ble.n	800c666 <_dtoa_r+0x9ee>
 800c662:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800c666:	9b05      	ldr	r3, [sp, #20]
 800c668:	1c5d      	adds	r5, r3, #1
 800c66a:	f883 8000 	strb.w	r8, [r3]
 800c66e:	e782      	b.n	800c576 <_dtoa_r+0x8fe>
 800c670:	4630      	mov	r0, r6
 800c672:	e7c2      	b.n	800c5fa <_dtoa_r+0x982>
 800c674:	2301      	movs	r3, #1
 800c676:	e7e3      	b.n	800c640 <_dtoa_r+0x9c8>
 800c678:	9a00      	ldr	r2, [sp, #0]
 800c67a:	2a00      	cmp	r2, #0
 800c67c:	db04      	blt.n	800c688 <_dtoa_r+0xa10>
 800c67e:	d125      	bne.n	800c6cc <_dtoa_r+0xa54>
 800c680:	9a06      	ldr	r2, [sp, #24]
 800c682:	bb1a      	cbnz	r2, 800c6cc <_dtoa_r+0xa54>
 800c684:	9a07      	ldr	r2, [sp, #28]
 800c686:	bb0a      	cbnz	r2, 800c6cc <_dtoa_r+0xa54>
 800c688:	2b00      	cmp	r3, #0
 800c68a:	ddec      	ble.n	800c666 <_dtoa_r+0x9ee>
 800c68c:	2201      	movs	r2, #1
 800c68e:	9904      	ldr	r1, [sp, #16]
 800c690:	4620      	mov	r0, r4
 800c692:	f000 fdfd 	bl	800d290 <__lshift>
 800c696:	4639      	mov	r1, r7
 800c698:	9004      	str	r0, [sp, #16]
 800c69a:	f000 fe4d 	bl	800d338 <__mcmp>
 800c69e:	2800      	cmp	r0, #0
 800c6a0:	dc03      	bgt.n	800c6aa <_dtoa_r+0xa32>
 800c6a2:	d1e0      	bne.n	800c666 <_dtoa_r+0x9ee>
 800c6a4:	f018 0f01 	tst.w	r8, #1
 800c6a8:	d0dd      	beq.n	800c666 <_dtoa_r+0x9ee>
 800c6aa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c6ae:	d1d8      	bne.n	800c662 <_dtoa_r+0x9ea>
 800c6b0:	9b05      	ldr	r3, [sp, #20]
 800c6b2:	9a05      	ldr	r2, [sp, #20]
 800c6b4:	1c5d      	adds	r5, r3, #1
 800c6b6:	2339      	movs	r3, #57	; 0x39
 800c6b8:	7013      	strb	r3, [r2, #0]
 800c6ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c6be:	2b39      	cmp	r3, #57	; 0x39
 800c6c0:	f105 32ff 	add.w	r2, r5, #4294967295
 800c6c4:	d04f      	beq.n	800c766 <_dtoa_r+0xaee>
 800c6c6:	3301      	adds	r3, #1
 800c6c8:	7013      	strb	r3, [r2, #0]
 800c6ca:	e754      	b.n	800c576 <_dtoa_r+0x8fe>
 800c6cc:	9a05      	ldr	r2, [sp, #20]
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	f102 0501 	add.w	r5, r2, #1
 800c6d4:	dd06      	ble.n	800c6e4 <_dtoa_r+0xa6c>
 800c6d6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c6da:	d0e9      	beq.n	800c6b0 <_dtoa_r+0xa38>
 800c6dc:	f108 0801 	add.w	r8, r8, #1
 800c6e0:	9b05      	ldr	r3, [sp, #20]
 800c6e2:	e7c2      	b.n	800c66a <_dtoa_r+0x9f2>
 800c6e4:	9a02      	ldr	r2, [sp, #8]
 800c6e6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800c6ea:	eba5 030b 	sub.w	r3, r5, fp
 800c6ee:	4293      	cmp	r3, r2
 800c6f0:	d021      	beq.n	800c736 <_dtoa_r+0xabe>
 800c6f2:	2300      	movs	r3, #0
 800c6f4:	220a      	movs	r2, #10
 800c6f6:	9904      	ldr	r1, [sp, #16]
 800c6f8:	4620      	mov	r0, r4
 800c6fa:	f000 fc14 	bl	800cf26 <__multadd>
 800c6fe:	45b1      	cmp	r9, r6
 800c700:	9004      	str	r0, [sp, #16]
 800c702:	f04f 0300 	mov.w	r3, #0
 800c706:	f04f 020a 	mov.w	r2, #10
 800c70a:	4649      	mov	r1, r9
 800c70c:	4620      	mov	r0, r4
 800c70e:	d105      	bne.n	800c71c <_dtoa_r+0xaa4>
 800c710:	f000 fc09 	bl	800cf26 <__multadd>
 800c714:	4681      	mov	r9, r0
 800c716:	4606      	mov	r6, r0
 800c718:	9505      	str	r5, [sp, #20]
 800c71a:	e776      	b.n	800c60a <_dtoa_r+0x992>
 800c71c:	f000 fc03 	bl	800cf26 <__multadd>
 800c720:	4631      	mov	r1, r6
 800c722:	4681      	mov	r9, r0
 800c724:	2300      	movs	r3, #0
 800c726:	220a      	movs	r2, #10
 800c728:	4620      	mov	r0, r4
 800c72a:	f000 fbfc 	bl	800cf26 <__multadd>
 800c72e:	4606      	mov	r6, r0
 800c730:	e7f2      	b.n	800c718 <_dtoa_r+0xaa0>
 800c732:	f04f 0900 	mov.w	r9, #0
 800c736:	2201      	movs	r2, #1
 800c738:	9904      	ldr	r1, [sp, #16]
 800c73a:	4620      	mov	r0, r4
 800c73c:	f000 fda8 	bl	800d290 <__lshift>
 800c740:	4639      	mov	r1, r7
 800c742:	9004      	str	r0, [sp, #16]
 800c744:	f000 fdf8 	bl	800d338 <__mcmp>
 800c748:	2800      	cmp	r0, #0
 800c74a:	dcb6      	bgt.n	800c6ba <_dtoa_r+0xa42>
 800c74c:	d102      	bne.n	800c754 <_dtoa_r+0xadc>
 800c74e:	f018 0f01 	tst.w	r8, #1
 800c752:	d1b2      	bne.n	800c6ba <_dtoa_r+0xa42>
 800c754:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c758:	2b30      	cmp	r3, #48	; 0x30
 800c75a:	f105 32ff 	add.w	r2, r5, #4294967295
 800c75e:	f47f af0a 	bne.w	800c576 <_dtoa_r+0x8fe>
 800c762:	4615      	mov	r5, r2
 800c764:	e7f6      	b.n	800c754 <_dtoa_r+0xadc>
 800c766:	4593      	cmp	fp, r2
 800c768:	d105      	bne.n	800c776 <_dtoa_r+0xafe>
 800c76a:	2331      	movs	r3, #49	; 0x31
 800c76c:	f10a 0a01 	add.w	sl, sl, #1
 800c770:	f88b 3000 	strb.w	r3, [fp]
 800c774:	e6ff      	b.n	800c576 <_dtoa_r+0x8fe>
 800c776:	4615      	mov	r5, r2
 800c778:	e79f      	b.n	800c6ba <_dtoa_r+0xa42>
 800c77a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800c7e0 <_dtoa_r+0xb68>
 800c77e:	e007      	b.n	800c790 <_dtoa_r+0xb18>
 800c780:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c782:	f8df b060 	ldr.w	fp, [pc, #96]	; 800c7e4 <_dtoa_r+0xb6c>
 800c786:	b11b      	cbz	r3, 800c790 <_dtoa_r+0xb18>
 800c788:	f10b 0308 	add.w	r3, fp, #8
 800c78c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c78e:	6013      	str	r3, [r2, #0]
 800c790:	4658      	mov	r0, fp
 800c792:	b017      	add	sp, #92	; 0x5c
 800c794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c798:	9b06      	ldr	r3, [sp, #24]
 800c79a:	2b01      	cmp	r3, #1
 800c79c:	f77f ae35 	ble.w	800c40a <_dtoa_r+0x792>
 800c7a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c7a2:	9307      	str	r3, [sp, #28]
 800c7a4:	e649      	b.n	800c43a <_dtoa_r+0x7c2>
 800c7a6:	9b02      	ldr	r3, [sp, #8]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	dc03      	bgt.n	800c7b4 <_dtoa_r+0xb3c>
 800c7ac:	9b06      	ldr	r3, [sp, #24]
 800c7ae:	2b02      	cmp	r3, #2
 800c7b0:	f73f aecc 	bgt.w	800c54c <_dtoa_r+0x8d4>
 800c7b4:	465d      	mov	r5, fp
 800c7b6:	4639      	mov	r1, r7
 800c7b8:	9804      	ldr	r0, [sp, #16]
 800c7ba:	f7ff f9cf 	bl	800bb5c <quorem>
 800c7be:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c7c2:	f805 8b01 	strb.w	r8, [r5], #1
 800c7c6:	9a02      	ldr	r2, [sp, #8]
 800c7c8:	eba5 030b 	sub.w	r3, r5, fp
 800c7cc:	429a      	cmp	r2, r3
 800c7ce:	ddb0      	ble.n	800c732 <_dtoa_r+0xaba>
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	220a      	movs	r2, #10
 800c7d4:	9904      	ldr	r1, [sp, #16]
 800c7d6:	4620      	mov	r0, r4
 800c7d8:	f000 fba5 	bl	800cf26 <__multadd>
 800c7dc:	9004      	str	r0, [sp, #16]
 800c7de:	e7ea      	b.n	800c7b6 <_dtoa_r+0xb3e>
 800c7e0:	0800ddc8 	.word	0x0800ddc8
 800c7e4:	0800de48 	.word	0x0800de48

0800c7e8 <rshift>:
 800c7e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7ea:	6906      	ldr	r6, [r0, #16]
 800c7ec:	114b      	asrs	r3, r1, #5
 800c7ee:	429e      	cmp	r6, r3
 800c7f0:	f100 0414 	add.w	r4, r0, #20
 800c7f4:	dd30      	ble.n	800c858 <rshift+0x70>
 800c7f6:	f011 011f 	ands.w	r1, r1, #31
 800c7fa:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800c7fe:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800c802:	d108      	bne.n	800c816 <rshift+0x2e>
 800c804:	4621      	mov	r1, r4
 800c806:	42b2      	cmp	r2, r6
 800c808:	460b      	mov	r3, r1
 800c80a:	d211      	bcs.n	800c830 <rshift+0x48>
 800c80c:	f852 3b04 	ldr.w	r3, [r2], #4
 800c810:	f841 3b04 	str.w	r3, [r1], #4
 800c814:	e7f7      	b.n	800c806 <rshift+0x1e>
 800c816:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800c81a:	f1c1 0c20 	rsb	ip, r1, #32
 800c81e:	40cd      	lsrs	r5, r1
 800c820:	3204      	adds	r2, #4
 800c822:	4623      	mov	r3, r4
 800c824:	42b2      	cmp	r2, r6
 800c826:	4617      	mov	r7, r2
 800c828:	d30c      	bcc.n	800c844 <rshift+0x5c>
 800c82a:	601d      	str	r5, [r3, #0]
 800c82c:	b105      	cbz	r5, 800c830 <rshift+0x48>
 800c82e:	3304      	adds	r3, #4
 800c830:	1b1a      	subs	r2, r3, r4
 800c832:	42a3      	cmp	r3, r4
 800c834:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c838:	bf08      	it	eq
 800c83a:	2300      	moveq	r3, #0
 800c83c:	6102      	str	r2, [r0, #16]
 800c83e:	bf08      	it	eq
 800c840:	6143      	streq	r3, [r0, #20]
 800c842:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c844:	683f      	ldr	r7, [r7, #0]
 800c846:	fa07 f70c 	lsl.w	r7, r7, ip
 800c84a:	433d      	orrs	r5, r7
 800c84c:	f843 5b04 	str.w	r5, [r3], #4
 800c850:	f852 5b04 	ldr.w	r5, [r2], #4
 800c854:	40cd      	lsrs	r5, r1
 800c856:	e7e5      	b.n	800c824 <rshift+0x3c>
 800c858:	4623      	mov	r3, r4
 800c85a:	e7e9      	b.n	800c830 <rshift+0x48>

0800c85c <__hexdig_fun>:
 800c85c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c860:	2b09      	cmp	r3, #9
 800c862:	d802      	bhi.n	800c86a <__hexdig_fun+0xe>
 800c864:	3820      	subs	r0, #32
 800c866:	b2c0      	uxtb	r0, r0
 800c868:	4770      	bx	lr
 800c86a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c86e:	2b05      	cmp	r3, #5
 800c870:	d801      	bhi.n	800c876 <__hexdig_fun+0x1a>
 800c872:	3847      	subs	r0, #71	; 0x47
 800c874:	e7f7      	b.n	800c866 <__hexdig_fun+0xa>
 800c876:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c87a:	2b05      	cmp	r3, #5
 800c87c:	d801      	bhi.n	800c882 <__hexdig_fun+0x26>
 800c87e:	3827      	subs	r0, #39	; 0x27
 800c880:	e7f1      	b.n	800c866 <__hexdig_fun+0xa>
 800c882:	2000      	movs	r0, #0
 800c884:	4770      	bx	lr

0800c886 <__gethex>:
 800c886:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c88a:	b08b      	sub	sp, #44	; 0x2c
 800c88c:	468a      	mov	sl, r1
 800c88e:	9002      	str	r0, [sp, #8]
 800c890:	9816      	ldr	r0, [sp, #88]	; 0x58
 800c892:	9306      	str	r3, [sp, #24]
 800c894:	4690      	mov	r8, r2
 800c896:	f000 fad0 	bl	800ce3a <__localeconv_l>
 800c89a:	6803      	ldr	r3, [r0, #0]
 800c89c:	9303      	str	r3, [sp, #12]
 800c89e:	4618      	mov	r0, r3
 800c8a0:	f7f3 fc96 	bl	80001d0 <strlen>
 800c8a4:	9b03      	ldr	r3, [sp, #12]
 800c8a6:	9001      	str	r0, [sp, #4]
 800c8a8:	4403      	add	r3, r0
 800c8aa:	f04f 0b00 	mov.w	fp, #0
 800c8ae:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800c8b2:	9307      	str	r3, [sp, #28]
 800c8b4:	f8da 3000 	ldr.w	r3, [sl]
 800c8b8:	3302      	adds	r3, #2
 800c8ba:	461f      	mov	r7, r3
 800c8bc:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c8c0:	2830      	cmp	r0, #48	; 0x30
 800c8c2:	d06c      	beq.n	800c99e <__gethex+0x118>
 800c8c4:	f7ff ffca 	bl	800c85c <__hexdig_fun>
 800c8c8:	4604      	mov	r4, r0
 800c8ca:	2800      	cmp	r0, #0
 800c8cc:	d16a      	bne.n	800c9a4 <__gethex+0x11e>
 800c8ce:	9a01      	ldr	r2, [sp, #4]
 800c8d0:	9903      	ldr	r1, [sp, #12]
 800c8d2:	4638      	mov	r0, r7
 800c8d4:	f001 f8f4 	bl	800dac0 <strncmp>
 800c8d8:	2800      	cmp	r0, #0
 800c8da:	d166      	bne.n	800c9aa <__gethex+0x124>
 800c8dc:	9b01      	ldr	r3, [sp, #4]
 800c8de:	5cf8      	ldrb	r0, [r7, r3]
 800c8e0:	18fe      	adds	r6, r7, r3
 800c8e2:	f7ff ffbb 	bl	800c85c <__hexdig_fun>
 800c8e6:	2800      	cmp	r0, #0
 800c8e8:	d062      	beq.n	800c9b0 <__gethex+0x12a>
 800c8ea:	4633      	mov	r3, r6
 800c8ec:	7818      	ldrb	r0, [r3, #0]
 800c8ee:	2830      	cmp	r0, #48	; 0x30
 800c8f0:	461f      	mov	r7, r3
 800c8f2:	f103 0301 	add.w	r3, r3, #1
 800c8f6:	d0f9      	beq.n	800c8ec <__gethex+0x66>
 800c8f8:	f7ff ffb0 	bl	800c85c <__hexdig_fun>
 800c8fc:	fab0 f580 	clz	r5, r0
 800c900:	096d      	lsrs	r5, r5, #5
 800c902:	4634      	mov	r4, r6
 800c904:	f04f 0b01 	mov.w	fp, #1
 800c908:	463a      	mov	r2, r7
 800c90a:	4616      	mov	r6, r2
 800c90c:	3201      	adds	r2, #1
 800c90e:	7830      	ldrb	r0, [r6, #0]
 800c910:	f7ff ffa4 	bl	800c85c <__hexdig_fun>
 800c914:	2800      	cmp	r0, #0
 800c916:	d1f8      	bne.n	800c90a <__gethex+0x84>
 800c918:	9a01      	ldr	r2, [sp, #4]
 800c91a:	9903      	ldr	r1, [sp, #12]
 800c91c:	4630      	mov	r0, r6
 800c91e:	f001 f8cf 	bl	800dac0 <strncmp>
 800c922:	b950      	cbnz	r0, 800c93a <__gethex+0xb4>
 800c924:	b954      	cbnz	r4, 800c93c <__gethex+0xb6>
 800c926:	9b01      	ldr	r3, [sp, #4]
 800c928:	18f4      	adds	r4, r6, r3
 800c92a:	4622      	mov	r2, r4
 800c92c:	4616      	mov	r6, r2
 800c92e:	3201      	adds	r2, #1
 800c930:	7830      	ldrb	r0, [r6, #0]
 800c932:	f7ff ff93 	bl	800c85c <__hexdig_fun>
 800c936:	2800      	cmp	r0, #0
 800c938:	d1f8      	bne.n	800c92c <__gethex+0xa6>
 800c93a:	b10c      	cbz	r4, 800c940 <__gethex+0xba>
 800c93c:	1ba4      	subs	r4, r4, r6
 800c93e:	00a4      	lsls	r4, r4, #2
 800c940:	7833      	ldrb	r3, [r6, #0]
 800c942:	2b50      	cmp	r3, #80	; 0x50
 800c944:	d001      	beq.n	800c94a <__gethex+0xc4>
 800c946:	2b70      	cmp	r3, #112	; 0x70
 800c948:	d140      	bne.n	800c9cc <__gethex+0x146>
 800c94a:	7873      	ldrb	r3, [r6, #1]
 800c94c:	2b2b      	cmp	r3, #43	; 0x2b
 800c94e:	d031      	beq.n	800c9b4 <__gethex+0x12e>
 800c950:	2b2d      	cmp	r3, #45	; 0x2d
 800c952:	d033      	beq.n	800c9bc <__gethex+0x136>
 800c954:	1c71      	adds	r1, r6, #1
 800c956:	f04f 0900 	mov.w	r9, #0
 800c95a:	7808      	ldrb	r0, [r1, #0]
 800c95c:	f7ff ff7e 	bl	800c85c <__hexdig_fun>
 800c960:	1e43      	subs	r3, r0, #1
 800c962:	b2db      	uxtb	r3, r3
 800c964:	2b18      	cmp	r3, #24
 800c966:	d831      	bhi.n	800c9cc <__gethex+0x146>
 800c968:	f1a0 0210 	sub.w	r2, r0, #16
 800c96c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c970:	f7ff ff74 	bl	800c85c <__hexdig_fun>
 800c974:	1e43      	subs	r3, r0, #1
 800c976:	b2db      	uxtb	r3, r3
 800c978:	2b18      	cmp	r3, #24
 800c97a:	d922      	bls.n	800c9c2 <__gethex+0x13c>
 800c97c:	f1b9 0f00 	cmp.w	r9, #0
 800c980:	d000      	beq.n	800c984 <__gethex+0xfe>
 800c982:	4252      	negs	r2, r2
 800c984:	4414      	add	r4, r2
 800c986:	f8ca 1000 	str.w	r1, [sl]
 800c98a:	b30d      	cbz	r5, 800c9d0 <__gethex+0x14a>
 800c98c:	f1bb 0f00 	cmp.w	fp, #0
 800c990:	bf0c      	ite	eq
 800c992:	2706      	moveq	r7, #6
 800c994:	2700      	movne	r7, #0
 800c996:	4638      	mov	r0, r7
 800c998:	b00b      	add	sp, #44	; 0x2c
 800c99a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c99e:	f10b 0b01 	add.w	fp, fp, #1
 800c9a2:	e78a      	b.n	800c8ba <__gethex+0x34>
 800c9a4:	2500      	movs	r5, #0
 800c9a6:	462c      	mov	r4, r5
 800c9a8:	e7ae      	b.n	800c908 <__gethex+0x82>
 800c9aa:	463e      	mov	r6, r7
 800c9ac:	2501      	movs	r5, #1
 800c9ae:	e7c7      	b.n	800c940 <__gethex+0xba>
 800c9b0:	4604      	mov	r4, r0
 800c9b2:	e7fb      	b.n	800c9ac <__gethex+0x126>
 800c9b4:	f04f 0900 	mov.w	r9, #0
 800c9b8:	1cb1      	adds	r1, r6, #2
 800c9ba:	e7ce      	b.n	800c95a <__gethex+0xd4>
 800c9bc:	f04f 0901 	mov.w	r9, #1
 800c9c0:	e7fa      	b.n	800c9b8 <__gethex+0x132>
 800c9c2:	230a      	movs	r3, #10
 800c9c4:	fb03 0202 	mla	r2, r3, r2, r0
 800c9c8:	3a10      	subs	r2, #16
 800c9ca:	e7cf      	b.n	800c96c <__gethex+0xe6>
 800c9cc:	4631      	mov	r1, r6
 800c9ce:	e7da      	b.n	800c986 <__gethex+0x100>
 800c9d0:	1bf3      	subs	r3, r6, r7
 800c9d2:	3b01      	subs	r3, #1
 800c9d4:	4629      	mov	r1, r5
 800c9d6:	2b07      	cmp	r3, #7
 800c9d8:	dc49      	bgt.n	800ca6e <__gethex+0x1e8>
 800c9da:	9802      	ldr	r0, [sp, #8]
 800c9dc:	f000 fa58 	bl	800ce90 <_Balloc>
 800c9e0:	9b01      	ldr	r3, [sp, #4]
 800c9e2:	f100 0914 	add.w	r9, r0, #20
 800c9e6:	f04f 0b00 	mov.w	fp, #0
 800c9ea:	f1c3 0301 	rsb	r3, r3, #1
 800c9ee:	4605      	mov	r5, r0
 800c9f0:	f8cd 9010 	str.w	r9, [sp, #16]
 800c9f4:	46da      	mov	sl, fp
 800c9f6:	9308      	str	r3, [sp, #32]
 800c9f8:	42b7      	cmp	r7, r6
 800c9fa:	d33b      	bcc.n	800ca74 <__gethex+0x1ee>
 800c9fc:	9804      	ldr	r0, [sp, #16]
 800c9fe:	f840 ab04 	str.w	sl, [r0], #4
 800ca02:	eba0 0009 	sub.w	r0, r0, r9
 800ca06:	1080      	asrs	r0, r0, #2
 800ca08:	6128      	str	r0, [r5, #16]
 800ca0a:	0147      	lsls	r7, r0, #5
 800ca0c:	4650      	mov	r0, sl
 800ca0e:	f000 fb03 	bl	800d018 <__hi0bits>
 800ca12:	f8d8 6000 	ldr.w	r6, [r8]
 800ca16:	1a3f      	subs	r7, r7, r0
 800ca18:	42b7      	cmp	r7, r6
 800ca1a:	dd64      	ble.n	800cae6 <__gethex+0x260>
 800ca1c:	1bbf      	subs	r7, r7, r6
 800ca1e:	4639      	mov	r1, r7
 800ca20:	4628      	mov	r0, r5
 800ca22:	f000 fe13 	bl	800d64c <__any_on>
 800ca26:	4682      	mov	sl, r0
 800ca28:	b178      	cbz	r0, 800ca4a <__gethex+0x1c4>
 800ca2a:	1e7b      	subs	r3, r7, #1
 800ca2c:	1159      	asrs	r1, r3, #5
 800ca2e:	f003 021f 	and.w	r2, r3, #31
 800ca32:	f04f 0a01 	mov.w	sl, #1
 800ca36:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800ca3a:	fa0a f202 	lsl.w	r2, sl, r2
 800ca3e:	420a      	tst	r2, r1
 800ca40:	d003      	beq.n	800ca4a <__gethex+0x1c4>
 800ca42:	4553      	cmp	r3, sl
 800ca44:	dc46      	bgt.n	800cad4 <__gethex+0x24e>
 800ca46:	f04f 0a02 	mov.w	sl, #2
 800ca4a:	4639      	mov	r1, r7
 800ca4c:	4628      	mov	r0, r5
 800ca4e:	f7ff fecb 	bl	800c7e8 <rshift>
 800ca52:	443c      	add	r4, r7
 800ca54:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ca58:	42a3      	cmp	r3, r4
 800ca5a:	da52      	bge.n	800cb02 <__gethex+0x27c>
 800ca5c:	4629      	mov	r1, r5
 800ca5e:	9802      	ldr	r0, [sp, #8]
 800ca60:	f000 fa4a 	bl	800cef8 <_Bfree>
 800ca64:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ca66:	2300      	movs	r3, #0
 800ca68:	6013      	str	r3, [r2, #0]
 800ca6a:	27a3      	movs	r7, #163	; 0xa3
 800ca6c:	e793      	b.n	800c996 <__gethex+0x110>
 800ca6e:	3101      	adds	r1, #1
 800ca70:	105b      	asrs	r3, r3, #1
 800ca72:	e7b0      	b.n	800c9d6 <__gethex+0x150>
 800ca74:	1e73      	subs	r3, r6, #1
 800ca76:	9305      	str	r3, [sp, #20]
 800ca78:	9a07      	ldr	r2, [sp, #28]
 800ca7a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ca7e:	4293      	cmp	r3, r2
 800ca80:	d018      	beq.n	800cab4 <__gethex+0x22e>
 800ca82:	f1bb 0f20 	cmp.w	fp, #32
 800ca86:	d107      	bne.n	800ca98 <__gethex+0x212>
 800ca88:	9b04      	ldr	r3, [sp, #16]
 800ca8a:	f8c3 a000 	str.w	sl, [r3]
 800ca8e:	3304      	adds	r3, #4
 800ca90:	f04f 0a00 	mov.w	sl, #0
 800ca94:	9304      	str	r3, [sp, #16]
 800ca96:	46d3      	mov	fp, sl
 800ca98:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800ca9c:	f7ff fede 	bl	800c85c <__hexdig_fun>
 800caa0:	f000 000f 	and.w	r0, r0, #15
 800caa4:	fa00 f00b 	lsl.w	r0, r0, fp
 800caa8:	ea4a 0a00 	orr.w	sl, sl, r0
 800caac:	f10b 0b04 	add.w	fp, fp, #4
 800cab0:	9b05      	ldr	r3, [sp, #20]
 800cab2:	e00d      	b.n	800cad0 <__gethex+0x24a>
 800cab4:	9b05      	ldr	r3, [sp, #20]
 800cab6:	9a08      	ldr	r2, [sp, #32]
 800cab8:	4413      	add	r3, r2
 800caba:	42bb      	cmp	r3, r7
 800cabc:	d3e1      	bcc.n	800ca82 <__gethex+0x1fc>
 800cabe:	4618      	mov	r0, r3
 800cac0:	9a01      	ldr	r2, [sp, #4]
 800cac2:	9903      	ldr	r1, [sp, #12]
 800cac4:	9309      	str	r3, [sp, #36]	; 0x24
 800cac6:	f000 fffb 	bl	800dac0 <strncmp>
 800caca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cacc:	2800      	cmp	r0, #0
 800cace:	d1d8      	bne.n	800ca82 <__gethex+0x1fc>
 800cad0:	461e      	mov	r6, r3
 800cad2:	e791      	b.n	800c9f8 <__gethex+0x172>
 800cad4:	1eb9      	subs	r1, r7, #2
 800cad6:	4628      	mov	r0, r5
 800cad8:	f000 fdb8 	bl	800d64c <__any_on>
 800cadc:	2800      	cmp	r0, #0
 800cade:	d0b2      	beq.n	800ca46 <__gethex+0x1c0>
 800cae0:	f04f 0a03 	mov.w	sl, #3
 800cae4:	e7b1      	b.n	800ca4a <__gethex+0x1c4>
 800cae6:	da09      	bge.n	800cafc <__gethex+0x276>
 800cae8:	1bf7      	subs	r7, r6, r7
 800caea:	4629      	mov	r1, r5
 800caec:	463a      	mov	r2, r7
 800caee:	9802      	ldr	r0, [sp, #8]
 800caf0:	f000 fbce 	bl	800d290 <__lshift>
 800caf4:	1be4      	subs	r4, r4, r7
 800caf6:	4605      	mov	r5, r0
 800caf8:	f100 0914 	add.w	r9, r0, #20
 800cafc:	f04f 0a00 	mov.w	sl, #0
 800cb00:	e7a8      	b.n	800ca54 <__gethex+0x1ce>
 800cb02:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800cb06:	42a0      	cmp	r0, r4
 800cb08:	dd6a      	ble.n	800cbe0 <__gethex+0x35a>
 800cb0a:	1b04      	subs	r4, r0, r4
 800cb0c:	42a6      	cmp	r6, r4
 800cb0e:	dc2e      	bgt.n	800cb6e <__gethex+0x2e8>
 800cb10:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cb14:	2b02      	cmp	r3, #2
 800cb16:	d022      	beq.n	800cb5e <__gethex+0x2d8>
 800cb18:	2b03      	cmp	r3, #3
 800cb1a:	d024      	beq.n	800cb66 <__gethex+0x2e0>
 800cb1c:	2b01      	cmp	r3, #1
 800cb1e:	d115      	bne.n	800cb4c <__gethex+0x2c6>
 800cb20:	42a6      	cmp	r6, r4
 800cb22:	d113      	bne.n	800cb4c <__gethex+0x2c6>
 800cb24:	2e01      	cmp	r6, #1
 800cb26:	dc0b      	bgt.n	800cb40 <__gethex+0x2ba>
 800cb28:	9a06      	ldr	r2, [sp, #24]
 800cb2a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cb2e:	6013      	str	r3, [r2, #0]
 800cb30:	2301      	movs	r3, #1
 800cb32:	612b      	str	r3, [r5, #16]
 800cb34:	f8c9 3000 	str.w	r3, [r9]
 800cb38:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cb3a:	2762      	movs	r7, #98	; 0x62
 800cb3c:	601d      	str	r5, [r3, #0]
 800cb3e:	e72a      	b.n	800c996 <__gethex+0x110>
 800cb40:	1e71      	subs	r1, r6, #1
 800cb42:	4628      	mov	r0, r5
 800cb44:	f000 fd82 	bl	800d64c <__any_on>
 800cb48:	2800      	cmp	r0, #0
 800cb4a:	d1ed      	bne.n	800cb28 <__gethex+0x2a2>
 800cb4c:	4629      	mov	r1, r5
 800cb4e:	9802      	ldr	r0, [sp, #8]
 800cb50:	f000 f9d2 	bl	800cef8 <_Bfree>
 800cb54:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cb56:	2300      	movs	r3, #0
 800cb58:	6013      	str	r3, [r2, #0]
 800cb5a:	2750      	movs	r7, #80	; 0x50
 800cb5c:	e71b      	b.n	800c996 <__gethex+0x110>
 800cb5e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d0e1      	beq.n	800cb28 <__gethex+0x2a2>
 800cb64:	e7f2      	b.n	800cb4c <__gethex+0x2c6>
 800cb66:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d1dd      	bne.n	800cb28 <__gethex+0x2a2>
 800cb6c:	e7ee      	b.n	800cb4c <__gethex+0x2c6>
 800cb6e:	1e67      	subs	r7, r4, #1
 800cb70:	f1ba 0f00 	cmp.w	sl, #0
 800cb74:	d131      	bne.n	800cbda <__gethex+0x354>
 800cb76:	b127      	cbz	r7, 800cb82 <__gethex+0x2fc>
 800cb78:	4639      	mov	r1, r7
 800cb7a:	4628      	mov	r0, r5
 800cb7c:	f000 fd66 	bl	800d64c <__any_on>
 800cb80:	4682      	mov	sl, r0
 800cb82:	117a      	asrs	r2, r7, #5
 800cb84:	2301      	movs	r3, #1
 800cb86:	f007 071f 	and.w	r7, r7, #31
 800cb8a:	fa03 f707 	lsl.w	r7, r3, r7
 800cb8e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800cb92:	4621      	mov	r1, r4
 800cb94:	421f      	tst	r7, r3
 800cb96:	4628      	mov	r0, r5
 800cb98:	bf18      	it	ne
 800cb9a:	f04a 0a02 	orrne.w	sl, sl, #2
 800cb9e:	1b36      	subs	r6, r6, r4
 800cba0:	f7ff fe22 	bl	800c7e8 <rshift>
 800cba4:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800cba8:	2702      	movs	r7, #2
 800cbaa:	f1ba 0f00 	cmp.w	sl, #0
 800cbae:	d048      	beq.n	800cc42 <__gethex+0x3bc>
 800cbb0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cbb4:	2b02      	cmp	r3, #2
 800cbb6:	d015      	beq.n	800cbe4 <__gethex+0x35e>
 800cbb8:	2b03      	cmp	r3, #3
 800cbba:	d017      	beq.n	800cbec <__gethex+0x366>
 800cbbc:	2b01      	cmp	r3, #1
 800cbbe:	d109      	bne.n	800cbd4 <__gethex+0x34e>
 800cbc0:	f01a 0f02 	tst.w	sl, #2
 800cbc4:	d006      	beq.n	800cbd4 <__gethex+0x34e>
 800cbc6:	f8d9 3000 	ldr.w	r3, [r9]
 800cbca:	ea4a 0a03 	orr.w	sl, sl, r3
 800cbce:	f01a 0f01 	tst.w	sl, #1
 800cbd2:	d10e      	bne.n	800cbf2 <__gethex+0x36c>
 800cbd4:	f047 0710 	orr.w	r7, r7, #16
 800cbd8:	e033      	b.n	800cc42 <__gethex+0x3bc>
 800cbda:	f04f 0a01 	mov.w	sl, #1
 800cbde:	e7d0      	b.n	800cb82 <__gethex+0x2fc>
 800cbe0:	2701      	movs	r7, #1
 800cbe2:	e7e2      	b.n	800cbaa <__gethex+0x324>
 800cbe4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cbe6:	f1c3 0301 	rsb	r3, r3, #1
 800cbea:	9315      	str	r3, [sp, #84]	; 0x54
 800cbec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d0f0      	beq.n	800cbd4 <__gethex+0x34e>
 800cbf2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800cbf6:	f105 0314 	add.w	r3, r5, #20
 800cbfa:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800cbfe:	eb03 010a 	add.w	r1, r3, sl
 800cc02:	f04f 0c00 	mov.w	ip, #0
 800cc06:	4618      	mov	r0, r3
 800cc08:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc0c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800cc10:	d01c      	beq.n	800cc4c <__gethex+0x3c6>
 800cc12:	3201      	adds	r2, #1
 800cc14:	6002      	str	r2, [r0, #0]
 800cc16:	2f02      	cmp	r7, #2
 800cc18:	f105 0314 	add.w	r3, r5, #20
 800cc1c:	d138      	bne.n	800cc90 <__gethex+0x40a>
 800cc1e:	f8d8 2000 	ldr.w	r2, [r8]
 800cc22:	3a01      	subs	r2, #1
 800cc24:	42b2      	cmp	r2, r6
 800cc26:	d10a      	bne.n	800cc3e <__gethex+0x3b8>
 800cc28:	1171      	asrs	r1, r6, #5
 800cc2a:	2201      	movs	r2, #1
 800cc2c:	f006 061f 	and.w	r6, r6, #31
 800cc30:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cc34:	fa02 f606 	lsl.w	r6, r2, r6
 800cc38:	421e      	tst	r6, r3
 800cc3a:	bf18      	it	ne
 800cc3c:	4617      	movne	r7, r2
 800cc3e:	f047 0720 	orr.w	r7, r7, #32
 800cc42:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cc44:	601d      	str	r5, [r3, #0]
 800cc46:	9b06      	ldr	r3, [sp, #24]
 800cc48:	601c      	str	r4, [r3, #0]
 800cc4a:	e6a4      	b.n	800c996 <__gethex+0x110>
 800cc4c:	4299      	cmp	r1, r3
 800cc4e:	f843 cc04 	str.w	ip, [r3, #-4]
 800cc52:	d8d8      	bhi.n	800cc06 <__gethex+0x380>
 800cc54:	68ab      	ldr	r3, [r5, #8]
 800cc56:	4599      	cmp	r9, r3
 800cc58:	db12      	blt.n	800cc80 <__gethex+0x3fa>
 800cc5a:	6869      	ldr	r1, [r5, #4]
 800cc5c:	9802      	ldr	r0, [sp, #8]
 800cc5e:	3101      	adds	r1, #1
 800cc60:	f000 f916 	bl	800ce90 <_Balloc>
 800cc64:	692a      	ldr	r2, [r5, #16]
 800cc66:	3202      	adds	r2, #2
 800cc68:	f105 010c 	add.w	r1, r5, #12
 800cc6c:	4683      	mov	fp, r0
 800cc6e:	0092      	lsls	r2, r2, #2
 800cc70:	300c      	adds	r0, #12
 800cc72:	f7fd fa4d 	bl	800a110 <memcpy>
 800cc76:	4629      	mov	r1, r5
 800cc78:	9802      	ldr	r0, [sp, #8]
 800cc7a:	f000 f93d 	bl	800cef8 <_Bfree>
 800cc7e:	465d      	mov	r5, fp
 800cc80:	692b      	ldr	r3, [r5, #16]
 800cc82:	1c5a      	adds	r2, r3, #1
 800cc84:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800cc88:	612a      	str	r2, [r5, #16]
 800cc8a:	2201      	movs	r2, #1
 800cc8c:	615a      	str	r2, [r3, #20]
 800cc8e:	e7c2      	b.n	800cc16 <__gethex+0x390>
 800cc90:	692a      	ldr	r2, [r5, #16]
 800cc92:	454a      	cmp	r2, r9
 800cc94:	dd0b      	ble.n	800ccae <__gethex+0x428>
 800cc96:	2101      	movs	r1, #1
 800cc98:	4628      	mov	r0, r5
 800cc9a:	f7ff fda5 	bl	800c7e8 <rshift>
 800cc9e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cca2:	3401      	adds	r4, #1
 800cca4:	42a3      	cmp	r3, r4
 800cca6:	f6ff aed9 	blt.w	800ca5c <__gethex+0x1d6>
 800ccaa:	2701      	movs	r7, #1
 800ccac:	e7c7      	b.n	800cc3e <__gethex+0x3b8>
 800ccae:	f016 061f 	ands.w	r6, r6, #31
 800ccb2:	d0fa      	beq.n	800ccaa <__gethex+0x424>
 800ccb4:	449a      	add	sl, r3
 800ccb6:	f1c6 0620 	rsb	r6, r6, #32
 800ccba:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800ccbe:	f000 f9ab 	bl	800d018 <__hi0bits>
 800ccc2:	42b0      	cmp	r0, r6
 800ccc4:	dbe7      	blt.n	800cc96 <__gethex+0x410>
 800ccc6:	e7f0      	b.n	800ccaa <__gethex+0x424>

0800ccc8 <L_shift>:
 800ccc8:	f1c2 0208 	rsb	r2, r2, #8
 800cccc:	0092      	lsls	r2, r2, #2
 800ccce:	b570      	push	{r4, r5, r6, lr}
 800ccd0:	f1c2 0620 	rsb	r6, r2, #32
 800ccd4:	6843      	ldr	r3, [r0, #4]
 800ccd6:	6804      	ldr	r4, [r0, #0]
 800ccd8:	fa03 f506 	lsl.w	r5, r3, r6
 800ccdc:	432c      	orrs	r4, r5
 800ccde:	40d3      	lsrs	r3, r2
 800cce0:	6004      	str	r4, [r0, #0]
 800cce2:	f840 3f04 	str.w	r3, [r0, #4]!
 800cce6:	4288      	cmp	r0, r1
 800cce8:	d3f4      	bcc.n	800ccd4 <L_shift+0xc>
 800ccea:	bd70      	pop	{r4, r5, r6, pc}

0800ccec <__match>:
 800ccec:	b530      	push	{r4, r5, lr}
 800ccee:	6803      	ldr	r3, [r0, #0]
 800ccf0:	3301      	adds	r3, #1
 800ccf2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ccf6:	b914      	cbnz	r4, 800ccfe <__match+0x12>
 800ccf8:	6003      	str	r3, [r0, #0]
 800ccfa:	2001      	movs	r0, #1
 800ccfc:	bd30      	pop	{r4, r5, pc}
 800ccfe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd02:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800cd06:	2d19      	cmp	r5, #25
 800cd08:	bf98      	it	ls
 800cd0a:	3220      	addls	r2, #32
 800cd0c:	42a2      	cmp	r2, r4
 800cd0e:	d0f0      	beq.n	800ccf2 <__match+0x6>
 800cd10:	2000      	movs	r0, #0
 800cd12:	e7f3      	b.n	800ccfc <__match+0x10>

0800cd14 <__hexnan>:
 800cd14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd18:	680b      	ldr	r3, [r1, #0]
 800cd1a:	6801      	ldr	r1, [r0, #0]
 800cd1c:	115f      	asrs	r7, r3, #5
 800cd1e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800cd22:	f013 031f 	ands.w	r3, r3, #31
 800cd26:	b087      	sub	sp, #28
 800cd28:	bf18      	it	ne
 800cd2a:	3704      	addne	r7, #4
 800cd2c:	2500      	movs	r5, #0
 800cd2e:	1f3e      	subs	r6, r7, #4
 800cd30:	4682      	mov	sl, r0
 800cd32:	4690      	mov	r8, r2
 800cd34:	9301      	str	r3, [sp, #4]
 800cd36:	f847 5c04 	str.w	r5, [r7, #-4]
 800cd3a:	46b1      	mov	r9, r6
 800cd3c:	4634      	mov	r4, r6
 800cd3e:	9502      	str	r5, [sp, #8]
 800cd40:	46ab      	mov	fp, r5
 800cd42:	784a      	ldrb	r2, [r1, #1]
 800cd44:	1c4b      	adds	r3, r1, #1
 800cd46:	9303      	str	r3, [sp, #12]
 800cd48:	b342      	cbz	r2, 800cd9c <__hexnan+0x88>
 800cd4a:	4610      	mov	r0, r2
 800cd4c:	9105      	str	r1, [sp, #20]
 800cd4e:	9204      	str	r2, [sp, #16]
 800cd50:	f7ff fd84 	bl	800c85c <__hexdig_fun>
 800cd54:	2800      	cmp	r0, #0
 800cd56:	d143      	bne.n	800cde0 <__hexnan+0xcc>
 800cd58:	9a04      	ldr	r2, [sp, #16]
 800cd5a:	9905      	ldr	r1, [sp, #20]
 800cd5c:	2a20      	cmp	r2, #32
 800cd5e:	d818      	bhi.n	800cd92 <__hexnan+0x7e>
 800cd60:	9b02      	ldr	r3, [sp, #8]
 800cd62:	459b      	cmp	fp, r3
 800cd64:	dd13      	ble.n	800cd8e <__hexnan+0x7a>
 800cd66:	454c      	cmp	r4, r9
 800cd68:	d206      	bcs.n	800cd78 <__hexnan+0x64>
 800cd6a:	2d07      	cmp	r5, #7
 800cd6c:	dc04      	bgt.n	800cd78 <__hexnan+0x64>
 800cd6e:	462a      	mov	r2, r5
 800cd70:	4649      	mov	r1, r9
 800cd72:	4620      	mov	r0, r4
 800cd74:	f7ff ffa8 	bl	800ccc8 <L_shift>
 800cd78:	4544      	cmp	r4, r8
 800cd7a:	d944      	bls.n	800ce06 <__hexnan+0xf2>
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	f1a4 0904 	sub.w	r9, r4, #4
 800cd82:	f844 3c04 	str.w	r3, [r4, #-4]
 800cd86:	f8cd b008 	str.w	fp, [sp, #8]
 800cd8a:	464c      	mov	r4, r9
 800cd8c:	461d      	mov	r5, r3
 800cd8e:	9903      	ldr	r1, [sp, #12]
 800cd90:	e7d7      	b.n	800cd42 <__hexnan+0x2e>
 800cd92:	2a29      	cmp	r2, #41	; 0x29
 800cd94:	d14a      	bne.n	800ce2c <__hexnan+0x118>
 800cd96:	3102      	adds	r1, #2
 800cd98:	f8ca 1000 	str.w	r1, [sl]
 800cd9c:	f1bb 0f00 	cmp.w	fp, #0
 800cda0:	d044      	beq.n	800ce2c <__hexnan+0x118>
 800cda2:	454c      	cmp	r4, r9
 800cda4:	d206      	bcs.n	800cdb4 <__hexnan+0xa0>
 800cda6:	2d07      	cmp	r5, #7
 800cda8:	dc04      	bgt.n	800cdb4 <__hexnan+0xa0>
 800cdaa:	462a      	mov	r2, r5
 800cdac:	4649      	mov	r1, r9
 800cdae:	4620      	mov	r0, r4
 800cdb0:	f7ff ff8a 	bl	800ccc8 <L_shift>
 800cdb4:	4544      	cmp	r4, r8
 800cdb6:	d928      	bls.n	800ce0a <__hexnan+0xf6>
 800cdb8:	4643      	mov	r3, r8
 800cdba:	f854 2b04 	ldr.w	r2, [r4], #4
 800cdbe:	f843 2b04 	str.w	r2, [r3], #4
 800cdc2:	42a6      	cmp	r6, r4
 800cdc4:	d2f9      	bcs.n	800cdba <__hexnan+0xa6>
 800cdc6:	2200      	movs	r2, #0
 800cdc8:	f843 2b04 	str.w	r2, [r3], #4
 800cdcc:	429e      	cmp	r6, r3
 800cdce:	d2fb      	bcs.n	800cdc8 <__hexnan+0xb4>
 800cdd0:	6833      	ldr	r3, [r6, #0]
 800cdd2:	b91b      	cbnz	r3, 800cddc <__hexnan+0xc8>
 800cdd4:	4546      	cmp	r6, r8
 800cdd6:	d127      	bne.n	800ce28 <__hexnan+0x114>
 800cdd8:	2301      	movs	r3, #1
 800cdda:	6033      	str	r3, [r6, #0]
 800cddc:	2005      	movs	r0, #5
 800cdde:	e026      	b.n	800ce2e <__hexnan+0x11a>
 800cde0:	3501      	adds	r5, #1
 800cde2:	2d08      	cmp	r5, #8
 800cde4:	f10b 0b01 	add.w	fp, fp, #1
 800cde8:	dd06      	ble.n	800cdf8 <__hexnan+0xe4>
 800cdea:	4544      	cmp	r4, r8
 800cdec:	d9cf      	bls.n	800cd8e <__hexnan+0x7a>
 800cdee:	2300      	movs	r3, #0
 800cdf0:	f844 3c04 	str.w	r3, [r4, #-4]
 800cdf4:	2501      	movs	r5, #1
 800cdf6:	3c04      	subs	r4, #4
 800cdf8:	6822      	ldr	r2, [r4, #0]
 800cdfa:	f000 000f 	and.w	r0, r0, #15
 800cdfe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ce02:	6020      	str	r0, [r4, #0]
 800ce04:	e7c3      	b.n	800cd8e <__hexnan+0x7a>
 800ce06:	2508      	movs	r5, #8
 800ce08:	e7c1      	b.n	800cd8e <__hexnan+0x7a>
 800ce0a:	9b01      	ldr	r3, [sp, #4]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d0df      	beq.n	800cdd0 <__hexnan+0xbc>
 800ce10:	f04f 32ff 	mov.w	r2, #4294967295
 800ce14:	f1c3 0320 	rsb	r3, r3, #32
 800ce18:	fa22 f303 	lsr.w	r3, r2, r3
 800ce1c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800ce20:	401a      	ands	r2, r3
 800ce22:	f847 2c04 	str.w	r2, [r7, #-4]
 800ce26:	e7d3      	b.n	800cdd0 <__hexnan+0xbc>
 800ce28:	3e04      	subs	r6, #4
 800ce2a:	e7d1      	b.n	800cdd0 <__hexnan+0xbc>
 800ce2c:	2004      	movs	r0, #4
 800ce2e:	b007      	add	sp, #28
 800ce30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ce34 <__locale_ctype_ptr_l>:
 800ce34:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800ce38:	4770      	bx	lr

0800ce3a <__localeconv_l>:
 800ce3a:	30f0      	adds	r0, #240	; 0xf0
 800ce3c:	4770      	bx	lr
	...

0800ce40 <_localeconv_r>:
 800ce40:	4b04      	ldr	r3, [pc, #16]	; (800ce54 <_localeconv_r+0x14>)
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	6a18      	ldr	r0, [r3, #32]
 800ce46:	4b04      	ldr	r3, [pc, #16]	; (800ce58 <_localeconv_r+0x18>)
 800ce48:	2800      	cmp	r0, #0
 800ce4a:	bf08      	it	eq
 800ce4c:	4618      	moveq	r0, r3
 800ce4e:	30f0      	adds	r0, #240	; 0xf0
 800ce50:	4770      	bx	lr
 800ce52:	bf00      	nop
 800ce54:	20000010 	.word	0x20000010
 800ce58:	20000074 	.word	0x20000074

0800ce5c <malloc>:
 800ce5c:	4b02      	ldr	r3, [pc, #8]	; (800ce68 <malloc+0xc>)
 800ce5e:	4601      	mov	r1, r0
 800ce60:	6818      	ldr	r0, [r3, #0]
 800ce62:	f000 bc71 	b.w	800d748 <_malloc_r>
 800ce66:	bf00      	nop
 800ce68:	20000010 	.word	0x20000010

0800ce6c <__ascii_mbtowc>:
 800ce6c:	b082      	sub	sp, #8
 800ce6e:	b901      	cbnz	r1, 800ce72 <__ascii_mbtowc+0x6>
 800ce70:	a901      	add	r1, sp, #4
 800ce72:	b142      	cbz	r2, 800ce86 <__ascii_mbtowc+0x1a>
 800ce74:	b14b      	cbz	r3, 800ce8a <__ascii_mbtowc+0x1e>
 800ce76:	7813      	ldrb	r3, [r2, #0]
 800ce78:	600b      	str	r3, [r1, #0]
 800ce7a:	7812      	ldrb	r2, [r2, #0]
 800ce7c:	1c10      	adds	r0, r2, #0
 800ce7e:	bf18      	it	ne
 800ce80:	2001      	movne	r0, #1
 800ce82:	b002      	add	sp, #8
 800ce84:	4770      	bx	lr
 800ce86:	4610      	mov	r0, r2
 800ce88:	e7fb      	b.n	800ce82 <__ascii_mbtowc+0x16>
 800ce8a:	f06f 0001 	mvn.w	r0, #1
 800ce8e:	e7f8      	b.n	800ce82 <__ascii_mbtowc+0x16>

0800ce90 <_Balloc>:
 800ce90:	b570      	push	{r4, r5, r6, lr}
 800ce92:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ce94:	4604      	mov	r4, r0
 800ce96:	460e      	mov	r6, r1
 800ce98:	b93d      	cbnz	r5, 800ceaa <_Balloc+0x1a>
 800ce9a:	2010      	movs	r0, #16
 800ce9c:	f7ff ffde 	bl	800ce5c <malloc>
 800cea0:	6260      	str	r0, [r4, #36]	; 0x24
 800cea2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cea6:	6005      	str	r5, [r0, #0]
 800cea8:	60c5      	str	r5, [r0, #12]
 800ceaa:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ceac:	68eb      	ldr	r3, [r5, #12]
 800ceae:	b183      	cbz	r3, 800ced2 <_Balloc+0x42>
 800ceb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ceb2:	68db      	ldr	r3, [r3, #12]
 800ceb4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ceb8:	b9b8      	cbnz	r0, 800ceea <_Balloc+0x5a>
 800ceba:	2101      	movs	r1, #1
 800cebc:	fa01 f506 	lsl.w	r5, r1, r6
 800cec0:	1d6a      	adds	r2, r5, #5
 800cec2:	0092      	lsls	r2, r2, #2
 800cec4:	4620      	mov	r0, r4
 800cec6:	f000 fbe2 	bl	800d68e <_calloc_r>
 800ceca:	b160      	cbz	r0, 800cee6 <_Balloc+0x56>
 800cecc:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800ced0:	e00e      	b.n	800cef0 <_Balloc+0x60>
 800ced2:	2221      	movs	r2, #33	; 0x21
 800ced4:	2104      	movs	r1, #4
 800ced6:	4620      	mov	r0, r4
 800ced8:	f000 fbd9 	bl	800d68e <_calloc_r>
 800cedc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cede:	60e8      	str	r0, [r5, #12]
 800cee0:	68db      	ldr	r3, [r3, #12]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d1e4      	bne.n	800ceb0 <_Balloc+0x20>
 800cee6:	2000      	movs	r0, #0
 800cee8:	bd70      	pop	{r4, r5, r6, pc}
 800ceea:	6802      	ldr	r2, [r0, #0]
 800ceec:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800cef0:	2300      	movs	r3, #0
 800cef2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cef6:	e7f7      	b.n	800cee8 <_Balloc+0x58>

0800cef8 <_Bfree>:
 800cef8:	b570      	push	{r4, r5, r6, lr}
 800cefa:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800cefc:	4606      	mov	r6, r0
 800cefe:	460d      	mov	r5, r1
 800cf00:	b93c      	cbnz	r4, 800cf12 <_Bfree+0x1a>
 800cf02:	2010      	movs	r0, #16
 800cf04:	f7ff ffaa 	bl	800ce5c <malloc>
 800cf08:	6270      	str	r0, [r6, #36]	; 0x24
 800cf0a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cf0e:	6004      	str	r4, [r0, #0]
 800cf10:	60c4      	str	r4, [r0, #12]
 800cf12:	b13d      	cbz	r5, 800cf24 <_Bfree+0x2c>
 800cf14:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800cf16:	686a      	ldr	r2, [r5, #4]
 800cf18:	68db      	ldr	r3, [r3, #12]
 800cf1a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cf1e:	6029      	str	r1, [r5, #0]
 800cf20:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800cf24:	bd70      	pop	{r4, r5, r6, pc}

0800cf26 <__multadd>:
 800cf26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf2a:	690d      	ldr	r5, [r1, #16]
 800cf2c:	461f      	mov	r7, r3
 800cf2e:	4606      	mov	r6, r0
 800cf30:	460c      	mov	r4, r1
 800cf32:	f101 0c14 	add.w	ip, r1, #20
 800cf36:	2300      	movs	r3, #0
 800cf38:	f8dc 0000 	ldr.w	r0, [ip]
 800cf3c:	b281      	uxth	r1, r0
 800cf3e:	fb02 7101 	mla	r1, r2, r1, r7
 800cf42:	0c0f      	lsrs	r7, r1, #16
 800cf44:	0c00      	lsrs	r0, r0, #16
 800cf46:	fb02 7000 	mla	r0, r2, r0, r7
 800cf4a:	b289      	uxth	r1, r1
 800cf4c:	3301      	adds	r3, #1
 800cf4e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800cf52:	429d      	cmp	r5, r3
 800cf54:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800cf58:	f84c 1b04 	str.w	r1, [ip], #4
 800cf5c:	dcec      	bgt.n	800cf38 <__multadd+0x12>
 800cf5e:	b1d7      	cbz	r7, 800cf96 <__multadd+0x70>
 800cf60:	68a3      	ldr	r3, [r4, #8]
 800cf62:	42ab      	cmp	r3, r5
 800cf64:	dc12      	bgt.n	800cf8c <__multadd+0x66>
 800cf66:	6861      	ldr	r1, [r4, #4]
 800cf68:	4630      	mov	r0, r6
 800cf6a:	3101      	adds	r1, #1
 800cf6c:	f7ff ff90 	bl	800ce90 <_Balloc>
 800cf70:	6922      	ldr	r2, [r4, #16]
 800cf72:	3202      	adds	r2, #2
 800cf74:	f104 010c 	add.w	r1, r4, #12
 800cf78:	4680      	mov	r8, r0
 800cf7a:	0092      	lsls	r2, r2, #2
 800cf7c:	300c      	adds	r0, #12
 800cf7e:	f7fd f8c7 	bl	800a110 <memcpy>
 800cf82:	4621      	mov	r1, r4
 800cf84:	4630      	mov	r0, r6
 800cf86:	f7ff ffb7 	bl	800cef8 <_Bfree>
 800cf8a:	4644      	mov	r4, r8
 800cf8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cf90:	3501      	adds	r5, #1
 800cf92:	615f      	str	r7, [r3, #20]
 800cf94:	6125      	str	r5, [r4, #16]
 800cf96:	4620      	mov	r0, r4
 800cf98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800cf9c <__s2b>:
 800cf9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cfa0:	460c      	mov	r4, r1
 800cfa2:	4615      	mov	r5, r2
 800cfa4:	461f      	mov	r7, r3
 800cfa6:	2209      	movs	r2, #9
 800cfa8:	3308      	adds	r3, #8
 800cfaa:	4606      	mov	r6, r0
 800cfac:	fb93 f3f2 	sdiv	r3, r3, r2
 800cfb0:	2100      	movs	r1, #0
 800cfb2:	2201      	movs	r2, #1
 800cfb4:	429a      	cmp	r2, r3
 800cfb6:	db20      	blt.n	800cffa <__s2b+0x5e>
 800cfb8:	4630      	mov	r0, r6
 800cfba:	f7ff ff69 	bl	800ce90 <_Balloc>
 800cfbe:	9b08      	ldr	r3, [sp, #32]
 800cfc0:	6143      	str	r3, [r0, #20]
 800cfc2:	2d09      	cmp	r5, #9
 800cfc4:	f04f 0301 	mov.w	r3, #1
 800cfc8:	6103      	str	r3, [r0, #16]
 800cfca:	dd19      	ble.n	800d000 <__s2b+0x64>
 800cfcc:	f104 0809 	add.w	r8, r4, #9
 800cfd0:	46c1      	mov	r9, r8
 800cfd2:	442c      	add	r4, r5
 800cfd4:	f819 3b01 	ldrb.w	r3, [r9], #1
 800cfd8:	4601      	mov	r1, r0
 800cfda:	3b30      	subs	r3, #48	; 0x30
 800cfdc:	220a      	movs	r2, #10
 800cfde:	4630      	mov	r0, r6
 800cfe0:	f7ff ffa1 	bl	800cf26 <__multadd>
 800cfe4:	45a1      	cmp	r9, r4
 800cfe6:	d1f5      	bne.n	800cfd4 <__s2b+0x38>
 800cfe8:	eb08 0405 	add.w	r4, r8, r5
 800cfec:	3c08      	subs	r4, #8
 800cfee:	1b2d      	subs	r5, r5, r4
 800cff0:	1963      	adds	r3, r4, r5
 800cff2:	42bb      	cmp	r3, r7
 800cff4:	db07      	blt.n	800d006 <__s2b+0x6a>
 800cff6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cffa:	0052      	lsls	r2, r2, #1
 800cffc:	3101      	adds	r1, #1
 800cffe:	e7d9      	b.n	800cfb4 <__s2b+0x18>
 800d000:	340a      	adds	r4, #10
 800d002:	2509      	movs	r5, #9
 800d004:	e7f3      	b.n	800cfee <__s2b+0x52>
 800d006:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d00a:	4601      	mov	r1, r0
 800d00c:	3b30      	subs	r3, #48	; 0x30
 800d00e:	220a      	movs	r2, #10
 800d010:	4630      	mov	r0, r6
 800d012:	f7ff ff88 	bl	800cf26 <__multadd>
 800d016:	e7eb      	b.n	800cff0 <__s2b+0x54>

0800d018 <__hi0bits>:
 800d018:	0c02      	lsrs	r2, r0, #16
 800d01a:	0412      	lsls	r2, r2, #16
 800d01c:	4603      	mov	r3, r0
 800d01e:	b9b2      	cbnz	r2, 800d04e <__hi0bits+0x36>
 800d020:	0403      	lsls	r3, r0, #16
 800d022:	2010      	movs	r0, #16
 800d024:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d028:	bf04      	itt	eq
 800d02a:	021b      	lsleq	r3, r3, #8
 800d02c:	3008      	addeq	r0, #8
 800d02e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d032:	bf04      	itt	eq
 800d034:	011b      	lsleq	r3, r3, #4
 800d036:	3004      	addeq	r0, #4
 800d038:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d03c:	bf04      	itt	eq
 800d03e:	009b      	lsleq	r3, r3, #2
 800d040:	3002      	addeq	r0, #2
 800d042:	2b00      	cmp	r3, #0
 800d044:	db06      	blt.n	800d054 <__hi0bits+0x3c>
 800d046:	005b      	lsls	r3, r3, #1
 800d048:	d503      	bpl.n	800d052 <__hi0bits+0x3a>
 800d04a:	3001      	adds	r0, #1
 800d04c:	4770      	bx	lr
 800d04e:	2000      	movs	r0, #0
 800d050:	e7e8      	b.n	800d024 <__hi0bits+0xc>
 800d052:	2020      	movs	r0, #32
 800d054:	4770      	bx	lr

0800d056 <__lo0bits>:
 800d056:	6803      	ldr	r3, [r0, #0]
 800d058:	f013 0207 	ands.w	r2, r3, #7
 800d05c:	4601      	mov	r1, r0
 800d05e:	d00b      	beq.n	800d078 <__lo0bits+0x22>
 800d060:	07da      	lsls	r2, r3, #31
 800d062:	d423      	bmi.n	800d0ac <__lo0bits+0x56>
 800d064:	0798      	lsls	r0, r3, #30
 800d066:	bf49      	itett	mi
 800d068:	085b      	lsrmi	r3, r3, #1
 800d06a:	089b      	lsrpl	r3, r3, #2
 800d06c:	2001      	movmi	r0, #1
 800d06e:	600b      	strmi	r3, [r1, #0]
 800d070:	bf5c      	itt	pl
 800d072:	600b      	strpl	r3, [r1, #0]
 800d074:	2002      	movpl	r0, #2
 800d076:	4770      	bx	lr
 800d078:	b298      	uxth	r0, r3
 800d07a:	b9a8      	cbnz	r0, 800d0a8 <__lo0bits+0x52>
 800d07c:	0c1b      	lsrs	r3, r3, #16
 800d07e:	2010      	movs	r0, #16
 800d080:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d084:	bf04      	itt	eq
 800d086:	0a1b      	lsreq	r3, r3, #8
 800d088:	3008      	addeq	r0, #8
 800d08a:	071a      	lsls	r2, r3, #28
 800d08c:	bf04      	itt	eq
 800d08e:	091b      	lsreq	r3, r3, #4
 800d090:	3004      	addeq	r0, #4
 800d092:	079a      	lsls	r2, r3, #30
 800d094:	bf04      	itt	eq
 800d096:	089b      	lsreq	r3, r3, #2
 800d098:	3002      	addeq	r0, #2
 800d09a:	07da      	lsls	r2, r3, #31
 800d09c:	d402      	bmi.n	800d0a4 <__lo0bits+0x4e>
 800d09e:	085b      	lsrs	r3, r3, #1
 800d0a0:	d006      	beq.n	800d0b0 <__lo0bits+0x5a>
 800d0a2:	3001      	adds	r0, #1
 800d0a4:	600b      	str	r3, [r1, #0]
 800d0a6:	4770      	bx	lr
 800d0a8:	4610      	mov	r0, r2
 800d0aa:	e7e9      	b.n	800d080 <__lo0bits+0x2a>
 800d0ac:	2000      	movs	r0, #0
 800d0ae:	4770      	bx	lr
 800d0b0:	2020      	movs	r0, #32
 800d0b2:	4770      	bx	lr

0800d0b4 <__i2b>:
 800d0b4:	b510      	push	{r4, lr}
 800d0b6:	460c      	mov	r4, r1
 800d0b8:	2101      	movs	r1, #1
 800d0ba:	f7ff fee9 	bl	800ce90 <_Balloc>
 800d0be:	2201      	movs	r2, #1
 800d0c0:	6144      	str	r4, [r0, #20]
 800d0c2:	6102      	str	r2, [r0, #16]
 800d0c4:	bd10      	pop	{r4, pc}

0800d0c6 <__multiply>:
 800d0c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0ca:	4614      	mov	r4, r2
 800d0cc:	690a      	ldr	r2, [r1, #16]
 800d0ce:	6923      	ldr	r3, [r4, #16]
 800d0d0:	429a      	cmp	r2, r3
 800d0d2:	bfb8      	it	lt
 800d0d4:	460b      	movlt	r3, r1
 800d0d6:	4688      	mov	r8, r1
 800d0d8:	bfbc      	itt	lt
 800d0da:	46a0      	movlt	r8, r4
 800d0dc:	461c      	movlt	r4, r3
 800d0de:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d0e2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d0e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d0ea:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d0ee:	eb07 0609 	add.w	r6, r7, r9
 800d0f2:	42b3      	cmp	r3, r6
 800d0f4:	bfb8      	it	lt
 800d0f6:	3101      	addlt	r1, #1
 800d0f8:	f7ff feca 	bl	800ce90 <_Balloc>
 800d0fc:	f100 0514 	add.w	r5, r0, #20
 800d100:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800d104:	462b      	mov	r3, r5
 800d106:	2200      	movs	r2, #0
 800d108:	4573      	cmp	r3, lr
 800d10a:	d316      	bcc.n	800d13a <__multiply+0x74>
 800d10c:	f104 0214 	add.w	r2, r4, #20
 800d110:	f108 0114 	add.w	r1, r8, #20
 800d114:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800d118:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800d11c:	9300      	str	r3, [sp, #0]
 800d11e:	9b00      	ldr	r3, [sp, #0]
 800d120:	9201      	str	r2, [sp, #4]
 800d122:	4293      	cmp	r3, r2
 800d124:	d80c      	bhi.n	800d140 <__multiply+0x7a>
 800d126:	2e00      	cmp	r6, #0
 800d128:	dd03      	ble.n	800d132 <__multiply+0x6c>
 800d12a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d05d      	beq.n	800d1ee <__multiply+0x128>
 800d132:	6106      	str	r6, [r0, #16]
 800d134:	b003      	add	sp, #12
 800d136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d13a:	f843 2b04 	str.w	r2, [r3], #4
 800d13e:	e7e3      	b.n	800d108 <__multiply+0x42>
 800d140:	f8b2 b000 	ldrh.w	fp, [r2]
 800d144:	f1bb 0f00 	cmp.w	fp, #0
 800d148:	d023      	beq.n	800d192 <__multiply+0xcc>
 800d14a:	4689      	mov	r9, r1
 800d14c:	46ac      	mov	ip, r5
 800d14e:	f04f 0800 	mov.w	r8, #0
 800d152:	f859 4b04 	ldr.w	r4, [r9], #4
 800d156:	f8dc a000 	ldr.w	sl, [ip]
 800d15a:	b2a3      	uxth	r3, r4
 800d15c:	fa1f fa8a 	uxth.w	sl, sl
 800d160:	fb0b a303 	mla	r3, fp, r3, sl
 800d164:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d168:	f8dc 4000 	ldr.w	r4, [ip]
 800d16c:	4443      	add	r3, r8
 800d16e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800d172:	fb0b 840a 	mla	r4, fp, sl, r8
 800d176:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800d17a:	46e2      	mov	sl, ip
 800d17c:	b29b      	uxth	r3, r3
 800d17e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800d182:	454f      	cmp	r7, r9
 800d184:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800d188:	f84a 3b04 	str.w	r3, [sl], #4
 800d18c:	d82b      	bhi.n	800d1e6 <__multiply+0x120>
 800d18e:	f8cc 8004 	str.w	r8, [ip, #4]
 800d192:	9b01      	ldr	r3, [sp, #4]
 800d194:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800d198:	3204      	adds	r2, #4
 800d19a:	f1ba 0f00 	cmp.w	sl, #0
 800d19e:	d020      	beq.n	800d1e2 <__multiply+0x11c>
 800d1a0:	682b      	ldr	r3, [r5, #0]
 800d1a2:	4689      	mov	r9, r1
 800d1a4:	46a8      	mov	r8, r5
 800d1a6:	f04f 0b00 	mov.w	fp, #0
 800d1aa:	f8b9 c000 	ldrh.w	ip, [r9]
 800d1ae:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800d1b2:	fb0a 440c 	mla	r4, sl, ip, r4
 800d1b6:	445c      	add	r4, fp
 800d1b8:	46c4      	mov	ip, r8
 800d1ba:	b29b      	uxth	r3, r3
 800d1bc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800d1c0:	f84c 3b04 	str.w	r3, [ip], #4
 800d1c4:	f859 3b04 	ldr.w	r3, [r9], #4
 800d1c8:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800d1cc:	0c1b      	lsrs	r3, r3, #16
 800d1ce:	fb0a b303 	mla	r3, sl, r3, fp
 800d1d2:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800d1d6:	454f      	cmp	r7, r9
 800d1d8:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800d1dc:	d805      	bhi.n	800d1ea <__multiply+0x124>
 800d1de:	f8c8 3004 	str.w	r3, [r8, #4]
 800d1e2:	3504      	adds	r5, #4
 800d1e4:	e79b      	b.n	800d11e <__multiply+0x58>
 800d1e6:	46d4      	mov	ip, sl
 800d1e8:	e7b3      	b.n	800d152 <__multiply+0x8c>
 800d1ea:	46e0      	mov	r8, ip
 800d1ec:	e7dd      	b.n	800d1aa <__multiply+0xe4>
 800d1ee:	3e01      	subs	r6, #1
 800d1f0:	e799      	b.n	800d126 <__multiply+0x60>
	...

0800d1f4 <__pow5mult>:
 800d1f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1f8:	4615      	mov	r5, r2
 800d1fa:	f012 0203 	ands.w	r2, r2, #3
 800d1fe:	4606      	mov	r6, r0
 800d200:	460f      	mov	r7, r1
 800d202:	d007      	beq.n	800d214 <__pow5mult+0x20>
 800d204:	3a01      	subs	r2, #1
 800d206:	4c21      	ldr	r4, [pc, #132]	; (800d28c <__pow5mult+0x98>)
 800d208:	2300      	movs	r3, #0
 800d20a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d20e:	f7ff fe8a 	bl	800cf26 <__multadd>
 800d212:	4607      	mov	r7, r0
 800d214:	10ad      	asrs	r5, r5, #2
 800d216:	d035      	beq.n	800d284 <__pow5mult+0x90>
 800d218:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d21a:	b93c      	cbnz	r4, 800d22c <__pow5mult+0x38>
 800d21c:	2010      	movs	r0, #16
 800d21e:	f7ff fe1d 	bl	800ce5c <malloc>
 800d222:	6270      	str	r0, [r6, #36]	; 0x24
 800d224:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d228:	6004      	str	r4, [r0, #0]
 800d22a:	60c4      	str	r4, [r0, #12]
 800d22c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d230:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d234:	b94c      	cbnz	r4, 800d24a <__pow5mult+0x56>
 800d236:	f240 2171 	movw	r1, #625	; 0x271
 800d23a:	4630      	mov	r0, r6
 800d23c:	f7ff ff3a 	bl	800d0b4 <__i2b>
 800d240:	2300      	movs	r3, #0
 800d242:	f8c8 0008 	str.w	r0, [r8, #8]
 800d246:	4604      	mov	r4, r0
 800d248:	6003      	str	r3, [r0, #0]
 800d24a:	f04f 0800 	mov.w	r8, #0
 800d24e:	07eb      	lsls	r3, r5, #31
 800d250:	d50a      	bpl.n	800d268 <__pow5mult+0x74>
 800d252:	4639      	mov	r1, r7
 800d254:	4622      	mov	r2, r4
 800d256:	4630      	mov	r0, r6
 800d258:	f7ff ff35 	bl	800d0c6 <__multiply>
 800d25c:	4639      	mov	r1, r7
 800d25e:	4681      	mov	r9, r0
 800d260:	4630      	mov	r0, r6
 800d262:	f7ff fe49 	bl	800cef8 <_Bfree>
 800d266:	464f      	mov	r7, r9
 800d268:	106d      	asrs	r5, r5, #1
 800d26a:	d00b      	beq.n	800d284 <__pow5mult+0x90>
 800d26c:	6820      	ldr	r0, [r4, #0]
 800d26e:	b938      	cbnz	r0, 800d280 <__pow5mult+0x8c>
 800d270:	4622      	mov	r2, r4
 800d272:	4621      	mov	r1, r4
 800d274:	4630      	mov	r0, r6
 800d276:	f7ff ff26 	bl	800d0c6 <__multiply>
 800d27a:	6020      	str	r0, [r4, #0]
 800d27c:	f8c0 8000 	str.w	r8, [r0]
 800d280:	4604      	mov	r4, r0
 800d282:	e7e4      	b.n	800d24e <__pow5mult+0x5a>
 800d284:	4638      	mov	r0, r7
 800d286:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d28a:	bf00      	nop
 800d28c:	0800df50 	.word	0x0800df50

0800d290 <__lshift>:
 800d290:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d294:	460c      	mov	r4, r1
 800d296:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d29a:	6923      	ldr	r3, [r4, #16]
 800d29c:	6849      	ldr	r1, [r1, #4]
 800d29e:	eb0a 0903 	add.w	r9, sl, r3
 800d2a2:	68a3      	ldr	r3, [r4, #8]
 800d2a4:	4607      	mov	r7, r0
 800d2a6:	4616      	mov	r6, r2
 800d2a8:	f109 0501 	add.w	r5, r9, #1
 800d2ac:	42ab      	cmp	r3, r5
 800d2ae:	db32      	blt.n	800d316 <__lshift+0x86>
 800d2b0:	4638      	mov	r0, r7
 800d2b2:	f7ff fded 	bl	800ce90 <_Balloc>
 800d2b6:	2300      	movs	r3, #0
 800d2b8:	4680      	mov	r8, r0
 800d2ba:	f100 0114 	add.w	r1, r0, #20
 800d2be:	461a      	mov	r2, r3
 800d2c0:	4553      	cmp	r3, sl
 800d2c2:	db2b      	blt.n	800d31c <__lshift+0x8c>
 800d2c4:	6920      	ldr	r0, [r4, #16]
 800d2c6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d2ca:	f104 0314 	add.w	r3, r4, #20
 800d2ce:	f016 021f 	ands.w	r2, r6, #31
 800d2d2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d2d6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d2da:	d025      	beq.n	800d328 <__lshift+0x98>
 800d2dc:	f1c2 0e20 	rsb	lr, r2, #32
 800d2e0:	2000      	movs	r0, #0
 800d2e2:	681e      	ldr	r6, [r3, #0]
 800d2e4:	468a      	mov	sl, r1
 800d2e6:	4096      	lsls	r6, r2
 800d2e8:	4330      	orrs	r0, r6
 800d2ea:	f84a 0b04 	str.w	r0, [sl], #4
 800d2ee:	f853 0b04 	ldr.w	r0, [r3], #4
 800d2f2:	459c      	cmp	ip, r3
 800d2f4:	fa20 f00e 	lsr.w	r0, r0, lr
 800d2f8:	d814      	bhi.n	800d324 <__lshift+0x94>
 800d2fa:	6048      	str	r0, [r1, #4]
 800d2fc:	b108      	cbz	r0, 800d302 <__lshift+0x72>
 800d2fe:	f109 0502 	add.w	r5, r9, #2
 800d302:	3d01      	subs	r5, #1
 800d304:	4638      	mov	r0, r7
 800d306:	f8c8 5010 	str.w	r5, [r8, #16]
 800d30a:	4621      	mov	r1, r4
 800d30c:	f7ff fdf4 	bl	800cef8 <_Bfree>
 800d310:	4640      	mov	r0, r8
 800d312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d316:	3101      	adds	r1, #1
 800d318:	005b      	lsls	r3, r3, #1
 800d31a:	e7c7      	b.n	800d2ac <__lshift+0x1c>
 800d31c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800d320:	3301      	adds	r3, #1
 800d322:	e7cd      	b.n	800d2c0 <__lshift+0x30>
 800d324:	4651      	mov	r1, sl
 800d326:	e7dc      	b.n	800d2e2 <__lshift+0x52>
 800d328:	3904      	subs	r1, #4
 800d32a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d32e:	f841 2f04 	str.w	r2, [r1, #4]!
 800d332:	459c      	cmp	ip, r3
 800d334:	d8f9      	bhi.n	800d32a <__lshift+0x9a>
 800d336:	e7e4      	b.n	800d302 <__lshift+0x72>

0800d338 <__mcmp>:
 800d338:	6903      	ldr	r3, [r0, #16]
 800d33a:	690a      	ldr	r2, [r1, #16]
 800d33c:	1a9b      	subs	r3, r3, r2
 800d33e:	b530      	push	{r4, r5, lr}
 800d340:	d10c      	bne.n	800d35c <__mcmp+0x24>
 800d342:	0092      	lsls	r2, r2, #2
 800d344:	3014      	adds	r0, #20
 800d346:	3114      	adds	r1, #20
 800d348:	1884      	adds	r4, r0, r2
 800d34a:	4411      	add	r1, r2
 800d34c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d350:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d354:	4295      	cmp	r5, r2
 800d356:	d003      	beq.n	800d360 <__mcmp+0x28>
 800d358:	d305      	bcc.n	800d366 <__mcmp+0x2e>
 800d35a:	2301      	movs	r3, #1
 800d35c:	4618      	mov	r0, r3
 800d35e:	bd30      	pop	{r4, r5, pc}
 800d360:	42a0      	cmp	r0, r4
 800d362:	d3f3      	bcc.n	800d34c <__mcmp+0x14>
 800d364:	e7fa      	b.n	800d35c <__mcmp+0x24>
 800d366:	f04f 33ff 	mov.w	r3, #4294967295
 800d36a:	e7f7      	b.n	800d35c <__mcmp+0x24>

0800d36c <__mdiff>:
 800d36c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d370:	460d      	mov	r5, r1
 800d372:	4607      	mov	r7, r0
 800d374:	4611      	mov	r1, r2
 800d376:	4628      	mov	r0, r5
 800d378:	4614      	mov	r4, r2
 800d37a:	f7ff ffdd 	bl	800d338 <__mcmp>
 800d37e:	1e06      	subs	r6, r0, #0
 800d380:	d108      	bne.n	800d394 <__mdiff+0x28>
 800d382:	4631      	mov	r1, r6
 800d384:	4638      	mov	r0, r7
 800d386:	f7ff fd83 	bl	800ce90 <_Balloc>
 800d38a:	2301      	movs	r3, #1
 800d38c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800d390:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d394:	bfa4      	itt	ge
 800d396:	4623      	movge	r3, r4
 800d398:	462c      	movge	r4, r5
 800d39a:	4638      	mov	r0, r7
 800d39c:	6861      	ldr	r1, [r4, #4]
 800d39e:	bfa6      	itte	ge
 800d3a0:	461d      	movge	r5, r3
 800d3a2:	2600      	movge	r6, #0
 800d3a4:	2601      	movlt	r6, #1
 800d3a6:	f7ff fd73 	bl	800ce90 <_Balloc>
 800d3aa:	692b      	ldr	r3, [r5, #16]
 800d3ac:	60c6      	str	r6, [r0, #12]
 800d3ae:	6926      	ldr	r6, [r4, #16]
 800d3b0:	f105 0914 	add.w	r9, r5, #20
 800d3b4:	f104 0214 	add.w	r2, r4, #20
 800d3b8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800d3bc:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800d3c0:	f100 0514 	add.w	r5, r0, #20
 800d3c4:	f04f 0e00 	mov.w	lr, #0
 800d3c8:	f852 ab04 	ldr.w	sl, [r2], #4
 800d3cc:	f859 4b04 	ldr.w	r4, [r9], #4
 800d3d0:	fa1e f18a 	uxtah	r1, lr, sl
 800d3d4:	b2a3      	uxth	r3, r4
 800d3d6:	1ac9      	subs	r1, r1, r3
 800d3d8:	0c23      	lsrs	r3, r4, #16
 800d3da:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800d3de:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800d3e2:	b289      	uxth	r1, r1
 800d3e4:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800d3e8:	45c8      	cmp	r8, r9
 800d3ea:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800d3ee:	4694      	mov	ip, r2
 800d3f0:	f845 3b04 	str.w	r3, [r5], #4
 800d3f4:	d8e8      	bhi.n	800d3c8 <__mdiff+0x5c>
 800d3f6:	45bc      	cmp	ip, r7
 800d3f8:	d304      	bcc.n	800d404 <__mdiff+0x98>
 800d3fa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800d3fe:	b183      	cbz	r3, 800d422 <__mdiff+0xb6>
 800d400:	6106      	str	r6, [r0, #16]
 800d402:	e7c5      	b.n	800d390 <__mdiff+0x24>
 800d404:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d408:	fa1e f381 	uxtah	r3, lr, r1
 800d40c:	141a      	asrs	r2, r3, #16
 800d40e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d412:	b29b      	uxth	r3, r3
 800d414:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d418:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800d41c:	f845 3b04 	str.w	r3, [r5], #4
 800d420:	e7e9      	b.n	800d3f6 <__mdiff+0x8a>
 800d422:	3e01      	subs	r6, #1
 800d424:	e7e9      	b.n	800d3fa <__mdiff+0x8e>
	...

0800d428 <__ulp>:
 800d428:	4b12      	ldr	r3, [pc, #72]	; (800d474 <__ulp+0x4c>)
 800d42a:	ee10 2a90 	vmov	r2, s1
 800d42e:	401a      	ands	r2, r3
 800d430:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800d434:	2b00      	cmp	r3, #0
 800d436:	dd04      	ble.n	800d442 <__ulp+0x1a>
 800d438:	2000      	movs	r0, #0
 800d43a:	4619      	mov	r1, r3
 800d43c:	ec41 0b10 	vmov	d0, r0, r1
 800d440:	4770      	bx	lr
 800d442:	425b      	negs	r3, r3
 800d444:	151b      	asrs	r3, r3, #20
 800d446:	2b13      	cmp	r3, #19
 800d448:	f04f 0000 	mov.w	r0, #0
 800d44c:	f04f 0100 	mov.w	r1, #0
 800d450:	dc04      	bgt.n	800d45c <__ulp+0x34>
 800d452:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800d456:	fa42 f103 	asr.w	r1, r2, r3
 800d45a:	e7ef      	b.n	800d43c <__ulp+0x14>
 800d45c:	3b14      	subs	r3, #20
 800d45e:	2b1e      	cmp	r3, #30
 800d460:	f04f 0201 	mov.w	r2, #1
 800d464:	bfda      	itte	le
 800d466:	f1c3 031f 	rsble	r3, r3, #31
 800d46a:	fa02 f303 	lslle.w	r3, r2, r3
 800d46e:	4613      	movgt	r3, r2
 800d470:	4618      	mov	r0, r3
 800d472:	e7e3      	b.n	800d43c <__ulp+0x14>
 800d474:	7ff00000 	.word	0x7ff00000

0800d478 <__b2d>:
 800d478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d47a:	6905      	ldr	r5, [r0, #16]
 800d47c:	f100 0714 	add.w	r7, r0, #20
 800d480:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800d484:	1f2e      	subs	r6, r5, #4
 800d486:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800d48a:	4620      	mov	r0, r4
 800d48c:	f7ff fdc4 	bl	800d018 <__hi0bits>
 800d490:	f1c0 0320 	rsb	r3, r0, #32
 800d494:	280a      	cmp	r0, #10
 800d496:	600b      	str	r3, [r1, #0]
 800d498:	f8df c074 	ldr.w	ip, [pc, #116]	; 800d510 <__b2d+0x98>
 800d49c:	dc14      	bgt.n	800d4c8 <__b2d+0x50>
 800d49e:	f1c0 0e0b 	rsb	lr, r0, #11
 800d4a2:	fa24 f10e 	lsr.w	r1, r4, lr
 800d4a6:	42b7      	cmp	r7, r6
 800d4a8:	ea41 030c 	orr.w	r3, r1, ip
 800d4ac:	bf34      	ite	cc
 800d4ae:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d4b2:	2100      	movcs	r1, #0
 800d4b4:	3015      	adds	r0, #21
 800d4b6:	fa04 f000 	lsl.w	r0, r4, r0
 800d4ba:	fa21 f10e 	lsr.w	r1, r1, lr
 800d4be:	ea40 0201 	orr.w	r2, r0, r1
 800d4c2:	ec43 2b10 	vmov	d0, r2, r3
 800d4c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d4c8:	42b7      	cmp	r7, r6
 800d4ca:	bf3a      	itte	cc
 800d4cc:	f1a5 0608 	subcc.w	r6, r5, #8
 800d4d0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d4d4:	2100      	movcs	r1, #0
 800d4d6:	380b      	subs	r0, #11
 800d4d8:	d015      	beq.n	800d506 <__b2d+0x8e>
 800d4da:	4084      	lsls	r4, r0
 800d4dc:	f1c0 0520 	rsb	r5, r0, #32
 800d4e0:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800d4e4:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800d4e8:	42be      	cmp	r6, r7
 800d4ea:	fa21 fc05 	lsr.w	ip, r1, r5
 800d4ee:	ea44 030c 	orr.w	r3, r4, ip
 800d4f2:	bf8c      	ite	hi
 800d4f4:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800d4f8:	2400      	movls	r4, #0
 800d4fa:	fa01 f000 	lsl.w	r0, r1, r0
 800d4fe:	40ec      	lsrs	r4, r5
 800d500:	ea40 0204 	orr.w	r2, r0, r4
 800d504:	e7dd      	b.n	800d4c2 <__b2d+0x4a>
 800d506:	ea44 030c 	orr.w	r3, r4, ip
 800d50a:	460a      	mov	r2, r1
 800d50c:	e7d9      	b.n	800d4c2 <__b2d+0x4a>
 800d50e:	bf00      	nop
 800d510:	3ff00000 	.word	0x3ff00000

0800d514 <__d2b>:
 800d514:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d518:	460e      	mov	r6, r1
 800d51a:	2101      	movs	r1, #1
 800d51c:	ec59 8b10 	vmov	r8, r9, d0
 800d520:	4615      	mov	r5, r2
 800d522:	f7ff fcb5 	bl	800ce90 <_Balloc>
 800d526:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800d52a:	4607      	mov	r7, r0
 800d52c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d530:	bb34      	cbnz	r4, 800d580 <__d2b+0x6c>
 800d532:	9301      	str	r3, [sp, #4]
 800d534:	f1b8 0300 	subs.w	r3, r8, #0
 800d538:	d027      	beq.n	800d58a <__d2b+0x76>
 800d53a:	a802      	add	r0, sp, #8
 800d53c:	f840 3d08 	str.w	r3, [r0, #-8]!
 800d540:	f7ff fd89 	bl	800d056 <__lo0bits>
 800d544:	9900      	ldr	r1, [sp, #0]
 800d546:	b1f0      	cbz	r0, 800d586 <__d2b+0x72>
 800d548:	9a01      	ldr	r2, [sp, #4]
 800d54a:	f1c0 0320 	rsb	r3, r0, #32
 800d54e:	fa02 f303 	lsl.w	r3, r2, r3
 800d552:	430b      	orrs	r3, r1
 800d554:	40c2      	lsrs	r2, r0
 800d556:	617b      	str	r3, [r7, #20]
 800d558:	9201      	str	r2, [sp, #4]
 800d55a:	9b01      	ldr	r3, [sp, #4]
 800d55c:	61bb      	str	r3, [r7, #24]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	bf14      	ite	ne
 800d562:	2102      	movne	r1, #2
 800d564:	2101      	moveq	r1, #1
 800d566:	6139      	str	r1, [r7, #16]
 800d568:	b1c4      	cbz	r4, 800d59c <__d2b+0x88>
 800d56a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800d56e:	4404      	add	r4, r0
 800d570:	6034      	str	r4, [r6, #0]
 800d572:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d576:	6028      	str	r0, [r5, #0]
 800d578:	4638      	mov	r0, r7
 800d57a:	b003      	add	sp, #12
 800d57c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d580:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d584:	e7d5      	b.n	800d532 <__d2b+0x1e>
 800d586:	6179      	str	r1, [r7, #20]
 800d588:	e7e7      	b.n	800d55a <__d2b+0x46>
 800d58a:	a801      	add	r0, sp, #4
 800d58c:	f7ff fd63 	bl	800d056 <__lo0bits>
 800d590:	9b01      	ldr	r3, [sp, #4]
 800d592:	617b      	str	r3, [r7, #20]
 800d594:	2101      	movs	r1, #1
 800d596:	6139      	str	r1, [r7, #16]
 800d598:	3020      	adds	r0, #32
 800d59a:	e7e5      	b.n	800d568 <__d2b+0x54>
 800d59c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800d5a0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d5a4:	6030      	str	r0, [r6, #0]
 800d5a6:	6918      	ldr	r0, [r3, #16]
 800d5a8:	f7ff fd36 	bl	800d018 <__hi0bits>
 800d5ac:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800d5b0:	e7e1      	b.n	800d576 <__d2b+0x62>

0800d5b2 <__ratio>:
 800d5b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5b6:	4688      	mov	r8, r1
 800d5b8:	4669      	mov	r1, sp
 800d5ba:	4681      	mov	r9, r0
 800d5bc:	f7ff ff5c 	bl	800d478 <__b2d>
 800d5c0:	a901      	add	r1, sp, #4
 800d5c2:	4640      	mov	r0, r8
 800d5c4:	ec57 6b10 	vmov	r6, r7, d0
 800d5c8:	f7ff ff56 	bl	800d478 <__b2d>
 800d5cc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d5d0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d5d4:	eba3 0c02 	sub.w	ip, r3, r2
 800d5d8:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d5dc:	1a9b      	subs	r3, r3, r2
 800d5de:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d5e2:	ec5b ab10 	vmov	sl, fp, d0
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	bfce      	itee	gt
 800d5ea:	463a      	movgt	r2, r7
 800d5ec:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d5f0:	465a      	movle	r2, fp
 800d5f2:	4659      	mov	r1, fp
 800d5f4:	463d      	mov	r5, r7
 800d5f6:	bfd4      	ite	le
 800d5f8:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800d5fc:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800d600:	4630      	mov	r0, r6
 800d602:	ee10 2a10 	vmov	r2, s0
 800d606:	460b      	mov	r3, r1
 800d608:	4629      	mov	r1, r5
 800d60a:	f7f3 f91f 	bl	800084c <__aeabi_ddiv>
 800d60e:	ec41 0b10 	vmov	d0, r0, r1
 800d612:	b003      	add	sp, #12
 800d614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d618 <__copybits>:
 800d618:	3901      	subs	r1, #1
 800d61a:	b510      	push	{r4, lr}
 800d61c:	1149      	asrs	r1, r1, #5
 800d61e:	6914      	ldr	r4, [r2, #16]
 800d620:	3101      	adds	r1, #1
 800d622:	f102 0314 	add.w	r3, r2, #20
 800d626:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d62a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d62e:	42a3      	cmp	r3, r4
 800d630:	4602      	mov	r2, r0
 800d632:	d303      	bcc.n	800d63c <__copybits+0x24>
 800d634:	2300      	movs	r3, #0
 800d636:	428a      	cmp	r2, r1
 800d638:	d305      	bcc.n	800d646 <__copybits+0x2e>
 800d63a:	bd10      	pop	{r4, pc}
 800d63c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d640:	f840 2b04 	str.w	r2, [r0], #4
 800d644:	e7f3      	b.n	800d62e <__copybits+0x16>
 800d646:	f842 3b04 	str.w	r3, [r2], #4
 800d64a:	e7f4      	b.n	800d636 <__copybits+0x1e>

0800d64c <__any_on>:
 800d64c:	f100 0214 	add.w	r2, r0, #20
 800d650:	6900      	ldr	r0, [r0, #16]
 800d652:	114b      	asrs	r3, r1, #5
 800d654:	4298      	cmp	r0, r3
 800d656:	b510      	push	{r4, lr}
 800d658:	db11      	blt.n	800d67e <__any_on+0x32>
 800d65a:	dd0a      	ble.n	800d672 <__any_on+0x26>
 800d65c:	f011 011f 	ands.w	r1, r1, #31
 800d660:	d007      	beq.n	800d672 <__any_on+0x26>
 800d662:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d666:	fa24 f001 	lsr.w	r0, r4, r1
 800d66a:	fa00 f101 	lsl.w	r1, r0, r1
 800d66e:	428c      	cmp	r4, r1
 800d670:	d10b      	bne.n	800d68a <__any_on+0x3e>
 800d672:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d676:	4293      	cmp	r3, r2
 800d678:	d803      	bhi.n	800d682 <__any_on+0x36>
 800d67a:	2000      	movs	r0, #0
 800d67c:	bd10      	pop	{r4, pc}
 800d67e:	4603      	mov	r3, r0
 800d680:	e7f7      	b.n	800d672 <__any_on+0x26>
 800d682:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d686:	2900      	cmp	r1, #0
 800d688:	d0f5      	beq.n	800d676 <__any_on+0x2a>
 800d68a:	2001      	movs	r0, #1
 800d68c:	e7f6      	b.n	800d67c <__any_on+0x30>

0800d68e <_calloc_r>:
 800d68e:	b538      	push	{r3, r4, r5, lr}
 800d690:	fb02 f401 	mul.w	r4, r2, r1
 800d694:	4621      	mov	r1, r4
 800d696:	f000 f857 	bl	800d748 <_malloc_r>
 800d69a:	4605      	mov	r5, r0
 800d69c:	b118      	cbz	r0, 800d6a6 <_calloc_r+0x18>
 800d69e:	4622      	mov	r2, r4
 800d6a0:	2100      	movs	r1, #0
 800d6a2:	f7fc fd40 	bl	800a126 <memset>
 800d6a6:	4628      	mov	r0, r5
 800d6a8:	bd38      	pop	{r3, r4, r5, pc}
	...

0800d6ac <_free_r>:
 800d6ac:	b538      	push	{r3, r4, r5, lr}
 800d6ae:	4605      	mov	r5, r0
 800d6b0:	2900      	cmp	r1, #0
 800d6b2:	d045      	beq.n	800d740 <_free_r+0x94>
 800d6b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d6b8:	1f0c      	subs	r4, r1, #4
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	bfb8      	it	lt
 800d6be:	18e4      	addlt	r4, r4, r3
 800d6c0:	f000 fa36 	bl	800db30 <__malloc_lock>
 800d6c4:	4a1f      	ldr	r2, [pc, #124]	; (800d744 <_free_r+0x98>)
 800d6c6:	6813      	ldr	r3, [r2, #0]
 800d6c8:	4610      	mov	r0, r2
 800d6ca:	b933      	cbnz	r3, 800d6da <_free_r+0x2e>
 800d6cc:	6063      	str	r3, [r4, #4]
 800d6ce:	6014      	str	r4, [r2, #0]
 800d6d0:	4628      	mov	r0, r5
 800d6d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d6d6:	f000 ba2c 	b.w	800db32 <__malloc_unlock>
 800d6da:	42a3      	cmp	r3, r4
 800d6dc:	d90c      	bls.n	800d6f8 <_free_r+0x4c>
 800d6de:	6821      	ldr	r1, [r4, #0]
 800d6e0:	1862      	adds	r2, r4, r1
 800d6e2:	4293      	cmp	r3, r2
 800d6e4:	bf04      	itt	eq
 800d6e6:	681a      	ldreq	r2, [r3, #0]
 800d6e8:	685b      	ldreq	r3, [r3, #4]
 800d6ea:	6063      	str	r3, [r4, #4]
 800d6ec:	bf04      	itt	eq
 800d6ee:	1852      	addeq	r2, r2, r1
 800d6f0:	6022      	streq	r2, [r4, #0]
 800d6f2:	6004      	str	r4, [r0, #0]
 800d6f4:	e7ec      	b.n	800d6d0 <_free_r+0x24>
 800d6f6:	4613      	mov	r3, r2
 800d6f8:	685a      	ldr	r2, [r3, #4]
 800d6fa:	b10a      	cbz	r2, 800d700 <_free_r+0x54>
 800d6fc:	42a2      	cmp	r2, r4
 800d6fe:	d9fa      	bls.n	800d6f6 <_free_r+0x4a>
 800d700:	6819      	ldr	r1, [r3, #0]
 800d702:	1858      	adds	r0, r3, r1
 800d704:	42a0      	cmp	r0, r4
 800d706:	d10b      	bne.n	800d720 <_free_r+0x74>
 800d708:	6820      	ldr	r0, [r4, #0]
 800d70a:	4401      	add	r1, r0
 800d70c:	1858      	adds	r0, r3, r1
 800d70e:	4282      	cmp	r2, r0
 800d710:	6019      	str	r1, [r3, #0]
 800d712:	d1dd      	bne.n	800d6d0 <_free_r+0x24>
 800d714:	6810      	ldr	r0, [r2, #0]
 800d716:	6852      	ldr	r2, [r2, #4]
 800d718:	605a      	str	r2, [r3, #4]
 800d71a:	4401      	add	r1, r0
 800d71c:	6019      	str	r1, [r3, #0]
 800d71e:	e7d7      	b.n	800d6d0 <_free_r+0x24>
 800d720:	d902      	bls.n	800d728 <_free_r+0x7c>
 800d722:	230c      	movs	r3, #12
 800d724:	602b      	str	r3, [r5, #0]
 800d726:	e7d3      	b.n	800d6d0 <_free_r+0x24>
 800d728:	6820      	ldr	r0, [r4, #0]
 800d72a:	1821      	adds	r1, r4, r0
 800d72c:	428a      	cmp	r2, r1
 800d72e:	bf04      	itt	eq
 800d730:	6811      	ldreq	r1, [r2, #0]
 800d732:	6852      	ldreq	r2, [r2, #4]
 800d734:	6062      	str	r2, [r4, #4]
 800d736:	bf04      	itt	eq
 800d738:	1809      	addeq	r1, r1, r0
 800d73a:	6021      	streq	r1, [r4, #0]
 800d73c:	605c      	str	r4, [r3, #4]
 800d73e:	e7c7      	b.n	800d6d0 <_free_r+0x24>
 800d740:	bd38      	pop	{r3, r4, r5, pc}
 800d742:	bf00      	nop
 800d744:	20001ac8 	.word	0x20001ac8

0800d748 <_malloc_r>:
 800d748:	b570      	push	{r4, r5, r6, lr}
 800d74a:	1ccd      	adds	r5, r1, #3
 800d74c:	f025 0503 	bic.w	r5, r5, #3
 800d750:	3508      	adds	r5, #8
 800d752:	2d0c      	cmp	r5, #12
 800d754:	bf38      	it	cc
 800d756:	250c      	movcc	r5, #12
 800d758:	2d00      	cmp	r5, #0
 800d75a:	4606      	mov	r6, r0
 800d75c:	db01      	blt.n	800d762 <_malloc_r+0x1a>
 800d75e:	42a9      	cmp	r1, r5
 800d760:	d903      	bls.n	800d76a <_malloc_r+0x22>
 800d762:	230c      	movs	r3, #12
 800d764:	6033      	str	r3, [r6, #0]
 800d766:	2000      	movs	r0, #0
 800d768:	bd70      	pop	{r4, r5, r6, pc}
 800d76a:	f000 f9e1 	bl	800db30 <__malloc_lock>
 800d76e:	4a21      	ldr	r2, [pc, #132]	; (800d7f4 <_malloc_r+0xac>)
 800d770:	6814      	ldr	r4, [r2, #0]
 800d772:	4621      	mov	r1, r4
 800d774:	b991      	cbnz	r1, 800d79c <_malloc_r+0x54>
 800d776:	4c20      	ldr	r4, [pc, #128]	; (800d7f8 <_malloc_r+0xb0>)
 800d778:	6823      	ldr	r3, [r4, #0]
 800d77a:	b91b      	cbnz	r3, 800d784 <_malloc_r+0x3c>
 800d77c:	4630      	mov	r0, r6
 800d77e:	f000 f98f 	bl	800daa0 <_sbrk_r>
 800d782:	6020      	str	r0, [r4, #0]
 800d784:	4629      	mov	r1, r5
 800d786:	4630      	mov	r0, r6
 800d788:	f000 f98a 	bl	800daa0 <_sbrk_r>
 800d78c:	1c43      	adds	r3, r0, #1
 800d78e:	d124      	bne.n	800d7da <_malloc_r+0x92>
 800d790:	230c      	movs	r3, #12
 800d792:	6033      	str	r3, [r6, #0]
 800d794:	4630      	mov	r0, r6
 800d796:	f000 f9cc 	bl	800db32 <__malloc_unlock>
 800d79a:	e7e4      	b.n	800d766 <_malloc_r+0x1e>
 800d79c:	680b      	ldr	r3, [r1, #0]
 800d79e:	1b5b      	subs	r3, r3, r5
 800d7a0:	d418      	bmi.n	800d7d4 <_malloc_r+0x8c>
 800d7a2:	2b0b      	cmp	r3, #11
 800d7a4:	d90f      	bls.n	800d7c6 <_malloc_r+0x7e>
 800d7a6:	600b      	str	r3, [r1, #0]
 800d7a8:	50cd      	str	r5, [r1, r3]
 800d7aa:	18cc      	adds	r4, r1, r3
 800d7ac:	4630      	mov	r0, r6
 800d7ae:	f000 f9c0 	bl	800db32 <__malloc_unlock>
 800d7b2:	f104 000b 	add.w	r0, r4, #11
 800d7b6:	1d23      	adds	r3, r4, #4
 800d7b8:	f020 0007 	bic.w	r0, r0, #7
 800d7bc:	1ac3      	subs	r3, r0, r3
 800d7be:	d0d3      	beq.n	800d768 <_malloc_r+0x20>
 800d7c0:	425a      	negs	r2, r3
 800d7c2:	50e2      	str	r2, [r4, r3]
 800d7c4:	e7d0      	b.n	800d768 <_malloc_r+0x20>
 800d7c6:	428c      	cmp	r4, r1
 800d7c8:	684b      	ldr	r3, [r1, #4]
 800d7ca:	bf16      	itet	ne
 800d7cc:	6063      	strne	r3, [r4, #4]
 800d7ce:	6013      	streq	r3, [r2, #0]
 800d7d0:	460c      	movne	r4, r1
 800d7d2:	e7eb      	b.n	800d7ac <_malloc_r+0x64>
 800d7d4:	460c      	mov	r4, r1
 800d7d6:	6849      	ldr	r1, [r1, #4]
 800d7d8:	e7cc      	b.n	800d774 <_malloc_r+0x2c>
 800d7da:	1cc4      	adds	r4, r0, #3
 800d7dc:	f024 0403 	bic.w	r4, r4, #3
 800d7e0:	42a0      	cmp	r0, r4
 800d7e2:	d005      	beq.n	800d7f0 <_malloc_r+0xa8>
 800d7e4:	1a21      	subs	r1, r4, r0
 800d7e6:	4630      	mov	r0, r6
 800d7e8:	f000 f95a 	bl	800daa0 <_sbrk_r>
 800d7ec:	3001      	adds	r0, #1
 800d7ee:	d0cf      	beq.n	800d790 <_malloc_r+0x48>
 800d7f0:	6025      	str	r5, [r4, #0]
 800d7f2:	e7db      	b.n	800d7ac <_malloc_r+0x64>
 800d7f4:	20001ac8 	.word	0x20001ac8
 800d7f8:	20001acc 	.word	0x20001acc

0800d7fc <__ssputs_r>:
 800d7fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d800:	688e      	ldr	r6, [r1, #8]
 800d802:	429e      	cmp	r6, r3
 800d804:	4682      	mov	sl, r0
 800d806:	460c      	mov	r4, r1
 800d808:	4690      	mov	r8, r2
 800d80a:	4699      	mov	r9, r3
 800d80c:	d837      	bhi.n	800d87e <__ssputs_r+0x82>
 800d80e:	898a      	ldrh	r2, [r1, #12]
 800d810:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d814:	d031      	beq.n	800d87a <__ssputs_r+0x7e>
 800d816:	6825      	ldr	r5, [r4, #0]
 800d818:	6909      	ldr	r1, [r1, #16]
 800d81a:	1a6f      	subs	r7, r5, r1
 800d81c:	6965      	ldr	r5, [r4, #20]
 800d81e:	2302      	movs	r3, #2
 800d820:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d824:	fb95 f5f3 	sdiv	r5, r5, r3
 800d828:	f109 0301 	add.w	r3, r9, #1
 800d82c:	443b      	add	r3, r7
 800d82e:	429d      	cmp	r5, r3
 800d830:	bf38      	it	cc
 800d832:	461d      	movcc	r5, r3
 800d834:	0553      	lsls	r3, r2, #21
 800d836:	d530      	bpl.n	800d89a <__ssputs_r+0x9e>
 800d838:	4629      	mov	r1, r5
 800d83a:	f7ff ff85 	bl	800d748 <_malloc_r>
 800d83e:	4606      	mov	r6, r0
 800d840:	b950      	cbnz	r0, 800d858 <__ssputs_r+0x5c>
 800d842:	230c      	movs	r3, #12
 800d844:	f8ca 3000 	str.w	r3, [sl]
 800d848:	89a3      	ldrh	r3, [r4, #12]
 800d84a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d84e:	81a3      	strh	r3, [r4, #12]
 800d850:	f04f 30ff 	mov.w	r0, #4294967295
 800d854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d858:	463a      	mov	r2, r7
 800d85a:	6921      	ldr	r1, [r4, #16]
 800d85c:	f7fc fc58 	bl	800a110 <memcpy>
 800d860:	89a3      	ldrh	r3, [r4, #12]
 800d862:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d866:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d86a:	81a3      	strh	r3, [r4, #12]
 800d86c:	6126      	str	r6, [r4, #16]
 800d86e:	6165      	str	r5, [r4, #20]
 800d870:	443e      	add	r6, r7
 800d872:	1bed      	subs	r5, r5, r7
 800d874:	6026      	str	r6, [r4, #0]
 800d876:	60a5      	str	r5, [r4, #8]
 800d878:	464e      	mov	r6, r9
 800d87a:	454e      	cmp	r6, r9
 800d87c:	d900      	bls.n	800d880 <__ssputs_r+0x84>
 800d87e:	464e      	mov	r6, r9
 800d880:	4632      	mov	r2, r6
 800d882:	4641      	mov	r1, r8
 800d884:	6820      	ldr	r0, [r4, #0]
 800d886:	f000 f93a 	bl	800dafe <memmove>
 800d88a:	68a3      	ldr	r3, [r4, #8]
 800d88c:	1b9b      	subs	r3, r3, r6
 800d88e:	60a3      	str	r3, [r4, #8]
 800d890:	6823      	ldr	r3, [r4, #0]
 800d892:	441e      	add	r6, r3
 800d894:	6026      	str	r6, [r4, #0]
 800d896:	2000      	movs	r0, #0
 800d898:	e7dc      	b.n	800d854 <__ssputs_r+0x58>
 800d89a:	462a      	mov	r2, r5
 800d89c:	f000 f94a 	bl	800db34 <_realloc_r>
 800d8a0:	4606      	mov	r6, r0
 800d8a2:	2800      	cmp	r0, #0
 800d8a4:	d1e2      	bne.n	800d86c <__ssputs_r+0x70>
 800d8a6:	6921      	ldr	r1, [r4, #16]
 800d8a8:	4650      	mov	r0, sl
 800d8aa:	f7ff feff 	bl	800d6ac <_free_r>
 800d8ae:	e7c8      	b.n	800d842 <__ssputs_r+0x46>

0800d8b0 <_svfiprintf_r>:
 800d8b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8b4:	461d      	mov	r5, r3
 800d8b6:	898b      	ldrh	r3, [r1, #12]
 800d8b8:	061f      	lsls	r7, r3, #24
 800d8ba:	b09d      	sub	sp, #116	; 0x74
 800d8bc:	4680      	mov	r8, r0
 800d8be:	460c      	mov	r4, r1
 800d8c0:	4616      	mov	r6, r2
 800d8c2:	d50f      	bpl.n	800d8e4 <_svfiprintf_r+0x34>
 800d8c4:	690b      	ldr	r3, [r1, #16]
 800d8c6:	b96b      	cbnz	r3, 800d8e4 <_svfiprintf_r+0x34>
 800d8c8:	2140      	movs	r1, #64	; 0x40
 800d8ca:	f7ff ff3d 	bl	800d748 <_malloc_r>
 800d8ce:	6020      	str	r0, [r4, #0]
 800d8d0:	6120      	str	r0, [r4, #16]
 800d8d2:	b928      	cbnz	r0, 800d8e0 <_svfiprintf_r+0x30>
 800d8d4:	230c      	movs	r3, #12
 800d8d6:	f8c8 3000 	str.w	r3, [r8]
 800d8da:	f04f 30ff 	mov.w	r0, #4294967295
 800d8de:	e0c8      	b.n	800da72 <_svfiprintf_r+0x1c2>
 800d8e0:	2340      	movs	r3, #64	; 0x40
 800d8e2:	6163      	str	r3, [r4, #20]
 800d8e4:	2300      	movs	r3, #0
 800d8e6:	9309      	str	r3, [sp, #36]	; 0x24
 800d8e8:	2320      	movs	r3, #32
 800d8ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d8ee:	2330      	movs	r3, #48	; 0x30
 800d8f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d8f4:	9503      	str	r5, [sp, #12]
 800d8f6:	f04f 0b01 	mov.w	fp, #1
 800d8fa:	4637      	mov	r7, r6
 800d8fc:	463d      	mov	r5, r7
 800d8fe:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d902:	b10b      	cbz	r3, 800d908 <_svfiprintf_r+0x58>
 800d904:	2b25      	cmp	r3, #37	; 0x25
 800d906:	d13e      	bne.n	800d986 <_svfiprintf_r+0xd6>
 800d908:	ebb7 0a06 	subs.w	sl, r7, r6
 800d90c:	d00b      	beq.n	800d926 <_svfiprintf_r+0x76>
 800d90e:	4653      	mov	r3, sl
 800d910:	4632      	mov	r2, r6
 800d912:	4621      	mov	r1, r4
 800d914:	4640      	mov	r0, r8
 800d916:	f7ff ff71 	bl	800d7fc <__ssputs_r>
 800d91a:	3001      	adds	r0, #1
 800d91c:	f000 80a4 	beq.w	800da68 <_svfiprintf_r+0x1b8>
 800d920:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d922:	4453      	add	r3, sl
 800d924:	9309      	str	r3, [sp, #36]	; 0x24
 800d926:	783b      	ldrb	r3, [r7, #0]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	f000 809d 	beq.w	800da68 <_svfiprintf_r+0x1b8>
 800d92e:	2300      	movs	r3, #0
 800d930:	f04f 32ff 	mov.w	r2, #4294967295
 800d934:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d938:	9304      	str	r3, [sp, #16]
 800d93a:	9307      	str	r3, [sp, #28]
 800d93c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d940:	931a      	str	r3, [sp, #104]	; 0x68
 800d942:	462f      	mov	r7, r5
 800d944:	2205      	movs	r2, #5
 800d946:	f817 1b01 	ldrb.w	r1, [r7], #1
 800d94a:	4850      	ldr	r0, [pc, #320]	; (800da8c <_svfiprintf_r+0x1dc>)
 800d94c:	f7f2 fc48 	bl	80001e0 <memchr>
 800d950:	9b04      	ldr	r3, [sp, #16]
 800d952:	b9d0      	cbnz	r0, 800d98a <_svfiprintf_r+0xda>
 800d954:	06d9      	lsls	r1, r3, #27
 800d956:	bf44      	itt	mi
 800d958:	2220      	movmi	r2, #32
 800d95a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d95e:	071a      	lsls	r2, r3, #28
 800d960:	bf44      	itt	mi
 800d962:	222b      	movmi	r2, #43	; 0x2b
 800d964:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d968:	782a      	ldrb	r2, [r5, #0]
 800d96a:	2a2a      	cmp	r2, #42	; 0x2a
 800d96c:	d015      	beq.n	800d99a <_svfiprintf_r+0xea>
 800d96e:	9a07      	ldr	r2, [sp, #28]
 800d970:	462f      	mov	r7, r5
 800d972:	2000      	movs	r0, #0
 800d974:	250a      	movs	r5, #10
 800d976:	4639      	mov	r1, r7
 800d978:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d97c:	3b30      	subs	r3, #48	; 0x30
 800d97e:	2b09      	cmp	r3, #9
 800d980:	d94d      	bls.n	800da1e <_svfiprintf_r+0x16e>
 800d982:	b1b8      	cbz	r0, 800d9b4 <_svfiprintf_r+0x104>
 800d984:	e00f      	b.n	800d9a6 <_svfiprintf_r+0xf6>
 800d986:	462f      	mov	r7, r5
 800d988:	e7b8      	b.n	800d8fc <_svfiprintf_r+0x4c>
 800d98a:	4a40      	ldr	r2, [pc, #256]	; (800da8c <_svfiprintf_r+0x1dc>)
 800d98c:	1a80      	subs	r0, r0, r2
 800d98e:	fa0b f000 	lsl.w	r0, fp, r0
 800d992:	4318      	orrs	r0, r3
 800d994:	9004      	str	r0, [sp, #16]
 800d996:	463d      	mov	r5, r7
 800d998:	e7d3      	b.n	800d942 <_svfiprintf_r+0x92>
 800d99a:	9a03      	ldr	r2, [sp, #12]
 800d99c:	1d11      	adds	r1, r2, #4
 800d99e:	6812      	ldr	r2, [r2, #0]
 800d9a0:	9103      	str	r1, [sp, #12]
 800d9a2:	2a00      	cmp	r2, #0
 800d9a4:	db01      	blt.n	800d9aa <_svfiprintf_r+0xfa>
 800d9a6:	9207      	str	r2, [sp, #28]
 800d9a8:	e004      	b.n	800d9b4 <_svfiprintf_r+0x104>
 800d9aa:	4252      	negs	r2, r2
 800d9ac:	f043 0302 	orr.w	r3, r3, #2
 800d9b0:	9207      	str	r2, [sp, #28]
 800d9b2:	9304      	str	r3, [sp, #16]
 800d9b4:	783b      	ldrb	r3, [r7, #0]
 800d9b6:	2b2e      	cmp	r3, #46	; 0x2e
 800d9b8:	d10c      	bne.n	800d9d4 <_svfiprintf_r+0x124>
 800d9ba:	787b      	ldrb	r3, [r7, #1]
 800d9bc:	2b2a      	cmp	r3, #42	; 0x2a
 800d9be:	d133      	bne.n	800da28 <_svfiprintf_r+0x178>
 800d9c0:	9b03      	ldr	r3, [sp, #12]
 800d9c2:	1d1a      	adds	r2, r3, #4
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	9203      	str	r2, [sp, #12]
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	bfb8      	it	lt
 800d9cc:	f04f 33ff 	movlt.w	r3, #4294967295
 800d9d0:	3702      	adds	r7, #2
 800d9d2:	9305      	str	r3, [sp, #20]
 800d9d4:	4d2e      	ldr	r5, [pc, #184]	; (800da90 <_svfiprintf_r+0x1e0>)
 800d9d6:	7839      	ldrb	r1, [r7, #0]
 800d9d8:	2203      	movs	r2, #3
 800d9da:	4628      	mov	r0, r5
 800d9dc:	f7f2 fc00 	bl	80001e0 <memchr>
 800d9e0:	b138      	cbz	r0, 800d9f2 <_svfiprintf_r+0x142>
 800d9e2:	2340      	movs	r3, #64	; 0x40
 800d9e4:	1b40      	subs	r0, r0, r5
 800d9e6:	fa03 f000 	lsl.w	r0, r3, r0
 800d9ea:	9b04      	ldr	r3, [sp, #16]
 800d9ec:	4303      	orrs	r3, r0
 800d9ee:	3701      	adds	r7, #1
 800d9f0:	9304      	str	r3, [sp, #16]
 800d9f2:	7839      	ldrb	r1, [r7, #0]
 800d9f4:	4827      	ldr	r0, [pc, #156]	; (800da94 <_svfiprintf_r+0x1e4>)
 800d9f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d9fa:	2206      	movs	r2, #6
 800d9fc:	1c7e      	adds	r6, r7, #1
 800d9fe:	f7f2 fbef 	bl	80001e0 <memchr>
 800da02:	2800      	cmp	r0, #0
 800da04:	d038      	beq.n	800da78 <_svfiprintf_r+0x1c8>
 800da06:	4b24      	ldr	r3, [pc, #144]	; (800da98 <_svfiprintf_r+0x1e8>)
 800da08:	bb13      	cbnz	r3, 800da50 <_svfiprintf_r+0x1a0>
 800da0a:	9b03      	ldr	r3, [sp, #12]
 800da0c:	3307      	adds	r3, #7
 800da0e:	f023 0307 	bic.w	r3, r3, #7
 800da12:	3308      	adds	r3, #8
 800da14:	9303      	str	r3, [sp, #12]
 800da16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da18:	444b      	add	r3, r9
 800da1a:	9309      	str	r3, [sp, #36]	; 0x24
 800da1c:	e76d      	b.n	800d8fa <_svfiprintf_r+0x4a>
 800da1e:	fb05 3202 	mla	r2, r5, r2, r3
 800da22:	2001      	movs	r0, #1
 800da24:	460f      	mov	r7, r1
 800da26:	e7a6      	b.n	800d976 <_svfiprintf_r+0xc6>
 800da28:	2300      	movs	r3, #0
 800da2a:	3701      	adds	r7, #1
 800da2c:	9305      	str	r3, [sp, #20]
 800da2e:	4619      	mov	r1, r3
 800da30:	250a      	movs	r5, #10
 800da32:	4638      	mov	r0, r7
 800da34:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da38:	3a30      	subs	r2, #48	; 0x30
 800da3a:	2a09      	cmp	r2, #9
 800da3c:	d903      	bls.n	800da46 <_svfiprintf_r+0x196>
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d0c8      	beq.n	800d9d4 <_svfiprintf_r+0x124>
 800da42:	9105      	str	r1, [sp, #20]
 800da44:	e7c6      	b.n	800d9d4 <_svfiprintf_r+0x124>
 800da46:	fb05 2101 	mla	r1, r5, r1, r2
 800da4a:	2301      	movs	r3, #1
 800da4c:	4607      	mov	r7, r0
 800da4e:	e7f0      	b.n	800da32 <_svfiprintf_r+0x182>
 800da50:	ab03      	add	r3, sp, #12
 800da52:	9300      	str	r3, [sp, #0]
 800da54:	4622      	mov	r2, r4
 800da56:	4b11      	ldr	r3, [pc, #68]	; (800da9c <_svfiprintf_r+0x1ec>)
 800da58:	a904      	add	r1, sp, #16
 800da5a:	4640      	mov	r0, r8
 800da5c:	f7fc fc00 	bl	800a260 <_printf_float>
 800da60:	f1b0 3fff 	cmp.w	r0, #4294967295
 800da64:	4681      	mov	r9, r0
 800da66:	d1d6      	bne.n	800da16 <_svfiprintf_r+0x166>
 800da68:	89a3      	ldrh	r3, [r4, #12]
 800da6a:	065b      	lsls	r3, r3, #25
 800da6c:	f53f af35 	bmi.w	800d8da <_svfiprintf_r+0x2a>
 800da70:	9809      	ldr	r0, [sp, #36]	; 0x24
 800da72:	b01d      	add	sp, #116	; 0x74
 800da74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da78:	ab03      	add	r3, sp, #12
 800da7a:	9300      	str	r3, [sp, #0]
 800da7c:	4622      	mov	r2, r4
 800da7e:	4b07      	ldr	r3, [pc, #28]	; (800da9c <_svfiprintf_r+0x1ec>)
 800da80:	a904      	add	r1, sp, #16
 800da82:	4640      	mov	r0, r8
 800da84:	f7fc fea2 	bl	800a7cc <_printf_i>
 800da88:	e7ea      	b.n	800da60 <_svfiprintf_r+0x1b0>
 800da8a:	bf00      	nop
 800da8c:	0800df5c 	.word	0x0800df5c
 800da90:	0800df62 	.word	0x0800df62
 800da94:	0800df66 	.word	0x0800df66
 800da98:	0800a261 	.word	0x0800a261
 800da9c:	0800d7fd 	.word	0x0800d7fd

0800daa0 <_sbrk_r>:
 800daa0:	b538      	push	{r3, r4, r5, lr}
 800daa2:	4c06      	ldr	r4, [pc, #24]	; (800dabc <_sbrk_r+0x1c>)
 800daa4:	2300      	movs	r3, #0
 800daa6:	4605      	mov	r5, r0
 800daa8:	4608      	mov	r0, r1
 800daaa:	6023      	str	r3, [r4, #0]
 800daac:	f7f4 fb80 	bl	80021b0 <_sbrk>
 800dab0:	1c43      	adds	r3, r0, #1
 800dab2:	d102      	bne.n	800daba <_sbrk_r+0x1a>
 800dab4:	6823      	ldr	r3, [r4, #0]
 800dab6:	b103      	cbz	r3, 800daba <_sbrk_r+0x1a>
 800dab8:	602b      	str	r3, [r5, #0]
 800daba:	bd38      	pop	{r3, r4, r5, pc}
 800dabc:	20001d74 	.word	0x20001d74

0800dac0 <strncmp>:
 800dac0:	b510      	push	{r4, lr}
 800dac2:	b16a      	cbz	r2, 800dae0 <strncmp+0x20>
 800dac4:	3901      	subs	r1, #1
 800dac6:	1884      	adds	r4, r0, r2
 800dac8:	f810 3b01 	ldrb.w	r3, [r0], #1
 800dacc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800dad0:	4293      	cmp	r3, r2
 800dad2:	d103      	bne.n	800dadc <strncmp+0x1c>
 800dad4:	42a0      	cmp	r0, r4
 800dad6:	d001      	beq.n	800dadc <strncmp+0x1c>
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d1f5      	bne.n	800dac8 <strncmp+0x8>
 800dadc:	1a98      	subs	r0, r3, r2
 800dade:	bd10      	pop	{r4, pc}
 800dae0:	4610      	mov	r0, r2
 800dae2:	e7fc      	b.n	800dade <strncmp+0x1e>

0800dae4 <__ascii_wctomb>:
 800dae4:	b149      	cbz	r1, 800dafa <__ascii_wctomb+0x16>
 800dae6:	2aff      	cmp	r2, #255	; 0xff
 800dae8:	bf85      	ittet	hi
 800daea:	238a      	movhi	r3, #138	; 0x8a
 800daec:	6003      	strhi	r3, [r0, #0]
 800daee:	700a      	strbls	r2, [r1, #0]
 800daf0:	f04f 30ff 	movhi.w	r0, #4294967295
 800daf4:	bf98      	it	ls
 800daf6:	2001      	movls	r0, #1
 800daf8:	4770      	bx	lr
 800dafa:	4608      	mov	r0, r1
 800dafc:	4770      	bx	lr

0800dafe <memmove>:
 800dafe:	4288      	cmp	r0, r1
 800db00:	b510      	push	{r4, lr}
 800db02:	eb01 0302 	add.w	r3, r1, r2
 800db06:	d807      	bhi.n	800db18 <memmove+0x1a>
 800db08:	1e42      	subs	r2, r0, #1
 800db0a:	4299      	cmp	r1, r3
 800db0c:	d00a      	beq.n	800db24 <memmove+0x26>
 800db0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db12:	f802 4f01 	strb.w	r4, [r2, #1]!
 800db16:	e7f8      	b.n	800db0a <memmove+0xc>
 800db18:	4283      	cmp	r3, r0
 800db1a:	d9f5      	bls.n	800db08 <memmove+0xa>
 800db1c:	1881      	adds	r1, r0, r2
 800db1e:	1ad2      	subs	r2, r2, r3
 800db20:	42d3      	cmn	r3, r2
 800db22:	d100      	bne.n	800db26 <memmove+0x28>
 800db24:	bd10      	pop	{r4, pc}
 800db26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800db2a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800db2e:	e7f7      	b.n	800db20 <memmove+0x22>

0800db30 <__malloc_lock>:
 800db30:	4770      	bx	lr

0800db32 <__malloc_unlock>:
 800db32:	4770      	bx	lr

0800db34 <_realloc_r>:
 800db34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db36:	4607      	mov	r7, r0
 800db38:	4614      	mov	r4, r2
 800db3a:	460e      	mov	r6, r1
 800db3c:	b921      	cbnz	r1, 800db48 <_realloc_r+0x14>
 800db3e:	4611      	mov	r1, r2
 800db40:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800db44:	f7ff be00 	b.w	800d748 <_malloc_r>
 800db48:	b922      	cbnz	r2, 800db54 <_realloc_r+0x20>
 800db4a:	f7ff fdaf 	bl	800d6ac <_free_r>
 800db4e:	4625      	mov	r5, r4
 800db50:	4628      	mov	r0, r5
 800db52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db54:	f000 f814 	bl	800db80 <_malloc_usable_size_r>
 800db58:	42a0      	cmp	r0, r4
 800db5a:	d20f      	bcs.n	800db7c <_realloc_r+0x48>
 800db5c:	4621      	mov	r1, r4
 800db5e:	4638      	mov	r0, r7
 800db60:	f7ff fdf2 	bl	800d748 <_malloc_r>
 800db64:	4605      	mov	r5, r0
 800db66:	2800      	cmp	r0, #0
 800db68:	d0f2      	beq.n	800db50 <_realloc_r+0x1c>
 800db6a:	4631      	mov	r1, r6
 800db6c:	4622      	mov	r2, r4
 800db6e:	f7fc facf 	bl	800a110 <memcpy>
 800db72:	4631      	mov	r1, r6
 800db74:	4638      	mov	r0, r7
 800db76:	f7ff fd99 	bl	800d6ac <_free_r>
 800db7a:	e7e9      	b.n	800db50 <_realloc_r+0x1c>
 800db7c:	4635      	mov	r5, r6
 800db7e:	e7e7      	b.n	800db50 <_realloc_r+0x1c>

0800db80 <_malloc_usable_size_r>:
 800db80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db84:	1f18      	subs	r0, r3, #4
 800db86:	2b00      	cmp	r3, #0
 800db88:	bfbc      	itt	lt
 800db8a:	580b      	ldrlt	r3, [r1, r0]
 800db8c:	18c0      	addlt	r0, r0, r3
 800db8e:	4770      	bx	lr

0800db90 <sqrtf>:
 800db90:	b510      	push	{r4, lr}
 800db92:	ed2d 8b02 	vpush	{d8}
 800db96:	b08a      	sub	sp, #40	; 0x28
 800db98:	eeb0 8a40 	vmov.f32	s16, s0
 800db9c:	f000 f848 	bl	800dc30 <__ieee754_sqrtf>
 800dba0:	4b21      	ldr	r3, [pc, #132]	; (800dc28 <sqrtf+0x98>)
 800dba2:	f993 4000 	ldrsb.w	r4, [r3]
 800dba6:	1c63      	adds	r3, r4, #1
 800dba8:	d02c      	beq.n	800dc04 <sqrtf+0x74>
 800dbaa:	eeb4 8a48 	vcmp.f32	s16, s16
 800dbae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbb2:	d627      	bvs.n	800dc04 <sqrtf+0x74>
 800dbb4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800dbb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbbc:	d522      	bpl.n	800dc04 <sqrtf+0x74>
 800dbbe:	2301      	movs	r3, #1
 800dbc0:	9300      	str	r3, [sp, #0]
 800dbc2:	4b1a      	ldr	r3, [pc, #104]	; (800dc2c <sqrtf+0x9c>)
 800dbc4:	9301      	str	r3, [sp, #4]
 800dbc6:	ee18 0a10 	vmov	r0, s16
 800dbca:	2300      	movs	r3, #0
 800dbcc:	9308      	str	r3, [sp, #32]
 800dbce:	f7f2 fcbb 	bl	8000548 <__aeabi_f2d>
 800dbd2:	2200      	movs	r2, #0
 800dbd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dbd8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dbdc:	2300      	movs	r3, #0
 800dbde:	b9ac      	cbnz	r4, 800dc0c <sqrtf+0x7c>
 800dbe0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800dbe4:	4668      	mov	r0, sp
 800dbe6:	f000 f826 	bl	800dc36 <matherr>
 800dbea:	b1b8      	cbz	r0, 800dc1c <sqrtf+0x8c>
 800dbec:	9b08      	ldr	r3, [sp, #32]
 800dbee:	b11b      	cbz	r3, 800dbf8 <sqrtf+0x68>
 800dbf0:	f7fc fa64 	bl	800a0bc <__errno>
 800dbf4:	9b08      	ldr	r3, [sp, #32]
 800dbf6:	6003      	str	r3, [r0, #0]
 800dbf8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dbfc:	f7f2 fff4 	bl	8000be8 <__aeabi_d2f>
 800dc00:	ee00 0a10 	vmov	s0, r0
 800dc04:	b00a      	add	sp, #40	; 0x28
 800dc06:	ecbd 8b02 	vpop	{d8}
 800dc0a:	bd10      	pop	{r4, pc}
 800dc0c:	4610      	mov	r0, r2
 800dc0e:	4619      	mov	r1, r3
 800dc10:	f7f2 fe1c 	bl	800084c <__aeabi_ddiv>
 800dc14:	2c02      	cmp	r4, #2
 800dc16:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800dc1a:	d1e3      	bne.n	800dbe4 <sqrtf+0x54>
 800dc1c:	f7fc fa4e 	bl	800a0bc <__errno>
 800dc20:	2321      	movs	r3, #33	; 0x21
 800dc22:	6003      	str	r3, [r0, #0]
 800dc24:	e7e2      	b.n	800dbec <sqrtf+0x5c>
 800dc26:	bf00      	nop
 800dc28:	200001e0 	.word	0x200001e0
 800dc2c:	0800e06e 	.word	0x0800e06e

0800dc30 <__ieee754_sqrtf>:
 800dc30:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800dc34:	4770      	bx	lr

0800dc36 <matherr>:
 800dc36:	2000      	movs	r0, #0
 800dc38:	4770      	bx	lr
	...

0800dc3c <_init>:
 800dc3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc3e:	bf00      	nop
 800dc40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc42:	bc08      	pop	{r3}
 800dc44:	469e      	mov	lr, r3
 800dc46:	4770      	bx	lr

0800dc48 <_fini>:
 800dc48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc4a:	bf00      	nop
 800dc4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc4e:	bc08      	pop	{r3}
 800dc50:	469e      	mov	lr, r3
 800dc52:	4770      	bx	lr
