
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001583                       # Number of seconds simulated
sim_ticks                                  1582697000                       # Number of ticks simulated
final_tick                                 1582697000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  78687                       # Simulator instruction rate (inst/s)
host_op_rate                                   121942                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               22327076                       # Simulator tick rate (ticks/s)
host_mem_usage                                 672648                       # Number of bytes of host memory used
host_seconds                                    70.89                       # Real time elapsed on the host
sim_insts                                     5577907                       # Number of instructions simulated
sim_ops                                       8644101                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           250                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1582697000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2195904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2247296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          474                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                474                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          32471155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1387444343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1419915499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     32471155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32471155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       19167282                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19167282                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       19167282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         32471155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1387444343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1439082781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000421194250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           28                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           28                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               59857                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                420                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35114                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        474                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35114                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      474                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2247040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2247296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30336                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1582608000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35114                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  474                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     72.430442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.766363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    60.372308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29425     93.74%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1713      5.46%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           63      0.20%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           48      0.15%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           21      0.07%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      0.06%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      0.04%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      0.04%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           78      0.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31391                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1245.464286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    381.252013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4421.946726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           25     89.29%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      7.14%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            28                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               28    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            28                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2195648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 32471155.249551869929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1387282594.204702377319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 18115912.268741268665                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34311                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          474                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25681000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1903324500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9945348000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31981.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     55472.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20981746.84                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1270693000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1929005500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175550000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     36191.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54941.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1419.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        18.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1419.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3793                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     362                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.37                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      44470.27                       # Average gap between requests
system.mem_ctrls.pageHitRate                    11.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                112897680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 59976180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               127006320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2197620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         72527520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            277195560                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1527840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       137495400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         3784800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        158820840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              953429760                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            602.408269                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            970802250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       638500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      30680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    659452250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      9849750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     580545250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    301531250                       # Time in different power states
system.mem_ctrls_1.actEnergy                111319740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59152665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               123679080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 140940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         72527520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            271477320                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2342400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       141762420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         3952800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        158970540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              945325425                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            597.287684                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            981142000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2371250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      30680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    660075500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     10291250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     568352750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    310926250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1582697000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530275                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530275                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2637                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527259                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1414                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                332                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527259                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508142                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19117                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1758                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1582697000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1612306                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       12955                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439123                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            77                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 4000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1582697000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1582697000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17171                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           114                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1582697000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          6330789                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              50271                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5655723                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530275                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509556                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6174033                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5362                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        236                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           638                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17130                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1016                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6227931                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.411341                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.803474                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4683347     75.20%     75.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   217542      3.49%     78.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   100870      1.62%     80.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   101304      1.63%     81.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    90017      1.45%     83.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    88514      1.42%     84.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   102000      1.64%     86.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   102795      1.65%     88.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   741542     11.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6227931                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.083761                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.893368                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   415124                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4709339                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    274467                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                826320                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2681                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8766625                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2681                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   551578                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3530971                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5851                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    890987                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1245863                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8756203                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                340777                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 700926                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    676                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  38148                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16308549                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20152124                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13387685                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11994                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177462                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   131087                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 89                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             62                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3352416                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               533943                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               15518                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               849                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              108                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8737021                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  76                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9787838                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               637                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           92995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       134488                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             49                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6227931                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.571603                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.792746                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2869705     46.08%     46.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              536369      8.61%     54.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              868331     13.94%     68.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              984606     15.81%     84.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              580590      9.32%     93.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              196522      3.16%     96.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              113054      1.82%     98.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               52337      0.84%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               26417      0.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6227931                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    6327      5.03%      5.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      5.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      5.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      5.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     15      0.01%      5.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.01%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      5.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 118992     94.60%     99.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   394      0.31%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                10      0.01%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               26      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2203      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8154403     83.31%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     83.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1148      0.01%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 165      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  388      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  822      0.01%     83.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     83.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  981      0.01%     83.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 603      0.01%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                199      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1612028     16.47%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               12961      0.13%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1493      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            415      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9787838                       # Type of FU issued
system.cpu.iq.rate                           1.546069                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      125780                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012851                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           25919633                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8819701                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8691297                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10391                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10426                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4669                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9906213                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5202                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2370                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        13670                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         5760                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       1083483                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2681                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  101209                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  9357                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8737097                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               129                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                533943                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                15518                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    753                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  8329                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            680                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2698                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3378                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9782559                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1612279                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5279                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1625230                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518504                       # Number of branches executed
system.cpu.iew.exec_stores                      12951                       # Number of stores executed
system.cpu.iew.exec_rate                     1.545235                       # Inst execution rate
system.cpu.iew.wb_sent                        8697221                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8695966                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7727799                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14214982                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.373599                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.543638                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           93050                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2654                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6213848                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.391103                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.932843                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4711345     75.82%     75.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       458161      7.37%     83.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14080      0.23%     83.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        10327      0.17%     83.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4945      0.08%     83.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3141      0.05%     83.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1208      0.02%     83.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1062      0.02%     83.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009579     16.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6213848                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577907                       # Number of instructions committed
system.cpu.commit.committedOps                8644101                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530031                       # Number of memory references committed
system.cpu.commit.loads                        520273                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641214                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1155      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109862     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519611      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9422      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644101                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009579                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     13941420                       # The number of ROB reads
system.cpu.rob.rob_writes                    17488543                       # The number of ROB writes
system.cpu.timesIdled                             529                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          102858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577907                       # Number of Instructions Simulated
system.cpu.committedOps                       8644101                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.134976                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.134976                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.881076                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.881076                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 15452161                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8162275                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7335                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3874                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5101267                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068326                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2666791                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1582697000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           999.851493                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              531509                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            493836                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.076286                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            152750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   999.851493                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.976417                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.976417                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0         1023                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1565506                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1565506                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1582697000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        28358                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           28358                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9315                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9315                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        37673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            37673                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        37673                       # number of overall hits
system.cpu.dcache.overall_hits::total           37673                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       497719                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        497719                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          443                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          443                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       498162                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         498162                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       498162                       # number of overall misses
system.cpu.dcache.overall_misses::total        498162                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6241190750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6241190750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27499500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27499500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   6268690250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6268690250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6268690250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6268690250                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9758                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9758                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       535835                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       535835                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       535835                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       535835                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.946095                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.946095                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045399                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045399                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.929693                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.929693                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.929693                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.929693                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12539.587096                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12539.587096                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62075.620767                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62075.620767                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12583.637953                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12583.637953                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12583.637953                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12583.637953                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5184651                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            477969                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.847254                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          556                       # number of writebacks
system.cpu.dcache.writebacks::total               556                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4322                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4322                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4326                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4326                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4326                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4326                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493397                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          439                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          439                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       493836                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       493836                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       493836                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       493836                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5784174750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5784174750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     27044500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     27044500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5811219250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5811219250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5811219250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5811219250                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.937880                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.937880                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.044989                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044989                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.921620                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.921620                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.921620                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.921620                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11723.165625                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11723.165625                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61604.783599                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61604.783599                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 11767.508343                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11767.508343                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 11767.508343                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11767.508343                       # average overall mshr miss latency
system.cpu.dcache.replacements                 492812                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1582697000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1582697000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1582697000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           676.506417                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               16821                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               815                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.639264                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             74000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   676.506417                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.660651                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.660651                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          723                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          667                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.706055                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35075                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35075                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1582697000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16006                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16006                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16006                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16006                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16006                       # number of overall hits
system.cpu.icache.overall_hits::total           16006                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1124                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1124                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1124                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1124                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1124                       # number of overall misses
system.cpu.icache.overall_misses::total          1124                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68295498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68295498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     68295498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68295498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68295498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68295498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17130                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17130                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17130                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17130                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17130                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17130                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.065616                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065616                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.065616                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065616                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.065616                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065616                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60761.119217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60761.119217                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60761.119217                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60761.119217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60761.119217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60761.119217                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          632                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   105.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           92                       # number of writebacks
system.cpu.icache.writebacks::total                92                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          309                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          309                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          309                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          309                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          309                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          309                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          815                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          815                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          815                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          815                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          815                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          815                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52656998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52656998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52656998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52656998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52656998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52656998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.047577                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.047577                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.047577                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.047577                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.047577                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.047577                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64609.813497                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64609.813497                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64609.813497                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64609.813497                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64609.813497                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64609.813497                       # average overall mshr miss latency
system.cpu.icache.replacements                     92                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1582697000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1582697000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1582697000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 24092.999527                       # Cycle average of tags in use
system.l2.tags.total_refs                      987547                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35136                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.106415                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.023427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       332.476973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     23760.499127                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.725113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.735260                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        21472                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7935512                       # Number of tag accesses
system.l2.tags.data_accesses                  7935512                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1582697000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          556                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              556                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           91                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               91                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        459510                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459510                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               459525                       # number of demand (read+write) hits
system.l2.demand_hits::total                   459537                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data              459525                       # number of overall hits
system.l2.overall_hits::total                  459537                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             424                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 424                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              803                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33887                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33887                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34311                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35114                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               803                       # number of overall misses
system.l2.overall_misses::.cpu.data             34311                       # number of overall misses
system.l2.overall_misses::total                 35114                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     26632000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      26632000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51979250                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51979250                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   3000354750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3000354750                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     51979250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3026986750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3078966000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51979250                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3026986750                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3078966000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           91                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           91                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           439                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               439                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       493397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           493836                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494651                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          493836                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494651                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.965831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.965831                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985276                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068681                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068681                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985276                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069479                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070987                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985276                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069479                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070987                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 62811.320755                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 62811.320755                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 64731.320050                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 64731.320050                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88539.993213                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88539.993213                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 64731.320050                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88222.049780                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87684.855044                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 64731.320050                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88222.049780                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87684.855044                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 474                       # number of writebacks
system.l2.writebacks::total                       474                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          424                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            424                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33887                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33887                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35114                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35114                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     24512000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     24512000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     47964250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47964250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2830919750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2830919750                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     47964250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2855431750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2903396000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     47964250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2855431750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2903396000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.965831                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.965831                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068681                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068681                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070987                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070987                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 57811.320755                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 57811.320755                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59731.320050                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59731.320050                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83539.993213                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83539.993213                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59731.320050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83222.049780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82684.855044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59731.320050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83222.049780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82684.855044                       # average overall mshr miss latency
system.l2.replacements                           2368                       # number of replacements
system.membus.snoop_filter.tot_requests         36793                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1679                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1582697000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34690                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          474                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1205                       # Transaction distribution
system.membus.trans_dist::ReadExReq               424                       # Transaction distribution
system.membus.trans_dist::ReadExResp              424                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34690                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        71907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        71907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2277632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2277632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2277632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35114                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35114    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35114                       # Request fanout histogram
system.membus.reqLayer2.occupancy             9672250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           43892500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       987555                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       492904                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            689                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          689                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1582697000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            494212                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1030                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           92                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          494150                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              439                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             439                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           815                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493397                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1480484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1482206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31641088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31699136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2368                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           497019                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001402                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037422                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 496322     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    697      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             497019                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          247212750                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            611499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         370377000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            23.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
