Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Feb 25 01:55:46 2024
| Host         : 0K running 64-bit major release  (build 9200)
| Command      : report_drc -file Proyecto_TADSE_wrapper_drc_routed.rpt -pb Proyecto_TADSE_wrapper_drc_routed.pb -rpx Proyecto_TADSE_wrapper_drc_routed.rpx
| Design       : Proyecto_TADSE_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 2          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/en_contador_tiempo0 is a gated clock net sourced by a combinational pin Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/en_contador_tiempo_reg_i_1/O, cell Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Contador_tiempo/en_contador_tiempo_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/desbordamiento_signal0 is a gated clock net sourced by a combinational pin Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/desbordamiento_signal_reg_i_1/O, cell Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/desbordamiento_signal_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


