Info Session started: Sat Nov 11 20:07:22 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VX-SEW32_LMUL1.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vx
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VX-SEW32_LMUL1.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VX-SEW32_LMUL1.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VX-SEW32_LMUL1.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:07:22 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VX-SEW32_LMUL1.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003f04 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000e74 0x00000e74 R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001f04 0x00001f04 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002a00
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80002e00
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VX-SEW32_LMUL1.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002a00 size 1024 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002a00
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80002e00
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002a00 bytes 4 0xc32b4e94
Info (ICV_FN) Finishing coverage at 0x80000e40
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VX-SEW32_LMUL1.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vx
Info   Threshold             : 1
Info   Instructions counted  : 32
Info   Unique instructions   : 1/32 :   3.12%
Info   Coverage points hit   : 98/2910 :   3.37%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
c32b4e94
214f6f1f
1010cd29
c8d46aff
0466250f
02331288
f18ffd32
e39bd69d
c8d46aff
dec7b633
02331288
f18ffd32
e39bd69d
f2a6460f
0692dadf
2c63c847
c737ad3a
e54c8c1e
f2a64a0f
0692dadf
2c63c847
fbba7ae7
195b62bf
f600a3d1
3e53306e
03496d70
fbba7ae7
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
5a5c07ea
5d77affa
5a133d6d
740a2a60
73ee9a49
1816b31f
1969f8e3
01269cd7
340a2146
33ee912f
b2d3f1c5
d969efc9
c12693bd
2919c955
18fc88d5
37bf4071
d969f8e3
c1269cd8
2919d26f
ea4c1b29
37bf4071
c83b3c30
d1bc7dd8
a968a97f
ea4c1b28
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
2dc8c426
3874f8a5
6075c1a2
951e8621
4ff09378
2445a82c
c9e69c44
d5e28499
303adcd1
ca8f3f11
27f845bc
cd9939d4
d9952229
01ea800e
0b56ed8c
484605f6
b32a4c52
d9952629
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
0bd1798e
05ab72c7
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
cd8d4021
ed264b43
2135c6fd
f0748496
fb191ea9
39d9f0ab
25fd801e
c35840ea
f0748496
73b3e156
39d9f0ab
86b081d4
f22b6484
f915b242
0cc9d6c8
3b9b3ddc
25fd801f
c35840ea
f915b242
c9d8333c
3b9b3ddc
169dbce8
05252532
a2167b52
c9d8373c
3b9b3ddc
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
97056592
05252532
a2167b52
9fcbe57f
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
cfe5fbda
97056592
8bfcad15
4e1181e9
2708ca0f
222edd80
527e81e3
293f4a0c
05fe568b
6708c0f5
622ed466
351aff0d
693f40f2
7cf4886f
c47c5d71
24e0658c
527e81e3
293f37d8
3cf47f55
05f3c0c0
24e0658c
47c6f638
c3a22eae
4ed86866
05f3c9da
e23e2eb9
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
b35b508f
e6d54b6b
abd2b479
f3329760
afe56ff1
ddf00aa8
f48a80c9
b8de6c27
dfcadfe1
ec32ce60
1a3d6917
f1bcd84d
f52bca96
35f32a9e
4c45120b
fde223d8
348a7cc9
f8de6827
39a5c82f
1a99807e
fde223d8
dbee5e94
982bc336
65e3c70c
1a99847e
26228906
dbee5e94
982bc336
65e3c70c
b64b71f6
86604880
700a8d4e
982bc336
65e3c70c
b64b71f6
86604880
700a8d4e
63b91dcd
04b11e73
355e64a2
db25b8fc
c3302441
380546a8
31dc8ee7
355e64a2
95a74545
cad3a2a3
c5a765d5
31dc8ee7
02588f3a
1aaf3251
cad3a2a3
c5a765d4
e68d9bf3
918f472f
ac98e804
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 902
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.03 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.06 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:07:22 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:07:22 2023

