0.6
2017.4
Dec 15 2017
21:07:18
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.sim/sim_1/behav/xsim/glbl.v,1621048779,verilog,,,,glbl,,,,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/CPU_Tb.v,1621161855,verilog,,,,CPU_Tb,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/Idecode32_Test.v,1621174492,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Ifetc32.v,,Idecode32_Test,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/imem_uart_sim.v,1621245926,verilog,,,,imem_uart_sim,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/uart_sim.v,1621242066,verilog,,,,uart_sim,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v,1621244840,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Imem_test.v,,RAM,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/ip/prgrom/sim/prgrom.v,1621221290,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Executs32.v,,prgrom,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Executs32.v,1621156278,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/Idecode32_Test.v,,Executs32,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Idecode32.v,1621172167,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Ifetc32.v,,Idecode32,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Ifetc32.v,1621172354,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/control32.v,,Ifetc32,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Imem_test.v,1621245970,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/imem_uart_sim.v,,Imem_test,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/control32.v,1621068964,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/dmemory32.v,,control32,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/dmemory32.v,1621155820,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/CPU_Tb.v,,dmemory32,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/uart_read.v,1621240054,verilog,,D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sim_1/new/uart_sim.v,,uart_read,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
