{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf " "Source file: E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1552678410551 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1552678410551 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf " "Source file: E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1552678410576 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1552678410576 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf " "Source file: E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1552678410600 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1552678410600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552678411030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552678411035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 20:33:30 2019 " "Processing started: Fri Mar 15 20:33:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552678411035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552678411035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552678411036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552678411699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552678411699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_osc.vhd 4 2 " "Found 4 design units, including 2 entities, in source file int_osc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INT_OSC_altufm_osc_7v7-RTL " "Found design unit 1: INT_OSC_altufm_osc_7v7-RTL" {  } { { "INT_OSC.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/INT_OSC.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552678420578 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 int_osc-RTL " "Found design unit 2: int_osc-RTL" {  } { { "INT_OSC.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/INT_OSC.vhd" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552678420578 ""} { "Info" "ISGN_ENTITY_NAME" "1 INT_OSC_altufm_osc_7v7 " "Found entity 1: INT_OSC_altufm_osc_7v7" {  } { { "INT_OSC.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/INT_OSC.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552678420578 ""} { "Info" "ISGN_ENTITY_NAME" "2 INT_OSC " "Found entity 2: INT_OSC" {  } { { "INT_OSC.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/INT_OSC.vhd" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552678420578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552678420578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arsg_gluelogic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arsg_gluelogic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ARSG_GlueLogic " "Found entity 1: ARSG_GlueLogic" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552678420579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552678420579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave_fsm-i2c_slave_fsm " "Found design unit 1: i2c_slave_fsm-i2c_slave_fsm" {  } { { "i2c_GPIO.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/i2c_GPIO.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552678420581 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_fsm " "Found entity 1: i2c_slave_fsm" {  } { { "i2c_GPIO.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/i2c_GPIO.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552678420581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552678420581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adf_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adf_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adf_fifo-SYN " "Found design unit 1: adf_fifo-SYN" {  } { { "ADF_FIFO.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ADF_FIFO.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552678420583 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADF_FIFO " "Found entity 1: ADF_FIFO" {  } { { "ADF_FIFO.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ADF_FIFO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552678420583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552678420583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregisterin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregisterin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftregisterin-SYN " "Found design unit 1: shiftregisterin-SYN" {  } { { "ShiftRegisterIN.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ShiftRegisterIN.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552678420585 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegisterIN " "Found entity 1: ShiftRegisterIN" {  } { { "ShiftRegisterIN.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ShiftRegisterIN.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552678420585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552678420585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregisterout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregisterout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftregisterout-SYN " "Found design unit 1: shiftregisterout-SYN" {  } { { "ShiftRegisterOUT.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ShiftRegisterOUT.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552678420587 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegisterOUT " "Found entity 1: ShiftRegisterOUT" {  } { { "ShiftRegisterOUT.vhd" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ShiftRegisterOUT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552678420587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552678420587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARSG_GlueLogic " "Elaborating entity \"ARSG_GlueLogic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552678420648 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ADF4351_CLK " "Pin \"ADF4351_CLK\" is missing source" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 56 1512 1688 72 "ADF4351_CLK" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1552678420651 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ADF4351_MOSI " "Pin \"ADF4351_MOSI\" is missing source" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 80 1512 1688 96 "ADF4351_MOSI" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1552678420651 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ADF4351_LE " "Pin \"ADF4351_LE\" is missing source" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 104 1512 1688 120 "ADF4351_LE" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1552678420651 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ADF4351_CS " "Pin \"ADF4351_CS\" is missing source" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 128 1512 1688 144 "ADF4351_CS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1552678420651 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ADF5355_CLK " "Pin \"ADF5355_CLK\" is missing source" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 224 1512 1688 240 "ADF5355_CLK" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1552678420651 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ADF5355_MOSI " "Pin \"ADF5355_MOSI\" is missing source" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 248 1512 1688 264 "ADF5355_MOSI" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1552678420651 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ADF5355_LE " "Pin \"ADF5355_LE\" is missing source" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 272 1512 1688 288 "ADF5355_LE" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1552678420651 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ADF5355_CS " "Pin \"ADF5355_CS\" is missing source" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 296 1512 1688 312 "ADF5355_CS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1552678420651 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk i2c_slave_fsm inst_i2cSlave " "Port \"clk\" of type i2c_slave_fsm and instance \"inst_i2cSlave\" is missing source signal" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -232 592 792 -88 "inst_i2cSlave" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1552678420651 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "INT_OUT " "Pin \"INT_OUT\" is missing source" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 168 -56 120 184 "INT_OUT" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1552678420651 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "INT_VECT\[2..0\] " "Pin \"INT_VECT\[2..0\]\" is missing source" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 200 -56 120 216 "INT_VECT\[2..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1552678420651 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ADF_SELECT " "Pin \"ADF_SELECT\" not connected" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 16 -56 120 32 "ADF_SELECT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1552678420651 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ADF_LE " "Pin \"ADF_LE\" not connected" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -8 -56 120 8 "ADF_LE" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1552678420651 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ADF_CS " "Pin \"ADF_CS\" not connected" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -32 -56 120 -16 "ADF_CS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1552678420651 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ADF4351_LD " "Pin \"ADF4351_LD\" not connected" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 152 1512 1698 168 "ADF4351_LD" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1552678420652 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ADF4351_MUX " "Pin \"ADF4351_MUX\" not connected" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 176 1512 1700 192 "ADF4351_MUX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1552678420652 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ADF5355_LD " "Pin \"ADF5355_LD\" not connected" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 320 1512 1689 336 "ADF5355_LD" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1552678420652 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ADF5355_MUX " "Pin \"ADF5355_MUX\" not connected" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 344 1512 1700 360 "ADF5355_MUX" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1552678420652 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPLD_CS " "Pin \"CPLD_CS\" not connected" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -56 -48 120 -40 "CPLD_CS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1552678420652 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "INT_TOUCH " "Pin \"INT_TOUCH\" not connected" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -352 1000 1168 -336 "INT_TOUCH" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1552678420652 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "INT_KEYBD " "Pin \"INT_KEYBD\" not connected" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -320 1000 1168 -304 "INT_KEYBD" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1552678420652 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 8 200 248 40 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1552678420652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave_fsm i2c_slave_fsm:inst_i2cSlave " "Elaborating entity \"i2c_slave_fsm\" for hierarchy \"i2c_slave_fsm:inst_i2cSlave\"" {  } { { "ARSG_GlueLogic.bdf" "inst_i2cSlave" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -232 592 792 -88 "inst_i2cSlave" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552678420665 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1552678420909 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADF4351_CLK GND " "Pin \"ADF4351_CLK\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 56 1512 1688 72 "ADF4351_CLK" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|ADF4351_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADF4351_MOSI GND " "Pin \"ADF4351_MOSI\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 80 1512 1688 96 "ADF4351_MOSI" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|ADF4351_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADF4351_LE GND " "Pin \"ADF4351_LE\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 104 1512 1688 120 "ADF4351_LE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|ADF4351_LE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADF4351_CS GND " "Pin \"ADF4351_CS\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 128 1512 1688 144 "ADF4351_CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|ADF4351_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADF5355_CLK GND " "Pin \"ADF5355_CLK\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 224 1512 1688 240 "ADF5355_CLK" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|ADF5355_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADF5355_MOSI GND " "Pin \"ADF5355_MOSI\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 248 1512 1688 264 "ADF5355_MOSI" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|ADF5355_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADF5355_LE GND " "Pin \"ADF5355_LE\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 272 1512 1688 288 "ADF5355_LE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|ADF5355_LE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADF5355_CS GND " "Pin \"ADF5355_CS\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 296 1512 1688 312 "ADF5355_CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|ADF5355_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ATTEN_1dB GND " "Pin \"ATTEN_1dB\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 552 1512 1688 568 "ATTEN_1dB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|ATTEN_1dB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ATTEN_2dB GND " "Pin \"ATTEN_2dB\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 568 1512 1688 584 "ATTEN_2dB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|ATTEN_2dB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ATTEN_4dB GND " "Pin \"ATTEN_4dB\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 584 1512 1688 600 "ATTEN_4dB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|ATTEN_4dB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ATTEN_8dB GND " "Pin \"ATTEN_8dB\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 600 1512 1688 616 "ATTEN_8dB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|ATTEN_8dB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ATTEN_16dB GND " "Pin \"ATTEN_16dB\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 616 1512 1688 632 "ATTEN_16dB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|ATTEN_16dB"} { "Warning" "WMLS_MLS_STUCK_PIN" "ATTEN_32dB_1 GND " "Pin \"ATTEN_32dB_1\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 632 1512 1688 648 "ATTEN_32dB_1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|ATTEN_32dB_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ATTEN_32dB_2 GND " "Pin \"ATTEN_32dB_2\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 648 1512 1688 664 "ATTEN_32dB_2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|ATTEN_32dB_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "ATTEN_LE GND " "Pin \"ATTEN_LE\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 664 1512 1688 680 "ATTEN_LE" "" } { 656 1440 1512 673 "ATTEN_LE" "" } { -136 792 864 -119 "ATTEN_LE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|ATTEN_LE"} { "Warning" "WMLS_MLS_STUCK_PIN" "INT_OUT GND " "Pin \"INT_OUT\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 168 -56 120 184 "INT_OUT" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|INT_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2c_InProgress GND " "Pin \"i2c_InProgress\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -176 896 1072 -160 "i2c_InProgress" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|i2c_InProgress"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_done GND " "Pin \"tx_done\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -160 896 1072 -144 "tx_done" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|tx_done"} { "Warning" "WMLS_MLS_STUCK_PIN" "INT_VECT\[2\] GND " "Pin \"INT_VECT\[2\]\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 200 -56 120 216 "INT_VECT\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|INT_VECT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INT_VECT\[1\] GND " "Pin \"INT_VECT\[1\]\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 200 -56 120 216 "INT_VECT\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|INT_VECT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INT_VECT\[0\] GND " "Pin \"INT_VECT\[0\]\" is stuck at GND" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 200 -56 120 216 "INT_VECT\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552678420916 "|ARSG_GlueLogic|INT_VECT[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552678420916 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SCL " "No output dependent on input pin \"SCL\"" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -136 -56 112 -120 "SCL" "" } { -144 112 184 -127 "SCL" "" } { -216 792 848 -199 "SCL" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552678420929 "|ARSG_GlueLogic|SCL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADF_SELECT " "No output dependent on input pin \"ADF_SELECT\"" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 16 -56 120 32 "ADF_SELECT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552678420929 "|ARSG_GlueLogic|ADF_SELECT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADF_LE " "No output dependent on input pin \"ADF_LE\"" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -8 -56 120 8 "ADF_LE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552678420929 "|ARSG_GlueLogic|ADF_LE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADF_CS " "No output dependent on input pin \"ADF_CS\"" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -32 -56 120 -16 "ADF_CS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552678420929 "|ARSG_GlueLogic|ADF_CS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADF4351_LD " "No output dependent on input pin \"ADF4351_LD\"" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 152 1512 1698 168 "ADF4351_LD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552678420929 "|ARSG_GlueLogic|ADF4351_LD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADF4351_MUX " "No output dependent on input pin \"ADF4351_MUX\"" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 176 1512 1700 192 "ADF4351_MUX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552678420929 "|ARSG_GlueLogic|ADF4351_MUX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADF5355_LD " "No output dependent on input pin \"ADF5355_LD\"" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 320 1512 1689 336 "ADF5355_LD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552678420929 "|ARSG_GlueLogic|ADF5355_LD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADF5355_MUX " "No output dependent on input pin \"ADF5355_MUX\"" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { 344 1512 1700 360 "ADF5355_MUX" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552678420929 "|ARSG_GlueLogic|ADF5355_MUX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPLD_CS " "No output dependent on input pin \"CPLD_CS\"" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -56 -48 120 -40 "CPLD_CS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552678420929 "|ARSG_GlueLogic|CPLD_CS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INT_TOUCH " "No output dependent on input pin \"INT_TOUCH\"" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -352 1000 1168 -336 "INT_TOUCH" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552678420929 "|ARSG_GlueLogic|INT_TOUCH"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INT_KEYBD " "No output dependent on input pin \"INT_KEYBD\"" {  } { { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -320 1000 1168 -304 "INT_KEYBD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552678420929 "|ARSG_GlueLogic|INT_KEYBD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1552678420929 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552678420929 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552678420929 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1552678420929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552678420929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552678420929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552678421009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 20:33:41 2019 " "Processing ended: Fri Mar 15 20:33:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552678421009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552678421009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552678421009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552678421009 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1552678422191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552678422196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 20:33:41 2019 " "Processing started: Fri Mar 15 20:33:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552678422196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1552678422196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1552678422196 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1552678422287 ""}
{ "Info" "0" "" "Project  = ARSG_GlueLogic" {  } {  } 0 0 "Project  = ARSG_GlueLogic" 0 0 "Fitter" 0 0 1552678422287 ""}
{ "Info" "0" "" "Revision = ARSG_GlueLogic" {  } {  } 0 0 "Revision = ARSG_GlueLogic" 0 0 "Fitter" 0 0 1552678422287 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1552678422333 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1552678422333 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ARSG_GlueLogic 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"ARSG_GlueLogic\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1552678422335 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552678422383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552678422383 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1552678422422 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1552678422426 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552678422528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552678422528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552678422528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552678422528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552678422528 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1552678422528 ""}
{ "Info" "ISTA_SDC_FOUND" "ARSG_GlueLogic.out.sdc " "Reading SDC File: 'ARSG_GlueLogic.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1552678422574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ARSG_GlueLogic.out.sdc 42 SCL port " "Ignored filter at ARSG_GlueLogic.out.sdc(42): SCL could not be matched with a port" {  } { { "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552678422575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ARSG_GlueLogic.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at ARSG_GlueLogic.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{SCL\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{ SCL \}\] " "create_clock -name \{SCL\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{ SCL \}\]" {  } { { "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552678422576 ""}  } { { "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552678422576 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1552678422583 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552678422583 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552678422583 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  ADF4351_CLK " "  20.000  ADF4351_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552678422583 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 ADF4351_MOSI " "  20.000 ADF4351_MOSI" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552678422583 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  ADF5355_CLK " "  20.000  ADF5355_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552678422583 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 ADF5355_MOSI " "  20.000 ADF5355_MOSI" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552678422583 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          SDA " " 100.000          SDA" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552678422583 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      SPI_CLK " "  20.000      SPI_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552678422583 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      TFT_CLK " "  20.000      TFT_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552678422583 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1552678422583 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1552678422584 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1552678422584 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1552678422590 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1552678422591 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1552678422592 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1552678422617 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1552678422624 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1552678422624 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1552678422624 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1552678422624 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1552678422637 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1552678422670 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1552678422799 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1552678422799 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1552678422924 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1552678422925 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1552678422936 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1552678422937 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1552678423065 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1552678423065 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1552678423192 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1552678423193 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1552678423203 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1552678423204 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552678423220 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1552678423226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1552678423340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552678423382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1552678423387 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1552678423568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552678423568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1552678423587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1552678423685 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1552678423685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552678423818 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1552678423825 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552678423831 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDA a permanently disabled " "Pin SDA has a permanently disabled output enable" {  } { { "d:/intel_fpga/quartus_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_fpga/quartus_lite/quartus/bin64/pin_planner.ppl" { SDA } } } { "d:/intel_fpga/quartus_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_fpga/quartus_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "ARSG_GlueLogic.bdf" "" { Schematic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.bdf" { { -112 -56 120 -96 "SDA" "" } { -200 792 848 -183 "SDA" "" } { -120 120 184 -103 "SDA" "" } } } } { "temporary_test_loc" "" { Generic "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552678423857 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1552678423857 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1552678423857 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/output_files/ARSG_GlueLogic.fit.smsg " "Generated suppressed messages file E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/output_files/ARSG_GlueLogic.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1552678423890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5910 " "Peak virtual memory: 5910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552678423938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 20:33:43 2019 " "Processing ended: Fri Mar 15 20:33:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552678423938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552678423938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552678423938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1552678423938 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1552678424991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552678424996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 20:33:44 2019 " "Processing started: Fri Mar 15 20:33:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552678424996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1552678424996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1552678424996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1552678425213 ""}
{ "Info" "ISTA_SDC_FOUND" "ARSG_GlueLogic.out.sdc " "Reading SDC File: 'ARSG_GlueLogic.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Assembler" 0 -1 1552678425286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ARSG_GlueLogic.out.sdc 42 SCL port " "Ignored filter at ARSG_GlueLogic.out.sdc(42): SCL could not be matched with a port" {  } { { "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Assembler" 0 -1 1552678425288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ARSG_GlueLogic.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at ARSG_GlueLogic.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{SCL\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{ SCL \}\] " "create_clock -name \{SCL\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{ SCL \}\]" {  } { { "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552678425288 ""}  } { { "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Assembler" 0 -1 1552678425288 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Assembler" 0 -1 1552678425295 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552678425295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552678425295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  ADF4351_CLK " "  20.000  ADF4351_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552678425295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 ADF4351_MOSI " "  20.000 ADF4351_MOSI" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552678425295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  ADF5355_CLK " "  20.000  ADF5355_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552678425295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 ADF5355_MOSI " "  20.000 ADF5355_MOSI" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552678425295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          SDA " " 100.000          SDA" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552678425295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      SPI_CLK " "  20.000      SPI_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552678425295 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      TFT_CLK " "  20.000      TFT_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552678425295 ""}  } {  } 0 332111 "%1!s!" 0 0 "Assembler" 0 -1 1552678425295 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1552678425301 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1552678425311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 3 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552678425541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 20:33:45 2019 " "Processing ended: Fri Mar 15 20:33:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552678425541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552678425541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552678425541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1552678425541 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1552678426556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552678426561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 20:33:46 2019 " "Processing started: Fri Mar 15 20:33:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552678426561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1552678426561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic " "Command: quartus_pow --read_settings_files=off --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1552678426561 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1552678426772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1552678426773 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1552678426773 ""}
{ "Info" "ISTA_SDC_FOUND" "ARSG_GlueLogic.out.sdc " "Reading SDC File: 'ARSG_GlueLogic.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1552678426831 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ARSG_GlueLogic.out.sdc 42 SCL port " "Ignored filter at ARSG_GlueLogic.out.sdc(42): SCL could not be matched with a port" {  } { { "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Power Analyzer" 0 -1 1552678426833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ARSG_GlueLogic.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at ARSG_GlueLogic.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{SCL\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{ SCL \}\] " "create_clock -name \{SCL\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{ SCL \}\]" {  } { { "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552678426833 ""}  } { { "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1552678426833 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1552678426842 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1552678426950 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1552678426963 ""}
{ "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "29 " "Found 29 output pins without output pin load capacitance assignment" { { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ADF4351_CLK 10 " "Pin \"ADF4351_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ADF4351_MOSI 10 " "Pin \"ADF4351_MOSI\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ADF4351_LE 10 " "Pin \"ADF4351_LE\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ADF4351_CS 10 " "Pin \"ADF4351_CS\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ADF5355_CLK 10 " "Pin \"ADF5355_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ADF5355_MOSI 10 " "Pin \"ADF5355_MOSI\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ADF5355_LE 10 " "Pin \"ADF5355_LE\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ADF5355_CS 10 " "Pin \"ADF5355_CS\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "TFT_CLK 10 " "Pin \"TFT_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "TFT_MOSI 10 " "Pin \"TFT_MOSI\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ATTEN_1dB 10 " "Pin \"ATTEN_1dB\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ATTEN_2dB 10 " "Pin \"ATTEN_2dB\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ATTEN_4dB 10 " "Pin \"ATTEN_4dB\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ATTEN_8dB 10 " "Pin \"ATTEN_8dB\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ATTEN_16dB 10 " "Pin \"ATTEN_16dB\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ATTEN_32dB_1 10 " "Pin \"ATTEN_32dB_1\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ATTEN_32dB_2 10 " "Pin \"ATTEN_32dB_2\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "ATTEN_LE 10 " "Pin \"ATTEN_LE\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "SPI_MISO 10 " "Pin \"SPI_MISO\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "INT_OUT 10 " "Pin \"INT_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "i2c_InProgress 10 " "Pin \"i2c_InProgress\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "tx_done 10 " "Pin \"tx_done\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "TFT_DC_OUT 10 " "Pin \"TFT_DC_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "TFT_CS_OUT 10 " "Pin \"TFT_CS_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "TFT_RST_OUT 10 " "Pin \"TFT_RST_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "INT_VECT\[2\] 10 " "Pin \"INT_VECT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "INT_VECT\[1\] 10 " "Pin \"INT_VECT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "INT_VECT\[0\] 10 " "Pin \"INT_VECT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""} { "Warning" "WPATFAM_NO_LOADING_SPECIFIED_ON_PIN" "SDA 10 " "Pin \"SDA\" has no specified output pin load capacitance -- assuming default load capacitance of 10 pF for Power Estimation" {  } {  } 0 218002 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for Power Estimation" 0 0 "Design Software" 0 -1 1552678426967 ""}  } {  } 0 218001 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Power Analyzer" 0 -1 1552678426967 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "13.070 millions of transitions / sec " "Average toggle rate for this design is 13.070 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1552678426985 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "56.10 mW " "Total thermal power estimate for the design is 56.10 mW" {  } { { "d:/intel_fpga/quartus_lite/quartus/bin64/Report_Window_01.qrpt" "" { Report "d:/intel_fpga/quartus_lite/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1552678427085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 34 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552678427128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 20:33:47 2019 " "Processing ended: Fri Mar 15 20:33:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552678427128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552678427128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552678427128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1552678427128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1552678428290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552678428296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 20:33:48 2019 " "Processing started: Fri Mar 15 20:33:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552678428296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1552678428296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ARSG_GlueLogic -c ARSG_GlueLogic " "Command: quartus_sta ARSG_GlueLogic -c ARSG_GlueLogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1552678428296 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1552678428393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1552678428526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1552678428526 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552678428575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552678428575 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1552678428627 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1552678428656 ""}
{ "Info" "ISTA_SDC_FOUND" "ARSG_GlueLogic.out.sdc " "Reading SDC File: 'ARSG_GlueLogic.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1552678428692 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ARSG_GlueLogic.out.sdc 42 SCL port " "Ignored filter at ARSG_GlueLogic.out.sdc(42): SCL could not be matched with a port" {  } { { "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1552678428693 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ARSG_GlueLogic.out.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at ARSG_GlueLogic.out.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{SCL\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{ SCL \}\] " "create_clock -name \{SCL\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{ SCL \}\]" {  } { { "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552678428694 ""}  } { { "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" "" { Text "E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/ARSG_GlueLogic.out.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1552678428694 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1552678428701 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Timing Analyzer" 0 0 1552678428710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1552678428711 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1552678428716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1552678428721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1552678428733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1552678428739 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1552678428744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.000 " "Worst-case minimum pulse width slack is 10.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552678428749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552678428749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000               0.000 SPI_CLK  " "   10.000               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552678428749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.711               0.000 ADF4351_CLK  " "   16.711               0.000 ADF4351_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552678428749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.711               0.000 ADF4351_MOSI  " "   16.711               0.000 ADF4351_MOSI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552678428749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.711               0.000 ADF5355_CLK  " "   16.711               0.000 ADF5355_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552678428749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.711               0.000 ADF5355_MOSI  " "   16.711               0.000 ADF5355_MOSI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552678428749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.711               0.000 TFT_CLK  " "   16.711               0.000 TFT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552678428749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.711               0.000 SDA  " "   96.711               0.000 SDA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552678428749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552678428749 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1552678428751 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Timing Analyzer" 0 0 1552678428752 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1552678428765 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1552678428781 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1552678428797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1552678428802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1552678428807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1552678428813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 10.000 " "Worst-case minimum pulse width slack is 10.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552678428818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552678428818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000               0.000 SPI_CLK  " "   10.000               0.000 SPI_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552678428818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.711               0.000 ADF4351_CLK  " "   16.711               0.000 ADF4351_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552678428818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.711               0.000 ADF4351_MOSI  " "   16.711               0.000 ADF4351_MOSI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552678428818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.711               0.000 ADF5355_CLK  " "   16.711               0.000 ADF5355_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552678428818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.711               0.000 ADF5355_MOSI  " "   16.711               0.000 ADF5355_MOSI " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552678428818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.711               0.000 TFT_CLK  " "   16.711               0.000 TFT_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552678428818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.711               0.000 SDA  " "   96.711               0.000 SDA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552678428818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1552678428818 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1552678428819 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1552678428850 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1552678428857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552678428908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 20:33:48 2019 " "Processing ended: Fri Mar 15 20:33:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552678428908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552678428908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552678428908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1552678428908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1552678429908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552678429913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 20:33:49 2019 " "Processing started: Fri Mar 15 20:33:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552678429913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1552678429913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1552678429913 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1552678430246 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "ARSG_GlueLogic.vho\", \"ARSG_GlueLogic_fast.vho ARSG_GlueLogic_vhd.sdo ARSG_GlueLogic_vhd_fast.sdo E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/simulation/modelsim/ simulation " "Generated files \"ARSG_GlueLogic.vho\", \"ARSG_GlueLogic_fast.vho\", \"ARSG_GlueLogic_vhd.sdo\" and \"ARSG_GlueLogic_vhd_fast.sdo\" in directory \"E:/EigeneDateien/Seafile/Seafile/Elektronik/Projects/Signal-Generator/GIT-Repo/Firmware/CPLD_GlueLogic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1552678430323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552678430355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 20:33:50 2019 " "Processing ended: Fri Mar 15 20:33:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552678430355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552678430355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552678430355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1552678430355 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "EDA Netlist Writer" 0 -1 1552678430967 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 105 s " "Quartus Prime Full Compilation was successful. 0 errors, 105 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1552678430968 ""}
