# README


## set $RISCV

```
$ module load riscv-toolchian/chipyard

```

## build

```
$ make
```

## sim

You can use qemu sim it! 

Please referen [FireMarshal](https://firemarshal.readthedocs.io/en/latest/index.html)
