// The following registers definition are refer to STM32F746G
#define FLASH_AXIM_BASE			(0x08000000UL)
#define PERIPH_BASE				(0x40000000UL)

#define APB1PERIPH_BASE			(PERIPH_BASE + 0x00000000UL)
#define APB2PERIPH_BASE			(PERIPH_BASE + 0x00010000UL)
#define AHB1PERIPH_BASE			(PERIPH_BASE + 0x00020000UL)
#define AHB2PERIPH_BASE			(PERIPH_BASE + 0x10000000UL)
#define AHB3PERIPH_BASE			(PERIPH_BASE + 0x20000000UL) // External memory

// RCC(Reset Clock Control) register definition
#define RCC_BASE				(AHB1PERIPH_BASE + 0x3800UL)
#define RCC_CR					(RCC_BASE + 0x00)
#define RCC_PLLCFGR				(RCC_BASE + 0x04)
#define RCC_CFGR				(RCC_BASE + 0x08)
#define RCC_CIR					(RCC_BASE + 0x0C)
#define RCC_AHB1RSTR			(RCC_BASE + 0x10)
#define RCC_AHB2RSTR			(RCC_BASE + 0x14)
#define RCC_AHB3RSTR			(RCC_BASE + 0x18)
#define RCC_APB1RSTR			(RCC_BASE + 0x20)
#define RCC_APB2RSTR			(RCC_BASE + 0x24)
#define RCC_AHB1ENR				(RCC_BASE + 0x30)
#define RCC_AHB2ENR				(RCC_BASE + 0x34)
#define RCC_AHB3ENR				(RCC_BASE + 0x38)
#define RCC_APB1ENR				(RCC_BASE + 0x40)
#define RCC_APB2ENR				(RCC_BASE + 0x44)
#define RCC_BDCR				(RCC_BASE + 0x70)
#define RCC_CSR					(RCC_BASE + 0x74)
#define RCC_SSCGR				(RCC_BASE + 0x80)
#define RCC_PLLI2SC_FGR			(RCC_BASE + 0x84)
#define RCC_PLLSAI_CFGR			(RCC_BASE + 0x88)
#define RCC_DCKCF_GR1 			(RCC_BASE + 0x8C)
#define RCC_DCKCF_GR2 			(RCC_BASE + 0x90)

// Peripheral register definition
// GPIO register definition
#define GPIOI_BASE_ADDR			(PERIPH_BASE + 0x22000UL)
#define GPIOI_MODER_ADDR		(GPIOI_BASE_ADDR + 0x00)
#define GPIOI_OTYPER_ADDR		(GPIOI_BASE_ADDR + 0x04)
#define GPIOI_OSPEEDR_ADDR		(GPIOI_BASE_ADDR + 0x08)
#define GPIOI_PUPDR_ADDR		(GPIOI_BASE_ADDR + 0x0C)
#define GPIOI_IDR_ADDR			(GPIOI_BASE_ADDR + 0x10)
#define GPIOI_ODR_ADDR			(GPIOI_BASE_ADDR + 0x14)
#define GPIOI_BSRR_ADDR			(GPIOI_BASE_ADDR + 0x18)
#define GPIOI_LCKR_ADDR			(GPIOI_BASE_ADDR + 0x1C)
#define GPIOI_AFRL_ADDR			(GPIOI_BASE_ADDR + 0x20)
#define GPIOI_AFRH_ADDR			(GPIOI_BASE_ADDR + 0x24)

#define GPIOI_MODER_IN			(0x0)
#define GPIOI_MODER_OUT			(0x1)
#define GPIOI_MODER_MULTI		(0x2)
#define GPIOI_MODER_SIM			(0x3)
#define GPIOI_OTYPER_PUSH_PULL	(0x0)
#define GPIOI_OTYPER_OPEN_DRAIN	(0x1)
#define GPIOI_OSPEEDR_LOW		(0x0)
#define GPIOI_OSPEEDR_MID		(0x1)
#define GPIOI_OSPEEDR_HIGH		(0x2)
#define GPIOI_OSPEEDR_FULL		(0x3)
#define GPIOI_PUPDR_NONE		(0x0)
#define GPIOI_PUPDR_PULL_UP		(0x1)
#define GPIOI_PUPDR_PULL_DOWN	(0x2)
#define GPIOI_PUPDR_RESERVE		(0x3)
