<HTML>
<HEAD><TITLE>HTML_REPORT_FILE</TITLE>
<STYLE TYPE="text/css">
<!--
.blink {text-decoration:blink}
.ms  {font-size: 10pt; font-family: monospace; font-weight: normal}
.msb {font-size: 10pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
</HEAD>
<PRE>
<A name="Top"></A><H2 align=center> ispLEVER Classic 1.7.00.05.28.13 Fitter Report File </H2>
<H2 align=center>Copyright(C), 1992-2012, Lattice Semiconductor Corporation</H2>
<H2 align=center>All Rights Reserved</H2>


The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

<A name="Project_Summary"></A><FONT COLOR=maroon><U><B><big>Project_Summary</big></B></U></FONT>
<BR>
Project Name         :  island
Project Path         :  U:\ECE 270\lab practice\island
Project Fitted on    :  Tue Apr 25 20:15:28 2017

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -5.8
Part Number          :  LC4256ZE-5TN144C
Source Format        :  ABEL_Schematic


<font color=green size=4><span class=blink><strong><B>Project 'island' Fit Successfully!</B></strong></span></font>


<A name="Compilation_Times"></A><FONT COLOR=maroon><U><B><big>Compilation_Times</big></B></U></FONT>
<BR>
Prefit Time                     0 secs
Load Design Time                0.05 secs
Partition Time                  0.03 secs
Place Time                      0.02 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


<A name="Design_Summary"></A><FONT COLOR=maroon><U><B><big>Design_Summary</big></B></U></FONT>
<BR>
Total Input Pins                38
Total Logic Functions           58
  Total Output Pins             32
  Total Bidir I/O Pins          0
  Total Buried Nodes            26
Total Flip-Flops                46
  Total D Flip-Flops            46
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             388

Total Reserved Pins             0
Total Locked Pins               70
Total Locked Nodes              2

Total Unique Output Enables     0
Total Unique Clocks             6
Total Unique Clock Enables      0
Total Unique Resets             3
Total Unique Presets            4

Fmax Logic Levels               -


<A name="Device_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>Device_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
</B>Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                  10        0     10    -->     0
  I/O / Enable Pins                 2        2      0    -->   100
I/O Pins                           94       68     26    -->    72
Logic Functions                   256       57    199    -->    22
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576      120    456    -->    20
Logical Product Terms            1280      309    971    -->    24
Occupied GLBs                      16       14      2    -->    87
Macrocells                        256       56    200    -->    21

Control Product Terms:
  GLB Clock/Clock Enables          16       10      6    -->    62
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256        7    249    -->     2
  Macrocell Clock Enables         256        0    256    -->     0
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        2    254    -->     0
  Macrocell Presets               256        2    254    -->     0

Global Routing Pool               356       38    318    -->    10
  GRP from IFB                     ..       12     ..    -->    ..
    (from input signals)           ..       12     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       26     ..    -->    ..
----------------------------------------------------------------------

&lt;Note&gt; 1 : The available PT is the product term that has not been used.
&lt;Note&gt; 2 : IFB is I/O feedback.
&lt;Note&gt; 3 : MFB is macrocell feedback.


<A name="GLB_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
</B>-------------------------------------------------------------------------------------------
  GLB    A      2    10    12      5/6      0    6      0             10       19        6
  GLB    B      1     4     5      6/6      0    2      0             14        3        2
  GLB    C      0     0     0      0/6      0    1      0             15        0        1
  GLB    D      0     0     0      0/6      0    0      0             16        0        0
-------------------------------------------------------------------------------------------
  GLB    E      0     0     0      4/6      0    0      0             16        0        0
  GLB    F      3    11    14      6/6      0    5      0             11        9        5
  GLB    G     11     0    11      3/6      0    2     10              4       66       14
  GLB    H      0     0     0      6/6      0    0      0             16        0        0
-------------------------------------------------------------------------------------------
  GLB    I      1    12    13      6/6      0    5      9              2       65       15
  GLB    J      0     0     0      0/6      0    0      0             16        0        0
  GLB    K      0     9     9      6/6      0    4      0             12       13        5
  GLB    L      1    10    11      6/6      0    8      0              8       17        8
-------------------------------------------------------------------------------------------
  GLB    M      8     6    14      6/6      0   11      0              5       17       11
  GLB    N      8     0     8      6/6      0    1     11              4       75       15
  GLB    O      1     8     9      3/6      0    3      0             13       10        4
  GLB    P      6     8    14      5/6      0    8      0              8       15        8
-------------------------------------------------------------------------------------------
TOTALS:        42    78   120     68/96     0   56     30            170      309       94

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
&lt;Note&gt; 2 : Four rightmost columns above reflect last status of the placement process.


<A name="GLB_Control_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Control_Summary</big></B></U></FONT>
<BR>
<B>           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
</B>  GLB    A   1      0         4      0      0      0      0
  GLB    B   1      0         0      0      0      0      0
  GLB    C   0      0         0      0      0      0      0
  GLB    D   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   0      0         0      0      0      0      0
  GLB    F   1      0         0      0      0      0      0
  GLB    G   1      0         0      0      0      0      0
  GLB    H   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    I   1      0         3      0      0      2      2
  GLB    J   0      0         0      0      0      0      0
  GLB    K   1      0         0      0      0      0      0
  GLB    L   1      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    M   1      0         0      0      0      0      0
  GLB    N   0      0         0      0      0      0      0
  GLB    O   1      0         0      0      0      0      0
  GLB    P   1      0         0      0      0      0      0
------------------------------------------------------------------------------

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.


<A name="Optimizer_and_Fitter_Options"></A><FONT COLOR=maroon><U><B><big>Optimizer_and_Fitter_Options</big></B></U></FONT>
<BR>
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@User_Signature                        
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
&lt;Note&gt; 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
&lt;Note&gt; 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.


<A name="OSCTIMER_Summary"></A><FONT COLOR=maroon><U><B><big>OSCTIMER_Summary</big></B></U></FONT>
<BR>
OSCTIMER:                         Pin/Node
  OSCTIMER Instance Name                    I1
  Dynamic Disable Signal                    osc_dis
  Timer Reset Signal                        _dup_osc_dis
  Oscillator Output Clock         mfb C-15  osc_out
  Timer Output Clock              mfb F-15  tmr_out

  Oscillator Output Clock Frequency         5.0000 MHz
  Timer Output Clock Frequency              4.7684 Hz
  Timer Divider                             1048576


<A name="Pinout_Listing"></A><FONT COLOR=maroon><U><B><big>Pinout_Listing</big></B></U></FONT>
<BR>
<B>      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
</B>-----------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |            |
2     | TDI   |   -  |    |        |                 |       |            |
3     |VCCIO0 |   -  |    |        |                 |       |            |
4     |  I_O  |   0  |C12 |        |                 |       |            |
5     |  I_O  |   0  |C10 |        |                 |       |            |
6     |  I_O  |   0  |C8  |        |                 |       |            |
7     |  I_O  |   0  |C6  |        |                 |       |            |
8     |  I_O  |   0  |C4  |        |                 |       |            |
9     |  I_O  |   0  |C2  |        |                 |       |            |
10    |GNDIO0 |   -  |    |        |                 |       |            |
11    |  I_O  |   0  |D14 |        |                 |       |            |
12    |  I_O  |   0  |D12 |        |                 |       |            |
13    |  I_O  |   0  |D10 |        |                 |       |            |
14    |  I_O  |   0  |D8  |        |                 |       |            |
15    |  I_O  |   0  |D6  |        |                 |       |            |
16    |  I_O  |   0  |D4  |        |                 |       |            |
17    | IN0   |   0  |    |        |                 |       |            |
18    | NC    |   -  |    |        |                 |       |            |
19    |VCCIO0 |   -  |    |        |                 |       |            |
20    | IN1   |   0  |    |        |                 |       |            |
21    |  I_O  |   0  |E2  |        |                 |       |            |
22    |  I_O  |   0  |E4  |        |                 |       |            |
23    |  I_O  |   0  |E6  |    *   |LVCMOS18         | Input |<A href=#10>DIP4</A>|
24    |  I_O  |   0  |E8  |    *   |LVCMOS18         | Input |<A href=#11>DIP5</A>|
25    |  I_O  |   0  |E10 |    *   |LVCMOS18         | Input |<A href=#12>DIP6</A>|
26    |  I_O  |   0  |E12 |    *   |LVCMOS18         | Input |<A href=#13>DIP7</A>|
27    |GNDIO0 |   -  |    |        |                 |       |            |
28    |  I_O  |   0  |F2  |    *   |LVCMOS18         | Output|<A href=#24>LED7</A>|
29    |  I_O  |   0  |F4  |    *   |LVCMOS18         | Input |<A href=#23>LED6</A>|
30    |  I_O  |   0  |F6  |    *   |LVCMOS18         | Input |<A href=#22>LED5</A>|
31    |  I_O  |   0  |F8  |    *   |LVCMOS18         | Input |<A href=#21>LED4</A>|
32    |  I_O  |   0  |F10 |    *   |LVCMOS18         | Output|<A href=#20>LED3</A>|
33    |  I_O  |   0  |F12 |    *   |LVCMOS18         | Output|<A href=#19>LED2</A>|
34    |VCCIO0 |   -  |    |        |                 |       |            |
35    | TCK   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    | IN2   |   0  |    |        |                 |       |            |
39    |  I_O  |   0  |G12 |    *   |LVCMOS18         | Output|<A href=#18>LED1</A>|
40    |  I_O  |   0  |G10 |    *   |LVCMOS18         | Output|<A href=#75>LED0</A>|
41    |  I_O  |   0  |G8  |        |                 |       |            |
42    |  I_O  |   0  |G6  |        |                 |       |            |
43    |  I_O  |   0  |G4  |        |                 |       |            |
44    |  I_O  |   0  |G2  |    *   |LVCMOS18         | Input |<A href=#54>DIS4a</A>|
45    | IN3   |   0  |    |        |                 |       |            |
46    |GNDIO0 |   -  |    |        |                 |       |            |
47    |VCCIO0 |   -  |    |        |                 |       |            |
48    |  I_O  |   0  |H12 |    *   |LVCMOS18         | Input |<A href=#55>DIS4b</A>|
49    |  I_O  |   0  |H10 |    *   |LVCMOS18         | Input |<A href=#56>DIS4c</A>|
50    |  I_O  |   0  |H8  |    *   |LVCMOS18         | Input |<A href=#57>DIS4d</A>|
51    |  I_O  |   0  |H6  |    *   |LVCMOS18         | Input |<A href=#58>DIS4e</A>|
52    |  I_O  |   0  |H4  |    *   |LVCMOS18         | Input |<A href=#59>DIS4f</A>|
53    |  I_O  |   0  |H2  |    *   |LVCMOS18         | Input |<A href=#60>DIS4g</A>|
54    |INCLK1 |   0  |    |        |                 |       |            |
55    |GNDIO1 |   -  |    |        |                 |       |            |
56    |INCLK2 |   1  |    |        |                 |       |            |
57    | VCC   |   -  |    |        |                 |       |            |
58    |  I_O  |   1  |I2  |    *   |LVCMOS18         | Input |<A href=#14>S1_NC</A>|
59    |  I_O  |   1  |I4  |    *   |LVCMOS18         | Input |<A href=#15>S1_NO</A>|
60    |  I_O  |   1  |I6  |    *   |LVCMOS18         | Input |<A href=#16>S2_NC</A>|
61    |  I_O  |   1  |I8  |    *   |LVCMOS18         | Input |<A href=#17>S2_NO</A>|
62    |  I_O  |   1  |I10 |    *   |LVCMOS18         | Output|<A href=#74>LED29</A>|
63    |  I_O  |   1  |I12 |    *   |LVCMOS18         | Output|<A href=#73>LED28</A>|
64    |VCCIO1 |   -  |    |        |                 |       |            |
65    |GNDIO1 |   -  |    |        |                 |       |            |
66    |  I_O  |   1  |J2  |        |                 |       |            |
67    |  I_O  |   1  |J4  |        |                 |       |            |
68    |  I_O  |   1  |J6  |        |                 |       |            |
69    |  I_O  |   1  |J8  |        |                 |       |            |
70    |  I_O  |   1  |J10 |        |                 |       |            |
71    |  I_O  |   1  |J12 |        |                 |       |            |
72    | IN4   |   0  |    |        |                 |       |            |
73    | GND   |   -  |    |        |                 |       |            |
74    | TMS   |   -  |    |        |                 |       |            |
75    |VCCIO1 |   -  |    |        |                 |       |            |
76    |  I_O  |   1  |K12 |    *   |LVCMOS18         | Input |<A href=#9>DIP3</A>|
77    |  I_O  |   1  |K10 |    *   |LVCMOS18         | Input |<A href=#8>DIP2</A>|
78    |  I_O  |   1  |K8  |    *   |LVCMOS18         | Input |<A href=#7>DIP1</A>|
79    |  I_O  |   1  |K6  |    *   |LVCMOS18         | Input |<A href=#6>DIP0</A>|
80    |  I_O  |   1  |K4  |    *   |LVCMOS18         | Output|<A href=#39>DIS1g</A>|
81    |  I_O  |   1  |K2  |    *   |LVCMOS18         | Output|<A href=#38>DIS1f</A>|
82    |GNDIO1 |   -  |    |        |                 |       |            |
83    |  I_O  |   1  |L14 |    *   |LVCMOS18         | Output|<A href=#37>DIS1e</A>|
84    |  I_O  |   1  |L12 |    *   |LVCMOS18         | Output|<A href=#36>DIS1d</A>|
85    |  I_O  |   1  |L10 |    *   |LVCMOS18         | Output|<A href=#35>DIS1c</A>|
86    |  I_O  |   1  |L8  |    *   |LVCMOS18         | Output|<A href=#34>DIS1b</A>|
87    |  I_O  |   1  |L6  |    *   |LVCMOS18         | Output|<A href=#33>DIS1a</A>|
88    |  I_O  |   1  |L4  |    *   |LVCMOS18         | Output|<A href=#46>DIS2g</A>|
89    | IN5   |   1  |    |        |                 |       |            |
90    | NC    |   -  |    |        |                 |       |            |
91    |VCCIO1 |   -  |    |        |                 |       |            |
92    | IN6   |   1  |    |        |                 |       |            |
93    |  I_O  |   1  |M2  |    *   |LVCMOS18         | Output|<A href=#45>DIS2f</A>|
94    |  I_O  |   1  |M4  |    *   |LVCMOS18         | Output|<A href=#44>DIS2e</A>|
95    |  I_O  |   1  |M6  |    *   |LVCMOS18         | Output|<A href=#43>DIS2d</A>|
96    |  I_O  |   1  |M8  |    *   |LVCMOS18         | Output|<A href=#42>DIS2c</A>|
97    |  I_O  |   1  |M10 |    *   |LVCMOS18         | Output|<A href=#41>DIS2b</A>|
98    |  I_O  |   1  |M12 |    *   |LVCMOS18         | Output|<A href=#40>DIS2a</A>|
99    |GNDIO1 |   -  |    |        |                 |       |            |
100   |  I_O  |   1  |N2  |    *   |LVCMOS18         | Input |<A href=#65>LED20</A>|
101   |  I_O  |   1  |N4  |    *   |LVCMOS18         | Input |<A href=#66>LED21</A>|
102   |  I_O  |   1  |N6  |    *   |LVCMOS18         | Input |<A href=#67>LED22</A>|
103   |  I_O  |   1  |N8  |    *   |LVCMOS18         | Input |<A href=#68>LED23</A>|
104   |  I_O  |   1  |N10 |    *   |LVCMOS18         | Input |<A href=#69>LED24</A>|
105   |  I_O  |   1  |N12 |    *   |LVCMOS18         | Input |<A href=#70>LED25</A>|
106   |VCCIO1 |   -  |    |        |                 |       |            |
107   | TDO   |   -  |    |        |                 |       |            |
108   | VCC   |   -  |    |        |                 |       |            |
109   | GND   |   -  |    |        |                 |       |            |
110   | IN7   |   1  |    |        |                 |       |            |
111   |  I_O  |   1  |O12 |    *   |LVCMOS18         | Input |<A href=#71>LED26</A>|
112   |  I_O  |   1  |O10 |    *   |LVCMOS18         | Input |<A href=#72>LED27</A>|
113   |  I_O  |   1  |O8  |        |                 |       |            |
114   |  I_O  |   1  |O6  |        |                 |       |            |
115   |  I_O  |   1  |O4  |        |                 |       |            |
116   |  I_O  |   1  |O2  |    *   |LVCMOS18         | Output|<A href=#53>DIS3g</A>|
117   | IN8   |   1  |    |        |                 |       |            |
118   |GNDIO1 |   -  |    |        |                 |       |            |
119   |VCCIO1 |   -  |    |        |                 |       |            |
120   |  I_O  |   1  |P12 |    *   |LVCMOS18         | Output|<A href=#52>DIS3f</A>|
121   |  I_O  |   1  |P10 |    *   |LVCMOS18         | Output|<A href=#51>DIS3e</A>|
122   |  I_O  |   1  |P8  |    *   |LVCMOS18         | Output|<A href=#50>DIS3d</A>|
123   |  I_O  |   1  |P6  |    *   |LVCMOS18         | Output|<A href=#49>DIS3c</A>|
124   |  I_O  |   1  |P4  |    *   |LVCMOS18         | Output|<A href=#48>DIS3b</A>|
125   | I_O/OE|   1  |P2  |    *   |LVCMOS18         | Output|<A href=#47>DIS3a</A>|
126   |INCLK3 |   1  |    |        |                 |       |            |
127   |GNDIO0 |   -  |    |        |                 |       |            |
128   |INCLK0 |   0  |    |        |                 |       |            |
129   | VCC   |   -  |    |        |                 |       |            |
130   | I_O/OE|   0  |A2  |    *   |LVCMOS18         | Output|<A href=#32>LED15</A>|
131   |  I_O  |   0  |A4  |    *   |LVCMOS18         | Input |<A href=#31>LED14</A>|
132   |  I_O  |   0  |A6  |    *   |LVCMOS18         | Input |<A href=#30>LED13</A>|
133   |  I_O  |   0  |A8  |    *   |LVCMOS18         | Input |<A href=#29>LED12</A>|
134   |  I_O  |   0  |A10 |    *   |LVCMOS18         | Input |<A href=#28>LED11</A>|
135   |  I_O  |   0  |A12 |    *   |LVCMOS18         | Output|<A href=#27>LED10</A>|
136   |VCCIO0 |   -  |    |        |                 |       |            |
137   |GNDIO0 |   -  |    |        |                 |       |            |
138   |  I_O  |   0  |B2  |    *   |LVCMOS18         | Output|<A href=#26>LED9</A>|
139   |  I_O  |   0  |B4  |    *   |LVCMOS18         | Output|<A href=#25>LED8</A>|
140   |  I_O  |   0  |B6  |    *   |LVCMOS18         | Input |<A href=#61>LED16</A>|
141   |  I_O  |   0  |B8  |    *   |LVCMOS18         | Input |<A href=#62>LED17</A>|
142   |  I_O  |   0  |B10 |    *   |LVCMOS18         | Input |<A href=#63>LED18</A>|
143   |  I_O  |   0  |B12 |    *   |LVCMOS18         | Input |<A href=#64>LED19</A>|
144   | IN9   |   0  |    |        |                 |       |            |
-----------------------------------------------------------------------------------

&lt;Note&gt; GLB Pad : This notation refers to the GLB I/O pad number in the device.
&lt;Note&gt; Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
&lt;Note&gt; Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected


<A name="Input_Signal_List"></A><FONT COLOR=maroon><U><B><big>Input_Signal_List</big></B></U></FONT>
<BR>
<B>                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
</B>-------------------------------------------------
  79   K  I/O   4  -----FG-I----N--    Down <A name=6>DIP0</A>
  78   K  I/O   4  -----FG-I----N--    Down <A name=7>DIP1</A>
  77   K  I/O   4  -----FG-I----N--    Down <A name=8>DIP2</A>
  76   K  I/O   4  -----FG-I----N--    Down <A name=9>DIP3</A>
  23   E  I/O   4  -----FG-I----N--    Down <A name=10>DIP4</A>
  24   E  I/O   4  -----FG-I----N--    Down <A name=11>DIP5</A>
  25   E  I/O   4  -----FG-I----N--    Down <A name=12>DIP6</A>
  26   E  I/O   4  -----FG-I----N--    Down <A name=13>DIP7</A>
  44   G  I/O      ----------------    Down <A name=54>DIS4a</A>
  48   H  I/O      ----------------    Down <A name=55>DIS4b</A>
  49   H  I/O      ----------------    Down <A name=56>DIS4c</A>
  50   H  I/O      ----------------    Down <A name=57>DIS4d</A>
  51   H  I/O      ----------------    Down <A name=58>DIS4e</A>
  52   H  I/O      ----------------    Down <A name=59>DIS4f</A>
  53   H  I/O      ----------------    Down <A name=60>DIS4g</A>
 134   A  I/O      ----------------    Down <A name=28>LED11</A>
 133   A  I/O      ----------------    Down <A name=29>LED12</A>
 132   A  I/O      ----------------    Down <A name=30>LED13</A>
 131   A  I/O      ----------------    Down <A name=31>LED14</A>
 140   B  I/O      ----------------    Down <A name=61>LED16</A>
 141   B  I/O      ----------------    Down <A name=62>LED17</A>
 142   B  I/O      ----------------    Down <A name=63>LED18</A>
 143   B  I/O      ----------------    Down <A name=64>LED19</A>
 100   N  I/O      ----------------    Down <A name=65>LED20</A>
 101   N  I/O      ----------------    Down <A name=66>LED21</A>
 102   N  I/O      ----------------    Down <A name=67>LED22</A>
 103   N  I/O      ----------------    Down <A name=68>LED23</A>
 104   N  I/O      ----------------    Down <A name=69>LED24</A>
 105   N  I/O      ----------------    Down <A name=70>LED25</A>
 111   O  I/O      ----------------    Down <A name=71>LED26</A>
 112   O  I/O      ----------------    Down <A name=72>LED27</A>
  31   F  I/O      ----------------    Down <A name=21>LED4</A>
  30   F  I/O      ----------------    Down <A name=22>LED5</A>
  29   F  I/O      ----------------    Down <A name=23>LED6</A>
  58   I  I/O   1  --------I-------    Down <A name=14>S1_NC</A>
  59   I  I/O   1  --------I-------    Down <A name=15>S1_NO</A>
  60   I  I/O   1  --------I-------    Down <A name=16>S2_NC</A>
  61   I  I/O   10 AB---FG-I-KLM-OP    Down <A name=17>S2_NO</A>
-------------------------------------------------


<A name="Output_Signal_List"></A><FONT COLOR=maroon><U><B><big>Output_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
</B>-------------------------------------------------------------------------------
  87   L  8  -   5  1 DFF  *   S            ----------------  Fast   Down <A href=#33>DIS1a</A>
  86   L  8  -   3  1 DFF  *   S            ----------------  Fast   Down <A href=#34>DIS1b</A>
  85   L  8  -   4  1 DFF  *   S            ----------------  Fast   Down <A href=#35>DIS1c</A>
  84   L  1  -   1  1 COM                   ----------------  Fast   Down <A href=#36>DIS1d</A>
  83   L  1  -   1  1 COM                   ----------------  Fast   Down <A href=#37>DIS1e</A>
  81   K  8  -   5  1 DFF  *   S            ----------------  Fast   Down <A href=#38>DIS1f</A>
  80   K  1  -   1  1 COM                   ----------------  Fast   Down <A href=#39>DIS1g</A>
  98   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#40>DIS2a</A>
  97   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#41>DIS2b</A>
  96   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#42>DIS2c</A>
  95   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#43>DIS2d</A>
  94   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#44>DIS2e</A>
  93   M  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#45>DIS2f</A>
  88   L  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#46>DIS2g</A>
 125   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#47>DIS3a</A>
 124   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#48>DIS3b</A>
 123   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#49>DIS3c</A>
 122   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#50>DIS3d</A>
 121   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#51>DIS3e</A>
 120   P  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#52>DIS3f</A>
 116   O  3  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#53>DIS3g</A>
  40   G 10  -  65 13 DFF    * R            ----------------  Fast   Down <A href=#75>LED0</A>
  39   G  1  -   1  1 COM                   ----------------  Fast   Down <A href=#18>LED1</A>
 135   A  6  -   4  1 DFF  *   S         6  A---------KLM-OP  Fast   Down <A href=#27>LED10</A>
 130   A  3  -   2  1 COM                   ----------------  Fast   Down <A href=#32>LED15</A>
  33   F  1  -   1  1 COM                   ----------------  Fast   Down <A href=#19>LED2</A>
  63   I  2  -   3  1 DFF  * * R            ----------------  Fast   Down <A href=#73>LED28</A>
  62   I  2  -   2  2 DFF  * * R            ----------------  Fast   Down <A href=#74>LED29</A>
  32   F 10  -   1  1 DFF  *   S            ----------------  Fast   Down <A href=#20>LED3</A>
  28   F  3  -   2  1 COM                   ----------------  Fast   Down <A href=#24>LED7</A>
 139   B  4  -   1  1 DFF  *   S         7  AB--------KLM-OP  Fast   Down <A href=#25>LED8</A>
 138   B  5  -   2  1 DFF  *   S         7  AB--------KLM-OP  Fast   Down <A href=#26>LED9</A>
-------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Bidir_Signal_List"></A><FONT COLOR=maroon><U><B><big>Bidir_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
</B>-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Buried_Signal_List"></A><FONT COLOR=maroon><U><B><big>Buried_Signal_List</big></B></U></FONT>
<BR>
<B>        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
</B>---------------------------------------------------------------------
12   A  3  -   2  1 DFF    * R       2  AB--------------  <A href=#99>C0</A>
 3   M  8  -   7  2 DFF    * R       2  ----------KL----  <A href=#91>Ch10</A>
 5   A  8  -   5  1 DFF    * R       1  ------------M---  <A href=#90>Ch11</A>
 1   K  8  -   6  2 DFF    * R       2  -----------LM---  <A href=#89>Ch12</A>
 5   O  8  -   6  2 DFF    * R       2  -----------LM---  <A href=#88>Ch13</A>
12   P  8  -   4  1 DFF    * R       1  ------------M---  <A href=#87>Ch14</A>
10   O  8  -   3  1 DFF    * R       1  ------------M---  <A href=#86>Ch15</A>
 3   P  8  -   5  1 DFF    * R       1  ------------M---  <A href=#85>Ch16</A>
10   K  3  -   1  1 DFF    * R       1  --------------O-  <A href=#98>Ch20</A>
12   M  3  -   1  1 DFF    * R       1  ---------------P  <A href=#97>Ch21</A>
12   L  3  -   1  1 DFF    * R       1  ---------------P  <A href=#96>Ch22</A>
 3   L  3  -   1  1 DFF    * R       1  ---------------P  <A href=#95>Ch23</A>
 9   M  3  -   1  1 DFF    * R       1  ---------------P  <A href=#94>Ch24</A>
 7   M  3  -   1  1 DFF    * R       1  ---------------P  <A href=#93>Ch25</A>
 5   M  3  -   1  1 DFF    * R       1  ---------------P  <A href=#92>Ch26</A>
 2   I  2  -   2  1 DFF  * * R       4  A----FG-I-------  <A href=#79>S1BC</A>
 5   F 11  -   5  1 DFF    * R       8  A----FG---KLM-OP  <A href=#84>SUM1</A>
12   N  8  -  75 15 COM              1  -----F----------  <A href=#100>SUM1_0</A>
12   I 10  -  57 12 DFF    * R       7  A----F----KLM-OP  <A href=#83>SUM2</A>
13   I 10  -   1  1 DFF    * R       7  A----F----KLM-OP  <A href=#82>SUM3</A>
15   F  0  -   0  1 COM              1  A---------------  <A href=#101>_dup_osc_dis</A>
15   C  0  -   0  1 COM                 ----------------  <A href=#76>osc_dis</A>
 7   A  2  -   3  1 DFF      R       1  A---------------  <A href=#80>timediv0</A>
 9   A  2  -   3  1 DFF      R       7  AB--------KLM-OP  <A href=#81>timediv1</A>
15   F  0  -   0  0 COM              1  A---------------  <A href=#78>tmr_out</A>
---------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used


<A name="PostFit_Equations"></A><FONT COLOR=maroon><U><B><big>PostFit_Equations</big></B></U></FONT>
<BR>

<A name=99>C0.D</A> = !<A href=#99>C0.Q</A> ; (1 pterm, 1 signal)
C0.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
C0.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=91>Ch10.D.X1</A> = !<A href=#25>LED8.Q</A> & <A href=#82>SUM3.Q</A>
    # !LED8.Q & <A href=#26>LED9.Q</A> & <A href=#27>LED10.Q</A>
    # !LED8.Q & !LED9.Q & !LED10.Q
    # !LED8.Q & <A href=#83>SUM2.Q</A> & <A href=#84>SUM1.Q</A>
    # LED8.Q & !LED10.Q & !SUM3.Q & !SUM2.Q
    # LED8.Q & !LED10.Q & !SUM3.Q & !SUM1.Q ; (6 pterms, 6 signals)
Ch10.D.X2 = !<A href=#26>LED9.Q</A> ; (1 pterm, 1 signal)
Ch10.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
Ch10.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=90>Ch11.D</A> = <A href=#25>LED8.Q</A> & !<A href=#27>LED10.Q</A> & <A href=#82>SUM3.Q</A>
    # LED8.Q & !LED10.Q & <A href=#83>SUM2.Q</A> & <A href=#84>SUM1.Q</A>
    # !LED8.Q & LED10.Q & SUM3.Q
    # !LED8.Q & LED10.Q & SUM2.Q & SUM1.Q
    # !<A href=#26>LED9.Q</A> & LED10.Q ; (5 pterms, 6 signals)
Ch11.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
Ch11.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=89>Ch12.D.X1</A> = <A href=#25>LED8.Q</A> & <A href=#26>LED9.Q</A>
    # LED9.Q & <A href=#82>SUM3.Q</A>
    # LED8.Q & !<A href=#27>LED10.Q</A> & SUM3.Q
    # LED9.Q & <A href=#83>SUM2.Q</A> & <A href=#84>SUM1.Q</A>
    # LED8.Q & !LED10.Q & SUM2.Q & SUM1.Q ; (5 pterms, 6 signals)
Ch12.D.X2 = <A href=#27>LED10.Q</A> ; (1 pterm, 1 signal)
Ch12.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
Ch12.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=88>Ch13.D</A> = !( <A href=#25>LED8.Q</A> & <A href=#26>LED9.Q</A> & <A href=#27>LED10.Q</A>
    # !LED8.Q & !LED9.Q & !<A href=#82>SUM3.Q</A> & !<A href=#83>SUM2.Q</A>
    # !LED9.Q & !LED10.Q & !SUM3.Q & !SUM2.Q
    # !LED8.Q & !LED9.Q & !SUM3.Q & !<A href=#84>SUM1.Q</A>
    # !LED9.Q & !LED10.Q & !SUM3.Q & !SUM1.Q
    # !LED8.Q & !LED10.Q ) ; (6 pterms, 6 signals)
Ch13.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
Ch13.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=87>Ch14.D</A> = !<A href=#25>LED8.Q</A> & <A href=#27>LED10.Q</A> & !<A href=#82>SUM3.Q</A> & !<A href=#83>SUM2.Q</A>
    # LED8.Q & <A href=#26>LED9.Q</A> & !LED10.Q
    # !LED8.Q & LED10.Q & !SUM3.Q & !<A href=#84>SUM1.Q</A>
    # !LED8.Q & LED9.Q & LED10.Q ; (4 pterms, 6 signals)
Ch14.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
Ch14.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=86>Ch15.D</A> = !<A href=#25>LED8.Q</A> & <A href=#27>LED10.Q</A> & !<A href=#82>SUM3.Q</A> & !<A href=#83>SUM2.Q</A>
    # !LED8.Q & LED10.Q & !SUM3.Q & !<A href=#84>SUM1.Q</A>
    # LED8.Q & <A href=#26>LED9.Q</A> & !LED10.Q ; (3 pterms, 6 signals)
Ch15.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
Ch15.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=85>Ch16.D</A> = <A href=#25>LED8.Q</A> & !<A href=#26>LED9.Q</A> & <A href=#82>SUM3.Q</A>
    # !LED8.Q & <A href=#27>LED10.Q</A> & SUM3.Q
    # LED8.Q & !LED9.Q & <A href=#83>SUM2.Q</A> & <A href=#84>SUM1.Q</A>
    # !LED8.Q & LED10.Q & SUM2.Q & SUM1.Q
    # !LED9.Q & LED10.Q ; (5 pterms, 6 signals)
Ch16.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
Ch16.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=98>Ch20.D</A> = <A href=#91>Ch10.Q</A> ; (1 pterm, 1 signal)
Ch20.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
Ch20.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=97>Ch21.D</A> = <A href=#90>Ch11.Q</A> ; (1 pterm, 1 signal)
Ch21.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
Ch21.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=96>Ch22.D</A> = <A href=#89>Ch12.Q</A> ; (1 pterm, 1 signal)
Ch22.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
Ch22.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=95>Ch23.D</A> = <A href=#88>Ch13.Q</A> ; (1 pterm, 1 signal)
Ch23.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
Ch23.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=94>Ch24.D</A> = <A href=#87>Ch14.Q</A> ; (1 pterm, 1 signal)
Ch24.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
Ch24.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=93>Ch25.D</A> = <A href=#86>Ch15.Q</A> ; (1 pterm, 1 signal)
Ch25.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
Ch25.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=92>Ch26.D</A> = <A href=#85>Ch16.Q</A> ; (1 pterm, 1 signal)
Ch26.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
Ch26.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=33>DIS1a.D</A> = !( <A href=#25>LED8.Q</A> & !<A href=#26>LED9.Q</A> & <A href=#82>SUM3.Q</A>
    # !LED8.Q & <A href=#27>LED10.Q</A> & SUM3.Q
    # LED8.Q & !LED9.Q & <A href=#83>SUM2.Q</A> & <A href=#84>SUM1.Q</A>
    # !LED8.Q & LED10.Q & SUM2.Q & SUM1.Q
    # !LED9.Q & LED10.Q ) ; (5 pterms, 6 signals)
DIS1a.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
DIS1a.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=34>DIS1b.D</A> = !( !<A href=#25>LED8.Q</A> & <A href=#27>LED10.Q</A> & !<A href=#82>SUM3.Q</A> & !<A href=#83>SUM2.Q</A>
    # !LED8.Q & LED10.Q & !SUM3.Q & !<A href=#84>SUM1.Q</A>
    # LED8.Q & <A href=#26>LED9.Q</A> & !LED10.Q ) ; (3 pterms, 6 signals)
DIS1b.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
DIS1b.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=35>DIS1c.D</A> = !( !<A href=#25>LED8.Q</A> & <A href=#27>LED10.Q</A> & !<A href=#82>SUM3.Q</A> & !<A href=#83>SUM2.Q</A>
    # LED8.Q & <A href=#26>LED9.Q</A> & !LED10.Q
    # !LED8.Q & LED10.Q & !SUM3.Q & !<A href=#84>SUM1.Q</A>
    # !LED8.Q & LED9.Q & LED10.Q ) ; (4 pterms, 6 signals)
DIS1c.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
DIS1c.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=36>DIS1d</A> = !<A href=#88>Ch13.Q</A> ; (1 pterm, 1 signal)

<A name=37>DIS1e</A> = !<A href=#89>Ch12.Q</A> ; (1 pterm, 1 signal)

<A name=38>DIS1f.D</A> = !( <A href=#25>LED8.Q</A> & !<A href=#27>LED10.Q</A> & <A href=#82>SUM3.Q</A>
    # LED8.Q & !LED10.Q & <A href=#83>SUM2.Q</A> & <A href=#84>SUM1.Q</A>
    # !LED8.Q & LED10.Q & SUM3.Q
    # !LED8.Q & LED10.Q & SUM2.Q & SUM1.Q
    # !<A href=#26>LED9.Q</A> & LED10.Q ) ; (5 pterms, 6 signals)
DIS1f.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
DIS1f.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=39>DIS1g</A> = !<A href=#91>Ch10.Q</A> ; (1 pterm, 1 signal)

<A name=40>DIS2a.D</A> = !<A href=#85>Ch16.Q</A> ; (1 pterm, 1 signal)
DIS2a.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
DIS2a.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=41>DIS2b.D</A> = !<A href=#86>Ch15.Q</A> ; (1 pterm, 1 signal)
DIS2b.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
DIS2b.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=42>DIS2c.D</A> = !<A href=#87>Ch14.Q</A> ; (1 pterm, 1 signal)
DIS2c.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
DIS2c.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=43>DIS2d.D</A> = !<A href=#88>Ch13.Q</A> ; (1 pterm, 1 signal)
DIS2d.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
DIS2d.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=44>DIS2e.D</A> = !<A href=#89>Ch12.Q</A> ; (1 pterm, 1 signal)
DIS2e.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
DIS2e.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=45>DIS2f.D</A> = !<A href=#90>Ch11.Q</A> ; (1 pterm, 1 signal)
DIS2f.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
DIS2f.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=46>DIS2g.D</A> = !<A href=#91>Ch10.Q</A> ; (1 pterm, 1 signal)
DIS2g.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
DIS2g.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=47>DIS3a.D</A> = !<A href=#92>Ch26.Q</A> ; (1 pterm, 1 signal)
DIS3a.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
DIS3a.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=48>DIS3b.D</A> = !<A href=#93>Ch25.Q</A> ; (1 pterm, 1 signal)
DIS3b.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
DIS3b.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=49>DIS3c.D</A> = !<A href=#94>Ch24.Q</A> ; (1 pterm, 1 signal)
DIS3c.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
DIS3c.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=50>DIS3d.D</A> = !<A href=#95>Ch23.Q</A> ; (1 pterm, 1 signal)
DIS3d.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
DIS3d.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=51>DIS3e.D</A> = !<A href=#96>Ch22.Q</A> ; (1 pterm, 1 signal)
DIS3e.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
DIS3e.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=52>DIS3f.D</A> = !<A href=#97>Ch21.Q</A> ; (1 pterm, 1 signal)
DIS3f.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
DIS3f.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=53>DIS3g.D</A> = !<A href=#98>Ch20.Q</A> ; (1 pterm, 1 signal)
DIS3g.C = <A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
DIS3g.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=75>LED0.D.X1</A> = <A href=#6>DIP0</A> & <A href=#7>DIP1</A> & <A href=#8>DIP2</A> & <A href=#9>DIP3</A> & <A href=#11>DIP5</A> & !<A href=#12>DIP6</A> & <A href=#13>DIP7</A>
    # !DIP0 & !DIP1 & DIP2 & DIP3 & DIP5 & !DIP6 & DIP7
    # DIP0 & !DIP1 & DIP2 & DIP3 & !DIP5 & !DIP6 & DIP7
    # DIP0 & !DIP1 & DIP2 & DIP3 & DIP5 & !DIP6 & !DIP7
    # DIP0 & !DIP1 & DIP2 & DIP3 & DIP5 & DIP6 & DIP7
    # DIP0 & !DIP1 & DIP2 & !DIP3 & DIP5 & !DIP6 & DIP7
    # DIP0 & DIP1 & DIP2 & !DIP3 & DIP5 & DIP6 & DIP7
    # !DIP0 & !DIP1 & DIP2 & !DIP3 & DIP5 & DIP6 & DIP7
    # DIP0 & !DIP1 & DIP2 & !DIP3 & !DIP5 & DIP6 & DIP7
    # DIP0 & !DIP1 & DIP2 & !DIP3 & DIP5 & DIP6 & !DIP7
    # DIP0 & DIP1 & DIP2 & !DIP3 & DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & DIP2 & !DIP3 & DIP5 & !DIP6 & !DIP7
    # DIP0 & !DIP1 & DIP2 & !DIP3 & !DIP5 & !DIP6 & !DIP7
    # DIP0 & DIP1 & DIP2 & !DIP3 & !DIP5 & !DIP6 & DIP7
    # !DIP0 & !DIP1 & DIP2 & !DIP3 & !DIP5 & !DIP6 & DIP7
    # !DIP0 & DIP1 & DIP2 & !DIP3 & DIP5 & !DIP6 & DIP7
    # !DIP0 & DIP1 & DIP2 & DIP3 & !DIP5 & !DIP6 & DIP7
    # !DIP0 & !DIP1 & DIP2 & DIP3 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & DIP2 & DIP3 & !DIP5 & DIP6 & DIP7
    # !DIP0 & DIP1 & DIP2 & !DIP3 & !DIP5 & DIP6 & DIP7
    # !DIP0 & !DIP1 & DIP2 & !DIP3 & !DIP5 & DIP6 & !DIP7
    # !DIP0 & DIP1 & DIP2 & !DIP3 & !DIP5 & !DIP6 & !DIP7
    # DIP0 & DIP1 & DIP2 & DIP3 & !DIP5 & !DIP6 & !DIP7
    # DIP0 & !DIP1 & DIP2 & DIP3 & !DIP5 & DIP6 & !DIP7
    # DIP0 & DIP1 & DIP2 & !DIP3 & !DIP5 & DIP6 & !DIP7
    # DIP0 & DIP1 & DIP2 & DIP3 & !DIP5 & DIP6 & DIP7
    # DIP0 & DIP1 & DIP2 & DIP3 & DIP5 & DIP6 & !DIP7
    # !DIP0 & !DIP1 & DIP2 & DIP3 & DIP5 & DIP6 & !DIP7
    # !DIP0 & DIP1 & DIP2 & !DIP3 & DIP5 & DIP6 & !DIP7
    # !DIP0 & DIP1 & DIP2 & DIP3 & !DIP5 & DIP6 & !DIP7
    # !DIP0 & DIP1 & DIP2 & DIP3 & DIP5 & !DIP6 & !DIP7
    # !DIP0 & DIP1 & DIP2 & DIP3 & DIP5 & DIP6 & DIP7
    # !DIP0 & !DIP1 & !DIP2 & DIP3 & DIP5 & DIP6 & DIP7
    # !DIP0 & !DIP1 & !DIP2 & DIP3 & DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & DIP3 & !DIP5 & DIP6 & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP3 & DIP5 & DIP6 & !DIP7
    # DIP0 & !DIP1 & !DIP2 & DIP3 & DIP5 & DIP6 & !DIP7
    # DIP0 & !DIP1 & !DIP2 & DIP3 & !DIP5 & DIP6 & DIP7
    # DIP0 & !DIP1 & !DIP2 & !DIP3 & !DIP5 & DIP6 & !DIP7
    # DIP0 & !DIP1 & !DIP2 & DIP3 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP3 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP3 & !DIP5 & DIP6 & DIP7
    # !DIP0 & !DIP1 & !DIP2 & DIP3 & !DIP5 & !DIP6 & DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP3 & DIP5 & !DIP6 & DIP7
    # DIP0 & !DIP1 & !DIP2 & !DIP3 & !DIP5 & !DIP6 & DIP7
    # DIP0 & !DIP1 & !DIP2 & !DIP3 & DIP5 & !DIP6 & !DIP7
    # DIP0 & !DIP1 & !DIP2 & !DIP3 & DIP5 & DIP6 & DIP7
    # DIP0 & !DIP1 & !DIP2 & DIP3 & DIP5 & !DIP6 & DIP7
    # DIP0 & DIP1 & !DIP2 & !DIP3 & DIP5 & !DIP6 & DIP7
    # !DIP0 & DIP1 & !DIP2 & !DIP3 & !DIP5 & !DIP6 & DIP7
    # DIP0 & DIP1 & !DIP2 & !DIP3 & !DIP5 & !DIP6 & !DIP7
    # DIP0 & DIP1 & !DIP2 & !DIP3 & !DIP5 & DIP6 & DIP7
    # DIP0 & DIP1 & !DIP2 & !DIP3 & DIP5 & DIP6 & !DIP7
    # !DIP0 & DIP1 & !DIP2 & !DIP3 & !DIP5 & DIP6 & !DIP7
    # !DIP0 & DIP1 & !DIP2 & !DIP3 & DIP5 & !DIP6 & !DIP7
    # !DIP0 & DIP1 & !DIP2 & !DIP3 & DIP5 & DIP6 & DIP7
    # !DIP0 & DIP1 & !DIP2 & DIP3 & !DIP5 & DIP6 & DIP7
    # !DIP0 & DIP1 & !DIP2 & DIP3 & !DIP5 & !DIP6 & !DIP7
    # DIP0 & DIP1 & !DIP2 & DIP3 & !DIP5 & DIP6 & !DIP7
    # DIP0 & DIP1 & !DIP2 & DIP3 & !DIP5 & !DIP6 & DIP7
    # DIP0 & DIP1 & !DIP2 & DIP3 & DIP5 & !DIP6 & !DIP7
    # !DIP0 & DIP1 & !DIP2 & DIP3 & DIP5 & DIP6 & !DIP7
    # !DIP0 & DIP1 & !DIP2 & DIP3 & DIP5 & !DIP6 & DIP7
    # DIP0 & DIP1 & !DIP2 & DIP3 & DIP5 & DIP6 & DIP7 ; (64 pterms, 7 signals)
LED0.D.X2 = <A href=#10>DIP4</A> ; (1 pterm, 1 signal)
LED0.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
LED0.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=18>LED1</A> = !<A href=#84>SUM1.Q</A> ; (1 pterm, 1 signal)

<A name=27>LED10.D</A> = !<A href=#25>LED8.Q</A> & !<A href=#26>LED9.Q</A> & !<A href=#27>LED10.Q</A>
    # LED9.Q & LED10.Q
    # LED8.Q & LED10.Q ; (3 pterms, 3 signals)
LED10.C = <A href=#81>timediv1.Q</A> & <A href=#99>C0.Q</A> ; (1 pterm, 2 signals)
LED10.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=32>LED15</A> = <A href=#82>SUM3.Q</A>
    # <A href=#83>SUM2.Q</A> & <A href=#84>SUM1.Q</A> ; (2 pterms, 3 signals)

<A name=19>LED2</A> = !<A href=#83>SUM2.Q</A> ; (1 pterm, 1 signal)

<A name=73>LED28.D</A> = 1 ; (1 pterm, 0 signal)
LED28.C = 0 ; (0 pterm, 0 signal)
LED28.AR = !<A href=#15>S1_NO</A> ; (1 pterm, 1 signal)
LED28.AP = !<A href=#14>S1_NC</A> ; (1 pterm, 1 signal)

<A name=74>LED29.D</A> = 1 ; (1 pterm, 0 signal)
LED29.C = 0 ; (0 pterm, 0 signal)
LED29.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)
LED29.AP = !<A href=#16>S2_NC</A> ; (1 pterm, 1 signal)

<A name=20>LED3.D</A> = !( <A href=#6>DIP0</A> & <A href=#7>DIP1</A> & <A href=#8>DIP2</A> & <A href=#9>DIP3</A> & <A href=#10>DIP4</A> & <A href=#11>DIP5</A> & <A href=#12>DIP6</A> & <A href=#13>DIP7</A> ) ; (1 pterm, 8 signals)
LED3.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
LED3.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=24>LED7</A> = !<A href=#82>SUM3.Q</A> & !<A href=#83>SUM2.Q</A>
    # !SUM3.Q & !<A href=#84>SUM1.Q</A> ; (2 pterms, 3 signals)

<A name=25>LED8.D</A> = !<A href=#25>LED8.Q</A> ; (1 pterm, 1 signal)
LED8.C = <A href=#81>timediv1.Q</A> & <A href=#99>C0.Q</A> ; (1 pterm, 2 signals)
LED8.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=26>LED9.D</A> = <A href=#25>LED8.Q</A> & <A href=#26>LED9.Q</A>
    # !LED8.Q & !LED9.Q ; (2 pterms, 2 signals)
LED9.C = <A href=#81>timediv1.Q</A> & <A href=#99>C0.Q</A> ; (1 pterm, 2 signals)
LED9.AP = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=79>S1BC.D</A> = 0 ; (0 pterm, 0 signal)
S1BC.C = 0 ; (0 pterm, 0 signal)
S1BC.AR = !<A href=#14>S1_NC</A> ; (1 pterm, 1 signal)
S1BC.AP = !<A href=#15>S1_NO</A> ; (1 pterm, 1 signal)

<A name=84>SUM1.D</A> = !( <A href=#100>SUM1_0</A>
    # !<A href=#6>DIP0</A> & !<A href=#8>DIP2</A> & !<A href=#9>DIP3</A> & !<A href=#10>DIP4</A> & !<A href=#11>DIP5</A> & !<A href=#12>DIP6</A> & !<A href=#13>DIP7</A>
    # !DIP0 & !<A href=#7>DIP1</A> & !DIP3 & !DIP4 & !DIP5 & !DIP6 & !DIP7
    # !DIP1 & !DIP2 & !DIP3 & !DIP4 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP4 & !DIP5 & !DIP6 & !DIP7 ) ; (5 pterms, 9 signals)
SUM1.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
SUM1.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=100>SUM1_0</A> = !<A href=#6>DIP0</A> & !<A href=#7>DIP1</A> & !<A href=#8>DIP2</A> & !<A href=#9>DIP3</A> & !<A href=#10>DIP4</A> & !<A href=#12>DIP6</A> & !<A href=#13>DIP7</A>
    # !DIP0 & !DIP1 & !DIP2 & !DIP3 & !DIP4 & !<A href=#11>DIP5</A> & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP3 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP3 & !DIP4 & !DIP5 & !DIP6
    # DIP1 & !DIP2 & DIP3 & !DIP4 & DIP5 & DIP6 & !DIP7
    # DIP0 & DIP2 & !DIP3 & !DIP4 & DIP5 & DIP6 & !DIP7
    # DIP0 & !DIP2 & !DIP3 & !DIP4 & DIP5 & DIP6 & DIP7
    # DIP0 & DIP2 & DIP3 & !DIP4 & !DIP5 & DIP6 & !DIP7
    # DIP0 & DIP2 & DIP3 & !DIP4 & DIP5 & !DIP6 & !DIP7
    # DIP0 & !DIP2 & DIP3 & !DIP4 & !DIP5 & DIP6 & DIP7
    # DIP0 & DIP2 & !DIP3 & !DIP4 & !DIP5 & DIP6 & DIP7
    # DIP1 & !DIP2 & DIP3 & !DIP4 & DIP5 & !DIP6 & DIP7
    # DIP1 & DIP2 & !DIP3 & !DIP4 & DIP5 & !DIP6 & DIP7
    # DIP0 & !DIP2 & !DIP3 & DIP4 & DIP5 & DIP6 & !DIP7
    # DIP1 & DIP2 & DIP3 & !DIP4 & !DIP5 & !DIP6 & DIP7
    # DIP0 & !DIP2 & DIP3 & DIP4 & !DIP5 & DIP6 & !DIP7
    # DIP0 & DIP2 & !DIP3 & DIP4 & !DIP5 & DIP6 & !DIP7
    # DIP0 & !DIP2 & DIP3 & DIP4 & DIP5 & !DIP6 & !DIP7
    # DIP0 & DIP2 & !DIP3 & DIP4 & DIP5 & !DIP6 & !DIP7
    # DIP0 & !DIP2 & !DIP3 & DIP4 & !DIP5 & DIP6 & DIP7
    # DIP1 & !DIP2 & !DIP3 & DIP4 & DIP5 & !DIP6 & DIP7
    # DIP0 & DIP1 & DIP3 & DIP4 & !DIP5 & !DIP6 & !DIP7
    # DIP1 & !DIP2 & DIP3 & DIP4 & !DIP5 & !DIP6 & DIP7
    # DIP0 & DIP1 & !DIP3 & DIP4 & !DIP5 & !DIP6 & DIP7
    # !DIP1 & DIP2 & DIP3 & !DIP4 & DIP5 & DIP6 & !DIP7
    # DIP0 & !DIP1 & DIP2 & !DIP3 & !DIP4 & DIP5 & DIP7
    # !DIP1 & !DIP2 & DIP3 & !DIP4 & DIP5 & DIP6 & DIP7
    # !DIP0 & DIP1 & DIP2 & !DIP4 & DIP5 & DIP6 & !DIP7
    # DIP0 & !DIP1 & DIP2 & DIP3 & !DIP4 & !DIP5 & DIP7
    # !DIP0 & DIP1 & !DIP2 & DIP3 & !DIP4 & DIP6 & DIP7
    # !DIP0 & DIP1 & DIP2 & !DIP3 & !DIP4 & DIP6 & DIP7
    # !DIP1 & DIP2 & DIP3 & !DIP4 & DIP5 & !DIP6 & DIP7
    # !DIP1 & !DIP2 & DIP3 & DIP4 & DIP5 & DIP6 & !DIP7
    # !DIP1 & DIP2 & !DIP3 & DIP4 & DIP5 & DIP6 & !DIP7
    # !DIP0 & DIP1 & DIP2 & DIP3 & !DIP4 & !DIP5 & DIP6
    # !DIP0 & DIP1 & DIP2 & DIP3 & !DIP4 & DIP5 & !DIP6
    # DIP0 & !DIP1 & !DIP2 & !DIP3 & DIP4 & DIP5 & DIP7
    # !DIP0 & DIP1 & !DIP2 & DIP3 & DIP4 & DIP6 & !DIP7
    # !DIP0 & DIP1 & !DIP3 & DIP4 & DIP5 & DIP6 & !DIP7
    # !DIP1 & DIP2 & DIP3 & DIP4 & !DIP5 & DIP6 & !DIP7
    # DIP0 & !DIP1 & DIP2 & DIP3 & DIP4 & !DIP6 & !DIP7
    # DIP0 & !DIP1 & !DIP2 & DIP3 & DIP4 & !DIP5 & DIP7
    # DIP0 & !DIP1 & DIP2 & !DIP3 & DIP4 & !DIP5 & DIP7
    # !DIP0 & DIP1 & !DIP2 & !DIP3 & DIP5 & DIP6 & DIP7
    # DIP0 & !DIP1 & !DIP2 & DIP3 & DIP5 & !DIP6 & DIP7
    # !DIP1 & DIP2 & !DIP3 & DIP4 & DIP5 & !DIP6 & DIP7
    # !DIP0 & DIP1 & DIP2 & DIP4 & !DIP5 & DIP6 & !DIP7
    # !DIP0 & DIP1 & DIP2 & DIP3 & DIP4 & !DIP6 & !DIP7
    # !DIP0 & DIP1 & !DIP2 & DIP3 & DIP4 & DIP5 & !DIP6
    # !DIP0 & DIP1 & DIP2 & !DIP3 & DIP4 & DIP5 & !DIP6
    # !DIP0 & !DIP2 & DIP3 & DIP4 & !DIP5 & DIP6 & DIP7
    # !DIP0 & DIP1 & !DIP3 & DIP4 & !DIP5 & DIP6 & DIP7
    # !DIP1 & DIP2 & DIP3 & DIP4 & !DIP5 & !DIP6 & DIP7
    # !DIP0 & DIP1 & DIP2 & DIP4 & !DIP5 & !DIP6 & DIP7
    # !DIP0 & !DIP1 & DIP2 & DIP3 & !DIP4 & DIP6 & DIP7
    # !DIP0 & !DIP1 & DIP2 & DIP3 & DIP4 & DIP5 & !DIP7
    # !DIP0 & !DIP1 & DIP2 & !DIP3 & DIP5 & DIP6 & DIP7
    # !DIP0 & !DIP1 & !DIP2 & DIP4 & DIP5 & DIP6 & DIP7
    # !DIP0 & !DIP1 & DIP2 & DIP4 & !DIP5 & DIP6 & DIP7
    # !DIP0 & !DIP1 & DIP3 & DIP4 & DIP5 & !DIP6 & DIP7
    # DIP0 & DIP1 & !DIP3 & !DIP4 & DIP5 & DIP6 & !DIP7
    # DIP0 & DIP1 & DIP3 & !DIP4 & !DIP5 & DIP6 & !DIP7
    # DIP0 & DIP1 & DIP2 & !DIP4 & !DIP5 & DIP6 & !DIP7
    # DIP0 & DIP1 & DIP3 & !DIP4 & DIP5 & !DIP6 & !DIP7
    # DIP0 & DIP1 & DIP2 & !DIP4 & DIP5 & !DIP6 & !DIP7
    # DIP0 & DIP1 & !DIP3 & !DIP4 & !DIP5 & DIP6 & DIP7
    # DIP0 & DIP1 & !DIP3 & !DIP4 & DIP5 & !DIP6 & DIP7
    # DIP0 & DIP1 & DIP2 & DIP3 & !DIP5 & !DIP6 & !DIP7
    # DIP0 & DIP1 & DIP3 & !DIP4 & !DIP5 & !DIP6 & DIP7
    # DIP0 & DIP1 & DIP2 & !DIP4 & !DIP5 & !DIP6 & DIP7
    # DIP0 & DIP1 & !DIP3 & DIP4 & !DIP5 & DIP6 & !DIP7
    # DIP0 & DIP1 & !DIP3 & DIP4 & DIP5 & !DIP6 & !DIP7
    # DIP0 & DIP1 & DIP2 & DIP4 & !DIP5 & !DIP6 & !DIP7
    # DIP0 & !DIP2 & DIP3 & !DIP4 & DIP5 & DIP6 & !DIP7
    # DIP0 & DIP1 & DIP2 & DIP3 & DIP4 & DIP5 & DIP6 & DIP7 ; (75 pterms, 8 signals)

<A name=83>SUM2.D</A> = !( <A href=#6>DIP0</A> & <A href=#7>DIP1</A> & <A href=#8>DIP2</A> & <A href=#9>DIP3</A> & <A href=#10>DIP4</A> & <A href=#11>DIP5</A> & <A href=#12>DIP6</A> & <A href=#13>DIP7</A>
    # !DIP2 & !DIP3 & !DIP4 & !DIP5 & !DIP6
    # !DIP1 & !DIP3 & !DIP4 & !DIP5 & !DIP6
    # !DIP0 & !DIP3 & !DIP4 & !DIP5 & !DIP6
    # !DIP1 & !DIP2 & !DIP4 & !DIP5 & !DIP6
    # !DIP0 & !DIP2 & !DIP4 & !DIP5 & !DIP6
    # !DIP0 & !DIP1 & !DIP4 & !DIP5 & !DIP6
    # !DIP1 & !DIP2 & !DIP3 & !DIP5 & !DIP6
    # !DIP0 & !DIP2 & !DIP3 & !DIP5 & !DIP6
    # !DIP0 & !DIP1 & !DIP3 & !DIP5 & !DIP6
    # !DIP0 & !DIP1 & !DIP2 & !DIP5 & !DIP6
    # !DIP1 & !DIP2 & !DIP3 & !DIP4 & !DIP6
    # !DIP0 & !DIP2 & !DIP3 & !DIP4 & !DIP6
    # !DIP0 & !DIP1 & !DIP3 & !DIP4 & !DIP6
    # !DIP0 & !DIP1 & !DIP2 & !DIP4 & !DIP6
    # !DIP0 & !DIP1 & !DIP2 & !DIP3 & !DIP6
    # !DIP1 & !DIP2 & !DIP3 & !DIP4 & !DIP5
    # !DIP0 & !DIP2 & !DIP3 & !DIP4 & !DIP5
    # !DIP0 & !DIP1 & !DIP3 & !DIP4 & !DIP5
    # !DIP0 & !DIP1 & !DIP2 & !DIP4 & !DIP5
    # !DIP0 & !DIP1 & !DIP2 & !DIP3 & !DIP5
    # !DIP0 & !DIP1 & !DIP2 & !DIP3 & !DIP4
    # !DIP3 & !DIP4 & !DIP5 & !DIP6 & !DIP7
    # !DIP2 & !DIP4 & !DIP5 & !DIP6 & !DIP7
    # !DIP1 & !DIP4 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP4 & !DIP5 & !DIP6 & !DIP7
    # !DIP2 & !DIP3 & !DIP5 & !DIP6 & !DIP7
    # !DIP1 & !DIP3 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP3 & !DIP5 & !DIP6 & !DIP7
    # !DIP1 & !DIP2 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP2 & !DIP5 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & !DIP5 & !DIP6 & !DIP7
    # !DIP2 & !DIP3 & !DIP4 & !DIP6 & !DIP7
    # !DIP1 & !DIP3 & !DIP4 & !DIP6 & !DIP7
    # !DIP0 & !DIP3 & !DIP4 & !DIP6 & !DIP7
    # !DIP1 & !DIP2 & !DIP4 & !DIP6 & !DIP7
    # !DIP0 & !DIP2 & !DIP4 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & !DIP4 & !DIP6 & !DIP7
    # !DIP1 & !DIP2 & !DIP3 & !DIP6 & !DIP7
    # !DIP0 & !DIP2 & !DIP3 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & !DIP3 & !DIP6 & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP6 & !DIP7
    # !DIP2 & !DIP3 & !DIP4 & !DIP5 & !DIP7
    # !DIP1 & !DIP3 & !DIP4 & !DIP5 & !DIP7
    # !DIP0 & !DIP3 & !DIP4 & !DIP5 & !DIP7
    # !DIP1 & !DIP2 & !DIP4 & !DIP5 & !DIP7
    # !DIP0 & !DIP2 & !DIP4 & !DIP5 & !DIP7
    # !DIP0 & !DIP1 & !DIP4 & !DIP5 & !DIP7
    # !DIP1 & !DIP2 & !DIP3 & !DIP5 & !DIP7
    # !DIP0 & !DIP2 & !DIP3 & !DIP5 & !DIP7
    # !DIP0 & !DIP1 & !DIP3 & !DIP5 & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP5 & !DIP7
    # !DIP1 & !DIP2 & !DIP3 & !DIP4 & !DIP7
    # !DIP0 & !DIP2 & !DIP3 & !DIP4 & !DIP7
    # !DIP0 & !DIP1 & !DIP3 & !DIP4 & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP4 & !DIP7
    # !DIP0 & !DIP1 & !DIP2 & !DIP3 & !DIP7 ) ; (57 pterms, 8 signals)
SUM2.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
SUM2.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=82>SUM3.D</A> = <A href=#6>DIP0</A> & <A href=#7>DIP1</A> & <A href=#8>DIP2</A> & <A href=#9>DIP3</A> & <A href=#10>DIP4</A> & <A href=#11>DIP5</A> & <A href=#12>DIP6</A> & <A href=#13>DIP7</A> ; (1 pterm, 8 signals)
SUM3.C = <A href=#79>S1BC.Q</A> ; (1 pterm, 1 signal)
SUM3.AR = !<A href=#17>S2_NO</A> ; (1 pterm, 1 signal)

<A name=101>_dup_osc_dis</A> = 0 ; (0 pterm, 0 signal)

<A name=76>osc_dis</A> = 0 ; (0 pterm, 0 signal)

<A name=80>timediv0.D</A> = !<A href=#80>timediv0.Q</A> ; (1 pterm, 1 signal)
timediv0.C = <A href=#78>tmr_out</A> ; (1 pterm, 1 signal)

<A name=81>timediv1.D</A> = !<A href=#81>timediv1.Q</A> ; (1 pterm, 1 signal)
timediv1.C = <A href=#80>timediv0.Q</A> ; (1 pterm, 1 signal)

<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>


