// Seed: 888834004
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  tri0  id_3
);
  wire id_5;
  module_0();
  wire id_6;
endmodule
module module_2 (
    input tri id_0,
    input tri1 id_1,
    output tri id_2,
    input supply1 id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    input wor id_7,
    input wire id_8,
    input tri1 id_9,
    output uwire id_10,
    input tri0 id_11,
    input tri1 id_12,
    output tri0 id_13,
    input tri0 id_14,
    output supply1 id_15,
    input tri0 id_16,
    input tri0 id_17,
    output uwire id_18,
    output wor id_19,
    input tri id_20,
    output tri id_21,
    input supply0 id_22,
    output uwire id_23,
    output wand id_24,
    output supply0 id_25,
    input supply0 id_26,
    output supply1 id_27,
    input supply0 id_28,
    input tri0 id_29,
    output tri id_30,
    output supply0 id_31,
    input tri0 id_32,
    input wor id_33,
    input wor id_34,
    input supply0 id_35,
    input wand id_36,
    input wand id_37,
    input tri0 id_38,
    input tri0 id_39,
    input wand id_40,
    input wand id_41,
    input tri0 id_42,
    input wire id_43,
    output supply0 id_44,
    output uwire id_45,
    output uwire id_46,
    output wire id_47,
    output wand id_48,
    input tri0 id_49
);
  wor id_51, id_52;
  assign id_2  = id_16;
  module_0();
  assign id_51 = 1;
  wire id_53;
endmodule
