#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan  6 14:27:55 2021
# Process ID: 12732
# Current directory: C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.runs/synth_1/main.vds
# Journal file: C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17808 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 847.789 ; gain = 235.113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/sources_1/new/main.vhd:21]
INFO: [Synth 8-226] default block is never used [C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/sources_1/new/main.vhd:78]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.runs/synth_1/.Xil/Vivado-12732-DESKTOP-RUQ5C3E/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'horizontalCounter' [C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/sources_1/new/horizontalCounter.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'horizontalCounter' (1#1) [C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/sources_1/new/horizontalCounter.vhd:17]
INFO: [Synth 8-638] synthesizing module 'verticalCounter' [C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/sources_1/new/verticalCounter.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'verticalCounter' (2#1) [C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/sources_1/new/verticalCounter.vhd:16]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.runs/synth_1/.Xil/Vivado-12732-DESKTOP-RUQ5C3E/realtime/blk_mem_gen_0_stub.vhdl:19]
WARNING: [Synth 8-6014] Unused sequential element tempCur_reg was removed.  [C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/sources_1/new/main.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element tempDreapta_reg was removed.  [C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/sources_1/new/main.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element tempStanga_reg was removed.  [C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/sources_1/new/main.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element tempSus_reg was removed.  [C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/sources_1/new/main.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element tempJos_reg was removed.  [C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/sources_1/new/main.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'main' (3#1) [C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/sources_1/new/main.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1112.914 ; gain = 500.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1112.914 ; gain = 500.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1112.914 ; gain = 500.238
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.471 . Memory (MB): peak = 1112.914 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memory'
Finished Parsing XDC File [c:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memory'
Parsing XDC File [c:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clockDivider'
Finished Parsing XDC File [c:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clockDivider'
Parsing XDC File [C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/constrs_1/new/constrangeri.xdc]
Finished Parsing XDC File [C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/constrs_1/new/constrangeri.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/constrs_1/new/constrangeri.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1214.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1214.293 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'memory' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1220.496 ; gain = 607.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1220.496 ; gain = 607.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  {c:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  {c:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for memory. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clockDivider. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1220.496 ; gain = 607.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1220.496 ; gain = 607.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |main__GB0     |           1|     38139|
|2     |main__GB1     |           1|     12540|
|3     |main__GB2     |           1|     15004|
|4     |main__GB3     |           1|     14530|
|5     |main__GB4     |           1|     20283|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 6     
	   6 Input      4 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1205  
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 605   
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 11    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 315   
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 6     
	   6 Input      4 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1205  
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 605   
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 11    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 315   
	   4 Input      1 Bit        Muxes := 2     
Module horizontalCounter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'pixelStanga_reg[0]' (FDE) to 'pixelStanga_reg[1]'
INFO: [Synth 8-3886] merging instance 'pixelDreapta_reg[0]' (FDE) to 'pixelDreapta_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelStanga_reg[1]' (FDE) to 'pixelStanga_reg[2]'
INFO: [Synth 8-3886] merging instance 'pixelDreapta_reg[1]' (FDE) to 'pixelDreapta_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelStanga_reg[2]' (FDE) to 'pixelStanga_reg[3]'
INFO: [Synth 8-3886] merging instance 'pixelDreapta_reg[2]' (FDE) to 'pixelDreapta_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelStanga_reg[3]' (FDE) to 'pixelStanga_reg[4]'
INFO: [Synth 8-3886] merging instance 'pixelDreapta_reg[3]' (FDE) to 'pixelDreapta_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelSus_reg[0]' (FDE) to 'pixelSus_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelJos_reg[0]' (FDE) to 'pixelJos_reg[1]'
INFO: [Synth 8-3886] merging instance 'pixelSus_reg[1]' (FDE) to 'pixelSus_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelJos_reg[1]' (FDE) to 'pixelJos_reg[2]'
INFO: [Synth 8-3886] merging instance 'pixelCurrent_reg[11]' (FDE) to 'pixelCurrent_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixelCurrent_reg[10]' (FDE) to 'pixelCurrent_reg[0]'
INFO: [Synth 8-3886] merging instance 'pixelCurrent_reg[0]' (FDE) to 'pixelCurrent_reg[9]'
INFO: [Synth 8-3886] merging instance 'pixelCurrent_reg[7]' (FDE) to 'pixelCurrent_reg[9]'
INFO: [Synth 8-3886] merging instance 'pixelCurrent_reg[6]' (FDE) to 'pixelCurrent_reg[9]'
INFO: [Synth 8-3886] merging instance 'pixelCurrent_reg[3]' (FDE) to 'pixelCurrent_reg[9]'
INFO: [Synth 8-3886] merging instance 'pixelCurrent_reg[2]' (FDE) to 'pixelCurrent_reg[9]'
INFO: [Synth 8-3886] merging instance 'pixelCurrent_reg[1]' (FDE) to 'pixelCurrent_reg[9]'
INFO: [Synth 8-3886] merging instance 'pixelJos_reg[3]' (FDE) to 'pixelJos_reg[2]'
INFO: [Synth 8-3886] merging instance 'pixelSus_reg[3]' (FDE) to 'pixelSus_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelSus_reg[2]' (FDE) to 'pixelSus_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelJos_reg[2]' (FDE) to 'pixelJos_reg[4]'
INFO: [Synth 8-3886] merging instance 'pixelStanga_reg[4]' (FDE) to 'pixelStanga_reg[5]'
INFO: [Synth 8-3886] merging instance 'pixelDreapta_reg[4]' (FDE) to 'pixelDreapta_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelStanga_reg[5]' (FDE) to 'pixelStanga_reg[6]'
INFO: [Synth 8-3886] merging instance 'pixelDreapta_reg[5]' (FDE) to 'pixelDreapta_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelStanga_reg[6]' (FDE) to 'pixelStanga_reg[7]'
INFO: [Synth 8-3886] merging instance 'pixelDreapta_reg[6]' (FDE) to 'pixelDreapta_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelStanga_reg[7]' (FDE) to 'pixelStanga_reg[8]'
INFO: [Synth 8-3886] merging instance 'pixelDreapta_reg[7]' (FDE) to 'pixelDreapta_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelSus_reg[4]' (FDE) to 'pixelSus_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelJos_reg[4]' (FDE) to 'pixelJos_reg[5]'
INFO: [Synth 8-3886] merging instance 'pixelSus_reg[5]' (FDE) to 'pixelSus_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelJos_reg[5]' (FDE) to 'pixelJos_reg[6]'
INFO: [Synth 8-3886] merging instance 'pixelCurrent_reg[4]' (FDE) to 'pixelCurrent_reg[9]'
INFO: [Synth 8-3886] merging instance 'pixelCurrent_reg[5]' (FDE) to 'pixelCurrent_reg[9]'
INFO: [Synth 8-3886] merging instance 'pixelJos_reg[7]' (FDE) to 'pixelJos_reg[6]'
INFO: [Synth 8-3886] merging instance 'pixelSus_reg[7]' (FDE) to 'pixelSus_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelSus_reg[6]' (FDE) to 'pixelSus_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelJos_reg[6]' (FDE) to 'pixelJos_reg[8]'
INFO: [Synth 8-3886] merging instance 'pixelStanga_reg[8]' (FDE) to 'pixelStanga_reg[9]'
INFO: [Synth 8-3886] merging instance 'pixelDreapta_reg[8]' (FDE) to 'pixelDreapta_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelStanga_reg[9]' (FDE) to 'pixelStanga_reg[10]'
INFO: [Synth 8-3886] merging instance 'pixelDreapta_reg[9]' (FDE) to 'pixelDreapta_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelStanga_reg[10]' (FDE) to 'pixelStanga_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelDreapta_reg[10]' (FDE) to 'pixelDreapta_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelSus_reg[8]' (FDE) to 'pixelSus_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelJos_reg[8]' (FDE) to 'pixelJos_reg[9]'
INFO: [Synth 8-3886] merging instance 'pixelSus_reg[9]' (FDE) to 'pixelSus_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelJos_reg[9]' (FDE) to 'pixelJos_reg[10]'
INFO: [Synth 8-3886] merging instance 'pixelCurrent_reg[8]' (FDE) to 'pixelCurrent_reg[9]'
INFO: [Synth 8-3886] merging instance 'pixelJos_reg[11]' (FDE) to 'pixelJos_reg[10]'
INFO: [Synth 8-3886] merging instance 'pixelSus_reg[11]' (FDE) to 'pixelSus_reg[10]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:25 . Memory (MB): peak = 1220.496 ; gain = 607.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |main__GB0     |           1|     24204|
|2     |main__GB1     |           1|      9405|
|3     |main__GB2     |           1|      6003|
|4     |main__GB3     |           1|      7733|
|5     |main__GB4     |           1|       980|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:34 . Memory (MB): peak = 1220.496 ; gain = 607.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |main__GB0     |           1|     24204|
|2     |main__GB1     |           1|      9405|
|3     |main__GB2     |           1|      6003|
|4     |main__GB3     |           1|      7733|
|5     |main__GB4     |           1|       980|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:51 . Memory (MB): peak = 1220.496 ; gain = 607.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |main__GB0     |           1|     13524|
|2     |main__GB1     |           1|      5644|
|3     |main__GB2     |           1|      4669|
|4     |main__GB3     |           1|      3100|
|5     |main__GB4     |           1|       619|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:02:01 . Memory (MB): peak = 1220.496 ; gain = 607.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:02:01 . Memory (MB): peak = 1220.496 ; gain = 607.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:02:02 . Memory (MB): peak = 1220.496 ; gain = 607.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_wiz_0     |     1|
|3     |CARRY4        |    57|
|4     |LUT1          |    13|
|5     |LUT2          |   585|
|6     |LUT3          |  7550|
|7     |LUT4          |    36|
|8     |LUT5          |   289|
|9     |LUT6          |  5417|
|10    |MUXF7         |  2059|
|11    |MUXF8         |   929|
|12    |FDRE          | 14614|
|13    |FDSE          |     4|
|14    |IBUF          |     4|
|15    |OBUF          |    14|
+------+--------------+------+

Report Instance Areas: 
+------+--------------------+------------------+------+
|      |Instance            |Module            |Cells |
+------+--------------------+------------------+------+
|1     |top                 |                  | 31597|
|2     |  verticalCounter   |verticalCounter   |    34|
|3     |  horizontalCounter |horizontalCounter |    38|
+------+--------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:02:02 . Memory (MB): peak = 1220.496 ; gain = 607.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:55 . Memory (MB): peak = 1220.496 ; gain = 500.238
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:02:03 . Memory (MB): peak = 1220.496 ; gain = 607.820
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.431 . Memory (MB): peak = 1220.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3045 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'main' is not ideal for floorplanning, since the cellview 'main' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1220.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:02:15 . Memory (MB): peak = 1220.496 ; gain = 881.855
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1220.496 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/borav/Desktop/An3/Semestrul 1/ssc/ProiectSSC/proiectSSC_v_3/proiectSSC_v_3.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan  6 14:30:18 2021...
