# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../xk265.ip_user_files/bd/fdma_mig_ddr/ip/fdma_mig_ddr_proc_sys_reset_0_0/sim/fdma_mig_ddr_proc_sys_reset_0_0.vhd" \

# Do not sort compile order
nosort
