

================================================================
== Vivado HLS Report for 'ChenIDct'
================================================================
* Date:           Wed May 16 16:12:34 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        chenIDCT
* Solution:       OPT
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|      2.62|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  584|  584|  584|  584|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.inp1_buf.x       |   65|   65|         3|          1|          1|    64|    yes   |
        |- memcpy.inp2_buf.y       |   65|   65|         3|          1|          1|    64|    yes   |
        |- Loop 3                  |  104|  104|        13|          -|          -|     8|    no    |
        |- Loop 4                  |   96|   96|        12|          -|          -|     8|    no    |
        |- memcpy.y.inp2_buf.gep   |   65|   65|         3|          1|          1|    64|    yes   |
        |- Loop 6                  |  152|  152|        76|          -|          -|     2|    no    |
        | + memcpy.inp3_buf.y      |   34|   34|         3|          1|          1|    32|    yes   |
        | + Loop 6.2               |    4|    4|         2|          -|          -|     2|    no    |
        | + memcpy.y.inp3_buf.gep  |   32|   32|         2|          1|          1|    32|    yes   |
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-2 : II = 1, D = 3, States = { 48 49 50 }
  Pipeline-3 : II = 1, D = 3, States = { 64 65 66 }
  Pipeline-4 : II = 1, D = 2, States = { 70 71 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond1)
	10  / (!exitcond1)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	22  / (exitcond2)
	20  / (!exitcond2)
20 --> 
	21  / true
21 --> 
	19  / true
22 --> 
	23  / true
23 --> 
	24  / (!exitcond9)
	36  / (exitcond9)
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	23  / true
36 --> 
	37  / (!exitcond8)
	48  / (exitcond8)
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	36  / true
48 --> 
	51  / (exitcond3)
	49  / (!exitcond3)
49 --> 
	50  / true
50 --> 
	48  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	73  / (exitcond7)
	64  / (!exitcond7)
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / (exitcond4)
	64  / (!exitcond4)
67 --> 
	68  / true
68 --> 
	69  / (!exitcond)
	70  / (exitcond)
69 --> 
	68  / true
70 --> 
	72  / (exitcond5)
	71  / (!exitcond5)
71 --> 
	70  / true
72 --> 
	63  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 

* FSM state operations: 

 <State 1> : 1.00ns
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%y_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %y)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (1.00ns)   --->   "%x_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %x)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%y3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %y_read, i32 2, i32 63)"
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_12 = zext i62 %y3 to i64"
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%BUS_SRC_DST_addr = getelementptr i32* %BUS_SRC_DST, i64 %tmp_12"
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%x1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %x_read, i32 2, i32 63)"
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_14 = zext i62 %x1 to i64"
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%BUS_SRC_DST_addr_1 = getelementptr i32* %BUS_SRC_DST, i64 %tmp_14"
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%inp1_buf = alloca [64 x i32], align 16" [../src/chenidct.c:126]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%inp2_buf = alloca [64 x i32], align 16" [../src/chenidct.c:127]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

 <State 2> : 2.62ns
ST_2 : Operation 87 [7/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr_1, i32 64)" [../src/chenidct.c:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 2.62ns
ST_3 : Operation 88 [6/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr_1, i32 64)" [../src/chenidct.c:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 2.62ns
ST_4 : Operation 89 [5/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr_1, i32 64)" [../src/chenidct.c:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 2.62ns
ST_5 : Operation 90 [4/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr_1, i32 64)" [../src/chenidct.c:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 2.62ns
ST_6 : Operation 91 [3/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr_1, i32 64)" [../src/chenidct.c:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 2.62ns
ST_7 : Operation 92 [2/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr_1, i32 64)" [../src/chenidct.c:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 2.62ns
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %BUS_SRC_DST), !map !277"
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @ChenIDct_str) nounwind"
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %BUS_SRC_DST, [6 x i8]* @p_str38, i32 0, i32 0, [1 x i8]* @p_str139, i32 0, i32 64, [12 x i8]* @p_str240, [6 x i8]* @p_str341, [1 x i8]* @p_str139, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str139, [1 x i8]* @p_str139)"
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %x, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str139, i32 0, i32 64, [1 x i8]* @bundle, [6 x i8]* @p_str341, [1 x i8]* @p_str139, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str139, [1 x i8]* @p_str139)"
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %y, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str139, i32 0, i32 64, [1 x i8]* @bundle4, [6 x i8]* @p_str341, [1 x i8]* @p_str139, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str139, [1 x i8]* @p_str139)"
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str442, i32 0, i32 0, [1 x i8]* @p_str139, i32 0, i32 0, [9 x i8]* @p_str543, [1 x i8]* @p_str139, [1 x i8]* @p_str139, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str139, [1 x i8]* @p_str139) nounwind" [../src/chenidct.c:117]
ST_8 : Operation 99 [1/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr_1, i32 64)" [../src/chenidct.c:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 100 [1/1] (0.65ns)   --->   "br label %burst.rd.header"

 <State 9> : 0.82ns
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%indvar = phi i7 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]"
ST_9 : Operation 102 [1/1] (0.81ns)   --->   "%exitcond1 = icmp eq i7 %indvar, -64"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.77ns)   --->   "%indvar_next = add i7 %indvar, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %burst.rd.header14.preheader, label %burst.rd.body"

 <State 10> : 2.62ns
ST_10 : Operation 105 [1/1] (2.62ns)   --->   "%BUS_SRC_DST_addr_1_r_1 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %BUS_SRC_DST_addr_1)" [../src/chenidct.c:132]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 1.24ns
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind"
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_inp1_buf_O) nounwind"
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%tmp = zext i7 %indvar to i64" [../src/chenidct.c:132]
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%inp1_buf_addr = getelementptr [64 x i32]* %inp1_buf, i64 0, i64 %tmp" [../src/chenidct.c:132]
ST_11 : Operation 112 [1/1] (1.23ns)   --->   "store i32 %BUS_SRC_DST_addr_1_r_1, i32* %inp1_buf_addr, align 4" [../src/chenidct.c:132]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind"
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "br label %burst.rd.header"

 <State 12> : 2.62ns
ST_12 : Operation 115 [7/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:133]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 2.62ns
ST_13 : Operation 116 [6/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:133]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 14> : 2.62ns
ST_14 : Operation 117 [5/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:133]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 2.62ns
ST_15 : Operation 118 [4/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:133]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 2.62ns
ST_16 : Operation 119 [3/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:133]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 2.62ns
ST_17 : Operation 120 [2/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:133]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 2.62ns
ST_18 : Operation 121 [1/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:133]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 122 [1/1] (0.65ns)   --->   "br label %burst.rd.header14"

 <State 19> : 0.82ns
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%indvar1 = phi i7 [ %indvar_next1, %burst.rd.body15 ], [ 0, %burst.rd.header14.preheader ]"
ST_19 : Operation 124 [1/1] (0.81ns)   --->   "%exitcond2 = icmp eq i7 %indvar1, -64"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 125 [1/1] (0.77ns)   --->   "%indvar_next1 = add i7 %indvar1, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %burst.rd.end13.preheader, label %burst.rd.body15"

 <State 20> : 2.62ns
ST_20 : Operation 127 [1/1] (2.62ns)   --->   "%BUS_SRC_DST_addr_rea = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:133]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 1.24ns
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind"
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_inp2_buf_O) nounwind"
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_1 = zext i7 %indvar1 to i64" [../src/chenidct.c:133]
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%inp2_buf_addr = getelementptr [64 x i32]* %inp2_buf, i64 0, i64 %tmp_1" [../src/chenidct.c:133]
ST_21 : Operation 134 [1/1] (1.23ns)   --->   "store i32 %BUS_SRC_DST_addr_rea, i32* %inp2_buf_addr, align 4" [../src/chenidct.c:133]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%burstread_rend22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind"
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "br label %burst.rd.header14"

 <State 22> : 0.66ns
ST_22 : Operation 137 [1/1] (0.65ns)   --->   "br label %burst.rd.end13" [../src/chenidct.c:139]

 <State 23> : 1.57ns
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "%i = phi i4 [ %i_3, %1 ], [ 0, %burst.rd.end13.preheader ]"
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "%i_cast1 = zext i4 %i to i6" [../src/chenidct.c:139]
ST_23 : Operation 140 [1/1] (0.72ns)   --->   "%exitcond9 = icmp eq i4 %i, -8" [../src/chenidct.c:139]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"
ST_23 : Operation 142 [1/1] (0.79ns)   --->   "%i_3 = add i4 %i, 1" [../src/chenidct.c:139]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader.preheader, label %1" [../src/chenidct.c:139]
ST_23 : Operation 144 [1/1] (0.33ns)   --->   "%tmp_4 = xor i4 %i, -8" [../src/chenidct.c:144]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_5 = zext i4 %tmp_4 to i64" [../src/chenidct.c:144]
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%inp1_buf_addr_2 = getelementptr inbounds [64 x i32]* %inp1_buf, i64 0, i64 %tmp_5" [../src/chenidct.c:144]
ST_23 : Operation 147 [2/2] (1.23ns)   --->   "%inp1_buf_load_1 = load i32* %inp1_buf_addr_2, align 4" [../src/chenidct.c:144]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_cast = sext i4 %tmp_4 to i5" [../src/chenidct.c:148]
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_3 = zext i5 %tmp_cast to i64" [../src/chenidct.c:148]
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%inp1_buf_addr_4 = getelementptr inbounds [64 x i32]* %inp1_buf, i64 0, i64 %tmp_3" [../src/chenidct.c:148]
ST_23 : Operation 151 [2/2] (1.23ns)   --->   "%inp1_buf_load_3 = load i32* %inp1_buf_addr_4, align 4" [../src/chenidct.c:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 152 [1/1] (0.65ns)   --->   "br label %.preheader" [../src/chenidct.c:212]

 <State 24> : 2.02ns
ST_24 : Operation 153 [1/2] (1.23ns)   --->   "%inp1_buf_load_1 = load i32* %inp1_buf_addr_2, align 4" [../src/chenidct.c:144]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 154 [1/2] (1.23ns)   --->   "%inp1_buf_load_3 = load i32* %inp1_buf_addr_4, align 4" [../src/chenidct.c:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 155 [1/1] (0.78ns)   --->   "%tmp_s = add i6 -24, %i_cast1" [../src/chenidct.c:152]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_10 = zext i6 %tmp_s to i64" [../src/chenidct.c:152]
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%inp1_buf_addr_6 = getelementptr inbounds [64 x i32]* %inp1_buf, i64 0, i64 %tmp_10" [../src/chenidct.c:152]
ST_24 : Operation 158 [2/2] (1.23ns)   --->   "%inp1_buf_load_5 = load i32* %inp1_buf_addr_6, align 4" [../src/chenidct.c:152]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i4 %tmp_4 to i6" [../src/chenidct.c:156]
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_13 = zext i6 %tmp_14_cast to i64" [../src/chenidct.c:156]
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%inp1_buf_addr_8 = getelementptr inbounds [64 x i32]* %inp1_buf, i64 0, i64 %tmp_13" [../src/chenidct.c:156]
ST_24 : Operation 162 [2/2] (1.23ns)   --->   "%inp1_buf_load_7 = load i32* %inp1_buf_addr_8, align 4" [../src/chenidct.c:156]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

 <State 25> : 1.24ns
ST_25 : Operation 163 [1/2] (1.23ns)   --->   "%inp1_buf_load_5 = load i32* %inp1_buf_addr_6, align 4" [../src/chenidct.c:152]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 164 [1/2] (1.23ns)   --->   "%inp1_buf_load_7 = load i32* %inp1_buf_addr_8, align 4" [../src/chenidct.c:156]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

 <State 26> : 2.37ns
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_2 = zext i4 %i to i64" [../src/chenidct.c:142]
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%inp1_buf_addr_1 = getelementptr inbounds [64 x i32]* %inp1_buf, i64 0, i64 %tmp_2" [../src/chenidct.c:142]
ST_26 : Operation 167 [2/2] (1.23ns)   --->   "%inp1_buf_load = load i32* %inp1_buf_addr_1, align 4" [../src/chenidct.c:142]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%a0 = shl i32 %inp1_buf_load_1, 2" [../src/chenidct.c:144]
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 true, i4 %i)" [../src/chenidct.c:146]
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_8 = zext i5 %tmp_6 to i64" [../src/chenidct.c:146]
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%inp1_buf_addr_3 = getelementptr inbounds [64 x i32]* %inp1_buf, i64 0, i64 %tmp_8" [../src/chenidct.c:146]
ST_26 : Operation 172 [2/2] (1.23ns)   --->   "%inp1_buf_load_2 = load i32* %inp1_buf_addr_3, align 4" [../src/chenidct.c:146]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%a1 = shl i32 %inp1_buf_load_3, 2" [../src/chenidct.c:148]
ST_26 : Operation 174 [1/1] (0.00ns)   --->   "%a2 = shl i32 %inp1_buf_load_5, 2" [../src/chenidct.c:152]
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "%a3 = shl i32 %inp1_buf_load_7, 2" [../src/chenidct.c:156]
ST_26 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_16_cast1 = sext i32 %a0 to i41" [../src/chenidct.c:162]
ST_26 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i32 %a0 to i40" [../src/chenidct.c:162]
ST_26 : Operation 178 [2/2] (2.36ns)   --->   "%tmp_15 = mul i40 100, %tmp_16_cast" [../src/chenidct.c:162]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_18_cast1 = sext i32 %a3 to i40" [../src/chenidct.c:162]
ST_26 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_18_cast = sext i32 %a3 to i41" [../src/chenidct.c:162]
ST_26 : Operation 181 [2/2] (2.36ns)   --->   "%tmp_16 = mul i41 -502, %tmp_18_cast" [../src/chenidct.c:162]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i32 %a2 to i41" [../src/chenidct.c:163]
ST_26 : Operation 183 [2/2] (2.36ns)   --->   "%tmp_18 = mul i41 426, %tmp_22_cast" [../src/chenidct.c:163]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_24_cast = sext i32 %a1 to i41" [../src/chenidct.c:163]
ST_26 : Operation 185 [2/2] (2.36ns)   --->   "%tmp_19 = mul i41 -284, %tmp_24_cast" [../src/chenidct.c:163]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 186 [2/2] (2.36ns)   --->   "%tmp_21 = mul i41 426, %tmp_24_cast" [../src/chenidct.c:164]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 187 [2/2] (2.36ns)   --->   "%tmp_22 = mul i41 284, %tmp_22_cast" [../src/chenidct.c:164]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 188 [2/2] (2.36ns)   --->   "%tmp_24 = mul i41 502, %tmp_16_cast1" [../src/chenidct.c:165]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 189 [2/2] (2.36ns)   --->   "%tmp_25 = mul i40 100, %tmp_18_cast1" [../src/chenidct.c:165]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 2.37ns
ST_27 : Operation 190 [1/2] (1.23ns)   --->   "%inp1_buf_load = load i32* %inp1_buf_addr_1, align 4" [../src/chenidct.c:142]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 191 [1/2] (1.23ns)   --->   "%inp1_buf_load_2 = load i32* %inp1_buf_addr_3, align 4" [../src/chenidct.c:146]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 -2, i4 %i)" [../src/chenidct.c:150]
ST_27 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_9 = zext i6 %tmp_7 to i64" [../src/chenidct.c:150]
ST_27 : Operation 194 [1/1] (0.00ns)   --->   "%inp1_buf_addr_5 = getelementptr inbounds [64 x i32]* %inp1_buf, i64 0, i64 %tmp_9" [../src/chenidct.c:150]
ST_27 : Operation 195 [2/2] (1.23ns)   --->   "%inp1_buf_load_4 = load i32* %inp1_buf_addr_5, align 4" [../src/chenidct.c:150]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i5 %tmp_6 to i6" [../src/chenidct.c:154]
ST_27 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_11 = zext i6 %tmp_12_cast to i64" [../src/chenidct.c:154]
ST_27 : Operation 198 [1/1] (0.00ns)   --->   "%inp1_buf_addr_7 = getelementptr inbounds [64 x i32]* %inp1_buf, i64 0, i64 %tmp_11" [../src/chenidct.c:154]
ST_27 : Operation 199 [2/2] (1.23ns)   --->   "%inp1_buf_load_6 = load i32* %inp1_buf_addr_7, align 4" [../src/chenidct.c:154]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 200 [1/2] (2.36ns)   --->   "%tmp_15 = mul i40 100, %tmp_16_cast" [../src/chenidct.c:162]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 201 [1/2] (2.36ns)   --->   "%tmp_16 = mul i41 -502, %tmp_18_cast" [../src/chenidct.c:162]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 202 [1/2] (2.36ns)   --->   "%tmp_18 = mul i41 426, %tmp_22_cast" [../src/chenidct.c:163]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 203 [1/2] (2.36ns)   --->   "%tmp_19 = mul i41 -284, %tmp_24_cast" [../src/chenidct.c:163]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 204 [1/2] (2.36ns)   --->   "%tmp_21 = mul i41 426, %tmp_24_cast" [../src/chenidct.c:164]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 205 [1/2] (2.36ns)   --->   "%tmp_22 = mul i41 284, %tmp_22_cast" [../src/chenidct.c:164]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 206 [1/2] (2.36ns)   --->   "%tmp_24 = mul i41 502, %tmp_16_cast1" [../src/chenidct.c:165]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 207 [1/2] (2.36ns)   --->   "%tmp_25 = mul i40 100, %tmp_18_cast1" [../src/chenidct.c:165]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 2.25ns
ST_28 : Operation 208 [1/1] (0.00ns)   --->   "%b0 = shl i32 %inp1_buf_load, 2" [../src/chenidct.c:142]
ST_28 : Operation 209 [1/2] (1.23ns)   --->   "%inp1_buf_load_4 = load i32* %inp1_buf_addr_5, align 4" [../src/chenidct.c:150]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 210 [1/1] (0.00ns)   --->   "%b1 = shl i32 %inp1_buf_load_4, 2" [../src/chenidct.c:150]
ST_28 : Operation 211 [1/2] (1.23ns)   --->   "%inp1_buf_load_6 = load i32* %inp1_buf_addr_7, align 4" [../src/chenidct.c:154]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_17_cast = sext i40 %tmp_15 to i41" [../src/chenidct.c:162]
ST_28 : Operation 213 [1/1] (1.04ns)   --->   "%tmp_17 = add i41 %tmp_16, %tmp_17_cast" [../src/chenidct.c:162]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 214 [1/1] (0.00ns)   --->   "%c0 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_17, i32 9, i32 40)" [../src/chenidct.c:162]
ST_28 : Operation 215 [1/1] (1.04ns)   --->   "%tmp_20 = add i41 %tmp_18, %tmp_19" [../src/chenidct.c:163]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 216 [1/1] (0.00ns)   --->   "%c1 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_20, i32 9, i32 40)" [../src/chenidct.c:163]
ST_28 : Operation 217 [1/1] (1.04ns)   --->   "%tmp_23 = add i41 %tmp_22, %tmp_21" [../src/chenidct.c:164]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 218 [1/1] (0.00ns)   --->   "%c2 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_23, i32 9, i32 40)" [../src/chenidct.c:164]
ST_28 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_33_cast = sext i40 %tmp_25 to i41" [../src/chenidct.c:165]
ST_28 : Operation 220 [1/1] (1.04ns)   --->   "%tmp_26 = add i41 %tmp_33_cast, %tmp_24" [../src/chenidct.c:165]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 221 [1/1] (0.00ns)   --->   "%c3 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_26, i32 9, i32 40)" [../src/chenidct.c:165]
ST_28 : Operation 222 [1/1] (1.01ns)   --->   "%tmp_27 = add nsw i32 %b1, %b0" [../src/chenidct.c:169]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 223 [1/1] (1.01ns)   --->   "%tmp_29 = sub nsw i32 %b0, %b1" [../src/chenidct.c:170]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 2.37ns
ST_29 : Operation 224 [1/1] (0.00ns)   --->   "%b2 = shl i32 %inp1_buf_load_2, 2" [../src/chenidct.c:146]
ST_29 : Operation 225 [1/1] (0.00ns)   --->   "%b3 = shl i32 %inp1_buf_load_6, 2" [../src/chenidct.c:154]
ST_29 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_41_cast = sext i32 %tmp_29 to i41" [../src/chenidct.c:170]
ST_29 : Operation 227 [2/2] (2.36ns)   --->   "%tmp_30 = mul i41 362, %tmp_41_cast" [../src/chenidct.c:170]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_44_cast = sext i32 %b2 to i41" [../src/chenidct.c:172]
ST_29 : Operation 229 [2/2] (2.36ns)   --->   "%tmp_31 = mul i41 196, %tmp_44_cast" [../src/chenidct.c:172]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_46_cast = sext i32 %b3 to i41" [../src/chenidct.c:172]
ST_29 : Operation 231 [2/2] (2.36ns)   --->   "%tmp_32 = mul i41 -473, %tmp_46_cast" [../src/chenidct.c:172]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 232 [2/2] (2.36ns)   --->   "%tmp_34 = mul i41 473, %tmp_44_cast" [../src/chenidct.c:173]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 233 [2/2] (2.36ns)   --->   "%tmp_35 = mul i41 196, %tmp_46_cast" [../src/chenidct.c:173]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 234 [1/1] (1.01ns)   --->   "%a0_6 = add nsw i32 %c0, %c1" [../src/chenidct.c:182]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 235 [1/1] (1.01ns)   --->   "%a1_2 = sub nsw i32 %c0, %c1" [../src/chenidct.c:183]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 236 [1/1] (1.01ns)   --->   "%a2_2 = sub nsw i32 %c3, %c2" [../src/chenidct.c:184]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 237 [1/1] (1.01ns)   --->   "%a3_6 = add nsw i32 %c3, %c2" [../src/chenidct.c:185]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 238 [1/1] (1.01ns)   --->   "%tmp_37 = sub nsw i32 %a2_2, %a1_2" [../src/chenidct.c:188]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 239 [1/1] (1.01ns)   --->   "%tmp_39 = add nsw i32 %a2_2, %a1_2" [../src/chenidct.c:189]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 2.37ns
ST_30 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_37_cast = sext i32 %tmp_27 to i41" [../src/chenidct.c:169]
ST_30 : Operation 241 [2/2] (2.36ns)   --->   "%tmp_28 = mul i41 362, %tmp_37_cast" [../src/chenidct.c:169]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 242 [1/2] (2.36ns)   --->   "%tmp_30 = mul i41 362, %tmp_41_cast" [../src/chenidct.c:170]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 243 [1/1] (0.00ns)   --->   "%a1_1 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_30, i32 9, i32 40)" [../src/chenidct.c:170]
ST_30 : Operation 244 [1/2] (2.36ns)   --->   "%tmp_31 = mul i41 196, %tmp_44_cast" [../src/chenidct.c:172]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 245 [1/2] (2.36ns)   --->   "%tmp_32 = mul i41 -473, %tmp_46_cast" [../src/chenidct.c:172]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 246 [1/2] (2.36ns)   --->   "%tmp_34 = mul i41 473, %tmp_44_cast" [../src/chenidct.c:173]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 247 [1/2] (2.36ns)   --->   "%tmp_35 = mul i41 196, %tmp_46_cast" [../src/chenidct.c:173]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_55_cast = sext i32 %tmp_37 to i41" [../src/chenidct.c:188]
ST_30 : Operation 249 [2/2] (2.36ns)   --->   "%tmp_38 = mul i41 362, %tmp_55_cast" [../src/chenidct.c:188]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_59_cast = sext i32 %tmp_39 to i41" [../src/chenidct.c:189]
ST_30 : Operation 251 [2/2] (2.36ns)   --->   "%tmp_40 = mul i41 362, %tmp_59_cast" [../src/chenidct.c:189]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 2.37ns
ST_31 : Operation 252 [1/2] (2.36ns)   --->   "%tmp_28 = mul i41 362, %tmp_37_cast" [../src/chenidct.c:169]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 253 [1/1] (0.00ns)   --->   "%a0_1 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_28, i32 9, i32 40)" [../src/chenidct.c:169]
ST_31 : Operation 254 [1/1] (1.04ns)   --->   "%tmp_33 = add i41 %tmp_32, %tmp_31" [../src/chenidct.c:172]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 255 [1/1] (0.00ns)   --->   "%a2_1 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_33, i32 9, i32 40)" [../src/chenidct.c:172]
ST_31 : Operation 256 [1/1] (1.04ns)   --->   "%tmp_36 = add i41 %tmp_35, %tmp_34" [../src/chenidct.c:173]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 257 [1/1] (0.00ns)   --->   "%a3_1 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_36, i32 9, i32 40)" [../src/chenidct.c:173]
ST_31 : Operation 258 [1/1] (1.01ns)   --->   "%b1_1 = add nsw i32 %a2_1, %a1_1" [../src/chenidct.c:176]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 259 [1/1] (1.01ns)   --->   "%b2_1 = sub nsw i32 %a1_1, %a2_1" [../src/chenidct.c:177]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 260 [1/2] (2.36ns)   --->   "%tmp_38 = mul i41 362, %tmp_55_cast" [../src/chenidct.c:188]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 261 [1/1] (0.00ns)   --->   "%c1_1 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_38, i32 9, i32 40)" [../src/chenidct.c:188]
ST_31 : Operation 262 [1/2] (2.36ns)   --->   "%tmp_40 = mul i41 362, %tmp_59_cast" [../src/chenidct.c:189]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 263 [1/1] (0.00ns)   --->   "%c2_1 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_40, i32 9, i32 40)" [../src/chenidct.c:189]

 <State 32> : 2.25ns
ST_32 : Operation 264 [1/1] (1.01ns)   --->   "%b0_1 = add nsw i32 %a3_1, %a0_1" [../src/chenidct.c:175]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 265 [1/1] (1.01ns)   --->   "%b3_1 = sub nsw i32 %a0_1, %a3_1" [../src/chenidct.c:178]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 266 [1/1] (1.01ns)   --->   "%tmp_42 = add nsw i32 %c2_1, %b1_1" [../src/chenidct.c:195]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 267 [1/1] (0.00ns)   --->   "%inp2_buf_addr_2 = getelementptr inbounds [64 x i32]* %inp2_buf, i64 0, i64 %tmp_5" [../src/chenidct.c:195]
ST_32 : Operation 268 [1/1] (1.23ns)   --->   "store i32 %tmp_42, i32* %inp2_buf_addr_2, align 4" [../src/chenidct.c:195]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 269 [1/1] (1.01ns)   --->   "%tmp_43 = add nsw i32 %c1_1, %b2_1" [../src/chenidct.c:197]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 270 [1/1] (0.00ns)   --->   "%inp2_buf_addr_3 = getelementptr inbounds [64 x i32]* %inp2_buf, i64 0, i64 %tmp_8" [../src/chenidct.c:197]
ST_32 : Operation 271 [1/1] (1.23ns)   --->   "store i32 %tmp_43, i32* %inp2_buf_addr_3, align 4" [../src/chenidct.c:197]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 272 [1/1] (1.01ns)   --->   "%tmp_46 = sub nsw i32 %b2_1, %c1_1" [../src/chenidct.c:203]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 273 [1/1] (1.01ns)   --->   "%tmp_47 = sub nsw i32 %b1_1, %c2_1" [../src/chenidct.c:205]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 2.25ns
ST_33 : Operation 274 [1/1] (1.01ns)   --->   "%tmp_41 = add nsw i32 %a3_6, %b0_1" [../src/chenidct.c:193]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 275 [1/1] (0.00ns)   --->   "%inp2_buf_addr_1 = getelementptr inbounds [64 x i32]* %inp2_buf, i64 0, i64 %tmp_2" [../src/chenidct.c:193]
ST_33 : Operation 276 [1/1] (1.23ns)   --->   "store i32 %tmp_41, i32* %inp2_buf_addr_1, align 4" [../src/chenidct.c:193]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 277 [1/1] (1.01ns)   --->   "%tmp_44 = add nsw i32 %a0_6, %b3_1" [../src/chenidct.c:199]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 278 [1/1] (0.00ns)   --->   "%inp2_buf_addr_4 = getelementptr inbounds [64 x i32]* %inp2_buf, i64 0, i64 %tmp_3" [../src/chenidct.c:199]
ST_33 : Operation 279 [1/1] (1.23ns)   --->   "store i32 %tmp_44, i32* %inp2_buf_addr_4, align 4" [../src/chenidct.c:199]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 280 [1/1] (1.01ns)   --->   "%tmp_45 = sub nsw i32 %b3_1, %a0_6" [../src/chenidct.c:201]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 281 [1/1] (1.01ns)   --->   "%tmp_48 = sub nsw i32 %b0_1, %a3_6" [../src/chenidct.c:207]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 1.24ns
ST_34 : Operation 282 [1/1] (0.00ns)   --->   "%inp2_buf_addr_5 = getelementptr inbounds [64 x i32]* %inp2_buf, i64 0, i64 %tmp_9" [../src/chenidct.c:201]
ST_34 : Operation 283 [1/1] (1.23ns)   --->   "store i32 %tmp_45, i32* %inp2_buf_addr_5, align 4" [../src/chenidct.c:201]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 284 [1/1] (0.00ns)   --->   "%inp2_buf_addr_6 = getelementptr inbounds [64 x i32]* %inp2_buf, i64 0, i64 %tmp_10" [../src/chenidct.c:203]
ST_34 : Operation 285 [1/1] (1.23ns)   --->   "store i32 %tmp_46, i32* %inp2_buf_addr_6, align 4" [../src/chenidct.c:203]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

 <State 35> : 1.24ns
ST_35 : Operation 286 [1/1] (0.00ns)   --->   "%inp2_buf_addr_7 = getelementptr inbounds [64 x i32]* %inp2_buf, i64 0, i64 %tmp_11" [../src/chenidct.c:205]
ST_35 : Operation 287 [1/1] (1.23ns)   --->   "store i32 %tmp_47, i32* %inp2_buf_addr_7, align 4" [../src/chenidct.c:205]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 288 [1/1] (0.00ns)   --->   "%inp2_buf_addr_8 = getelementptr inbounds [64 x i32]* %inp2_buf, i64 0, i64 %tmp_13" [../src/chenidct.c:207]
ST_35 : Operation 289 [1/1] (1.23ns)   --->   "store i32 %tmp_48, i32* %inp2_buf_addr_8, align 4" [../src/chenidct.c:207]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 290 [1/1] (0.00ns)   --->   "br label %burst.rd.end13" [../src/chenidct.c:139]

 <State 36> : 2.62ns
ST_36 : Operation 291 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ %i_4, %2 ], [ 0, %.preheader.preheader ]"
ST_36 : Operation 292 [1/1] (0.72ns)   --->   "%exitcond8 = icmp eq i4 %i_1, -8" [../src/chenidct.c:212]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 293 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"
ST_36 : Operation 294 [1/1] (0.79ns)   --->   "%i_4 = add i4 %i_1, 1" [../src/chenidct.c:212]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 295 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %burst.wr.header.preheader, label %2" [../src/chenidct.c:212]
ST_36 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i4 %i_1 to i3" [../src/chenidct.c:212]
ST_36 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_50 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_49, i3 0)" [../src/chenidct.c:214]
ST_36 : Operation 298 [1/1] (0.00ns)   --->   "%aptr_assign_15_sum1 = or i6 %tmp_50, 1" [../src/chenidct.c:215]
ST_36 : Operation 299 [1/1] (0.00ns)   --->   "%aptr_assign_15_sum1_1 = zext i6 %aptr_assign_15_sum1 to i64" [../src/chenidct.c:215]
ST_36 : Operation 300 [1/1] (0.00ns)   --->   "%aptr_1 = getelementptr inbounds [64 x i32]* %inp2_buf, i64 0, i64 %aptr_assign_15_sum1_1" [../src/chenidct.c:215]
ST_36 : Operation 301 [2/2] (1.23ns)   --->   "%a0_3 = load i32* %aptr_1, align 4" [../src/chenidct.c:216]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 302 [1/1] (0.00ns)   --->   "%aptr_assign_13_sum2 = or i6 %tmp_50, 3" [../src/chenidct.c:217]
ST_36 : Operation 303 [1/1] (0.00ns)   --->   "%aptr_assign_13_sum2_1 = zext i6 %aptr_assign_13_sum2 to i64" [../src/chenidct.c:217]
ST_36 : Operation 304 [1/1] (0.00ns)   --->   "%aptr_3 = getelementptr inbounds [64 x i32]* %inp2_buf, i64 0, i64 %aptr_assign_13_sum2_1" [../src/chenidct.c:217]
ST_36 : Operation 305 [2/2] (1.23ns)   --->   "%a1_3 = load i32* %aptr_3, align 4" [../src/chenidct.c:218]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 306 [1/1] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_s = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:272]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 307 [1/1] (0.65ns)   --->   "br label %burst.wr.header"

 <State 37> : 2.02ns
ST_37 : Operation 308 [1/2] (1.23ns)   --->   "%a0_3 = load i32* %aptr_1, align 4" [../src/chenidct.c:216]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 309 [1/1] (0.00ns)   --->   "%aptr_assign_13_sum2_s = zext i6 %aptr_assign_13_sum2 to i7" [../src/chenidct.c:217]
ST_37 : Operation 310 [1/2] (1.23ns)   --->   "%a1_3 = load i32* %aptr_3, align 4" [../src/chenidct.c:218]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 311 [1/1] (0.78ns)   --->   "%aptr_assign_11_sum = add i7 2, %aptr_assign_13_sum2_s" [../src/chenidct.c:219]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 312 [1/1] (0.00ns)   --->   "%aptr_assign_11_sum_c = zext i7 %aptr_assign_11_sum to i64" [../src/chenidct.c:219]
ST_37 : Operation 313 [1/1] (0.00ns)   --->   "%aptr_5 = getelementptr inbounds [64 x i32]* %inp2_buf, i64 0, i64 %aptr_assign_11_sum_c" [../src/chenidct.c:219]
ST_37 : Operation 314 [2/2] (1.23ns)   --->   "%a2_3 = load i32* %aptr_5, align 4" [../src/chenidct.c:220]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 315 [1/1] (0.00ns)   --->   "%aptr_assign_9_sum3 = or i6 %tmp_50, 7" [../src/chenidct.c:221]
ST_37 : Operation 316 [1/1] (0.00ns)   --->   "%aptr_assign_9_sum3_c = zext i6 %aptr_assign_9_sum3 to i64" [../src/chenidct.c:221]
ST_37 : Operation 317 [1/1] (0.00ns)   --->   "%aptr_7 = getelementptr inbounds [64 x i32]* %inp2_buf, i64 0, i64 %aptr_assign_9_sum3_c" [../src/chenidct.c:221]
ST_37 : Operation 318 [2/2] (1.23ns)   --->   "%a3_3 = load i32* %aptr_7, align 4" [../src/chenidct.c:222]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

 <State 38> : 2.02ns
ST_38 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_51 = zext i6 %tmp_50 to i64" [../src/chenidct.c:214]
ST_38 : Operation 320 [1/1] (0.00ns)   --->   "%aptr = getelementptr inbounds [64 x i32]* %inp2_buf, i64 0, i64 %tmp_51" [../src/chenidct.c:214]
ST_38 : Operation 321 [1/1] (0.00ns)   --->   "%aptr_assign_15_sum1_s = zext i6 %aptr_assign_15_sum1 to i7" [../src/chenidct.c:215]
ST_38 : Operation 322 [2/2] (1.23ns)   --->   "%b0_2 = load i32* %aptr, align 16" [../src/chenidct.c:215]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 323 [1/1] (0.78ns)   --->   "%aptr_assign_14_sum = add i7 1, %aptr_assign_15_sum1_s" [../src/chenidct.c:216]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 324 [1/1] (0.00ns)   --->   "%aptr_assign_14_sum_c = zext i7 %aptr_assign_14_sum to i64" [../src/chenidct.c:216]
ST_38 : Operation 325 [1/1] (0.00ns)   --->   "%aptr_2 = getelementptr inbounds [64 x i32]* %inp2_buf, i64 0, i64 %aptr_assign_14_sum_c" [../src/chenidct.c:216]
ST_38 : Operation 326 [2/2] (1.23ns)   --->   "%b2_2 = load i32* %aptr_2, align 4" [../src/chenidct.c:217]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 327 [1/2] (1.23ns)   --->   "%a2_3 = load i32* %aptr_5, align 4" [../src/chenidct.c:220]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 328 [1/2] (1.23ns)   --->   "%a3_3 = load i32* %aptr_7, align 4" [../src/chenidct.c:222]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

 <State 39> : 2.02ns
ST_39 : Operation 329 [1/2] (1.23ns)   --->   "%b0_2 = load i32* %aptr, align 16" [../src/chenidct.c:215]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 330 [1/2] (1.23ns)   --->   "%b2_2 = load i32* %aptr_2, align 4" [../src/chenidct.c:217]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 331 [1/1] (0.78ns)   --->   "%aptr_assign_12_sum = add i7 1, %aptr_assign_13_sum2_s" [../src/chenidct.c:218]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 332 [1/1] (0.00ns)   --->   "%aptr_assign_12_sum_c = zext i7 %aptr_assign_12_sum to i64" [../src/chenidct.c:218]
ST_39 : Operation 333 [1/1] (0.00ns)   --->   "%aptr_4 = getelementptr inbounds [64 x i32]* %inp2_buf, i64 0, i64 %aptr_assign_12_sum_c" [../src/chenidct.c:218]
ST_39 : Operation 334 [2/2] (1.23ns)   --->   "%b1_2 = load i32* %aptr_4, align 4" [../src/chenidct.c:219]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 335 [1/1] (0.78ns)   --->   "%aptr_assign_10_sum = add i7 3, %aptr_assign_13_sum2_s" [../src/chenidct.c:220]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 336 [1/1] (0.00ns)   --->   "%aptr_assign_10_sum_c = zext i7 %aptr_assign_10_sum to i64" [../src/chenidct.c:220]
ST_39 : Operation 337 [1/1] (0.00ns)   --->   "%aptr_6 = getelementptr inbounds [64 x i32]* %inp2_buf, i64 0, i64 %aptr_assign_10_sum_c" [../src/chenidct.c:220]
ST_39 : Operation 338 [2/2] (1.23ns)   --->   "%b3_2 = load i32* %aptr_6, align 4" [../src/chenidct.c:221]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

 <State 40> : 2.37ns
ST_40 : Operation 339 [1/2] (1.23ns)   --->   "%b1_2 = load i32* %aptr_4, align 4" [../src/chenidct.c:219]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 340 [1/2] (1.23ns)   --->   "%b3_2 = load i32* %aptr_6, align 4" [../src/chenidct.c:221]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_72_cast1 = sext i32 %a0_3 to i41" [../src/chenidct.c:229]
ST_40 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_72_cast = sext i32 %a0_3 to i40" [../src/chenidct.c:229]
ST_40 : Operation 343 [2/2] (2.36ns)   --->   "%tmp_52 = mul i40 100, %tmp_72_cast" [../src/chenidct.c:229]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_74_cast1 = sext i32 %a3_3 to i40" [../src/chenidct.c:229]
ST_40 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_74_cast = sext i32 %a3_3 to i41" [../src/chenidct.c:229]
ST_40 : Operation 346 [2/2] (2.36ns)   --->   "%tmp_53 = mul i41 -502, %tmp_74_cast" [../src/chenidct.c:229]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_78_cast = sext i32 %a2_3 to i41" [../src/chenidct.c:230]
ST_40 : Operation 348 [2/2] (2.36ns)   --->   "%tmp_55 = mul i41 426, %tmp_78_cast" [../src/chenidct.c:230]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_80_cast = sext i32 %a1_3 to i41" [../src/chenidct.c:230]
ST_40 : Operation 350 [2/2] (2.36ns)   --->   "%tmp_56 = mul i41 -284, %tmp_80_cast" [../src/chenidct.c:230]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 351 [2/2] (2.36ns)   --->   "%tmp_58 = mul i41 426, %tmp_80_cast" [../src/chenidct.c:231]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 352 [2/2] (2.36ns)   --->   "%tmp_59 = mul i41 284, %tmp_78_cast" [../src/chenidct.c:231]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 353 [2/2] (2.36ns)   --->   "%tmp_61 = mul i41 502, %tmp_72_cast1" [../src/chenidct.c:232]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 354 [2/2] (2.36ns)   --->   "%tmp_62 = mul i40 100, %tmp_74_cast1" [../src/chenidct.c:232]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 355 [1/1] (1.01ns)   --->   "%tmp_64 = add nsw i32 %b1_2, %b0_2" [../src/chenidct.c:236]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 356 [1/1] (1.01ns)   --->   "%tmp_66 = sub nsw i32 %b0_2, %b1_2" [../src/chenidct.c:237]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 2.37ns
ST_41 : Operation 357 [1/2] (2.36ns)   --->   "%tmp_52 = mul i40 100, %tmp_72_cast" [../src/chenidct.c:229]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 358 [1/2] (2.36ns)   --->   "%tmp_53 = mul i41 -502, %tmp_74_cast" [../src/chenidct.c:229]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 359 [1/2] (2.36ns)   --->   "%tmp_55 = mul i41 426, %tmp_78_cast" [../src/chenidct.c:230]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 360 [1/2] (2.36ns)   --->   "%tmp_56 = mul i41 -284, %tmp_80_cast" [../src/chenidct.c:230]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 361 [1/2] (2.36ns)   --->   "%tmp_58 = mul i41 426, %tmp_80_cast" [../src/chenidct.c:231]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 362 [1/2] (2.36ns)   --->   "%tmp_59 = mul i41 284, %tmp_78_cast" [../src/chenidct.c:231]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 363 [1/2] (2.36ns)   --->   "%tmp_61 = mul i41 502, %tmp_72_cast1" [../src/chenidct.c:232]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 364 [1/2] (2.36ns)   --->   "%tmp_62 = mul i40 100, %tmp_74_cast1" [../src/chenidct.c:232]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_93_cast = sext i32 %tmp_64 to i41" [../src/chenidct.c:236]
ST_41 : Operation 366 [2/2] (2.36ns)   --->   "%tmp_65 = mul i41 362, %tmp_93_cast" [../src/chenidct.c:236]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_100_cast = sext i32 %b2_2 to i41" [../src/chenidct.c:239]
ST_41 : Operation 368 [2/2] (2.36ns)   --->   "%tmp_68 = mul i41 196, %tmp_100_cast" [../src/chenidct.c:239]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_102_cast = sext i32 %b3_2 to i41" [../src/chenidct.c:239]
ST_41 : Operation 370 [2/2] (2.36ns)   --->   "%tmp_69 = mul i41 -473, %tmp_102_cast" [../src/chenidct.c:239]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 371 [2/2] (2.36ns)   --->   "%tmp_71 = mul i41 473, %tmp_100_cast" [../src/chenidct.c:240]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 372 [2/2] (2.36ns)   --->   "%tmp_72 = mul i41 196, %tmp_102_cast" [../src/chenidct.c:240]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 42> : 2.37ns
ST_42 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_73_cast = sext i40 %tmp_52 to i41" [../src/chenidct.c:229]
ST_42 : Operation 374 [1/1] (1.04ns)   --->   "%tmp_54 = add i41 %tmp_53, %tmp_73_cast" [../src/chenidct.c:229]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 375 [1/1] (0.00ns)   --->   "%c0_2 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_54, i32 9, i32 40)" [../src/chenidct.c:229]
ST_42 : Operation 376 [1/1] (1.04ns)   --->   "%tmp_57 = add i41 %tmp_55, %tmp_56" [../src/chenidct.c:230]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 377 [1/1] (0.00ns)   --->   "%c1_2 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_57, i32 9, i32 40)" [../src/chenidct.c:230]
ST_42 : Operation 378 [1/1] (1.04ns)   --->   "%tmp_60 = add i41 %tmp_59, %tmp_58" [../src/chenidct.c:231]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 379 [1/1] (0.00ns)   --->   "%c2_2 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_60, i32 9, i32 40)" [../src/chenidct.c:231]
ST_42 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_89_cast = sext i40 %tmp_62 to i41" [../src/chenidct.c:232]
ST_42 : Operation 381 [1/1] (1.04ns)   --->   "%tmp_63 = add i41 %tmp_89_cast, %tmp_61" [../src/chenidct.c:232]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 382 [1/1] (0.00ns)   --->   "%c3_2 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_63, i32 9, i32 40)" [../src/chenidct.c:232]
ST_42 : Operation 383 [1/2] (2.36ns)   --->   "%tmp_65 = mul i41 362, %tmp_93_cast" [../src/chenidct.c:236]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 384 [1/1] (0.00ns)   --->   "%a0_4 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_65, i32 9, i32 40)" [../src/chenidct.c:236]
ST_42 : Operation 385 [1/2] (2.36ns)   --->   "%tmp_68 = mul i41 196, %tmp_100_cast" [../src/chenidct.c:239]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 386 [1/2] (2.36ns)   --->   "%tmp_69 = mul i41 -473, %tmp_102_cast" [../src/chenidct.c:239]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 387 [1/2] (2.36ns)   --->   "%tmp_71 = mul i41 473, %tmp_100_cast" [../src/chenidct.c:240]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 388 [1/2] (2.36ns)   --->   "%tmp_72 = mul i41 196, %tmp_102_cast" [../src/chenidct.c:240]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 43> : 2.37ns
ST_43 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_97_cast = sext i32 %tmp_66 to i41" [../src/chenidct.c:237]
ST_43 : Operation 390 [2/2] (2.36ns)   --->   "%tmp_67 = mul i41 362, %tmp_97_cast" [../src/chenidct.c:237]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 391 [1/1] (1.04ns)   --->   "%tmp_70 = add i41 %tmp_69, %tmp_68" [../src/chenidct.c:239]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 392 [1/1] (0.00ns)   --->   "%a2_4 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_70, i32 9, i32 40)" [../src/chenidct.c:239]
ST_43 : Operation 393 [1/1] (1.04ns)   --->   "%tmp_73 = add i41 %tmp_72, %tmp_71" [../src/chenidct.c:240]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 394 [1/1] (0.00ns)   --->   "%a3_4 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_73, i32 9, i32 40)" [../src/chenidct.c:240]
ST_43 : Operation 395 [1/1] (1.01ns)   --->   "%b0_3 = add nsw i32 %a3_4, %a0_4" [../src/chenidct.c:244]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 396 [1/1] (1.01ns)   --->   "%b3_3 = sub nsw i32 %a0_4, %a3_4" [../src/chenidct.c:247]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 397 [1/1] (1.01ns)   --->   "%a0_7 = add nsw i32 %c0_2, %c1_2" [../src/chenidct.c:251]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 398 [1/1] (1.01ns)   --->   "%a1_5 = sub nsw i32 %c0_2, %c1_2" [../src/chenidct.c:252]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 399 [1/1] (1.01ns)   --->   "%a2_5 = sub nsw i32 %c3_2, %c2_2" [../src/chenidct.c:253]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 400 [1/1] (1.01ns)   --->   "%a3_7 = add nsw i32 %c3_2, %c2_2" [../src/chenidct.c:254]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 401 [1/1] (1.01ns)   --->   "%tmp_74 = sub nsw i32 %a2_5, %a1_5" [../src/chenidct.c:257]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 402 [1/1] (1.01ns)   --->   "%tmp_76 = add nsw i32 %a2_5, %a1_5" [../src/chenidct.c:258]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 44> : 2.37ns
ST_44 : Operation 403 [1/2] (2.36ns)   --->   "%tmp_67 = mul i41 362, %tmp_97_cast" [../src/chenidct.c:237]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 404 [1/1] (0.00ns)   --->   "%a1_4 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_67, i32 9, i32 40)" [../src/chenidct.c:237]
ST_44 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_111_cast = sext i32 %tmp_74 to i41" [../src/chenidct.c:257]
ST_44 : Operation 406 [2/2] (2.36ns)   --->   "%tmp_75 = mul i41 362, %tmp_111_cast" [../src/chenidct.c:257]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_115_cast = sext i32 %tmp_76 to i41" [../src/chenidct.c:258]
ST_44 : Operation 408 [2/2] (2.36ns)   --->   "%tmp_77 = mul i41 362, %tmp_115_cast" [../src/chenidct.c:258]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 409 [1/1] (1.01ns)   --->   "%tmp_78 = add nsw i32 %a3_7, %b0_3" [../src/chenidct.c:262]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 410 [1/1] (1.23ns)   --->   "store i32 %tmp_78, i32* %aptr, align 16" [../src/chenidct.c:262]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 411 [1/1] (1.01ns)   --->   "%tmp_81 = add nsw i32 %a0_7, %b3_3" [../src/chenidct.c:265]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 412 [1/1] (1.23ns)   --->   "store i32 %tmp_81, i32* %aptr_3, align 4" [../src/chenidct.c:265]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 413 [1/1] (1.01ns)   --->   "%tmp_82 = sub nsw i32 %b3_3, %a0_7" [../src/chenidct.c:266]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 414 [1/1] (1.01ns)   --->   "%tmp_85 = sub nsw i32 %b0_3, %a3_7" [../src/chenidct.c:269]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 45> : 2.37ns
ST_45 : Operation 415 [1/1] (1.01ns)   --->   "%b1_3 = add nsw i32 %a2_4, %a1_4" [../src/chenidct.c:245]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 416 [1/1] (1.01ns)   --->   "%b2_3 = sub nsw i32 %a1_4, %a2_4" [../src/chenidct.c:246]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 417 [1/2] (2.36ns)   --->   "%tmp_75 = mul i41 362, %tmp_111_cast" [../src/chenidct.c:257]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 418 [1/1] (0.00ns)   --->   "%c1_3 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_75, i32 9, i32 40)" [../src/chenidct.c:257]
ST_45 : Operation 419 [1/2] (2.36ns)   --->   "%tmp_77 = mul i41 362, %tmp_115_cast" [../src/chenidct.c:258]   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 420 [1/1] (0.00ns)   --->   "%c2_3 = call i32 @_ssdm_op_PartSelect.i32.i41.i32.i32(i41 %tmp_77, i32 9, i32 40)" [../src/chenidct.c:258]
ST_45 : Operation 421 [1/1] (1.23ns)   --->   "store i32 %tmp_82, i32* %aptr_4, align 4" [../src/chenidct.c:266]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 422 [1/1] (1.23ns)   --->   "store i32 %tmp_85, i32* %aptr_7, align 4" [../src/chenidct.c:269]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

 <State 46> : 2.25ns
ST_46 : Operation 423 [1/1] (1.01ns)   --->   "%tmp_79 = add nsw i32 %c2_3, %b1_3" [../src/chenidct.c:263]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 424 [1/1] (1.23ns)   --->   "store i32 %tmp_79, i32* %aptr_1, align 4" [../src/chenidct.c:263]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 425 [1/1] (1.01ns)   --->   "%tmp_80 = add nsw i32 %c1_3, %b2_3" [../src/chenidct.c:264]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 426 [1/1] (1.23ns)   --->   "store i32 %tmp_80, i32* %aptr_2, align 4" [../src/chenidct.c:264]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 427 [1/1] (1.01ns)   --->   "%tmp_83 = sub nsw i32 %b2_3, %c1_3" [../src/chenidct.c:267]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 428 [1/1] (1.01ns)   --->   "%tmp_84 = sub nsw i32 %b1_3, %c2_3" [../src/chenidct.c:268]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 47> : 1.24ns
ST_47 : Operation 429 [1/1] (1.23ns)   --->   "store i32 %tmp_83, i32* %aptr_5, align 4" [../src/chenidct.c:267]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 430 [1/1] (1.23ns)   --->   "store i32 %tmp_84, i32* %aptr_6, align 4" [../src/chenidct.c:268]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 431 [1/1] (0.00ns)   --->   "br label %.preheader" [../src/chenidct.c:212]

 <State 48> : 1.24ns
ST_48 : Operation 432 [1/1] (0.00ns)   --->   "%indvar2 = phi i7 [ %indvar_next2, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]"
ST_48 : Operation 433 [1/1] (0.81ns)   --->   "%exitcond3 = icmp eq i7 %indvar2, -64"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 434 [1/1] (0.77ns)   --->   "%indvar_next2 = add i7 %indvar2, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 435 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %memcpy.tail.preheader, label %burst.wr.body"
ST_48 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_86 = zext i7 %indvar2 to i64" [../src/chenidct.c:272]
ST_48 : Operation 437 [1/1] (0.00ns)   --->   "%inp2_buf_addr_17 = getelementptr [64 x i32]* %inp2_buf, i64 0, i64 %tmp_86" [../src/chenidct.c:272]
ST_48 : Operation 438 [2/2] (1.23ns)   --->   "%inp2_buf_load = load i32* %inp2_buf_addr_17, align 4" [../src/chenidct.c:272]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

 <State 49> : 1.24ns
ST_49 : Operation 439 [1/2] (1.23ns)   --->   "%inp2_buf_load = load i32* %inp2_buf_addr_17, align 4" [../src/chenidct.c:272]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

 <State 50> : 2.62ns
ST_50 : Operation 440 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"
ST_50 : Operation 441 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind"
ST_50 : Operation 442 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"
ST_50 : Operation 443 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopName([22 x i8]* @memcpy_OC_y_OC_inp2_s) nounwind"
ST_50 : Operation 444 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 %inp2_buf_load, i4 -1)" [../src/chenidct.c:272]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 445 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind"
ST_50 : Operation 446 [1/1] (0.00ns)   --->   "br label %burst.wr.header"

 <State 51> : 2.62ns
ST_51 : Operation 447 [5/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:272]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 52> : 2.62ns
ST_52 : Operation 448 [4/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:272]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 53> : 2.62ns
ST_53 : Operation 449 [3/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:272]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 54> : 2.62ns
ST_54 : Operation 450 [2/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:272]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 55> : 2.62ns
ST_55 : Operation 451 [1/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:272]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 56> : 2.62ns
ST_56 : Operation 452 [7/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_1 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:297]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 57> : 2.62ns
ST_57 : Operation 453 [6/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_1 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:297]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 58> : 2.62ns
ST_58 : Operation 454 [5/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_1 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:297]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 59> : 2.62ns
ST_59 : Operation 455 [4/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_1 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:297]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 60> : 2.62ns
ST_60 : Operation 456 [3/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_1 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:297]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 61> : 2.62ns
ST_61 : Operation 457 [2/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_1 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:297]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 62> : 2.62ns
ST_62 : Operation 458 [1/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_1 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:297]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 459 [1/1] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_2 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:314]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 460 [1/1] (0.65ns)   --->   "br label %memcpy.tail" [../src/chenidct.c:287]

 <State 63> : 2.62ns
ST_63 : Operation 461 [1/1] (0.00ns)   --->   "%inp3_buf_15_1 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_15_1_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 462 [1/1] (0.00ns)   --->   "%inp3_buf_15_0 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_15_0_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 463 [1/1] (0.00ns)   --->   "%inp3_buf_14_1 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_14_1_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 464 [1/1] (0.00ns)   --->   "%inp3_buf_14_0 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_14_0_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 465 [1/1] (0.00ns)   --->   "%inp3_buf_13_1 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_13_1_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 466 [1/1] (0.00ns)   --->   "%inp3_buf_13_0 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_13_0_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 467 [1/1] (0.00ns)   --->   "%inp3_buf_12_1 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_12_1_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 468 [1/1] (0.00ns)   --->   "%inp3_buf_12_0 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_12_0_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 469 [1/1] (0.00ns)   --->   "%inp3_buf_11_1 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_11_1_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 470 [1/1] (0.00ns)   --->   "%inp3_buf_11_0 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_11_0_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 471 [1/1] (0.00ns)   --->   "%inp3_buf_10_1 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_10_1_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 472 [1/1] (0.00ns)   --->   "%inp3_buf_10_0 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_10_0_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 473 [1/1] (0.00ns)   --->   "%inp3_buf_9_1 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_9_1_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 474 [1/1] (0.00ns)   --->   "%inp3_buf_9_0 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_9_0_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 475 [1/1] (0.00ns)   --->   "%inp3_buf_8_1 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_8_1_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 476 [1/1] (0.00ns)   --->   "%inp3_buf_8_0 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_8_0_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 477 [1/1] (0.00ns)   --->   "%inp3_buf_7_1 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_7_1_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 478 [1/1] (0.00ns)   --->   "%inp3_buf_7_0 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_7_0_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 479 [1/1] (0.00ns)   --->   "%inp3_buf_6_1 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_6_1_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 480 [1/1] (0.00ns)   --->   "%inp3_buf_6_0 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_6_0_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 481 [1/1] (0.00ns)   --->   "%inp3_buf_5_1 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_5_1_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 482 [1/1] (0.00ns)   --->   "%inp3_buf_5_0 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_5_0_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 483 [1/1] (0.00ns)   --->   "%inp3_buf_4_1 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_4_1_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 484 [1/1] (0.00ns)   --->   "%inp3_buf_4_0 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_4_0_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 485 [1/1] (0.00ns)   --->   "%inp3_buf_3_1 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_3_1_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 486 [1/1] (0.00ns)   --->   "%inp3_buf_3_0 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_3_0_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 487 [1/1] (0.00ns)   --->   "%inp3_buf_2_1 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_2_1_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 488 [1/1] (0.00ns)   --->   "%inp3_buf_2_0 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_2_0_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 489 [1/1] (0.00ns)   --->   "%inp3_buf_1_1 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_1_1_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 490 [1/1] (0.00ns)   --->   "%inp3_buf_1_0 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_1_0_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 491 [1/1] (0.00ns)   --->   "%inp3_buf_0_1 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_0_1_3, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 492 [1/1] (0.00ns)   --->   "%inp3_buf_0_0 = phi i32 [ undef, %memcpy.tail.preheader ], [ %inp3_buf_0_0_s, %memcpy.tail.loopexit ]" [../src/chenidct.c:302]
ST_63 : Operation 493 [1/1] (0.00ns)   --->   "%i_2 = phi i2 [ 0, %memcpy.tail.preheader ], [ %i_5, %memcpy.tail.loopexit ]"
ST_63 : Operation 494 [1/1] (0.44ns)   --->   "%exitcond7 = icmp eq i2 %i_2, -2" [../src/chenidct.c:287]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 495 [1/1] (0.54ns)   --->   "%i_5 = add i2 %i_2, 1" [../src/chenidct.c:287]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 496 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %4, label %3" [../src/chenidct.c:287]
ST_63 : Operation 497 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"
ST_63 : Operation 498 [1/1] (0.65ns)   --->   "br label %burst.rd.header36"
ST_63 : Operation 499 [5/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:314]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 64> : 1.12ns
ST_64 : Operation 500 [1/1] (0.00ns)   --->   "%indvar3 = phi i6 [ 0, %3 ], [ %indvar_next3, %burst.rd.body37368 ]"
ST_64 : Operation 501 [1/1] (0.78ns)   --->   "%exitcond4 = icmp eq i6 %indvar3, -32"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 502 [1/1] (0.78ns)   --->   "%indvar_next3 = add i6 %indvar3, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i6 %indvar3 to i4"
ST_64 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %indvar3, i32 4)"
ST_64 : Operation 505 [1/1] (0.78ns)   --->   "switch i4 %tmp_87, label %branch15_ifconv [
    i4 0, label %branch0_ifconv
    i4 1, label %branch1_ifconv
    i4 2, label %branch2_ifconv
    i4 3, label %branch3_ifconv
    i4 4, label %branch4_ifconv
    i4 5, label %branch5_ifconv
    i4 6, label %branch6_ifconv
    i4 7, label %branch7_ifconv
    i4 -8, label %branch8_ifconv
    i4 -7, label %branch9_ifconv
    i4 -6, label %branch10_ifconv
    i4 -5, label %branch11_ifconv
    i4 -4, label %branch12_ifconv
    i4 -3, label %branch13_ifconv
    i4 -2, label %branch14_ifconv
  ]" [../src/chenidct.c:297]

 <State 65> : 2.62ns
ST_65 : Operation 506 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"
ST_65 : Operation 507 [1/1] (0.00ns)   --->   "%burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind"
ST_65 : Operation 508 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"
ST_65 : Operation 509 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_inp3_buf_O) nounwind"
ST_65 : Operation 510 [1/1] (2.62ns)   --->   "%inp3_buf_0_1_10 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:297]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 66> : 1.14ns
ST_66 : Operation 511 [1/1] (0.00ns)   --->   "%inp3_buf_15_1_1 = phi i32 [ %inp3_buf_15_1, %3 ], [ %inp3_buf_15_1_2, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 512 [1/1] (0.00ns)   --->   "%inp3_buf_15_0_1 = phi i32 [ %inp3_buf_15_0, %3 ], [ %inp3_buf_15_0_s, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 513 [1/1] (0.00ns)   --->   "%inp3_buf_14_1_1 = phi i32 [ %inp3_buf_14_1, %3 ], [ %inp3_buf_14_1_2, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 514 [1/1] (0.00ns)   --->   "%inp3_buf_14_0_1 = phi i32 [ %inp3_buf_14_0, %3 ], [ %inp3_buf_14_0_s, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 515 [1/1] (0.00ns)   --->   "%inp3_buf_13_1_1 = phi i32 [ %inp3_buf_13_1, %3 ], [ %inp3_buf_13_1_2, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 516 [1/1] (0.00ns)   --->   "%inp3_buf_13_0_1 = phi i32 [ %inp3_buf_13_0, %3 ], [ %inp3_buf_13_0_s, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 517 [1/1] (0.00ns)   --->   "%inp3_buf_12_1_1 = phi i32 [ %inp3_buf_12_1, %3 ], [ %inp3_buf_12_1_2, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 518 [1/1] (0.00ns)   --->   "%inp3_buf_12_0_1 = phi i32 [ %inp3_buf_12_0, %3 ], [ %inp3_buf_12_0_s, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 519 [1/1] (0.00ns)   --->   "%inp3_buf_11_1_1 = phi i32 [ %inp3_buf_11_1, %3 ], [ %inp3_buf_11_1_2, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 520 [1/1] (0.00ns)   --->   "%inp3_buf_11_0_1 = phi i32 [ %inp3_buf_11_0, %3 ], [ %inp3_buf_11_0_s, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 521 [1/1] (0.00ns)   --->   "%inp3_buf_10_1_1 = phi i32 [ %inp3_buf_10_1, %3 ], [ %inp3_buf_10_1_2, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 522 [1/1] (0.00ns)   --->   "%inp3_buf_10_0_1 = phi i32 [ %inp3_buf_10_0, %3 ], [ %inp3_buf_10_0_s, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 523 [1/1] (0.00ns)   --->   "%inp3_buf_9_1_1 = phi i32 [ %inp3_buf_9_1, %3 ], [ %inp3_buf_9_1_2, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 524 [1/1] (0.00ns)   --->   "%inp3_buf_9_0_1 = phi i32 [ %inp3_buf_9_0, %3 ], [ %inp3_buf_9_0_s, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 525 [1/1] (0.00ns)   --->   "%inp3_buf_8_1_1 = phi i32 [ %inp3_buf_8_1, %3 ], [ %inp3_buf_8_1_2, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 526 [1/1] (0.00ns)   --->   "%inp3_buf_8_0_1 = phi i32 [ %inp3_buf_8_0, %3 ], [ %inp3_buf_8_0_s, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 527 [1/1] (0.00ns)   --->   "%inp3_buf_7_1_1 = phi i32 [ %inp3_buf_7_1, %3 ], [ %inp3_buf_7_1_2, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 528 [1/1] (0.00ns)   --->   "%inp3_buf_7_0_1 = phi i32 [ %inp3_buf_7_0, %3 ], [ %inp3_buf_7_0_s, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 529 [1/1] (0.00ns)   --->   "%inp3_buf_6_1_1 = phi i32 [ %inp3_buf_6_1, %3 ], [ %inp3_buf_6_1_2, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 530 [1/1] (0.00ns)   --->   "%inp3_buf_6_0_1 = phi i32 [ %inp3_buf_6_0, %3 ], [ %inp3_buf_6_0_s, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 531 [1/1] (0.00ns)   --->   "%inp3_buf_5_1_1 = phi i32 [ %inp3_buf_5_1, %3 ], [ %inp3_buf_5_1_2, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 532 [1/1] (0.00ns)   --->   "%inp3_buf_5_0_1 = phi i32 [ %inp3_buf_5_0, %3 ], [ %inp3_buf_5_0_s, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 533 [1/1] (0.00ns)   --->   "%inp3_buf_4_1_1 = phi i32 [ %inp3_buf_4_1, %3 ], [ %inp3_buf_4_1_2, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 534 [1/1] (0.00ns)   --->   "%inp3_buf_4_0_1 = phi i32 [ %inp3_buf_4_0, %3 ], [ %inp3_buf_4_0_s, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 535 [1/1] (0.00ns)   --->   "%inp3_buf_3_1_1 = phi i32 [ %inp3_buf_3_1, %3 ], [ %inp3_buf_3_1_2, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 536 [1/1] (0.00ns)   --->   "%inp3_buf_3_0_1 = phi i32 [ %inp3_buf_3_0, %3 ], [ %inp3_buf_3_0_s, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 537 [1/1] (0.00ns)   --->   "%inp3_buf_2_1_1 = phi i32 [ %inp3_buf_2_1, %3 ], [ %inp3_buf_2_1_2, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 538 [1/1] (0.00ns)   --->   "%inp3_buf_2_0_1 = phi i32 [ %inp3_buf_2_0, %3 ], [ %inp3_buf_2_0_s, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 539 [1/1] (0.00ns)   --->   "%inp3_buf_1_1_1 = phi i32 [ %inp3_buf_1_1, %3 ], [ %inp3_buf_1_1_2, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 540 [1/1] (0.00ns)   --->   "%inp3_buf_1_0_1 = phi i32 [ %inp3_buf_1_0, %3 ], [ %inp3_buf_1_0_s, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 541 [1/1] (0.00ns)   --->   "%inp3_buf_0_1_1 = phi i32 [ %inp3_buf_0_1, %3 ], [ %inp3_buf_0_1_2, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 542 [1/1] (0.00ns)   --->   "%inp3_buf_0_0_1 = phi i32 [ %inp3_buf_0_0, %3 ], [ %inp3_buf_0_0_2, %burst.rd.body37368 ]" [../src/chenidct.c:302]
ST_66 : Operation 543 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %burst.rd.end35.0.preheader, label %burst.rd.body37"
ST_66 : Operation 544 [1/1] (0.48ns)   --->   "%inp3_buf_14_1_5 = select i1 %tmp_88, i32 %inp3_buf_0_1_10, i32 %inp3_buf_14_1_1" [../src/chenidct.c:297]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 545 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_22 = select i1 %tmp_88, i32 %inp3_buf_14_0_1, i32 %inp3_buf_0_1_10" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 546 [1/1] (0.65ns)   --->   "br label %burst.rd.body37368" [../src/chenidct.c:297]
ST_66 : Operation 547 [1/1] (0.48ns)   --->   "%inp3_buf_13_1_5 = select i1 %tmp_88, i32 %inp3_buf_0_1_10, i32 %inp3_buf_13_1_1" [../src/chenidct.c:297]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 548 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_21 = select i1 %tmp_88, i32 %inp3_buf_13_0_1, i32 %inp3_buf_0_1_10" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 549 [1/1] (0.65ns)   --->   "br label %burst.rd.body37368" [../src/chenidct.c:297]
ST_66 : Operation 550 [1/1] (0.48ns)   --->   "%inp3_buf_12_1_5 = select i1 %tmp_88, i32 %inp3_buf_0_1_10, i32 %inp3_buf_12_1_1" [../src/chenidct.c:297]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 551 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_20 = select i1 %tmp_88, i32 %inp3_buf_12_0_1, i32 %inp3_buf_0_1_10" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 552 [1/1] (0.65ns)   --->   "br label %burst.rd.body37368" [../src/chenidct.c:297]
ST_66 : Operation 553 [1/1] (0.48ns)   --->   "%inp3_buf_11_1_5 = select i1 %tmp_88, i32 %inp3_buf_0_1_10, i32 %inp3_buf_11_1_1" [../src/chenidct.c:297]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 554 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_19 = select i1 %tmp_88, i32 %inp3_buf_11_0_1, i32 %inp3_buf_0_1_10" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 555 [1/1] (0.65ns)   --->   "br label %burst.rd.body37368" [../src/chenidct.c:297]
ST_66 : Operation 556 [1/1] (0.48ns)   --->   "%inp3_buf_10_1_5 = select i1 %tmp_88, i32 %inp3_buf_0_1_10, i32 %inp3_buf_10_1_1" [../src/chenidct.c:297]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 557 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_18 = select i1 %tmp_88, i32 %inp3_buf_10_0_1, i32 %inp3_buf_0_1_10" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 558 [1/1] (0.65ns)   --->   "br label %burst.rd.body37368" [../src/chenidct.c:297]
ST_66 : Operation 559 [1/1] (0.48ns)   --->   "%inp3_buf_9_1_5 = select i1 %tmp_88, i32 %inp3_buf_0_1_10, i32 %inp3_buf_9_1_1" [../src/chenidct.c:297]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 560 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_17 = select i1 %tmp_88, i32 %inp3_buf_9_0_1, i32 %inp3_buf_0_1_10" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 561 [1/1] (0.65ns)   --->   "br label %burst.rd.body37368" [../src/chenidct.c:297]
ST_66 : Operation 562 [1/1] (0.48ns)   --->   "%inp3_buf_8_1_5 = select i1 %tmp_88, i32 %inp3_buf_0_1_10, i32 %inp3_buf_8_1_1" [../src/chenidct.c:297]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 563 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_16 = select i1 %tmp_88, i32 %inp3_buf_8_0_1, i32 %inp3_buf_0_1_10" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 564 [1/1] (0.65ns)   --->   "br label %burst.rd.body37368" [../src/chenidct.c:297]
ST_66 : Operation 565 [1/1] (0.48ns)   --->   "%inp3_buf_7_1_5 = select i1 %tmp_88, i32 %inp3_buf_0_1_10, i32 %inp3_buf_7_1_1" [../src/chenidct.c:297]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 566 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_15 = select i1 %tmp_88, i32 %inp3_buf_7_0_1, i32 %inp3_buf_0_1_10" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 567 [1/1] (0.65ns)   --->   "br label %burst.rd.body37368" [../src/chenidct.c:297]
ST_66 : Operation 568 [1/1] (0.48ns)   --->   "%inp3_buf_6_1_5 = select i1 %tmp_88, i32 %inp3_buf_0_1_10, i32 %inp3_buf_6_1_1" [../src/chenidct.c:297]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 569 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_14 = select i1 %tmp_88, i32 %inp3_buf_6_0_1, i32 %inp3_buf_0_1_10" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 570 [1/1] (0.65ns)   --->   "br label %burst.rd.body37368" [../src/chenidct.c:297]
ST_66 : Operation 571 [1/1] (0.48ns)   --->   "%inp3_buf_5_1_5 = select i1 %tmp_88, i32 %inp3_buf_0_1_10, i32 %inp3_buf_5_1_1" [../src/chenidct.c:297]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 572 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_13 = select i1 %tmp_88, i32 %inp3_buf_5_0_1, i32 %inp3_buf_0_1_10" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 573 [1/1] (0.65ns)   --->   "br label %burst.rd.body37368" [../src/chenidct.c:297]
ST_66 : Operation 574 [1/1] (0.48ns)   --->   "%inp3_buf_4_1_5 = select i1 %tmp_88, i32 %inp3_buf_0_1_10, i32 %inp3_buf_4_1_1" [../src/chenidct.c:297]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 575 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_12 = select i1 %tmp_88, i32 %inp3_buf_4_0_1, i32 %inp3_buf_0_1_10" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 576 [1/1] (0.65ns)   --->   "br label %burst.rd.body37368" [../src/chenidct.c:297]
ST_66 : Operation 577 [1/1] (0.48ns)   --->   "%inp3_buf_3_1_5 = select i1 %tmp_88, i32 %inp3_buf_0_1_10, i32 %inp3_buf_3_1_1" [../src/chenidct.c:297]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 578 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_11 = select i1 %tmp_88, i32 %inp3_buf_3_0_1, i32 %inp3_buf_0_1_10" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 579 [1/1] (0.65ns)   --->   "br label %burst.rd.body37368" [../src/chenidct.c:297]
ST_66 : Operation 580 [1/1] (0.48ns)   --->   "%inp3_buf_2_1_5 = select i1 %tmp_88, i32 %inp3_buf_0_1_10, i32 %inp3_buf_2_1_1" [../src/chenidct.c:297]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 581 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_10 = select i1 %tmp_88, i32 %inp3_buf_2_0_1, i32 %inp3_buf_0_1_10" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 582 [1/1] (0.65ns)   --->   "br label %burst.rd.body37368" [../src/chenidct.c:297]
ST_66 : Operation 583 [1/1] (0.48ns)   --->   "%inp3_buf_1_1_5 = select i1 %tmp_88, i32 %inp3_buf_0_1_10, i32 %inp3_buf_1_1_1" [../src/chenidct.c:297]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 584 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_9 = select i1 %tmp_88, i32 %inp3_buf_1_0_1, i32 %inp3_buf_0_1_10" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 585 [1/1] (0.65ns)   --->   "br label %burst.rd.body37368" [../src/chenidct.c:297]
ST_66 : Operation 586 [1/1] (0.48ns)   --->   "%inp3_buf_0_1_5 = select i1 %tmp_88, i32 %inp3_buf_0_1_10, i32 %inp3_buf_0_1_1" [../src/chenidct.c:297]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 587 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_8 = select i1 %tmp_88, i32 %inp3_buf_0_0_1, i32 %inp3_buf_0_1_10" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 588 [1/1] (0.65ns)   --->   "br label %burst.rd.body37368" [../src/chenidct.c:297]
ST_66 : Operation 589 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_5 = select i1 %tmp_88, i32 %inp3_buf_0_1_10, i32 %inp3_buf_15_1_1" [../src/chenidct.c:297]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 590 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_7 = select i1 %tmp_88, i32 %inp3_buf_15_0_1, i32 %inp3_buf_0_1_10" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 591 [1/1] (0.65ns)   --->   "br label %burst.rd.body37368" [../src/chenidct.c:297]
ST_66 : Operation 592 [1/1] (0.00ns)   --->   "%inp3_buf_15_1_2 = phi i32 [ %inp3_buf_15_1_5, %branch15_ifconv ], [ %inp3_buf_15_1_1, %branch14_ifconv ], [ %inp3_buf_15_1_1, %branch13_ifconv ], [ %inp3_buf_15_1_1, %branch12_ifconv ], [ %inp3_buf_15_1_1, %branch11_ifconv ], [ %inp3_buf_15_1_1, %branch10_ifconv ], [ %inp3_buf_15_1_1, %branch9_ifconv ], [ %inp3_buf_15_1_1, %branch8_ifconv ], [ %inp3_buf_15_1_1, %branch7_ifconv ], [ %inp3_buf_15_1_1, %branch6_ifconv ], [ %inp3_buf_15_1_1, %branch5_ifconv ], [ %inp3_buf_15_1_1, %branch4_ifconv ], [ %inp3_buf_15_1_1, %branch3_ifconv ], [ %inp3_buf_15_1_1, %branch2_ifconv ], [ %inp3_buf_15_1_1, %branch1_ifconv ], [ %inp3_buf_15_1_1, %branch0_ifconv ]"
ST_66 : Operation 593 [1/1] (0.00ns)   --->   "%inp3_buf_15_0_s = phi i32 [ %inp3_buf_15_1_7, %branch15_ifconv ], [ %inp3_buf_15_0_1, %branch14_ifconv ], [ %inp3_buf_15_0_1, %branch13_ifconv ], [ %inp3_buf_15_0_1, %branch12_ifconv ], [ %inp3_buf_15_0_1, %branch11_ifconv ], [ %inp3_buf_15_0_1, %branch10_ifconv ], [ %inp3_buf_15_0_1, %branch9_ifconv ], [ %inp3_buf_15_0_1, %branch8_ifconv ], [ %inp3_buf_15_0_1, %branch7_ifconv ], [ %inp3_buf_15_0_1, %branch6_ifconv ], [ %inp3_buf_15_0_1, %branch5_ifconv ], [ %inp3_buf_15_0_1, %branch4_ifconv ], [ %inp3_buf_15_0_1, %branch3_ifconv ], [ %inp3_buf_15_0_1, %branch2_ifconv ], [ %inp3_buf_15_0_1, %branch1_ifconv ], [ %inp3_buf_15_0_1, %branch0_ifconv ]"
ST_66 : Operation 594 [1/1] (0.00ns)   --->   "%inp3_buf_14_1_2 = phi i32 [ %inp3_buf_14_1_1, %branch15_ifconv ], [ %inp3_buf_14_1_5, %branch14_ifconv ], [ %inp3_buf_14_1_1, %branch13_ifconv ], [ %inp3_buf_14_1_1, %branch12_ifconv ], [ %inp3_buf_14_1_1, %branch11_ifconv ], [ %inp3_buf_14_1_1, %branch10_ifconv ], [ %inp3_buf_14_1_1, %branch9_ifconv ], [ %inp3_buf_14_1_1, %branch8_ifconv ], [ %inp3_buf_14_1_1, %branch7_ifconv ], [ %inp3_buf_14_1_1, %branch6_ifconv ], [ %inp3_buf_14_1_1, %branch5_ifconv ], [ %inp3_buf_14_1_1, %branch4_ifconv ], [ %inp3_buf_14_1_1, %branch3_ifconv ], [ %inp3_buf_14_1_1, %branch2_ifconv ], [ %inp3_buf_14_1_1, %branch1_ifconv ], [ %inp3_buf_14_1_1, %branch0_ifconv ]"
ST_66 : Operation 595 [1/1] (0.00ns)   --->   "%inp3_buf_14_0_s = phi i32 [ %inp3_buf_14_0_1, %branch15_ifconv ], [ %inp3_buf_15_1_22, %branch14_ifconv ], [ %inp3_buf_14_0_1, %branch13_ifconv ], [ %inp3_buf_14_0_1, %branch12_ifconv ], [ %inp3_buf_14_0_1, %branch11_ifconv ], [ %inp3_buf_14_0_1, %branch10_ifconv ], [ %inp3_buf_14_0_1, %branch9_ifconv ], [ %inp3_buf_14_0_1, %branch8_ifconv ], [ %inp3_buf_14_0_1, %branch7_ifconv ], [ %inp3_buf_14_0_1, %branch6_ifconv ], [ %inp3_buf_14_0_1, %branch5_ifconv ], [ %inp3_buf_14_0_1, %branch4_ifconv ], [ %inp3_buf_14_0_1, %branch3_ifconv ], [ %inp3_buf_14_0_1, %branch2_ifconv ], [ %inp3_buf_14_0_1, %branch1_ifconv ], [ %inp3_buf_14_0_1, %branch0_ifconv ]"
ST_66 : Operation 596 [1/1] (0.00ns)   --->   "%inp3_buf_13_1_2 = phi i32 [ %inp3_buf_13_1_1, %branch15_ifconv ], [ %inp3_buf_13_1_1, %branch14_ifconv ], [ %inp3_buf_13_1_5, %branch13_ifconv ], [ %inp3_buf_13_1_1, %branch12_ifconv ], [ %inp3_buf_13_1_1, %branch11_ifconv ], [ %inp3_buf_13_1_1, %branch10_ifconv ], [ %inp3_buf_13_1_1, %branch9_ifconv ], [ %inp3_buf_13_1_1, %branch8_ifconv ], [ %inp3_buf_13_1_1, %branch7_ifconv ], [ %inp3_buf_13_1_1, %branch6_ifconv ], [ %inp3_buf_13_1_1, %branch5_ifconv ], [ %inp3_buf_13_1_1, %branch4_ifconv ], [ %inp3_buf_13_1_1, %branch3_ifconv ], [ %inp3_buf_13_1_1, %branch2_ifconv ], [ %inp3_buf_13_1_1, %branch1_ifconv ], [ %inp3_buf_13_1_1, %branch0_ifconv ]"
ST_66 : Operation 597 [1/1] (0.00ns)   --->   "%inp3_buf_13_0_s = phi i32 [ %inp3_buf_13_0_1, %branch15_ifconv ], [ %inp3_buf_13_0_1, %branch14_ifconv ], [ %inp3_buf_15_1_21, %branch13_ifconv ], [ %inp3_buf_13_0_1, %branch12_ifconv ], [ %inp3_buf_13_0_1, %branch11_ifconv ], [ %inp3_buf_13_0_1, %branch10_ifconv ], [ %inp3_buf_13_0_1, %branch9_ifconv ], [ %inp3_buf_13_0_1, %branch8_ifconv ], [ %inp3_buf_13_0_1, %branch7_ifconv ], [ %inp3_buf_13_0_1, %branch6_ifconv ], [ %inp3_buf_13_0_1, %branch5_ifconv ], [ %inp3_buf_13_0_1, %branch4_ifconv ], [ %inp3_buf_13_0_1, %branch3_ifconv ], [ %inp3_buf_13_0_1, %branch2_ifconv ], [ %inp3_buf_13_0_1, %branch1_ifconv ], [ %inp3_buf_13_0_1, %branch0_ifconv ]"
ST_66 : Operation 598 [1/1] (0.00ns)   --->   "%inp3_buf_12_1_2 = phi i32 [ %inp3_buf_12_1_1, %branch15_ifconv ], [ %inp3_buf_12_1_1, %branch14_ifconv ], [ %inp3_buf_12_1_1, %branch13_ifconv ], [ %inp3_buf_12_1_5, %branch12_ifconv ], [ %inp3_buf_12_1_1, %branch11_ifconv ], [ %inp3_buf_12_1_1, %branch10_ifconv ], [ %inp3_buf_12_1_1, %branch9_ifconv ], [ %inp3_buf_12_1_1, %branch8_ifconv ], [ %inp3_buf_12_1_1, %branch7_ifconv ], [ %inp3_buf_12_1_1, %branch6_ifconv ], [ %inp3_buf_12_1_1, %branch5_ifconv ], [ %inp3_buf_12_1_1, %branch4_ifconv ], [ %inp3_buf_12_1_1, %branch3_ifconv ], [ %inp3_buf_12_1_1, %branch2_ifconv ], [ %inp3_buf_12_1_1, %branch1_ifconv ], [ %inp3_buf_12_1_1, %branch0_ifconv ]"
ST_66 : Operation 599 [1/1] (0.00ns)   --->   "%inp3_buf_12_0_s = phi i32 [ %inp3_buf_12_0_1, %branch15_ifconv ], [ %inp3_buf_12_0_1, %branch14_ifconv ], [ %inp3_buf_12_0_1, %branch13_ifconv ], [ %inp3_buf_15_1_20, %branch12_ifconv ], [ %inp3_buf_12_0_1, %branch11_ifconv ], [ %inp3_buf_12_0_1, %branch10_ifconv ], [ %inp3_buf_12_0_1, %branch9_ifconv ], [ %inp3_buf_12_0_1, %branch8_ifconv ], [ %inp3_buf_12_0_1, %branch7_ifconv ], [ %inp3_buf_12_0_1, %branch6_ifconv ], [ %inp3_buf_12_0_1, %branch5_ifconv ], [ %inp3_buf_12_0_1, %branch4_ifconv ], [ %inp3_buf_12_0_1, %branch3_ifconv ], [ %inp3_buf_12_0_1, %branch2_ifconv ], [ %inp3_buf_12_0_1, %branch1_ifconv ], [ %inp3_buf_12_0_1, %branch0_ifconv ]"
ST_66 : Operation 600 [1/1] (0.00ns)   --->   "%inp3_buf_11_1_2 = phi i32 [ %inp3_buf_11_1_1, %branch15_ifconv ], [ %inp3_buf_11_1_1, %branch14_ifconv ], [ %inp3_buf_11_1_1, %branch13_ifconv ], [ %inp3_buf_11_1_1, %branch12_ifconv ], [ %inp3_buf_11_1_5, %branch11_ifconv ], [ %inp3_buf_11_1_1, %branch10_ifconv ], [ %inp3_buf_11_1_1, %branch9_ifconv ], [ %inp3_buf_11_1_1, %branch8_ifconv ], [ %inp3_buf_11_1_1, %branch7_ifconv ], [ %inp3_buf_11_1_1, %branch6_ifconv ], [ %inp3_buf_11_1_1, %branch5_ifconv ], [ %inp3_buf_11_1_1, %branch4_ifconv ], [ %inp3_buf_11_1_1, %branch3_ifconv ], [ %inp3_buf_11_1_1, %branch2_ifconv ], [ %inp3_buf_11_1_1, %branch1_ifconv ], [ %inp3_buf_11_1_1, %branch0_ifconv ]"
ST_66 : Operation 601 [1/1] (0.00ns)   --->   "%inp3_buf_11_0_s = phi i32 [ %inp3_buf_11_0_1, %branch15_ifconv ], [ %inp3_buf_11_0_1, %branch14_ifconv ], [ %inp3_buf_11_0_1, %branch13_ifconv ], [ %inp3_buf_11_0_1, %branch12_ifconv ], [ %inp3_buf_15_1_19, %branch11_ifconv ], [ %inp3_buf_11_0_1, %branch10_ifconv ], [ %inp3_buf_11_0_1, %branch9_ifconv ], [ %inp3_buf_11_0_1, %branch8_ifconv ], [ %inp3_buf_11_0_1, %branch7_ifconv ], [ %inp3_buf_11_0_1, %branch6_ifconv ], [ %inp3_buf_11_0_1, %branch5_ifconv ], [ %inp3_buf_11_0_1, %branch4_ifconv ], [ %inp3_buf_11_0_1, %branch3_ifconv ], [ %inp3_buf_11_0_1, %branch2_ifconv ], [ %inp3_buf_11_0_1, %branch1_ifconv ], [ %inp3_buf_11_0_1, %branch0_ifconv ]"
ST_66 : Operation 602 [1/1] (0.00ns)   --->   "%inp3_buf_10_1_2 = phi i32 [ %inp3_buf_10_1_1, %branch15_ifconv ], [ %inp3_buf_10_1_1, %branch14_ifconv ], [ %inp3_buf_10_1_1, %branch13_ifconv ], [ %inp3_buf_10_1_1, %branch12_ifconv ], [ %inp3_buf_10_1_1, %branch11_ifconv ], [ %inp3_buf_10_1_5, %branch10_ifconv ], [ %inp3_buf_10_1_1, %branch9_ifconv ], [ %inp3_buf_10_1_1, %branch8_ifconv ], [ %inp3_buf_10_1_1, %branch7_ifconv ], [ %inp3_buf_10_1_1, %branch6_ifconv ], [ %inp3_buf_10_1_1, %branch5_ifconv ], [ %inp3_buf_10_1_1, %branch4_ifconv ], [ %inp3_buf_10_1_1, %branch3_ifconv ], [ %inp3_buf_10_1_1, %branch2_ifconv ], [ %inp3_buf_10_1_1, %branch1_ifconv ], [ %inp3_buf_10_1_1, %branch0_ifconv ]"
ST_66 : Operation 603 [1/1] (0.00ns)   --->   "%inp3_buf_10_0_s = phi i32 [ %inp3_buf_10_0_1, %branch15_ifconv ], [ %inp3_buf_10_0_1, %branch14_ifconv ], [ %inp3_buf_10_0_1, %branch13_ifconv ], [ %inp3_buf_10_0_1, %branch12_ifconv ], [ %inp3_buf_10_0_1, %branch11_ifconv ], [ %inp3_buf_15_1_18, %branch10_ifconv ], [ %inp3_buf_10_0_1, %branch9_ifconv ], [ %inp3_buf_10_0_1, %branch8_ifconv ], [ %inp3_buf_10_0_1, %branch7_ifconv ], [ %inp3_buf_10_0_1, %branch6_ifconv ], [ %inp3_buf_10_0_1, %branch5_ifconv ], [ %inp3_buf_10_0_1, %branch4_ifconv ], [ %inp3_buf_10_0_1, %branch3_ifconv ], [ %inp3_buf_10_0_1, %branch2_ifconv ], [ %inp3_buf_10_0_1, %branch1_ifconv ], [ %inp3_buf_10_0_1, %branch0_ifconv ]"
ST_66 : Operation 604 [1/1] (0.00ns)   --->   "%inp3_buf_9_1_2 = phi i32 [ %inp3_buf_9_1_1, %branch15_ifconv ], [ %inp3_buf_9_1_1, %branch14_ifconv ], [ %inp3_buf_9_1_1, %branch13_ifconv ], [ %inp3_buf_9_1_1, %branch12_ifconv ], [ %inp3_buf_9_1_1, %branch11_ifconv ], [ %inp3_buf_9_1_1, %branch10_ifconv ], [ %inp3_buf_9_1_5, %branch9_ifconv ], [ %inp3_buf_9_1_1, %branch8_ifconv ], [ %inp3_buf_9_1_1, %branch7_ifconv ], [ %inp3_buf_9_1_1, %branch6_ifconv ], [ %inp3_buf_9_1_1, %branch5_ifconv ], [ %inp3_buf_9_1_1, %branch4_ifconv ], [ %inp3_buf_9_1_1, %branch3_ifconv ], [ %inp3_buf_9_1_1, %branch2_ifconv ], [ %inp3_buf_9_1_1, %branch1_ifconv ], [ %inp3_buf_9_1_1, %branch0_ifconv ]"
ST_66 : Operation 605 [1/1] (0.00ns)   --->   "%inp3_buf_9_0_s = phi i32 [ %inp3_buf_9_0_1, %branch15_ifconv ], [ %inp3_buf_9_0_1, %branch14_ifconv ], [ %inp3_buf_9_0_1, %branch13_ifconv ], [ %inp3_buf_9_0_1, %branch12_ifconv ], [ %inp3_buf_9_0_1, %branch11_ifconv ], [ %inp3_buf_9_0_1, %branch10_ifconv ], [ %inp3_buf_15_1_17, %branch9_ifconv ], [ %inp3_buf_9_0_1, %branch8_ifconv ], [ %inp3_buf_9_0_1, %branch7_ifconv ], [ %inp3_buf_9_0_1, %branch6_ifconv ], [ %inp3_buf_9_0_1, %branch5_ifconv ], [ %inp3_buf_9_0_1, %branch4_ifconv ], [ %inp3_buf_9_0_1, %branch3_ifconv ], [ %inp3_buf_9_0_1, %branch2_ifconv ], [ %inp3_buf_9_0_1, %branch1_ifconv ], [ %inp3_buf_9_0_1, %branch0_ifconv ]"
ST_66 : Operation 606 [1/1] (0.00ns)   --->   "%inp3_buf_8_1_2 = phi i32 [ %inp3_buf_8_1_1, %branch15_ifconv ], [ %inp3_buf_8_1_1, %branch14_ifconv ], [ %inp3_buf_8_1_1, %branch13_ifconv ], [ %inp3_buf_8_1_1, %branch12_ifconv ], [ %inp3_buf_8_1_1, %branch11_ifconv ], [ %inp3_buf_8_1_1, %branch10_ifconv ], [ %inp3_buf_8_1_1, %branch9_ifconv ], [ %inp3_buf_8_1_5, %branch8_ifconv ], [ %inp3_buf_8_1_1, %branch7_ifconv ], [ %inp3_buf_8_1_1, %branch6_ifconv ], [ %inp3_buf_8_1_1, %branch5_ifconv ], [ %inp3_buf_8_1_1, %branch4_ifconv ], [ %inp3_buf_8_1_1, %branch3_ifconv ], [ %inp3_buf_8_1_1, %branch2_ifconv ], [ %inp3_buf_8_1_1, %branch1_ifconv ], [ %inp3_buf_8_1_1, %branch0_ifconv ]"
ST_66 : Operation 607 [1/1] (0.00ns)   --->   "%inp3_buf_8_0_s = phi i32 [ %inp3_buf_8_0_1, %branch15_ifconv ], [ %inp3_buf_8_0_1, %branch14_ifconv ], [ %inp3_buf_8_0_1, %branch13_ifconv ], [ %inp3_buf_8_0_1, %branch12_ifconv ], [ %inp3_buf_8_0_1, %branch11_ifconv ], [ %inp3_buf_8_0_1, %branch10_ifconv ], [ %inp3_buf_8_0_1, %branch9_ifconv ], [ %inp3_buf_15_1_16, %branch8_ifconv ], [ %inp3_buf_8_0_1, %branch7_ifconv ], [ %inp3_buf_8_0_1, %branch6_ifconv ], [ %inp3_buf_8_0_1, %branch5_ifconv ], [ %inp3_buf_8_0_1, %branch4_ifconv ], [ %inp3_buf_8_0_1, %branch3_ifconv ], [ %inp3_buf_8_0_1, %branch2_ifconv ], [ %inp3_buf_8_0_1, %branch1_ifconv ], [ %inp3_buf_8_0_1, %branch0_ifconv ]"
ST_66 : Operation 608 [1/1] (0.00ns)   --->   "%inp3_buf_7_1_2 = phi i32 [ %inp3_buf_7_1_1, %branch15_ifconv ], [ %inp3_buf_7_1_1, %branch14_ifconv ], [ %inp3_buf_7_1_1, %branch13_ifconv ], [ %inp3_buf_7_1_1, %branch12_ifconv ], [ %inp3_buf_7_1_1, %branch11_ifconv ], [ %inp3_buf_7_1_1, %branch10_ifconv ], [ %inp3_buf_7_1_1, %branch9_ifconv ], [ %inp3_buf_7_1_1, %branch8_ifconv ], [ %inp3_buf_7_1_5, %branch7_ifconv ], [ %inp3_buf_7_1_1, %branch6_ifconv ], [ %inp3_buf_7_1_1, %branch5_ifconv ], [ %inp3_buf_7_1_1, %branch4_ifconv ], [ %inp3_buf_7_1_1, %branch3_ifconv ], [ %inp3_buf_7_1_1, %branch2_ifconv ], [ %inp3_buf_7_1_1, %branch1_ifconv ], [ %inp3_buf_7_1_1, %branch0_ifconv ]"
ST_66 : Operation 609 [1/1] (0.00ns)   --->   "%inp3_buf_7_0_s = phi i32 [ %inp3_buf_7_0_1, %branch15_ifconv ], [ %inp3_buf_7_0_1, %branch14_ifconv ], [ %inp3_buf_7_0_1, %branch13_ifconv ], [ %inp3_buf_7_0_1, %branch12_ifconv ], [ %inp3_buf_7_0_1, %branch11_ifconv ], [ %inp3_buf_7_0_1, %branch10_ifconv ], [ %inp3_buf_7_0_1, %branch9_ifconv ], [ %inp3_buf_7_0_1, %branch8_ifconv ], [ %inp3_buf_15_1_15, %branch7_ifconv ], [ %inp3_buf_7_0_1, %branch6_ifconv ], [ %inp3_buf_7_0_1, %branch5_ifconv ], [ %inp3_buf_7_0_1, %branch4_ifconv ], [ %inp3_buf_7_0_1, %branch3_ifconv ], [ %inp3_buf_7_0_1, %branch2_ifconv ], [ %inp3_buf_7_0_1, %branch1_ifconv ], [ %inp3_buf_7_0_1, %branch0_ifconv ]"
ST_66 : Operation 610 [1/1] (0.00ns)   --->   "%inp3_buf_6_1_2 = phi i32 [ %inp3_buf_6_1_1, %branch15_ifconv ], [ %inp3_buf_6_1_1, %branch14_ifconv ], [ %inp3_buf_6_1_1, %branch13_ifconv ], [ %inp3_buf_6_1_1, %branch12_ifconv ], [ %inp3_buf_6_1_1, %branch11_ifconv ], [ %inp3_buf_6_1_1, %branch10_ifconv ], [ %inp3_buf_6_1_1, %branch9_ifconv ], [ %inp3_buf_6_1_1, %branch8_ifconv ], [ %inp3_buf_6_1_1, %branch7_ifconv ], [ %inp3_buf_6_1_5, %branch6_ifconv ], [ %inp3_buf_6_1_1, %branch5_ifconv ], [ %inp3_buf_6_1_1, %branch4_ifconv ], [ %inp3_buf_6_1_1, %branch3_ifconv ], [ %inp3_buf_6_1_1, %branch2_ifconv ], [ %inp3_buf_6_1_1, %branch1_ifconv ], [ %inp3_buf_6_1_1, %branch0_ifconv ]"
ST_66 : Operation 611 [1/1] (0.00ns)   --->   "%inp3_buf_6_0_s = phi i32 [ %inp3_buf_6_0_1, %branch15_ifconv ], [ %inp3_buf_6_0_1, %branch14_ifconv ], [ %inp3_buf_6_0_1, %branch13_ifconv ], [ %inp3_buf_6_0_1, %branch12_ifconv ], [ %inp3_buf_6_0_1, %branch11_ifconv ], [ %inp3_buf_6_0_1, %branch10_ifconv ], [ %inp3_buf_6_0_1, %branch9_ifconv ], [ %inp3_buf_6_0_1, %branch8_ifconv ], [ %inp3_buf_6_0_1, %branch7_ifconv ], [ %inp3_buf_15_1_14, %branch6_ifconv ], [ %inp3_buf_6_0_1, %branch5_ifconv ], [ %inp3_buf_6_0_1, %branch4_ifconv ], [ %inp3_buf_6_0_1, %branch3_ifconv ], [ %inp3_buf_6_0_1, %branch2_ifconv ], [ %inp3_buf_6_0_1, %branch1_ifconv ], [ %inp3_buf_6_0_1, %branch0_ifconv ]"
ST_66 : Operation 612 [1/1] (0.00ns)   --->   "%inp3_buf_5_1_2 = phi i32 [ %inp3_buf_5_1_1, %branch15_ifconv ], [ %inp3_buf_5_1_1, %branch14_ifconv ], [ %inp3_buf_5_1_1, %branch13_ifconv ], [ %inp3_buf_5_1_1, %branch12_ifconv ], [ %inp3_buf_5_1_1, %branch11_ifconv ], [ %inp3_buf_5_1_1, %branch10_ifconv ], [ %inp3_buf_5_1_1, %branch9_ifconv ], [ %inp3_buf_5_1_1, %branch8_ifconv ], [ %inp3_buf_5_1_1, %branch7_ifconv ], [ %inp3_buf_5_1_1, %branch6_ifconv ], [ %inp3_buf_5_1_5, %branch5_ifconv ], [ %inp3_buf_5_1_1, %branch4_ifconv ], [ %inp3_buf_5_1_1, %branch3_ifconv ], [ %inp3_buf_5_1_1, %branch2_ifconv ], [ %inp3_buf_5_1_1, %branch1_ifconv ], [ %inp3_buf_5_1_1, %branch0_ifconv ]"
ST_66 : Operation 613 [1/1] (0.00ns)   --->   "%inp3_buf_5_0_s = phi i32 [ %inp3_buf_5_0_1, %branch15_ifconv ], [ %inp3_buf_5_0_1, %branch14_ifconv ], [ %inp3_buf_5_0_1, %branch13_ifconv ], [ %inp3_buf_5_0_1, %branch12_ifconv ], [ %inp3_buf_5_0_1, %branch11_ifconv ], [ %inp3_buf_5_0_1, %branch10_ifconv ], [ %inp3_buf_5_0_1, %branch9_ifconv ], [ %inp3_buf_5_0_1, %branch8_ifconv ], [ %inp3_buf_5_0_1, %branch7_ifconv ], [ %inp3_buf_5_0_1, %branch6_ifconv ], [ %inp3_buf_15_1_13, %branch5_ifconv ], [ %inp3_buf_5_0_1, %branch4_ifconv ], [ %inp3_buf_5_0_1, %branch3_ifconv ], [ %inp3_buf_5_0_1, %branch2_ifconv ], [ %inp3_buf_5_0_1, %branch1_ifconv ], [ %inp3_buf_5_0_1, %branch0_ifconv ]"
ST_66 : Operation 614 [1/1] (0.00ns)   --->   "%inp3_buf_4_1_2 = phi i32 [ %inp3_buf_4_1_1, %branch15_ifconv ], [ %inp3_buf_4_1_1, %branch14_ifconv ], [ %inp3_buf_4_1_1, %branch13_ifconv ], [ %inp3_buf_4_1_1, %branch12_ifconv ], [ %inp3_buf_4_1_1, %branch11_ifconv ], [ %inp3_buf_4_1_1, %branch10_ifconv ], [ %inp3_buf_4_1_1, %branch9_ifconv ], [ %inp3_buf_4_1_1, %branch8_ifconv ], [ %inp3_buf_4_1_1, %branch7_ifconv ], [ %inp3_buf_4_1_1, %branch6_ifconv ], [ %inp3_buf_4_1_1, %branch5_ifconv ], [ %inp3_buf_4_1_5, %branch4_ifconv ], [ %inp3_buf_4_1_1, %branch3_ifconv ], [ %inp3_buf_4_1_1, %branch2_ifconv ], [ %inp3_buf_4_1_1, %branch1_ifconv ], [ %inp3_buf_4_1_1, %branch0_ifconv ]"
ST_66 : Operation 615 [1/1] (0.00ns)   --->   "%inp3_buf_4_0_s = phi i32 [ %inp3_buf_4_0_1, %branch15_ifconv ], [ %inp3_buf_4_0_1, %branch14_ifconv ], [ %inp3_buf_4_0_1, %branch13_ifconv ], [ %inp3_buf_4_0_1, %branch12_ifconv ], [ %inp3_buf_4_0_1, %branch11_ifconv ], [ %inp3_buf_4_0_1, %branch10_ifconv ], [ %inp3_buf_4_0_1, %branch9_ifconv ], [ %inp3_buf_4_0_1, %branch8_ifconv ], [ %inp3_buf_4_0_1, %branch7_ifconv ], [ %inp3_buf_4_0_1, %branch6_ifconv ], [ %inp3_buf_4_0_1, %branch5_ifconv ], [ %inp3_buf_15_1_12, %branch4_ifconv ], [ %inp3_buf_4_0_1, %branch3_ifconv ], [ %inp3_buf_4_0_1, %branch2_ifconv ], [ %inp3_buf_4_0_1, %branch1_ifconv ], [ %inp3_buf_4_0_1, %branch0_ifconv ]"
ST_66 : Operation 616 [1/1] (0.00ns)   --->   "%inp3_buf_3_1_2 = phi i32 [ %inp3_buf_3_1_1, %branch15_ifconv ], [ %inp3_buf_3_1_1, %branch14_ifconv ], [ %inp3_buf_3_1_1, %branch13_ifconv ], [ %inp3_buf_3_1_1, %branch12_ifconv ], [ %inp3_buf_3_1_1, %branch11_ifconv ], [ %inp3_buf_3_1_1, %branch10_ifconv ], [ %inp3_buf_3_1_1, %branch9_ifconv ], [ %inp3_buf_3_1_1, %branch8_ifconv ], [ %inp3_buf_3_1_1, %branch7_ifconv ], [ %inp3_buf_3_1_1, %branch6_ifconv ], [ %inp3_buf_3_1_1, %branch5_ifconv ], [ %inp3_buf_3_1_1, %branch4_ifconv ], [ %inp3_buf_3_1_5, %branch3_ifconv ], [ %inp3_buf_3_1_1, %branch2_ifconv ], [ %inp3_buf_3_1_1, %branch1_ifconv ], [ %inp3_buf_3_1_1, %branch0_ifconv ]"
ST_66 : Operation 617 [1/1] (0.00ns)   --->   "%inp3_buf_3_0_s = phi i32 [ %inp3_buf_3_0_1, %branch15_ifconv ], [ %inp3_buf_3_0_1, %branch14_ifconv ], [ %inp3_buf_3_0_1, %branch13_ifconv ], [ %inp3_buf_3_0_1, %branch12_ifconv ], [ %inp3_buf_3_0_1, %branch11_ifconv ], [ %inp3_buf_3_0_1, %branch10_ifconv ], [ %inp3_buf_3_0_1, %branch9_ifconv ], [ %inp3_buf_3_0_1, %branch8_ifconv ], [ %inp3_buf_3_0_1, %branch7_ifconv ], [ %inp3_buf_3_0_1, %branch6_ifconv ], [ %inp3_buf_3_0_1, %branch5_ifconv ], [ %inp3_buf_3_0_1, %branch4_ifconv ], [ %inp3_buf_15_1_11, %branch3_ifconv ], [ %inp3_buf_3_0_1, %branch2_ifconv ], [ %inp3_buf_3_0_1, %branch1_ifconv ], [ %inp3_buf_3_0_1, %branch0_ifconv ]"
ST_66 : Operation 618 [1/1] (0.00ns)   --->   "%inp3_buf_2_1_2 = phi i32 [ %inp3_buf_2_1_1, %branch15_ifconv ], [ %inp3_buf_2_1_1, %branch14_ifconv ], [ %inp3_buf_2_1_1, %branch13_ifconv ], [ %inp3_buf_2_1_1, %branch12_ifconv ], [ %inp3_buf_2_1_1, %branch11_ifconv ], [ %inp3_buf_2_1_1, %branch10_ifconv ], [ %inp3_buf_2_1_1, %branch9_ifconv ], [ %inp3_buf_2_1_1, %branch8_ifconv ], [ %inp3_buf_2_1_1, %branch7_ifconv ], [ %inp3_buf_2_1_1, %branch6_ifconv ], [ %inp3_buf_2_1_1, %branch5_ifconv ], [ %inp3_buf_2_1_1, %branch4_ifconv ], [ %inp3_buf_2_1_1, %branch3_ifconv ], [ %inp3_buf_2_1_5, %branch2_ifconv ], [ %inp3_buf_2_1_1, %branch1_ifconv ], [ %inp3_buf_2_1_1, %branch0_ifconv ]"
ST_66 : Operation 619 [1/1] (0.00ns)   --->   "%inp3_buf_2_0_s = phi i32 [ %inp3_buf_2_0_1, %branch15_ifconv ], [ %inp3_buf_2_0_1, %branch14_ifconv ], [ %inp3_buf_2_0_1, %branch13_ifconv ], [ %inp3_buf_2_0_1, %branch12_ifconv ], [ %inp3_buf_2_0_1, %branch11_ifconv ], [ %inp3_buf_2_0_1, %branch10_ifconv ], [ %inp3_buf_2_0_1, %branch9_ifconv ], [ %inp3_buf_2_0_1, %branch8_ifconv ], [ %inp3_buf_2_0_1, %branch7_ifconv ], [ %inp3_buf_2_0_1, %branch6_ifconv ], [ %inp3_buf_2_0_1, %branch5_ifconv ], [ %inp3_buf_2_0_1, %branch4_ifconv ], [ %inp3_buf_2_0_1, %branch3_ifconv ], [ %inp3_buf_15_1_10, %branch2_ifconv ], [ %inp3_buf_2_0_1, %branch1_ifconv ], [ %inp3_buf_2_0_1, %branch0_ifconv ]"
ST_66 : Operation 620 [1/1] (0.00ns)   --->   "%inp3_buf_1_1_2 = phi i32 [ %inp3_buf_1_1_1, %branch15_ifconv ], [ %inp3_buf_1_1_1, %branch14_ifconv ], [ %inp3_buf_1_1_1, %branch13_ifconv ], [ %inp3_buf_1_1_1, %branch12_ifconv ], [ %inp3_buf_1_1_1, %branch11_ifconv ], [ %inp3_buf_1_1_1, %branch10_ifconv ], [ %inp3_buf_1_1_1, %branch9_ifconv ], [ %inp3_buf_1_1_1, %branch8_ifconv ], [ %inp3_buf_1_1_1, %branch7_ifconv ], [ %inp3_buf_1_1_1, %branch6_ifconv ], [ %inp3_buf_1_1_1, %branch5_ifconv ], [ %inp3_buf_1_1_1, %branch4_ifconv ], [ %inp3_buf_1_1_1, %branch3_ifconv ], [ %inp3_buf_1_1_1, %branch2_ifconv ], [ %inp3_buf_1_1_5, %branch1_ifconv ], [ %inp3_buf_1_1_1, %branch0_ifconv ]"
ST_66 : Operation 621 [1/1] (0.00ns)   --->   "%inp3_buf_1_0_s = phi i32 [ %inp3_buf_1_0_1, %branch15_ifconv ], [ %inp3_buf_1_0_1, %branch14_ifconv ], [ %inp3_buf_1_0_1, %branch13_ifconv ], [ %inp3_buf_1_0_1, %branch12_ifconv ], [ %inp3_buf_1_0_1, %branch11_ifconv ], [ %inp3_buf_1_0_1, %branch10_ifconv ], [ %inp3_buf_1_0_1, %branch9_ifconv ], [ %inp3_buf_1_0_1, %branch8_ifconv ], [ %inp3_buf_1_0_1, %branch7_ifconv ], [ %inp3_buf_1_0_1, %branch6_ifconv ], [ %inp3_buf_1_0_1, %branch5_ifconv ], [ %inp3_buf_1_0_1, %branch4_ifconv ], [ %inp3_buf_1_0_1, %branch3_ifconv ], [ %inp3_buf_1_0_1, %branch2_ifconv ], [ %inp3_buf_15_1_9, %branch1_ifconv ], [ %inp3_buf_1_0_1, %branch0_ifconv ]"
ST_66 : Operation 622 [1/1] (0.00ns)   --->   "%inp3_buf_0_1_2 = phi i32 [ %inp3_buf_0_1_1, %branch15_ifconv ], [ %inp3_buf_0_1_1, %branch14_ifconv ], [ %inp3_buf_0_1_1, %branch13_ifconv ], [ %inp3_buf_0_1_1, %branch12_ifconv ], [ %inp3_buf_0_1_1, %branch11_ifconv ], [ %inp3_buf_0_1_1, %branch10_ifconv ], [ %inp3_buf_0_1_1, %branch9_ifconv ], [ %inp3_buf_0_1_1, %branch8_ifconv ], [ %inp3_buf_0_1_1, %branch7_ifconv ], [ %inp3_buf_0_1_1, %branch6_ifconv ], [ %inp3_buf_0_1_1, %branch5_ifconv ], [ %inp3_buf_0_1_1, %branch4_ifconv ], [ %inp3_buf_0_1_1, %branch3_ifconv ], [ %inp3_buf_0_1_1, %branch2_ifconv ], [ %inp3_buf_0_1_1, %branch1_ifconv ], [ %inp3_buf_0_1_5, %branch0_ifconv ]"
ST_66 : Operation 623 [1/1] (0.00ns)   --->   "%inp3_buf_0_0_2 = phi i32 [ %inp3_buf_0_0_1, %branch15_ifconv ], [ %inp3_buf_0_0_1, %branch14_ifconv ], [ %inp3_buf_0_0_1, %branch13_ifconv ], [ %inp3_buf_0_0_1, %branch12_ifconv ], [ %inp3_buf_0_0_1, %branch11_ifconv ], [ %inp3_buf_0_0_1, %branch10_ifconv ], [ %inp3_buf_0_0_1, %branch9_ifconv ], [ %inp3_buf_0_0_1, %branch8_ifconv ], [ %inp3_buf_0_0_1, %branch7_ifconv ], [ %inp3_buf_0_0_1, %branch6_ifconv ], [ %inp3_buf_0_0_1, %branch5_ifconv ], [ %inp3_buf_0_0_1, %branch4_ifconv ], [ %inp3_buf_0_0_1, %branch3_ifconv ], [ %inp3_buf_0_0_1, %branch2_ifconv ], [ %inp3_buf_0_0_1, %branch1_ifconv ], [ %inp3_buf_15_1_8, %branch0_ifconv ]"
ST_66 : Operation 624 [1/1] (0.00ns)   --->   "%burstread_rend47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2) nounwind"
ST_66 : Operation 625 [1/1] (0.00ns)   --->   "br label %burst.rd.header36"

 <State 67> : 0.66ns
ST_67 : Operation 626 [1/1] (0.65ns)   --->   "br label %burst.rd.end35.0"

 <State 68> : 2.51ns
ST_68 : Operation 627 [1/1] (0.00ns)   --->   "%inp3_buf_15_1_3 = phi i32 [ %inp3_buf_15_1_4, %burst.rd.end35.1_ifconv ], [ %inp3_buf_15_1_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 628 [1/1] (0.00ns)   --->   "%inp3_buf_15_0_3 = phi i32 [ %inp3_buf_15_1_24, %burst.rd.end35.1_ifconv ], [ %inp3_buf_15_0_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 629 [1/1] (0.00ns)   --->   "%inp3_buf_14_1_3 = phi i32 [ %inp3_buf_14_1_4, %burst.rd.end35.1_ifconv ], [ %inp3_buf_14_1_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 630 [1/1] (0.00ns)   --->   "%inp3_buf_14_0_3 = phi i32 [ %inp3_buf_14_1_8, %burst.rd.end35.1_ifconv ], [ %inp3_buf_14_0_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 631 [1/1] (0.00ns)   --->   "%inp3_buf_13_1_3 = phi i32 [ %inp3_buf_13_1_4, %burst.rd.end35.1_ifconv ], [ %inp3_buf_13_1_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 632 [1/1] (0.00ns)   --->   "%inp3_buf_13_0_3 = phi i32 [ %inp3_buf_13_1_8, %burst.rd.end35.1_ifconv ], [ %inp3_buf_13_0_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 633 [1/1] (0.00ns)   --->   "%inp3_buf_12_1_3 = phi i32 [ %inp3_buf_12_1_4, %burst.rd.end35.1_ifconv ], [ %inp3_buf_12_1_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 634 [1/1] (0.00ns)   --->   "%inp3_buf_12_0_3 = phi i32 [ %inp3_buf_12_1_8, %burst.rd.end35.1_ifconv ], [ %inp3_buf_12_0_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 635 [1/1] (0.00ns)   --->   "%inp3_buf_11_1_3 = phi i32 [ %inp3_buf_11_1_4, %burst.rd.end35.1_ifconv ], [ %inp3_buf_11_1_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 636 [1/1] (0.00ns)   --->   "%inp3_buf_11_0_3 = phi i32 [ %inp3_buf_11_1_8, %burst.rd.end35.1_ifconv ], [ %inp3_buf_11_0_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 637 [1/1] (0.00ns)   --->   "%inp3_buf_10_1_3 = phi i32 [ %inp3_buf_10_1_4, %burst.rd.end35.1_ifconv ], [ %inp3_buf_10_1_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 638 [1/1] (0.00ns)   --->   "%inp3_buf_10_0_3 = phi i32 [ %inp3_buf_10_1_8, %burst.rd.end35.1_ifconv ], [ %inp3_buf_10_0_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 639 [1/1] (0.00ns)   --->   "%inp3_buf_9_1_3 = phi i32 [ %inp3_buf_9_1_4, %burst.rd.end35.1_ifconv ], [ %inp3_buf_9_1_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 640 [1/1] (0.00ns)   --->   "%inp3_buf_9_0_3 = phi i32 [ %inp3_buf_9_1_8, %burst.rd.end35.1_ifconv ], [ %inp3_buf_9_0_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 641 [1/1] (0.00ns)   --->   "%inp3_buf_8_1_3 = phi i32 [ %inp3_buf_8_1_4, %burst.rd.end35.1_ifconv ], [ %inp3_buf_8_1_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 642 [1/1] (0.00ns)   --->   "%inp3_buf_8_0_3 = phi i32 [ %inp3_buf_8_1_8, %burst.rd.end35.1_ifconv ], [ %inp3_buf_8_0_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 643 [1/1] (0.00ns)   --->   "%inp3_buf_7_1_3 = phi i32 [ %inp3_buf_7_1_4, %burst.rd.end35.1_ifconv ], [ %inp3_buf_7_1_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 644 [1/1] (0.00ns)   --->   "%inp3_buf_7_0_3 = phi i32 [ %inp3_buf_7_1_8, %burst.rd.end35.1_ifconv ], [ %inp3_buf_7_0_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 645 [1/1] (0.00ns)   --->   "%inp3_buf_6_1_3 = phi i32 [ %inp3_buf_6_1_4, %burst.rd.end35.1_ifconv ], [ %inp3_buf_6_1_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 646 [1/1] (0.00ns)   --->   "%inp3_buf_6_0_3 = phi i32 [ %inp3_buf_6_1_8, %burst.rd.end35.1_ifconv ], [ %inp3_buf_6_0_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 647 [1/1] (0.00ns)   --->   "%inp3_buf_5_1_3 = phi i32 [ %inp3_buf_5_1_4, %burst.rd.end35.1_ifconv ], [ %inp3_buf_5_1_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 648 [1/1] (0.00ns)   --->   "%inp3_buf_5_0_3 = phi i32 [ %inp3_buf_5_1_8, %burst.rd.end35.1_ifconv ], [ %inp3_buf_5_0_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 649 [1/1] (0.00ns)   --->   "%inp3_buf_4_1_3 = phi i32 [ %inp3_buf_4_1_4, %burst.rd.end35.1_ifconv ], [ %inp3_buf_4_1_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 650 [1/1] (0.00ns)   --->   "%inp3_buf_4_0_3 = phi i32 [ %inp3_buf_4_1_8, %burst.rd.end35.1_ifconv ], [ %inp3_buf_4_0_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 651 [1/1] (0.00ns)   --->   "%inp3_buf_3_1_3 = phi i32 [ %inp3_buf_3_1_4, %burst.rd.end35.1_ifconv ], [ %inp3_buf_3_1_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 652 [1/1] (0.00ns)   --->   "%inp3_buf_3_0_3 = phi i32 [ %inp3_buf_3_1_8, %burst.rd.end35.1_ifconv ], [ %inp3_buf_3_0_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 653 [1/1] (0.00ns)   --->   "%inp3_buf_2_1_3 = phi i32 [ %inp3_buf_2_1_4, %burst.rd.end35.1_ifconv ], [ %inp3_buf_2_1_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 654 [1/1] (0.00ns)   --->   "%inp3_buf_2_0_3 = phi i32 [ %inp3_buf_2_1_8, %burst.rd.end35.1_ifconv ], [ %inp3_buf_2_0_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 655 [1/1] (0.00ns)   --->   "%inp3_buf_1_1_3 = phi i32 [ %inp3_buf_1_1_4, %burst.rd.end35.1_ifconv ], [ %inp3_buf_1_1_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 656 [1/1] (0.00ns)   --->   "%inp3_buf_1_0_3 = phi i32 [ %inp3_buf_1_1_8, %burst.rd.end35.1_ifconv ], [ %inp3_buf_1_0_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 657 [1/1] (0.00ns)   --->   "%inp3_buf_0_1_3 = phi i32 [ %inp3_buf_0_1_4, %burst.rd.end35.1_ifconv ], [ %inp3_buf_0_1_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 658 [1/1] (0.00ns)   --->   "%inp3_buf_0_0_s = phi i32 [ %inp3_buf_0_1_8, %burst.rd.end35.1_ifconv ], [ %inp3_buf_0_0_1, %burst.rd.end35.0.preheader ]"
ST_68 : Operation 659 [1/1] (0.00ns)   --->   "%k1 = phi i6 [ %k_s, %burst.rd.end35.1_ifconv ], [ 0, %burst.rd.end35.0.preheader ]" [../src/chenidct.c:302]
ST_68 : Operation 660 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"
ST_68 : Operation 661 [1/1] (0.78ns)   --->   "%exitcond = icmp eq i6 %k1, -32" [../src/chenidct.c:302]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 662 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %burst.wr.header50.preheader, label %burst.rd.end35.1_ifconv" [../src/chenidct.c:302]
ST_68 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %k1, i32 4)" [../src/chenidct.c:302]
ST_68 : Operation 664 [1/1] (0.48ns)   --->   "%inp3_buf_load_0_phi = select i1 %tmp_89, i32 %inp3_buf_0_1_3, i32 %inp3_buf_0_0_s" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node tmp_91)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp3_buf_load_0_phi, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node tmp_91)   --->   "%tmp_131_cast_cast = select i1 %tmp_90, i32 -8, i32 8" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 667 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_91 = add i32 %tmp_131_cast_cast, %inp3_buf_load_0_phi" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_91, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 669 [1/1] (1.01ns)   --->   "%p_neg = sub i32 0, %tmp_91" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_93 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_94 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_91, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 672 [1/1] (0.48ns)   --->   "%inp3_buf_load_113_ph = select i1 %tmp_89, i32 %inp3_buf_1_1_3, i32 %inp3_buf_1_0_3" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_1)   --->   "%tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp3_buf_load_113_ph, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_1)   --->   "%tmp_139_cast_cast = select i1 %tmp_95, i32 -8, i32 8" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 675 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_136_1 = add i32 %tmp_139_cast_cast, %inp3_buf_load_113_ph" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_136_1, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 677 [1/1] (1.01ns)   --->   "%p_neg_1 = sub i32 0, %tmp_136_1" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_97 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_1, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_98 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_136_1, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 680 [1/1] (0.48ns)   --->   "%inp3_buf_load_2_phi = select i1 %tmp_89, i32 %inp3_buf_2_1_3, i32 %inp3_buf_2_0_3" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_2)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp3_buf_load_2_phi, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_2)   --->   "%tmp_142_cast_cast = select i1 %tmp_99, i32 -8, i32 8" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 683 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_136_2 = add i32 %tmp_142_cast_cast, %inp3_buf_load_2_phi" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_136_2, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 685 [1/1] (1.01ns)   --->   "%p_neg_2 = sub i32 0, %tmp_136_2" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_101 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_2, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_102 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_136_2, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 688 [1/1] (0.48ns)   --->   "%inp3_buf_load_3_phi = select i1 %tmp_89, i32 %inp3_buf_3_1_3, i32 %inp3_buf_3_0_3" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_3)   --->   "%tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp3_buf_load_3_phi, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_3)   --->   "%tmp_145_cast_cast = select i1 %tmp_103, i32 -8, i32 8" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 691 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_136_3 = add i32 %tmp_145_cast_cast, %inp3_buf_load_3_phi" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_136_3, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 693 [1/1] (1.01ns)   --->   "%p_neg_3 = sub i32 0, %tmp_136_3" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_105 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_3, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_106 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_136_3, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 696 [1/1] (0.48ns)   --->   "%inp3_buf_load_4_phi = select i1 %tmp_89, i32 %inp3_buf_4_1_3, i32 %inp3_buf_4_0_3" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_4)   --->   "%tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp3_buf_load_4_phi, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_4)   --->   "%tmp_148_cast_cast = select i1 %tmp_107, i32 -8, i32 8" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 699 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_136_4 = add i32 %tmp_148_cast_cast, %inp3_buf_load_4_phi" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_136_4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 701 [1/1] (1.01ns)   --->   "%p_neg_4 = sub i32 0, %tmp_136_4" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_109 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_4, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_110 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_136_4, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 704 [1/1] (0.48ns)   --->   "%inp3_buf_load_5_phi = select i1 %tmp_89, i32 %inp3_buf_5_1_3, i32 %inp3_buf_5_0_3" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_5)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp3_buf_load_5_phi, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_5)   --->   "%tmp_151_cast_cast = select i1 %tmp_111, i32 -8, i32 8" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 707 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_136_5 = add i32 %tmp_151_cast_cast, %inp3_buf_load_5_phi" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_136_5, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 709 [1/1] (1.01ns)   --->   "%p_neg_5 = sub i32 0, %tmp_136_5" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_113 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_5, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_114 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_136_5, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 712 [1/1] (0.48ns)   --->   "%inp3_buf_load_6_phi = select i1 %tmp_89, i32 %inp3_buf_6_1_3, i32 %inp3_buf_6_0_3" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_6)   --->   "%tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp3_buf_load_6_phi, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_6)   --->   "%tmp_154_cast_cast = select i1 %tmp_115, i32 -8, i32 8" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 715 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_136_6 = add i32 %tmp_154_cast_cast, %inp3_buf_load_6_phi" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_136_6, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 717 [1/1] (1.01ns)   --->   "%p_neg_6 = sub i32 0, %tmp_136_6" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_117 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_6, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_118 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_136_6, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 720 [1/1] (0.48ns)   --->   "%inp3_buf_load_7_phi = select i1 %tmp_89, i32 %inp3_buf_7_1_3, i32 %inp3_buf_7_0_3" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_7)   --->   "%tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp3_buf_load_7_phi, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_7)   --->   "%tmp_157_cast_cast = select i1 %tmp_119, i32 -8, i32 8" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 723 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_136_7 = add i32 %tmp_157_cast_cast, %inp3_buf_load_7_phi" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_136_7, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 725 [1/1] (1.01ns)   --->   "%p_neg_7 = sub i32 0, %tmp_136_7" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_120 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_7, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_121 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_136_7, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 728 [1/1] (0.48ns)   --->   "%inp3_buf_load_8_phi = select i1 %tmp_89, i32 %inp3_buf_8_1_3, i32 %inp3_buf_8_0_3" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_8)   --->   "%tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp3_buf_load_8_phi, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_8)   --->   "%tmp_160_cast_cast = select i1 %tmp_125, i32 -8, i32 8" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 731 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_136_8 = add i32 %tmp_160_cast_cast, %inp3_buf_load_8_phi" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_136_8, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 733 [1/1] (1.01ns)   --->   "%p_neg_8 = sub i32 0, %tmp_136_8" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_123 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_8, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_124 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_136_8, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 736 [1/1] (0.48ns)   --->   "%inp3_buf_load_9_phi = select i1 %tmp_89, i32 %inp3_buf_9_1_3, i32 %inp3_buf_9_0_3" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_9)   --->   "%tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp3_buf_load_9_phi, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_9)   --->   "%tmp_163_cast_cast = select i1 %tmp_131, i32 -8, i32 8" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 739 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_136_9 = add i32 %tmp_163_cast_cast, %inp3_buf_load_9_phi" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_136_9, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 741 [1/1] (1.01ns)   --->   "%p_neg_9 = sub i32 0, %tmp_136_9" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_126 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_9, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_127 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_136_9, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 744 [1/1] (0.48ns)   --->   "%inp3_buf_load_10_phi = select i1 %tmp_89, i32 %inp3_buf_10_1_3, i32 %inp3_buf_10_0_3" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_s)   --->   "%tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp3_buf_load_10_phi, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_s)   --->   "%tmp_166_cast_cast = select i1 %tmp_137, i32 -8, i32 8" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 747 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_136_s = add i32 %tmp_166_cast_cast, %inp3_buf_load_10_phi" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_136_s, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 749 [1/1] (1.01ns)   --->   "%p_neg_s = sub i32 0, %tmp_136_s" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_129 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_s, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_130 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_136_s, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 752 [1/1] (0.48ns)   --->   "%inp3_buf_load_11_phi = select i1 %tmp_89, i32 %inp3_buf_11_1_3, i32 %inp3_buf_11_0_3" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_10)   --->   "%tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp3_buf_load_11_phi, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_10)   --->   "%tmp_169_cast_cast = select i1 %tmp_143, i32 -8, i32 8" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 755 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_136_10 = add i32 %tmp_169_cast_cast, %inp3_buf_load_11_phi" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_136_10, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 757 [1/1] (1.01ns)   --->   "%p_neg_10 = sub i32 0, %tmp_136_10" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_132 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_10, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_136 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_136_10, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 760 [1/1] (0.48ns)   --->   "%inp3_buf_load_12_phi = select i1 %tmp_89, i32 %inp3_buf_12_1_3, i32 %inp3_buf_12_0_3" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_11)   --->   "%tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp3_buf_load_12_phi, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_11)   --->   "%tmp_172_cast_cast = select i1 %tmp_150, i32 -8, i32 8" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 763 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_136_11 = add i32 %tmp_172_cast_cast, %inp3_buf_load_12_phi" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_136_11, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 765 [1/1] (1.01ns)   --->   "%p_neg_11 = sub i32 0, %tmp_136_11" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_138 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_11, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_139 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_136_11, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 768 [1/1] (0.48ns)   --->   "%inp3_buf_load_13_phi = select i1 %tmp_89, i32 %inp3_buf_13_1_3, i32 %inp3_buf_13_0_3" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_12)   --->   "%tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp3_buf_load_13_phi, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_12)   --->   "%tmp_175_cast_cast = select i1 %tmp_152, i32 -8, i32 8" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 771 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_136_12 = add i32 %tmp_175_cast_cast, %inp3_buf_load_13_phi" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_136_12, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 773 [1/1] (1.01ns)   --->   "%p_neg_12 = sub i32 0, %tmp_136_12" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_141 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_12, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_142 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_136_12, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 776 [1/1] (0.48ns)   --->   "%inp3_buf_load_14_phi = select i1 %tmp_89, i32 %inp3_buf_14_1_3, i32 %inp3_buf_14_0_3" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_13)   --->   "%tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp3_buf_load_14_phi, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_13)   --->   "%tmp_178_cast_cast = select i1 %tmp_154, i32 -8, i32 8" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 779 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_136_13 = add i32 %tmp_178_cast_cast, %inp3_buf_load_14_phi" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_136_13, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 781 [1/1] (1.01ns)   --->   "%p_neg_13 = sub i32 0, %tmp_136_13" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_144 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_13, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_145 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_136_13, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 784 [1/1] (0.48ns)   --->   "%inp3_buf_load_15_phi = select i1 %tmp_89, i32 %inp3_buf_15_1_3, i32 %inp3_buf_15_0_3" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_14)   --->   "%tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp3_buf_load_15_phi, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node tmp_136_14)   --->   "%tmp_181_cast_cast = select i1 %tmp_156, i32 -8, i32 8" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 787 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_136_14 = add i32 %tmp_181_cast_cast, %inp3_buf_load_15_phi" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_136_14, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 789 [1/1] (1.01ns)   --->   "%p_neg_14 = sub i32 0, %tmp_136_14" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_147 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_14, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_148 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_136_14, i32 4, i32 31)" [../src/chenidct.c:304]
ST_68 : Operation 792 [1/1] (0.78ns)   --->   "%k_s = add i6 %k1, 16" [../src/chenidct.c:302]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 793 [1/1] (0.65ns)   --->   "br label %burst.wr.header50"

 <State 69> : 1.94ns
ST_69 : Operation 794 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i28 %tmp_93 to i29" [../src/chenidct.c:304]
ST_69 : Operation 795 [1/1] (0.97ns)   --->   "%p_neg_t = sub i29 0, %p_lshr_cast" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 796 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i28 %tmp_94 to i29" [../src/chenidct.c:304]
ST_69 : Operation 797 [1/1] (0.48ns)   --->   "%inp3_buf_0_1_9 = select i1 %tmp_92, i29 %p_neg_t, i29 %p_lshr_f_cast" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 798 [1/1] (0.00ns)   --->   "%inp3_buf_0_0_3_cas = sext i29 %inp3_buf_0_1_9 to i32" [../src/chenidct.c:304]
ST_69 : Operation 799 [1/1] (0.48ns)   --->   "%inp3_buf_0_1_4 = select i1 %tmp_89, i32 %inp3_buf_0_0_3_cas, i32 %inp3_buf_0_1_3" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 800 [1/1] (0.48ns)   --->   "%inp3_buf_0_1_8 = select i1 %tmp_89, i32 %inp3_buf_0_0_s, i32 %inp3_buf_0_0_3_cas" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 801 [1/1] (0.00ns)   --->   "%p_lshr_1_cast = zext i28 %tmp_97 to i29" [../src/chenidct.c:304]
ST_69 : Operation 802 [1/1] (0.97ns)   --->   "%p_neg_t_1 = sub i29 0, %p_lshr_1_cast" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 803 [1/1] (0.00ns)   --->   "%p_lshr_f_1_cast = zext i28 %tmp_98 to i29" [../src/chenidct.c:304]
ST_69 : Operation 804 [1/1] (0.48ns)   --->   "%inp3_buf_1_1_9 = select i1 %tmp_96, i29 %p_neg_t_1, i29 %p_lshr_f_1_cast" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 805 [1/1] (0.00ns)   --->   "%inp3_buf_1_0_2_cas = sext i29 %inp3_buf_1_1_9 to i32" [../src/chenidct.c:304]
ST_69 : Operation 806 [1/1] (0.48ns)   --->   "%inp3_buf_1_1_4 = select i1 %tmp_89, i32 %inp3_buf_1_0_2_cas, i32 %inp3_buf_1_1_3" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 807 [1/1] (0.48ns)   --->   "%inp3_buf_1_1_8 = select i1 %tmp_89, i32 %inp3_buf_1_0_3, i32 %inp3_buf_1_0_2_cas" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 808 [1/1] (0.00ns)   --->   "%p_lshr_2_cast = zext i28 %tmp_101 to i29" [../src/chenidct.c:304]
ST_69 : Operation 809 [1/1] (0.97ns)   --->   "%p_neg_t_2 = sub i29 0, %p_lshr_2_cast" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 810 [1/1] (0.00ns)   --->   "%p_lshr_f_2_cast = zext i28 %tmp_102 to i29" [../src/chenidct.c:304]
ST_69 : Operation 811 [1/1] (0.48ns)   --->   "%inp3_buf_2_1_9 = select i1 %tmp_100, i29 %p_neg_t_2, i29 %p_lshr_f_2_cast" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 812 [1/1] (0.00ns)   --->   "%inp3_buf_2_0_2_cas = sext i29 %inp3_buf_2_1_9 to i32" [../src/chenidct.c:304]
ST_69 : Operation 813 [1/1] (0.48ns)   --->   "%inp3_buf_2_1_4 = select i1 %tmp_89, i32 %inp3_buf_2_0_2_cas, i32 %inp3_buf_2_1_3" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 814 [1/1] (0.48ns)   --->   "%inp3_buf_2_1_8 = select i1 %tmp_89, i32 %inp3_buf_2_0_3, i32 %inp3_buf_2_0_2_cas" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 815 [1/1] (0.00ns)   --->   "%p_lshr_3_cast = zext i28 %tmp_105 to i29" [../src/chenidct.c:304]
ST_69 : Operation 816 [1/1] (0.97ns)   --->   "%p_neg_t_3 = sub i29 0, %p_lshr_3_cast" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 817 [1/1] (0.00ns)   --->   "%p_lshr_f_3_cast = zext i28 %tmp_106 to i29" [../src/chenidct.c:304]
ST_69 : Operation 818 [1/1] (0.48ns)   --->   "%inp3_buf_3_1_9 = select i1 %tmp_104, i29 %p_neg_t_3, i29 %p_lshr_f_3_cast" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 819 [1/1] (0.00ns)   --->   "%inp3_buf_3_0_2_cas = sext i29 %inp3_buf_3_1_9 to i32" [../src/chenidct.c:304]
ST_69 : Operation 820 [1/1] (0.48ns)   --->   "%inp3_buf_3_1_4 = select i1 %tmp_89, i32 %inp3_buf_3_0_2_cas, i32 %inp3_buf_3_1_3" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 821 [1/1] (0.48ns)   --->   "%inp3_buf_3_1_8 = select i1 %tmp_89, i32 %inp3_buf_3_0_3, i32 %inp3_buf_3_0_2_cas" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 822 [1/1] (0.00ns)   --->   "%p_lshr_4_cast = zext i28 %tmp_109 to i29" [../src/chenidct.c:304]
ST_69 : Operation 823 [1/1] (0.97ns)   --->   "%p_neg_t_4 = sub i29 0, %p_lshr_4_cast" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 824 [1/1] (0.00ns)   --->   "%p_lshr_f_4_cast = zext i28 %tmp_110 to i29" [../src/chenidct.c:304]
ST_69 : Operation 825 [1/1] (0.48ns)   --->   "%inp3_buf_4_1_9 = select i1 %tmp_108, i29 %p_neg_t_4, i29 %p_lshr_f_4_cast" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 826 [1/1] (0.00ns)   --->   "%inp3_buf_4_0_2_cas = sext i29 %inp3_buf_4_1_9 to i32" [../src/chenidct.c:304]
ST_69 : Operation 827 [1/1] (0.48ns)   --->   "%inp3_buf_4_1_4 = select i1 %tmp_89, i32 %inp3_buf_4_0_2_cas, i32 %inp3_buf_4_1_3" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 828 [1/1] (0.48ns)   --->   "%inp3_buf_4_1_8 = select i1 %tmp_89, i32 %inp3_buf_4_0_3, i32 %inp3_buf_4_0_2_cas" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 829 [1/1] (0.00ns)   --->   "%p_lshr_5_cast = zext i28 %tmp_113 to i29" [../src/chenidct.c:304]
ST_69 : Operation 830 [1/1] (0.97ns)   --->   "%p_neg_t_5 = sub i29 0, %p_lshr_5_cast" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 831 [1/1] (0.00ns)   --->   "%p_lshr_f_5_cast = zext i28 %tmp_114 to i29" [../src/chenidct.c:304]
ST_69 : Operation 832 [1/1] (0.48ns)   --->   "%inp3_buf_5_1_9 = select i1 %tmp_112, i29 %p_neg_t_5, i29 %p_lshr_f_5_cast" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 833 [1/1] (0.00ns)   --->   "%inp3_buf_5_0_2_cas = sext i29 %inp3_buf_5_1_9 to i32" [../src/chenidct.c:304]
ST_69 : Operation 834 [1/1] (0.48ns)   --->   "%inp3_buf_5_1_4 = select i1 %tmp_89, i32 %inp3_buf_5_0_2_cas, i32 %inp3_buf_5_1_3" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 835 [1/1] (0.48ns)   --->   "%inp3_buf_5_1_8 = select i1 %tmp_89, i32 %inp3_buf_5_0_3, i32 %inp3_buf_5_0_2_cas" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 836 [1/1] (0.00ns)   --->   "%p_lshr_6_cast = zext i28 %tmp_117 to i29" [../src/chenidct.c:304]
ST_69 : Operation 837 [1/1] (0.97ns)   --->   "%p_neg_t_6 = sub i29 0, %p_lshr_6_cast" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 838 [1/1] (0.00ns)   --->   "%p_lshr_f_6_cast = zext i28 %tmp_118 to i29" [../src/chenidct.c:304]
ST_69 : Operation 839 [1/1] (0.48ns)   --->   "%inp3_buf_6_1_9 = select i1 %tmp_116, i29 %p_neg_t_6, i29 %p_lshr_f_6_cast" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 840 [1/1] (0.00ns)   --->   "%inp3_buf_6_0_2_cas = sext i29 %inp3_buf_6_1_9 to i32" [../src/chenidct.c:304]
ST_69 : Operation 841 [1/1] (0.48ns)   --->   "%inp3_buf_6_1_4 = select i1 %tmp_89, i32 %inp3_buf_6_0_2_cas, i32 %inp3_buf_6_1_3" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 842 [1/1] (0.48ns)   --->   "%inp3_buf_6_1_8 = select i1 %tmp_89, i32 %inp3_buf_6_0_3, i32 %inp3_buf_6_0_2_cas" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 843 [1/1] (0.00ns)   --->   "%p_lshr_7_cast = zext i28 %tmp_120 to i29" [../src/chenidct.c:304]
ST_69 : Operation 844 [1/1] (0.97ns)   --->   "%p_neg_t_7 = sub i29 0, %p_lshr_7_cast" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 845 [1/1] (0.00ns)   --->   "%p_lshr_f_7_cast = zext i28 %tmp_121 to i29" [../src/chenidct.c:304]
ST_69 : Operation 846 [1/1] (0.48ns)   --->   "%inp3_buf_7_1_9 = select i1 %tmp_122, i29 %p_neg_t_7, i29 %p_lshr_f_7_cast" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 847 [1/1] (0.00ns)   --->   "%inp3_buf_7_0_2_cas = sext i29 %inp3_buf_7_1_9 to i32" [../src/chenidct.c:304]
ST_69 : Operation 848 [1/1] (0.48ns)   --->   "%inp3_buf_7_1_4 = select i1 %tmp_89, i32 %inp3_buf_7_0_2_cas, i32 %inp3_buf_7_1_3" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 849 [1/1] (0.48ns)   --->   "%inp3_buf_7_1_8 = select i1 %tmp_89, i32 %inp3_buf_7_0_3, i32 %inp3_buf_7_0_2_cas" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 850 [1/1] (0.00ns)   --->   "%p_lshr_8_cast = zext i28 %tmp_123 to i29" [../src/chenidct.c:304]
ST_69 : Operation 851 [1/1] (0.97ns)   --->   "%p_neg_t_8 = sub i29 0, %p_lshr_8_cast" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 852 [1/1] (0.00ns)   --->   "%p_lshr_f_8_cast = zext i28 %tmp_124 to i29" [../src/chenidct.c:304]
ST_69 : Operation 853 [1/1] (0.48ns)   --->   "%inp3_buf_8_1_9 = select i1 %tmp_128, i29 %p_neg_t_8, i29 %p_lshr_f_8_cast" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 854 [1/1] (0.00ns)   --->   "%inp3_buf_8_0_2_cas = sext i29 %inp3_buf_8_1_9 to i32" [../src/chenidct.c:304]
ST_69 : Operation 855 [1/1] (0.48ns)   --->   "%inp3_buf_8_1_4 = select i1 %tmp_89, i32 %inp3_buf_8_0_2_cas, i32 %inp3_buf_8_1_3" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 856 [1/1] (0.48ns)   --->   "%inp3_buf_8_1_8 = select i1 %tmp_89, i32 %inp3_buf_8_0_3, i32 %inp3_buf_8_0_2_cas" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 857 [1/1] (0.00ns)   --->   "%p_lshr_9_cast = zext i28 %tmp_126 to i29" [../src/chenidct.c:304]
ST_69 : Operation 858 [1/1] (0.97ns)   --->   "%p_neg_t_9 = sub i29 0, %p_lshr_9_cast" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 859 [1/1] (0.00ns)   --->   "%p_lshr_f_9_cast = zext i28 %tmp_127 to i29" [../src/chenidct.c:304]
ST_69 : Operation 860 [1/1] (0.48ns)   --->   "%inp3_buf_9_1_9 = select i1 %tmp_135, i29 %p_neg_t_9, i29 %p_lshr_f_9_cast" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 861 [1/1] (0.00ns)   --->   "%inp3_buf_9_0_2_cas = sext i29 %inp3_buf_9_1_9 to i32" [../src/chenidct.c:304]
ST_69 : Operation 862 [1/1] (0.48ns)   --->   "%inp3_buf_9_1_4 = select i1 %tmp_89, i32 %inp3_buf_9_0_2_cas, i32 %inp3_buf_9_1_3" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 863 [1/1] (0.48ns)   --->   "%inp3_buf_9_1_8 = select i1 %tmp_89, i32 %inp3_buf_9_0_3, i32 %inp3_buf_9_0_2_cas" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 864 [1/1] (0.00ns)   --->   "%p_lshr_cast_44 = zext i28 %tmp_129 to i29" [../src/chenidct.c:304]
ST_69 : Operation 865 [1/1] (0.97ns)   --->   "%p_neg_t_s = sub i29 0, %p_lshr_cast_44" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 866 [1/1] (0.00ns)   --->   "%p_lshr_f_cast_45 = zext i28 %tmp_130 to i29" [../src/chenidct.c:304]
ST_69 : Operation 867 [1/1] (0.48ns)   --->   "%inp3_buf_10_1_9 = select i1 %tmp_140, i29 %p_neg_t_s, i29 %p_lshr_f_cast_45" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 868 [1/1] (0.00ns)   --->   "%inp3_buf_10_0_2_ca = sext i29 %inp3_buf_10_1_9 to i32" [../src/chenidct.c:304]
ST_69 : Operation 869 [1/1] (0.48ns)   --->   "%inp3_buf_10_1_4 = select i1 %tmp_89, i32 %inp3_buf_10_0_2_ca, i32 %inp3_buf_10_1_3" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 870 [1/1] (0.48ns)   --->   "%inp3_buf_10_1_8 = select i1 %tmp_89, i32 %inp3_buf_10_0_3, i32 %inp3_buf_10_0_2_ca" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 871 [1/1] (0.00ns)   --->   "%p_lshr_10_cast = zext i28 %tmp_132 to i29" [../src/chenidct.c:304]
ST_69 : Operation 872 [1/1] (0.97ns)   --->   "%p_neg_t_10 = sub i29 0, %p_lshr_10_cast" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 873 [1/1] (0.00ns)   --->   "%p_lshr_f_10_cast = zext i28 %tmp_136 to i29" [../src/chenidct.c:304]
ST_69 : Operation 874 [1/1] (0.48ns)   --->   "%inp3_buf_11_1_9 = select i1 %tmp_146, i29 %p_neg_t_10, i29 %p_lshr_f_10_cast" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 875 [1/1] (0.00ns)   --->   "%inp3_buf_11_0_2_ca = sext i29 %inp3_buf_11_1_9 to i32" [../src/chenidct.c:304]
ST_69 : Operation 876 [1/1] (0.48ns)   --->   "%inp3_buf_11_1_4 = select i1 %tmp_89, i32 %inp3_buf_11_0_2_ca, i32 %inp3_buf_11_1_3" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 877 [1/1] (0.48ns)   --->   "%inp3_buf_11_1_8 = select i1 %tmp_89, i32 %inp3_buf_11_0_3, i32 %inp3_buf_11_0_2_ca" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 878 [1/1] (0.00ns)   --->   "%p_lshr_11_cast = zext i28 %tmp_138 to i29" [../src/chenidct.c:304]
ST_69 : Operation 879 [1/1] (0.97ns)   --->   "%p_neg_t_11 = sub i29 0, %p_lshr_11_cast" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 880 [1/1] (0.00ns)   --->   "%p_lshr_f_11_cast = zext i28 %tmp_139 to i29" [../src/chenidct.c:304]
ST_69 : Operation 881 [1/1] (0.48ns)   --->   "%inp3_buf_12_1_9 = select i1 %tmp_151, i29 %p_neg_t_11, i29 %p_lshr_f_11_cast" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 882 [1/1] (0.00ns)   --->   "%inp3_buf_12_0_2_ca = sext i29 %inp3_buf_12_1_9 to i32" [../src/chenidct.c:304]
ST_69 : Operation 883 [1/1] (0.48ns)   --->   "%inp3_buf_12_1_4 = select i1 %tmp_89, i32 %inp3_buf_12_0_2_ca, i32 %inp3_buf_12_1_3" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 884 [1/1] (0.48ns)   --->   "%inp3_buf_12_1_8 = select i1 %tmp_89, i32 %inp3_buf_12_0_3, i32 %inp3_buf_12_0_2_ca" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 885 [1/1] (0.00ns)   --->   "%p_lshr_12_cast = zext i28 %tmp_141 to i29" [../src/chenidct.c:304]
ST_69 : Operation 886 [1/1] (0.97ns)   --->   "%p_neg_t_12 = sub i29 0, %p_lshr_12_cast" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 887 [1/1] (0.00ns)   --->   "%p_lshr_f_12_cast = zext i28 %tmp_142 to i29" [../src/chenidct.c:304]
ST_69 : Operation 888 [1/1] (0.48ns)   --->   "%inp3_buf_13_1_9 = select i1 %tmp_153, i29 %p_neg_t_12, i29 %p_lshr_f_12_cast" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 889 [1/1] (0.00ns)   --->   "%inp3_buf_13_0_2_ca = sext i29 %inp3_buf_13_1_9 to i32" [../src/chenidct.c:304]
ST_69 : Operation 890 [1/1] (0.48ns)   --->   "%inp3_buf_13_1_4 = select i1 %tmp_89, i32 %inp3_buf_13_0_2_ca, i32 %inp3_buf_13_1_3" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 891 [1/1] (0.48ns)   --->   "%inp3_buf_13_1_8 = select i1 %tmp_89, i32 %inp3_buf_13_0_3, i32 %inp3_buf_13_0_2_ca" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 892 [1/1] (0.00ns)   --->   "%p_lshr_13_cast = zext i28 %tmp_144 to i29" [../src/chenidct.c:304]
ST_69 : Operation 893 [1/1] (0.97ns)   --->   "%p_neg_t_13 = sub i29 0, %p_lshr_13_cast" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 894 [1/1] (0.00ns)   --->   "%p_lshr_f_13_cast = zext i28 %tmp_145 to i29" [../src/chenidct.c:304]
ST_69 : Operation 895 [1/1] (0.48ns)   --->   "%inp3_buf_14_1_9 = select i1 %tmp_155, i29 %p_neg_t_13, i29 %p_lshr_f_13_cast" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 896 [1/1] (0.00ns)   --->   "%inp3_buf_14_0_2_ca = sext i29 %inp3_buf_14_1_9 to i32" [../src/chenidct.c:304]
ST_69 : Operation 897 [1/1] (0.48ns)   --->   "%inp3_buf_14_1_4 = select i1 %tmp_89, i32 %inp3_buf_14_0_2_ca, i32 %inp3_buf_14_1_3" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 898 [1/1] (0.48ns)   --->   "%inp3_buf_14_1_8 = select i1 %tmp_89, i32 %inp3_buf_14_0_3, i32 %inp3_buf_14_0_2_ca" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 899 [1/1] (0.00ns)   --->   "%p_lshr_14_cast = zext i28 %tmp_147 to i29" [../src/chenidct.c:304]
ST_69 : Operation 900 [1/1] (0.97ns)   --->   "%p_neg_t_14 = sub i29 0, %p_lshr_14_cast" [../src/chenidct.c:304]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 901 [1/1] (0.00ns)   --->   "%p_lshr_f_14_cast = zext i28 %tmp_148 to i29" [../src/chenidct.c:304]
ST_69 : Operation 902 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_25 = select i1 %tmp_157, i29 %p_neg_t_14, i29 %p_lshr_f_14_cast" [../src/chenidct.c:304]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 903 [1/1] (0.00ns)   --->   "%inp3_buf_15_0_2_ca = sext i29 %inp3_buf_15_1_25 to i32" [../src/chenidct.c:304]
ST_69 : Operation 904 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_4 = select i1 %tmp_89, i32 %inp3_buf_15_0_2_ca, i32 %inp3_buf_15_1_3" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 905 [1/1] (0.48ns)   --->   "%inp3_buf_15_1_24 = select i1 %tmp_89, i32 %inp3_buf_15_0_3, i32 %inp3_buf_15_0_2_ca" [../src/chenidct.c:302]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 906 [1/1] (0.00ns)   --->   "br label %burst.rd.end35.0" [../src/chenidct.c:302]

 <State 70> : 1.12ns
ST_70 : Operation 907 [1/1] (0.00ns)   --->   "%indvar4 = phi i6 [ %indvar_next4, %burst.wr.body51 ], [ 0, %burst.wr.header50.preheader ]"
ST_70 : Operation 908 [1/1] (0.78ns)   --->   "%exitcond5 = icmp eq i6 %indvar4, -32"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 909 [1/1] (0.78ns)   --->   "%indvar_next4 = add i6 %indvar4, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 910 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %memcpy.tail.loopexit, label %burst.wr.body51"
ST_70 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_158 = trunc i6 %indvar4 to i4"
ST_70 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %indvar4, i32 4)"
ST_70 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_133 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_158, i1 %tmp_159)"
ST_70 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_134 = zext i5 %tmp_133 to i6"
ST_70 : Operation 915 [1/1] (0.78ns)   --->   "%tmp_149 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i6(i32 %inp3_buf_0_0_s, i32 %inp3_buf_0_1_3, i32 %inp3_buf_1_0_3, i32 %inp3_buf_1_1_3, i32 %inp3_buf_2_0_3, i32 %inp3_buf_2_1_3, i32 %inp3_buf_3_0_3, i32 %inp3_buf_3_1_3, i32 %inp3_buf_4_0_3, i32 %inp3_buf_4_1_3, i32 %inp3_buf_5_0_3, i32 %inp3_buf_5_1_3, i32 %inp3_buf_6_0_3, i32 %inp3_buf_6_1_3, i32 %inp3_buf_7_0_3, i32 %inp3_buf_7_1_3, i32 %inp3_buf_8_0_3, i32 %inp3_buf_8_1_3, i32 %inp3_buf_9_0_3, i32 %inp3_buf_9_1_3, i32 %inp3_buf_10_0_3, i32 %inp3_buf_10_1_3, i32 %inp3_buf_11_0_3, i32 %inp3_buf_11_1_3, i32 %inp3_buf_12_0_3, i32 %inp3_buf_12_1_3, i32 %inp3_buf_13_0_3, i32 %inp3_buf_13_1_3, i32 %inp3_buf_14_0_3, i32 %inp3_buf_14_1_3, i32 %inp3_buf_15_0_3, i32 %inp3_buf_15_1_3, i6 %tmp_134) nounwind" [../src/chenidct.c:302]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

 <State 71> : 2.62ns
ST_71 : Operation 916 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"
ST_71 : Operation 917 [1/1] (0.00ns)   --->   "%burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind"
ST_71 : Operation 918 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"
ST_71 : Operation 919 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopName([22 x i8]* @memcpy_OC_y_OC_inp3_s) nounwind"
ST_71 : Operation 920 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 %tmp_149, i4 -1)" [../src/chenidct.c:314]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 921 [1/1] (0.00ns)   --->   "%burstwrite_rend61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin1) nounwind"
ST_71 : Operation 922 [1/1] (0.00ns)   --->   "br label %burst.wr.header50"

 <State 72> : 0.00ns
ST_72 : Operation 923 [1/1] (0.00ns)   --->   "br label %memcpy.tail"

 <State 73> : 2.62ns
ST_73 : Operation 924 [4/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:314]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 74> : 2.62ns
ST_74 : Operation 925 [3/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:314]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 75> : 2.62ns
ST_75 : Operation 926 [2/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:314]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 76> : 2.62ns
ST_76 : Operation 927 [1/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:314]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 928 [1/1] (0.00ns)   --->   "ret void" [../src/chenidct.c:320]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'y' [4]  (1 ns)

 <State 2>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:132) [20]  (2.62 ns)

 <State 3>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:132) [20]  (2.62 ns)

 <State 4>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:132) [20]  (2.62 ns)

 <State 5>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:132) [20]  (2.62 ns)

 <State 6>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:132) [20]  (2.62 ns)

 <State 7>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:132) [20]  (2.62 ns)

 <State 8>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:132) [20]  (2.62 ns)

 <State 9>: 0.817ns
The critical path consists of the following:
	'phi' operation ('indvar') with incoming values : ('indvar_next') [23]  (0 ns)
	'icmp' operation ('exitcond1') [24]  (0.817 ns)

 <State 10>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:132) [33]  (2.62 ns)

 <State 11>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('inp1_buf_addr', ../src/chenidct.c:132) [34]  (0 ns)
	'store' operation (../src/chenidct.c:132) of variable 'BUS_SRC_DST_addr_1_r_1', ../src/chenidct.c:132 on array 'inp1_buf', ../src/chenidct.c:126 [35]  (1.24 ns)

 <State 12>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:133) [39]  (2.62 ns)

 <State 13>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:133) [39]  (2.62 ns)

 <State 14>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:133) [39]  (2.62 ns)

 <State 15>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:133) [39]  (2.62 ns)

 <State 16>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:133) [39]  (2.62 ns)

 <State 17>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:133) [39]  (2.62 ns)

 <State 18>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:133) [39]  (2.62 ns)

 <State 19>: 0.817ns
The critical path consists of the following:
	'phi' operation ('indvar1') with incoming values : ('indvar_next1') [42]  (0 ns)
	'icmp' operation ('exitcond2') [43]  (0.817 ns)

 <State 20>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:133) [52]  (2.62 ns)

 <State 21>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('inp2_buf_addr', ../src/chenidct.c:133) [53]  (0 ns)
	'store' operation (../src/chenidct.c:133) of variable 'BUS_SRC_DST_addr_rea', ../src/chenidct.c:133 on array 'inp2_buf', ../src/chenidct.c:127 [54]  (1.24 ns)

 <State 22>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../src/chenidct.c:139) [60]  (0.656 ns)

 <State 23>: 1.57ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../src/chenidct.c:139) [60]  (0 ns)
	'xor' operation ('tmp_4', ../src/chenidct.c:144) [71]  (0.335 ns)
	'getelementptr' operation ('inp1_buf_addr_2', ../src/chenidct.c:144) [73]  (0 ns)
	'load' operation ('inp1_buf_load_1', ../src/chenidct.c:144) on array 'inp1_buf', ../src/chenidct.c:126 [74]  (1.24 ns)

 <State 24>: 2.02ns
The critical path consists of the following:
	'add' operation ('tmp_s', ../src/chenidct.c:152) [91]  (0.781 ns)
	'getelementptr' operation ('inp1_buf_addr_6', ../src/chenidct.c:152) [93]  (0 ns)
	'load' operation ('inp1_buf_load_5', ../src/chenidct.c:152) on array 'inp1_buf', ../src/chenidct.c:126 [94]  (1.24 ns)

 <State 25>: 1.24ns
The critical path consists of the following:
	'load' operation ('inp1_buf_load_5', ../src/chenidct.c:152) on array 'inp1_buf', ../src/chenidct.c:126 [94]  (1.24 ns)

 <State 26>: 2.37ns
The critical path consists of the following:
	'shl' operation ('a0', ../src/chenidct.c:144) [75]  (0 ns)
	'mul' operation ('tmp_15', ../src/chenidct.c:162) [108]  (2.37 ns)

 <State 27>: 2.37ns
The critical path consists of the following:
	'mul' operation ('tmp_15', ../src/chenidct.c:162) [108]  (2.37 ns)

 <State 28>: 2.25ns
The critical path consists of the following:
	'load' operation ('inp1_buf_load_4', ../src/chenidct.c:150) on array 'inp1_buf', ../src/chenidct.c:126 [89]  (1.24 ns)
	'shl' operation ('b1', ../src/chenidct.c:150) [90]  (0 ns)
	'add' operation ('tmp_27', ../src/chenidct.c:169) [130]  (1.02 ns)

 <State 29>: 2.37ns
The critical path consists of the following:
	'shl' operation ('b2', ../src/chenidct.c:146) [80]  (0 ns)
	'mul' operation ('tmp_31', ../src/chenidct.c:172) [139]  (2.37 ns)

 <State 30>: 2.37ns
The critical path consists of the following:
	'mul' operation ('tmp_28', ../src/chenidct.c:169) [132]  (2.37 ns)

 <State 31>: 2.37ns
The critical path consists of the following:
	'mul' operation ('tmp_28', ../src/chenidct.c:169) [132]  (2.37 ns)

 <State 32>: 2.25ns
The critical path consists of the following:
	'add' operation ('tmp_42', ../src/chenidct.c:195) [167]  (1.02 ns)
	'store' operation (../src/chenidct.c:195) of variable 'tmp_42', ../src/chenidct.c:195 on array 'inp2_buf', ../src/chenidct.c:127 [169]  (1.24 ns)

 <State 33>: 2.25ns
The critical path consists of the following:
	'add' operation ('tmp_41', ../src/chenidct.c:193) [164]  (1.02 ns)
	'store' operation (../src/chenidct.c:193) of variable 'tmp_41', ../src/chenidct.c:193 on array 'inp2_buf', ../src/chenidct.c:127 [166]  (1.24 ns)

 <State 34>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('inp2_buf_addr_5', ../src/chenidct.c:201) [177]  (0 ns)
	'store' operation (../src/chenidct.c:201) of variable 'tmp_45', ../src/chenidct.c:201 on array 'inp2_buf', ../src/chenidct.c:127 [178]  (1.24 ns)

 <State 35>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('inp2_buf_addr_7', ../src/chenidct.c:205) [183]  (0 ns)
	'store' operation (../src/chenidct.c:205) of variable 'tmp_47', ../src/chenidct.c:205 on array 'inp2_buf', ../src/chenidct.c:127 [184]  (1.24 ns)

 <State 36>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:272) [309]  (2.62 ns)

 <State 37>: 2.02ns
The critical path consists of the following:
	'add' operation ('aptr_assign_11_sum', ../src/chenidct.c:219) [220]  (0.781 ns)
	'getelementptr' operation ('aptr', ../src/chenidct.c:219) [222]  (0 ns)
	'load' operation ('a2', ../src/chenidct.c:220) on array 'inp2_buf', ../src/chenidct.c:127 [227]  (1.24 ns)

 <State 38>: 2.02ns
The critical path consists of the following:
	'add' operation ('aptr_assign_14_sum', ../src/chenidct.c:216) [207]  (0.781 ns)
	'getelementptr' operation ('aptr', ../src/chenidct.c:216) [209]  (0 ns)
	'load' operation ('b2', ../src/chenidct.c:217) on array 'inp2_buf', ../src/chenidct.c:127 [215]  (1.24 ns)

 <State 39>: 2.02ns
The critical path consists of the following:
	'add' operation ('aptr_assign_12_sum', ../src/chenidct.c:218) [216]  (0.781 ns)
	'getelementptr' operation ('aptr', ../src/chenidct.c:218) [218]  (0 ns)
	'load' operation ('b1', ../src/chenidct.c:219) on array 'inp2_buf', ../src/chenidct.c:127 [223]  (1.24 ns)

 <State 40>: 2.37ns
The critical path consists of the following:
	'mul' operation ('tmp_61', ../src/chenidct.c:232) [252]  (2.37 ns)

 <State 41>: 2.37ns
The critical path consists of the following:
	'mul' operation ('tmp_52', ../src/chenidct.c:229) [235]  (2.37 ns)

 <State 42>: 2.37ns
The critical path consists of the following:
	'mul' operation ('tmp_65', ../src/chenidct.c:236) [259]  (2.37 ns)

 <State 43>: 2.37ns
The critical path consists of the following:
	'mul' operation ('tmp_67', ../src/chenidct.c:237) [263]  (2.37 ns)

 <State 44>: 2.37ns
The critical path consists of the following:
	'mul' operation ('tmp_67', ../src/chenidct.c:237) [263]  (2.37 ns)

 <State 45>: 2.37ns
The critical path consists of the following:
	'mul' operation ('tmp_75', ../src/chenidct.c:257) [285]  (2.37 ns)

 <State 46>: 2.25ns
The critical path consists of the following:
	'add' operation ('tmp_79', ../src/chenidct.c:263) [293]  (1.02 ns)
	'store' operation (../src/chenidct.c:263) of variable 'tmp_79', ../src/chenidct.c:263 on array 'inp2_buf', ../src/chenidct.c:127 [294]  (1.24 ns)

 <State 47>: 1.24ns
The critical path consists of the following:
	'store' operation (../src/chenidct.c:267) of variable 'tmp_83', ../src/chenidct.c:267 on array 'inp2_buf', ../src/chenidct.c:127 [302]  (1.24 ns)

 <State 48>: 1.24ns
The critical path consists of the following:
	'phi' operation ('indvar2') with incoming values : ('indvar_next2') [312]  (0 ns)
	'getelementptr' operation ('inp2_buf_addr_17', ../src/chenidct.c:272) [322]  (0 ns)
	'load' operation ('inp2_buf_load', ../src/chenidct.c:272) on array 'inp2_buf', ../src/chenidct.c:127 [323]  (1.24 ns)

 <State 49>: 1.24ns
The critical path consists of the following:
	'load' operation ('inp2_buf_load', ../src/chenidct.c:272) on array 'inp2_buf', ../src/chenidct.c:127 [323]  (1.24 ns)

 <State 50>: 2.62ns
The critical path consists of the following:
	bus write on port 'BUS_SRC_DST' (../src/chenidct.c:272) [324]  (2.62 ns)

 <State 51>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:272) [328]  (2.62 ns)

 <State 52>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:272) [328]  (2.62 ns)

 <State 53>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:272) [328]  (2.62 ns)

 <State 54>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:272) [328]  (2.62 ns)

 <State 55>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:272) [328]  (2.62 ns)

 <State 56>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:297) [329]  (2.62 ns)

 <State 57>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:297) [329]  (2.62 ns)

 <State 58>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:297) [329]  (2.62 ns)

 <State 59>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:297) [329]  (2.62 ns)

 <State 60>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:297) [329]  (2.62 ns)

 <State 61>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:297) [329]  (2.62 ns)

 <State 62>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:297) [329]  (2.62 ns)

 <State 63>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:314) [823]  (2.62 ns)

 <State 64>: 1.12ns
The critical path consists of the following:
	'icmp' operation ('exitcond4') [406]  (0.785 ns)
	blocking operation 0.335 ns on control path)

 <State 65>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:297) [414]  (2.62 ns)

 <State 66>: 1.14ns
The critical path consists of the following:
	'phi' operation ('inp3_buf_15_1_1', ../src/chenidct.c:302) with incoming values : ('inp3_buf[15][1]', ../src/chenidct.c:297) ('inp3_buf[15][1]', ../src/chenidct.c:302) [373]  (0 ns)
	'select' operation ('inp3_buf[15][1]', ../src/chenidct.c:297) [479]  (0.48 ns)
	multiplexor before 'phi' operation ('inp3_buf[3][1]') with incoming values : ('inp3_buf[3][1]', ../src/chenidct.c:297) ('inp3_buf[3][1]', ../src/chenidct.c:302) [507]  (0.656 ns)
	'phi' operation ('inp3_buf[3][1]') with incoming values : ('inp3_buf[3][1]', ../src/chenidct.c:297) ('inp3_buf[3][1]', ../src/chenidct.c:302) [507]  (0 ns)

 <State 67>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('inp3_buf[15][1]') with incoming values : ('inp3_buf[15][1]', ../src/chenidct.c:297) ('inp3_buf[15][1]', ../src/chenidct.c:302) [520]  (0.656 ns)

 <State 68>: 2.51ns
The critical path consists of the following:
	'phi' operation ('inp3_buf[15][1]') with incoming values : ('inp3_buf[15][1]', ../src/chenidct.c:297) ('inp3_buf[15][1]', ../src/chenidct.c:302) [520]  (0 ns)
	'select' operation ('inp3_buf_load_15_phi', ../src/chenidct.c:304) [783]  (0.48 ns)
	'add' operation ('tmp_136_14', ../src/chenidct.c:304) [786]  (1.02 ns)
	'sub' operation ('p_neg_14', ../src/chenidct.c:304) [788]  (1.02 ns)

 <State 69>: 1.94ns
The critical path consists of the following:
	'sub' operation ('p_neg_t', ../src/chenidct.c:304) [566]  (0.975 ns)
	'select' operation ('inp3_buf[0][1]', ../src/chenidct.c:304) [569]  (0.48 ns)
	'select' operation ('inp3_buf[0][1]', ../src/chenidct.c:302) [571]  (0.48 ns)

 <State 70>: 1.12ns
The critical path consists of the following:
	'icmp' operation ('exitcond5') [804]  (0.785 ns)
	blocking operation 0.335 ns on control path)

 <State 71>: 2.62ns
The critical path consists of the following:
	bus write on port 'BUS_SRC_DST' (../src/chenidct.c:314) [817]  (2.62 ns)

 <State 72>: 0ns
The critical path consists of the following:

 <State 73>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:314) [823]  (2.62 ns)

 <State 74>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:314) [823]  (2.62 ns)

 <State 75>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:314) [823]  (2.62 ns)

 <State 76>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:314) [823]  (2.62 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
