var veridocModuleInformation= {"moduleName":"bw_clk_cl_misc_jbus",
"moduleFile":"Unknown",
"moduleLine":"2516",
"moduleBrief":"None",
"ports":[
{},
{},
{},
{},
{},
{},
{},
{},
{},
{},
{},
{},
{}]
,
"params":[
]
,
"instantiations":[
]
,
"nets":[
]
,
"tasks":[
]
,
"functions":[
]
,
"variables":[
]
,
"initials":[
]
,
"processes":[
]
};

veridoc_render_module();
