// Seed: 250067766
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    output supply1 id_3,
    output uwire id_4,
    output wor id_5,
    output uwire id_6,
    input tri id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10,
    input wire id_11,
    output tri id_12,
    input tri id_13,
    input wand id_14,
    output wire id_15,
    input wor id_16,
    input wand id_17,
    output supply1 id_18,
    output wor id_19,
    input supply1 id_20,
    input tri0 id_21
);
  wor id_23 = 1 && id_7 < id_17 && 1, id_24, id_25, id_26, id_27, id_28;
  id_29(
      .id_0(id_8), .id_1(id_23), .id_2(1), .id_3((id_11 * id_0 * id_27 - 1) == 1)
  );
  assign id_3 = 1 - 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input supply1 id_2
    , id_7,
    input wire id_3,
    output wire id_4,
    input supply1 id_5
);
  assign id_4 = (id_0);
  module_0(
      id_3,
      id_5,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_4,
      id_5,
      id_3,
      id_2,
      id_4,
      id_0,
      id_1,
      id_4,
      id_1,
      id_3,
      id_4,
      id_4,
      id_1,
      id_3
  );
endmodule
