
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 136961                       # Simulator instruction rate (inst/s)
host_mem_usage                              202329832                       # Number of bytes of host memory used
host_op_rate                                   160182                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                213343.79                       # Real time elapsed on the host
host_tick_rate                                4981035                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 29219755277                       # Number of instructions simulated
sim_ops                                   34173760571                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062673                       # Number of seconds simulated
sim_ticks                                1062672803426                       # Number of ticks simulated
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu00.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.workload.numSyscalls               11603                       # Number of system calls
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                          0                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                          0                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                          0                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                          0                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                          0                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                          0                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                          0                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                          0                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                          0                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                          0                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                          0                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                          0                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                          0                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                          0                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu16.committedInsts                         0                       # Number of instructions committed
system.cpu16.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.idle_fraction                          0                       # Percentage of idle cycles
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu16.numCycles                              0                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles                        0                       # Number of busy cycles
system.cpu16.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                         0                       # number of times a function call or return occured
system.cpu16.num_idle_cycles                        0                       # Number of idle cycles
system.cpu16.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu16.num_int_insts                          0                       # number of integer instructions
system.cpu16.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu16.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu16.num_load_insts                         0                       # Number of load instructions
system.cpu16.num_mem_refs                           0                       # number of memory refs
system.cpu16.num_store_insts                        0                       # Number of store instructions
system.cpu16.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu16.num_vec_insts                          0                       # number of vector instructions
system.cpu16.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu16.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu16.op_class::IntMult                      0                       # Class of executed instruction
system.cpu16.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu16.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu16.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu16.op_class::MemRead                      0                       # Class of executed instruction
system.cpu16.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu16.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu16.op_class::total                        0                       # Class of executed instruction
system.cpu17.committedInsts                         0                       # Number of instructions committed
system.cpu17.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.idle_fraction                          0                       # Percentage of idle cycles
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu17.numCycles                              0                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.num_busy_cycles                        0                       # Number of busy cycles
system.cpu17.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_func_calls                         0                       # number of times a function call or return occured
system.cpu17.num_idle_cycles                        0                       # Number of idle cycles
system.cpu17.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu17.num_int_insts                          0                       # number of integer instructions
system.cpu17.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu17.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu17.num_load_insts                         0                       # Number of load instructions
system.cpu17.num_mem_refs                           0                       # number of memory refs
system.cpu17.num_store_insts                        0                       # Number of store instructions
system.cpu17.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu17.num_vec_insts                          0                       # number of vector instructions
system.cpu17.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu17.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu17.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu17.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu17.op_class::IntMult                      0                       # Class of executed instruction
system.cpu17.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu17.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu17.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu17.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu17.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu17.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu17.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu17.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu17.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu17.op_class::MemRead                      0                       # Class of executed instruction
system.cpu17.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu17.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu17.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu17.op_class::total                        0                       # Class of executed instruction
system.cpu17.workload.numSyscalls                 191                       # Number of system calls
system.cpu18.committedInsts                         0                       # Number of instructions committed
system.cpu18.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu18.dtb.accesses                           0                       # DTB accesses
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.hits                               0                       # DTB hits
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.misses                             0                       # DTB misses
system.cpu18.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.read_accesses                      0                       # DTB read accesses
system.cpu18.dtb.read_hits                          0                       # DTB read hits
system.cpu18.dtb.read_misses                        0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu18.dtb.write_accesses                     0                       # DTB write accesses
system.cpu18.dtb.write_hits                         0                       # DTB write hits
system.cpu18.dtb.write_misses                       0                       # DTB write misses
system.cpu18.idle_fraction                          0                       # Percentage of idle cycles
system.cpu18.itb.accesses                           0                       # DTB accesses
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.hits                               0                       # DTB hits
system.cpu18.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.itb.inst_hits                          0                       # ITB inst hits
system.cpu18.itb.inst_misses                        0                       # ITB inst misses
system.cpu18.itb.misses                             0                       # DTB misses
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walks                       0                       # Table walker walks requested
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu18.numCycles                              0                       # number of cpu cycles simulated
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.num_busy_cycles                        0                       # Number of busy cycles
system.cpu18.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu18.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu18.num_fp_insts                           0                       # number of float instructions
system.cpu18.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu18.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu18.num_func_calls                         0                       # number of times a function call or return occured
system.cpu18.num_idle_cycles                        0                       # Number of idle cycles
system.cpu18.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu18.num_int_insts                          0                       # number of integer instructions
system.cpu18.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu18.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu18.num_load_insts                         0                       # Number of load instructions
system.cpu18.num_mem_refs                           0                       # number of memory refs
system.cpu18.num_store_insts                        0                       # Number of store instructions
system.cpu18.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu18.num_vec_insts                          0                       # number of vector instructions
system.cpu18.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu18.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu18.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu18.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu18.op_class::IntMult                      0                       # Class of executed instruction
system.cpu18.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu18.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu18.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu18.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu18.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu18.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu18.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu18.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu18.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu18.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu18.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu18.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu18.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu18.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu18.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu18.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu18.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu18.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu18.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu18.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu18.op_class::MemRead                      0                       # Class of executed instruction
system.cpu18.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu18.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu18.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu18.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu18.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu18.op_class::total                        0                       # Class of executed instruction
system.cpu18.workload.numSyscalls                 223                       # Number of system calls
system.cpu19.committedInsts                         0                       # Number of instructions committed
system.cpu19.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu19.dtb.accesses                           0                       # DTB accesses
system.cpu19.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.hits                               0                       # DTB hits
system.cpu19.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.dtb.inst_hits                          0                       # ITB inst hits
system.cpu19.dtb.inst_misses                        0                       # ITB inst misses
system.cpu19.dtb.misses                             0                       # DTB misses
system.cpu19.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.read_accesses                      0                       # DTB read accesses
system.cpu19.dtb.read_hits                          0                       # DTB read hits
system.cpu19.dtb.read_misses                        0                       # DTB read misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu19.dtb.write_accesses                     0                       # DTB write accesses
system.cpu19.dtb.write_hits                         0                       # DTB write hits
system.cpu19.dtb.write_misses                       0                       # DTB write misses
system.cpu19.idle_fraction                          0                       # Percentage of idle cycles
system.cpu19.itb.accesses                           0                       # DTB accesses
system.cpu19.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.hits                               0                       # DTB hits
system.cpu19.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.itb.inst_hits                          0                       # ITB inst hits
system.cpu19.itb.inst_misses                        0                       # ITB inst misses
system.cpu19.itb.misses                             0                       # DTB misses
system.cpu19.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.itb.read_accesses                      0                       # DTB read accesses
system.cpu19.itb.read_hits                          0                       # DTB read hits
system.cpu19.itb.read_misses                        0                       # DTB read misses
system.cpu19.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walks                       0                       # Table walker walks requested
system.cpu19.itb.write_accesses                     0                       # DTB write accesses
system.cpu19.itb.write_hits                         0                       # DTB write hits
system.cpu19.itb.write_misses                       0                       # DTB write misses
system.cpu19.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu19.numCycles                              0                       # number of cpu cycles simulated
system.cpu19.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu19.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu19.num_busy_cycles                        0                       # Number of busy cycles
system.cpu19.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu19.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu19.num_fp_insts                           0                       # number of float instructions
system.cpu19.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu19.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu19.num_func_calls                         0                       # number of times a function call or return occured
system.cpu19.num_idle_cycles                        0                       # Number of idle cycles
system.cpu19.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu19.num_int_insts                          0                       # number of integer instructions
system.cpu19.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu19.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu19.num_load_insts                         0                       # Number of load instructions
system.cpu19.num_mem_refs                           0                       # number of memory refs
system.cpu19.num_store_insts                        0                       # Number of store instructions
system.cpu19.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu19.num_vec_insts                          0                       # number of vector instructions
system.cpu19.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu19.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu19.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu19.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu19.op_class::IntMult                      0                       # Class of executed instruction
system.cpu19.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu19.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu19.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu19.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu19.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu19.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu19.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu19.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu19.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu19.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu19.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu19.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu19.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu19.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu19.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu19.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu19.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu19.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu19.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu19.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu19.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu19.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu19.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu19.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu19.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu19.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu19.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu19.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu19.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu19.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu19.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu19.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu19.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu19.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu19.op_class::MemRead                      0                       # Class of executed instruction
system.cpu19.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu19.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu19.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu19.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu19.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu19.op_class::total                        0                       # Class of executed instruction
system.cpu19.workload.numSyscalls                 151                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests    159990722                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     83189469                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     310878411                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus00.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus00.branchPred.BTBHitPct    86.342726                       # BTB Hit Percentage
system.switch_cpus00.branchPred.BTBHits     174248343                       # Number of BTB hits
system.switch_cpus00.branchPred.BTBLookups    201810101                       # Number of BTB lookups
system.switch_cpus00.branchPred.RASInCorrect           22                       # Number of incorrect RAS predictions.
system.switch_cpus00.branchPred.condIncorrect      5496334                       # Number of conditional branches incorrect
system.switch_cpus00.branchPred.condPredicted    412672528                       # Number of conditional branches predicted
system.switch_cpus00.branchPred.indirectHits     23293147                       # Number of indirect target hits.
system.switch_cpus00.branchPred.indirectLookups     24762151                       # Number of indirect predictor lookups.
system.switch_cpus00.branchPred.indirectMisses      1469004                       # Number of indirect misses.
system.switch_cpus00.branchPred.lookups     531931859                       # Number of BP lookups
system.switch_cpus00.branchPred.usedRAS      30704434                       # Number of times the RAS was used to get a target.
system.switch_cpus00.branchPredindirectMispredicted        35251                       # Number of mispredicted indirect branches.
system.switch_cpus00.cc_regfile_reads       794300280                       # number of cc regfile reads
system.switch_cpus00.cc_regfile_writes      775802627                       # number of cc regfile writes
system.switch_cpus00.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus00.commit.branchMispredicts      5333495                       # The number of times a branch was mispredicted
system.switch_cpus00.commit.branches        484408970                       # Number of branches committed
system.switch_cpus00.commit.bw_lim_events    149818476                       # number cycles where commit BW limit reached
system.switch_cpus00.commit.commitNonSpecStalls     40340467                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus00.commit.commitSquashedInsts    224455641                       # The number of squashed insts skipped by commit
system.switch_cpus00.commit.committedInsts   2459934108                       # Number of instructions committed
system.switch_cpus00.commit.committedOps   2742977621                       # Number of ops (including micro ops) committed
system.switch_cpus00.commit.committed_per_cycle::samples   2516688876                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::mean     1.089915                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::stdev     2.173015                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::0   1662368351     66.05%     66.05% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::1    370358921     14.72%     80.77% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::2    112503126      4.47%     85.24% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::3     86356598      3.43%     88.67% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::4     56518975      2.25%     90.92% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::5     30150619      1.20%     92.12% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::6     27130819      1.08%     93.19% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::7     21482991      0.85%     94.05% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::8    149818476      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::total   2516688876                       # Number of insts commited each cycle
system.switch_cpus00.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus00.commit.function_calls     27463454                       # Number of function calls committed.
system.switch_cpus00.commit.int_insts      2191630045                       # Number of committed integer instructions.
system.switch_cpus00.commit.loads           543423526                       # Number of loads committed
system.switch_cpus00.commit.membars          58073559                       # Number of memory barriers committed
system.switch_cpus00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntAlu   1532778275     55.88%     55.88% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntMult     10187155      0.37%     56.25% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntDiv            0      0.00%     56.25% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatAdd     56270370      2.05%     58.30% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCmp     37226167      1.36%     59.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCvt     15318542      0.56%     60.22% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMult     50762554      1.85%     62.07% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMultAcc     61085863      2.23%     64.30% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatDiv      8546756      0.31%     64.61% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMisc     52885603      1.93%     66.54% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatSqrt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAdd            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAddAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAlu      3384037      0.12%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCmp            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCvt            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMisc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMult            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMultAcc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShift            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShiftAcc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdDiv            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSqrt            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAdd            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAlu            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCmp            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCvt            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatDiv            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMisc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMult            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAdd            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAlu            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceCmp            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAes            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAesMix            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma2            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma3            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdPredAlu            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemRead    543423526     19.81%     86.47% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemWrite    371108773     13.53%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::total   2742977621                       # Class of committed instruction
system.switch_cpus00.commit.refs            914532299                       # Number of memory references committed
system.switch_cpus00.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus00.commit.vec_insts       387394418                       # Number of committed Vector instructions.
system.switch_cpus00.committedInsts        2459934108                       # Number of Instructions Simulated
system.switch_cpus00.committedOps          2742977621                       # Number of Ops (including micro ops) Simulated
system.switch_cpus00.cpi                     1.035274                       # CPI: Cycles Per Instruction
system.switch_cpus00.cpi_total               1.035274                       # CPI: Total CPI of All Threads
system.switch_cpus00.decode.BlockedCycles   1935996603                       # Number of cycles decode is blocked
system.switch_cpus00.decode.BranchMispred       162894                       # Number of times decode detected a branch misprediction
system.switch_cpus00.decode.BranchResolved    171028951                       # Number of times decode resolved a branch
system.switch_cpus00.decode.DecodedInsts   3017002822                       # Number of instructions handled by decode
system.switch_cpus00.decode.IdleCycles      158699645                       # Number of cycles decode is idle
system.switch_cpus00.decode.RunCycles       363955904                       # Number of cycles decode is running
system.switch_cpus00.decode.SquashCycles      5362706                       # Number of cycles decode is squashing
system.switch_cpus00.decode.SquashedInsts       487009                       # Number of squashed instructions handled by decode
system.switch_cpus00.decode.UnblockCycles     82687640                       # Number of cycles decode is unblocking
system.switch_cpus00.dtb.accesses                   0                       # DTB accesses
system.switch_cpus00.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.hits                       0                       # DTB hits
system.switch_cpus00.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.dtb.misses                     0                       # DTB misses
system.switch_cpus00.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.fetch.Branches         531931859                       # Number of branches that fetch encountered
system.switch_cpus00.fetch.CacheLines       348692504                       # Number of cache lines fetched
system.switch_cpus00.fetch.Cycles          2188988134                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus00.fetch.IcacheSquashes      1750069                       # Number of outstanding Icache misses that were squashed
system.switch_cpus00.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus00.fetch.Insts           2776453371                       # Number of instructions fetch has processed
system.switch_cpus00.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus00.fetch.SquashCycles      11051090                       # Number of cycles fetch has spent squashing
system.switch_cpus00.fetch.branchRate        0.208871                       # Number of branch fetches per cycle
system.switch_cpus00.fetch.icacheStallCycles    352188763                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus00.fetch.predictedBranches    228245924                       # Number of branches that fetch has predicted taken
system.switch_cpus00.fetch.rate              1.090214                       # Number of inst fetches per cycle
system.switch_cpus00.fetch.rateDist::samples   2546702503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::mean     1.212347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::stdev     2.553600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::0     1967730827     77.27%     77.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::1       61303719      2.41%     79.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::2       43983846      1.73%     81.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::3       65401040      2.57%     83.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::4       84633096      3.32%     87.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::5       29990812      1.18%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::6       31048255      1.22%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::7       33650365      1.32%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::8      228960543      8.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::total   2546702503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.idleCycles                  3248                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus00.iew.branchMispredicts      6183531                       # Number of branch mispredicts detected at execute
system.switch_cpus00.iew.exec_branches      500103404                       # Number of branches executed
system.switch_cpus00.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus00.iew.exec_rate           1.125491                       # Inst execution rate
system.switch_cpus00.iew.exec_refs          958547511                       # number of memory reference insts executed
system.switch_cpus00.iew.exec_stores        382280965                       # Number of stores executed
system.switch_cpus00.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus00.iew.iewBlockCycles      46864653                       # Number of cycles IEW is blocking
system.switch_cpus00.iew.iewDispLoadInsts    580723311                       # Number of dispatched load instructions
system.switch_cpus00.iew.iewDispNonSpecInsts     37808381                       # Number of dispatched non-speculative instructions
system.switch_cpus00.iew.iewDispSquashedInsts       662515                       # Number of squashed instructions skipped by dispatch
system.switch_cpus00.iew.iewDispStoreInsts    392806374                       # Number of dispatched store instructions
system.switch_cpus00.iew.iewDispatchedInsts   2967430486                       # Number of instructions dispatched to IQ
system.switch_cpus00.iew.iewExecLoadInsts    576266546                       # Number of load instructions executed
system.switch_cpus00.iew.iewExecSquashedInsts      8726863                       # Number of squashed instructions skipped in execute
system.switch_cpus00.iew.iewExecutedInsts   2866295502                       # Number of executed instructions
system.switch_cpus00.iew.iewIQFullEvents       287010                       # Number of times the IQ has become full, causing a stall
system.switch_cpus00.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus00.iew.iewLSQFullEvents      2539426                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus00.iew.iewSquashCycles      5362706                       # Number of cycles IEW is squashing
system.switch_cpus00.iew.iewUnblockCycles      2860882                       # Number of cycles IEW is unblocking
system.switch_cpus00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus00.iew.lsq.thread0.cacheBlocked         3200                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus00.iew.lsq.thread0.forwLoads     13737445                       # Number of loads that had data forwarded from stores
system.switch_cpus00.iew.lsq.thread0.ignoredResponses          520                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.memOrderViolation        28301                       # Number of memory ordering violations
system.switch_cpus00.iew.lsq.thread0.rescheduledLoads      4837609                       # Number of loads that were rescheduled
system.switch_cpus00.iew.lsq.thread0.squashedLoads     37299785                       # Number of loads squashed
system.switch_cpus00.iew.lsq.thread0.squashedStores     21697600                       # Number of stores squashed
system.switch_cpus00.iew.memOrderViolationEvents        28301                       # Number of memory order violations
system.switch_cpus00.iew.predictedNotTakenIncorrect      3031516                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus00.iew.predictedTakenIncorrect      3152015                       # Number of branches that were predicted taken incorrectly
system.switch_cpus00.iew.wb_consumers      2827924825                       # num instructions consuming a value
system.switch_cpus00.iew.wb_count          2858449584                       # cumulative count of insts written-back
system.switch_cpus00.iew.wb_fanout           0.581892                       # average fanout of values written-back
system.switch_cpus00.iew.wb_producers      1645546185                       # num instructions producing a value
system.switch_cpus00.iew.wb_rate             1.122411                       # insts written-back per cycle
system.switch_cpus00.iew.wb_sent           2859560243                       # cumulative count of insts sent to commit
system.switch_cpus00.int_regfile_reads     2742409463                       # number of integer regfile reads
system.switch_cpus00.int_regfile_writes    1729942045                       # number of integer regfile writes
system.switch_cpus00.ipc                     0.965928                       # IPC: Instructions Per Cycle
system.switch_cpus00.ipc_total               0.965928                       # IPC: Total IPC of All Threads
system.switch_cpus00.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntAlu   1597068751     55.55%     55.55% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntMult     10187864      0.35%     55.90% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntDiv            4      0.00%     55.90% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatAdd     59690922      2.08%     57.98% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCmp     37228649      1.29%     59.28% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCvt     16270040      0.57%     59.84% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMult     52396857      1.82%     61.66% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMultAcc     61085874      2.12%     63.79% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatDiv     10259770      0.36%     64.15% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMisc     65348724      2.27%     66.42% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatSqrt            0      0.00%     66.42% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAdd            0      0.00%     66.42% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAddAcc            0      0.00%     66.42% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAlu      3384037      0.12%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCmp            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCvt            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMisc            1      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMult            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMultAcc            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShift            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdDiv            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSqrt            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAes            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAesMix            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdPredAlu            0      0.00%     66.54% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemRead    577899730     20.10%     86.64% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemWrite    384201142     13.36%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::total   2875022365                       # Type of FU issued
system.switch_cpus00.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus00.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus00.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus00.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus00.iq.fu_busy_cnt          74428195                       # FU busy when requested
system.switch_cpus00.iq.fu_busy_rate         0.025888                       # FU busy rate (busy events/executed inst)
system.switch_cpus00.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntAlu       8193131     11.01%     11.01% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntMult            8      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntDiv             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatAdd            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCmp            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCvt          190      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMult      5005706      6.73%     17.73% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMultAcc      4045686      5.44%     23.17% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatDiv         1222      0.00%     23.17% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMisc      2299787      3.09%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatSqrt            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAdd            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAddAcc            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAlu            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCmp            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCvt            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMisc            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMult            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMultAcc            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShift            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShiftAcc            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdDiv            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSqrt            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAdd            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAlu            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCmp            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCvt            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatDiv            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMisc            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMult            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatSqrt            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAdd            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAlu            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceCmp            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAes            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAesMix            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash2            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash2            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma2            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma3            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdPredAlu            0      0.00%     26.26% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemRead     30019857     40.33%     66.60% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemWrite     24862608     33.40%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.int_alu_accesses   2504389027                       # Number of integer alu accesses
system.switch_cpus00.iq.int_inst_queue_reads   7498034342                       # Number of integer instruction queue reads
system.switch_cpus00.iq.int_inst_queue_wakeup_accesses   2432551321                       # Number of integer instruction queue wakeup accesses
system.switch_cpus00.iq.int_inst_queue_writes   2612672017                       # Number of integer instruction queue writes
system.switch_cpus00.iq.iqInstsAdded       2926371794                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus00.iq.iqInstsIssued      2875022365                       # Number of instructions issued
system.switch_cpus00.iq.iqNonSpecInstsAdded     41058692                       # Number of non-speculative instructions added to the IQ
system.switch_cpus00.iq.iqSquashedInstsExamined    224452863                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus00.iq.iqSquashedInstsIssued       542993                       # Number of squashed instructions issued
system.switch_cpus00.iq.iqSquashedNonSpecRemoved       718224                       # Number of squashed non-spec instructions that were removed
system.switch_cpus00.iq.iqSquashedOperandsExamined    371244575                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus00.iq.issued_per_cycle::samples   2546702503                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::mean     1.128920                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::stdev     1.875861                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::0   1566909073     61.53%     61.53% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::1    325350372     12.78%     74.30% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::2    186203034      7.31%     81.61% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::3    125853215      4.94%     86.56% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::4    130298910      5.12%     91.67% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::5     76817287      3.02%     94.69% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::6     78941074      3.10%     97.79% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::7     29858543      1.17%     98.96% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::8     26470995      1.04%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::total   2546702503                       # Number of insts issued each cycle
system.switch_cpus00.iq.rate                 1.128918                       # Inst issue rate
system.switch_cpus00.iq.vec_alu_accesses    445061533                       # Number of vector alu accesses
system.switch_cpus00.iq.vec_inst_queue_reads    873684079                       # Number of vector instruction queue reads
system.switch_cpus00.iq.vec_inst_queue_wakeup_accesses    425898263                       # Number of vector instruction queue wakeup accesses
system.switch_cpus00.iq.vec_inst_queue_writes    579237710                       # Number of vector instruction queue writes
system.switch_cpus00.itb.accesses                   0                       # DTB accesses
system.switch_cpus00.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.hits                       0                       # DTB hits
system.switch_cpus00.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.itb.misses                     0                       # DTB misses
system.switch_cpus00.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.memDep0.conflictingLoads     63087740                       # Number of conflicting loads.
system.switch_cpus00.memDep0.conflictingStores     50392329                       # Number of conflicting stores.
system.switch_cpus00.memDep0.insertedLoads    580723311                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus00.memDep0.insertedStores    392806374                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus00.misc_regfile_reads    4137060615                       # number of misc regfile reads
system.switch_cpus00.misc_regfile_writes    378172331                       # number of misc regfile writes
system.switch_cpus00.numCycles             2546705751                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.quiesceCycles            1670275                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus00.rename.BlockCycles      70479893                       # Number of cycles rename is blocking
system.switch_cpus00.rename.CommittedMaps   3067192280                       # Number of HB maps that are committed
system.switch_cpus00.rename.IQFullEvents     22941668                       # Number of times rename has blocked due to IQ full
system.switch_cpus00.rename.IdleCycles      200966444                       # Number of cycles rename is idle
system.switch_cpus00.rename.LQFullEvents        22003                       # Number of times rename has blocked due to LQ full
system.switch_cpus00.rename.ROBFullEvents        22211                       # Number of times rename has blocked due to ROB full
system.switch_cpus00.rename.RenameLookups   5620489981                       # Number of register rename lookups that rename has made
system.switch_cpus00.rename.RenamedInsts   2988415445                       # Number of instructions processed by rename
system.switch_cpus00.rename.RenamedOperands   3363046728                       # Number of destination operands rename has renamed
system.switch_cpus00.rename.RunCycles       404341703                       # Number of cycles rename is running
system.switch_cpus00.rename.SQFullEvents    108360398                       # Number of times rename has blocked due to SQ full
system.switch_cpus00.rename.SquashCycles      5362706                       # Number of cycles rename is squashing
system.switch_cpus00.rename.UnblockCycles    206975618                       # Number of cycles rename is unblocking
system.switch_cpus00.rename.UndoneMaps      295854441                       # Number of HB maps that are undone due to squashing
system.switch_cpus00.rename.int_rename_lookups   2819727408                       # Number of integer rename lookups
system.switch_cpus00.rename.serializeStallCycles   1658576131                       # count of cycles rename stalled for serializing inst
system.switch_cpus00.rename.serializingInsts     49014617                       # count of serializing insts renamed
system.switch_cpus00.rename.skidInsts       478150336                       # count of insts added to the skid buffer
system.switch_cpus00.rename.tempSerializingInsts     37925854                       # count of temporary serializing insts renamed
system.switch_cpus00.rename.vec_rename_lookups    695238955                       # Number of vector rename lookups
system.switch_cpus00.rob.rob_reads         5334244788                       # The number of ROB reads
system.switch_cpus00.rob.rob_writes        5964955874                       # The number of ROB writes
system.switch_cpus00.timesIdled                  3307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus00.vec_regfile_reads      565233190                       # number of vector regfile reads
system.switch_cpus00.vec_regfile_writes     365090554                       # number of vector regfile writes
system.switch_cpus01.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus01.branchPred.BTBHitPct    99.165844                       # BTB Hit Percentage
system.switch_cpus01.branchPred.BTBHits      36415472                       # Number of BTB hits
system.switch_cpus01.branchPred.BTBLookups     36721789                       # Number of BTB lookups
system.switch_cpus01.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus01.branchPred.condIncorrect       881029                       # Number of conditional branches incorrect
system.switch_cpus01.branchPred.condPredicted     76043460                       # Number of conditional branches predicted
system.switch_cpus01.branchPred.indirectHits       129887                       # Number of indirect target hits.
system.switch_cpus01.branchPred.indirectLookups       166216                       # Number of indirect predictor lookups.
system.switch_cpus01.branchPred.indirectMisses        36329                       # Number of indirect misses.
system.switch_cpus01.branchPred.lookups      84826998                       # Number of BP lookups
system.switch_cpus01.branchPred.usedRAS       4142274                       # Number of times the RAS was used to get a target.
system.switch_cpus01.branchPredindirectMispredicted           69                       # Number of mispredicted indirect branches.
system.switch_cpus01.cc_regfile_reads       132589701                       # number of cc regfile reads
system.switch_cpus01.cc_regfile_writes      132337221                       # number of cc regfile writes
system.switch_cpus01.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus01.commit.branchMispredicts       880913                       # The number of times a branch was mispredicted
system.switch_cpus01.commit.branches         66491953                       # Number of branches committed
system.switch_cpus01.commit.bw_lim_events     32334487                       # number cycles where commit BW limit reached
system.switch_cpus01.commit.commitNonSpecStalls       377459                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus01.commit.commitSquashedInsts     89711417                       # The number of squashed insts skipped by commit
system.switch_cpus01.commit.committedInsts    345224567                       # Number of instructions committed
system.switch_cpus01.commit.committedOps    422812672                       # Number of ops (including micro ops) committed
system.switch_cpus01.commit.committed_per_cycle::samples    583352569                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::mean     0.724798                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::stdev     2.037306                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::0    489796187     83.96%     83.96% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::1     24121500      4.13%     88.10% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::2     12566253      2.15%     90.25% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::3      5894891      1.01%     91.26% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::4      6150218      1.05%     92.32% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::5      6625006      1.14%     93.45% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::6      1575994      0.27%     93.72% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::7      4288033      0.74%     94.46% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::8     32334487      5.54%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::total    583352569                       # Number of insts commited each cycle
system.switch_cpus01.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus01.commit.function_calls      3020066                       # Number of function calls committed.
system.switch_cpus01.commit.int_insts       385870253                       # Number of committed integer instructions.
system.switch_cpus01.commit.loads            99756878                       # Number of loads committed
system.switch_cpus01.commit.membars            523840                       # Number of memory barriers committed
system.switch_cpus01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntAlu    238223916     56.34%     56.34% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntMult     13433439      3.18%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntDiv         1366      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemRead     99756878     23.59%     83.11% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemWrite     71397073     16.89%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::total    422812672                       # Class of committed instruction
system.switch_cpus01.commit.refs            171153951                       # Number of memory references committed
system.switch_cpus01.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus01.commit.vec_insts        17070975                       # Number of committed Vector instructions.
system.switch_cpus01.committedInsts         345224567                       # Number of Instructions Simulated
system.switch_cpus01.committedOps           422812672                       # Number of Ops (including micro ops) Simulated
system.switch_cpus01.cpi                     1.723513                       # CPI: Cycles Per Instruction
system.switch_cpus01.cpi_total               1.723513                       # CPI: Total CPI of All Threads
system.switch_cpus01.decode.BlockedCycles    490719350                       # Number of cycles decode is blocked
system.switch_cpus01.decode.BranchMispred          120                       # Number of times decode detected a branch misprediction
system.switch_cpus01.decode.BranchResolved     34794068                       # Number of times decode resolved a branch
system.switch_cpus01.decode.DecodedInsts    520255850                       # Number of instructions handled by decode
system.switch_cpus01.decode.IdleCycles       27569818                       # Number of cycles decode is idle
system.switch_cpus01.decode.RunCycles        51378807                       # Number of cycles decode is running
system.switch_cpus01.decode.SquashCycles       888192                       # Number of cycles decode is squashing
system.switch_cpus01.decode.SquashedInsts          453                       # Number of squashed instructions handled by decode
system.switch_cpus01.decode.UnblockCycles     24441998                       # Number of cycles decode is unblocking
system.switch_cpus01.dtb.accesses                   0                       # DTB accesses
system.switch_cpus01.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.hits                       0                       # DTB hits
system.switch_cpus01.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.dtb.misses                     0                       # DTB misses
system.switch_cpus01.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.fetch.Branches          84826998                       # Number of branches that fetch encountered
system.switch_cpus01.fetch.CacheLines        58034638                       # Number of cache lines fetched
system.switch_cpus01.fetch.Cycles           535342072                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus01.fetch.IcacheSquashes       112450                       # Number of outstanding Icache misses that were squashed
system.switch_cpus01.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.switch_cpus01.fetch.Insts            448757512                       # Number of instructions fetch has processed
system.switch_cpus01.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus01.fetch.SquashCycles       1776616                       # Number of cycles fetch has spent squashing
system.switch_cpus01.fetch.branchRate        0.142567                       # Number of branch fetches per cycle
system.switch_cpus01.fetch.icacheStallCycles     58767784                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus01.fetch.predictedBranches     40687633                       # Number of branches that fetch has predicted taken
system.switch_cpus01.fetch.rate              0.754216                       # Number of inst fetches per cycle
system.switch_cpus01.fetch.rateDist::samples    594998168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::mean     0.923755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::stdev     2.293797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::0      488246840     82.06%     82.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::1       15390162      2.59%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::2       14448021      2.43%     87.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::3        6648754      1.12%     88.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::4        7368876      1.24%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::5        9730068      1.64%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::6        6142114      1.03%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::7        5764850      0.97%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::8       41258483      6.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::total    594998168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.idleCycles                   693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus01.iew.branchMispredicts       895723                       # Number of branch mispredicts detected at execute
system.switch_cpus01.iew.exec_branches       73628325                       # Number of branches executed
system.switch_cpus01.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus01.iew.exec_rate           0.851421                       # Inst execution rate
system.switch_cpus01.iew.exec_refs          216934375                       # number of memory reference insts executed
system.switch_cpus01.iew.exec_stores         80147176                       # Number of stores executed
system.switch_cpus01.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus01.iew.iewBlockCycles      23396383                       # Number of cycles IEW is blocking
system.switch_cpus01.iew.iewDispLoadInsts    120427307                       # Number of dispatched load instructions
system.switch_cpus01.iew.iewDispNonSpecInsts       419632                       # Number of dispatched non-speculative instructions
system.switch_cpus01.iew.iewDispSquashedInsts        41130                       # Number of squashed instructions skipped by dispatch
system.switch_cpus01.iew.iewDispStoreInsts     86944665                       # Number of dispatched store instructions
system.switch_cpus01.iew.iewDispatchedInsts    511813274                       # Number of instructions dispatched to IQ
system.switch_cpus01.iew.iewExecLoadInsts    136787199                       # Number of load instructions executed
system.switch_cpus01.iew.iewExecSquashedInsts       544907                       # Number of squashed instructions skipped in execute
system.switch_cpus01.iew.iewExecutedInsts    506594635                       # Number of executed instructions
system.switch_cpus01.iew.iewIQFullEvents       608673                       # Number of times the IQ has become full, causing a stall
system.switch_cpus01.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus01.iew.iewLSQFullEvents    152029052                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus01.iew.iewSquashCycles       888192                       # Number of cycles IEW is squashing
system.switch_cpus01.iew.iewUnblockCycles    152776339                       # Number of cycles IEW is unblocking
system.switch_cpus01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus01.iew.lsq.thread0.cacheBlocked        61173                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus01.iew.lsq.thread0.forwLoads      9556066                       # Number of loads that had data forwarded from stores
system.switch_cpus01.iew.lsq.thread0.ignoredResponses         1816                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.memOrderViolation        11741                       # Number of memory ordering violations
system.switch_cpus01.iew.lsq.thread0.rescheduledLoads     23337266                       # Number of loads that were rescheduled
system.switch_cpus01.iew.lsq.thread0.squashedLoads     20670396                       # Number of loads squashed
system.switch_cpus01.iew.lsq.thread0.squashedStores     15547564                       # Number of stores squashed
system.switch_cpus01.iew.memOrderViolationEvents        11741                       # Number of memory order violations
system.switch_cpus01.iew.predictedNotTakenIncorrect       628458                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus01.iew.predictedTakenIncorrect       267265                       # Number of branches that were predicted taken incorrectly
system.switch_cpus01.iew.wb_consumers       522271862                       # num instructions consuming a value
system.switch_cpus01.iew.wb_count           482002534                       # cumulative count of insts written-back
system.switch_cpus01.iew.wb_fanout           0.540794                       # average fanout of values written-back
system.switch_cpus01.iew.wb_producers       282441579                       # num instructions producing a value
system.switch_cpus01.iew.wb_rate             0.810090                       # insts written-back per cycle
system.switch_cpus01.iew.wb_sent            482146530                       # cumulative count of insts sent to commit
system.switch_cpus01.int_regfile_reads      619014616                       # number of integer regfile reads
system.switch_cpus01.int_regfile_writes     353797168                       # number of integer regfile writes
system.switch_cpus01.ipc                     0.580210                       # IPC: Instructions Per Cycle
system.switch_cpus01.ipc_total               0.580210                       # IPC: Total IPC of All Threads
system.switch_cpus01.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntAlu    274491496     54.13%     54.13% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntMult     15427999      3.04%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntDiv         1366      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemRead    136994640     27.01%     84.18% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemWrite     80224041     15.82%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::total    507139542                       # Type of FU issued
system.switch_cpus01.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus01.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus01.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus01.iq.fu_busy_cnt          10181282                       # FU busy when requested
system.switch_cpus01.iq.fu_busy_rate         0.020076                       # FU busy rate (busy events/executed inst)
system.switch_cpus01.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntAlu        529133      5.20%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntMult        95195      0.94%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntDiv             0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatAdd            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCmp            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCvt            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMult            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMultAcc            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatDiv            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMisc            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatSqrt            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAdd            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAddAcc            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAlu            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCmp            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCvt            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMisc            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMult            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMultAcc            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShift            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShiftAcc            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdDiv            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSqrt            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAdd            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAlu            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCmp            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCvt            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatDiv            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMisc            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMult            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatSqrt            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAdd            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAlu            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceCmp            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAes            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAesMix            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash2            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash2            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma2            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma3            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdPredAlu            0      0.00%      6.13% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemRead      6148152     60.39%     66.52% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemWrite      3408802     33.48%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.int_alu_accesses    497117161                       # Number of integer alu accesses
system.switch_cpus01.iq.int_inst_queue_reads   1579114241                       # Number of integer instruction queue reads
system.switch_cpus01.iq.int_inst_queue_wakeup_accesses    464877898                       # Number of integer instruction queue wakeup accesses
system.switch_cpus01.iq.int_inst_queue_writes    575317715                       # Number of integer instruction queue writes
system.switch_cpus01.iq.iqInstsAdded        511391262                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus01.iq.iqInstsIssued       507139542                       # Number of instructions issued
system.switch_cpus01.iq.iqNonSpecInstsAdded       422012                       # Number of non-speculative instructions added to the IQ
system.switch_cpus01.iq.iqSquashedInstsExamined     89000459                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus01.iq.iqSquashedInstsIssued        57564                       # Number of squashed instructions issued
system.switch_cpus01.iq.iqSquashedNonSpecRemoved        44553                       # Number of squashed non-spec instructions that were removed
system.switch_cpus01.iq.iqSquashedOperandsExamined     59042633                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus01.iq.issued_per_cycle::samples    594998168                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::mean     0.852338                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::stdev     1.714123                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::0    420234621     70.63%     70.63% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::1     58608548      9.85%     80.48% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::2     37557041      6.31%     86.79% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::3     21893805      3.68%     90.47% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::4     17857718      3.00%     93.47% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::5     17031297      2.86%     96.33% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::6      8763963      1.47%     97.81% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::7      5845038      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::8      7206137      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::total    594998168                       # Number of insts issued each cycle
system.switch_cpus01.iq.rate                 0.852337                       # Inst issue rate
system.switch_cpus01.iq.vec_alu_accesses     20203663                       # Number of vector alu accesses
system.switch_cpus01.iq.vec_inst_queue_reads     40401857                       # Number of vector instruction queue reads
system.switch_cpus01.iq.vec_inst_queue_wakeup_accesses     17124636                       # Number of vector instruction queue wakeup accesses
system.switch_cpus01.iq.vec_inst_queue_writes     25506774                       # Number of vector instruction queue writes
system.switch_cpus01.itb.accesses                   0                       # DTB accesses
system.switch_cpus01.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.hits                       0                       # DTB hits
system.switch_cpus01.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.itb.misses                     0                       # DTB misses
system.switch_cpus01.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.memDep0.conflictingLoads     17132488                       # Number of conflicting loads.
system.switch_cpus01.memDep0.conflictingStores     10891372                       # Number of conflicting stores.
system.switch_cpus01.memDep0.insertedLoads    120427307                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus01.memDep0.insertedStores     86944665                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus01.misc_regfile_reads     615381357                       # number of misc regfile reads
system.switch_cpus01.misc_regfile_writes      1504107                       # number of misc regfile writes
system.switch_cpus01.numCycles              594998861                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.quiesceCycles               2708                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus01.rename.BlockCycles     189268055                       # Number of cycles rename is blocking
system.switch_cpus01.rename.CommittedMaps    431192339                       # Number of HB maps that are committed
system.switch_cpus01.rename.IQFullEvents     15857551                       # Number of times rename has blocked due to IQ full
system.switch_cpus01.rename.IdleCycles       36647383                       # Number of cycles rename is idle
system.switch_cpus01.rename.LQFullEvents    203468804                       # Number of times rename has blocked due to LQ full
system.switch_cpus01.rename.ROBFullEvents       154844                       # Number of times rename has blocked due to ROB full
system.switch_cpus01.rename.RenameLookups    836332035                       # Number of register rename lookups that rename has made
system.switch_cpus01.rename.RenamedInsts    514607012                       # Number of instructions processed by rename
system.switch_cpus01.rename.RenamedOperands    524873389                       # Number of destination operands rename has renamed
system.switch_cpus01.rename.RunCycles        65912793                       # Number of cycles rename is running
system.switch_cpus01.rename.SQFullEvents     44501387                       # Number of times rename has blocked due to SQ full
system.switch_cpus01.rename.SquashCycles       888192                       # Number of cycles rename is squashing
system.switch_cpus01.rename.UnblockCycles    262988081                       # Number of cycles rename is unblocking
system.switch_cpus01.rename.UndoneMaps       93680907                       # Number of HB maps that are undone due to squashing
system.switch_cpus01.rename.int_rename_lookups    635037905                       # Number of integer rename lookups
system.switch_cpus01.rename.serializeStallCycles     39293659                       # count of cycles rename stalled for serializing inst
system.switch_cpus01.rename.serializingInsts       448131                       # count of serializing insts renamed
system.switch_cpus01.rename.skidInsts       126292005                       # count of insts added to the skid buffer
system.switch_cpus01.rename.tempSerializingInsts       433292                       # count of temporary serializing insts renamed
system.switch_cpus01.rename.vec_rename_lookups     14210715                       # Number of vector rename lookups
system.switch_cpus01.rob.rob_reads         1063538524                       # The number of ROB reads
system.switch_cpus01.rob.rob_writes        1036695756                       # The number of ROB writes
system.switch_cpus01.timesIdled                    42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus01.vec_regfile_reads       11416146                       # number of vector regfile reads
system.switch_cpus01.vec_regfile_writes       5710102                       # number of vector regfile writes
system.switch_cpus02.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus02.branchPred.BTBHitPct    99.209435                       # BTB Hit Percentage
system.switch_cpus02.branchPred.BTBHits      36350218                       # Number of BTB hits
system.switch_cpus02.branchPred.BTBLookups     36639880                       # Number of BTB lookups
system.switch_cpus02.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus02.branchPred.condIncorrect       879597                       # Number of conditional branches incorrect
system.switch_cpus02.branchPred.condPredicted     75917700                       # Number of conditional branches predicted
system.switch_cpus02.branchPred.indirectHits       129598                       # Number of indirect target hits.
system.switch_cpus02.branchPred.indirectLookups       156102                       # Number of indirect predictor lookups.
system.switch_cpus02.branchPred.indirectMisses        26504                       # Number of indirect misses.
system.switch_cpus02.branchPred.lookups      84667740                       # Number of BP lookups
system.switch_cpus02.branchPred.usedRAS       4135757                       # Number of times the RAS was used to get a target.
system.switch_cpus02.branchPredindirectMispredicted           66                       # Number of mispredicted indirect branches.
system.switch_cpus02.cc_regfile_reads       132365871                       # number of cc regfile reads
system.switch_cpus02.cc_regfile_writes      132113295                       # number of cc regfile writes
system.switch_cpus02.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus02.commit.branchMispredicts       879298                       # The number of times a branch was mispredicted
system.switch_cpus02.commit.branches         66360560                       # Number of branches committed
system.switch_cpus02.commit.bw_lim_events     32252735                       # number cycles where commit BW limit reached
system.switch_cpus02.commit.commitNonSpecStalls       372622                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus02.commit.commitSquashedInsts     89627230                       # The number of squashed insts skipped by commit
system.switch_cpus02.commit.committedInsts    344580573                       # Number of instructions committed
system.switch_cpus02.commit.committedOps    422041244                       # Number of ops (including micro ops) committed
system.switch_cpus02.commit.committed_per_cycle::samples    583365171                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::mean     0.723460                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::stdev     2.035256                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::0    489917066     83.98%     83.98% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::1     24111935      4.13%     88.11% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::2     12569780      2.15%     90.27% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::3      5892069      1.01%     91.28% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::4      6144273      1.05%     92.33% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::5      6619863      1.13%     93.47% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::6      1586895      0.27%     93.74% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::7      4270555      0.73%     94.47% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::8     32252735      5.53%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::total    583365171                       # Number of insts commited each cycle
system.switch_cpus02.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus02.commit.function_calls      3014261                       # Number of function calls committed.
system.switch_cpus02.commit.int_insts       385170902                       # Number of committed integer instructions.
system.switch_cpus02.commit.loads            99597544                       # Number of loads committed
system.switch_cpus02.commit.membars            516331                       # Number of memory barriers committed
system.switch_cpus02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntAlu    237753690     56.33%     56.33% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntMult     13419699      3.18%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntDiv         1346      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemRead     99597544     23.60%     83.11% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemWrite     71268965     16.89%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::total    422041244                       # Class of committed instruction
system.switch_cpus02.commit.refs            170866509                       # Number of memory references committed
system.switch_cpus02.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus02.commit.vec_insts        17049231                       # Number of committed Vector instructions.
system.switch_cpus02.committedInsts         344580573                       # Number of Instructions Simulated
system.switch_cpus02.committedOps           422041244                       # Number of Ops (including micro ops) Simulated
system.switch_cpus02.cpi                     1.726738                       # CPI: Cycles Per Instruction
system.switch_cpus02.cpi_total               1.726738                       # CPI: Total CPI of All Threads
system.switch_cpus02.decode.BlockedCycles    490861772                       # Number of cycles decode is blocked
system.switch_cpus02.decode.BranchMispred          309                       # Number of times decode detected a branch misprediction
system.switch_cpus02.decode.BranchResolved     34732029                       # Number of times decode resolved a branch
system.switch_cpus02.decode.DecodedInsts    519377118                       # Number of instructions handled by decode
system.switch_cpus02.decode.IdleCycles       27534786                       # Number of cycles decode is idle
system.switch_cpus02.decode.RunCycles        51332209                       # Number of cycles decode is running
system.switch_cpus02.decode.SquashCycles       886505                       # Number of cycles decode is squashing
system.switch_cpus02.decode.SquashedInsts         1430                       # Number of squashed instructions handled by decode
system.switch_cpus02.decode.UnblockCycles     24383976                       # Number of cycles decode is unblocking
system.switch_cpus02.dtb.accesses                   0                       # DTB accesses
system.switch_cpus02.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.hits                       0                       # DTB hits
system.switch_cpus02.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.dtb.misses                     0                       # DTB misses
system.switch_cpus02.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.fetch.Branches          84667740                       # Number of branches that fetch encountered
system.switch_cpus02.fetch.CacheLines        57923218                       # Number of cache lines fetched
system.switch_cpus02.fetch.Cycles           535457153                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus02.fetch.IcacheSquashes       111579                       # Number of outstanding Icache misses that were squashed
system.switch_cpus02.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus02.fetch.Insts            447999503                       # Number of instructions fetch has processed
system.switch_cpus02.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus02.fetch.SquashCycles       1773608                       # Number of cycles fetch has spent squashing
system.switch_cpus02.fetch.branchRate        0.142299                       # Number of branch fetches per cycle
system.switch_cpus02.fetch.icacheStallCycles     58655266                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus02.fetch.predictedBranches     40615573                       # Number of branches that fetch has predicted taken
system.switch_cpus02.fetch.rate              0.752940                       # Number of inst fetches per cycle
system.switch_cpus02.fetch.rateDist::samples    594999254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::mean     0.922228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::stdev     2.292213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::0      488437527     82.09%     82.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::1       15340218      2.58%     84.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::2       14423164      2.42%     87.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::3        6653578      1.12%     88.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::4        7360628      1.24%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::5        9713527      1.63%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::6        6117618      1.03%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::7        5762123      0.97%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::8       41190871      6.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::total    594999254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.idleCycles                   944                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus02.iew.branchMispredicts       893998                       # Number of branch mispredicts detected at execute
system.switch_cpus02.iew.exec_branches       73498212                       # Number of branches executed
system.switch_cpus02.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus02.iew.exec_rate           0.849957                       # Inst execution rate
system.switch_cpus02.iew.exec_refs          216573272                       # number of memory reference insts executed
system.switch_cpus02.iew.exec_stores         80009664                       # Number of stores executed
system.switch_cpus02.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus02.iew.iewBlockCycles      23368118                       # Number of cycles IEW is blocking
system.switch_cpus02.iew.iewDispLoadInsts    120249740                       # Number of dispatched load instructions
system.switch_cpus02.iew.iewDispNonSpecInsts       414225                       # Number of dispatched non-speculative instructions
system.switch_cpus02.iew.iewDispSquashedInsts        38295                       # Number of squashed instructions skipped by dispatch
system.switch_cpus02.iew.iewDispStoreInsts     86790115                       # Number of dispatched store instructions
system.switch_cpus02.iew.iewDispatchedInsts    510955947                       # Number of instructions dispatched to IQ
system.switch_cpus02.iew.iewExecLoadInsts    136563608                       # Number of load instructions executed
system.switch_cpus02.iew.iewExecSquashedInsts       536756                       # Number of squashed instructions skipped in execute
system.switch_cpus02.iew.iewExecutedInsts    505724792                       # Number of executed instructions
system.switch_cpus02.iew.iewIQFullEvents       600140                       # Number of times the IQ has become full, causing a stall
system.switch_cpus02.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus02.iew.iewLSQFullEvents    152201890                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus02.iew.iewSquashCycles       886505                       # Number of cycles IEW is squashing
system.switch_cpus02.iew.iewUnblockCycles    152937719                       # Number of cycles IEW is unblocking
system.switch_cpus02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus02.iew.lsq.thread0.cacheBlocked        60969                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus02.iew.lsq.thread0.forwLoads      9541058                       # Number of loads that had data forwarded from stores
system.switch_cpus02.iew.lsq.thread0.ignoredResponses         1717                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.memOrderViolation        11621                       # Number of memory ordering violations
system.switch_cpus02.iew.lsq.thread0.rescheduledLoads     23281543                       # Number of loads that were rescheduled
system.switch_cpus02.iew.lsq.thread0.squashedLoads     20652179                       # Number of loads squashed
system.switch_cpus02.iew.lsq.thread0.squashedStores     15521144                       # Number of stores squashed
system.switch_cpus02.iew.memOrderViolationEvents        11621                       # Number of memory order violations
system.switch_cpus02.iew.predictedNotTakenIncorrect       628373                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus02.iew.predictedTakenIncorrect       265625                       # Number of branches that were predicted taken incorrectly
system.switch_cpus02.iew.wb_consumers       521378854                       # num instructions consuming a value
system.switch_cpus02.iew.wb_count           481190906                       # cumulative count of insts written-back
system.switch_cpus02.iew.wb_fanout           0.540833                       # average fanout of values written-back
system.switch_cpus02.iew.wb_producers       281978901                       # num instructions producing a value
system.switch_cpus02.iew.wb_rate             0.808724                       # insts written-back per cycle
system.switch_cpus02.iew.wb_sent            481333228                       # cumulative count of insts sent to commit
system.switch_cpus02.int_regfile_reads      617969847                       # number of integer regfile reads
system.switch_cpus02.int_regfile_writes     353208001                       # number of integer regfile writes
system.switch_cpus02.ipc                     0.579127                       # IPC: Instructions Per Cycle
system.switch_cpus02.ipc_total               0.579127                       # IPC: Total IPC of All Threads
system.switch_cpus02.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntAlu    273991556     54.12%     54.12% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntMult     15414883      3.04%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntDiv         1347      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemRead    136770062     27.02%     84.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemWrite     80083700     15.82%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::total    506261548                       # Type of FU issued
system.switch_cpus02.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus02.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus02.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus02.iq.fu_busy_cnt          10160898                       # FU busy when requested
system.switch_cpus02.iq.fu_busy_rate         0.020070                       # FU busy rate (busy events/executed inst)
system.switch_cpus02.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntAlu        528324      5.20%      5.20% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntMult        95603      0.94%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntDiv             0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatAdd            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCmp            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCvt            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMult            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMultAcc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatDiv            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMisc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatSqrt            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAdd            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAddAcc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAlu            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCmp            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCvt            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMisc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMult            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMultAcc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShift            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShiftAcc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdDiv            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSqrt            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAdd            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAlu            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCmp            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCvt            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatDiv            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMisc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMult            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatSqrt            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAdd            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAlu            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceCmp            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAes            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAesMix            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash2            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash2            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma2            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma3            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdPredAlu            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemRead      6131917     60.35%     66.49% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemWrite      3405054     33.51%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.int_alu_accesses    496238799                       # Number of integer alu accesses
system.switch_cpus02.iq.int_inst_queue_reads   1577379074                       # Number of integer instruction queue reads
system.switch_cpus02.iq.int_inst_queue_wakeup_accesses    464087709                       # Number of integer instruction queue wakeup accesses
system.switch_cpus02.iq.int_inst_queue_writes    574407377                       # Number of integer instruction queue writes
system.switch_cpus02.iq.iqInstsAdded        510539325                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus02.iq.iqInstsIssued       506261548                       # Number of instructions issued
system.switch_cpus02.iq.iqNonSpecInstsAdded       416622                       # Number of non-speculative instructions added to the IQ
system.switch_cpus02.iq.iqSquashedInstsExamined     88914618                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus02.iq.iqSquashedInstsIssued        57662                       # Number of squashed instructions issued
system.switch_cpus02.iq.iqSquashedNonSpecRemoved        44000                       # Number of squashed non-spec instructions that were removed
system.switch_cpus02.iq.iqSquashedOperandsExamined     58965043                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus02.iq.issued_per_cycle::samples    594999254                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::mean     0.850861                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::stdev     1.712884                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::0    420507207     70.67%     70.67% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::1     58537706      9.84%     80.51% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::2     37498651      6.30%     86.81% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::3     21850986      3.67%     90.49% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::4     17843293      3.00%     93.49% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::5     16989186      2.86%     96.34% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::6      8741730      1.47%     97.81% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::7      5839860      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::8      7190635      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::total    594999254                       # Number of insts issued each cycle
system.switch_cpus02.iq.rate                 0.850859                       # Inst issue rate
system.switch_cpus02.iq.vec_alu_accesses     20183647                       # Number of vector alu accesses
system.switch_cpus02.iq.vec_inst_queue_reads     40361836                       # Number of vector instruction queue reads
system.switch_cpus02.iq.vec_inst_queue_wakeup_accesses     17103197                       # Number of vector instruction queue wakeup accesses
system.switch_cpus02.iq.vec_inst_queue_writes     25473899                       # Number of vector instruction queue writes
system.switch_cpus02.itb.accesses                   0                       # DTB accesses
system.switch_cpus02.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.hits                       0                       # DTB hits
system.switch_cpus02.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.itb.misses                     0                       # DTB misses
system.switch_cpus02.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.memDep0.conflictingLoads     17119802                       # Number of conflicting loads.
system.switch_cpus02.memDep0.conflictingStores     10865958                       # Number of conflicting stores.
system.switch_cpus02.memDep0.insertedLoads    120249740                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus02.memDep0.insertedStores     86790115                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus02.misc_regfile_reads     614455987                       # number of misc regfile reads
system.switch_cpus02.misc_regfile_writes      1484864                       # number of misc regfile writes
system.switch_cpus02.numCycles              595000198                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.quiesceCycles               1371                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus02.rename.BlockCycles     189561686                       # Number of cycles rename is blocking
system.switch_cpus02.rename.CommittedMaps    430406117                       # Number of HB maps that are committed
system.switch_cpus02.rename.IQFullEvents     15840247                       # Number of times rename has blocked due to IQ full
system.switch_cpus02.rename.IdleCycles       36592041                       # Number of cycles rename is idle
system.switch_cpus02.rename.LQFullEvents    203075834                       # Number of times rename has blocked due to LQ full
system.switch_cpus02.rename.ROBFullEvents       153461                       # Number of times rename has blocked due to ROB full
system.switch_cpus02.rename.RenameLookups    834964138                       # Number of register rename lookups that rename has made
system.switch_cpus02.rename.RenamedInsts    513735767                       # Number of instructions processed by rename
system.switch_cpus02.rename.RenamedOperands    523994531                       # Number of destination operands rename has renamed
system.switch_cpus02.rename.RunCycles        65833239                       # Number of cycles rename is running
system.switch_cpus02.rename.SQFullEvents     45396731                       # Number of times rename has blocked due to SQ full
system.switch_cpus02.rename.SquashCycles       886505                       # Number of cycles rename is squashing
system.switch_cpus02.rename.UnblockCycles    263426488                       # Number of cycles rename is unblocking
system.switch_cpus02.rename.UndoneMaps       93588307                       # Number of HB maps that are undone due to squashing
system.switch_cpus02.rename.int_rename_lookups    633977807                       # Number of integer rename lookups
system.switch_cpus02.rename.serializeStallCycles     38699289                       # count of cycles rename stalled for serializing inst
system.switch_cpus02.rename.serializingInsts       442461                       # count of serializing insts renamed
system.switch_cpus02.rename.skidInsts       126034793                       # count of insts added to the skid buffer
system.switch_cpus02.rename.tempSerializingInsts       427639                       # count of temporary serializing insts renamed
system.switch_cpus02.rename.vec_rename_lookups     14192906                       # Number of vector rename lookups
system.switch_cpus02.rob.rob_reads         1062777798                       # The number of ROB reads
system.switch_cpus02.rob.rob_writes        1034972940                       # The number of ROB writes
system.switch_cpus02.timesIdled                    34                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus02.vec_regfile_reads       11401910                       # number of vector regfile reads
system.switch_cpus02.vec_regfile_writes       5702950                       # number of vector regfile writes
system.switch_cpus03.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus03.branchPred.BTBHitPct    99.184840                       # BTB Hit Percentage
system.switch_cpus03.branchPred.BTBHits      36379934                       # Number of BTB hits
system.switch_cpus03.branchPred.BTBLookups     36678926                       # Number of BTB lookups
system.switch_cpus03.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus03.branchPred.condIncorrect       879011                       # Number of conditional branches incorrect
system.switch_cpus03.branchPred.condPredicted     75974939                       # Number of conditional branches predicted
system.switch_cpus03.branchPred.indirectHits       129597                       # Number of indirect target hits.
system.switch_cpus03.branchPred.indirectLookups       160099                       # Number of indirect predictor lookups.
system.switch_cpus03.branchPred.indirectMisses        30502                       # Number of indirect misses.
system.switch_cpus03.branchPred.lookups      84737887                       # Number of BP lookups
system.switch_cpus03.branchPred.usedRAS       4138452                       # Number of times the RAS was used to get a target.
system.switch_cpus03.branchPredindirectMispredicted           78                       # Number of mispredicted indirect branches.
system.switch_cpus03.cc_regfile_reads       132506124                       # number of cc regfile reads
system.switch_cpus03.cc_regfile_writes      132255246                       # number of cc regfile writes
system.switch_cpus03.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus03.commit.branchMispredicts       878904                       # The number of times a branch was mispredicted
system.switch_cpus03.commit.branches         66451308                       # Number of branches committed
system.switch_cpus03.commit.bw_lim_events     32315055                       # number cycles where commit BW limit reached
system.switch_cpus03.commit.commitNonSpecStalls       373908                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus03.commit.commitSquashedInsts     89500640                       # The number of squashed insts skipped by commit
system.switch_cpus03.commit.committedInsts    345042919                       # Number of instructions committed
system.switch_cpus03.commit.committedOps    422607917                       # Number of ops (including micro ops) committed
system.switch_cpus03.commit.committed_per_cycle::samples    583379895                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::mean     0.724413                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::stdev     2.036825                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::0    489871758     83.97%     83.97% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::1     24113737      4.13%     88.10% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::2     12548766      2.15%     90.26% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::3      5887585      1.01%     91.27% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::4      6150247      1.05%     92.32% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::5      6626934      1.14%     93.46% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::6      1582896      0.27%     93.73% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::7      4282917      0.73%     94.46% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::8     32315055      5.54%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::total    583379895                       # Number of insts commited each cycle
system.switch_cpus03.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus03.commit.function_calls      3018617                       # Number of function calls committed.
system.switch_cpus03.commit.int_insts       385687655                       # Number of committed integer instructions.
system.switch_cpus03.commit.loads            99725305                       # Number of loads committed
system.switch_cpus03.commit.membars            517717                       # Number of memory barriers committed
system.switch_cpus03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntAlu    238080222     56.34%     56.34% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntMult     13434487      3.18%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntDiv         1364      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemRead     99725305     23.60%     83.11% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemWrite     71366539     16.89%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::total    422607917                       # Class of committed instruction
system.switch_cpus03.commit.refs            171091844                       # Number of memory references committed
system.switch_cpus03.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus03.commit.vec_insts        17070534                       # Number of committed Vector instructions.
system.switch_cpus03.committedInsts         345042919                       # Number of Instructions Simulated
system.switch_cpus03.committedOps           422607917                       # Number of Ops (including micro ops) Simulated
system.switch_cpus03.cpi                     1.724422                       # CPI: Cycles Per Instruction
system.switch_cpus03.cpi_total               1.724422                       # CPI: Total CPI of All Threads
system.switch_cpus03.decode.BlockedCycles    490730558                       # Number of cycles decode is blocked
system.switch_cpus03.decode.BranchMispred          112                       # Number of times decode detected a branch misprediction
system.switch_cpus03.decode.BranchResolved     34762336                       # Number of times decode resolved a branch
system.switch_cpus03.decode.DecodedInsts    519817862                       # Number of instructions handled by decode
system.switch_cpus03.decode.IdleCycles       27580900                       # Number of cycles decode is idle
system.switch_cpus03.decode.RunCycles        51424452                       # Number of cycles decode is running
system.switch_cpus03.decode.SquashCycles       886249                       # Number of cycles decode is squashing
system.switch_cpus03.decode.SquashedInsts          442                       # Number of squashed instructions handled by decode
system.switch_cpus03.decode.UnblockCycles     24376616                       # Number of cycles decode is unblocking
system.switch_cpus03.dtb.accesses                   0                       # DTB accesses
system.switch_cpus03.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.hits                       0                       # DTB hits
system.switch_cpus03.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.dtb.misses                     0                       # DTB misses
system.switch_cpus03.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.fetch.Branches          84737887                       # Number of branches that fetch encountered
system.switch_cpus03.fetch.CacheLines        57971556                       # Number of cache lines fetched
system.switch_cpus03.fetch.Cycles           535408064                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus03.fetch.IcacheSquashes       110696                       # Number of outstanding Icache misses that were squashed
system.switch_cpus03.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus03.fetch.Insts            448335474                       # Number of instructions fetch has processed
system.switch_cpus03.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus03.fetch.SquashCycles       1772712                       # Number of cycles fetch has spent squashing
system.switch_cpus03.fetch.branchRate        0.142417                       # Number of branch fetches per cycle
system.switch_cpus03.fetch.icacheStallCycles     58704340                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus03.fetch.predictedBranches     40647983                       # Number of branches that fetch has predicted taken
system.switch_cpus03.fetch.rate              0.753506                       # Number of inst fetches per cycle
system.switch_cpus03.fetch.rateDist::samples    594998776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::mean     0.922935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::stdev     2.293030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::0      488368588     82.08%     82.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::1       15348530      2.58%     84.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::2       14425193      2.42%     87.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::3        6652627      1.12%     88.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::4        7366115      1.24%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::5        9727824      1.63%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::6        6114161      1.03%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::7        5766096      0.97%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::8       41229642      6.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::total    594998776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.idleCycles                   806                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus03.iew.branchMispredicts       893479                       # Number of branch mispredicts detected at execute
system.switch_cpus03.iew.exec_branches       73572979                       # Number of branches executed
system.switch_cpus03.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus03.iew.exec_rate           0.850758                       # Inst execution rate
system.switch_cpus03.iew.exec_refs          216775509                       # number of memory reference insts executed
system.switch_cpus03.iew.exec_stores         80092370                       # Number of stores executed
system.switch_cpus03.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus03.iew.iewBlockCycles      23423478                       # Number of cycles IEW is blocking
system.switch_cpus03.iew.iewDispLoadInsts    120350421                       # Number of dispatched load instructions
system.switch_cpus03.iew.iewDispNonSpecInsts       415757                       # Number of dispatched non-speculative instructions
system.switch_cpus03.iew.iewDispSquashedInsts        40210                       # Number of squashed instructions skipped by dispatch
system.switch_cpus03.iew.iewDispStoreInsts     86863459                       # Number of dispatched store instructions
system.switch_cpus03.iew.iewDispatchedInsts    511395998                       # Number of instructions dispatched to IQ
system.switch_cpus03.iew.iewExecLoadInsts    136683139                       # Number of load instructions executed
system.switch_cpus03.iew.iewExecSquashedInsts       537344                       # Number of squashed instructions skipped in execute
system.switch_cpus03.iew.iewExecutedInsts    506200764                       # Number of executed instructions
system.switch_cpus03.iew.iewIQFullEvents       605240                       # Number of times the IQ has become full, causing a stall
system.switch_cpus03.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus03.iew.iewLSQFullEvents    152110827                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus03.iew.iewSquashCycles       886249                       # Number of cycles IEW is squashing
system.switch_cpus03.iew.iewUnblockCycles    152852940                       # Number of cycles IEW is unblocking
system.switch_cpus03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus03.iew.lsq.thread0.cacheBlocked        59675                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus03.iew.lsq.thread0.forwLoads      9551240                       # Number of loads that had data forwarded from stores
system.switch_cpus03.iew.lsq.thread0.ignoredResponses         1905                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.memOrderViolation        11732                       # Number of memory ordering violations
system.switch_cpus03.iew.lsq.thread0.rescheduledLoads     23302690                       # Number of loads that were rescheduled
system.switch_cpus03.iew.lsq.thread0.squashedLoads     20625083                       # Number of loads squashed
system.switch_cpus03.iew.lsq.thread0.squashedStores     15496896                       # Number of stores squashed
system.switch_cpus03.iew.memOrderViolationEvents        11732                       # Number of memory order violations
system.switch_cpus03.iew.predictedNotTakenIncorrect       628072                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus03.iew.predictedTakenIncorrect       265407                       # Number of branches that were predicted taken incorrectly
system.switch_cpus03.iew.wb_consumers       521911081                       # num instructions consuming a value
system.switch_cpus03.iew.wb_count           481651656                       # cumulative count of insts written-back
system.switch_cpus03.iew.wb_fanout           0.540807                       # average fanout of values written-back
system.switch_cpus03.iew.wb_producers       282253379                       # num instructions producing a value
system.switch_cpus03.iew.wb_rate             0.809499                       # insts written-back per cycle
system.switch_cpus03.iew.wb_sent            481794226                       # cumulative count of insts sent to commit
system.switch_cpus03.int_regfile_reads      618552445                       # number of integer regfile reads
system.switch_cpus03.int_regfile_writes     353532536                       # number of integer regfile writes
system.switch_cpus03.ipc                     0.579904                       # IPC: Instructions Per Cycle
system.switch_cpus03.ipc_total               0.579904                       # IPC: Total IPC of All Threads
system.switch_cpus03.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntAlu    274254975     54.12%     54.12% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntMult     15426286      3.04%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntDiv         1364      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemRead    136889053     27.01%     84.18% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemWrite     80166434     15.82%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::total    506738112                       # Type of FU issued
system.switch_cpus03.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus03.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus03.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus03.iq.fu_busy_cnt          10174038                       # FU busy when requested
system.switch_cpus03.iq.fu_busy_rate         0.020078                       # FU busy rate (busy events/executed inst)
system.switch_cpus03.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntAlu        528382      5.19%      5.19% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntMult        96205      0.95%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntDiv             0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatAdd            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCmp            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCvt            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMult            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMultAcc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatDiv            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMisc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatSqrt            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAdd            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAddAcc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAlu            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCmp            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCvt            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMisc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMult            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMultAcc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShift            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShiftAcc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdDiv            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSqrt            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAdd            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAlu            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCmp            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCvt            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatDiv            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMisc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMult            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatSqrt            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAdd            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAlu            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceCmp            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAes            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAesMix            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash2            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash2            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma2            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma3            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdPredAlu            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemRead      6139530     60.35%     66.48% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemWrite      3409921     33.52%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.int_alu_accesses    496709014                       # Number of integer alu accesses
system.switch_cpus03.iq.int_inst_queue_reads   1578305652                       # Number of integer instruction queue reads
system.switch_cpus03.iq.int_inst_queue_wakeup_accesses    464527460                       # Number of integer instruction queue wakeup accesses
system.switch_cpus03.iq.int_inst_queue_writes    574708755                       # Number of integer instruction queue writes
system.switch_cpus03.iq.iqInstsAdded        510977850                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus03.iq.iqInstsIssued       506738112                       # Number of instructions issued
system.switch_cpus03.iq.iqNonSpecInstsAdded       418148                       # Number of non-speculative instructions added to the IQ
system.switch_cpus03.iq.iqSquashedInstsExamined     88787945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus03.iq.iqSquashedInstsIssued        57459                       # Number of squashed instructions issued
system.switch_cpus03.iq.iqSquashedNonSpecRemoved        44240                       # Number of squashed non-spec instructions that were removed
system.switch_cpus03.iq.iqSquashedOperandsExamined     58909946                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus03.iq.issued_per_cycle::samples    594998776                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::mean     0.851662                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::stdev     1.714008                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::0    420459908     70.67%     70.67% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::1     58499080      9.83%     80.50% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::2     37484350      6.30%     86.80% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::3     21864261      3.67%     90.47% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::4     17855534      3.00%     93.47% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::5     17014499      2.86%     96.33% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::6      8773222      1.47%     97.81% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::7      5839790      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::8      7208132      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::total    594998776                       # Number of insts issued each cycle
system.switch_cpus03.iq.rate                 0.851661                       # Inst issue rate
system.switch_cpus03.iq.vec_alu_accesses     20203136                       # Number of vector alu accesses
system.switch_cpus03.iq.vec_inst_queue_reads     40400841                       # Number of vector instruction queue reads
system.switch_cpus03.iq.vec_inst_queue_wakeup_accesses     17124196                       # Number of vector instruction queue wakeup accesses
system.switch_cpus03.iq.vec_inst_queue_writes     25486048                       # Number of vector instruction queue writes
system.switch_cpus03.itb.accesses                   0                       # DTB accesses
system.switch_cpus03.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.hits                       0                       # DTB hits
system.switch_cpus03.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.itb.misses                     0                       # DTB misses
system.switch_cpus03.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.memDep0.conflictingLoads     17129743                       # Number of conflicting loads.
system.switch_cpus03.memDep0.conflictingStores     10897098                       # Number of conflicting stores.
system.switch_cpus03.memDep0.insertedLoads    120350421                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus03.memDep0.insertedStores     86863459                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus03.misc_regfile_reads     615041324                       # number of misc regfile reads
system.switch_cpus03.misc_regfile_writes      1489919                       # number of misc regfile writes
system.switch_cpus03.numCycles              594999582                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.quiesceCycles               1988                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus03.rename.BlockCycles     189608848                       # Number of cycles rename is blocking
system.switch_cpus03.rename.CommittedMaps    430981456                       # Number of HB maps that are committed
system.switch_cpus03.rename.IQFullEvents     15799137                       # Number of times rename has blocked due to IQ full
system.switch_cpus03.rename.IdleCycles       36628832                       # Number of cycles rename is idle
system.switch_cpus03.rename.LQFullEvents    202885678                       # Number of times rename has blocked due to LQ full
system.switch_cpus03.rename.ROBFullEvents       147745                       # Number of times rename has blocked due to ROB full
system.switch_cpus03.rename.RenameLookups    835684269                       # Number of register rename lookups that rename has made
system.switch_cpus03.rename.RenamedInsts    514182583                       # Number of instructions processed by rename
system.switch_cpus03.rename.RenamedOperands    524457117                       # Number of destination operands rename has renamed
system.switch_cpus03.rename.RunCycles        65925581                       # Number of cycles rename is running
system.switch_cpus03.rename.SQFullEvents     45282939                       # Number of times rename has blocked due to SQ full
system.switch_cpus03.rename.SquashCycles       886249                       # Number of cycles rename is squashing
system.switch_cpus03.rename.UnblockCycles    263123352                       # Number of cycles rename is unblocking
system.switch_cpus03.rename.UndoneMaps       93475516                       # Number of HB maps that are undone due to squashing
system.switch_cpus03.rename.int_rename_lookups    634522663                       # Number of integer rename lookups
system.switch_cpus03.rename.serializeStallCycles     38825913                       # count of cycles rename stalled for serializing inst
system.switch_cpus03.rename.serializingInsts       444044                       # count of serializing insts renamed
system.switch_cpus03.rename.skidInsts       125950323                       # count of insts added to the skid buffer
system.switch_cpus03.rename.tempSerializingInsts       429369                       # count of temporary serializing insts renamed
system.switch_cpus03.rename.vec_rename_lookups     14203353                       # Number of vector rename lookups
system.switch_cpus03.rob.rob_reads         1063170056                       # The number of ROB reads
system.switch_cpus03.rob.rob_writes        1035837959                       # The number of ROB writes
system.switch_cpus03.timesIdled                    41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus03.vec_regfile_reads       11415872                       # number of vector regfile reads
system.switch_cpus03.vec_regfile_writes       5709941                       # number of vector regfile writes
system.switch_cpus04.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus04.branchPred.BTBHitPct    99.187134                       # BTB Hit Percentage
system.switch_cpus04.branchPred.BTBHits      36301289                       # Number of BTB hits
system.switch_cpus04.branchPred.BTBLookups     36598788                       # Number of BTB lookups
system.switch_cpus04.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus04.branchPred.condIncorrect       878591                       # Number of conditional branches incorrect
system.switch_cpus04.branchPred.condPredicted     75806578                       # Number of conditional branches predicted
system.switch_cpus04.branchPred.indirectHits       129960                       # Number of indirect target hits.
system.switch_cpus04.branchPred.indirectLookups       162945                       # Number of indirect predictor lookups.
system.switch_cpus04.branchPred.indirectMisses        32985                       # Number of indirect misses.
system.switch_cpus04.branchPred.lookups      84561050                       # Number of BP lookups
system.switch_cpus04.branchPred.usedRAS       4129564                       # Number of times the RAS was used to get a target.
system.switch_cpus04.branchPredindirectMispredicted           70                       # Number of mispredicted indirect branches.
system.switch_cpus04.cc_regfile_reads       132205971                       # number of cc regfile reads
system.switch_cpus04.cc_regfile_writes      131951184                       # number of cc regfile writes
system.switch_cpus04.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus04.commit.branchMispredicts       878476                       # The number of times a branch was mispredicted
system.switch_cpus04.commit.branches         66296265                       # Number of branches committed
system.switch_cpus04.commit.bw_lim_events     32208854                       # number cycles where commit BW limit reached
system.switch_cpus04.commit.commitNonSpecStalls       376747                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus04.commit.commitSquashedInsts     89395578                       # The number of squashed insts skipped by commit
system.switch_cpus04.commit.committedInsts    344211157                       # Number of instructions committed
system.switch_cpus04.commit.committedOps    421571384                       # Number of ops (including micro ops) committed
system.switch_cpus04.commit.committed_per_cycle::samples    583392899                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::mean     0.722620                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::stdev     2.034095                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::0    490025331     84.00%     84.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::1     24101222      4.13%     88.13% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::2     12564293      2.15%     90.28% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::3      5890209      1.01%     91.29% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::4      6135201      1.05%     92.34% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::5      6612480      1.13%     93.48% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::6      1590250      0.27%     93.75% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::7      4265059      0.73%     94.48% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::8     32208854      5.52%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::total    583392899                       # Number of insts commited each cycle
system.switch_cpus04.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus04.commit.function_calls      3011182                       # Number of function calls committed.
system.switch_cpus04.commit.int_insts       384736459                       # Number of committed integer instructions.
system.switch_cpus04.commit.loads            99463054                       # Number of loads committed
system.switch_cpus04.commit.membars            522730                       # Number of memory barriers committed
system.switch_cpus04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntAlu    237525231     56.34%     56.34% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntMult     13394446      3.18%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntDiv         1388      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemRead     99463054     23.59%     83.11% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemWrite     71187265     16.89%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::total    421571384                       # Class of committed instruction
system.switch_cpus04.commit.refs            170650319                       # Number of memory references committed
system.switch_cpus04.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus04.commit.vec_insts        17020920                       # Number of committed Vector instructions.
system.switch_cpus04.committedInsts         344211157                       # Number of Instructions Simulated
system.switch_cpus04.committedOps           421571384                       # Number of Ops (including micro ops) Simulated
system.switch_cpus04.cpi                     1.728587                       # CPI: Cycles Per Instruction
system.switch_cpus04.cpi_total               1.728587                       # CPI: Total CPI of All Threads
system.switch_cpus04.decode.BlockedCycles    490982370                       # Number of cycles decode is blocked
system.switch_cpus04.decode.BranchMispred          119                       # Number of times decode detected a branch misprediction
system.switch_cpus04.decode.BranchResolved     34685135                       # Number of times decode resolved a branch
system.switch_cpus04.decode.DecodedInsts    518679656                       # Number of instructions handled by decode
system.switch_cpus04.decode.IdleCycles       27508644                       # Number of cycles decode is idle
system.switch_cpus04.decode.RunCycles        51286351                       # Number of cycles decode is running
system.switch_cpus04.decode.SquashCycles       885831                       # Number of cycles decode is squashing
system.switch_cpus04.decode.SquashedInsts          447                       # Number of squashed instructions handled by decode
system.switch_cpus04.decode.UnblockCycles     24335040                       # Number of cycles decode is unblocking
system.switch_cpus04.dtb.accesses                   0                       # DTB accesses
system.switch_cpus04.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.hits                       0                       # DTB hits
system.switch_cpus04.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.dtb.misses                     0                       # DTB misses
system.switch_cpus04.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.fetch.Branches          84561050                       # Number of branches that fetch encountered
system.switch_cpus04.fetch.CacheLines        57858629                       # Number of cache lines fetched
system.switch_cpus04.fetch.Cycles           535521862                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus04.fetch.IcacheSquashes       111569                       # Number of outstanding Icache misses that were squashed
system.switch_cpus04.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus04.fetch.Insts            447395456                       # Number of instructions fetch has processed
system.switch_cpus04.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus04.fetch.SquashCycles       1771892                       # Number of cycles fetch has spent squashing
system.switch_cpus04.fetch.branchRate        0.142120                       # Number of branch fetches per cycle
system.switch_cpus04.fetch.icacheStallCycles     58590414                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus04.fetch.predictedBranches     40560813                       # Number of branches that fetch has predicted taken
system.switch_cpus04.fetch.rate              0.751927                       # Number of inst fetches per cycle
system.switch_cpus04.fetch.rateDist::samples    594998238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::mean     0.920958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::stdev     2.290823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::0      488576687     82.11%     82.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::1       15317144      2.57%     84.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::2       14404775      2.42%     87.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::3        6653022      1.12%     88.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::4        7356296      1.24%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::5        9699496      1.63%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::6        6108334      1.03%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::7        5750181      0.97%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::8       41132303      6.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::total    594998238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.idleCycles                   663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus04.iew.branchMispredicts       893486                       # Number of branch mispredicts detected at execute
system.switch_cpus04.iew.exec_branches       73412936                       # Number of branches executed
system.switch_cpus04.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus04.iew.exec_rate           0.848818                       # Inst execution rate
system.switch_cpus04.iew.exec_refs          216245248                       # number of memory reference insts executed
system.switch_cpus04.iew.exec_stores         79905012                       # Number of stores executed
system.switch_cpus04.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus04.iew.iewBlockCycles      23366553                       # Number of cycles IEW is blocking
system.switch_cpus04.iew.iewDispLoadInsts    120064212                       # Number of dispatched load instructions
system.switch_cpus04.iew.iewDispNonSpecInsts       419021                       # Number of dispatched non-speculative instructions
system.switch_cpus04.iew.iewDispSquashedInsts        38194                       # Number of squashed instructions skipped by dispatch
system.switch_cpus04.iew.iewDispStoreInsts     86678389                       # Number of dispatched store instructions
system.switch_cpus04.iew.iewDispatchedInsts    510259584                       # Number of instructions dispatched to IQ
system.switch_cpus04.iew.iewExecLoadInsts    136340236                       # Number of load instructions executed
system.switch_cpus04.iew.iewExecSquashedInsts       540543                       # Number of squashed instructions skipped in execute
system.switch_cpus04.iew.iewExecutedInsts    505045534                       # Number of executed instructions
system.switch_cpus04.iew.iewIQFullEvents       604839                       # Number of times the IQ has become full, causing a stall
system.switch_cpus04.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus04.iew.iewLSQFullEvents    152094014                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus04.iew.iewSquashCycles       885831                       # Number of cycles IEW is squashing
system.switch_cpus04.iew.iewUnblockCycles    152837183                       # Number of cycles IEW is unblocking
system.switch_cpus04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus04.iew.lsq.thread0.cacheBlocked        60921                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus04.iew.lsq.thread0.forwLoads      9528548                       # Number of loads that had data forwarded from stores
system.switch_cpus04.iew.lsq.thread0.ignoredResponses         1799                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.memOrderViolation        11823                       # Number of memory ordering violations
system.switch_cpus04.iew.lsq.thread0.rescheduledLoads     23230265                       # Number of loads that were rescheduled
system.switch_cpus04.iew.lsq.thread0.squashedLoads     20601126                       # Number of loads squashed
system.switch_cpus04.iew.lsq.thread0.squashedStores     15491100                       # Number of stores squashed
system.switch_cpus04.iew.memOrderViolationEvents        11823                       # Number of memory order violations
system.switch_cpus04.iew.predictedNotTakenIncorrect       626795                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus04.iew.predictedTakenIncorrect       266691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus04.iew.wb_consumers       520620317                       # num instructions consuming a value
system.switch_cpus04.iew.wb_count           480566631                       # cumulative count of insts written-back
system.switch_cpus04.iew.wb_fanout           0.540854                       # average fanout of values written-back
system.switch_cpus04.iew.wb_producers       281579597                       # num instructions producing a value
system.switch_cpus04.iew.wb_rate             0.807677                       # insts written-back per cycle
system.switch_cpus04.iew.wb_sent            480709779                       # cumulative count of insts sent to commit
system.switch_cpus04.int_regfile_reads      617126846                       # number of integer regfile reads
system.switch_cpus04.int_regfile_writes     352740842                       # number of integer regfile writes
system.switch_cpus04.ipc                     0.578507                       # IPC: Instructions Per Cycle
system.switch_cpus04.ipc_total               0.578507                       # IPC: Total IPC of All Threads
system.switch_cpus04.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntAlu    273674480     54.13%     54.13% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntMult     15382698      3.04%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntDiv         1388      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemRead    136546728     27.01%     84.18% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemWrite     79980785     15.82%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::total    505586079                       # Type of FU issued
system.switch_cpus04.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus04.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus04.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus04.iq.fu_busy_cnt          10154637                       # FU busy when requested
system.switch_cpus04.iq.fu_busy_rate         0.020085                       # FU busy rate (busy events/executed inst)
system.switch_cpus04.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntAlu        530348      5.22%      5.22% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntMult        94877      0.93%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntDiv             0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatAdd            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCmp            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCvt            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMult            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMultAcc            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatDiv            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMisc            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatSqrt            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAdd            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAddAcc            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAlu            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCmp            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCvt            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMisc            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMult            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMultAcc            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShift            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShiftAcc            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdDiv            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSqrt            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAdd            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAlu            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCmp            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCvt            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatDiv            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMisc            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMult            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatSqrt            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAdd            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAlu            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceCmp            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAes            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAesMix            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash2            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash2            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma2            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma3            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdPredAlu            0      0.00%      6.16% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemRead      6125299     60.32%     66.48% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemWrite      3404113     33.52%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.int_alu_accesses    495594394                       # Number of integer alu accesses
system.switch_cpus04.iq.int_inst_queue_reads   1576096268                       # Number of integer instruction queue reads
system.switch_cpus04.iq.int_inst_queue_wakeup_accesses    463492303                       # Number of integer instruction queue wakeup accesses
system.switch_cpus04.iq.int_inst_queue_writes    573524359                       # Number of integer instruction queue writes
system.switch_cpus04.iq.iqInstsAdded        509838165                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus04.iq.iqInstsIssued       505586079                       # Number of instructions issued
system.switch_cpus04.iq.iqNonSpecInstsAdded       421419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus04.iq.iqSquashedInstsExamined     88688062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus04.iq.iqSquashedInstsIssued        58313                       # Number of squashed instructions issued
system.switch_cpus04.iq.iqSquashedNonSpecRemoved        44672                       # Number of squashed non-spec instructions that were removed
system.switch_cpus04.iq.iqSquashedOperandsExamined     58827134                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus04.iq.issued_per_cycle::samples    594998238                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::mean     0.849727                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::stdev     1.712025                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::0    420736284     70.71%     70.71% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::1     58467794      9.83%     80.54% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::2     37437728      6.29%     86.83% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::3     21828709      3.67%     90.50% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::4     17826499      3.00%     93.50% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::5     16950353      2.85%     96.34% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::6      8736222      1.47%     97.81% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::7      5835583      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::8      7179066      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::total    594998238                       # Number of insts issued each cycle
system.switch_cpus04.iq.rate                 0.849726                       # Inst issue rate
system.switch_cpus04.iq.vec_alu_accesses     20146322                       # Number of vector alu accesses
system.switch_cpus04.iq.vec_inst_queue_reads     40287076                       # Number of vector instruction queue reads
system.switch_cpus04.iq.vec_inst_queue_wakeup_accesses     17074328                       # Number of vector instruction queue wakeup accesses
system.switch_cpus04.iq.vec_inst_queue_writes     25434144                       # Number of vector instruction queue writes
system.switch_cpus04.itb.accesses                   0                       # DTB accesses
system.switch_cpus04.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.hits                       0                       # DTB hits
system.switch_cpus04.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.itb.misses                     0                       # DTB misses
system.switch_cpus04.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.memDep0.conflictingLoads     17100801                       # Number of conflicting loads.
system.switch_cpus04.memDep0.conflictingStores     10870176                       # Number of conflicting stores.
system.switch_cpus04.memDep0.insertedLoads    120064212                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus04.memDep0.insertedStores     86678389                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus04.misc_regfile_reads     613559438                       # number of misc regfile reads
system.switch_cpus04.misc_regfile_writes      1501380                       # number of misc regfile writes
system.switch_cpus04.numCycles              594998901                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.quiesceCycles               2668                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus04.rename.BlockCycles     189516173                       # Number of cycles rename is blocking
system.switch_cpus04.rename.CommittedMaps    429928213                       # Number of HB maps that are committed
system.switch_cpus04.rename.IQFullEvents     15832017                       # Number of times rename has blocked due to IQ full
system.switch_cpus04.rename.IdleCycles       36548500                       # Number of cycles rename is idle
system.switch_cpus04.rename.LQFullEvents    202817668                       # Number of times rename has blocked due to LQ full
system.switch_cpus04.rename.ROBFullEvents       151678                       # Number of times rename has blocked due to ROB full
system.switch_cpus04.rename.RenameLookups    833802763                       # Number of register rename lookups that rename has made
system.switch_cpus04.rename.RenamedInsts    513039266                       # Number of instructions processed by rename
system.switch_cpus04.rename.RenamedOperands    523280957                       # Number of destination operands rename has renamed
system.switch_cpus04.rename.RunCycles        65754177                       # Number of cycles rename is running
system.switch_cpus04.rename.SQFullEvents     45303405                       # Number of times rename has blocked due to SQ full
system.switch_cpus04.rename.SquashCycles       885831                       # Number of cycles rename is squashing
system.switch_cpus04.rename.UnblockCycles    263059821                       # Number of cycles rename is unblocking
system.switch_cpus04.rename.UndoneMaps       93352600                       # Number of HB maps that are undone due to squashing
system.switch_cpus04.rename.int_rename_lookups    633102442                       # Number of integer rename lookups
system.switch_cpus04.rename.serializeStallCycles     39233727                       # count of cycles rename stalled for serializing inst
system.switch_cpus04.rename.serializingInsts       447339                       # count of serializing insts renamed
system.switch_cpus04.rename.skidInsts       125792034                       # count of insts added to the skid buffer
system.switch_cpus04.rename.tempSerializingInsts       432616                       # count of temporary serializing insts renamed
system.switch_cpus04.rename.vec_rename_lookups     14170295                       # Number of vector rename lookups
system.switch_cpus04.rob.rob_reads         1062147536                       # The number of ROB reads
system.switch_cpus04.rob.rob_writes        1033541232                       # The number of ROB writes
system.switch_cpus04.timesIdled                    34                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus04.vec_regfile_reads       11382618                       # number of vector regfile reads
system.switch_cpus04.vec_regfile_writes       5693311                       # number of vector regfile writes
system.switch_cpus05.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus05.branchPred.BTBHitPct    99.205268                       # BTB Hit Percentage
system.switch_cpus05.branchPred.BTBHits      36308886                       # Number of BTB hits
system.switch_cpus05.branchPred.BTBLookups     36599756                       # Number of BTB lookups
system.switch_cpus05.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus05.branchPred.condIncorrect       879068                       # Number of conditional branches incorrect
system.switch_cpus05.branchPred.condPredicted     75825219                       # Number of conditional branches predicted
system.switch_cpus05.branchPred.indirectHits       128995                       # Number of indirect target hits.
system.switch_cpus05.branchPred.indirectLookups       160560                       # Number of indirect predictor lookups.
system.switch_cpus05.branchPred.indirectMisses        31565                       # Number of indirect misses.
system.switch_cpus05.branchPred.lookups      84565664                       # Number of BP lookups
system.switch_cpus05.branchPred.usedRAS       4130191                       # Number of times the RAS was used to get a target.
system.switch_cpus05.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.switch_cpus05.cc_regfile_reads       132181011                       # number of cc regfile reads
system.switch_cpus05.cc_regfile_writes      131932557                       # number of cc regfile writes
system.switch_cpus05.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus05.commit.branchMispredicts       878959                       # The number of times a branch was mispredicted
system.switch_cpus05.commit.branches         66267702                       # Number of branches committed
system.switch_cpus05.commit.bw_lim_events     32223245                       # number cycles where commit BW limit reached
system.switch_cpus05.commit.commitNonSpecStalls       369283                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus05.commit.commitSquashedInsts     89499857                       # The number of squashed insts skipped by commit
system.switch_cpus05.commit.committedInsts    344114973                       # Number of instructions committed
system.switch_cpus05.commit.committedOps    421481154                       # Number of ops (including micro ops) committed
system.switch_cpus05.commit.committed_per_cycle::samples    583380377                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::mean     0.722481                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::stdev     2.034261                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::0    490089225     84.01%     84.01% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::1     24065269      4.13%     88.13% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::2     12532529      2.15%     90.28% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::3      5879720      1.01%     91.29% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::4      6134555      1.05%     92.34% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::5      6610736      1.13%     93.47% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::6      1581879      0.27%     93.75% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::7      4263219      0.73%     94.48% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::8     32223245      5.52%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::total    583380377                       # Number of insts commited each cycle
system.switch_cpus05.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus05.commit.function_calls      3010256                       # Number of function calls committed.
system.switch_cpus05.commit.int_insts       384661554                       # Number of committed integer instructions.
system.switch_cpus05.commit.loads            99477049                       # Number of loads committed
system.switch_cpus05.commit.membars            511674                       # Number of memory barriers committed
system.switch_cpus05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntAlu    237420604     56.33%     56.33% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntMult     13406851      3.18%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntDiv         1332      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemRead     99477049     23.60%     83.11% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemWrite     71175318     16.89%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::total    421481154                       # Class of committed instruction
system.switch_cpus05.commit.refs            170652367                       # Number of memory references committed
system.switch_cpus05.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus05.commit.vec_insts        17031024                       # Number of committed Vector instructions.
system.switch_cpus05.committedInsts         344114973                       # Number of Instructions Simulated
system.switch_cpus05.committedOps           421481154                       # Number of Ops (including micro ops) Simulated
system.switch_cpus05.cpi                     1.729075                       # CPI: Cycles Per Instruction
system.switch_cpus05.cpi_total               1.729075                       # CPI: Total CPI of All Threads
system.switch_cpus05.decode.BlockedCycles    490978303                       # Number of cycles decode is blocked
system.switch_cpus05.decode.BranchMispred          111                       # Number of times decode detected a branch misprediction
system.switch_cpus05.decode.BranchResolved     34683608                       # Number of times decode resolved a branch
system.switch_cpus05.decode.DecodedInsts    518686807                       # Number of instructions handled by decode
system.switch_cpus05.decode.IdleCycles       27507702                       # Number of cycles decode is idle
system.switch_cpus05.decode.RunCycles        51299704                       # Number of cycles decode is running
system.switch_cpus05.decode.SquashCycles       886247                       # Number of cycles decode is squashing
system.switch_cpus05.decode.SquashedInsts          418                       # Number of squashed instructions handled by decode
system.switch_cpus05.decode.UnblockCycles     24327857                       # Number of cycles decode is unblocking
system.switch_cpus05.dtb.accesses                   0                       # DTB accesses
system.switch_cpus05.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.hits                       0                       # DTB hits
system.switch_cpus05.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.dtb.misses                     0                       # DTB misses
system.switch_cpus05.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.fetch.Branches          84565664                       # Number of branches that fetch encountered
system.switch_cpus05.fetch.CacheLines        57842934                       # Number of cache lines fetched
system.switch_cpus05.fetch.Cycles           535537843                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus05.fetch.IcacheSquashes       110467                       # Number of outstanding Icache misses that were squashed
system.switch_cpus05.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus05.fetch.Insts            447432930                       # Number of instructions fetch has processed
system.switch_cpus05.fetch.MiscStallCycles           17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus05.fetch.SquashCycles       1772712                       # Number of cycles fetch has spent squashing
system.switch_cpus05.fetch.branchRate        0.142127                       # Number of branch fetches per cycle
system.switch_cpus05.fetch.icacheStallCycles     58575587                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus05.fetch.predictedBranches     40568072                       # Number of branches that fetch has predicted taken
system.switch_cpus05.fetch.rate              0.751988                       # Number of inst fetches per cycle
system.switch_cpus05.fetch.rateDist::samples    594999822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::mean     0.921064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::stdev     2.291028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::0      488583266     82.11%     82.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::1       15311435      2.57%     84.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::2       14398515      2.42%     87.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::3        6645260      1.12%     88.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::4        7355390      1.24%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::5        9705073      1.63%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::6        6105173      1.03%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::7        5754906      0.97%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::8       41140804      6.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::total    594999822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.idleCycles                   613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus05.iew.branchMispredicts       893624                       # Number of branch mispredicts detected at execute
system.switch_cpus05.iew.exec_branches       73385359                       # Number of branches executed
system.switch_cpus05.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus05.iew.exec_rate           0.848749                       # Inst execution rate
system.switch_cpus05.iew.exec_refs          216279084                       # number of memory reference insts executed
system.switch_cpus05.iew.exec_stores         79897240                       # Number of stores executed
system.switch_cpus05.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus05.iew.iewBlockCycles      23562232                       # Number of cycles IEW is blocking
system.switch_cpus05.iew.iewDispLoadInsts    120104243                       # Number of dispatched load instructions
system.switch_cpus05.iew.iewDispNonSpecInsts       410829                       # Number of dispatched non-speculative instructions
system.switch_cpus05.iew.iewDispSquashedInsts        37314                       # Number of squashed instructions skipped by dispatch
system.switch_cpus05.iew.iewDispStoreInsts     86674344                       # Number of dispatched store instructions
system.switch_cpus05.iew.iewDispatchedInsts    510272918                       # Number of instructions dispatched to IQ
system.switch_cpus05.iew.iewExecLoadInsts    136381844                       # Number of load instructions executed
system.switch_cpus05.iew.iewExecSquashedInsts       537937                       # Number of squashed instructions skipped in execute
system.switch_cpus05.iew.iewExecutedInsts    505006011                       # Number of executed instructions
system.switch_cpus05.iew.iewIQFullEvents       611309                       # Number of times the IQ has become full, causing a stall
system.switch_cpus05.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus05.iew.iewLSQFullEvents    151850563                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus05.iew.iewSquashCycles       886247                       # Number of cycles IEW is squashing
system.switch_cpus05.iew.iewUnblockCycles    152599127                       # Number of cycles IEW is unblocking
system.switch_cpus05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus05.iew.lsq.thread0.cacheBlocked        61535                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus05.iew.lsq.thread0.forwLoads      9530188                       # Number of loads that had data forwarded from stores
system.switch_cpus05.iew.lsq.thread0.ignoredResponses         1823                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.memOrderViolation        11720                       # Number of memory ordering violations
system.switch_cpus05.iew.lsq.thread0.rescheduledLoads     23245612                       # Number of loads that were rescheduled
system.switch_cpus05.iew.lsq.thread0.squashedLoads     20627173                       # Number of loads squashed
system.switch_cpus05.iew.lsq.thread0.squashedStores     15499007                       # Number of stores squashed
system.switch_cpus05.iew.memOrderViolationEvents        11720                       # Number of memory order violations
system.switch_cpus05.iew.predictedNotTakenIncorrect       628420                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus05.iew.predictedTakenIncorrect       265204                       # Number of branches that were predicted taken incorrectly
system.switch_cpus05.iew.wb_consumers       520658679                       # num instructions consuming a value
system.switch_cpus05.iew.wb_count           480501516                       # cumulative count of insts written-back
system.switch_cpus05.iew.wb_fanout           0.540842                       # average fanout of values written-back
system.switch_cpus05.iew.wb_producers       281594300                       # num instructions producing a value
system.switch_cpus05.iew.wb_rate             0.807565                       # insts written-back per cycle
system.switch_cpus05.iew.wb_sent            480643729                       # cumulative count of insts sent to commit
system.switch_cpus05.int_regfile_reads      617106562                       # number of integer regfile reads
system.switch_cpus05.int_regfile_writes     352701359                       # number of integer regfile writes
system.switch_cpus05.ipc                     0.578344                       # IPC: Instructions Per Cycle
system.switch_cpus05.ipc_total               0.578344                       # IPC: Total IPC of All Threads
system.switch_cpus05.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntAlu    273582813     54.12%     54.12% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntMult     15398783      3.05%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntDiv         1332      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAddAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShift            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAes            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAesMix            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdPredAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemRead    136588988     27.02%     84.18% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemWrite     79972032     15.82%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::total    505543948                       # Type of FU issued
system.switch_cpus05.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus05.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus05.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus05.iq.fu_busy_cnt          10144761                       # FU busy when requested
system.switch_cpus05.iq.fu_busy_rate         0.020067                       # FU busy rate (busy events/executed inst)
system.switch_cpus05.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntAlu        525101      5.18%      5.18% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntMult        95213      0.94%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntDiv             0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatAdd            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCmp            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCvt            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMult            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMultAcc            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatDiv            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMisc            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatSqrt            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAdd            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAddAcc            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAlu            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCmp            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCvt            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMisc            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMult            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMultAcc            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShift            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShiftAcc            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdDiv            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSqrt            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAdd            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAlu            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCmp            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCvt            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatDiv            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMisc            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMult            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatSqrt            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAdd            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAlu            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceCmp            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAes            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAesMix            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash2            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash2            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma2            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma3            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdPredAlu            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemRead      6124402     60.37%     66.48% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemWrite      3400045     33.52%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.int_alu_accesses    495531915                       # Number of integer alu accesses
system.switch_cpus05.iq.int_inst_queue_reads   1575981838                       # Number of integer instruction queue reads
system.switch_cpus05.iq.int_inst_queue_wakeup_accesses    463416264                       # Number of integer instruction queue wakeup accesses
system.switch_cpus05.iq.int_inst_queue_writes    573617679                       # Number of integer instruction queue writes
system.switch_cpus05.iq.iqInstsAdded        509859718                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus05.iq.iqInstsIssued       505543948                       # Number of instructions issued
system.switch_cpus05.iq.iqNonSpecInstsAdded       413200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus05.iq.iqSquashedInstsExamined     88791674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus05.iq.iqSquashedInstsIssued        57616                       # Number of squashed instructions issued
system.switch_cpus05.iq.iqSquashedNonSpecRemoved        43917                       # Number of squashed non-spec instructions that were removed
system.switch_cpus05.iq.iqSquashedOperandsExamined     58961675                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus05.iq.issued_per_cycle::samples    594999822                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::mean     0.849654                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::stdev     1.712154                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::0    420803154     70.72%     70.72% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::1     58409157      9.82%     80.54% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::2     37434834      6.29%     86.83% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::3     21810608      3.67%     90.50% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::4     17828376      3.00%     93.49% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::5     16956274      2.85%     96.34% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::6      8748691      1.47%     97.81% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::7      5823545      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::8      7185183      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::total    594999822                       # Number of insts issued each cycle
system.switch_cpus05.iq.rate                 0.849653                       # Inst issue rate
system.switch_cpus05.iq.vec_alu_accesses     20156794                       # Number of vector alu accesses
system.switch_cpus05.iq.vec_inst_queue_reads     40308257                       # Number of vector instruction queue reads
system.switch_cpus05.iq.vec_inst_queue_wakeup_accesses     17085252                       # Number of vector instruction queue wakeup accesses
system.switch_cpus05.iq.vec_inst_queue_writes     25457682                       # Number of vector instruction queue writes
system.switch_cpus05.itb.accesses                   0                       # DTB accesses
system.switch_cpus05.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.hits                       0                       # DTB hits
system.switch_cpus05.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.itb.misses                     0                       # DTB misses
system.switch_cpus05.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.memDep0.conflictingLoads     17114458                       # Number of conflicting loads.
system.switch_cpus05.memDep0.conflictingStores     10864878                       # Number of conflicting stores.
system.switch_cpus05.memDep0.insertedLoads    120104243                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus05.memDep0.insertedStores     86674344                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus05.misc_regfile_reads     613589680                       # number of misc regfile reads
system.switch_cpus05.misc_regfile_writes      1471557                       # number of misc regfile writes
system.switch_cpus05.numCycles              595000435                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.quiesceCycles               1134                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus05.rename.BlockCycles     189890836                       # Number of cycles rename is blocking
system.switch_cpus05.rename.CommittedMaps    429834500                       # Number of HB maps that are committed
system.switch_cpus05.rename.IQFullEvents     15819576                       # Number of times rename has blocked due to IQ full
system.switch_cpus05.rename.IdleCycles       36539068                       # Number of cycles rename is idle
system.switch_cpus05.rename.LQFullEvents    202898087                       # Number of times rename has blocked due to LQ full
system.switch_cpus05.rename.ROBFullEvents       161564                       # Number of times rename has blocked due to ROB full
system.switch_cpus05.rename.RenameLookups    833902558                       # Number of register rename lookups that rename has made
system.switch_cpus05.rename.RenamedInsts    513060374                       # Number of instructions processed by rename
system.switch_cpus05.rename.RenamedOperands    523316399                       # Number of destination operands rename has renamed
system.switch_cpus05.rename.RunCycles        65766282                       # Number of cycles rename is running
system.switch_cpus05.rename.SQFullEvents     45546283                       # Number of times rename has blocked due to SQ full
system.switch_cpus05.rename.SquashCycles       886247                       # Number of cycles rename is squashing
system.switch_cpus05.rename.UnblockCycles    263373036                       # Number of cycles rename is unblocking
system.switch_cpus05.rename.UndoneMaps       93481808                       # Number of HB maps that are undone due to squashing
system.switch_cpus05.rename.int_rename_lookups    633146027                       # Number of integer rename lookups
system.switch_cpus05.rename.serializeStallCycles     38544344                       # count of cycles rename stalled for serializing inst
system.switch_cpus05.rename.serializingInsts       438576                       # count of serializing insts renamed
system.switch_cpus05.rename.skidInsts       125742413                       # count of insts added to the skid buffer
system.switch_cpus05.rename.tempSerializingInsts       424248                       # count of temporary serializing insts renamed
system.switch_cpus05.rename.vec_rename_lookups     14181572                       # Number of vector rename lookups
system.switch_cpus05.rob.rob_reads         1062134711                       # The number of ROB reads
system.switch_cpus05.rob.rob_writes        1033583370                       # The number of ROB writes
system.switch_cpus05.timesIdled                    32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus05.vec_regfile_reads       11389907                       # number of vector regfile reads
system.switch_cpus05.vec_regfile_writes       5696930                       # number of vector regfile writes
system.switch_cpus06.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus06.branchPred.BTBHitPct    99.188865                       # BTB Hit Percentage
system.switch_cpus06.branchPred.BTBHits      36344174                       # Number of BTB hits
system.switch_cpus06.branchPred.BTBLookups     36641385                       # Number of BTB lookups
system.switch_cpus06.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus06.branchPred.condIncorrect       881215                       # Number of conditional branches incorrect
system.switch_cpus06.branchPred.condPredicted     75889142                       # Number of conditional branches predicted
system.switch_cpus06.branchPred.indirectHits       131307                       # Number of indirect target hits.
system.switch_cpus06.branchPred.indirectLookups       164430                       # Number of indirect predictor lookups.
system.switch_cpus06.branchPred.indirectMisses        33123                       # Number of indirect misses.
system.switch_cpus06.branchPred.lookups      84665363                       # Number of BP lookups
system.switch_cpus06.branchPred.usedRAS       4135414                       # Number of times the RAS was used to get a target.
system.switch_cpus06.branchPredindirectMispredicted           68                       # Number of mispredicted indirect branches.
system.switch_cpus06.cc_regfile_reads       132337608                       # number of cc regfile reads
system.switch_cpus06.cc_regfile_writes      132080520                       # number of cc regfile writes
system.switch_cpus06.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus06.commit.branchMispredicts       881105                       # The number of times a branch was mispredicted
system.switch_cpus06.commit.branches         66370188                       # Number of branches committed
system.switch_cpus06.commit.bw_lim_events     32244078                       # number cycles where commit BW limit reached
system.switch_cpus06.commit.commitNonSpecStalls       382123                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus06.commit.commitSquashedInsts     89518507                       # The number of squashed insts skipped by commit
system.switch_cpus06.commit.committedInsts    344569143                       # Number of instructions committed
system.switch_cpus06.commit.committedOps    421997568                       # Number of ops (including micro ops) committed
system.switch_cpus06.commit.committed_per_cycle::samples    583375385                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::mean     0.723372                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::stdev     2.035050                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::0    489917238     83.98%     83.98% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::1     24128826      4.14%     88.12% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::2     12566979      2.15%     90.27% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::3      5895882      1.01%     91.28% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::4      6144061      1.05%     92.33% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::5      6617341      1.13%     93.47% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::6      1595295      0.27%     93.74% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::7      4265685      0.73%     94.47% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::8     32244078      5.53%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::total    583375385                       # Number of insts commited each cycle
system.switch_cpus06.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus06.commit.function_calls      3014737                       # Number of function calls committed.
system.switch_cpus06.commit.int_insts       385123392                       # Number of committed integer instructions.
system.switch_cpus06.commit.loads            99539939                       # Number of loads committed
system.switch_cpus06.commit.membars            529598                       # Number of memory barriers committed
system.switch_cpus06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntAlu    237797753     56.35%     56.35% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntMult     13396660      3.17%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntDiv         1394      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCvt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMult            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMultAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatDiv            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMisc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatSqrt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAddAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCvt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMisc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMult            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMultAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShift            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShiftAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdDiv            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSqrt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCvt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatDiv            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMisc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMult            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAes            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAesMix            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma2            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma3            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdPredAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemRead     99539939     23.59%     83.11% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemWrite     71261822     16.89%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::total    421997568                       # Class of committed instruction
system.switch_cpus06.commit.refs            170801761                       # Number of memory references committed
system.switch_cpus06.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus06.commit.vec_insts        17029377                       # Number of committed Vector instructions.
system.switch_cpus06.committedInsts         344569143                       # Number of Instructions Simulated
system.switch_cpus06.committedOps           421997568                       # Number of Ops (including micro ops) Simulated
system.switch_cpus06.cpi                     1.726793                       # CPI: Cycles Per Instruction
system.switch_cpus06.cpi_total               1.726793                       # CPI: Total CPI of All Threads
system.switch_cpus06.decode.BlockedCycles    490858215                       # Number of cycles decode is blocked
system.switch_cpus06.decode.BranchMispred          115                       # Number of times decode detected a branch misprediction
system.switch_cpus06.decode.BranchResolved     34720880                       # Number of times decode resolved a branch
system.switch_cpus06.decode.DecodedInsts    519253452                       # Number of instructions handled by decode
system.switch_cpus06.decode.IdleCycles       27546632                       # Number of cycles decode is idle
system.switch_cpus06.decode.RunCycles        51351625                       # Number of cycles decode is running
system.switch_cpus06.decode.SquashCycles       888384                       # Number of cycles decode is squashing
system.switch_cpus06.decode.SquashedInsts          417                       # Number of squashed instructions handled by decode
system.switch_cpus06.decode.UnblockCycles     24354038                       # Number of cycles decode is unblocking
system.switch_cpus06.dtb.accesses                   0                       # DTB accesses
system.switch_cpus06.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.hits                       0                       # DTB hits
system.switch_cpus06.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.dtb.misses                     0                       # DTB misses
system.switch_cpus06.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.fetch.Branches          84665363                       # Number of branches that fetch encountered
system.switch_cpus06.fetch.CacheLines        57936960                       # Number of cache lines fetched
system.switch_cpus06.fetch.Cycles           535439309                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus06.fetch.IcacheSquashes       111715                       # Number of outstanding Icache misses that were squashed
system.switch_cpus06.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus06.fetch.Insts            447923021                       # Number of instructions fetch has processed
system.switch_cpus06.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus06.fetch.SquashCycles       1776988                       # Number of cycles fetch has spent squashing
system.switch_cpus06.fetch.branchRate        0.142295                       # Number of branch fetches per cycle
system.switch_cpus06.fetch.icacheStallCycles     58671063                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus06.fetch.predictedBranches     40610895                       # Number of branches that fetch has predicted taken
system.switch_cpus06.fetch.rate              0.752812                       # Number of inst fetches per cycle
system.switch_cpus06.fetch.rateDist::samples    594998895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::mean     0.922046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::stdev     2.291966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::0      488448786     82.09%     82.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::1       15344726      2.58%     84.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::2       14416048      2.42%     87.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::3        6657819      1.12%     88.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::4        7364895      1.24%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::5        9711457      1.63%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::6        6118952      1.03%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::7        5754061      0.97%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::8       41182151      6.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::total    594998895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.idleCycles                   617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus06.iew.branchMispredicts       896177                       # Number of branch mispredicts detected at execute
system.switch_cpus06.iew.exec_branches       73492848                       # Number of branches executed
system.switch_cpus06.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus06.iew.exec_rate           0.849714                       # Inst execution rate
system.switch_cpus06.iew.exec_refs          216449415                       # number of memory reference insts executed
system.switch_cpus06.iew.exec_stores         79996726                       # Number of stores executed
system.switch_cpus06.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus06.iew.iewBlockCycles      23398834                       # Number of cycles IEW is blocking
system.switch_cpus06.iew.iewDispLoadInsts    120159350                       # Number of dispatched load instructions
system.switch_cpus06.iew.iewDispNonSpecInsts       424578                       # Number of dispatched non-speculative instructions
system.switch_cpus06.iew.iewDispSquashedInsts        41223                       # Number of squashed instructions skipped by dispatch
system.switch_cpus06.iew.iewDispStoreInsts     86789021                       # Number of dispatched store instructions
system.switch_cpus06.iew.iewDispatchedInsts    510803456                       # Number of instructions dispatched to IQ
system.switch_cpus06.iew.iewExecLoadInsts    136452689                       # Number of load instructions executed
system.switch_cpus06.iew.iewExecSquashedInsts       543445                       # Number of squashed instructions skipped in execute
system.switch_cpus06.iew.iewExecutedInsts    505579538                       # Number of executed instructions
system.switch_cpus06.iew.iewIQFullEvents       611462                       # Number of times the IQ has become full, causing a stall
system.switch_cpus06.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus06.iew.iewLSQFullEvents    151930560                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus06.iew.iewSquashCycles       888384                       # Number of cycles IEW is squashing
system.switch_cpus06.iew.iewUnblockCycles    152678912                       # Number of cycles IEW is unblocking
system.switch_cpus06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus06.iew.lsq.thread0.cacheBlocked        61151                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus06.iew.lsq.thread0.forwLoads      9536752                       # Number of loads that had data forwarded from stores
system.switch_cpus06.iew.lsq.thread0.ignoredResponses         1872                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.memOrderViolation        11765                       # Number of memory ordering violations
system.switch_cpus06.iew.lsq.thread0.rescheduledLoads     23252058                       # Number of loads that were rescheduled
system.switch_cpus06.iew.lsq.thread0.squashedLoads     20619379                       # Number of loads squashed
system.switch_cpus06.iew.lsq.thread0.squashedStores     15527175                       # Number of stores squashed
system.switch_cpus06.iew.memOrderViolationEvents        11765                       # Number of memory order violations
system.switch_cpus06.iew.predictedNotTakenIncorrect       628516                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus06.iew.predictedTakenIncorrect       267661                       # Number of branches that were predicted taken incorrectly
system.switch_cpus06.iew.wb_consumers       521090636                       # num instructions consuming a value
system.switch_cpus06.iew.wb_count           481072661                       # cumulative count of insts written-back
system.switch_cpus06.iew.wb_fanout           0.540875                       # average fanout of values written-back
system.switch_cpus06.iew.wb_producers       281844742                       # num instructions producing a value
system.switch_cpus06.iew.wb_rate             0.808526                       # insts written-back per cycle
system.switch_cpus06.iew.wb_sent            481216636                       # cumulative count of insts sent to commit
system.switch_cpus06.int_regfile_reads      617766443                       # number of integer regfile reads
system.switch_cpus06.int_regfile_writes     353108056                       # number of integer regfile writes
system.switch_cpus06.ipc                     0.579108                       # IPC: Instructions Per Cycle
system.switch_cpus06.ipc_total               0.579108                       # IPC: Total IPC of All Threads
system.switch_cpus06.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntAlu    274002154     54.14%     54.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntMult     15386445      3.04%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntDiv         1394      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCvt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMult            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMultAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatDiv            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMisc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatSqrt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAddAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAlu            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCvt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMisc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMult            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMultAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShift            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdDiv            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSqrt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMult            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAes            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAesMix            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdPredAlu            0      0.00%     57.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemRead    136658951     27.00%     84.18% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemWrite     80074040     15.82%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::total    506122984                       # Type of FU issued
system.switch_cpus06.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus06.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus06.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus06.iq.fu_busy_cnt          10155808                       # FU busy when requested
system.switch_cpus06.iq.fu_busy_rate         0.020066                       # FU busy rate (busy events/executed inst)
system.switch_cpus06.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntAlu        532014      5.24%      5.24% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntMult        94109      0.93%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntDiv             0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatAdd            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCmp            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCvt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMult            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMultAcc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatDiv            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMisc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatSqrt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAdd            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAddAcc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAlu            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCmp            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCvt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMisc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMult            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMultAcc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShift            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShiftAcc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdDiv            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSqrt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAdd            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAlu            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCmp            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCvt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatDiv            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMisc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMult            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatSqrt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAdd            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAlu            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceCmp            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAes            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAesMix            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash2            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash2            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma2            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma3            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdPredAlu            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemRead      6121250     60.27%     66.44% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemWrite      3408435     33.56%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.int_alu_accesses    496117782                       # Number of integer alu accesses
system.switch_cpus06.iq.int_inst_queue_reads   1577142263                       # Number of integer instruction queue reads
system.switch_cpus06.iq.int_inst_queue_wakeup_accesses    463989329                       # Number of integer instruction queue wakeup accesses
system.switch_cpus06.iq.int_inst_queue_writes    574162026                       # Number of integer instruction queue writes
system.switch_cpus06.iq.iqInstsAdded        510376442                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus06.iq.iqInstsIssued       506122984                       # Number of instructions issued
system.switch_cpus06.iq.iqNonSpecInstsAdded       427014                       # Number of non-speculative instructions added to the IQ
system.switch_cpus06.iq.iqSquashedInstsExamined     88805754                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus06.iq.iqSquashedInstsIssued        58026                       # Number of squashed instructions issued
system.switch_cpus06.iq.iqSquashedNonSpecRemoved        44891                       # Number of squashed non-spec instructions that were removed
system.switch_cpus06.iq.iqSquashedOperandsExamined     58894001                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus06.iq.issued_per_cycle::samples    594998895                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::mean     0.850628                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::stdev     1.712639                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::0    420544638     70.68%     70.68% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::1     58521977      9.84%     80.52% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::2     37501528      6.30%     86.82% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::3     21853745      3.67%     90.49% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::4     17814437      2.99%     93.49% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::5     17006113      2.86%     96.34% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::6      8736738      1.47%     97.81% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::7      5829777      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::8      7189942      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::total    594998895                       # Number of insts issued each cycle
system.switch_cpus06.iq.rate                 0.850628                       # Inst issue rate
system.switch_cpus06.iq.vec_alu_accesses     20161010                       # Number of vector alu accesses
system.switch_cpus06.iq.vec_inst_queue_reads     40316433                       # Number of vector instruction queue reads
system.switch_cpus06.iq.vec_inst_queue_wakeup_accesses     17083332                       # Number of vector instruction queue wakeup accesses
system.switch_cpus06.iq.vec_inst_queue_writes     25457951                       # Number of vector instruction queue writes
system.switch_cpus06.itb.accesses                   0                       # DTB accesses
system.switch_cpus06.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.hits                       0                       # DTB hits
system.switch_cpus06.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.itb.misses                     0                       # DTB misses
system.switch_cpus06.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.memDep0.conflictingLoads     17077451                       # Number of conflicting loads.
system.switch_cpus06.memDep0.conflictingStores     10857825                       # Number of conflicting stores.
system.switch_cpus06.memDep0.insertedLoads    120159350                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus06.memDep0.insertedStores     86789021                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus06.misc_regfile_reads     614123491                       # number of misc regfile reads
system.switch_cpus06.misc_regfile_writes      1522610                       # number of misc regfile writes
system.switch_cpus06.numCycles              594999512                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.quiesceCycles               2058                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus06.rename.BlockCycles     189673949                       # Number of cycles rename is blocking
system.switch_cpus06.rename.CommittedMaps    430359148                       # Number of HB maps that are committed
system.switch_cpus06.rename.IQFullEvents     15823640                       # Number of times rename has blocked due to IQ full
system.switch_cpus06.rename.IdleCycles       36594158                       # Number of cycles rename is idle
system.switch_cpus06.rename.LQFullEvents    202490703                       # Number of times rename has blocked due to LQ full
system.switch_cpus06.rename.ROBFullEvents       152386                       # Number of times rename has blocked due to ROB full
system.switch_cpus06.rename.RenameLookups    834670512                       # Number of register rename lookups that rename has made
system.switch_cpus06.rename.RenamedInsts    513605211                       # Number of instructions processed by rename
system.switch_cpus06.rename.RenamedOperands    523834575                       # Number of destination operands rename has renamed
system.switch_cpus06.rename.RunCycles        65829955                       # Number of cycles rename is running
system.switch_cpus06.rename.SQFullEvents     45323128                       # Number of times rename has blocked due to SQ full
system.switch_cpus06.rename.SquashCycles       888384                       # Number of cycles rename is squashing
system.switch_cpus06.rename.UnblockCycles    262765771                       # Number of cycles rename is unblocking
system.switch_cpus06.rename.UndoneMaps       93475292                       # Number of HB maps that are undone due to squashing
system.switch_cpus06.rename.int_rename_lookups    633792640                       # Number of integer rename lookups
system.switch_cpus06.rename.serializeStallCycles     39246677                       # count of cycles rename stalled for serializing inst
system.switch_cpus06.rename.serializingInsts       453334                       # count of serializing insts renamed
system.switch_cpus06.rename.skidInsts       125861667                       # count of insts added to the skid buffer
system.switch_cpus06.rename.tempSerializingInsts       438253                       # count of temporary serializing insts renamed
system.switch_cpus06.rename.vec_rename_lookups     14180920                       # Number of vector rename lookups
system.switch_cpus06.rob.rob_reads         1062644132                       # The number of ROB reads
system.switch_cpus06.rob.rob_writes        1034657682                       # The number of ROB writes
system.switch_cpus06.timesIdled                    33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus06.vec_regfile_reads       11388648                       # number of vector regfile reads
system.switch_cpus06.vec_regfile_writes       5696273                       # number of vector regfile writes
system.switch_cpus07.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus07.branchPred.BTBHitPct    99.210130                       # BTB Hit Percentage
system.switch_cpus07.branchPred.BTBHits      36383934                       # Number of BTB hits
system.switch_cpus07.branchPred.BTBLookups     36673608                       # Number of BTB lookups
system.switch_cpus07.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus07.branchPred.condIncorrect       878345                       # Number of conditional branches incorrect
system.switch_cpus07.branchPred.condPredicted     75982198                       # Number of conditional branches predicted
system.switch_cpus07.branchPred.indirectHits       130055                       # Number of indirect target hits.
system.switch_cpus07.branchPred.indirectLookups       166809                       # Number of indirect predictor lookups.
system.switch_cpus07.branchPred.indirectMisses        36754                       # Number of indirect misses.
system.switch_cpus07.branchPred.lookups      84759920                       # Number of BP lookups
system.switch_cpus07.branchPred.usedRAS       4139876                       # Number of times the RAS was used to get a target.
system.switch_cpus07.branchPredindirectMispredicted           58                       # Number of mispredicted indirect branches.
system.switch_cpus07.cc_regfile_reads       132548079                       # number of cc regfile reads
system.switch_cpus07.cc_regfile_writes      132294927                       # number of cc regfile writes
system.switch_cpus07.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus07.commit.branchMispredicts       878234                       # The number of times a branch was mispredicted
system.switch_cpus07.commit.branches         66477534                       # Number of branches committed
system.switch_cpus07.commit.bw_lim_events     32326908                       # number cycles where commit BW limit reached
system.switch_cpus07.commit.commitNonSpecStalls       377318                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus07.commit.commitSquashedInsts     89494566                       # The number of squashed insts skipped by commit
system.switch_cpus07.commit.committedInsts    345168444                       # Number of instructions committed
system.switch_cpus07.commit.committedOps    422752821                       # Number of ops (including micro ops) committed
system.switch_cpus07.commit.committed_per_cycle::samples    583383844                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::mean     0.724656                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::stdev     2.037171                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::0    489851641     83.97%     83.97% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::1     24114439      4.13%     88.10% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::2     12555711      2.15%     90.25% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::3      5886870      1.01%     91.26% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::4      6150625      1.05%     92.32% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::5      6625668      1.14%     93.45% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::6      1583628      0.27%     93.72% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::7      4288354      0.74%     94.46% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::8     32326908      5.54%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::total    583383844                       # Number of insts commited each cycle
system.switch_cpus07.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus07.commit.function_calls      3019950                       # Number of function calls committed.
system.switch_cpus07.commit.int_insts       385818086                       # Number of committed integer instructions.
system.switch_cpus07.commit.loads            99743044                       # Number of loads committed
system.switch_cpus07.commit.membars            522828                       # Number of memory barriers committed
system.switch_cpus07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntAlu    238184399     56.34%     56.34% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntMult     13430946      3.18%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntDiv         1360      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemRead     99743044     23.59%     83.11% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemWrite     71393072     16.89%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::total    422752821                       # Class of committed instruction
system.switch_cpus07.commit.refs            171136116                       # Number of memory references committed
system.switch_cpus07.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus07.commit.vec_insts        17070503                       # Number of committed Vector instructions.
system.switch_cpus07.committedInsts         345168444                       # Number of Instructions Simulated
system.switch_cpus07.committedOps           422752821                       # Number of Ops (including micro ops) Simulated
system.switch_cpus07.cpi                     1.723799                       # CPI: Cycles Per Instruction
system.switch_cpus07.cpi_total               1.723799                       # CPI: Total CPI of All Threads
system.switch_cpus07.decode.BlockedCycles    490751454                       # Number of cycles decode is blocked
system.switch_cpus07.decode.BranchMispred          114                       # Number of times decode detected a branch misprediction
system.switch_cpus07.decode.BranchResolved     34767847                       # Number of times decode resolved a branch
system.switch_cpus07.decode.DecodedInsts    519950271                       # Number of instructions handled by decode
system.switch_cpus07.decode.IdleCycles       27560385                       # Number of cycles decode is idle
system.switch_cpus07.decode.RunCycles        51415651                       # Number of cycles decode is running
system.switch_cpus07.decode.SquashCycles       885509                       # Number of cycles decode is squashing
system.switch_cpus07.decode.SquashedInsts          444                       # Number of squashed instructions handled by decode
system.switch_cpus07.decode.UnblockCycles     24387266                       # Number of cycles decode is unblocking
system.switch_cpus07.dtb.accesses                   0                       # DTB accesses
system.switch_cpus07.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.hits                       0                       # DTB hits
system.switch_cpus07.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.dtb.misses                     0                       # DTB misses
system.switch_cpus07.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.fetch.Branches          84759920                       # Number of branches that fetch encountered
system.switch_cpus07.fetch.CacheLines        57994715                       # Number of cache lines fetched
system.switch_cpus07.fetch.Cycles           535386765                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus07.fetch.IcacheSquashes       110473                       # Number of outstanding Icache misses that were squashed
system.switch_cpus07.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus07.fetch.Insts            448446038                       # Number of instructions fetch has processed
system.switch_cpus07.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus07.fetch.SquashCycles       1771240                       # Number of cycles fetch has spent squashing
system.switch_cpus07.fetch.branchRate        0.142453                       # Number of branch fetches per cycle
system.switch_cpus07.fetch.icacheStallCycles     58727865                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus07.fetch.predictedBranches     40653865                       # Number of branches that fetch has predicted taken
system.switch_cpus07.fetch.rate              0.753690                       # Number of inst fetches per cycle
system.switch_cpus07.fetch.rateDist::samples    595000266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::mean     0.923137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::stdev     2.293219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::0      488339258     82.07%     82.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::1       15361615      2.58%     84.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::2       14429144      2.43%     87.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::3        6650740      1.12%     88.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::4        7364503      1.24%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::5        9730335      1.64%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::6        6122894      1.03%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::7        5766335      0.97%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::8       41235442      6.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::total    595000266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.idleCycles                   615                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus07.iew.branchMispredicts       892858                       # Number of branch mispredicts detected at execute
system.switch_cpus07.iew.exec_branches       73602024                       # Number of branches executed
system.switch_cpus07.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus07.iew.exec_rate           0.851054                       # Inst execution rate
system.switch_cpus07.iew.exec_refs          216838270                       # number of memory reference insts executed
system.switch_cpus07.iew.exec_stores         80120818                       # Number of stores executed
system.switch_cpus07.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus07.iew.iewBlockCycles      23379509                       # Number of cycles IEW is blocking
system.switch_cpus07.iew.iewDispLoadInsts    120364637                       # Number of dispatched load instructions
system.switch_cpus07.iew.iewDispNonSpecInsts       419575                       # Number of dispatched non-speculative instructions
system.switch_cpus07.iew.iewDispSquashedInsts        38626                       # Number of squashed instructions skipped by dispatch
system.switch_cpus07.iew.iewDispStoreInsts     86897505                       # Number of dispatched store instructions
system.switch_cpus07.iew.iewDispatchedInsts    511540046                       # Number of instructions dispatched to IQ
system.switch_cpus07.iew.iewExecLoadInsts    136717452                       # Number of load instructions executed
system.switch_cpus07.iew.iewExecSquashedInsts       538889                       # Number of squashed instructions skipped in execute
system.switch_cpus07.iew.iewExecutedInsts    506378102                       # Number of executed instructions
system.switch_cpus07.iew.iewIQFullEvents       606775                       # Number of times the IQ has become full, causing a stall
system.switch_cpus07.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus07.iew.iewLSQFullEvents    151676400                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus07.iew.iewSquashCycles       885509                       # Number of cycles IEW is squashing
system.switch_cpus07.iew.iewUnblockCycles    152421222                       # Number of cycles IEW is unblocking
system.switch_cpus07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus07.iew.lsq.thread0.cacheBlocked        63408                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus07.iew.lsq.thread0.forwLoads      9552515                       # Number of loads that had data forwarded from stores
system.switch_cpus07.iew.lsq.thread0.ignoredResponses         1933                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.memOrderViolation        11706                       # Number of memory ordering violations
system.switch_cpus07.iew.lsq.thread0.rescheduledLoads     23313909                       # Number of loads that were rescheduled
system.switch_cpus07.iew.lsq.thread0.squashedLoads     20621560                       # Number of loads squashed
system.switch_cpus07.iew.lsq.thread0.squashedStores     15504409                       # Number of stores squashed
system.switch_cpus07.iew.memOrderViolationEvents        11706                       # Number of memory order violations
system.switch_cpus07.iew.predictedNotTakenIncorrect       627008                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus07.iew.predictedTakenIncorrect       265850                       # Number of branches that were predicted taken incorrectly
system.switch_cpus07.iew.wb_consumers       522058729                       # num instructions consuming a value
system.switch_cpus07.iew.wb_count           481813260                       # cumulative count of insts written-back
system.switch_cpus07.iew.wb_fanout           0.540806                       # average fanout of values written-back
system.switch_cpus07.iew.wb_producers       282332400                       # num instructions producing a value
system.switch_cpus07.iew.wb_rate             0.809769                       # insts written-back per cycle
system.switch_cpus07.iew.wb_sent            481955769                       # cumulative count of insts sent to commit
system.switch_cpus07.int_regfile_reads      618751610                       # number of integer regfile reads
system.switch_cpus07.int_regfile_writes     353644630                       # number of integer regfile writes
system.switch_cpus07.ipc                     0.580114                       # IPC: Instructions Per Cycle
system.switch_cpus07.ipc_total               0.580114                       # IPC: Total IPC of All Threads
system.switch_cpus07.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntAlu    274373928     54.13%     54.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntMult     15422550      3.04%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntDiv         1360      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemRead    136923301     27.01%     84.18% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemWrite     80195852     15.82%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::total    506916991                       # Type of FU issued
system.switch_cpus07.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus07.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus07.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus07.iq.fu_busy_cnt          10180163                       # FU busy when requested
system.switch_cpus07.iq.fu_busy_rate         0.020083                       # FU busy rate (busy events/executed inst)
system.switch_cpus07.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntAlu        529599      5.20%      5.20% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntMult        95480      0.94%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntDiv             0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatAdd            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCmp            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCvt            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMult            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMultAcc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatDiv            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMisc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatSqrt            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAdd            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAddAcc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAlu            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCmp            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCvt            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMisc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMult            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMultAcc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShift            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShiftAcc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdDiv            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSqrt            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAdd            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAlu            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCmp            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCvt            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatDiv            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMisc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMult            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatSqrt            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAdd            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAlu            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceCmp            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAes            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAesMix            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash2            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash2            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma2            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma3            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdPredAlu            0      0.00%      6.14% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemRead      6146137     60.37%     66.51% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemWrite      3408947     33.49%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.int_alu_accesses    496892931                       # Number of integer alu accesses
system.switch_cpus07.iq.int_inst_queue_reads   1578668605                       # Number of integer instruction queue reads
system.switch_cpus07.iq.int_inst_queue_wakeup_accesses    464689127                       # Number of integer instruction queue wakeup accesses
system.switch_cpus07.iq.int_inst_queue_writes    574850029                       # Number of integer instruction queue writes
system.switch_cpus07.iq.iqInstsAdded        511118093                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus07.iq.iqInstsIssued       506916991                       # Number of instructions issued
system.switch_cpus07.iq.iqNonSpecInstsAdded       421953                       # Number of non-speculative instructions added to the IQ
system.switch_cpus07.iq.iqSquashedInstsExamined     88787086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus07.iq.iqSquashedInstsIssued        57130                       # Number of squashed instructions issued
system.switch_cpus07.iq.iqSquashedNonSpecRemoved        44635                       # Number of squashed non-spec instructions that were removed
system.switch_cpus07.iq.iqSquashedOperandsExamined     58880986                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus07.iq.issued_per_cycle::samples    595000266                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::mean     0.851961                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::stdev     1.714122                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::0    420392186     70.65%     70.65% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::1     58515561      9.83%     80.49% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::2     37495621      6.30%     86.79% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::3     21890607      3.68%     90.47% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::4     17869461      3.00%     93.47% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::5     17017438      2.86%     96.33% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::6      8768210      1.47%     97.81% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::7      5845383      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::8      7205799      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::total    595000266                       # Number of insts issued each cycle
system.switch_cpus07.iq.rate                 0.851960                       # Inst issue rate
system.switch_cpus07.iq.vec_alu_accesses     20204223                       # Number of vector alu accesses
system.switch_cpus07.iq.vec_inst_queue_reads     40402936                       # Number of vector instruction queue reads
system.switch_cpus07.iq.vec_inst_queue_wakeup_accesses     17124133                       # Number of vector instruction queue wakeup accesses
system.switch_cpus07.iq.vec_inst_queue_writes     25487893                       # Number of vector instruction queue writes
system.switch_cpus07.itb.accesses                   0                       # DTB accesses
system.switch_cpus07.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.hits                       0                       # DTB hits
system.switch_cpus07.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.itb.misses                     0                       # DTB misses
system.switch_cpus07.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.memDep0.conflictingLoads     17165344                       # Number of conflicting loads.
system.switch_cpus07.memDep0.conflictingStores     10953465                       # Number of conflicting stores.
system.switch_cpus07.memDep0.insertedLoads    120364637                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus07.memDep0.insertedStores     86897505                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus07.misc_regfile_reads     615185771                       # number of misc regfile reads
system.switch_cpus07.misc_regfile_writes      1503631                       # number of misc regfile writes
system.switch_cpus07.numCycles              595000881                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.quiesceCycles                689                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus07.rename.BlockCycles     188892060                       # Number of cycles rename is blocking
system.switch_cpus07.rename.CommittedMaps    431126512                       # Number of HB maps that are committed
system.switch_cpus07.rename.IQFullEvents     15809649                       # Number of times rename has blocked due to IQ full
system.switch_cpus07.rename.IdleCycles       36627060                       # Number of cycles rename is idle
system.switch_cpus07.rename.LQFullEvents    202685661                       # Number of times rename has blocked due to LQ full
system.switch_cpus07.rename.ROBFullEvents       150044                       # Number of times rename has blocked due to ROB full
system.switch_cpus07.rename.RenameLookups    835875449                       # Number of register rename lookups that rename has made
system.switch_cpus07.rename.RenamedInsts    514325841                       # Number of instructions processed by rename
system.switch_cpus07.rename.RenamedOperands    524586650                       # Number of destination operands rename has renamed
system.switch_cpus07.rename.RunCycles        65911646                       # Number of cycles rename is running
system.switch_cpus07.rename.SQFullEvents     45260339                       # Number of times rename has blocked due to SQ full
system.switch_cpus07.rename.SquashCycles       885509                       # Number of cycles rename is squashing
system.switch_cpus07.rename.UnblockCycles    262928918                       # Number of cycles rename is unblocking
system.switch_cpus07.rename.UndoneMaps       93459999                       # Number of HB maps that are undone due to squashing
system.switch_cpus07.rename.int_rename_lookups    634686176                       # Number of integer rename lookups
system.switch_cpus07.rename.serializeStallCycles     39755071                       # count of cycles rename stalled for serializing inst
system.switch_cpus07.rename.serializingInsts       447924                       # count of serializing insts renamed
system.switch_cpus07.rename.skidInsts       126104127                       # count of insts added to the skid buffer
system.switch_cpus07.rename.tempSerializingInsts       433164                       # count of temporary serializing insts renamed
system.switch_cpus07.rename.vec_rename_lookups     14204786                       # Number of vector rename lookups
system.switch_cpus07.rob.rob_reads         1063300930                       # The number of ROB reads
system.switch_cpus07.rob.rob_writes        1036113151                       # The number of ROB writes
system.switch_cpus07.timesIdled                    34                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus07.vec_regfile_reads       11415827                       # number of vector regfile reads
system.switch_cpus07.vec_regfile_writes       5709906                       # number of vector regfile writes
system.switch_cpus08.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus08.branchPred.BTBHitPct    99.217943                       # BTB Hit Percentage
system.switch_cpus08.branchPred.BTBHits      36385830                       # Number of BTB hits
system.switch_cpus08.branchPred.BTBLookups     36672631                       # Number of BTB lookups
system.switch_cpus08.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus08.branchPred.condIncorrect       880719                       # Number of conditional branches incorrect
system.switch_cpus08.branchPred.condPredicted     75990653                       # Number of conditional branches predicted
system.switch_cpus08.branchPred.indirectHits       130461                       # Number of indirect target hits.
system.switch_cpus08.branchPred.indirectLookups       159205                       # Number of indirect predictor lookups.
system.switch_cpus08.branchPred.indirectMisses        28744                       # Number of indirect misses.
system.switch_cpus08.branchPred.lookups      84758360                       # Number of BP lookups
system.switch_cpus08.branchPred.usedRAS       4140497                       # Number of times the RAS was used to get a target.
system.switch_cpus08.branchPredindirectMispredicted           66                       # Number of mispredicted indirect branches.
system.switch_cpus08.cc_regfile_reads       132510066                       # number of cc regfile reads
system.switch_cpus08.cc_regfile_writes      132258366                       # number of cc regfile writes
system.switch_cpus08.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus08.commit.branchMispredicts       880604                       # The number of times a branch was mispredicted
system.switch_cpus08.commit.branches         66451594                       # Number of branches committed
system.switch_cpus08.commit.bw_lim_events     32337048                       # number cycles where commit BW limit reached
system.switch_cpus08.commit.commitNonSpecStalls       376376                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus08.commit.commitSquashedInsts     89658924                       # The number of squashed insts skipped by commit
system.switch_cpus08.commit.committedInsts    345024464                       # Number of instructions committed
system.switch_cpus08.commit.committedOps    422574642                       # Number of ops (including micro ops) committed
system.switch_cpus08.commit.committed_per_cycle::samples    583357970                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::mean     0.724383                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::stdev     2.037178                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::0    489910012     83.98%     83.98% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::1     24091813      4.13%     88.11% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::2     12519739      2.15%     90.26% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::3      5873765      1.01%     91.26% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::4      6149579      1.05%     92.32% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::5      6616721      1.13%     93.45% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::6      1571300      0.27%     93.72% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::7      4287993      0.74%     94.46% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::8     32337048      5.54%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::total    583357970                       # Number of insts commited each cycle
system.switch_cpus08.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus08.commit.function_calls      3018414                       # Number of function calls committed.
system.switch_cpus08.commit.int_insts       385653786                       # Number of committed integer instructions.
system.switch_cpus08.commit.loads            99705858                       # Number of loads committed
system.switch_cpus08.commit.membars            520943                       # Number of memory barriers committed
system.switch_cpus08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntAlu    238080522     56.34%     56.34% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntMult     13428841      3.18%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntDiv         1366      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemRead     99705858     23.59%     83.11% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemWrite     71358055     16.89%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::total    422574642                       # Class of committed instruction
system.switch_cpus08.commit.refs            171063913                       # Number of memory references committed
system.switch_cpus08.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus08.commit.vec_insts        17063997                       # Number of committed Vector instructions.
system.switch_cpus08.committedInsts         345024464                       # Number of Instructions Simulated
system.switch_cpus08.committedOps           422574642                       # Number of Ops (including micro ops) Simulated
system.switch_cpus08.cpi                     1.724518                       # CPI: Cycles Per Instruction
system.switch_cpus08.cpi_total               1.724518                       # CPI: Total CPI of All Threads
system.switch_cpus08.decode.BlockedCycles    490730324                       # Number of cycles decode is blocked
system.switch_cpus08.decode.BranchMispred          120                       # Number of times decode detected a branch misprediction
system.switch_cpus08.decode.BranchResolved     34769015                       # Number of times decode resolved a branch
system.switch_cpus08.decode.DecodedInsts    519944811                       # Number of instructions handled by decode
system.switch_cpus08.decode.IdleCycles       27571246                       # Number of cycles decode is idle
system.switch_cpus08.decode.RunCycles        51429551                       # Number of cycles decode is running
system.switch_cpus08.decode.SquashCycles       887901                       # Number of cycles decode is squashing
system.switch_cpus08.decode.SquashedInsts          473                       # Number of squashed instructions handled by decode
system.switch_cpus08.decode.UnblockCycles     24380878                       # Number of cycles decode is unblocking
system.switch_cpus08.dtb.accesses                   0                       # DTB accesses
system.switch_cpus08.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.hits                       0                       # DTB hits
system.switch_cpus08.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.dtb.misses                     0                       # DTB misses
system.switch_cpus08.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.fetch.Branches          84758360                       # Number of branches that fetch encountered
system.switch_cpus08.fetch.CacheLines        57986342                       # Number of cache lines fetched
system.switch_cpus08.fetch.Cycles           535391157                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus08.fetch.IcacheSquashes       111285                       # Number of outstanding Icache misses that were squashed
system.switch_cpus08.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus08.fetch.Insts            448471461                       # Number of instructions fetch has processed
system.switch_cpus08.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus08.fetch.SquashCycles       1776032                       # Number of cycles fetch has spent squashing
system.switch_cpus08.fetch.branchRate        0.142451                       # Number of branch fetches per cycle
system.switch_cpus08.fetch.icacheStallCycles     58720703                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus08.fetch.predictedBranches     40656788                       # Number of branches that fetch has predicted taken
system.switch_cpus08.fetch.rate              0.753732                       # Number of inst fetches per cycle
system.switch_cpus08.fetch.rateDist::samples    594999902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::mean     0.923202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::stdev     2.293298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::0      488340375     82.07%     82.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::1       15353458      2.58%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::2       14425054      2.42%     87.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::3        6654624      1.12%     88.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::4        7362882      1.24%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::5        9737128      1.64%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::6        6119833      1.03%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::7        5770640      0.97%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::8       41235908      6.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::total    594999902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.idleCycles                  1108                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus08.iew.branchMispredicts       895220                       # Number of branch mispredicts detected at execute
system.switch_cpus08.iew.exec_branches       73580961                       # Number of branches executed
system.switch_cpus08.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus08.iew.exec_rate           0.850903                       # Inst execution rate
system.switch_cpus08.iew.exec_refs          216813263                       # number of memory reference insts executed
system.switch_cpus08.iew.exec_stores         80095876                       # Number of stores executed
system.switch_cpus08.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus08.iew.iewBlockCycles      23529432                       # Number of cycles IEW is blocking
system.switch_cpus08.iew.iewDispLoadInsts    120366739                       # Number of dispatched load instructions
system.switch_cpus08.iew.iewDispNonSpecInsts       418305                       # Number of dispatched non-speculative instructions
system.switch_cpus08.iew.iewDispSquashedInsts        37491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus08.iew.iewDispStoreInsts     86886640                       # Number of dispatched store instructions
system.switch_cpus08.iew.iewDispatchedInsts    511518403                       # Number of instructions dispatched to IQ
system.switch_cpus08.iew.iewExecLoadInsts    136717387                       # Number of load instructions executed
system.switch_cpus08.iew.iewExecSquashedInsts       541031                       # Number of squashed instructions skipped in execute
system.switch_cpus08.iew.iewExecutedInsts    506287972                       # Number of executed instructions
system.switch_cpus08.iew.iewIQFullEvents       612553                       # Number of times the IQ has become full, causing a stall
system.switch_cpus08.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus08.iew.iewLSQFullEvents    151523227                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus08.iew.iewSquashCycles       887901                       # Number of cycles IEW is squashing
system.switch_cpus08.iew.iewUnblockCycles    152271415                       # Number of cycles IEW is unblocking
system.switch_cpus08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus08.iew.lsq.thread0.cacheBlocked        64425                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus08.iew.lsq.thread0.forwLoads      9550609                       # Number of loads that had data forwarded from stores
system.switch_cpus08.iew.lsq.thread0.ignoredResponses         1828                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.memOrderViolation        11821                       # Number of memory ordering violations
system.switch_cpus08.iew.lsq.thread0.rescheduledLoads     23322757                       # Number of loads that were rescheduled
system.switch_cpus08.iew.lsq.thread0.squashedLoads     20660869                       # Number of loads squashed
system.switch_cpus08.iew.lsq.thread0.squashedStores     15528578                       # Number of stores squashed
system.switch_cpus08.iew.memOrderViolationEvents        11821                       # Number of memory order violations
system.switch_cpus08.iew.predictedNotTakenIncorrect       629568                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus08.iew.predictedTakenIncorrect       265652                       # Number of branches that were predicted taken incorrectly
system.switch_cpus08.iew.wb_consumers       521980703                       # num instructions consuming a value
system.switch_cpus08.iew.wb_count           481698329                       # cumulative count of insts written-back
system.switch_cpus08.iew.wb_fanout           0.540800                       # average fanout of values written-back
system.switch_cpus08.iew.wb_producers       282287156                       # num instructions producing a value
system.switch_cpus08.iew.wb_rate             0.809576                       # insts written-back per cycle
system.switch_cpus08.iew.wb_sent            481842908                       # cumulative count of insts sent to commit
system.switch_cpus08.int_regfile_reads      618640479                       # number of integer regfile reads
system.switch_cpus08.int_regfile_writes     353571460                       # number of integer regfile writes
system.switch_cpus08.ipc                     0.579872                       # IPC: Instructions Per Cycle
system.switch_cpus08.ipc_total               0.579872                       # IPC: Total IPC of All Threads
system.switch_cpus08.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntAlu    274308033     54.12%     54.12% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntMult     15423643      3.04%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntDiv         1366      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemRead    136924853     27.02%     84.18% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemWrite     80171113     15.82%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::total    506829008                       # Type of FU issued
system.switch_cpus08.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus08.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus08.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus08.iq.fu_busy_cnt          10185905                       # FU busy when requested
system.switch_cpus08.iq.fu_busy_rate         0.020097                       # FU busy rate (busy events/executed inst)
system.switch_cpus08.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntAlu        526324      5.17%      5.17% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntMult        95630      0.94%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntDiv             0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatAdd            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCmp            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCvt            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMult            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMultAcc            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatDiv            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMisc            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatSqrt            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAdd            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAddAcc            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAlu            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCmp            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCvt            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMisc            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMult            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMultAcc            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShift            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShiftAcc            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdDiv            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSqrt            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAdd            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAlu            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCmp            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCvt            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatDiv            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMisc            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMult            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatSqrt            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAdd            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAlu            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceCmp            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAes            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAesMix            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash2            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash2            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma2            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma3            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdPredAlu            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemRead      6154648     60.42%     66.53% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemWrite      3409303     33.47%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.int_alu_accesses    496818583                       # Number of integer alu accesses
system.switch_cpus08.iq.int_inst_queue_reads   1578514607                       # Number of integer instruction queue reads
system.switch_cpus08.iq.int_inst_queue_wakeup_accesses    464580745                       # Number of integer instruction queue wakeup accesses
system.switch_cpus08.iq.int_inst_queue_writes    574977117                       # Number of integer instruction queue writes
system.switch_cpus08.iq.iqInstsAdded        511097728                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus08.iq.iqInstsIssued       506829008                       # Number of instructions issued
system.switch_cpus08.iq.iqNonSpecInstsAdded       420675                       # Number of non-speculative instructions added to the IQ
system.switch_cpus08.iq.iqSquashedInstsExamined     88943707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus08.iq.iqSquashedInstsIssued        57980                       # Number of squashed instructions issued
system.switch_cpus08.iq.iqSquashedNonSpecRemoved        44299                       # Number of squashed non-spec instructions that were removed
system.switch_cpus08.iq.iqSquashedOperandsExamined     59056864                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus08.iq.issued_per_cycle::samples    594999902                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::mean     0.851814                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::stdev     1.714360                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::0    420491641     70.67%     70.67% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::1     58455538      9.82%     80.50% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::2     37454924      6.29%     86.79% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::3     21876901      3.68%     90.47% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::4     17878044      3.00%     93.47% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::5     17010026      2.86%     96.33% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::6      8779805      1.48%     97.81% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::7      5832401      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::8      7220622      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::total    594999902                       # Number of insts issued each cycle
system.switch_cpus08.iq.rate                 0.851812                       # Inst issue rate
system.switch_cpus08.iq.vec_alu_accesses     20196330                       # Number of vector alu accesses
system.switch_cpus08.iq.vec_inst_queue_reads     40387191                       # Number of vector instruction queue reads
system.switch_cpus08.iq.vec_inst_queue_wakeup_accesses     17117584                       # Number of vector instruction queue wakeup accesses
system.switch_cpus08.iq.vec_inst_queue_writes     25495835                       # Number of vector instruction queue writes
system.switch_cpus08.itb.accesses                   0                       # DTB accesses
system.switch_cpus08.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.hits                       0                       # DTB hits
system.switch_cpus08.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.itb.misses                     0                       # DTB misses
system.switch_cpus08.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.memDep0.conflictingLoads     17177279                       # Number of conflicting loads.
system.switch_cpus08.memDep0.conflictingStores     10956387                       # Number of conflicting stores.
system.switch_cpus08.memDep0.insertedLoads    120366739                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus08.memDep0.insertedStores     86886640                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus08.misc_regfile_reads     615015638                       # number of misc regfile reads
system.switch_cpus08.misc_regfile_writes      1499853                       # number of misc regfile writes
system.switch_cpus08.numCycles              595001010                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.quiesceCycles                559                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus08.rename.BlockCycles     189674717                       # Number of cycles rename is blocking
system.switch_cpus08.rename.CommittedMaps    430953267                       # Number of HB maps that are committed
system.switch_cpus08.rename.IQFullEvents     15807094                       # Number of times rename has blocked due to IQ full
system.switch_cpus08.rename.IdleCycles       36623980                       # Number of cycles rename is idle
system.switch_cpus08.rename.LQFullEvents    202821435                       # Number of times rename has blocked due to LQ full
system.switch_cpus08.rename.ROBFullEvents       152431                       # Number of times rename has blocked due to ROB full
system.switch_cpus08.rename.RenameLookups    835886105                       # Number of register rename lookups that rename has made
system.switch_cpus08.rename.RenamedInsts    514319380                       # Number of instructions processed by rename
system.switch_cpus08.rename.RenamedOperands    524594702                       # Number of destination operands rename has renamed
system.switch_cpus08.rename.RunCycles        65927475                       # Number of cycles rename is running
system.switch_cpus08.rename.SQFullEvents     44872945                       # Number of times rename has blocked due to SQ full
system.switch_cpus08.rename.SquashCycles       887901                       # Number of cycles rename is squashing
system.switch_cpus08.rename.UnblockCycles    262679103                       # Number of cycles rename is unblocking
system.switch_cpus08.rename.UndoneMaps       93641358                       # Number of HB maps that are undone due to squashing
system.switch_cpus08.rename.int_rename_lookups    634682478                       # Number of integer rename lookups
system.switch_cpus08.rename.serializeStallCycles     39206722                       # count of cycles rename stalled for serializing inst
system.switch_cpus08.rename.serializingInsts       446697                       # count of serializing insts renamed
system.switch_cpus08.rename.skidInsts       126005787                       # count of insts added to the skid buffer
system.switch_cpus08.rename.tempSerializingInsts       431946                       # count of temporary serializing insts renamed
system.switch_cpus08.rename.vec_rename_lookups     14205349                       # Number of vector rename lookups
system.switch_cpus08.rob.rob_reads         1063251498                       # The number of ROB reads
system.switch_cpus08.rob.rob_writes        1036111043                       # The number of ROB writes
system.switch_cpus08.timesIdled                    40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus08.vec_regfile_reads       11411458                       # number of vector regfile reads
system.switch_cpus08.vec_regfile_writes       5707699                       # number of vector regfile writes
system.switch_cpus09.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus09.branchPred.BTBHitPct    99.148034                       # BTB Hit Percentage
system.switch_cpus09.branchPred.BTBHits      36349783                       # Number of BTB hits
system.switch_cpus09.branchPred.BTBLookups     36662132                       # Number of BTB lookups
system.switch_cpus09.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus09.branchPred.condIncorrect       877036                       # Number of conditional branches incorrect
system.switch_cpus09.branchPred.condPredicted     75889632                       # Number of conditional branches predicted
system.switch_cpus09.branchPred.indirectHits       127735                       # Number of indirect target hits.
system.switch_cpus09.branchPred.indirectLookups       164691                       # Number of indirect predictor lookups.
system.switch_cpus09.branchPred.indirectMisses        36956                       # Number of indirect misses.
system.switch_cpus09.branchPred.lookups      84652213                       # Number of BP lookups
system.switch_cpus09.branchPred.usedRAS       4137288                       # Number of times the RAS was used to get a target.
system.switch_cpus09.branchPredindirectMispredicted           74                       # Number of mispredicted indirect branches.
system.switch_cpus09.cc_regfile_reads       132399195                       # number of cc regfile reads
system.switch_cpus09.cc_regfile_writes      132151026                       # number of cc regfile writes
system.switch_cpus09.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus09.commit.branchMispredicts       876922                       # The number of times a branch was mispredicted
system.switch_cpus09.commit.branches         66403561                       # Number of branches committed
system.switch_cpus09.commit.bw_lim_events     32320359                       # number cycles where commit BW limit reached
system.switch_cpus09.commit.commitNonSpecStalls       372489                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus09.commit.commitSquashedInsts     89392679                       # The number of squashed insts skipped by commit
system.switch_cpus09.commit.committedInsts    344851828                       # Number of instructions committed
system.switch_cpus09.commit.committedOps    422391520                       # Number of ops (including micro ops) committed
system.switch_cpus09.commit.committed_per_cycle::samples    583395999                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::mean     0.724022                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::stdev     2.036648                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::0    489982628     83.99%     83.99% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::1     24070649      4.13%     88.11% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::2     12533210      2.15%     90.26% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::3      5870101      1.01%     91.27% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::4      6145560      1.05%     92.32% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::5      6621035      1.13%     93.46% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::6      1573338      0.27%     93.73% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::7      4279119      0.73%     94.46% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::8     32320359      5.54%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::total    583395999                       # Number of insts commited each cycle
system.switch_cpus09.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus09.commit.function_calls      3017283                       # Number of function calls committed.
system.switch_cpus09.commit.int_insts       385497647                       # Number of committed integer instructions.
system.switch_cpus09.commit.loads            99682103                       # Number of loads committed
system.switch_cpus09.commit.membars            516222                       # Number of memory barriers committed
system.switch_cpus09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntAlu    237937182     56.33%     56.33% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntMult     13426422      3.18%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntDiv         1366      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemRead     99682103     23.60%     83.11% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemWrite     71344447     16.89%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::total    422391520                       # Class of committed instruction
system.switch_cpus09.commit.refs            171026550                       # Number of memory references committed
system.switch_cpus09.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus09.commit.vec_insts        17069505                       # Number of committed Vector instructions.
system.switch_cpus09.committedInsts         344851828                       # Number of Instructions Simulated
system.switch_cpus09.committedOps           422391520                       # Number of Ops (including micro ops) Simulated
system.switch_cpus09.cpi                     1.725379                       # CPI: Cycles Per Instruction
system.switch_cpus09.cpi_total               1.725379                       # CPI: Total CPI of All Threads
system.switch_cpus09.decode.BlockedCycles    490876936                       # Number of cycles decode is blocked
system.switch_cpus09.decode.BranchMispred          116                       # Number of times decode detected a branch misprediction
system.switch_cpus09.decode.BranchResolved     34737830                       # Number of times decode resolved a branch
system.switch_cpus09.decode.DecodedInsts    519465667                       # Number of instructions handled by decode
system.switch_cpus09.decode.IdleCycles       27525007                       # Number of cycles decode is idle
system.switch_cpus09.decode.RunCycles        51303118                       # Number of cycles decode is running
system.switch_cpus09.decode.SquashCycles       884219                       # Number of cycles decode is squashing
system.switch_cpus09.decode.SquashedInsts          447                       # Number of squashed instructions handled by decode
system.switch_cpus09.decode.UnblockCycles     24410279                       # Number of cycles decode is unblocking
system.switch_cpus09.dtb.accesses                   0                       # DTB accesses
system.switch_cpus09.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.hits                       0                       # DTB hits
system.switch_cpus09.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.dtb.misses                     0                       # DTB misses
system.switch_cpus09.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.fetch.Branches          84652213                       # Number of branches that fetch encountered
system.switch_cpus09.fetch.CacheLines        57931633                       # Number of cache lines fetched
system.switch_cpus09.fetch.Cycles           535451941                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus09.fetch.IcacheSquashes       110387                       # Number of outstanding Icache misses that were squashed
system.switch_cpus09.fetch.Insts            447988204                       # Number of instructions fetch has processed
system.switch_cpus09.fetch.SquashCycles       1768666                       # Number of cycles fetch has spent squashing
system.switch_cpus09.fetch.branchRate        0.142273                       # Number of branch fetches per cycle
system.switch_cpus09.fetch.icacheStallCycles     58663289                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus09.fetch.predictedBranches     40614806                       # Number of branches that fetch has predicted taken
system.switch_cpus09.fetch.rate              0.752921                       # Number of inst fetches per cycle
system.switch_cpus09.fetch.rateDist::samples    594999563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::mean     0.922261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::stdev     2.292264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::0      488428375     82.09%     82.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::1       15356352      2.58%     84.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::2       14419658      2.42%     87.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::3        6646463      1.12%     88.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::4        7357378      1.24%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::5        9716233      1.63%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::6        6119489      1.03%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::7        5762841      0.97%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::8       41192774      6.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::total    594999563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.idleCycles                   548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus09.iew.branchMispredicts       891562                       # Number of branch mispredicts detected at execute
system.switch_cpus09.iew.exec_branches       73514706                       # Number of branches executed
system.switch_cpus09.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus09.iew.exec_rate           0.850366                       # Inst execution rate
system.switch_cpus09.iew.exec_refs          216737217                       # number of memory reference insts executed
system.switch_cpus09.iew.exec_stores         80061485                       # Number of stores executed
system.switch_cpus09.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus09.iew.iewBlockCycles      23455128                       # Number of cycles IEW is blocking
system.switch_cpus09.iew.iewDispLoadInsts    120287287                       # Number of dispatched load instructions
system.switch_cpus09.iew.iewDispNonSpecInsts       414204                       # Number of dispatched non-speculative instructions
system.switch_cpus09.iew.iewDispSquashedInsts        49400                       # Number of squashed instructions skipped by dispatch
system.switch_cpus09.iew.iewDispStoreInsts     86834865                       # Number of dispatched store instructions
system.switch_cpus09.iew.iewDispatchedInsts    511075136                       # Number of instructions dispatched to IQ
system.switch_cpus09.iew.iewExecLoadInsts    136675732                       # Number of load instructions executed
system.switch_cpus09.iew.iewExecSquashedInsts       541760                       # Number of squashed instructions skipped in execute
system.switch_cpus09.iew.iewExecutedInsts    505968106                       # Number of executed instructions
system.switch_cpus09.iew.iewIQFullEvents       611766                       # Number of times the IQ has become full, causing a stall
system.switch_cpus09.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus09.iew.iewLSQFullEvents    151826251                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus09.iew.iewSquashCycles       884219                       # Number of cycles IEW is squashing
system.switch_cpus09.iew.iewUnblockCycles    152578237                       # Number of cycles IEW is unblocking
system.switch_cpus09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus09.iew.lsq.thread0.cacheBlocked        63904                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus09.iew.lsq.thread0.forwLoads      9549313                       # Number of loads that had data forwarded from stores
system.switch_cpus09.iew.lsq.thread0.ignoredResponses         1863                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.memOrderViolation        11732                       # Number of memory ordering violations
system.switch_cpus09.iew.lsq.thread0.rescheduledLoads     23344083                       # Number of loads that were rescheduled
system.switch_cpus09.iew.lsq.thread0.squashedLoads     20605153                       # Number of loads squashed
system.switch_cpus09.iew.lsq.thread0.squashedStores     15490394                       # Number of stores squashed
system.switch_cpus09.iew.memOrderViolationEvents        11732                       # Number of memory order violations
system.switch_cpus09.iew.predictedNotTakenIncorrect       626277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus09.iew.predictedTakenIncorrect       265285                       # Number of branches that were predicted taken incorrectly
system.switch_cpus09.iew.wb_consumers       521642083                       # num instructions consuming a value
system.switch_cpus09.iew.wb_count           481369793                       # cumulative count of insts written-back
system.switch_cpus09.iew.wb_fanout           0.540793                       # average fanout of values written-back
system.switch_cpus09.iew.wb_producers       282100128                       # num instructions producing a value
system.switch_cpus09.iew.wb_rate             0.809025                       # insts written-back per cycle
system.switch_cpus09.iew.wb_sent            481512918                       # cumulative count of insts sent to commit
system.switch_cpus09.int_regfile_reads      618270710                       # number of integer regfile reads
system.switch_cpus09.int_regfile_writes     353325629                       # number of integer regfile writes
system.switch_cpus09.ipc                     0.579583                       # IPC: Instructions Per Cycle
system.switch_cpus09.ipc_total               0.579583                       # IPC: Total IPC of All Threads
system.switch_cpus09.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntAlu    274072304     54.11%     54.11% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntMult     15415422      3.04%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntDiv         1366      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemRead    136882707     27.02%     84.18% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemWrite     80138072     15.82%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::total    506509871                       # Type of FU issued
system.switch_cpus09.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus09.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus09.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus09.iq.fu_busy_cnt          10174114                       # FU busy when requested
system.switch_cpus09.iq.fu_busy_rate         0.020087                       # FU busy rate (busy events/executed inst)
system.switch_cpus09.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntAlu        526571      5.18%      5.18% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntMult        94398      0.93%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntDiv             0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatAdd            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCmp            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCvt            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMult            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMultAcc            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatDiv            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMisc            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatSqrt            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAdd            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAddAcc            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAlu            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCmp            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCvt            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMisc            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMult            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMultAcc            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShift            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShiftAcc            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdDiv            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSqrt            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAdd            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAlu            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCmp            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCvt            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatDiv            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMisc            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMult            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatSqrt            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAdd            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAlu            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceCmp            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAes            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAesMix            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash2            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash2            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma2            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma3            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdPredAlu            0      0.00%      6.10% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemRead      6152427     60.47%     66.57% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemWrite      3400718     33.43%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.int_alu_accesses    496484646                       # Number of integer alu accesses
system.switch_cpus09.iq.int_inst_queue_reads   1577858092                       # Number of integer instruction queue reads
system.switch_cpus09.iq.int_inst_queue_wakeup_accesses    464247548                       # Number of integer instruction queue wakeup accesses
system.switch_cpus09.iq.int_inst_queue_writes    574285785                       # Number of integer instruction queue writes
system.switch_cpus09.iq.iqInstsAdded        510658479                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus09.iq.iqInstsIssued       506509871                       # Number of instructions issued
system.switch_cpus09.iq.iqNonSpecInstsAdded       416657                       # Number of non-speculative instructions added to the IQ
system.switch_cpus09.iq.iqSquashedInstsExamined     88683487                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus09.iq.iqSquashedInstsIssued        57861                       # Number of squashed instructions issued
system.switch_cpus09.iq.iqSquashedNonSpecRemoved        44168                       # Number of squashed non-spec instructions that were removed
system.switch_cpus09.iq.iqSquashedOperandsExamined     58841860                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus09.iq.issued_per_cycle::samples    594999563                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::mean     0.851278                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::stdev     1.713542                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::0    420506326     70.67%     70.67% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::1     58490093      9.83%     80.50% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::2     37476334      6.30%     86.80% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::3     21879811      3.68%     90.48% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::4     17855139      3.00%     93.48% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::5     16993152      2.86%     96.34% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::6      8757780      1.47%     97.81% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::7      5832743      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::8      7208185      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::total    594999563                       # Number of insts issued each cycle
system.switch_cpus09.iq.rate                 0.851277                       # Inst issue rate
system.switch_cpus09.iq.vec_alu_accesses     20199339                       # Number of vector alu accesses
system.switch_cpus09.iq.vec_inst_queue_reads     40393183                       # Number of vector instruction queue reads
system.switch_cpus09.iq.vec_inst_queue_wakeup_accesses     17122245                       # Number of vector instruction queue wakeup accesses
system.switch_cpus09.iq.vec_inst_queue_writes     25483609                       # Number of vector instruction queue writes
system.switch_cpus09.itb.accesses                   0                       # DTB accesses
system.switch_cpus09.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.hits                       0                       # DTB hits
system.switch_cpus09.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.itb.misses                     0                       # DTB misses
system.switch_cpus09.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.memDep0.conflictingLoads     17172489                       # Number of conflicting loads.
system.switch_cpus09.memDep0.conflictingStores     10941548                       # Number of conflicting stores.
system.switch_cpus09.memDep0.insertedLoads    120287287                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus09.memDep0.insertedStores     86834865                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus09.misc_regfile_reads     614774903                       # number of misc regfile reads
system.switch_cpus09.misc_regfile_writes      1484196                       # number of misc regfile writes
system.switch_cpus09.numCycles              595000111                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.quiesceCycles               1458                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus09.rename.BlockCycles     189569544                       # Number of cycles rename is blocking
system.switch_cpus09.rename.CommittedMaps    430747061                       # Number of HB maps that are committed
system.switch_cpus09.rename.IQFullEvents     15883003                       # Number of times rename has blocked due to IQ full
system.switch_cpus09.rename.IdleCycles       36588455                       # Number of cycles rename is idle
system.switch_cpus09.rename.LQFullEvents    203641302                       # Number of times rename has blocked due to LQ full
system.switch_cpus09.rename.ROBFullEvents       157505                       # Number of times rename has blocked due to ROB full
system.switch_cpus09.rename.RenameLookups    835138631                       # Number of register rename lookups that rename has made
system.switch_cpus09.rename.RenamedInsts    513845222                       # Number of instructions processed by rename
system.switch_cpus09.rename.RenamedOperands    524081140                       # Number of destination operands rename has renamed
system.switch_cpus09.rename.RunCycles        65821043                       # Number of cycles rename is running
system.switch_cpus09.rename.SQFullEvents     44494709                       # Number of times rename has blocked due to SQ full
system.switch_cpus09.rename.SquashCycles       884219                       # Number of cycles rename is squashing
system.switch_cpus09.rename.UnblockCycles    263128552                       # Number of cycles rename is unblocking
system.switch_cpus09.rename.UndoneMaps       93333942                       # Number of HB maps that are undone due to squashing
system.switch_cpus09.rename.int_rename_lookups    634120346                       # Number of integer rename lookups
system.switch_cpus09.rename.serializeStallCycles     39007745                       # count of cycles rename stalled for serializing inst
system.switch_cpus09.rename.serializingInsts       442130                       # count of serializing insts renamed
system.switch_cpus09.rename.skidInsts       126123078                       # count of insts added to the skid buffer
system.switch_cpus09.rename.tempSerializingInsts       427636                       # count of temporary serializing insts renamed
system.switch_cpus09.rename.vec_rename_lookups     14201512                       # Number of vector rename lookups
system.switch_cpus09.rob.rob_reads         1062856628                       # The number of ROB reads
system.switch_cpus09.rob.rob_writes        1035173868                       # The number of ROB writes
system.switch_cpus09.timesIdled                    28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus09.vec_regfile_reads       11414588                       # number of vector regfile reads
system.switch_cpus09.vec_regfile_writes       5709302                       # number of vector regfile writes
system.switch_cpus10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus10.branchPred.BTBHitPct    99.228129                       # BTB Hit Percentage
system.switch_cpus10.branchPred.BTBHits      36322667                       # Number of BTB hits
system.switch_cpus10.branchPred.BTBLookups     36605212                       # Number of BTB lookups
system.switch_cpus10.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus10.branchPred.condIncorrect       875621                       # Number of conditional branches incorrect
system.switch_cpus10.branchPred.condPredicted     75846383                       # Number of conditional branches predicted
system.switch_cpus10.branchPred.indirectHits       128257                       # Number of indirect target hits.
system.switch_cpus10.branchPred.indirectLookups       149799                       # Number of indirect predictor lookups.
system.switch_cpus10.branchPred.indirectMisses        21542                       # Number of indirect misses.
system.switch_cpus10.branchPred.lookups      84578541                       # Number of BP lookups
system.switch_cpus10.branchPred.usedRAS       4133843                       # Number of times the RAS was used to get a target.
system.switch_cpus10.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.switch_cpus10.cc_regfile_reads       132311148                       # number of cc regfile reads
system.switch_cpus10.cc_regfile_writes      132067071                       # number of cc regfile writes
system.switch_cpus10.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus10.commit.branchMispredicts       875514                       # The number of times a branch was mispredicted
system.switch_cpus10.commit.branches         66334628                       # Number of branches committed
system.switch_cpus10.commit.bw_lim_events     32273227                       # number cycles where commit BW limit reached
system.switch_cpus10.commit.commitNonSpecStalls       366503                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus10.commit.commitSquashedInsts     89400886                       # The number of squashed insts skipped by commit
system.switch_cpus10.commit.committedInsts    344540964                       # Number of instructions committed
system.switch_cpus10.commit.committedOps    422026068                       # Number of ops (including micro ops) committed
system.switch_cpus10.commit.committed_per_cycle::samples    583398228                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::mean     0.723393                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::stdev     2.035586                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::0    490026675     84.00%     84.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::1     24066038      4.13%     88.12% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::2     12539243      2.15%     90.27% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::3      5875869      1.01%     91.28% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::4      6144412      1.05%     92.33% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::5      6621680      1.14%     93.47% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::6      1575515      0.27%     93.74% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::7      4275569      0.73%     94.47% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::8     32273227      5.53%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::total    583398228                       # Number of insts commited each cycle
system.switch_cpus10.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus10.commit.function_calls      3013930                       # Number of function calls committed.
system.switch_cpus10.commit.int_insts       385168528                       # Number of committed integer instructions.
system.switch_cpus10.commit.loads            99628539                       # Number of loads committed
system.switch_cpus10.commit.membars            509125                       # Number of memory barriers committed
system.switch_cpus10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntAlu    237683959     56.32%     56.32% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntMult     13429418      3.18%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntDiv         1346      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShift            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShiftAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAes            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAesMix            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma3            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdPredAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemRead     99628539     23.61%     83.11% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemWrite     71282806     16.89%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::total    422026068                       # Class of committed instruction
system.switch_cpus10.commit.refs            170911345                       # Number of memory references committed
system.switch_cpus10.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus10.commit.vec_insts        17065539                       # Number of committed Vector instructions.
system.switch_cpus10.committedInsts         344540964                       # Number of Instructions Simulated
system.switch_cpus10.committedOps           422026068                       # Number of Ops (including micro ops) Simulated
system.switch_cpus10.cpi                     1.726936                       # CPI: Cycles Per Instruction
system.switch_cpus10.cpi_total               1.726936                       # CPI: Total CPI of All Threads
system.switch_cpus10.decode.BlockedCycles    490945774                       # Number of cycles decode is blocked
system.switch_cpus10.decode.BranchMispred          112                       # Number of times decode detected a branch misprediction
system.switch_cpus10.decode.BranchResolved     34708634                       # Number of times decode resolved a branch
system.switch_cpus10.decode.DecodedInsts    519084456                       # Number of instructions handled by decode
system.switch_cpus10.decode.IdleCycles       27509164                       # Number of cycles decode is idle
system.switch_cpus10.decode.RunCycles        51272759                       # Number of cycles decode is running
system.switch_cpus10.decode.SquashCycles       882777                       # Number of cycles decode is squashing
system.switch_cpus10.decode.SquashedInsts          419                       # Number of squashed instructions handled by decode
system.switch_cpus10.decode.UnblockCycles     24388936                       # Number of cycles decode is unblocking
system.switch_cpus10.dtb.accesses                   0                       # DTB accesses
system.switch_cpus10.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.hits                       0                       # DTB hits
system.switch_cpus10.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.dtb.misses                     0                       # DTB misses
system.switch_cpus10.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.fetch.Branches          84578541                       # Number of branches that fetch encountered
system.switch_cpus10.fetch.CacheLines        57889133                       # Number of cache lines fetched
system.switch_cpus10.fetch.Cycles           535496816                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus10.fetch.IcacheSquashes       109759                       # Number of outstanding Icache misses that were squashed
system.switch_cpus10.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus10.fetch.Insts            447659834                       # Number of instructions fetch has processed
system.switch_cpus10.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus10.fetch.SquashCycles       1765768                       # Number of cycles fetch has spent squashing
system.switch_cpus10.fetch.branchRate        0.142149                       # Number of branch fetches per cycle
system.switch_cpus10.fetch.icacheStallCycles     58619698                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus10.fetch.predictedBranches     40584767                       # Number of branches that fetch has predicted taken
system.switch_cpus10.fetch.rate              0.752369                       # Number of inst fetches per cycle
system.switch_cpus10.fetch.rateDist::samples    594999414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::mean     0.921636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::stdev     2.291679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::0      488501567     82.10%     82.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::1       15349154      2.58%     84.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::2       14414784      2.42%     87.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::3        6634824      1.12%     88.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::4        7353406      1.24%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::5        9708670      1.63%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::6        6100237      1.03%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::7        5762687      0.97%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::8       41174085      6.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::total    594999414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.idleCycles                   653                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus10.iew.branchMispredicts       890045                       # Number of branch mispredicts detected at execute
system.switch_cpus10.iew.exec_branches       73456070                       # Number of branches executed
system.switch_cpus10.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus10.iew.exec_rate           0.849777                       # Inst execution rate
system.switch_cpus10.iew.exec_refs          216604538                       # number of memory reference insts executed
system.switch_cpus10.iew.exec_stores         80013350                       # Number of stores executed
system.switch_cpus10.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus10.iew.iewBlockCycles      23435186                       # Number of cycles IEW is blocking
system.switch_cpus10.iew.iewDispLoadInsts    120228647                       # Number of dispatched load instructions
system.switch_cpus10.iew.iewDispNonSpecInsts       407953                       # Number of dispatched non-speculative instructions
system.switch_cpus10.iew.iewDispSquashedInsts        49771                       # Number of squashed instructions skipped by dispatch
system.switch_cpus10.iew.iewDispStoreInsts     86785216                       # Number of dispatched store instructions
system.switch_cpus10.iew.iewDispatchedInsts    510712891                       # Number of instructions dispatched to IQ
system.switch_cpus10.iew.iewExecLoadInsts    136591188                       # Number of load instructions executed
system.switch_cpus10.iew.iewExecSquashedInsts       536131                       # Number of squashed instructions skipped in execute
system.switch_cpus10.iew.iewExecutedInsts    505617312                       # Number of executed instructions
system.switch_cpus10.iew.iewIQFullEvents       611036                       # Number of times the IQ has become full, causing a stall
system.switch_cpus10.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus10.iew.iewLSQFullEvents    152186278                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus10.iew.iewSquashCycles       882777                       # Number of cycles IEW is squashing
system.switch_cpus10.iew.iewUnblockCycles    152934470                       # Number of cycles IEW is unblocking
system.switch_cpus10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus10.iew.lsq.thread0.cacheBlocked        60033                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus10.iew.lsq.thread0.forwLoads      9543768                       # Number of loads that had data forwarded from stores
system.switch_cpus10.iew.lsq.thread0.ignoredResponses         1885                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.memOrderViolation        11693                       # Number of memory ordering violations
system.switch_cpus10.iew.lsq.thread0.rescheduledLoads     23312023                       # Number of loads that were rescheduled
system.switch_cpus10.iew.lsq.thread0.squashedLoads     20600075                       # Number of loads squashed
system.switch_cpus10.iew.lsq.thread0.squashedStores     15502386                       # Number of stores squashed
system.switch_cpus10.iew.memOrderViolationEvents        11693                       # Number of memory order violations
system.switch_cpus10.iew.predictedNotTakenIncorrect       626340                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus10.iew.predictedTakenIncorrect       263705                       # Number of branches that were predicted taken incorrectly
system.switch_cpus10.iew.wb_consumers       521310590                       # num instructions consuming a value
system.switch_cpus10.iew.wb_count           481067137                       # cumulative count of insts written-back
system.switch_cpus10.iew.wb_fanout           0.540807                       # average fanout of values written-back
system.switch_cpus10.iew.wb_producers       281928464                       # num instructions producing a value
system.switch_cpus10.iew.wb_rate             0.808516                       # insts written-back per cycle
system.switch_cpus10.iew.wb_sent            481207979                       # cumulative count of insts sent to commit
system.switch_cpus10.int_regfile_reads      617876889                       # number of integer regfile reads
system.switch_cpus10.int_regfile_writes     353116844                       # number of integer regfile writes
system.switch_cpus10.ipc                     0.579060                       # IPC: Instructions Per Cycle
system.switch_cpus10.ipc_total               0.579060                       # IPC: Total IPC of All Threads
system.switch_cpus10.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntAlu    273844980     54.10%     54.10% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntMult     15421383      3.05%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntDiv         1346      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemRead    136796518     27.03%     84.18% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemWrite     80089217     15.82%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::total    506153444                       # Type of FU issued
system.switch_cpus10.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus10.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus10.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus10.iq.fu_busy_cnt          10151681                       # FU busy when requested
system.switch_cpus10.iq.fu_busy_rate         0.020057                       # FU busy rate (busy events/executed inst)
system.switch_cpus10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntAlu        525389      5.18%      5.18% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntMult        95827      0.94%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntDiv             0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatAdd            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCmp            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCvt            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMult            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMultAcc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatDiv            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMisc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatSqrt            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAdd            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAddAcc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAlu            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCmp            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCvt            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMisc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMult            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMultAcc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShift            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShiftAcc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdDiv            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSqrt            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAdd            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAlu            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCmp            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCvt            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatDiv            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMisc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMult            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatSqrt            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAdd            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAlu            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceCmp            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAes            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAesMix            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash2            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash2            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma2            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma3            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdPredAlu            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemRead      6132332     60.41%     66.53% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemWrite      3398133     33.47%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.int_alu_accesses    496111744                       # Number of integer alu accesses
system.switch_cpus10.iq.int_inst_queue_reads   1577133535                       # Number of integer instruction queue reads
system.switch_cpus10.iq.int_inst_queue_wakeup_accesses    463948179                       # Number of integer instruction queue wakeup accesses
system.switch_cpus10.iq.int_inst_queue_writes    573928381                       # Number of integer instruction queue writes
system.switch_cpus10.iq.iqInstsAdded        510302542                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus10.iq.iqInstsIssued       506153444                       # Number of instructions issued
system.switch_cpus10.iq.iqNonSpecInstsAdded       410349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus10.iq.iqSquashedInstsExamined     88686684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus10.iq.iqSquashedInstsIssued        56933                       # Number of squashed instructions issued
system.switch_cpus10.iq.iqSquashedNonSpecRemoved        43846                       # Number of squashed non-spec instructions that were removed
system.switch_cpus10.iq.iqSquashedOperandsExamined     58758365                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus10.iq.issued_per_cycle::samples    594999414                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::mean     0.850679                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::stdev     1.712727                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::0    420560107     70.68%     70.68% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::1     58498299      9.83%     80.51% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::2     37490292      6.30%     86.81% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::3     21861469      3.67%     90.49% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::4     17826061      3.00%     93.49% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::5     16997954      2.86%     96.34% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::6      8748849      1.47%     97.81% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::7      5828018      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::8      7188365      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::total    594999414                       # Number of insts issued each cycle
system.switch_cpus10.iq.rate                 0.850678                       # Inst issue rate
system.switch_cpus10.iq.vec_alu_accesses     20193381                       # Number of vector alu accesses
system.switch_cpus10.iq.vec_inst_queue_reads     40381380                       # Number of vector instruction queue reads
system.switch_cpus10.iq.vec_inst_queue_wakeup_accesses     17118958                       # Number of vector instruction queue wakeup accesses
system.switch_cpus10.iq.vec_inst_queue_writes     25481965                       # Number of vector instruction queue writes
system.switch_cpus10.itb.accesses                   0                       # DTB accesses
system.switch_cpus10.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.hits                       0                       # DTB hits
system.switch_cpus10.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.itb.misses                     0                       # DTB misses
system.switch_cpus10.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.memDep0.conflictingLoads     17142588                       # Number of conflicting loads.
system.switch_cpus10.memDep0.conflictingStores     10910071                       # Number of conflicting stores.
system.switch_cpus10.memDep0.insertedLoads    120228647                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus10.memDep0.insertedStores     86785216                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus10.misc_regfile_reads     614503311                       # number of misc regfile reads
system.switch_cpus10.misc_regfile_writes      1460278                       # number of misc regfile writes
system.switch_cpus10.numCycles              595000067                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.quiesceCycles               1503                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus10.rename.BlockCycles     189935246                       # Number of cycles rename is blocking
system.switch_cpus10.rename.CommittedMaps    430371684                       # Number of HB maps that are committed
system.switch_cpus10.rename.IQFullEvents     15829768                       # Number of times rename has blocked due to IQ full
system.switch_cpus10.rename.IdleCycles       36561657                       # Number of cycles rename is idle
system.switch_cpus10.rename.LQFullEvents    203321019                       # Number of times rename has blocked due to LQ full
system.switch_cpus10.rename.ROBFullEvents       148528                       # Number of times rename has blocked due to ROB full
system.switch_cpus10.rename.RenameLookups    834587166                       # Number of register rename lookups that rename has made
system.switch_cpus10.rename.RenamedInsts    513464316                       # Number of instructions processed by rename
system.switch_cpus10.rename.RenamedOperands    523689086                       # Number of destination operands rename has renamed
system.switch_cpus10.rename.RunCycles        65778755                       # Number of cycles rename is running
system.switch_cpus10.rename.SQFullEvents     45444795                       # Number of times rename has blocked due to SQ full
system.switch_cpus10.rename.SquashCycles       882777                       # Number of cycles rename is squashing
system.switch_cpus10.rename.UnblockCycles    263714555                       # Number of cycles rename is unblocking
system.switch_cpus10.rename.UndoneMaps       93317263                       # Number of HB maps that are undone due to squashing
system.switch_cpus10.rename.int_rename_lookups    633689781                       # Number of integer rename lookups
system.switch_cpus10.rename.serializeStallCycles     38126420                       # count of cycles rename stalled for serializing inst
system.switch_cpus10.rename.serializingInsts       435764                       # count of serializing insts renamed
system.switch_cpus10.rename.skidInsts       126023002                       # count of insts added to the skid buffer
system.switch_cpus10.rename.tempSerializingInsts       421294                       # count of temporary serializing insts renamed
system.switch_cpus10.rename.vec_rename_lookups     14199461                       # Number of vector rename lookups
system.switch_cpus10.rob.rob_reads         1062548507                       # The number of ROB reads
system.switch_cpus10.rob.rob_writes        1034457054                       # The number of ROB writes
system.switch_cpus10.timesIdled                    33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus10.vec_regfile_reads       11412371                       # number of vector regfile reads
system.switch_cpus10.vec_regfile_writes       5708153                       # number of vector regfile writes
system.switch_cpus11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus11.branchPred.BTBHitPct    99.284809                       # BTB Hit Percentage
system.switch_cpus11.branchPred.BTBHits      36265766                       # Number of BTB hits
system.switch_cpus11.branchPred.BTBLookups     36527004                       # Number of BTB lookups
system.switch_cpus11.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus11.branchPred.condIncorrect       871411                       # Number of conditional branches incorrect
system.switch_cpus11.branchPred.condPredicted     75720106                       # Number of conditional branches predicted
system.switch_cpus11.branchPred.indirectHits       126911                       # Number of indirect target hits.
system.switch_cpus11.branchPred.indirectLookups       159994                       # Number of indirect predictor lookups.
system.switch_cpus11.branchPred.indirectMisses        33083                       # Number of indirect misses.
system.switch_cpus11.branchPred.lookups      84449186                       # Number of BP lookups
system.switch_cpus11.branchPred.usedRAS       4127471                       # Number of times the RAS was used to get a target.
system.switch_cpus11.branchPredindirectMispredicted           64                       # Number of mispredicted indirect branches.
system.switch_cpus11.cc_regfile_reads       132191310                       # number of cc regfile reads
system.switch_cpus11.cc_regfile_writes      131945622                       # number of cc regfile writes
system.switch_cpus11.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus11.commit.branchMispredicts       871212                       # The number of times a branch was mispredicted
system.switch_cpus11.commit.branches         66316978                       # Number of branches committed
system.switch_cpus11.commit.bw_lim_events     32283014                       # number cycles where commit BW limit reached
system.switch_cpus11.commit.commitNonSpecStalls       367384                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus11.commit.commitSquashedInsts     88883513                       # The number of squashed insts skipped by commit
system.switch_cpus11.commit.committedInsts    344458140                       # Number of instructions committed
system.switch_cpus11.commit.committedOps    421931798                       # Number of ops (including micro ops) committed
system.switch_cpus11.commit.committed_per_cycle::samples    583463164                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::mean     0.723151                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::stdev     2.035507                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::0    490144828     84.01%     84.01% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::1     24040375      4.12%     88.13% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::2     12525675      2.15%     90.27% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::3      5872531      1.01%     91.28% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::4      6141168      1.05%     92.33% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::5      6613010      1.13%     93.47% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::6      1569295      0.27%     93.73% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::7      4273268      0.73%     94.47% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::8     32283014      5.53%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::total    583463164                       # Number of insts commited each cycle
system.switch_cpus11.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus11.commit.function_calls      3013859                       # Number of function calls committed.
system.switch_cpus11.commit.int_insts       385084984                       # Number of committed integer instructions.
system.switch_cpus11.commit.loads            99597026                       # Number of loads committed
system.switch_cpus11.commit.membars            509489                       # Number of memory barriers committed
system.switch_cpus11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntAlu    237638503     56.32%     56.32% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntMult     13420362      3.18%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntDiv         1332      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShift            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShiftAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAes            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAesMix            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma3            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdPredAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemRead     99597026     23.61%     83.11% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemWrite     71274575     16.89%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::total    421931798                       # Class of committed instruction
system.switch_cpus11.commit.refs            170871601                       # Number of memory references committed
system.switch_cpus11.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus11.commit.vec_insts        17062074                       # Number of committed Vector instructions.
system.switch_cpus11.committedInsts         344458140                       # Number of Instructions Simulated
system.switch_cpus11.committedOps           421931798                       # Number of Ops (including micro ops) Simulated
system.switch_cpus11.cpi                     1.727352                       # CPI: Cycles Per Instruction
system.switch_cpus11.cpi_total               1.727352                       # CPI: Total CPI of All Threads
system.switch_cpus11.decode.BlockedCycles    491131427                       # Number of cycles decode is blocked
system.switch_cpus11.decode.BranchMispred          206                       # Number of times decode detected a branch misprediction
system.switch_cpus11.decode.BranchResolved     34663633                       # Number of times decode resolved a branch
system.switch_cpus11.decode.DecodedInsts    518443285                       # Number of instructions handled by decode
system.switch_cpus11.decode.IdleCycles       27442844                       # Number of cycles decode is idle
system.switch_cpus11.decode.RunCycles        51166415                       # Number of cycles decode is running
system.switch_cpus11.decode.SquashCycles       878406                       # Number of cycles decode is squashing
system.switch_cpus11.decode.SquashedInsts          873                       # Number of squashed instructions handled by decode
system.switch_cpus11.decode.UnblockCycles     24380840                       # Number of cycles decode is unblocking
system.switch_cpus11.dtb.accesses                   0                       # DTB accesses
system.switch_cpus11.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.hits                       0                       # DTB hits
system.switch_cpus11.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.dtb.misses                     0                       # DTB misses
system.switch_cpus11.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.fetch.Branches          84449186                       # Number of branches that fetch encountered
system.switch_cpus11.fetch.CacheLines        57792320                       # Number of cache lines fetched
system.switch_cpus11.fetch.Cycles           535601906                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus11.fetch.IcacheSquashes       109349                       # Number of outstanding Icache misses that were squashed
system.switch_cpus11.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus11.fetch.Insts            446985526                       # Number of instructions fetch has processed
system.switch_cpus11.fetch.MiscStallCycles           12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus11.fetch.SquashCycles       1757210                       # Number of cycles fetch has spent squashing
system.switch_cpus11.fetch.branchRate        0.141931                       # Number of branch fetches per cycle
system.switch_cpus11.fetch.icacheStallCycles     58519392                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus11.fetch.predictedBranches     40520148                       # Number of branches that fetch has predicted taken
system.switch_cpus11.fetch.rate              0.751236                       # Number of inst fetches per cycle
system.switch_cpus11.fetch.rateDist::samples    594999934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::mean     0.920254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::stdev     2.290232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::0      488662727     82.13%     82.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::1       15325111      2.58%     84.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::2       14389293      2.42%     87.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::3        6628912      1.11%     88.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::4        7341751      1.23%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::5        9696420      1.63%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::6        6090715      1.02%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::7        5752668      0.97%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::8       41112337      6.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::total    594999934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.idleCycles                   583                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus11.iew.branchMispredicts       885622                       # Number of branch mispredicts detected at execute
system.switch_cpus11.iew.exec_branches       73390009                       # Number of branches executed
system.switch_cpus11.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus11.iew.exec_rate           0.849016                       # Inst execution rate
system.switch_cpus11.iew.exec_refs          216440356                       # number of memory reference insts executed
system.switch_cpus11.iew.exec_stores         79945356                       # Number of stores executed
system.switch_cpus11.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus11.iew.iewBlockCycles      23319470                       # Number of cycles IEW is blocking
system.switch_cpus11.iew.iewDispLoadInsts    120084713                       # Number of dispatched load instructions
system.switch_cpus11.iew.iewDispNonSpecInsts       408381                       # Number of dispatched non-speculative instructions
system.switch_cpus11.iew.iewDispSquashedInsts        37856                       # Number of squashed instructions skipped by dispatch
system.switch_cpus11.iew.iewDispStoreInsts     86680301                       # Number of dispatched store instructions
system.switch_cpus11.iew.iewDispatchedInsts    510114222                       # Number of instructions dispatched to IQ
system.switch_cpus11.iew.iewExecLoadInsts    136495000                       # Number of load instructions executed
system.switch_cpus11.iew.iewExecSquashedInsts       531818                       # Number of squashed instructions skipped in execute
system.switch_cpus11.iew.iewExecutedInsts    505164907                       # Number of executed instructions
system.switch_cpus11.iew.iewIQFullEvents       614875                       # Number of times the IQ has become full, causing a stall
system.switch_cpus11.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus11.iew.iewLSQFullEvents    151663281                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus11.iew.iewSquashCycles       878406                       # Number of cycles IEW is squashing
system.switch_cpus11.iew.iewUnblockCycles    152417589                       # Number of cycles IEW is unblocking
system.switch_cpus11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus11.iew.lsq.thread0.cacheBlocked        60555                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus11.iew.lsq.thread0.forwLoads      9540111                       # Number of loads that had data forwarded from stores
system.switch_cpus11.iew.lsq.thread0.ignoredResponses         1834                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.memOrderViolation        11650                       # Number of memory ordering violations
system.switch_cpus11.iew.lsq.thread0.rescheduledLoads     23325197                       # Number of loads that were rescheduled
system.switch_cpus11.iew.lsq.thread0.squashedLoads     20487654                       # Number of loads squashed
system.switch_cpus11.iew.lsq.thread0.squashedStores     15405698                       # Number of stores squashed
system.switch_cpus11.iew.memOrderViolationEvents        11650                       # Number of memory order violations
system.switch_cpus11.iew.predictedNotTakenIncorrect       623422                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus11.iew.predictedTakenIncorrect       262200                       # Number of branches that were predicted taken incorrectly
system.switch_cpus11.iew.wb_consumers       520852810                       # num instructions consuming a value
system.switch_cpus11.iew.wb_count           480593030                       # cumulative count of insts written-back
system.switch_cpus11.iew.wb_fanout           0.540752                       # average fanout of values written-back
system.switch_cpus11.iew.wb_producers       281652369                       # num instructions producing a value
system.switch_cpus11.iew.wb_rate             0.807719                       # insts written-back per cycle
system.switch_cpus11.iew.wb_sent            480734374                       # cumulative count of insts sent to commit
system.switch_cpus11.int_regfile_reads      617307826                       # number of integer regfile reads
system.switch_cpus11.int_regfile_writes     352740528                       # number of integer regfile writes
system.switch_cpus11.ipc                     0.578921                       # IPC: Instructions Per Cycle
system.switch_cpus11.ipc_total               0.578921                       # IPC: Total IPC of All Threads
system.switch_cpus11.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntAlu    273576108     54.10%     54.10% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntMult     15400677      3.05%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntDiv         1333      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAddAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShift            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAes            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAesMix            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdPredAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemRead    136699432     27.03%     84.18% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemWrite     80019175     15.82%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::total    505696725                       # Type of FU issued
system.switch_cpus11.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus11.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus11.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus11.iq.fu_busy_cnt          10149664                       # FU busy when requested
system.switch_cpus11.iq.fu_busy_rate         0.020071                       # FU busy rate (busy events/executed inst)
system.switch_cpus11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntAlu        521900      5.14%      5.14% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntMult        94739      0.93%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntDiv             0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCvt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMult            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMultAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatDiv            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMisc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatSqrt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAddAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCvt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMisc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMult            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMultAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShift            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShiftAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdDiv            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSqrt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCvt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatDiv            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMisc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMult            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatSqrt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAes            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAesMix            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash2            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash2            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma2            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma3            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdPredAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemRead      6139136     60.49%     66.56% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemWrite      3393889     33.44%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.int_alu_accesses    495652941                       # Number of integer alu accesses
system.switch_cpus11.iq.int_inst_queue_reads   1576218096                       # Number of integer instruction queue reads
system.switch_cpus11.iq.int_inst_queue_wakeup_accesses    463478788                       # Number of integer instruction queue wakeup accesses
system.switch_cpus11.iq.int_inst_queue_writes    572874438                       # Number of integer instruction queue writes
system.switch_cpus11.iq.iqInstsAdded        509703594                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus11.iq.iqInstsIssued       505696725                       # Number of instructions issued
system.switch_cpus11.iq.iqNonSpecInstsAdded       410628                       # Number of non-speculative instructions added to the IQ
system.switch_cpus11.iq.iqSquashedInstsExamined     88182281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus11.iq.iqSquashedInstsIssued        56574                       # Number of squashed instructions issued
system.switch_cpus11.iq.iqSquashedNonSpecRemoved        43244                       # Number of squashed non-spec instructions that were removed
system.switch_cpus11.iq.iqSquashedOperandsExamined     58494525                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus11.iq.issued_per_cycle::samples    594999934                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::mean     0.849911                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::stdev     1.712297                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::0    420747668     70.71%     70.71% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::1     58413200      9.82%     80.53% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::2     37466368      6.30%     86.83% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::3     21823138      3.67%     90.50% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::4     17818402      2.99%     93.49% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::5     16980805      2.85%     96.34% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::6      8737556      1.47%     97.81% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::7      5823970      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::8      7188827      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::total    594999934                       # Number of insts issued each cycle
system.switch_cpus11.iq.rate                 0.849910                       # Inst issue rate
system.switch_cpus11.iq.vec_alu_accesses     20193448                       # Number of vector alu accesses
system.switch_cpus11.iq.vec_inst_queue_reads     40381526                       # Number of vector instruction queue reads
system.switch_cpus11.iq.vec_inst_queue_wakeup_accesses     17114242                       # Number of vector instruction queue wakeup accesses
system.switch_cpus11.iq.vec_inst_queue_writes     25432743                       # Number of vector instruction queue writes
system.switch_cpus11.itb.accesses                   0                       # DTB accesses
system.switch_cpus11.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.hits                       0                       # DTB hits
system.switch_cpus11.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.itb.misses                     0                       # DTB misses
system.switch_cpus11.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.memDep0.conflictingLoads     17093865                       # Number of conflicting loads.
system.switch_cpus11.memDep0.conflictingStores     10857949                       # Number of conflicting stores.
system.switch_cpus11.memDep0.insertedLoads    120084713                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus11.memDep0.insertedStores     86680301                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus11.misc_regfile_reads     613982699                       # number of misc regfile reads
system.switch_cpus11.misc_regfile_writes      1463941                       # number of misc regfile writes
system.switch_cpus11.numCycles              595000517                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.quiesceCycles               1053                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus11.rename.BlockCycles     189485137                       # Number of cycles rename is blocking
system.switch_cpus11.rename.CommittedMaps    430270536                       # Number of HB maps that are committed
system.switch_cpus11.rename.IQFullEvents     15846167                       # Number of times rename has blocked due to IQ full
system.switch_cpus11.rename.IdleCycles       36491875                       # Number of cycles rename is idle
system.switch_cpus11.rename.LQFullEvents    203809331                       # Number of times rename has blocked due to LQ full
system.switch_cpus11.rename.ROBFullEvents       164667                       # Number of times rename has blocked due to ROB full
system.switch_cpus11.rename.RenameLookups    833597019                       # Number of register rename lookups that rename has made
system.switch_cpus11.rename.RenamedInsts    512865693                       # Number of instructions processed by rename
system.switch_cpus11.rename.RenamedOperands    523073860                       # Number of destination operands rename has renamed
system.switch_cpus11.rename.RunCycles        65665414                       # Number of cycles rename is running
system.switch_cpus11.rename.SQFullEvents     45499000                       # Number of times rename has blocked due to SQ full
system.switch_cpus11.rename.SquashCycles       878406                       # Number of cycles rename is squashing
system.switch_cpus11.rename.UnblockCycles    264275815                       # Number of cycles rename is unblocking
system.switch_cpus11.rename.UndoneMaps       92803181                       # Number of HB maps that are undone due to squashing
system.switch_cpus11.rename.int_rename_lookups    632935191                       # Number of integer rename lookups
system.switch_cpus11.rename.serializeStallCycles     38203283                       # count of cycles rename stalled for serializing inst
system.switch_cpus11.rename.serializingInsts       435802                       # count of serializing insts renamed
system.switch_cpus11.rename.skidInsts       126024575                       # count of insts added to the skid buffer
system.switch_cpus11.rename.tempSerializingInsts       421414                       # count of temporary serializing insts renamed
system.switch_cpus11.rename.vec_rename_lookups     14183047                       # Number of vector rename lookups
system.switch_cpus11.rob.rob_reads         1061992309                       # The number of ROB reads
system.switch_cpus11.rob.rob_writes        1033169378                       # The number of ROB writes
system.switch_cpus11.timesIdled                    35                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus11.vec_regfile_reads       11409272                       # number of vector regfile reads
system.switch_cpus11.vec_regfile_writes       5706567                       # number of vector regfile writes
system.switch_cpus12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus12.branchPred.BTBHitPct    99.256720                       # BTB Hit Percentage
system.switch_cpus12.branchPred.BTBHits      36263004                       # Number of BTB hits
system.switch_cpus12.branchPred.BTBLookups     36534558                       # Number of BTB lookups
system.switch_cpus12.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus12.branchPred.condIncorrect       872393                       # Number of conditional branches incorrect
system.switch_cpus12.branchPred.condPredicted     75735664                       # Number of conditional branches predicted
system.switch_cpus12.branchPred.indirectHits       125155                       # Number of indirect target hits.
system.switch_cpus12.branchPred.indirectLookups       154712                       # Number of indirect predictor lookups.
system.switch_cpus12.branchPred.indirectMisses        29557                       # Number of indirect misses.
system.switch_cpus12.branchPred.lookups      84443589                       # Number of BP lookups
system.switch_cpus12.branchPred.usedRAS       4128093                       # Number of times the RAS was used to get a target.
system.switch_cpus12.branchPredindirectMispredicted           66                       # Number of mispredicted indirect branches.
system.switch_cpus12.cc_regfile_reads       132133608                       # number of cc regfile reads
system.switch_cpus12.cc_regfile_writes      131896965                       # number of cc regfile writes
system.switch_cpus12.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus12.commit.branchMispredicts       872279                       # The number of times a branch was mispredicted
system.switch_cpus12.commit.branches         66254106                       # Number of branches committed
system.switch_cpus12.commit.bw_lim_events     32242458                       # number cycles where commit BW limit reached
system.switch_cpus12.commit.commitNonSpecStalls       359073                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus12.commit.commitSquashedInsts     89184073                       # The number of squashed insts skipped by commit
system.switch_cpus12.commit.committedInsts    344161685                       # Number of instructions committed
system.switch_cpus12.commit.committedOps    421593361                       # Number of ops (including micro ops) committed
system.switch_cpus12.commit.committed_per_cycle::samples    583424033                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::mean     0.722619                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::stdev     2.034637                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::0    490155115     84.01%     84.01% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::1     24026352      4.12%     88.13% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::2     12531147      2.15%     90.28% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::3      5873451      1.01%     91.29% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::4      6142751      1.05%     92.34% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::5      6612535      1.13%     93.47% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::6      1570549      0.27%     93.74% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::7      4269675      0.73%     94.47% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::8     32242458      5.53%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::total    583424033                       # Number of insts commited each cycle
system.switch_cpus12.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus12.commit.function_calls      3010949                       # Number of function calls committed.
system.switch_cpus12.commit.int_insts       384781768                       # Number of committed integer instructions.
system.switch_cpus12.commit.loads            99556768                       # Number of loads committed
system.switch_cpus12.commit.membars            496287                       # Number of memory barriers committed
system.switch_cpus12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntAlu    237391399     56.31%     56.31% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntMult     13429968      3.19%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntDiv         1296      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatAdd            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCmp            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCvt            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMult            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMultAcc            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatDiv            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMisc            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatSqrt            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAdd            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAddAcc            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAlu            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCmp            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCvt            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMisc            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMult            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMultAcc            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShift            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShiftAcc            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdDiv            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSqrt            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAdd            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAlu            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCmp            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCvt            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatDiv            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMisc            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMult            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAdd            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAlu            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceCmp            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAes            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAesMix            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma2            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma3            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdPredAlu            0      0.00%     59.49% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemRead     99556768     23.61%     83.11% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemWrite     71213930     16.89%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::total    421593361                       # Class of committed instruction
system.switch_cpus12.commit.refs            170770698                       # Number of memory references committed
system.switch_cpus12.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus12.commit.vec_insts        17061768                       # Number of committed Vector instructions.
system.switch_cpus12.committedInsts         344161685                       # Number of Instructions Simulated
system.switch_cpus12.committedOps           421593361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus12.cpi                     1.728836                       # CPI: Cycles Per Instruction
system.switch_cpus12.cpi_total               1.728836                       # CPI: Total CPI of All Threads
system.switch_cpus12.decode.BlockedCycles    491133777                       # Number of cycles decode is blocked
system.switch_cpus12.decode.BranchMispred          117                       # Number of times decode detected a branch misprediction
system.switch_cpus12.decode.BranchResolved     34656209                       # Number of times decode resolved a branch
system.switch_cpus12.decode.DecodedInsts    518410280                       # Number of instructions handled by decode
system.switch_cpus12.decode.IdleCycles       27442832                       # Number of cycles decode is idle
system.switch_cpus12.decode.RunCycles        51154150                       # Number of cycles decode is running
system.switch_cpus12.decode.SquashCycles       879485                       # Number of cycles decode is squashing
system.switch_cpus12.decode.SquashedInsts          458                       # Number of squashed instructions handled by decode
system.switch_cpus12.decode.UnblockCycles     24388055                       # Number of cycles decode is unblocking
system.switch_cpus12.dtb.accesses                   0                       # DTB accesses
system.switch_cpus12.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.hits                       0                       # DTB hits
system.switch_cpus12.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.dtb.misses                     0                       # DTB misses
system.switch_cpus12.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.fetch.Branches          84443589                       # Number of branches that fetch encountered
system.switch_cpus12.fetch.CacheLines        57780821                       # Number of cache lines fetched
system.switch_cpus12.fetch.Cycles           535609932                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus12.fetch.IcacheSquashes       109068                       # Number of outstanding Icache misses that were squashed
system.switch_cpus12.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus12.fetch.Insts            447010440                       # Number of instructions fetch has processed
system.switch_cpus12.fetch.MiscStallCycles           13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus12.fetch.SquashCycles       1759198                       # Number of cycles fetch has spent squashing
system.switch_cpus12.fetch.branchRate        0.141922                       # Number of branch fetches per cycle
system.switch_cpus12.fetch.icacheStallCycles     58508745                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus12.fetch.predictedBranches     40516252                       # Number of branches that fetch has predicted taken
system.switch_cpus12.fetch.rate              0.751279                       # Number of inst fetches per cycle
system.switch_cpus12.fetch.rateDist::samples    594998308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::mean     0.920349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::stdev     2.290417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::0      488652343     82.13%     82.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::1       15334059      2.58%     84.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::2       14394357      2.42%     87.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::3        6622255      1.11%     88.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::4        7334421      1.23%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::5        9690011      1.63%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::6        6090904      1.02%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::7        5756515      0.97%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::8       41123443      6.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::total    594998308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.idleCycles                   650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus12.iew.branchMispredicts       886693                       # Number of branch mispredicts detected at execute
system.switch_cpus12.iew.exec_branches       73349585                       # Number of branches executed
system.switch_cpus12.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus12.iew.exec_rate           0.848771                       # Inst execution rate
system.switch_cpus12.iew.exec_refs          216413494                       # number of memory reference insts executed
system.switch_cpus12.iew.exec_stores         79916874                       # Number of stores executed
system.switch_cpus12.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus12.iew.iewBlockCycles      23395326                       # Number of cycles IEW is blocking
system.switch_cpus12.iew.iewDispLoadInsts    120118387                       # Number of dispatched load instructions
system.switch_cpus12.iew.iewDispNonSpecInsts       399318                       # Number of dispatched non-speculative instructions
system.switch_cpus12.iew.iewDispSquashedInsts        34116                       # Number of squashed instructions skipped by dispatch
system.switch_cpus12.iew.iewDispStoreInsts     86669192                       # Number of dispatched store instructions
system.switch_cpus12.iew.iewDispatchedInsts    510068879                       # Number of instructions dispatched to IQ
system.switch_cpus12.iew.iewExecLoadInsts    136496620                       # Number of load instructions executed
system.switch_cpus12.iew.iewExecSquashedInsts       528436                       # Number of squashed instructions skipped in execute
system.switch_cpus12.iew.iewExecutedInsts    505017655                       # Number of executed instructions
system.switch_cpus12.iew.iewIQFullEvents       613387                       # Number of times the IQ has become full, causing a stall
system.switch_cpus12.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus12.iew.iewLSQFullEvents    151910768                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus12.iew.iewSquashCycles       879485                       # Number of cycles IEW is squashing
system.switch_cpus12.iew.iewUnblockCycles    152662632                       # Number of cycles IEW is unblocking
system.switch_cpus12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus12.iew.lsq.thread0.cacheBlocked        60502                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus12.iew.lsq.thread0.forwLoads      9537151                       # Number of loads that had data forwarded from stores
system.switch_cpus12.iew.lsq.thread0.ignoredResponses         1803                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.memOrderViolation        11665                       # Number of memory ordering violations
system.switch_cpus12.iew.lsq.thread0.rescheduledLoads     23317963                       # Number of loads that were rescheduled
system.switch_cpus12.iew.lsq.thread0.squashedLoads     20561586                       # Number of loads squashed
system.switch_cpus12.iew.lsq.thread0.squashedStores     15455238                       # Number of stores squashed
system.switch_cpus12.iew.memOrderViolationEvents        11665                       # Number of memory order violations
system.switch_cpus12.iew.predictedNotTakenIncorrect       624940                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus12.iew.predictedTakenIncorrect       261753                       # Number of branches that were predicted taken incorrectly
system.switch_cpus12.iew.wb_consumers       520743403                       # num instructions consuming a value
system.switch_cpus12.iew.wb_count           480453208                       # cumulative count of insts written-back
system.switch_cpus12.iew.wb_fanout           0.540779                       # average fanout of values written-back
system.switch_cpus12.iew.wb_producers       281607082                       # num instructions producing a value
system.switch_cpus12.iew.wb_rate             0.807486                       # insts written-back per cycle
system.switch_cpus12.iew.wb_sent            480594193                       # cumulative count of insts sent to commit
system.switch_cpus12.int_regfile_reads      617165553                       # number of integer regfile reads
system.switch_cpus12.int_regfile_writes     352666718                       # number of integer regfile writes
system.switch_cpus12.ipc                     0.578424                       # IPC: Instructions Per Cycle
system.switch_cpus12.ipc_total               0.578424                       # IPC: Total IPC of All Threads
system.switch_cpus12.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntAlu    273435314     54.09%     54.09% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntMult     15418081      3.05%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntDiv         1296      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAddAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShift            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAes            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAesMix            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdPredAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemRead    136701396     27.04%     84.18% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemWrite     79990004     15.82%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::total    505546091                       # Type of FU issued
system.switch_cpus12.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus12.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus12.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus12.iq.fu_busy_cnt          10133796                       # FU busy when requested
system.switch_cpus12.iq.fu_busy_rate         0.020045                       # FU busy rate (busy events/executed inst)
system.switch_cpus12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntAlu        518216      5.11%      5.11% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntMult        95626      0.94%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntDiv             0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCvt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMult            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMultAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatDiv            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMisc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatSqrt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAddAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCvt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMisc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMult            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMultAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShift            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShiftAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdDiv            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSqrt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCvt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatDiv            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMisc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMult            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatSqrt            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAes            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAesMix            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash2            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash2            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma2            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma3            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdPredAlu            0      0.00%      6.06% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemRead      6126442     60.46%     66.51% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemWrite      3393512     33.49%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.int_alu_accesses    495488059                       # Number of integer alu accesses
system.switch_cpus12.iq.int_inst_queue_reads   1575902647                       # Number of integer instruction queue reads
system.switch_cpus12.iq.int_inst_queue_wakeup_accesses    463337381                       # Number of integer instruction queue wakeup accesses
system.switch_cpus12.iq.int_inst_queue_writes    573091286                       # Number of integer instruction queue writes
system.switch_cpus12.iq.iqInstsAdded        509667389                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus12.iq.iqInstsIssued       505546091                       # Number of instructions issued
system.switch_cpus12.iq.iqNonSpecInstsAdded       401490                       # Number of non-speculative instructions added to the IQ
system.switch_cpus12.iq.iqSquashedInstsExamined     88475379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus12.iq.iqSquashedInstsIssued        56788                       # Number of squashed instructions issued
system.switch_cpus12.iq.iqSquashedNonSpecRemoved        42417                       # Number of squashed non-spec instructions that were removed
system.switch_cpus12.iq.iqSquashedOperandsExamined     58700890                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus12.iq.issued_per_cycle::samples    594998308                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::mean     0.849660                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::stdev     1.711787                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::0    420737007     70.71%     70.71% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::1     58441066      9.82%     80.53% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::2     37484329      6.30%     86.83% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::3     21815240      3.67%     90.50% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::4     17815201      2.99%     93.49% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::5     16974162      2.85%     96.35% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::6      8734388      1.47%     97.82% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::7      5822615      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::8      7174300      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::total    594998308                       # Number of insts issued each cycle
system.switch_cpus12.iq.rate                 0.849659                       # Inst issue rate
system.switch_cpus12.iq.vec_alu_accesses     20191828                       # Number of vector alu accesses
system.switch_cpus12.iq.vec_inst_queue_reads     40378427                       # Number of vector instruction queue reads
system.switch_cpus12.iq.vec_inst_queue_wakeup_accesses     17115827                       # Number of vector instruction queue wakeup accesses
system.switch_cpus12.iq.vec_inst_queue_writes     25463696                       # Number of vector instruction queue writes
system.switch_cpus12.itb.accesses                   0                       # DTB accesses
system.switch_cpus12.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.hits                       0                       # DTB hits
system.switch_cpus12.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.itb.misses                     0                       # DTB misses
system.switch_cpus12.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.memDep0.conflictingLoads     17111602                       # Number of conflicting loads.
system.switch_cpus12.memDep0.conflictingStores     10868711                       # Number of conflicting stores.
system.switch_cpus12.memDep0.insertedLoads    120118387                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus12.memDep0.insertedStores     86669192                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus12.misc_regfile_reads     613900046                       # number of misc regfile reads
system.switch_cpus12.misc_regfile_writes      1430817                       # number of misc regfile writes
system.switch_cpus12.numCycles              594998958                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.quiesceCycles               2611                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus12.rename.BlockCycles     189710693                       # Number of cycles rename is blocking
system.switch_cpus12.rename.CommittedMaps    429930225                       # Number of HB maps that are committed
system.switch_cpus12.rename.IQFullEvents     15889692                       # Number of times rename has blocked due to IQ full
system.switch_cpus12.rename.IdleCycles       36493861                       # Number of cycles rename is idle
system.switch_cpus12.rename.LQFullEvents    203737903                       # Number of times rename has blocked due to LQ full
system.switch_cpus12.rename.ROBFullEvents       149632                       # Number of times rename has blocked due to ROB full
system.switch_cpus12.rename.RenameLookups    833610767                       # Number of register rename lookups that rename has made
system.switch_cpus12.rename.RenamedInsts    512818171                       # Number of instructions processed by rename
system.switch_cpus12.rename.RenamedOperands    523037356                       # Number of destination operands rename has renamed
system.switch_cpus12.rename.RunCycles        65661603                       # Number of cycles rename is running
system.switch_cpus12.rename.SQFullEvents     45829985                       # Number of times rename has blocked due to SQ full
system.switch_cpus12.rename.SquashCycles       879485                       # Number of cycles rename is squashing
system.switch_cpus12.rename.UnblockCycles    264527611                       # Number of cycles rename is unblocking
system.switch_cpus12.rename.UndoneMaps       93106992                       # Number of HB maps that are undone due to squashing
system.switch_cpus12.rename.int_rename_lookups    632914758                       # Number of integer rename lookups
system.switch_cpus12.rename.serializeStallCycles     37725046                       # count of cycles rename stalled for serializing inst
system.switch_cpus12.rename.serializingInsts       426359                       # count of serializing insts renamed
system.switch_cpus12.rename.skidInsts       126050643                       # count of insts added to the skid buffer
system.switch_cpus12.rename.tempSerializingInsts       412250                       # count of temporary serializing insts renamed
system.switch_cpus12.rename.vec_rename_lookups     14193295                       # Number of vector rename lookups
system.switch_cpus12.rob.rob_reads         1061955863                       # The number of ROB reads
system.switch_cpus12.rob.rob_writes        1033131031                       # The number of ROB writes
system.switch_cpus12.timesIdled                    40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus12.vec_regfile_reads       11410316                       # number of vector regfile reads
system.switch_cpus12.vec_regfile_writes       5707114                       # number of vector regfile writes
system.switch_cpus13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus13.branchPred.BTBHitPct    99.117062                       # BTB Hit Percentage
system.switch_cpus13.branchPred.BTBHits      36449902                       # Number of BTB hits
system.switch_cpus13.branchPred.BTBLookups     36774599                       # Number of BTB lookups
system.switch_cpus13.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus13.branchPred.condIncorrect       882956                       # Number of conditional branches incorrect
system.switch_cpus13.branchPred.condPredicted     76123469                       # Number of conditional branches predicted
system.switch_cpus13.branchPred.indirectHits       131593                       # Number of indirect target hits.
system.switch_cpus13.branchPred.indirectLookups       161121                       # Number of indirect predictor lookups.
system.switch_cpus13.branchPred.indirectMisses        29528                       # Number of indirect misses.
system.switch_cpus13.branchPred.lookups      84913894                       # Number of BP lookups
system.switch_cpus13.branchPred.usedRAS       4146091                       # Number of times the RAS was used to get a target.
system.switch_cpus13.branchPredindirectMispredicted           66                       # Number of mispredicted indirect branches.
system.switch_cpus13.cc_regfile_reads       132724497                       # number of cc regfile reads
system.switch_cpus13.cc_regfile_writes      132468420                       # number of cc regfile writes
system.switch_cpus13.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus13.commit.branchMispredicts       882848                       # The number of times a branch was mispredicted
system.switch_cpus13.commit.branches         66554162                       # Number of branches committed
system.switch_cpus13.commit.bw_lim_events     32376065                       # number cycles where commit BW limit reached
system.switch_cpus13.commit.commitNonSpecStalls       380103                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus13.commit.commitSquashedInsts     89831533                       # The number of squashed insts skipped by commit
system.switch_cpus13.commit.committedInsts    345530715                       # Number of instructions committed
system.switch_cpus13.commit.committedOps    423182666                       # Number of ops (including micro ops) committed
system.switch_cpus13.commit.committed_per_cycle::samples    583337560                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::mean     0.725451                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::stdev     2.038376                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::0    489738566     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::1     24133297      4.14%     88.09% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::2     12548986      2.15%     90.24% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::3      5884643      1.01%     91.25% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::4      6155171      1.06%     92.31% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::5      6628384      1.14%     93.44% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::6      1580792      0.27%     93.71% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::7      4291656      0.74%     94.45% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::8     32376065      5.55%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::total    583337560                       # Number of insts commited each cycle
system.switch_cpus13.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus13.commit.function_calls      3022979                       # Number of function calls committed.
system.switch_cpus13.commit.int_insts       386206311                       # Number of committed integer instructions.
system.switch_cpus13.commit.loads            99832814                       # Number of loads committed
system.switch_cpus13.commit.membars            526576                       # Number of memory barriers committed
system.switch_cpus13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntAlu    238448354     56.35%     56.35% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntMult     13441234      3.18%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntDiv         1408      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemRead     99832814     23.59%     83.11% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemWrite     71458856     16.89%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::total    423182666                       # Class of committed instruction
system.switch_cpus13.commit.refs            171291670                       # Number of memory references committed
system.switch_cpus13.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus13.commit.vec_insts        17081442                       # Number of committed Vector instructions.
system.switch_cpus13.committedInsts         345530715                       # Number of Instructions Simulated
system.switch_cpus13.committedOps           423182666                       # Number of Ops (including micro ops) Simulated
system.switch_cpus13.cpi                     1.721991                       # CPI: Cycles Per Instruction
system.switch_cpus13.cpi_total               1.721991                       # CPI: Total CPI of All Threads
system.switch_cpus13.decode.BlockedCycles    490559516                       # Number of cycles decode is blocked
system.switch_cpus13.decode.BranchMispred          108                       # Number of times decode detected a branch misprediction
system.switch_cpus13.decode.BranchResolved     34829663                       # Number of times decode resolved a branch
system.switch_cpus13.decode.DecodedInsts    520760902                       # Number of instructions handled by decode
system.switch_cpus13.decode.IdleCycles       27624348                       # Number of cycles decode is idle
system.switch_cpus13.decode.RunCycles        51504879                       # Number of cycles decode is running
system.switch_cpus13.decode.SquashCycles       890272                       # Number of cycles decode is squashing
system.switch_cpus13.decode.SquashedInsts          393                       # Number of squashed instructions handled by decode
system.switch_cpus13.decode.UnblockCycles     24421216                       # Number of cycles decode is unblocking
system.switch_cpus13.dtb.accesses                   0                       # DTB accesses
system.switch_cpus13.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.hits                       0                       # DTB hits
system.switch_cpus13.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.dtb.misses                     0                       # DTB misses
system.switch_cpus13.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.fetch.Branches          84913894                       # Number of branches that fetch encountered
system.switch_cpus13.fetch.CacheLines        58096203                       # Number of cache lines fetched
system.switch_cpus13.fetch.Cycles           535277688                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus13.fetch.IcacheSquashes       111630                       # Number of outstanding Icache misses that were squashed
system.switch_cpus13.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.switch_cpus13.fetch.Insts            449201007                       # Number of instructions fetch has processed
system.switch_cpus13.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus13.fetch.SquashCycles       1780760                       # Number of cycles fetch has spent squashing
system.switch_cpus13.fetch.branchRate        0.142712                       # Number of branch fetches per cycle
system.switch_cpus13.fetch.icacheStallCycles     58832133                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus13.fetch.predictedBranches     40727586                       # Number of branches that fetch has predicted taken
system.switch_cpus13.fetch.rate              0.754959                       # Number of inst fetches per cycle
system.switch_cpus13.fetch.rateDist::samples    595000234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::mean     0.924658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::stdev     2.294793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::0      488164586     82.04%     82.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::1       15388606      2.59%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::2       14448650      2.43%     87.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::3        6655189      1.12%     88.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::4        7385073      1.24%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::5        9747275      1.64%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::6        6134568      1.03%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::7        5774290      0.97%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::8       41301997      6.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::total    595000234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.idleCycles                   509                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus13.iew.branchMispredicts       897684                       # Number of branch mispredicts detected at execute
system.switch_cpus13.iew.exec_branches       73703620                       # Number of branches executed
system.switch_cpus13.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus13.iew.exec_rate           0.852175                       # Inst execution rate
system.switch_cpus13.iew.exec_refs          217105623                       # number of memory reference insts executed
system.switch_cpus13.iew.exec_stores         80212449                       # Number of stores executed
system.switch_cpus13.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus13.iew.iewBlockCycles      23465340                       # Number of cycles IEW is blocking
system.switch_cpus13.iew.iewDispLoadInsts    120528708                       # Number of dispatched load instructions
system.switch_cpus13.iew.iewDispNonSpecInsts       422672                       # Number of dispatched non-speculative instructions
system.switch_cpus13.iew.iewDispSquashedInsts        50060                       # Number of squashed instructions skipped by dispatch
system.switch_cpus13.iew.iewDispStoreInsts     87013921                       # Number of dispatched store instructions
system.switch_cpus13.iew.iewDispatchedInsts    512297423                       # Number of instructions dispatched to IQ
system.switch_cpus13.iew.iewExecLoadInsts    136893174                       # Number of load instructions executed
system.switch_cpus13.iew.iewExecSquashedInsts       545119                       # Number of squashed instructions skipped in execute
system.switch_cpus13.iew.iewExecutedInsts    507044723                       # Number of executed instructions
system.switch_cpus13.iew.iewIQFullEvents       608035                       # Number of times the IQ has become full, causing a stall
system.switch_cpus13.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus13.iew.iewLSQFullEvents    151706448                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus13.iew.iewSquashCycles       890272                       # Number of cycles IEW is squashing
system.switch_cpus13.iew.iewUnblockCycles    152450863                       # Number of cycles IEW is unblocking
system.switch_cpus13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus13.iew.lsq.thread0.cacheBlocked        64957                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus13.iew.lsq.thread0.forwLoads      9561688                       # Number of loads that had data forwarded from stores
system.switch_cpus13.iew.lsq.thread0.ignoredResponses         1896                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.memOrderViolation        11878                       # Number of memory ordering violations
system.switch_cpus13.iew.lsq.thread0.rescheduledLoads     23351242                       # Number of loads that were rescheduled
system.switch_cpus13.iew.lsq.thread0.squashedLoads     20695861                       # Number of loads squashed
system.switch_cpus13.iew.lsq.thread0.squashedStores     15555037                       # Number of stores squashed
system.switch_cpus13.iew.memOrderViolationEvents        11878                       # Number of memory order violations
system.switch_cpus13.iew.predictedNotTakenIncorrect       630125                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus13.iew.predictedTakenIncorrect       267559                       # Number of branches that were predicted taken incorrectly
system.switch_cpus13.iew.wb_consumers       522760742                       # num instructions consuming a value
system.switch_cpus13.iew.wb_count           482432849                       # cumulative count of insts written-back
system.switch_cpus13.iew.wb_fanout           0.540802                       # average fanout of values written-back
system.switch_cpus13.iew.wb_producers       282709942                       # num instructions producing a value
system.switch_cpus13.iew.wb_rate             0.810810                       # insts written-back per cycle
system.switch_cpus13.iew.wb_sent            482577214                       # cumulative count of insts sent to commit
system.switch_cpus13.int_regfile_reads      619549062                       # number of integer regfile reads
system.switch_cpus13.int_regfile_writes     354105087                       # number of integer regfile writes
system.switch_cpus13.ipc                     0.580723                       # IPC: Instructions Per Cycle
system.switch_cpus13.ipc_total               0.580723                       # IPC: Total IPC of All Threads
system.switch_cpus13.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntAlu    274759622     54.13%     54.13% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntMult     15439274      3.04%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntDiv         1408      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemRead    137099998     27.01%     84.18% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemWrite     80289540     15.82%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::total    507589842                       # Type of FU issued
system.switch_cpus13.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus13.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus13.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus13.iq.fu_busy_cnt          10206534                       # FU busy when requested
system.switch_cpus13.iq.fu_busy_rate         0.020108                       # FU busy rate (busy events/executed inst)
system.switch_cpus13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntAlu        529137      5.18%      5.18% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntMult        95389      0.93%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntDiv             0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatAdd            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCmp            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCvt            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMult            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMultAcc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatDiv            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMisc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatSqrt            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAdd            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAddAcc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAlu            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCmp            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCvt            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMisc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMult            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMultAcc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShift            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShiftAcc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdDiv            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSqrt            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAdd            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAlu            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCmp            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCvt            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatDiv            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMisc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMult            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatSqrt            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAdd            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAlu            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceCmp            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAes            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAesMix            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash2            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash2            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma2            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma3            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdPredAlu            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemRead      6162883     60.38%     66.50% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemWrite      3419125     33.50%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.int_alu_accesses    497579769                       # Number of integer alu accesses
system.switch_cpus13.iq.int_inst_queue_reads   1580016746                       # Number of integer instruction queue reads
system.switch_cpus13.iq.int_inst_queue_wakeup_accesses    465297355                       # Number of integer instruction queue wakeup accesses
system.switch_cpus13.iq.int_inst_queue_writes    575905316                       # Number of integer instruction queue writes
system.switch_cpus13.iq.iqInstsAdded        511872204                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus13.iq.iqInstsIssued       507589842                       # Number of instructions issued
system.switch_cpus13.iq.iqNonSpecInstsAdded       425219                       # Number of non-speculative instructions added to the IQ
system.switch_cpus13.iq.iqSquashedInstsExamined     89114614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus13.iq.iqSquashedInstsIssued        57833                       # Number of squashed instructions issued
system.switch_cpus13.iq.iqSquashedNonSpecRemoved        45116                       # Number of squashed non-spec instructions that were removed
system.switch_cpus13.iq.iqSquashedOperandsExamined     59128056                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus13.iq.issued_per_cycle::samples    595000234                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::mean     0.853092                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::stdev     1.715221                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::0    420215536     70.62%     70.62% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::1     58541899      9.84%     80.46% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::2     37537891      6.31%     86.77% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::3     21907166      3.68%     90.45% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::4     17888345      3.01%     93.46% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::5     17053443      2.87%     96.33% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::6      8787816      1.48%     97.80% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::7      5841932      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::8      7226206      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::total    595000234                       # Number of insts issued each cycle
system.switch_cpus13.iq.rate                 0.853091                       # Inst issue rate
system.switch_cpus13.iq.vec_alu_accesses     20216607                       # Number of vector alu accesses
system.switch_cpus13.iq.vec_inst_queue_reads     40427539                       # Number of vector instruction queue reads
system.switch_cpus13.iq.vec_inst_queue_wakeup_accesses     17135494                       # Number of vector instruction queue wakeup accesses
system.switch_cpus13.iq.vec_inst_queue_writes     25517623                       # Number of vector instruction queue writes
system.switch_cpus13.itb.accesses                   0                       # DTB accesses
system.switch_cpus13.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.hits                       0                       # DTB hits
system.switch_cpus13.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.itb.misses                     0                       # DTB misses
system.switch_cpus13.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.memDep0.conflictingLoads     17166289                       # Number of conflicting loads.
system.switch_cpus13.memDep0.conflictingStores     10915494                       # Number of conflicting stores.
system.switch_cpus13.memDep0.insertedLoads    120528708                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus13.memDep0.insertedStores     87013921                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus13.misc_regfile_reads     615854689                       # number of misc regfile reads
system.switch_cpus13.misc_regfile_writes      1514546                       # number of misc regfile writes
system.switch_cpus13.numCycles              595000743                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.quiesceCycles                826                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus13.rename.BlockCycles     189131882                       # Number of cycles rename is blocking
system.switch_cpus13.rename.CommittedMaps    431570160                       # Number of HB maps that are committed
system.switch_cpus13.rename.IQFullEvents     15808496                       # Number of times rename has blocked due to IQ full
system.switch_cpus13.rename.IdleCycles       36700615                       # Number of cycles rename is idle
system.switch_cpus13.rename.LQFullEvents    203176452                       # Number of times rename has blocked due to LQ full
system.switch_cpus13.rename.ROBFullEvents       148226                       # Number of times rename has blocked due to ROB full
system.switch_cpus13.rename.RenameLookups    837133394                       # Number of register rename lookups that rename has made
system.switch_cpus13.rename.RenamedInsts    515114737                       # Number of instructions processed by rename
system.switch_cpus13.rename.RenamedOperands    525406418                       # Number of destination operands rename has renamed
system.switch_cpus13.rename.RunCycles        66023766                       # Number of cycles rename is running
system.switch_cpus13.rename.SQFullEvents     44466329                       # Number of times rename has blocked due to SQ full
system.switch_cpus13.rename.SquashCycles       890272                       # Number of cycles rename is squashing
system.switch_cpus13.rename.UnblockCycles    262644168                       # Number of cycles rename is unblocking
system.switch_cpus13.rename.UndoneMaps       93836115                       # Number of HB maps that are undone due to squashing
system.switch_cpus13.rename.int_rename_lookups    635649534                       # Number of integer rename lookups
system.switch_cpus13.rename.serializeStallCycles     39609528                       # count of cycles rename stalled for serializing inst
system.switch_cpus13.rename.serializingInsts       451764                       # count of serializing insts renamed
system.switch_cpus13.rename.skidInsts       126200949                       # count of insts added to the skid buffer
system.switch_cpus13.rename.tempSerializingInsts       436530                       # count of temporary serializing insts renamed
system.switch_cpus13.rename.vec_rename_lookups     14217505                       # Number of vector rename lookups
system.switch_cpus13.rob.rob_reads         1063972213                       # The number of ROB reads
system.switch_cpus13.rob.rob_writes        1037693102                       # The number of ROB writes
system.switch_cpus13.timesIdled                    29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus13.vec_regfile_reads       11423381                       # number of vector regfile reads
system.switch_cpus13.vec_regfile_writes       5713776                       # number of vector regfile writes
system.switch_cpus14.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus14.branchPred.BTBHitPct    99.196138                       # BTB Hit Percentage
system.switch_cpus14.branchPred.BTBHits      36409748                       # Number of BTB hits
system.switch_cpus14.branchPred.BTBLookups     36704804                       # Number of BTB lookups
system.switch_cpus14.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus14.branchPred.condIncorrect       880074                       # Number of conditional branches incorrect
system.switch_cpus14.branchPred.condPredicted     76042548                       # Number of conditional branches predicted
system.switch_cpus14.branchPred.indirectHits       127238                       # Number of indirect target hits.
system.switch_cpus14.branchPred.indirectLookups       159062                       # Number of indirect predictor lookups.
system.switch_cpus14.branchPred.indirectMisses        31824                       # Number of indirect misses.
system.switch_cpus14.branchPred.lookups      84800739                       # Number of BP lookups
system.switch_cpus14.branchPred.usedRAS       4144016                       # Number of times the RAS was used to get a target.
system.switch_cpus14.branchPredindirectMispredicted           76                       # Number of mispredicted indirect branches.
system.switch_cpus14.cc_regfile_reads       132577161                       # number of cc regfile reads
system.switch_cpus14.cc_regfile_writes      132334284                       # number of cc regfile writes
system.switch_cpus14.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus14.commit.branchMispredicts       879963                       # The number of times a branch was mispredicted
system.switch_cpus14.commit.branches         66460708                       # Number of branches committed
system.switch_cpus14.commit.bw_lim_events     32337494                       # number cycles where commit BW limit reached
system.switch_cpus14.commit.commitNonSpecStalls       366550                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus14.commit.commitSquashedInsts     89835046                       # The number of squashed insts skipped by commit
system.switch_cpus14.commit.committedInsts    345152726                       # Number of instructions committed
system.switch_cpus14.commit.committedOps    422774398                       # Number of ops (including micro ops) committed
system.switch_cpus14.commit.committed_per_cycle::samples    583338696                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::mean     0.724749                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::stdev     2.037375                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::0    489812951     83.97%     83.97% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::1     24108354      4.13%     88.10% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::2     12556472      2.15%     90.25% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::3      5881493      1.01%     91.26% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::4      6152075      1.05%     92.32% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::5      6626164      1.14%     93.45% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::6      1576302      0.27%     93.72% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::7      4287391      0.73%     94.46% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::8     32337494      5.54%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::total    583338696                       # Number of insts commited each cycle
system.switch_cpus14.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus14.commit.function_calls      3019560                       # Number of function calls committed.
system.switch_cpus14.commit.int_insts       385848491                       # Number of committed integer instructions.
system.switch_cpus14.commit.loads            99802051                       # Number of loads committed
system.switch_cpus14.commit.membars            506558                       # Number of memory barriers committed
system.switch_cpus14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntAlu    238114274     56.32%     56.32% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntMult     13455799      3.18%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntDiv         1348      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShift            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShiftAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAes            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAesMix            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma3            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdPredAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemRead     99802051     23.61%     83.11% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemWrite     71400926     16.89%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::total    422774398                       # Class of committed instruction
system.switch_cpus14.commit.refs            171202977                       # Number of memory references committed
system.switch_cpus14.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus14.commit.vec_insts        17093448                       # Number of committed Vector instructions.
system.switch_cpus14.committedInsts         345152726                       # Number of Instructions Simulated
system.switch_cpus14.committedOps           422774398                       # Number of Ops (including micro ops) Simulated
system.switch_cpus14.cpi                     1.723876                       # CPI: Cycles Per Instruction
system.switch_cpus14.cpi_total               1.723876                       # CPI: Total CPI of All Threads
system.switch_cpus14.decode.BlockedCycles    490723516                       # Number of cycles decode is blocked
system.switch_cpus14.decode.BranchMispred          118                       # Number of times decode detected a branch misprediction
system.switch_cpus14.decode.BranchResolved     34791441                       # Number of times decode resolved a branch
system.switch_cpus14.decode.DecodedInsts    520319509                       # Number of instructions handled by decode
system.switch_cpus14.decode.IdleCycles       27557367                       # Number of cycles decode is idle
system.switch_cpus14.decode.RunCycles        51390855                       # Number of cycles decode is running
system.switch_cpus14.decode.SquashCycles       887259                       # Number of cycles decode is squashing
system.switch_cpus14.decode.SquashedInsts          437                       # Number of squashed instructions handled by decode
system.switch_cpus14.decode.UnblockCycles     24441163                       # Number of cycles decode is unblocking
system.switch_cpus14.dtb.accesses                   0                       # DTB accesses
system.switch_cpus14.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.hits                       0                       # DTB hits
system.switch_cpus14.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.dtb.misses                     0                       # DTB misses
system.switch_cpus14.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.fetch.Branches          84800739                       # Number of branches that fetch encountered
system.switch_cpus14.fetch.CacheLines        58017006                       # Number of cache lines fetched
system.switch_cpus14.fetch.Cycles           535362836                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus14.fetch.IcacheSquashes       111291                       # Number of outstanding Icache misses that were squashed
system.switch_cpus14.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus14.fetch.Insts            448764180                       # Number of instructions fetch has processed
system.switch_cpus14.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus14.fetch.SquashCycles       1774740                       # Number of cycles fetch has spent squashing
system.switch_cpus14.fetch.branchRate        0.142522                       # Number of branch fetches per cycle
system.switch_cpus14.fetch.icacheStallCycles     58749940                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus14.fetch.predictedBranches     40681002                       # Number of branches that fetch has predicted taken
system.switch_cpus14.fetch.rate              0.754225                       # Number of inst fetches per cycle
system.switch_cpus14.fetch.rateDist::samples    595000162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::mean     0.923870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::stdev     2.294025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::0      488254572     82.06%     82.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::1       15376587      2.58%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::2       14444674      2.43%     87.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::3        6651473      1.12%     88.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::4        7371982      1.24%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::5        9731573      1.64%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::6        6121182      1.03%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::7        5775324      0.97%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::8       41272795      6.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::total    595000162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.idleCycles                   478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus14.iew.branchMispredicts       894848                       # Number of branch mispredicts detected at execute
system.switch_cpus14.iew.exec_branches       73602759                       # Number of branches executed
system.switch_cpus14.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus14.iew.exec_rate           0.851503                       # Inst execution rate
system.switch_cpus14.iew.exec_refs          217037283                       # number of memory reference insts executed
system.switch_cpus14.iew.exec_stores         80157338                       # Number of stores executed
system.switch_cpus14.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus14.iew.iewBlockCycles      23419100                       # Number of cycles IEW is blocking
system.switch_cpus14.iew.iewDispLoadInsts    120513361                       # Number of dispatched load instructions
system.switch_cpus14.iew.iewDispNonSpecInsts       407605                       # Number of dispatched non-speculative instructions
system.switch_cpus14.iew.iewDispSquashedInsts        45899                       # Number of squashed instructions skipped by dispatch
system.switch_cpus14.iew.iewDispStoreInsts     86960861                       # Number of dispatched store instructions
system.switch_cpus14.iew.iewDispatchedInsts    511902561                       # Number of instructions dispatched to IQ
system.switch_cpus14.iew.iewExecLoadInsts    136879945                       # Number of load instructions executed
system.switch_cpus14.iew.iewExecSquashedInsts       542072                       # Number of squashed instructions skipped in execute
system.switch_cpus14.iew.iewExecutedInsts    506644993                       # Number of executed instructions
system.switch_cpus14.iew.iewIQFullEvents       610157                       # Number of times the IQ has become full, causing a stall
system.switch_cpus14.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus14.iew.iewLSQFullEvents    151649258                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus14.iew.iewSquashCycles       887259                       # Number of cycles IEW is squashing
system.switch_cpus14.iew.iewUnblockCycles    152396941                       # Number of cycles IEW is unblocking
system.switch_cpus14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus14.iew.lsq.thread0.cacheBlocked        63006                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus14.iew.lsq.thread0.forwLoads      9562718                       # Number of loads that had data forwarded from stores
system.switch_cpus14.iew.lsq.thread0.ignoredResponses         1789                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.memOrderViolation        11752                       # Number of memory ordering violations
system.switch_cpus14.iew.lsq.thread0.rescheduledLoads     23367035                       # Number of loads that were rescheduled
system.switch_cpus14.iew.lsq.thread0.squashedLoads     20711285                       # Number of loads squashed
system.switch_cpus14.iew.lsq.thread0.squashedStores     15559926                       # Number of stores squashed
system.switch_cpus14.iew.memOrderViolationEvents        11752                       # Number of memory order violations
system.switch_cpus14.iew.predictedNotTakenIncorrect       628890                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus14.iew.predictedTakenIncorrect       265958                       # Number of branches that were predicted taken incorrectly
system.switch_cpus14.iew.wb_consumers       522436488                       # num instructions consuming a value
system.switch_cpus14.iew.wb_count           482020810                       # cumulative count of insts written-back
system.switch_cpus14.iew.wb_fanout           0.540783                       # average fanout of values written-back
system.switch_cpus14.iew.wb_producers       282524978                       # num instructions producing a value
system.switch_cpus14.iew.wb_rate             0.810118                       # insts written-back per cycle
system.switch_cpus14.iew.wb_sent            482164873                       # cumulative count of insts sent to commit
system.switch_cpus14.int_regfile_reads      619122700                       # number of integer regfile reads
system.switch_cpus14.int_regfile_writes     353829980                       # number of integer regfile writes
system.switch_cpus14.ipc                     0.580088                       # IPC: Instructions Per Cycle
system.switch_cpus14.ipc_total               0.580088                       # IPC: Total IPC of All Threads
system.switch_cpus14.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntAlu    274408403     54.10%     54.10% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntMult     15456047      3.05%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntDiv         1348      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemRead    137086740     27.03%     84.18% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemWrite     80234528     15.82%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::total    507187066                       # Type of FU issued
system.switch_cpus14.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus14.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus14.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus14.iq.fu_busy_cnt          10176881                       # FU busy when requested
system.switch_cpus14.iq.fu_busy_rate         0.020065                       # FU busy rate (busy events/executed inst)
system.switch_cpus14.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntAlu        522690      5.14%      5.14% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntMult        96119      0.94%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntDiv             0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCvt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMult            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMultAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatDiv            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMisc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatSqrt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAddAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCvt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMisc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMult            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMultAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShift            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShiftAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdDiv            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSqrt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCvt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatDiv            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMisc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMult            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatSqrt            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAes            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAesMix            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash2            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash2            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma2            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma3            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdPredAlu            0      0.00%      6.08% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemRead      6155749     60.49%     66.57% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemWrite      3402323     33.43%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.int_alu_accesses    497135049                       # Number of integer alu accesses
system.switch_cpus14.iq.int_inst_queue_reads   1579156279                       # Number of integer instruction queue reads
system.switch_cpus14.iq.int_inst_queue_wakeup_accesses    464873405                       # Number of integer instruction queue wakeup accesses
system.switch_cpus14.iq.int_inst_queue_writes    575492471                       # Number of integer instruction queue writes
system.switch_cpus14.iq.iqInstsAdded        511492592                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus14.iq.iqInstsIssued       507187066                       # Number of instructions issued
system.switch_cpus14.iq.iqNonSpecInstsAdded       409969                       # Number of non-speculative instructions added to the IQ
system.switch_cpus14.iq.iqSquashedInstsExamined     89128069                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus14.iq.iqSquashedInstsIssued        57432                       # Number of squashed instructions issued
system.switch_cpus14.iq.iqSquashedNonSpecRemoved        43419                       # Number of squashed non-spec instructions that were removed
system.switch_cpus14.iq.iqSquashedOperandsExamined     59185584                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus14.iq.issued_per_cycle::samples    595000162                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::mean     0.852415                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::stdev     1.714358                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::0    420282638     70.64%     70.64% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::1     58541694      9.84%     80.47% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::2     37548197      6.31%     86.79% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::3     21896338      3.68%     90.47% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::4     17883053      3.01%     93.47% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::5     17029095      2.86%     96.33% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::6      8766940      1.47%     97.81% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::7      5837019      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::8      7215188      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::total    595000162                       # Number of insts issued each cycle
system.switch_cpus14.iq.rate                 0.852414                       # Inst issue rate
system.switch_cpus14.iq.vec_alu_accesses     20228898                       # Number of vector alu accesses
system.switch_cpus14.iq.vec_inst_queue_reads     40452327                       # Number of vector instruction queue reads
system.switch_cpus14.iq.vec_inst_queue_wakeup_accesses     17147405                       # Number of vector instruction queue wakeup accesses
system.switch_cpus14.iq.vec_inst_queue_writes     25548918                       # Number of vector instruction queue writes
system.switch_cpus14.itb.accesses                   0                       # DTB accesses
system.switch_cpus14.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.hits                       0                       # DTB hits
system.switch_cpus14.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.itb.misses                     0                       # DTB misses
system.switch_cpus14.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.memDep0.conflictingLoads     17190600                       # Number of conflicting loads.
system.switch_cpus14.memDep0.conflictingStores     10928564                       # Number of conflicting stores.
system.switch_cpus14.memDep0.insertedLoads    120513361                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus14.memDep0.insertedStores     86960861                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus14.misc_regfile_reads     615640757                       # number of misc regfile reads
system.switch_cpus14.misc_regfile_writes      1460568                       # number of misc regfile writes
system.switch_cpus14.numCycles              595000640                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.quiesceCycles                930                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus14.rename.BlockCycles     189115773                       # Number of cycles rename is blocking
system.switch_cpus14.rename.CommittedMaps    431146503                       # Number of HB maps that are committed
system.switch_cpus14.rename.IQFullEvents     15891553                       # Number of times rename has blocked due to IQ full
system.switch_cpus14.rename.IdleCycles       36639035                       # Number of cycles rename is idle
system.switch_cpus14.rename.LQFullEvents    203606190                       # Number of times rename has blocked due to LQ full
system.switch_cpus14.rename.ROBFullEvents       148888                       # Number of times rename has blocked due to ROB full
system.switch_cpus14.rename.RenameLookups    836566848                       # Number of register rename lookups that rename has made
system.switch_cpus14.rename.RenamedInsts    514684105                       # Number of instructions processed by rename
system.switch_cpus14.rename.RenamedOperands    524959293                       # Number of destination operands rename has renamed
system.switch_cpus14.rename.RunCycles        65920853                       # Number of cycles rename is running
system.switch_cpus14.rename.SQFullEvents     45474805                       # Number of times rename has blocked due to SQ full
system.switch_cpus14.rename.SquashCycles       887259                       # Number of cycles rename is squashing
system.switch_cpus14.rename.UnblockCycles    264104729                       # Number of cycles rename is unblocking
system.switch_cpus14.rename.UndoneMaps       93812670                       # Number of HB maps that are undone due to squashing
system.switch_cpus14.rename.int_rename_lookups    635173316                       # Number of integer rename lookups
system.switch_cpus14.rename.serializeStallCycles     38332504                       # count of cycles rename stalled for serializing inst
system.switch_cpus14.rename.serializingInsts       435297                       # count of serializing insts renamed
system.switch_cpus14.rename.skidInsts       126363158                       # count of insts added to the skid buffer
system.switch_cpus14.rename.tempSerializingInsts       420962                       # count of temporary serializing insts renamed
system.switch_cpus14.rename.vec_rename_lookups     14231087                       # Number of vector rename lookups
system.switch_cpus14.rob.rob_reads         1063607108                       # The number of ROB reads
system.switch_cpus14.rob.rob_writes        1036882296                       # The number of ROB writes
system.switch_cpus14.timesIdled                    28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus14.vec_regfile_reads       11431352                       # number of vector regfile reads
system.switch_cpus14.vec_regfile_writes       5717698                       # number of vector regfile writes
system.switch_cpus15.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus15.branchPred.BTBHitPct    99.171538                       # BTB Hit Percentage
system.switch_cpus15.branchPred.BTBHits      36223166                       # Number of BTB hits
system.switch_cpus15.branchPred.BTBLookups     36525768                       # Number of BTB lookups
system.switch_cpus15.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus15.branchPred.condIncorrect       876138                       # Number of conditional branches incorrect
system.switch_cpus15.branchPred.condPredicted     75657238                       # Number of conditional branches predicted
system.switch_cpus15.branchPred.indirectHits       129398                       # Number of indirect target hits.
system.switch_cpus15.branchPred.indirectLookups       168838                       # Number of indirect predictor lookups.
system.switch_cpus15.branchPred.indirectMisses        39440                       # Number of indirect misses.
system.switch_cpus15.branchPred.lookups      84397194                       # Number of BP lookups
system.switch_cpus15.branchPred.usedRAS       4119311                       # Number of times the RAS was used to get a target.
system.switch_cpus15.branchPredindirectMispredicted           69                       # Number of mispredicted indirect branches.
system.switch_cpus15.cc_regfile_reads       131928072                       # number of cc regfile reads
system.switch_cpus15.cc_regfile_writes      131672514                       # number of cc regfile writes
system.switch_cpus15.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus15.commit.branchMispredicts       876029                       # The number of times a branch was mispredicted
system.switch_cpus15.commit.branches         66166676                       # Number of branches committed
system.switch_cpus15.commit.bw_lim_events     32135912                       # number cycles where commit BW limit reached
system.switch_cpus15.commit.commitNonSpecStalls       375991                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus15.commit.commitSquashedInsts     89121025                       # The number of squashed insts skipped by commit
system.switch_cpus15.commit.committedInsts    343521189                       # Number of instructions committed
system.switch_cpus15.commit.committedOps    420728229                       # Number of ops (including micro ops) committed
system.switch_cpus15.commit.committed_per_cycle::samples    583429726                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::mean     0.721129                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::stdev     2.032170                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::0    490231806     84.03%     84.03% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::1     24061965      4.12%     88.15% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::2     12549285      2.15%     90.30% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::3      5884367      1.01%     91.31% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::4      6121353      1.05%     92.36% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::5      6593399      1.13%     93.49% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::6      1586583      0.27%     93.76% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::7      4265056      0.73%     94.49% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::8     32135912      5.51%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::total    583429726                       # Number of insts commited each cycle
system.switch_cpus15.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus15.commit.function_calls      3005494                       # Number of function calls committed.
system.switch_cpus15.commit.int_insts       383965933                       # Number of committed integer instructions.
system.switch_cpus15.commit.loads            99261313                       # Number of loads committed
system.switch_cpus15.commit.membars            520053                       # Number of memory barriers committed
system.switch_cpus15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntAlu    237054199     56.34%     56.34% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntMult     13368129      3.18%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntDiv         1374      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemRead     99261313     23.59%     83.11% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemWrite     71043214     16.89%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::total    420728229                       # Class of committed instruction
system.switch_cpus15.commit.refs            170304527                       # Number of memory references committed
system.switch_cpus15.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus15.commit.vec_insts        16984553                       # Number of committed Vector instructions.
system.switch_cpus15.committedInsts         343521189                       # Number of Instructions Simulated
system.switch_cpus15.committedOps           420728229                       # Number of Ops (including micro ops) Simulated
system.switch_cpus15.cpi                     1.732063                       # CPI: Cycles Per Instruction
system.switch_cpus15.cpi_total               1.732063                       # CPI: Total CPI of All Threads
system.switch_cpus15.decode.BlockedCycles    491258203                       # Number of cycles decode is blocked
system.switch_cpus15.decode.BranchMispred          111                       # Number of times decode detected a branch misprediction
system.switch_cpus15.decode.BranchResolved     34610330                       # Number of times decode resolved a branch
system.switch_cpus15.decode.DecodedInsts    517548389                       # Number of instructions handled by decode
system.switch_cpus15.decode.IdleCycles       27422307                       # Number of cycles decode is idle
system.switch_cpus15.decode.RunCycles        51135277                       # Number of cycles decode is running
system.switch_cpus15.decode.SquashCycles       883318                       # Number of cycles decode is squashing
system.switch_cpus15.decode.SquashedInsts          417                       # Number of squashed instructions handled by decode
system.switch_cpus15.decode.UnblockCycles     24300319                       # Number of cycles decode is unblocking
system.switch_cpus15.dtb.accesses                   0                       # DTB accesses
system.switch_cpus15.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.hits                       0                       # DTB hits
system.switch_cpus15.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.dtb.misses                     0                       # DTB misses
system.switch_cpus15.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.fetch.Branches          84397194                       # Number of branches that fetch encountered
system.switch_cpus15.fetch.CacheLines        57728511                       # Number of cache lines fetched
system.switch_cpus15.fetch.Cycles           535657436                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus15.fetch.IcacheSquashes       110602                       # Number of outstanding Icache misses that were squashed
system.switch_cpus15.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus15.fetch.Insts            446428229                       # Number of instructions fetch has processed
system.switch_cpus15.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus15.fetch.SquashCycles       1766854                       # Number of cycles fetch has spent squashing
system.switch_cpus15.fetch.branchRate        0.141844                       # Number of branch fetches per cycle
system.switch_cpus15.fetch.icacheStallCycles     58458549                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus15.fetch.predictedBranches     40471875                       # Number of branches that fetch has predicted taken
system.switch_cpus15.fetch.rate              0.750299                       # Number of inst fetches per cycle
system.switch_cpus15.fetch.rateDist::samples    594999428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::mean     0.918933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::stdev     2.288741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::0      488809570     82.15%     82.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::1       15295617      2.57%     84.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::2       14370681      2.42%     87.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::3        6627050      1.11%     88.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::4        7337821      1.23%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::5        9682124      1.63%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::6        6094002      1.02%     92.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::7        5740043      0.96%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::8       41042520      6.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::total    594999428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.idleCycles                   751                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus15.iew.branchMispredicts       890843                       # Number of branch mispredicts detected at execute
system.switch_cpus15.iew.exec_branches       73255232                       # Number of branches executed
system.switch_cpus15.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus15.iew.exec_rate           0.846951                       # Inst execution rate
system.switch_cpus15.iew.exec_refs          215772772                       # number of memory reference insts executed
system.switch_cpus15.iew.exec_stores         79728665                       # Number of stores executed
system.switch_cpus15.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus15.iew.iewBlockCycles      23396711                       # Number of cycles IEW is blocking
system.switch_cpus15.iew.iewDispLoadInsts    119793497                       # Number of dispatched load instructions
system.switch_cpus15.iew.iewDispNonSpecInsts       418146                       # Number of dispatched non-speculative instructions
system.switch_cpus15.iew.iewDispSquashedInsts        37681                       # Number of squashed instructions skipped by dispatch
system.switch_cpus15.iew.iewDispStoreInsts     86474591                       # Number of dispatched store instructions
system.switch_cpus15.iew.iewDispatchedInsts    509143831                       # Number of instructions dispatched to IQ
system.switch_cpus15.iew.iewExecLoadInsts    136044107                       # Number of load instructions executed
system.switch_cpus15.iew.iewExecSquashedInsts       536270                       # Number of squashed instructions skipped in execute
system.switch_cpus15.iew.iewExecutedInsts    503935873                       # Number of executed instructions
system.switch_cpus15.iew.iewIQFullEvents       609224                       # Number of times the IQ has become full, causing a stall
system.switch_cpus15.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus15.iew.iewLSQFullEvents    151420615                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus15.iew.iewSquashCycles       883318                       # Number of cycles IEW is squashing
system.switch_cpus15.iew.iewUnblockCycles    152166677                       # Number of cycles IEW is unblocking
system.switch_cpus15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus15.iew.lsq.thread0.cacheBlocked        64464                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus15.iew.lsq.thread0.forwLoads      9507476                       # Number of loads that had data forwarded from stores
system.switch_cpus15.iew.lsq.thread0.ignoredResponses         1863                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.memOrderViolation        11648                       # Number of memory ordering violations
system.switch_cpus15.iew.lsq.thread0.rescheduledLoads     23179085                       # Number of loads that were rescheduled
system.switch_cpus15.iew.lsq.thread0.squashedLoads     20532165                       # Number of loads squashed
system.switch_cpus15.iew.lsq.thread0.squashedStores     15431353                       # Number of stores squashed
system.switch_cpus15.iew.memOrderViolationEvents        11648                       # Number of memory order violations
system.switch_cpus15.iew.predictedNotTakenIncorrect       625482                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus15.iew.predictedTakenIncorrect       265361                       # Number of branches that were predicted taken incorrectly
system.switch_cpus15.iew.wb_consumers       519485576                       # num instructions consuming a value
system.switch_cpus15.iew.wb_count           479499819                       # cumulative count of insts written-back
system.switch_cpus15.iew.wb_fanout           0.540816                       # average fanout of values written-back
system.switch_cpus15.iew.wb_producers       280946218                       # num instructions producing a value
system.switch_cpus15.iew.wb_rate             0.805882                       # insts written-back per cycle
system.switch_cpus15.iew.wb_sent            479643010                       # cumulative count of insts sent to commit
system.switch_cpus15.int_regfile_reads      615762385                       # number of integer regfile reads
system.switch_cpus15.int_regfile_writes     351950516                       # number of integer regfile writes
system.switch_cpus15.ipc                     0.577346                       # IPC: Instructions Per Cycle
system.switch_cpus15.ipc_total               0.577346                       # IPC: Total IPC of All Threads
system.switch_cpus15.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntAlu    273069126     54.13%     54.13% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntMult     15349833      3.04%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntDiv         1374      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemRead    136248305     27.01%     84.18% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemWrite     79803506     15.82%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::total    504472144                       # Type of FU issued
system.switch_cpus15.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus15.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus15.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus15.iq.fu_busy_cnt          10123098                       # FU busy when requested
system.switch_cpus15.iq.fu_busy_rate         0.020067                       # FU busy rate (busy events/executed inst)
system.switch_cpus15.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntAlu        529110      5.23%      5.23% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntMult        95607      0.94%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntDiv             0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatAdd            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCmp            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCvt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMult            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMultAcc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatDiv            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMisc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatSqrt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAdd            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAddAcc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAlu            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCmp            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCvt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMisc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMult            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMultAcc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShift            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShiftAcc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdDiv            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSqrt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAdd            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAlu            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCmp            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCvt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatDiv            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMisc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMult            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatSqrt            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAdd            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAlu            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceCmp            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAes            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAesMix            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash2            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash2            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma2            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma3            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdPredAlu            0      0.00%      6.17% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemRead      6106446     60.32%     66.49% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemWrite      3391935     33.51%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.int_alu_accesses    494495302                       # Number of integer alu accesses
system.switch_cpus15.iq.int_inst_queue_reads   1573928443                       # Number of integer instruction queue reads
system.switch_cpus15.iq.int_inst_queue_wakeup_accesses    462462277                       # Number of integer instruction queue wakeup accesses
system.switch_cpus15.iq.int_inst_queue_writes    572212257                       # Number of integer instruction queue writes
system.switch_cpus15.iq.iqInstsAdded        508723327                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus15.iq.iqInstsIssued       504472144                       # Number of instructions issued
system.switch_cpus15.iq.iqNonSpecInstsAdded       420504                       # Number of non-speculative instructions added to the IQ
system.switch_cpus15.iq.iqSquashedInstsExamined     88415515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus15.iq.iqSquashedInstsIssued        56012                       # Number of squashed instructions issued
system.switch_cpus15.iq.iqSquashedNonSpecRemoved        44513                       # Number of squashed non-spec instructions that were removed
system.switch_cpus15.iq.iqSquashedOperandsExamined     58696416                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus15.iq.issued_per_cycle::samples    594999428                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::mean     0.847853                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::stdev     1.710378                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::0    421079599     70.77%     70.77% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::1     58376107      9.81%     80.58% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::2     37365828      6.28%     86.86% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::3     21784136      3.66%     90.52% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::4     17778262      2.99%     93.51% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::5     16919815      2.84%     96.35% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::6      8721041      1.47%     97.82% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::7      5823516      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::8      7151124      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::total    594999428                       # Number of insts issued each cycle
system.switch_cpus15.iq.rate                 0.847852                       # Inst issue rate
system.switch_cpus15.iq.vec_alu_accesses     20099940                       # Number of vector alu accesses
system.switch_cpus15.iq.vec_inst_queue_reads     40194382                       # Number of vector instruction queue reads
system.switch_cpus15.iq.vec_inst_queue_wakeup_accesses     17037542                       # Number of vector instruction queue wakeup accesses
system.switch_cpus15.iq.vec_inst_queue_writes     25357829                       # Number of vector instruction queue writes
system.switch_cpus15.itb.accesses                   0                       # DTB accesses
system.switch_cpus15.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.hits                       0                       # DTB hits
system.switch_cpus15.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.itb.misses                     0                       # DTB misses
system.switch_cpus15.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.memDep0.conflictingLoads     17080606                       # Number of conflicting loads.
system.switch_cpus15.memDep0.conflictingStores     10892125                       # Number of conflicting stores.
system.switch_cpus15.memDep0.insertedLoads    119793497                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus15.memDep0.insertedStores     86474591                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus15.misc_regfile_reads     612169762                       # number of misc regfile reads
system.switch_cpus15.misc_regfile_writes      1498259                       # number of misc regfile writes
system.switch_cpus15.numCycles              595000179                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.quiesceCycles               1391                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus15.rename.BlockCycles     188866016                       # Number of cycles rename is blocking
system.switch_cpus15.rename.CommittedMaps    429070339                       # Number of HB maps that are committed
system.switch_cpus15.rename.IQFullEvents     15820722                       # Number of times rename has blocked due to IQ full
system.switch_cpus15.rename.IdleCycles       36451841                       # Number of cycles rename is idle
system.switch_cpus15.rename.LQFullEvents    202347525                       # Number of times rename has blocked due to LQ full
system.switch_cpus15.rename.ROBFullEvents       159515                       # Number of times rename has blocked due to ROB full
system.switch_cpus15.rename.RenameLookups    831973776                       # Number of register rename lookups that rename has made
system.switch_cpus15.rename.RenamedInsts    511927794                       # Number of instructions processed by rename
system.switch_cpus15.rename.RenamedOperands    522164691                       # Number of destination operands rename has renamed
system.switch_cpus15.rename.RunCycles        65580725                       # Number of cycles rename is running
system.switch_cpus15.rename.SQFullEvents     45740356                       # Number of times rename has blocked due to SQ full
system.switch_cpus15.rename.SquashCycles       883318                       # Number of cycles rename is squashing
system.switch_cpus15.rename.UnblockCycles    263026316                       # Number of cycles rename is unblocking
system.switch_cpus15.rename.UndoneMaps       93094255                       # Number of HB maps that are undone due to squashing
system.switch_cpus15.rename.int_rename_lookups    631710959                       # Number of integer rename lookups
system.switch_cpus15.rename.serializeStallCycles     40191208                       # count of cycles rename stalled for serializing inst
system.switch_cpus15.rename.serializingInsts       446488                       # count of serializing insts renamed
system.switch_cpus15.rename.skidInsts       125666776                       # count of insts added to the skid buffer
system.switch_cpus15.rename.tempSerializingInsts       431757                       # count of temporary serializing insts renamed
system.switch_cpus15.rename.vec_rename_lookups     14132292                       # Number of vector rename lookups
system.switch_cpus15.rob.rob_reads         1061139363                       # The number of ROB reads
system.switch_cpus15.rob.rob_writes        1031270103                       # The number of ROB writes
system.switch_cpus15.timesIdled                    31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus15.vec_regfile_reads       11358109                       # number of vector regfile reads
system.switch_cpus15.vec_regfile_writes       5681064                       # number of vector regfile writes
system.switch_cpus16.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus16.branchPred.BTBHitPct    99.113020                       # BTB Hit Percentage
system.switch_cpus16.branchPred.BTBHits      36326341                       # Number of BTB hits
system.switch_cpus16.branchPred.BTBLookups     36651432                       # Number of BTB lookups
system.switch_cpus16.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus16.branchPred.condIncorrect       879411                       # Number of conditional branches incorrect
system.switch_cpus16.branchPred.condPredicted     75865265                       # Number of conditional branches predicted
system.switch_cpus16.branchPred.indirectHits       127946                       # Number of indirect target hits.
system.switch_cpus16.branchPred.indirectLookups       172607                       # Number of indirect predictor lookups.
system.switch_cpus16.branchPred.indirectMisses        44661                       # Number of indirect misses.
system.switch_cpus16.branchPred.lookups      84629387                       # Number of BP lookups
system.switch_cpus16.branchPred.usedRAS       4131454                       # Number of times the RAS was used to get a target.
system.switch_cpus16.branchPredindirectMispredicted           68                       # Number of mispredicted indirect branches.
system.switch_cpus16.cc_regfile_reads       132271686                       # number of cc regfile reads
system.switch_cpus16.cc_regfile_writes      132017889                       # number of cc regfile writes
system.switch_cpus16.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus16.commit.branchMispredicts       879299                       # The number of times a branch was mispredicted
system.switch_cpus16.commit.branches         66312556                       # Number of branches committed
system.switch_cpus16.commit.bw_lim_events     32236247                       # number cycles where commit BW limit reached
system.switch_cpus16.commit.commitNonSpecStalls       375062                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus16.commit.commitSquashedInsts     89557073                       # The number of squashed insts skipped by commit
system.switch_cpus16.commit.committedInsts    344319663                       # Number of instructions committed
system.switch_cpus16.commit.committedOps    421711259                       # Number of ops (including micro ops) committed
system.switch_cpus16.commit.committed_per_cycle::samples    583373344                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::mean     0.722884                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::stdev     2.034650                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::0    490010185     84.00%     84.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::1     24087549      4.13%     88.12% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::2     12558051      2.15%     90.28% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::3      5883966      1.01%     91.29% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::4      6134720      1.05%     92.34% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::5      6614627      1.13%     93.47% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::6      1582274      0.27%     93.74% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::7      4265725      0.73%     94.47% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::8     32236247      5.53%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::total    583373344                       # Number of insts commited each cycle
system.switch_cpus16.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus16.commit.function_calls      3011855                       # Number of function calls committed.
system.switch_cpus16.commit.int_insts       384865572                       # Number of committed integer instructions.
system.switch_cpus16.commit.loads            99509743                       # Number of loads committed
system.switch_cpus16.commit.membars            520528                       # Number of memory barriers committed
system.switch_cpus16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntAlu    237583348     56.34%     56.34% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntMult     13404200      3.18%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntDiv         1398      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemRead     99509743     23.60%     83.11% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemWrite     71212570     16.89%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::total    421711259                       # Class of committed instruction
system.switch_cpus16.commit.refs            170722313                       # Number of memory references committed
system.switch_cpus16.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus16.commit.vec_insts        17031455                       # Number of committed Vector instructions.
system.switch_cpus16.committedInsts         344319663                       # Number of Instructions Simulated
system.switch_cpus16.committedOps           421711259                       # Number of Ops (including micro ops) Simulated
system.switch_cpus16.cpi                     1.728047                       # CPI: Cycles Per Instruction
system.switch_cpus16.cpi_total               1.728047                       # CPI: Total CPI of All Threads
system.switch_cpus16.decode.BlockedCycles    490970712                       # Number of cycles decode is blocked
system.switch_cpus16.decode.BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus16.decode.BranchResolved     34706826                       # Number of times decode resolved a branch
system.switch_cpus16.decode.DecodedInsts    518991490                       # Number of instructions handled by decode
system.switch_cpus16.decode.IdleCycles       27503703                       # Number of cycles decode is idle
system.switch_cpus16.decode.RunCycles        51242987                       # Number of cycles decode is running
system.switch_cpus16.decode.SquashCycles       886651                       # Number of cycles decode is squashing
system.switch_cpus16.decode.SquashedInsts          418                       # Number of squashed instructions handled by decode
system.switch_cpus16.decode.UnblockCycles     24395751                       # Number of cycles decode is unblocking
system.switch_cpus16.dtb.accesses                   0                       # DTB accesses
system.switch_cpus16.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.hits                       0                       # DTB hits
system.switch_cpus16.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.dtb.misses                     0                       # DTB misses
system.switch_cpus16.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus16.dtb.read_misses                0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus16.dtb.write_misses               0                       # DTB write misses
system.switch_cpus16.fetch.Branches          84629387                       # Number of branches that fetch encountered
system.switch_cpus16.fetch.CacheLines        57889854                       # Number of cache lines fetched
system.switch_cpus16.fetch.Cycles           535490444                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus16.fetch.IcacheSquashes       111157                       # Number of outstanding Icache misses that were squashed
system.switch_cpus16.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.switch_cpus16.fetch.Insts            447716434                       # Number of instructions fetch has processed
system.switch_cpus16.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus16.fetch.SquashCycles       1773526                       # Number of cycles fetch has spent squashing
system.switch_cpus16.fetch.branchRate        0.142234                       # Number of branch fetches per cycle
system.switch_cpus16.fetch.icacheStallCycles     58622568                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus16.fetch.predictedBranches     40585741                       # Number of branches that fetch has predicted taken
system.switch_cpus16.fetch.rate              0.752464                       # Number of inst fetches per cycle
system.switch_cpus16.fetch.rateDist::samples    594999807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::mean     0.921580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::stdev     2.291506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::0      488497007     82.10%     82.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::1       15350565      2.58%     84.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::2       14413124      2.42%     87.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::3        6646061      1.12%     88.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::4        7354566      1.24%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::5        9700552      1.63%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::6        6123437      1.03%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::7        5752938      0.97%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::8       41161557      6.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::total    594999807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.idleCycles                   712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus16.iew.branchMispredicts       894396                       # Number of branch mispredicts detected at execute
system.switch_cpus16.iew.exec_branches       73442918                       # Number of branches executed
system.switch_cpus16.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus16.iew.exec_rate           0.849298                       # Inst execution rate
system.switch_cpus16.iew.exec_refs          216399211                       # number of memory reference insts executed
system.switch_cpus16.iew.exec_stores         79944298                       # Number of stores executed
system.switch_cpus16.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus16.iew.iewBlockCycles      23488591                       # Number of cycles IEW is blocking
system.switch_cpus16.iew.iewDispLoadInsts    120145588                       # Number of dispatched load instructions
system.switch_cpus16.iew.iewDispNonSpecInsts       417504                       # Number of dispatched non-speculative instructions
system.switch_cpus16.iew.iewDispSquashedInsts        38970                       # Number of squashed instructions skipped by dispatch
system.switch_cpus16.iew.iewDispStoreInsts     86727413                       # Number of dispatched store instructions
system.switch_cpus16.iew.iewDispatchedInsts    510561823                       # Number of instructions dispatched to IQ
system.switch_cpus16.iew.iewExecLoadInsts    136454913                       # Number of load instructions executed
system.switch_cpus16.iew.iewExecSquashedInsts       540702                       # Number of squashed instructions skipped in execute
system.switch_cpus16.iew.iewExecutedInsts    505332817                       # Number of executed instructions
system.switch_cpus16.iew.iewIQFullEvents       611979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus16.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus16.iew.iewLSQFullEvents    152131578                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus16.iew.iewSquashCycles       886651                       # Number of cycles IEW is squashing
system.switch_cpus16.iew.iewUnblockCycles    152882619                       # Number of cycles IEW is unblocking
system.switch_cpus16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus16.iew.lsq.thread0.cacheBlocked        60246                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus16.iew.lsq.thread0.forwLoads      9531777                       # Number of loads that had data forwarded from stores
system.switch_cpus16.iew.lsq.thread0.ignoredResponses         1697                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.memOrderViolation        11769                       # Number of memory ordering violations
system.switch_cpus16.iew.lsq.thread0.rescheduledLoads     23274683                       # Number of loads that were rescheduled
system.switch_cpus16.iew.lsq.thread0.squashedLoads     20635812                       # Number of loads squashed
system.switch_cpus16.iew.lsq.thread0.squashedStores     15514819                       # Number of stores squashed
system.switch_cpus16.iew.memOrderViolationEvents        11769                       # Number of memory order violations
system.switch_cpus16.iew.predictedNotTakenIncorrect       627742                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus16.iew.predictedTakenIncorrect       266654                       # Number of branches that were predicted taken incorrectly
system.switch_cpus16.iew.wb_consumers       520906793                       # num instructions consuming a value
system.switch_cpus16.iew.wb_count           480808475                       # cumulative count of insts written-back
system.switch_cpus16.iew.wb_fanout           0.540837                       # average fanout of values written-back
system.switch_cpus16.iew.wb_producers       281725745                       # num instructions producing a value
system.switch_cpus16.iew.wb_rate             0.808081                       # insts written-back per cycle
system.switch_cpus16.iew.wb_sent            480951878                       # cumulative count of insts sent to commit
system.switch_cpus16.int_regfile_reads      617480044                       # number of integer regfile reads
system.switch_cpus16.int_regfile_writes     352927471                       # number of integer regfile writes
system.switch_cpus16.ipc                     0.578688                       # IPC: Instructions Per Cycle
system.switch_cpus16.ipc_total               0.578688                       # IPC: Total IPC of All Threads
system.switch_cpus16.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntAlu    273794189     54.12%     54.12% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntMult     15396809      3.04%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntDiv         1398      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemRead    136660620     27.01%     84.18% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemWrite     80020503     15.82%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::total    505873519                       # Type of FU issued
system.switch_cpus16.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus16.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus16.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus16.iq.fu_busy_cnt          10142697                       # FU busy when requested
system.switch_cpus16.iq.fu_busy_rate         0.020050                       # FU busy rate (busy events/executed inst)
system.switch_cpus16.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntAlu        526042      5.19%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntMult        94971      0.94%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntDiv             0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatAdd            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCmp            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCvt            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMult            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMultAcc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatDiv            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMisc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatSqrt            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAdd            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAddAcc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAlu            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCmp            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCvt            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMisc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMult            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMultAcc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShift            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShiftAcc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdDiv            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSqrt            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAdd            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAlu            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCmp            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCvt            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatDiv            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMisc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMult            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatSqrt            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAdd            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAlu            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceCmp            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAes            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAesMix            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash2            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash2            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma2            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma3            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdPredAlu            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemRead      6122043     60.36%     66.48% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemWrite      3399641     33.52%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.int_alu_accesses    495857918                       # Number of integer alu accesses
system.switch_cpus16.iq.int_inst_queue_reads   1576635808                       # Number of integer instruction queue reads
system.switch_cpus16.iq.int_inst_queue_wakeup_accesses    463723719                       # Number of integer instruction queue wakeup accesses
system.switch_cpus16.iq.int_inst_queue_writes    573972862                       # Number of integer instruction queue writes
system.switch_cpus16.iq.iqInstsAdded        510141856                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus16.iq.iqInstsIssued       505873519                       # Number of instructions issued
system.switch_cpus16.iq.iqNonSpecInstsAdded       419967                       # Number of non-speculative instructions added to the IQ
system.switch_cpus16.iq.iqSquashedInstsExamined     88850425                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus16.iq.iqSquashedInstsIssued        57226                       # Number of squashed instructions issued
system.switch_cpus16.iq.iqSquashedNonSpecRemoved        44905                       # Number of squashed non-spec instructions that were removed
system.switch_cpus16.iq.iqSquashedOperandsExamined     58931657                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus16.iq.issued_per_cycle::samples    594999807                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::mean     0.850208                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::stdev     1.711980                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::0    420561044     70.68%     70.68% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::1     58550473      9.84%     80.52% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::2     37510202      6.30%     86.83% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::3     21846588      3.67%     90.50% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::4     17805042      2.99%     93.49% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::5     16992556      2.86%     96.35% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::6      8731605      1.47%     97.81% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::7      5828076      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::8      7174221      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::total    594999807                       # Number of insts issued each cycle
system.switch_cpus16.iq.rate                 0.850207                       # Inst issue rate
system.switch_cpus16.iq.vec_alu_accesses     20158298                       # Number of vector alu accesses
system.switch_cpus16.iq.vec_inst_queue_reads     40310960                       # Number of vector instruction queue reads
system.switch_cpus16.iq.vec_inst_queue_wakeup_accesses     17084756                       # Number of vector instruction queue wakeup accesses
system.switch_cpus16.iq.vec_inst_queue_writes     25450267                       # Number of vector instruction queue writes
system.switch_cpus16.itb.accesses                   0                       # DTB accesses
system.switch_cpus16.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.hits                       0                       # DTB hits
system.switch_cpus16.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.itb.misses                     0                       # DTB misses
system.switch_cpus16.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.itb.read_hits                  0                       # DTB read hits
system.switch_cpus16.itb.read_misses                0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.itb.write_hits                 0                       # DTB write hits
system.switch_cpus16.itb.write_misses               0                       # DTB write misses
system.switch_cpus16.memDep0.conflictingLoads     17098563                       # Number of conflicting loads.
system.switch_cpus16.memDep0.conflictingStores     10884674                       # Number of conflicting stores.
system.switch_cpus16.memDep0.insertedLoads    120145588                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus16.memDep0.insertedStores     86727413                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus16.misc_regfile_reads     613897910                       # number of misc regfile reads
system.switch_cpus16.misc_regfile_writes      1494425                       # number of misc regfile writes
system.switch_cpus16.numCycles              595000519                       # number of cpu cycles simulated
system.switch_cpus16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus16.quiesceCycles               1051                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus16.rename.BlockCycles     189833120                       # Number of cycles rename is blocking
system.switch_cpus16.rename.CommittedMaps    430071291                       # Number of HB maps that are committed
system.switch_cpus16.rename.IQFullEvents     15903712                       # Number of times rename has blocked due to IQ full
system.switch_cpus16.rename.IdleCycles       36561599                       # Number of cycles rename is idle
system.switch_cpus16.rename.LQFullEvents    203486244                       # Number of times rename has blocked due to LQ full
system.switch_cpus16.rename.ROBFullEvents       153966                       # Number of times rename has blocked due to ROB full
system.switch_cpus16.rename.RenameLookups    834315990                       # Number of register rename lookups that rename has made
system.switch_cpus16.rename.RenamedInsts    513349847                       # Number of instructions processed by rename
system.switch_cpus16.rename.RenamedOperands    523606068                       # Number of destination operands rename has renamed
system.switch_cpus16.rename.RunCycles        65752444                       # Number of cycles rename is running
system.switch_cpus16.rename.SQFullEvents     44497327                       # Number of times rename has blocked due to SQ full
system.switch_cpus16.rename.SquashCycles       886651                       # Number of cycles rename is squashing
system.switch_cpus16.rename.UnblockCycles    262957797                       # Number of cycles rename is unblocking
system.switch_cpus16.rename.UndoneMaps       93534636                       # Number of HB maps that are undone due to squashing
system.switch_cpus16.rename.int_rename_lookups    633487643                       # Number of integer rename lookups
system.switch_cpus16.rename.serializeStallCycles     39008193                       # count of cycles rename stalled for serializing inst
system.switch_cpus16.rename.serializingInsts       445559                       # count of serializing insts renamed
system.switch_cpus16.rename.skidInsts       126037011                       # count of insts added to the skid buffer
system.switch_cpus16.rename.tempSerializingInsts       431127                       # count of temporary serializing insts renamed
system.switch_cpus16.rename.vec_rename_lookups     14179079                       # Number of vector rename lookups
system.switch_cpus16.rob.rob_reads         1062402016                       # The number of ROB reads
system.switch_cpus16.rob.rob_writes        1034165124                       # The number of ROB writes
system.switch_cpus16.timesIdled                    35                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus16.vec_regfile_reads       11389578                       # number of vector regfile reads
system.switch_cpus16.vec_regfile_writes       5696843                       # number of vector regfile writes
system.switch_cpus17.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus17.branchPred.BTBHitPct    37.616342                       # BTB Hit Percentage
system.switch_cpus17.branchPred.BTBHits     164109875                       # Number of BTB hits
system.switch_cpus17.branchPred.BTBLookups    436272812                       # Number of BTB lookups
system.switch_cpus17.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus17.branchPred.condIncorrect      2869516                       # Number of conditional branches incorrect
system.switch_cpus17.branchPred.condPredicted    373484828                       # Number of conditional branches predicted
system.switch_cpus17.branchPred.indirectHits     21106216                       # Number of indirect target hits.
system.switch_cpus17.branchPred.indirectLookups     21115042                       # Number of indirect predictor lookups.
system.switch_cpus17.branchPred.indirectMisses         8826                       # Number of indirect misses.
system.switch_cpus17.branchPred.lookups     480606292                       # Number of BP lookups
system.switch_cpus17.branchPred.usedRAS      30779839                       # Number of times the RAS was used to get a target.
system.switch_cpus17.branchPredindirectMispredicted          120                       # Number of mispredicted indirect branches.
system.switch_cpus17.cc_regfile_reads       753193293                       # number of cc regfile reads
system.switch_cpus17.cc_regfile_writes      730807844                       # number of cc regfile writes
system.switch_cpus17.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus17.commit.branchMispredicts      2867973                       # The number of times a branch was mispredicted
system.switch_cpus17.commit.branches        458145944                       # Number of branches committed
system.switch_cpus17.commit.bw_lim_events    186281775                       # number cycles where commit BW limit reached
system.switch_cpus17.commit.commitNonSpecStalls     28245902                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus17.commit.commitSquashedInsts    157476708                       # The number of squashed insts skipped by commit
system.switch_cpus17.commit.committedInsts   2656773362                       # Number of instructions committed
system.switch_cpus17.commit.committedOps   3025388787                       # Number of ops (including micro ops) committed
system.switch_cpus17.commit.committed_per_cycle::samples   2527645852                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::mean     1.196920                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::stdev     2.333395                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::0   1644536895     65.06%     65.06% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::1    376878588     14.91%     79.97% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::2    115185267      4.56%     84.53% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::3     69581672      2.75%     87.28% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::4     43496537      1.72%     89.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::5     32720991      1.29%     90.30% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::6     31199543      1.23%     91.53% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::7     27764584      1.10%     92.63% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::8    186281775      7.37%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::total   2527645852                       # Number of insts commited each cycle
system.switch_cpus17.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus17.commit.function_calls     28353102                       # Number of function calls committed.
system.switch_cpus17.commit.int_insts      2512119343                       # Number of committed integer instructions.
system.switch_cpus17.commit.loads           594827934                       # Number of loads committed
system.switch_cpus17.commit.membars          34522104                       # Number of memory barriers committed
system.switch_cpus17.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntAlu   1660381940     54.88%     54.88% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntMult     56642701      1.87%     56.75% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatAdd     52189981      1.73%     58.48% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCmp     34522649      1.14%     59.62% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCvt     14207141      0.47%     60.09% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMult     47075987      1.56%     61.65% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMultAcc     56652114      1.87%     63.52% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatDiv      7927294      0.26%     63.78% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMisc     49149132      1.62%     65.40% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatSqrt            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAdd            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAddAcc            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAlu      3138280      0.10%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemRead    594827934     19.66%     85.17% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemWrite    448673634     14.83%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::total   3025388787                       # Class of committed instruction
system.switch_cpus17.commit.refs           1043501568                       # Number of memory references committed
system.switch_cpus17.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus17.commit.vec_insts       466080550                       # Number of committed Vector instructions.
system.switch_cpus17.committedInsts        2656773362                       # Number of Instructions Simulated
system.switch_cpus17.committedOps          3025388787                       # Number of Ops (including micro ops) Simulated
system.switch_cpus17.cpi                     0.959200                       # CPI: Cycles Per Instruction
system.switch_cpus17.cpi_total               0.959200                       # CPI: Total CPI of All Threads
system.switch_cpus17.decode.BlockedCycles   1939785888                       # Number of cycles decode is blocked
system.switch_cpus17.decode.BranchMispred         1566                       # Number of times decode detected a branch misprediction
system.switch_cpus17.decode.BranchResolved    162911082                       # Number of times decode resolved a branch
system.switch_cpus17.decode.DecodedInsts   3210663133                       # Number of instructions handled by decode
system.switch_cpus17.decode.IdleCycles      142898121                       # Number of cycles decode is idle
system.switch_cpus17.decode.RunCycles       353442369                       # Number of cycles decode is running
system.switch_cpus17.decode.SquashCycles      2914865                       # Number of cycles decode is squashing
system.switch_cpus17.decode.SquashedInsts         4687                       # Number of squashed instructions handled by decode
system.switch_cpus17.decode.UnblockCycles    109331412                       # Number of cycles decode is unblocking
system.switch_cpus17.dtb.accesses                   0                       # DTB accesses
system.switch_cpus17.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.hits                       0                       # DTB hits
system.switch_cpus17.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.dtb.misses                     0                       # DTB misses
system.switch_cpus17.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus17.dtb.read_misses                0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus17.dtb.write_misses               0                       # DTB write misses
system.switch_cpus17.fetch.Branches         480606292                       # Number of branches that fetch encountered
system.switch_cpus17.fetch.CacheLines       341714792                       # Number of cache lines fetched
system.switch_cpus17.fetch.Cycles          2201574888                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus17.fetch.IcacheSquashes       641500                       # Number of outstanding Icache misses that were squashed
system.switch_cpus17.fetch.IcacheWaitRetryStallCycles          133                       # Number of stall cycles due to full MSHR
system.switch_cpus17.fetch.Insts           2856812027                       # Number of instructions fetch has processed
system.switch_cpus17.fetch.MiscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus17.fetch.SquashCycles       5832816                       # Number of cycles fetch has spent squashing
system.switch_cpus17.fetch.branchRate        0.188593                       # Number of branch fetches per cycle
system.switch_cpus17.fetch.icacheStallCycles    343881221                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus17.fetch.predictedBranches    215995930                       # Number of branches that fetch has predicted taken
system.switch_cpus17.fetch.rate              1.121032                       # Number of inst fetches per cycle
system.switch_cpus17.fetch.rateDist::samples   2548372656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::mean     1.273134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::stdev     2.646701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::0     1945139966     76.33%     76.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::1       83203110      3.26%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::2       55645508      2.18%     81.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::3       52879366      2.08%     83.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::4       51837153      2.03%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::5       30689061      1.20%     87.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::6       34541981      1.36%     88.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::7       32251123      1.27%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::8      262185388     10.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::total   2548372656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.idleCycles                  3370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus17.iew.branchMispredicts      3933559                       # Number of branch mispredicts detected at execute
system.switch_cpus17.iew.exec_branches      470491898                       # Number of branches executed
system.switch_cpus17.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus17.iew.exec_rate           1.242299                       # Inst execution rate
system.switch_cpus17.iew.exec_refs         1125448628                       # number of memory reference insts executed
system.switch_cpus17.iew.exec_stores        455103376                       # Number of stores executed
system.switch_cpus17.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus17.iew.iewBlockCycles     198128062                       # Number of cycles IEW is blocking
system.switch_cpus17.iew.iewDispLoadInsts    622245088                       # Number of dispatched load instructions
system.switch_cpus17.iew.iewDispNonSpecInsts     28346386                       # Number of dispatched non-speculative instructions
system.switch_cpus17.iew.iewDispSquashedInsts        14344                       # Number of squashed instructions skipped by dispatch
system.switch_cpus17.iew.iewDispStoreInsts    460251580                       # Number of dispatched store instructions
system.switch_cpus17.iew.iewDispatchedInsts   3182528565                       # Number of instructions dispatched to IQ
system.switch_cpus17.iew.iewExecLoadInsts    670345252                       # Number of load instructions executed
system.switch_cpus17.iew.iewExecSquashedInsts      5525117                       # Number of squashed instructions skipped in execute
system.switch_cpus17.iew.iewExecutedInsts   3165844935                       # Number of executed instructions
system.switch_cpus17.iew.iewIQFullEvents      1828792                       # Number of times the IQ has become full, causing a stall
system.switch_cpus17.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus17.iew.iewLSQFullEvents    112030012                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus17.iew.iewSquashCycles      2914865                       # Number of cycles IEW is squashing
system.switch_cpus17.iew.iewUnblockCycles    114317248                       # Number of cycles IEW is unblocking
system.switch_cpus17.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus17.iew.lsq.thread0.cacheBlocked         1137                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus17.iew.lsq.thread0.forwLoads     46860228                       # Number of loads that had data forwarded from stores
system.switch_cpus17.iew.lsq.thread0.ignoredResponses         1797                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus17.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.memOrderViolation        75683                       # Number of memory ordering violations
system.switch_cpus17.iew.lsq.thread0.rescheduledLoads     51267185                       # Number of loads that were rescheduled
system.switch_cpus17.iew.lsq.thread0.squashedLoads     27417152                       # Number of loads squashed
system.switch_cpus17.iew.lsq.thread0.squashedStores     11577944                       # Number of stores squashed
system.switch_cpus17.iew.memOrderViolationEvents        75683                       # Number of memory order violations
system.switch_cpus17.iew.predictedNotTakenIncorrect      1630942                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus17.iew.predictedTakenIncorrect      2302617                       # Number of branches that were predicted taken incorrectly
system.switch_cpus17.iew.wb_consumers      3074378107                       # num instructions consuming a value
system.switch_cpus17.iew.wb_count          3113052203                       # cumulative count of insts written-back
system.switch_cpus17.iew.wb_fanout           0.602672                       # average fanout of values written-back
system.switch_cpus17.iew.wb_producers      1852841454                       # num instructions producing a value
system.switch_cpus17.iew.wb_rate             1.221583                       # insts written-back per cycle
system.switch_cpus17.iew.wb_sent           3113599976                       # cumulative count of insts sent to commit
system.switch_cpus17.int_regfile_reads     3231497429                       # number of integer regfile reads
system.switch_cpus17.int_regfile_writes    1935818285                       # number of integer regfile writes
system.switch_cpus17.ipc                     1.042536                       # IPC: Instructions Per Cycle
system.switch_cpus17.ipc_total               1.042536                       # IPC: Total IPC of All Threads
system.switch_cpus17.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntAlu   1703071488     53.70%     53.70% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntMult     56672668      1.79%     55.49% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntDiv            0      0.00%     55.49% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatAdd     55352885      1.75%     57.23% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCmp     34523633      1.09%     58.32% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCvt     15507432      0.49%     58.81% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMult     48599845      1.53%     60.34% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMultAcc     56652132      1.79%     62.13% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatDiv      9489338      0.30%     62.43% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMisc     60781991      1.92%     64.35% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatSqrt            0      0.00%     64.35% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAdd            0      0.00%     64.35% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAddAcc            0      0.00%     64.35% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAlu      3138280      0.10%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCvt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMisc            3      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMult            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShift            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMult            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAes            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAesMix            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdPredAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemRead    670716364     21.15%     85.59% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemWrite    456863929     14.41%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::total   3171370052                       # Type of FU issued
system.switch_cpus17.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus17.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus17.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus17.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus17.iq.fu_busy_cnt          78718499                       # FU busy when requested
system.switch_cpus17.iq.fu_busy_rate         0.024822                       # FU busy rate (busy events/executed inst)
system.switch_cpus17.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntAlu       4577613      5.82%      5.82% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntMult        10679      0.01%      5.83% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntDiv             0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatAdd            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCmp            0      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCvt          108      0.00%      5.83% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMult      6091873      7.74%     13.57% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMultAcc      4039724      5.13%     18.70% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatDiv            1      0.00%     18.70% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMisc      1550163      1.97%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatSqrt            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAdd            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAddAcc            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAlu            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCmp            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCvt            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMisc            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMult            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMultAcc            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShift            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShiftAcc            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdDiv            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSqrt            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAdd            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAlu            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCmp            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCvt            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatDiv            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMisc            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMult            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatSqrt            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAdd            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAlu            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceCmp            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAes            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAesMix            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash2            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash2            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma2            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma3            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdPredAlu            0      0.00%     20.67% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemRead     31752002     40.34%     61.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemWrite     30696336     39.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.int_alu_accesses   2675032294                       # Number of integer alu accesses
system.switch_cpus17.iq.int_inst_queue_reads   7843453585                       # Number of integer instruction queue reads
system.switch_cpus17.iq.int_inst_queue_wakeup_accesses   2609282270                       # Number of integer instruction queue wakeup accesses
system.switch_cpus17.iq.int_inst_queue_writes   2684672129                       # Number of integer instruction queue writes
system.switch_cpus17.iq.iqInstsAdded       3154182176                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus17.iq.iqInstsIssued      3171370052                       # Number of instructions issued
system.switch_cpus17.iq.iqNonSpecInstsAdded     28346389                       # Number of non-speculative instructions added to the IQ
system.switch_cpus17.iq.iqSquashedInstsExamined    157139769                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus17.iq.iqSquashedInstsIssued        24147                       # Number of squashed instructions issued
system.switch_cpus17.iq.iqSquashedNonSpecRemoved       100486                       # Number of squashed non-spec instructions that were removed
system.switch_cpus17.iq.iqSquashedOperandsExamined    301550780                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus17.iq.issued_per_cycle::samples   2548372656                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::mean     1.244469                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::stdev     1.948798                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::0   1465620737     57.51%     57.51% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::1    364153327     14.29%     71.80% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::2    210546676      8.26%     80.06% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::3    144565954      5.67%     85.74% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::4    128318421      5.04%     90.77% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::5     82008167      3.22%     93.99% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::6     77220639      3.03%     97.02% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::7     41722722      1.64%     98.66% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::8     34216013      1.34%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::total   2548372656                       # Number of insts issued each cycle
system.switch_cpus17.iq.rate                 1.244467                       # Inst issue rate
system.switch_cpus17.iq.vec_alu_accesses    575056193                       # Number of vector alu accesses
system.switch_cpus17.iq.vec_inst_queue_reads   1126401821                       # Number of vector instruction queue reads
system.switch_cpus17.iq.vec_inst_queue_wakeup_accesses    503769933                       # Number of vector instruction queue wakeup accesses
system.switch_cpus17.iq.vec_inst_queue_writes    655071524                       # Number of vector instruction queue writes
system.switch_cpus17.itb.accesses                   0                       # DTB accesses
system.switch_cpus17.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.hits                       0                       # DTB hits
system.switch_cpus17.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.itb.misses                     0                       # DTB misses
system.switch_cpus17.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.itb.read_hits                  0                       # DTB read hits
system.switch_cpus17.itb.read_misses                0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.itb.write_hits                 0                       # DTB write hits
system.switch_cpus17.itb.write_misses               0                       # DTB write misses
system.switch_cpus17.memDep0.conflictingLoads     42878085                       # Number of conflicting loads.
system.switch_cpus17.memDep0.conflictingStores     50643989                       # Number of conflicting stores.
system.switch_cpus17.memDep0.insertedLoads    622245088                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus17.memDep0.insertedStores    460251580                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus17.misc_regfile_reads    5016111840                       # number of misc regfile reads
system.switch_cpus17.misc_regfile_writes    325558014                       # number of misc regfile writes
system.switch_cpus17.numCycles             2548376026                       # number of cpu cycles simulated
system.switch_cpus17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus17.rename.BlockCycles     345807599                       # Number of cycles rename is blocking
system.switch_cpus17.rename.CommittedMaps   3230490573                       # Number of HB maps that are committed
system.switch_cpus17.rename.IQFullEvents     40320888                       # Number of times rename has blocked due to IQ full
system.switch_cpus17.rename.IdleCycles      198601106                       # Number of cycles rename is idle
system.switch_cpus17.rename.LQFullEvents    104128546                       # Number of times rename has blocked due to LQ full
system.switch_cpus17.rename.ROBFullEvents        90172                       # Number of times rename has blocked due to ROB full
system.switch_cpus17.rename.RenameLookups   6099685210                       # Number of register rename lookups that rename has made
system.switch_cpus17.rename.RenamedInsts   3192754300                       # Number of instructions processed by rename
system.switch_cpus17.rename.RenamedOperands   3440264835                       # Number of destination operands rename has renamed
system.switch_cpus17.rename.RunCycles       405548762                       # Number of cycles rename is running
system.switch_cpus17.rename.SQFullEvents     53946184                       # Number of times rename has blocked due to SQ full
system.switch_cpus17.rename.SquashCycles      2914865                       # Number of cycles rename is squashing
system.switch_cpus17.rename.UnblockCycles    269232298                       # Number of cycles rename is unblocking
system.switch_cpus17.rename.UndoneMaps      209774251                       # Number of HB maps that are undone due to squashing
system.switch_cpus17.rename.int_rename_lookups   3208801101                       # Number of integer rename lookups
system.switch_cpus17.rename.serializeStallCycles   1326268024                       # count of cycles rename stalled for serializing inst
system.switch_cpus17.rename.serializingInsts     38623157                       # count of serializing insts renamed
system.switch_cpus17.rename.skidInsts       616689941                       # count of insts added to the skid buffer
system.switch_cpus17.rename.tempSerializingInsts     28346399                       # count of temporary serializing insts renamed
system.switch_cpus17.rename.vec_rename_lookups    721221948                       # Number of vector rename lookups
system.switch_cpus17.rob.rob_reads         5524227089                       # The number of ROB reads
system.switch_cpus17.rob.rob_writes        6386463114                       # The number of ROB writes
system.switch_cpus17.timesIdled                    15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus17.vec_regfile_reads      596047565                       # number of vector regfile reads
system.switch_cpus17.vec_regfile_writes     375777359                       # number of vector regfile writes
system.switch_cpus18.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus18.branchPred.BTBHitPct    77.178249                       # BTB Hit Percentage
system.switch_cpus18.branchPred.BTBHits     163096754                       # Number of BTB hits
system.switch_cpus18.branchPred.BTBLookups    211324766                       # Number of BTB lookups
system.switch_cpus18.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus18.branchPred.condIncorrect      3259730                       # Number of conditional branches incorrect
system.switch_cpus18.branchPred.condPredicted    428370789                       # Number of conditional branches predicted
system.switch_cpus18.branchPred.indirectHits     24517985                       # Number of indirect target hits.
system.switch_cpus18.branchPred.indirectLookups     24524585                       # Number of indirect predictor lookups.
system.switch_cpus18.branchPred.indirectMisses         6600                       # Number of indirect misses.
system.switch_cpus18.branchPred.lookups     541438334                       # Number of BP lookups
system.switch_cpus18.branchPred.usedRAS      32116202                       # Number of times the RAS was used to get a target.
system.switch_cpus18.branchPredindirectMispredicted          127                       # Number of mispredicted indirect branches.
system.switch_cpus18.cc_regfile_reads       805358091                       # number of cc regfile reads
system.switch_cpus18.cc_regfile_writes      779216583                       # number of cc regfile writes
system.switch_cpus18.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus18.commit.branchMispredicts      3258478                       # The number of times a branch was mispredicted
system.switch_cpus18.commit.branches        517191329                       # Number of branches committed
system.switch_cpus18.commit.bw_lim_events    179519706                       # number cycles where commit BW limit reached
system.switch_cpus18.commit.commitNonSpecStalls     32826609                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus18.commit.commitSquashedInsts    165489046                       # The number of squashed insts skipped by commit
system.switch_cpus18.commit.committedInsts   2621283499                       # Number of instructions committed
system.switch_cpus18.commit.committedOps   2976131974                       # Number of ops (including micro ops) committed
system.switch_cpus18.commit.committed_per_cycle::samples   2526587648                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::mean     1.177925                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::stdev     2.321454                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::0   1672296283     66.19%     66.19% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::1    356342625     14.10%     80.29% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::2    100439731      3.98%     84.27% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::3     71598880      2.83%     87.10% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::4     57181306      2.26%     89.36% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::5     25976554      1.03%     90.39% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::6     33280336      1.32%     91.71% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::7     29952227      1.19%     92.89% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::8    179519706      7.11%    100.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus18.commit.committed_per_cycle::total   2526587648                       # Number of insts commited each cycle
system.switch_cpus18.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus18.commit.function_calls     29304408                       # Number of function calls committed.
system.switch_cpus18.commit.int_insts      2405757699                       # Number of committed integer instructions.
system.switch_cpus18.commit.loads           588500053                       # Number of loads committed
system.switch_cpus18.commit.membars          36473390                       # Number of memory barriers committed
system.switch_cpus18.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntAlu   1669315563     56.09%     56.09% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntMult     10980434      0.37%     56.46% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatAdd     60658250      2.04%     58.50% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatCmp     40121492      1.35%     59.85% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatCvt     16512418      0.55%     60.40% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMult     54710675      1.84%     62.24% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMultAcc     65841332      2.21%     64.45% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatDiv      9213769      0.31%     64.76% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMisc     57124182      1.92%     66.68% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAlu      3647227      0.12%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::MemRead    588500053     19.77%     86.58% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::MemWrite    399506579     13.42%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus18.commit.op_class_0::total   2976131974                       # Class of committed instruction
system.switch_cpus18.commit.refs            988006632                       # Number of memory references committed
system.switch_cpus18.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus18.commit.vec_insts       464632581                       # Number of committed Vector instructions.
system.switch_cpus18.committedInsts        2621283499                       # Number of Instructions Simulated
system.switch_cpus18.committedOps          2976131974                       # Number of Ops (including micro ops) Simulated
system.switch_cpus18.cpi                     0.972186                       # CPI: Cycles Per Instruction
system.switch_cpus18.cpi_total               0.972186                       # CPI: Total CPI of All Threads
system.switch_cpus18.decode.BlockedCycles   1924569022                       # Number of cycles decode is blocked
system.switch_cpus18.decode.BranchMispred         1268                       # Number of times decode detected a branch misprediction
system.switch_cpus18.decode.BranchResolved    162029761                       # Number of times decode resolved a branch
system.switch_cpus18.decode.DecodedInsts   3172208214                       # Number of instructions handled by decode
system.switch_cpus18.decode.IdleCycles      154745559                       # Number of cycles decode is idle
system.switch_cpus18.decode.RunCycles       373014749                       # Number of cycles decode is running
system.switch_cpus18.decode.SquashCycles      3271728                       # Number of cycles decode is squashing
system.switch_cpus18.decode.SquashedInsts         3842                       # Number of squashed instructions handled by decode
system.switch_cpus18.decode.UnblockCycles     92773140                       # Number of cycles decode is unblocking
system.switch_cpus18.dtb.accesses                   0                       # DTB accesses
system.switch_cpus18.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.hits                       0                       # DTB hits
system.switch_cpus18.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.dtb.misses                     0                       # DTB misses
system.switch_cpus18.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus18.dtb.read_misses                0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus18.dtb.write_misses               0                       # DTB write misses
system.switch_cpus18.fetch.Branches         541438334                       # Number of branches that fetch encountered
system.switch_cpus18.fetch.CacheLines       345914625                       # Number of cache lines fetched
system.switch_cpus18.fetch.Cycles          2196831410                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus18.fetch.IcacheSquashes       799884                       # Number of outstanding Icache misses that were squashed
system.switch_cpus18.fetch.Insts           2831710532                       # Number of instructions fetch has processed
system.switch_cpus18.fetch.SquashCycles       6545960                       # Number of cycles fetch has spent squashing
system.switch_cpus18.fetch.branchRate        0.212464                       # Number of branch fetches per cycle
system.switch_cpus18.fetch.icacheStallCycles    348269815                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus18.fetch.predictedBranches    219730941                       # Number of branches that fetch has predicted taken
system.switch_cpus18.fetch.rate              1.111182                       # Number of inst fetches per cycle
system.switch_cpus18.fetch.rateDist::samples   2548374205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::mean     1.256862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::stdev     2.615635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::0     1951379869     76.57%     76.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::1       73121426      2.87%     79.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::2       52366479      2.05%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::3       59739858      2.34%     83.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::4       63563087      2.49%     86.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::5       28069009      1.10%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::6       39895344      1.57%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::7       30001906      1.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::8      250237227      9.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.fetch.rateDist::total   2548374205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus18.idleCycles                  1821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus18.iew.branchMispredicts      4493765                       # Number of branch mispredicts detected at execute
system.switch_cpus18.iew.exec_branches      530223772                       # Number of branches executed
system.switch_cpus18.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus18.iew.exec_rate           1.214029                       # Inst execution rate
system.switch_cpus18.iew.exec_refs         1044636230                       # number of memory reference insts executed
system.switch_cpus18.iew.exec_stores        405979104                       # Number of stores executed
system.switch_cpus18.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus18.iew.iewBlockCycles      18557114                       # Number of cycles IEW is blocking
system.switch_cpus18.iew.iewDispLoadInsts    614773976                       # Number of dispatched load instructions
system.switch_cpus18.iew.iewDispNonSpecInsts     32942798                       # Number of dispatched non-speculative instructions
system.switch_cpus18.iew.iewDispSquashedInsts        38584                       # Number of squashed instructions skipped by dispatch
system.switch_cpus18.iew.iewDispStoreInsts    409148408                       # Number of dispatched store instructions
system.switch_cpus18.iew.iewDispatchedInsts   3141597671                       # Number of instructions dispatched to IQ
system.switch_cpus18.iew.iewExecLoadInsts    638657126                       # Number of load instructions executed
system.switch_cpus18.iew.iewExecSquashedInsts      6513995                       # Number of squashed instructions skipped in execute
system.switch_cpus18.iew.iewExecutedInsts   3093802229                       # Number of executed instructions
system.switch_cpus18.iew.iewIQFullEvents          173                       # Number of times the IQ has become full, causing a stall
system.switch_cpus18.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus18.iew.iewLSQFullEvents     64049957                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus18.iew.iewSquashCycles      3271728                       # Number of cycles IEW is squashing
system.switch_cpus18.iew.iewUnblockCycles     64049396                       # Number of cycles IEW is unblocking
system.switch_cpus18.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus18.iew.lsq.thread0.cacheBlocked          394                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus18.iew.lsq.thread0.forwLoads     14854287                       # Number of loads that had data forwarded from stores
system.switch_cpus18.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus18.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus18.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus18.iew.lsq.thread0.memOrderViolation        17905                       # Number of memory ordering violations
system.switch_cpus18.iew.lsq.thread0.rescheduledLoads     25972431                       # Number of loads that were rescheduled
system.switch_cpus18.iew.lsq.thread0.squashedLoads     26273916                       # Number of loads squashed
system.switch_cpus18.iew.lsq.thread0.squashedStores      9641829                       # Number of stores squashed
system.switch_cpus18.iew.memOrderViolationEvents        17905                       # Number of memory order violations
system.switch_cpus18.iew.predictedNotTakenIncorrect      1901372                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus18.iew.predictedTakenIncorrect      2592393                       # Number of branches that were predicted taken incorrectly
system.switch_cpus18.iew.wb_consumers      3069228395                       # num instructions consuming a value
system.switch_cpus18.iew.wb_count          3066397591                       # cumulative count of insts written-back
system.switch_cpus18.iew.wb_fanout           0.590085                       # average fanout of values written-back
system.switch_cpus18.iew.wb_producers      1811106283                       # num instructions producing a value
system.switch_cpus18.iew.wb_rate             1.203275                       # insts written-back per cycle
system.switch_cpus18.iew.wb_sent           3066877848                       # cumulative count of insts sent to commit
system.switch_cpus18.int_regfile_reads     2945506413                       # number of integer regfile reads
system.switch_cpus18.int_regfile_writes    1841110559                       # number of integer regfile writes
system.switch_cpus18.ipc                     1.028609                       # IPC: Instructions Per Cycle
system.switch_cpus18.ipc_total               1.028609                       # IPC: Total IPC of All Threads
system.switch_cpus18.iq.FU_type_0::No_OpClass          247      0.00%      0.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntAlu   1712030234     55.22%     55.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntMult     10980969      0.35%     55.58% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IntDiv            0      0.00%     55.58% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatAdd     64334932      2.08%     57.65% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatCmp     40122652      1.29%     58.94% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatCvt     18023117      0.58%     59.53% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMult     56482883      1.82%     61.35% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMultAcc     65841355      2.12%     63.47% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatDiv     11029922      0.36%     63.83% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMisc     70652246      2.28%     66.11% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatSqrt            0      0.00%     66.11% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAdd            0      0.00%     66.11% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAddAcc            0      0.00%     66.11% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAlu      3647227      0.12%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMisc            6      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShift            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAes            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdAesMix            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::SimdPredAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::MemRead    639059789     20.61%     86.84% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::MemWrite    408110652     13.16%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus18.iq.FU_type_0::total   3100316231                       # Type of FU issued
system.switch_cpus18.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus18.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus18.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus18.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus18.iq.fu_busy_cnt          60592916                       # FU busy when requested
system.switch_cpus18.iq.fu_busy_rate         0.019544                       # FU busy rate (busy events/executed inst)
system.switch_cpus18.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntAlu       4069952      6.72%      6.72% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntMult           41      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IntDiv             0      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatAdd            0      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatCmp            0      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatCvt          138      0.00%      6.72% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMult      7753168     12.80%     19.51% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMultAcc      4694582      7.75%     27.26% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatDiv           16      0.00%     27.26% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMisc      1802713      2.98%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatSqrt            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAdd            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAddAcc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAlu            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdCmp            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdCvt            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMisc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMult            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdMultAcc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShift            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShiftAcc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdDiv            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSqrt            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatAdd            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatAlu            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatCmp            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatCvt            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatDiv            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMisc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMult            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatSqrt            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceAdd            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceAlu            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdReduceCmp            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAes            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdAesMix            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha1Hash            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha1Hash2            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha256Hash            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdSha256Hash2            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShaSigma2            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdShaSigma3            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::SimdPredAlu            0      0.00%     30.24% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::MemRead     17691929     29.20%     59.43% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::MemWrite     24580377     40.57%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus18.iq.int_alu_accesses   2606844042                       # Number of integer alu accesses
system.switch_cpus18.iq.int_inst_queue_reads   7723085700                       # Number of integer instruction queue reads
system.switch_cpus18.iq.int_inst_queue_wakeup_accesses   2559415540                       # Number of integer instruction queue wakeup accesses
system.switch_cpus18.iq.int_inst_queue_writes   2633695248                       # Number of integer instruction queue writes
system.switch_cpus18.iq.iqInstsAdded       3108654872                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus18.iq.iqInstsIssued      3100316231                       # Number of instructions issued
system.switch_cpus18.iq.iqNonSpecInstsAdded     32942799                       # Number of non-speculative instructions added to the IQ
system.switch_cpus18.iq.iqSquashedInstsExamined    165465681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus18.iq.iqSquashedInstsIssued         2787                       # Number of squashed instructions issued
system.switch_cpus18.iq.iqSquashedNonSpecRemoved       116190                       # Number of squashed non-spec instructions that were removed
system.switch_cpus18.iq.iqSquashedOperandsExamined    332804168                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus18.iq.issued_per_cycle::samples   2548374205                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::mean     1.216586                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::stdev     1.981037                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::0   1529216818     60.01%     60.01% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::1    330552968     12.97%     72.98% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::2    190353233      7.47%     80.45% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::3    127562857      5.01%     85.45% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::4    131511652      5.16%     90.61% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::5     76179464      2.99%     93.60% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::6     80347306      3.15%     96.76% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::7     43858794      1.72%     98.48% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::8     38791113      1.52%    100.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus18.iq.issued_per_cycle::total   2548374205                       # Number of insts issued each cycle
system.switch_cpus18.iq.rate                 1.216585                       # Inst issue rate
system.switch_cpus18.iq.vec_alu_accesses    554064858                       # Number of vector alu accesses
system.switch_cpus18.iq.vec_inst_queue_reads   1086516663                       # Number of vector instruction queue reads
system.switch_cpus18.iq.vec_inst_queue_wakeup_accesses    506982051                       # Number of vector instruction queue wakeup accesses
system.switch_cpus18.iq.vec_inst_queue_writes    673385738                       # Number of vector instruction queue writes
system.switch_cpus18.itb.accesses                   0                       # DTB accesses
system.switch_cpus18.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.hits                       0                       # DTB hits
system.switch_cpus18.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus18.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus18.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus18.itb.misses                     0                       # DTB misses
system.switch_cpus18.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus18.itb.read_hits                  0                       # DTB read hits
system.switch_cpus18.itb.read_misses                0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus18.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus18.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus18.itb.write_hits                 0                       # DTB write hits
system.switch_cpus18.itb.write_misses               0                       # DTB write misses
system.switch_cpus18.memDep0.conflictingLoads     15048495                       # Number of conflicting loads.
system.switch_cpus18.memDep0.conflictingStores     21883865                       # Number of conflicting stores.
system.switch_cpus18.memDep0.insertedLoads    614773976                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus18.memDep0.insertedStores    409148408                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus18.misc_regfile_reads    4722558893                       # number of misc regfile reads
system.switch_cpus18.misc_regfile_writes    378363486                       # number of misc regfile writes
system.switch_cpus18.numCycles             2548376026                       # number of cpu cycles simulated
system.switch_cpus18.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus18.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus18.rename.BlockCycles      90074981                       # Number of cycles rename is blocking
system.switch_cpus18.rename.CommittedMaps   3262765956                       # Number of HB maps that are committed
system.switch_cpus18.rename.IQFullEvents     21462795                       # Number of times rename has blocked due to IQ full
system.switch_cpus18.rename.IdleCycles      205144323                       # Number of cycles rename is idle
system.switch_cpus18.rename.LQFullEvents    227618678                       # Number of times rename has blocked due to LQ full
system.switch_cpus18.rename.ROBFullEvents       161076                       # Number of times rename has blocked due to ROB full
system.switch_cpus18.rename.RenameLookups   6014198623                       # Number of register rename lookups that rename has made
system.switch_cpus18.rename.RenamedInsts   3152667236                       # Number of instructions processed by rename
system.switch_cpus18.rename.RenamedOperands   3489219063                       # Number of destination operands rename has renamed
system.switch_cpus18.rename.RunCycles       415280419                       # Number of cycles rename is running
system.switch_cpus18.rename.SQFullEvents       107716                       # Number of times rename has blocked due to SQ full
system.switch_cpus18.rename.SquashCycles      3271728                       # Number of cycles rename is squashing
system.switch_cpus18.rename.UnblockCycles    324759341                       # Number of cycles rename is unblocking
system.switch_cpus18.rename.UndoneMaps      226453058                       # Number of HB maps that are undone due to squashing
system.switch_cpus18.rename.int_rename_lookups   2946522933                       # Number of integer rename lookups
system.switch_cpus18.rename.serializeStallCycles   1509843406                       # count of cycles rename stalled for serializing inst
system.switch_cpus18.rename.serializingInsts     44994230                       # count of serializing insts renamed
system.switch_cpus18.rename.skidInsts       529223787                       # count of insts added to the skid buffer
system.switch_cpus18.rename.tempSerializingInsts     32942801                       # count of temporary serializing insts renamed
system.switch_cpus18.rename.vec_rename_lookups    782376736                       # Number of vector rename lookups
system.switch_cpus18.rob.rob_reads         5488686063                       # The number of ROB reads
system.switch_cpus18.rob.rob_writes        6305029089                       # The number of ROB writes
system.switch_cpus18.timesIdled                     7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus18.vec_regfile_reads      640458619                       # number of vector regfile reads
system.switch_cpus18.vec_regfile_writes     410499084                       # number of vector regfile writes
system.switch_cpus19.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus19.branchPred.BTBHitPct    90.763209                       # BTB Hit Percentage
system.switch_cpus19.branchPred.BTBHits     207605513                       # Number of BTB hits
system.switch_cpus19.branchPred.BTBLookups    228733113                       # Number of BTB lookups
system.switch_cpus19.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus19.branchPred.condIncorrect      2342678                       # Number of conditional branches incorrect
system.switch_cpus19.branchPred.condPredicted    395106715                       # Number of conditional branches predicted
system.switch_cpus19.branchPred.indirectHits     16902964                       # Number of indirect target hits.
system.switch_cpus19.branchPred.indirectLookups     17135200                       # Number of indirect predictor lookups.
system.switch_cpus19.branchPred.indirectMisses       232236                       # Number of indirect misses.
system.switch_cpus19.branchPred.lookups     524875321                       # Number of BP lookups
system.switch_cpus19.branchPred.usedRAS      46672719                       # Number of times the RAS was used to get a target.
system.switch_cpus19.branchPredindirectMispredicted          385                       # Number of mispredicted indirect branches.
system.switch_cpus19.cc_regfile_reads       893509782                       # number of cc regfile reads
system.switch_cpus19.cc_regfile_writes      875873892                       # number of cc regfile writes
system.switch_cpus19.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus19.commit.branchMispredicts      2264790                       # The number of times a branch was mispredicted
system.switch_cpus19.commit.branches        506538129                       # Number of branches committed
system.switch_cpus19.commit.bw_lim_events    185571703                       # number cycles where commit BW limit reached
system.switch_cpus19.commit.commitNonSpecStalls     22255212                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus19.commit.commitSquashedInsts    118895000                       # The number of squashed insts skipped by commit
system.switch_cpus19.commit.committedInsts   2712781814                       # Number of instructions committed
system.switch_cpus19.commit.committedOps   3141937440                       # Number of ops (including micro ops) committed
system.switch_cpus19.commit.committed_per_cycle::samples   2532902856                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::mean     1.240449                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::stdev     2.368441                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::0   1685436539     66.54%     66.54% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::1    263046728     10.39%     76.93% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::2    169528299      6.69%     83.62% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::3     56316831      2.22%     85.84% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::4     78293900      3.09%     88.93% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::5     27741063      1.10%     90.03% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::6     34345469      1.36%     91.39% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::7     32622324      1.29%     92.67% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::8    185571703      7.33%    100.00% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus19.commit.committed_per_cycle::total   2532902856                       # Number of insts commited each cycle
system.switch_cpus19.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus19.commit.function_calls     44593969                       # Number of function calls committed.
system.switch_cpus19.commit.int_insts      2636472398                       # Number of committed integer instructions.
system.switch_cpus19.commit.loads           589473751                       # Number of loads committed
system.switch_cpus19.commit.membars          24727598                       # Number of memory barriers committed
system.switch_cpus19.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IntAlu   1812569132     57.69%     57.69% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IntMult     93906592      2.99%     60.68% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatAdd     41123232      1.31%     61.99% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatCmp     27200898      0.87%     62.85% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatCvt     11194602      0.36%     63.21% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMult     37091819      1.18%     64.39% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMultAcc     44637679      1.42%     65.81% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatDiv      6246428      0.20%     66.01% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMisc     38727274      1.23%     67.24% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAlu      2472688      0.08%     67.32% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdMisc       154542      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShift            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAes            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::MemRead    589473751     18.76%     86.09% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::MemWrite    437138803     13.91%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus19.commit.op_class_0::total   3141937440                       # Class of committed instruction
system.switch_cpus19.commit.refs           1026612554                       # Number of memory references committed
system.switch_cpus19.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus19.commit.vec_insts       367781645                       # Number of committed Vector instructions.
system.switch_cpus19.committedInsts        2712781814                       # Number of Instructions Simulated
system.switch_cpus19.committedOps          3141937440                       # Number of Ops (including micro ops) Simulated
system.switch_cpus19.cpi                     0.939396                       # CPI: Cycles Per Instruction
system.switch_cpus19.cpi_total               0.939396                       # CPI: Total CPI of All Threads
system.switch_cpus19.decode.BlockedCycles   1690103951                       # Number of cycles decode is blocked
system.switch_cpus19.decode.BranchMispred        77905                       # Number of times decode detected a branch misprediction
system.switch_cpus19.decode.BranchResolved    206954133                       # Number of times decode resolved a branch
system.switch_cpus19.decode.DecodedInsts   3283628622                       # Number of instructions handled by decode
system.switch_cpus19.decode.IdleCycles      289136111                       # Number of cycles decode is idle
system.switch_cpus19.decode.RunCycles       493411395                       # Number of cycles decode is running
system.switch_cpus19.decode.SquashCycles      2309211                       # Number of cycles decode is squashing
system.switch_cpus19.decode.SquashedInsts       309216                       # Number of squashed instructions handled by decode
system.switch_cpus19.decode.UnblockCycles     73410063                       # Number of cycles decode is unblocking
system.switch_cpus19.dtb.accesses                   0                       # DTB accesses
system.switch_cpus19.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus19.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.dtb.hits                       0                       # DTB hits
system.switch_cpus19.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus19.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus19.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus19.dtb.misses                     0                       # DTB misses
system.switch_cpus19.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus19.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus19.dtb.read_misses                0                       # DTB read misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus19.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus19.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus19.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus19.dtb.write_misses               0                       # DTB write misses
system.switch_cpus19.fetch.Branches         524875321                       # Number of branches that fetch encountered
system.switch_cpus19.fetch.CacheLines       437206323                       # Number of cache lines fetched
system.switch_cpus19.fetch.Cycles          2107046451                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus19.fetch.IcacheSquashes       539819                       # Number of outstanding Icache misses that were squashed
system.switch_cpus19.fetch.IcacheWaitRetryStallCycles          136                       # Number of stall cycles due to full MSHR
system.switch_cpus19.fetch.Insts           2867217135                       # Number of instructions fetch has processed
system.switch_cpus19.fetch.MiscStallCycles           36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus19.fetch.SquashCycles       4774198                       # Number of cycles fetch has spent squashing
system.switch_cpus19.fetch.branchRate        0.205965                       # Number of branch fetches per cycle
system.switch_cpus19.fetch.icacheStallCycles    438937011                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus19.fetch.predictedBranches    271181196                       # Number of branches that fetch has predicted taken
system.switch_cpus19.fetch.rate              1.125115                       # Number of inst fetches per cycle
system.switch_cpus19.fetch.rateDist::samples   2548370733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::mean     1.298655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::stdev     2.569367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::0     1879406742     73.75%     73.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::1       81781459      3.21%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::2       95355379      3.74%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::3       58342655      2.29%     82.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::4       96240018      3.78%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::5       44712692      1.75%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::6       27979414      1.10%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::7       30884851      1.21%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::8      233667523      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.fetch.rateDist::total   2548370733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus19.idleCycles                  5293                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus19.iew.branchMispredicts      2673172                       # Number of branch mispredicts detected at execute
system.switch_cpus19.iew.exec_branches      515304492                       # Number of branches executed
system.switch_cpus19.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus19.iew.exec_rate           1.272497                       # Inst execution rate
system.switch_cpus19.iew.exec_refs         1085076928                       # number of memory reference insts executed
system.switch_cpus19.iew.exec_stores        441433788                       # Number of stores executed
system.switch_cpus19.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus19.iew.iewBlockCycles      25772160                       # Number of cycles IEW is blocking
system.switch_cpus19.iew.iewDispLoadInsts    608410317                       # Number of dispatched load instructions
system.switch_cpus19.iew.iewDispNonSpecInsts     22334751                       # Number of dispatched non-speculative instructions
system.switch_cpus19.iew.iewDispSquashedInsts        21991                       # Number of squashed instructions skipped by dispatch
system.switch_cpus19.iew.iewDispStoreInsts    444863730                       # Number of dispatched store instructions
system.switch_cpus19.iew.iewDispatchedInsts   3260808700                       # Number of instructions dispatched to IQ
system.switch_cpus19.iew.iewExecLoadInsts    643643140                       # Number of load instructions executed
system.switch_cpus19.iew.iewExecSquashedInsts      3668881                       # Number of squashed instructions skipped in execute
system.switch_cpus19.iew.iewExecutedInsts   3242801267                       # Number of executed instructions
system.switch_cpus19.iew.iewIQFullEvents       898650                       # Number of times the IQ has become full, causing a stall
system.switch_cpus19.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus19.iew.iewLSQFullEvents     20821208                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus19.iew.iewSquashCycles      2309211                       # Number of cycles IEW is squashing
system.switch_cpus19.iew.iewUnblockCycles     21759441                       # Number of cycles IEW is unblocking
system.switch_cpus19.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus19.iew.lsq.thread0.cacheBlocked         1685                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus19.iew.lsq.thread0.forwLoads     66330047                       # Number of loads that had data forwarded from stores
system.switch_cpus19.iew.lsq.thread0.ignoredResponses         1790                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus19.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus19.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus19.iew.lsq.thread0.memOrderViolation        70974                       # Number of memory ordering violations
system.switch_cpus19.iew.lsq.thread0.rescheduledLoads     37033963                       # Number of loads that were rescheduled
system.switch_cpus19.iew.lsq.thread0.squashedLoads     18936566                       # Number of loads squashed
system.switch_cpus19.iew.lsq.thread0.squashedStores      7724927                       # Number of stores squashed
system.switch_cpus19.iew.memOrderViolationEvents        70974                       # Number of memory order violations
system.switch_cpus19.iew.predictedNotTakenIncorrect      1261757                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus19.iew.predictedTakenIncorrect      1411415                       # Number of branches that were predicted taken incorrectly
system.switch_cpus19.iew.wb_consumers      3129816374                       # num instructions consuming a value
system.switch_cpus19.iew.wb_count          3204170481                       # cumulative count of insts written-back
system.switch_cpus19.iew.wb_fanout           0.600083                       # average fanout of values written-back
system.switch_cpus19.iew.wb_producers      1878148888                       # num instructions producing a value
system.switch_cpus19.iew.wb_rate             1.257338                       # insts written-back per cycle
system.switch_cpus19.iew.wb_sent           3204788713                       # cumulative count of insts sent to commit
system.switch_cpus19.int_regfile_reads     3527566504                       # number of integer regfile reads
system.switch_cpus19.int_regfile_writes    2084012098                       # number of integer regfile writes
system.switch_cpus19.ipc                     1.064514                       # IPC: Instructions Per Cycle
system.switch_cpus19.ipc_total               1.064514                       # IPC: Total IPC of All Threads
system.switch_cpus19.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IntAlu   1842281655     56.75%     56.75% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IntMult     93935493      2.89%     59.64% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IntDiv            0      0.00%     59.64% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatAdd     43616063      1.34%     60.98% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatCmp     27201824      0.84%     61.82% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatCvt     11786524      0.36%     62.19% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMult     38292071      1.18%     63.36% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMultAcc     44637693      1.37%     64.74% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatDiv      7477361      0.23%     64.97% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMisc     47893945      1.48%     66.45% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatSqrt            0      0.00%     66.45% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAdd            0      0.00%     66.45% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAddAcc            0      0.00%     66.45% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAlu      2472688      0.08%     66.52% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdCmp            0      0.00%     66.52% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdCvt            0      0.00%     66.52% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdMisc       154545      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShift            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatMult            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAes            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdAesMix            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::SimdPredAlu            0      0.00%     66.53% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::MemRead    643811752     19.83%     86.36% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::MemWrite    442908535     13.64%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus19.iq.FU_type_0::total   3246470149                       # Type of FU issued
system.switch_cpus19.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus19.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus19.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus19.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus19.iq.fu_busy_cnt          78067877                       # FU busy when requested
system.switch_cpus19.iq.fu_busy_rate         0.024047                       # FU busy rate (busy events/executed inst)
system.switch_cpus19.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IntAlu       6224800      7.97%      7.97% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IntMult      4910167      6.29%     14.26% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IntDiv             0      0.00%     14.26% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatAdd            0      0.00%     14.26% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatCmp            0      0.00%     14.26% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatCvt          100      0.00%     14.26% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMult      4573612      5.86%     20.12% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMultAcc      2882305      3.69%     23.81% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatDiv            8      0.00%     23.81% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMisc      1222205      1.57%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAddAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdCvt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdMisc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdMult            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdMultAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShift            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShiftAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdDiv            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatCvt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatDiv            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatMisc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatMult            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatSqrt            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdReduceAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdReduceAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdReduceCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAes            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdAesMix            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha1Hash            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha1Hash2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha256Hash            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdSha256Hash2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShaSigma2            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdShaSigma3            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::SimdPredAlu            0      0.00%     25.38% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::MemRead     28954457     37.09%     62.47% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::MemWrite     29300223     37.53%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus19.iq.int_alu_accesses   2868220553                       # Number of integer alu accesses
system.switch_cpus19.iq.int_inst_queue_reads   8230372898                       # Number of integer instruction queue reads
system.switch_cpus19.iq.int_inst_queue_wakeup_accesses   2807583128                       # Number of integer instruction queue wakeup accesses
system.switch_cpus19.iq.int_inst_queue_writes   2867842585                       # Number of integer instruction queue writes
system.switch_cpus19.iq.iqInstsAdded       3238473948                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus19.iq.iqInstsIssued      3246470149                       # Number of instructions issued
system.switch_cpus19.iq.iqNonSpecInstsAdded     22334752                       # Number of non-speculative instructions added to the IQ
system.switch_cpus19.iq.iqSquashedInstsExamined    118871237                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus19.iq.iqSquashedInstsIssued        15408                       # Number of squashed instructions issued
system.switch_cpus19.iq.iqSquashedNonSpecRemoved        79540                       # Number of squashed non-spec instructions that were removed
system.switch_cpus19.iq.iqSquashedOperandsExamined    239605222                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus19.iq.issued_per_cycle::samples   2548370733                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::mean     1.273940                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::stdev     1.922128                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::0   1426831134     55.99%     55.99% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::1    349822315     13.73%     69.72% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::2    244252699      9.58%     79.30% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::3    165276175      6.49%     85.79% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::4    142320293      5.58%     91.37% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::5     82685860      3.24%     94.62% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::6     65258764      2.56%     97.18% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::7     37337089      1.47%     98.64% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::8     34586404      1.36%    100.00% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus19.iq.issued_per_cycle::total   2548370733                       # Number of insts issued each cycle
system.switch_cpus19.iq.rate                 1.273937                       # Inst issue rate
system.switch_cpus19.iq.vec_alu_accesses    456317473                       # Number of vector alu accesses
system.switch_cpus19.iq.vec_inst_queue_reads    889021417                       # Number of vector instruction queue reads
system.switch_cpus19.iq.vec_inst_queue_wakeup_accesses    396587353                       # Number of vector instruction queue wakeup accesses
system.switch_cpus19.iq.vec_inst_queue_writes    511908030                       # Number of vector instruction queue writes
system.switch_cpus19.itb.accesses                   0                       # DTB accesses
system.switch_cpus19.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus19.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.itb.hits                       0                       # DTB hits
system.switch_cpus19.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus19.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus19.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus19.itb.misses                     0                       # DTB misses
system.switch_cpus19.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus19.itb.read_hits                  0                       # DTB read hits
system.switch_cpus19.itb.read_misses                0                       # DTB read misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus19.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus19.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus19.itb.write_hits                 0                       # DTB write hits
system.switch_cpus19.itb.write_misses               0                       # DTB write misses
system.switch_cpus19.memDep0.conflictingLoads     30859602                       # Number of conflicting loads.
system.switch_cpus19.memDep0.conflictingStores     18673398                       # Number of conflicting stores.
system.switch_cpus19.memDep0.insertedLoads    608410317                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus19.memDep0.insertedStores    444863730                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus19.misc_regfile_reads    4574627675                       # number of misc regfile reads
system.switch_cpus19.misc_regfile_writes    256514907                       # number of misc regfile writes
system.switch_cpus19.numCycles             2548376026                       # number of cpu cycles simulated
system.switch_cpus19.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus19.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus19.rename.BlockCycles      56334652                       # Number of cycles rename is blocking
system.switch_cpus19.rename.CommittedMaps   3412019095                       # Number of HB maps that are committed
system.switch_cpus19.rename.IQFullEvents     25390384                       # Number of times rename has blocked due to IQ full
system.switch_cpus19.rename.IdleCycles      325776676                       # Number of cycles rename is idle
system.switch_cpus19.rename.LQFullEvents    194381468                       # Number of times rename has blocked due to LQ full
system.switch_cpus19.rename.ROBFullEvents       122782                       # Number of times rename has blocked due to ROB full
system.switch_cpus19.rename.RenameLookups   6090111667                       # Number of register rename lookups that rename has made
system.switch_cpus19.rename.RenamedInsts   3269335747                       # Number of instructions processed by rename
system.switch_cpus19.rename.RenamedOperands   3573464904                       # Number of destination operands rename has renamed
system.switch_cpus19.rename.RunCycles       529523373                       # Number of cycles rename is running
system.switch_cpus19.rename.SQFullEvents    298791607                       # Number of times rename has blocked due to SQ full
system.switch_cpus19.rename.SquashCycles      2309211                       # Number of cycles rename is squashing
system.switch_cpus19.rename.UnblockCycles    570407615                       # Number of cycles rename is unblocking
system.switch_cpus19.rename.UndoneMaps      161445777                       # Number of HB maps that are undone due to squashing
system.switch_cpus19.rename.int_rename_lookups   3515626622                       # Number of integer rename lookups
system.switch_cpus19.rename.serializeStallCycles   1064019204                       # count of cycles rename stalled for serializing inst
system.switch_cpus19.rename.serializingInsts     30432546                       # count of serializing insts renamed
system.switch_cpus19.rename.skidInsts       387777516                       # count of insts added to the skid buffer
system.switch_cpus19.rename.tempSerializingInsts     22334893                       # count of temporary serializing insts renamed
system.switch_cpus19.rename.vec_rename_lookups    566887539                       # Number of vector rename lookups
system.switch_cpus19.rob.rob_reads         5608161630                       # The number of ROB reads
system.switch_cpus19.rob.rob_writes        6537136662                       # The number of ROB writes
system.switch_cpus19.timesIdled                    22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus19.vec_regfile_reads      469619796                       # number of vector regfile reads
system.switch_cpus19.vec_regfile_writes     296039492                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests         1141                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1053999                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     28514525                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3582785                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     56854700                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4636784                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          126070574                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate           12                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     35258392                       # Transaction distribution
system.membus.trans_dist::CleanEvict        118739566                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           689186                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         447827                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          846029                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         5217                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp         5217                       # Transaction distribution
system.membus.trans_dist::ReadExReq          29358150                       # Transaction distribution
system.membus.trans_dist::ReadExResp         29358150                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            924                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     126069676                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           159                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      9404709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      9557979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     18962688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls1.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::total          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls0.port     11615593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls1.port     15781342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::total     27396935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls0.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls1.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::total          132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls0.port     11609166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls1.port     15780941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total     27390107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::total          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls0.port     13005321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls1.port     14322328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total     27327649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls1.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::total          118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls0.port     13019939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls1.port     14345034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total     27364973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls0.port     13005788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls1.port     14328111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total     27333899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls0.port     11600707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls1.port     15779621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total     27380328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::total          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls0.port     11481302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls1.port     15881788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total     27363090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls0.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls1.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::total          130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls0.port     11447642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls1.port     15862736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total     27310378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::total          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls0.port     12891480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls1.port     14464601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total     27356081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls0.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::total          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls0.port     13014227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls1.port     14352118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total     27366345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls0.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls1.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::total          128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls0.port     13003158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls1.port     14330000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total     27333158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls0.port     11582306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls1.port     15763777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total     27346083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::total          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls0.port     11473320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls1.port     15905694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total     27379014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::total          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls0.port     11478595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls1.port     15907327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total     27385922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::total          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls0.port     12871292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls1.port     14451784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total     27323076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls0.port     13037071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls1.port     14367698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::total     27404769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              456726343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    601893504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    603761152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1205654656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls1.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::total         7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls0.port    553931520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls1.port    823902336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::total   1377833856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls0.port         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls1.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::total         8448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls0.port    554013184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls1.port    823699584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total   1377712768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::total         7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls0.port    671111040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls1.port    703025280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total   1374136320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::total         7552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls0.port    672283136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls1.port    704551680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total   1376834816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls0.port    671100032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls1.port    703511424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total   1374611456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total         6784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls0.port    553493376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls1.port    823636992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total   1377130368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::total         7296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls0.port    542255872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls1.port    833567360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total   1375823232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls0.port         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::total         8320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls0.port    540573824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls1.port    832214016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total   1372787840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::total         7296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls0.port    660502144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls1.port    715524352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total   1376026496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls0.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::total         6656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls0.port    671389312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls1.port    704487680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total   1375876992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls0.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls1.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::total         8192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls0.port    671126912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls1.port    703467264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total   1374594176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::total         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls0.port    552446592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls1.port    822994944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total   1375441536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::total         7296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls0.port    541760768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls1.port    834681216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total   1376441984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::total         7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls0.port    542192512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls1.port    834976512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total   1377169024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::total         7296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls0.port    659408128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls1.port    715054720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total   1374462848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::total         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls0.port    672875776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls1.port    705669248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::total   1378545024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             23221201664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                         10122736                       # Total snoops (count)
system.membus.snoopTraffic                 1187418496                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         156880442                       # Request fanout histogram
system.membus.snoop_fanout::mean             4.079747                       # Request fanout histogram
system.membus.snoop_fanout::stdev            5.264689                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                67720177     43.17%     43.17% # Request fanout histogram
system.membus.snoop_fanout::1                16513682     10.53%     53.69% # Request fanout histogram
system.membus.snoop_fanout::2                 9579869      6.11%     59.80% # Request fanout histogram
system.membus.snoop_fanout::3                 6494405      4.14%     63.94% # Request fanout histogram
system.membus.snoop_fanout::4                 4642476      2.96%     66.90% # Request fanout histogram
system.membus.snoop_fanout::5                 3726331      2.38%     69.27% # Request fanout histogram
system.membus.snoop_fanout::6                 3426371      2.18%     71.46% # Request fanout histogram
system.membus.snoop_fanout::7                 3487663      2.22%     73.68% # Request fanout histogram
system.membus.snoop_fanout::8                 3763025      2.40%     76.08% # Request fanout histogram
system.membus.snoop_fanout::9                 4103954      2.62%     78.70% # Request fanout histogram
system.membus.snoop_fanout::10                4375609      2.79%     81.48% # Request fanout histogram
system.membus.snoop_fanout::11                4481249      2.86%     84.34% # Request fanout histogram
system.membus.snoop_fanout::12                4519752      2.88%     87.22% # Request fanout histogram
system.membus.snoop_fanout::13                4995618      3.18%     90.41% # Request fanout histogram
system.membus.snoop_fanout::14                6405430      4.08%     94.49% # Request fanout histogram
system.membus.snoop_fanout::15                6706393      4.27%     98.76% # Request fanout histogram
system.membus.snoop_fanout::16                1086096      0.69%     99.46% # Request fanout histogram
system.membus.snoop_fanout::17                 235309      0.15%     99.61% # Request fanout histogram
system.membus.snoop_fanout::18                 240874      0.15%     99.76% # Request fanout histogram
system.membus.snoop_fanout::19                 186560      0.12%     99.88% # Request fanout histogram
system.membus.snoop_fanout::20                 112146      0.07%     99.95% # Request fanout histogram
system.membus.snoop_fanout::21                  52184      0.03%     99.98% # Request fanout histogram
system.membus.snoop_fanout::22                  18770      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::23                   5205      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::24                   1131      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::25                    142      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::26                     18      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::27                      2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::28                      1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              28                       # Request fanout histogram
system.membus.snoop_fanout::total           156880442                       # Request fanout histogram
system.membus.respLayer19.occupancy       87702969939                       # Layer occupancy (ticks)
system.membus.respLayer19.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer18.occupancy            520134                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer62.occupancy            512270                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer11.occupancy       87672537896                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer10.occupancy            548222                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer15.occupancy       87790961983                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer14.occupancy            558090                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer35.occupancy       87776694377                       # Layer occupancy (ticks)
system.membus.respLayer35.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer34.occupancy            537106                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer31.occupancy       87642665676                       # Layer occupancy (ticks)
system.membus.respLayer31.utilization             8.2                       # Layer utilization (%)
system.membus.respLayer30.occupancy            614710                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer55.occupancy       87877423245                       # Layer occupancy (ticks)
system.membus.respLayer55.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer54.occupancy            547451                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer50.occupancy            539150                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer39.occupancy       87797868856                       # Layer occupancy (ticks)
system.membus.respLayer39.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer38.occupancy            496202                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer63.occupancy       87917849800                       # Layer occupancy (ticks)
system.membus.respLayer63.utilization             8.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        335964272128                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy        367360272783                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              34.6                       # Layer utilization (%)
system.membus.respLayer51.occupancy       87847824900                       # Layer occupancy (ticks)
system.membus.respLayer51.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer59.occupancy       87673318803                       # Layer occupancy (ticks)
system.membus.respLayer59.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer26.occupancy            540402                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer27.occupancy       87793277265                       # Layer occupancy (ticks)
system.membus.respLayer27.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer22.occupancy            500645                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer23.occupancy       87852568623                       # Layer occupancy (ticks)
system.membus.respLayer23.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer42.occupancy            608226                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer58.occupancy            540235                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer43.occupancy       87712727216                       # Layer occupancy (ticks)
system.membus.respLayer43.utilization             8.3                       # Layer utilization (%)
system.membus.respLayer7.occupancy        87864055282                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.3                       # Layer utilization (%)
system.membus.respLayer6.occupancy             628794                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        61076165425                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy        87900412838                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy             545790                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer46.occupancy            508494                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer47.occupancy       87734428990                       # Layer occupancy (ticks)
system.membus.respLayer47.utilization             8.3                       # Layer utilization (%)
system.cpu14.numPwrStateTransitions                28                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   166317.615385                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  220806.183852                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value         7020                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value       576799                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total            13                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  937325034445                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      2162129                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::OFF 1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst    334330403                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::.switch_cpus14.inst     58016941                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      392347344                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst    334330403                       # number of overall hits
system.cpu14.icache.overall_hits::.switch_cpus14.inst     58016941                       # number of overall hits
system.cpu14.icache.overall_hits::total     392347344                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst          184                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::.switch_cpus14.inst           65                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          249                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst          184                       # number of overall misses
system.cpu14.icache.overall_misses::.switch_cpus14.inst           65                       # number of overall misses
system.cpu14.icache.overall_misses::total          249                       # number of overall misses
system.cpu14.icache.demand_miss_latency::.switch_cpus14.inst     10196274                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     10196274                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::.switch_cpus14.inst     10196274                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     10196274                       # number of overall miss cycles
system.cpu14.icache.demand_accesses::.cpu14.inst    334330587                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::.switch_cpus14.inst     58017006                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    392347593                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst    334330587                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::.switch_cpus14.inst     58017006                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    392347593                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::.switch_cpus14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::.switch_cpus14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu14.icache.demand_avg_miss_latency::.switch_cpus14.inst 156865.753846                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 40948.891566                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::.switch_cpus14.inst 156865.753846                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 40948.891566                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           49                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.demand_mshr_hits::.switch_cpus14.inst            7                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::.switch_cpus14.inst            7                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu14.icache.demand_mshr_misses::.switch_cpus14.inst           58                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::.switch_cpus14.inst           58                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu14.icache.demand_mshr_miss_latency::.switch_cpus14.inst      9239926                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      9239926                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::.switch_cpus14.inst      9239926                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      9239926                       # number of overall MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::.switch_cpus14.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::.switch_cpus14.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu14.icache.demand_avg_mshr_miss_latency::.switch_cpus14.inst 159309.068966                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 159309.068966                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::.switch_cpus14.inst 159309.068966                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 159309.068966                       # average overall mshr miss latency
system.cpu14.icache.replacements                    0                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst    334330403                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::.switch_cpus14.inst     58016941                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     392347344                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst          184                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::.switch_cpus14.inst           65                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          249                       # number of ReadReq misses
system.cpu14.icache.ReadReq_miss_latency::.switch_cpus14.inst     10196274                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     10196274                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_accesses::.cpu14.inst    334330587                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::.switch_cpus14.inst     58017006                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    392347593                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::.switch_cpus14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_miss_latency::.switch_cpus14.inst 156865.753846                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 40948.891566                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_mshr_hits::.switch_cpus14.inst            7                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::.switch_cpus14.inst           58                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::.switch_cpus14.inst      9239926                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      9239926                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::.switch_cpus14.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.inst 159309.068966                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 159309.068966                       # average ReadReq mshr miss latency
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         195.162562                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         392347586                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             242                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        1621271.016529                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    206965069828                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   164.420919                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::.switch_cpus14.inst    30.741643                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.263495                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::.switch_cpus14.inst     0.049265                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.312761                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.387821                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses     15301556369                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses    15301556369                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data    154740446                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::.switch_cpus14.data    154399470                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      309139916                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data    154740446                       # number of overall hits
system.cpu14.dcache.overall_hits::.switch_cpus14.data    154399470                       # number of overall hits
system.cpu14.dcache.overall_hits::total     309139916                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data      8902900                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::.switch_cpus14.data     20039468                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total     28942368                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data      8902900                       # number of overall misses
system.cpu14.dcache.overall_misses::.switch_cpus14.data     20039468                       # number of overall misses
system.cpu14.dcache.overall_misses::total     28942368                       # number of overall misses
system.cpu14.dcache.demand_miss_latency::.switch_cpus14.data 2036304507206                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 2036304507206                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::.switch_cpus14.data 2036304507206                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 2036304507206                       # number of overall miss cycles
system.cpu14.dcache.demand_accesses::.cpu14.data    163643346                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::.switch_cpus14.data    174438938                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    338082284                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data    163643346                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::.switch_cpus14.data    174438938                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    338082284                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.054404                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::.switch_cpus14.data     0.114880                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.085607                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.054404                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::.switch_cpus14.data     0.114880                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.085607                       # miss rate for overall accesses
system.cpu14.dcache.demand_avg_miss_latency::.switch_cpus14.data 101614.698913                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 70357.218428                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::.switch_cpus14.data 101614.698913                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 70357.218428                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs      2038479                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets        17966                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs           94881                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets           682                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    21.484586                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    26.343109                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks      4069646                       # number of writebacks
system.cpu14.dcache.writebacks::total         4069646                       # number of writebacks
system.cpu14.dcache.demand_mshr_hits::.switch_cpus14.data     10705723                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total     10705723                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::.switch_cpus14.data     10705723                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total     10705723                       # number of overall MSHR hits
system.cpu14.dcache.demand_mshr_misses::.switch_cpus14.data      9333745                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total      9333745                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::.switch_cpus14.data      9333745                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total      9333745                       # number of overall MSHR misses
system.cpu14.dcache.demand_mshr_miss_latency::.switch_cpus14.data 1042322450741                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total 1042322450741                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::.switch_cpus14.data 1042322450741                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total 1042322450741                       # number of overall MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::.switch_cpus14.data     0.053507                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.027608                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::.switch_cpus14.data     0.053507                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.027608                       # mshr miss rate for overall accesses
system.cpu14.dcache.demand_avg_mshr_miss_latency::.switch_cpus14.data 111672.479883                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 111672.479883                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::.switch_cpus14.data 111672.479883                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 111672.479883                       # average overall mshr miss latency
system.cpu14.dcache.replacements             18104341                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data     87879509                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::.switch_cpus14.data     89586885                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     177466394                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data      7231430                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::.switch_cpus14.data     13815493                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total     21046923                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_miss_latency::.switch_cpus14.data 1617589492032                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 1617589492032                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_accesses::.cpu14.data     95110939                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::.switch_cpus14.data    103402378                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    198513317                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.076032                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::.switch_cpus14.data     0.133609                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.106023                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::.switch_cpus14.data 117085.180531                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 76856.341045                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_mshr_hits::.switch_cpus14.data      6272250                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total      6272250                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::.switch_cpus14.data      7543243                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total      7543243                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::.switch_cpus14.data 918693735449                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total 918693735449                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::.switch_cpus14.data     0.072950                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.037999                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.data 121790.287738                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 121790.287738                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_hits::.cpu14.data     66860937                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::.switch_cpus14.data     64812585                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total    131673522                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data      1671470                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::.switch_cpus14.data      6223975                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      7895445                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_miss_latency::.switch_cpus14.data 418715015174                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total 418715015174                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_accesses::.cpu14.data     68532407                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::.switch_cpus14.data     71036560                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total    139568967                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.024389                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::.switch_cpus14.data     0.087617                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.056570                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_miss_latency::.switch_cpus14.data 67274.533586                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 53032.478242                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_mshr_hits::.switch_cpus14.data      4433473                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total      4433473                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_misses::.switch_cpus14.data      1790502                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total      1790502                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_miss_latency::.switch_cpus14.data 123628715292                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total 123628715292                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::.switch_cpus14.data     0.025205                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.012829                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus14.data 69046.957385                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 69046.957385                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data       537454                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::.switch_cpus14.data       366375                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total       903829                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data         3994                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::.switch_cpus14.data        34796                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        38790                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_miss_latency::.switch_cpus14.data   2072118840                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total   2072118840                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data       541448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::.switch_cpus14.data       401171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       942619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.007377                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::.switch_cpus14.data     0.086736                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.041151                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus14.data 59550.489711                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 53418.892498                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_mshr_hits::.switch_cpus14.data        26399                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total        26399                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_misses::.switch_cpus14.data         8397                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total         8397                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus14.data    421432114                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total    421432114                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus14.data     0.020931                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.008908                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus14.data 50188.414196                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50188.414196                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data       526292                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::.switch_cpus14.data       340986                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total       867278                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data        14702                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::.switch_cpus14.data        21706                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        36408                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_miss_latency::.switch_cpus14.data    362425836                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    362425836                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data       540994                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::.switch_cpus14.data       362692                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total       903686                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.027176                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::.switch_cpus14.data     0.059847                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.040288                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_miss_latency::.switch_cpus14.data 16697.034737                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  9954.565920                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_mshr_misses::.switch_cpus14.data        16028                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total        16028                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus14.data    288315329                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    288315329                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus14.data     0.044192                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.017736                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus14.data 17988.228662                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 17988.228662                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_miss_latency::.switch_cpus14.data      5318708                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total      5318708                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus14.data      4727862                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total      4727862                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse          57.020404                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         329217644                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs        18213367                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           18.075606                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    206965082330                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data    23.168061                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::.switch_cpus14.data    33.852343                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.362001                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::.switch_cpus14.data     0.528943                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.890944                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       358141956                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      358141956                       # Number of data accesses
system.cpu15.numPwrStateTransitions                32                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   197828.533333                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  221934.575072                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value         4212                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       559696                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  937324229146                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED      2967428                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::OFF 1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst    334326393                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::.switch_cpus15.inst     57728448                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      392054841                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst    334326393                       # number of overall hits
system.cpu15.icache.overall_hits::.switch_cpus15.inst     57728448                       # number of overall hits
system.cpu15.icache.overall_hits::total     392054841                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst          184                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::.switch_cpus15.inst           63                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          247                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst          184                       # number of overall misses
system.cpu15.icache.overall_misses::.switch_cpus15.inst           63                       # number of overall misses
system.cpu15.icache.overall_misses::total          247                       # number of overall misses
system.cpu15.icache.demand_miss_latency::.switch_cpus15.inst     10773152                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     10773152                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::.switch_cpus15.inst     10773152                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     10773152                       # number of overall miss cycles
system.cpu15.icache.demand_accesses::.cpu15.inst    334326577                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::.switch_cpus15.inst     57728511                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    392055088                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst    334326577                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::.switch_cpus15.inst     57728511                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    392055088                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::.switch_cpus15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::.switch_cpus15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu15.icache.demand_avg_miss_latency::.switch_cpus15.inst 171002.412698                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total        43616                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::.switch_cpus15.inst 171002.412698                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total        43616                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs          192                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          192                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.demand_mshr_hits::.switch_cpus15.inst            6                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::.switch_cpus15.inst            6                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu15.icache.demand_mshr_misses::.switch_cpus15.inst           57                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::.switch_cpus15.inst           57                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu15.icache.demand_mshr_miss_latency::.switch_cpus15.inst      9886404                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      9886404                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::.switch_cpus15.inst      9886404                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      9886404                       # number of overall MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::.switch_cpus15.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::.switch_cpus15.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu15.icache.demand_avg_mshr_miss_latency::.switch_cpus15.inst 173445.684211                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 173445.684211                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::.switch_cpus15.inst 173445.684211                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 173445.684211                       # average overall mshr miss latency
system.cpu15.icache.replacements                    0                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst    334326393                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::.switch_cpus15.inst     57728448                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     392054841                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst          184                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::.switch_cpus15.inst           63                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          247                       # number of ReadReq misses
system.cpu15.icache.ReadReq_miss_latency::.switch_cpus15.inst     10773152                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     10773152                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_accesses::.cpu15.inst    334326577                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::.switch_cpus15.inst     57728511                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    392055088                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::.switch_cpus15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_miss_latency::.switch_cpus15.inst 171002.412698                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total        43616                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_mshr_hits::.switch_cpus15.inst            6                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::.switch_cpus15.inst           57                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::.switch_cpus15.inst      9886404                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      9886404                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::.switch_cpus15.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.inst 173445.684211                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 173445.684211                       # average ReadReq mshr miss latency
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         193.509269                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         392055082                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             241                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        1626784.572614                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    206967030856                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   164.450889                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::.switch_cpus15.inst    29.058380                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.263543                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::.switch_cpus15.inst     0.046568                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.310111                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          241                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.386218                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses     15290148673                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses    15290148673                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data    154692460                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::.switch_cpus15.data    153451220                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      308143680                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data    154692460                       # number of overall hits
system.cpu15.dcache.overall_hits::.switch_cpus15.data    153451220                       # number of overall hits
system.cpu15.dcache.overall_hits::total     308143680                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data      8949031                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::.switch_cpus15.data     20013649                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total     28962680                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data      8949031                       # number of overall misses
system.cpu15.dcache.overall_misses::.switch_cpus15.data     20013649                       # number of overall misses
system.cpu15.dcache.overall_misses::total     28962680                       # number of overall misses
system.cpu15.dcache.demand_miss_latency::.switch_cpus15.data 2036103149177                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 2036103149177                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::.switch_cpus15.data 2036103149177                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 2036103149177                       # number of overall miss cycles
system.cpu15.dcache.demand_accesses::.cpu15.data    163641491                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::.switch_cpus15.data    173464869                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    337106360                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data    163641491                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::.switch_cpus15.data    173464869                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    337106360                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.054687                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::.switch_cpus15.data     0.115376                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.085916                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.054687                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::.switch_cpus15.data     0.115376                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.085916                       # miss rate for overall accesses
system.cpu15.dcache.demand_avg_miss_latency::.switch_cpus15.data 101735.727911                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 70300.923436                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::.switch_cpus15.data 101735.727911                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 70300.923436                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs      2135429                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets        24500                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs           96340                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets           783                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    22.165549                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    31.289911                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks      4089934                       # number of writebacks
system.cpu15.dcache.writebacks::total         4089934                       # number of writebacks
system.cpu15.dcache.demand_mshr_hits::.switch_cpus15.data     10700363                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total     10700363                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::.switch_cpus15.data     10700363                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total     10700363                       # number of overall MSHR hits
system.cpu15.dcache.demand_mshr_misses::.switch_cpus15.data      9313286                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total      9313286                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::.switch_cpus15.data      9313286                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total      9313286                       # number of overall MSHR misses
system.cpu15.dcache.demand_mshr_miss_latency::.switch_cpus15.data 1043637989358                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total 1043637989358                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::.switch_cpus15.data 1043637989358                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total 1043637989358                       # number of overall MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::.switch_cpus15.data     0.053690                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.027627                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::.switch_cpus15.data     0.053690                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.027627                       # mshr miss rate for overall accesses
system.cpu15.dcache.demand_avg_mshr_miss_latency::.switch_cpus15.data 112059.050840                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 112059.050840                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::.switch_cpus15.data 112059.050840                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 112059.050840                       # average overall mshr miss latency
system.cpu15.dcache.replacements             18127584                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data     87834706                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::.switch_cpus15.data     88999604                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     176834310                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data      7268012                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::.switch_cpus15.data     13795795                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total     21063807                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_miss_latency::.switch_cpus15.data 1616243153692                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 1616243153692                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_accesses::.cpu15.data     95102718                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::.switch_cpus15.data    102795399                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    197898117                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.076423                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::.switch_cpus15.data     0.134206                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.106438                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::.switch_cpus15.data 117154.767354                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 76730.818588                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_mshr_hits::.switch_cpus15.data      6269543                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total      6269543                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::.switch_cpus15.data      7526252                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total      7526252                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::.switch_cpus15.data 918672561586                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total 918672561586                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::.switch_cpus15.data     0.073216                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.038031                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.data 122062.423845                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 122062.423845                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_hits::.cpu15.data     66857754                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::.switch_cpus15.data     64451616                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total    131309370                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data      1681019                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::.switch_cpus15.data      6217854                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      7898873                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_miss_latency::.switch_cpus15.data 419859995485                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total 419859995485                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_accesses::.cpu15.data     68538773                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::.switch_cpus15.data     70669470                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total    139208243                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.024527                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::.switch_cpus15.data     0.087985                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.056741                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_miss_latency::.switch_cpus15.data 67524.904169                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 53154.417787                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_mshr_hits::.switch_cpus15.data      4430820                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total      4430820                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_misses::.switch_cpus15.data      1787034                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total      1787034                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_miss_latency::.switch_cpus15.data 124965427772                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total 124965427772                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::.switch_cpus15.data     0.025287                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.012837                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus15.data 69928.959254                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 69928.959254                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data       538503                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::.switch_cpus15.data       375788                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       914291                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data         4023                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::.switch_cpus15.data        35787                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        39810                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_miss_latency::.switch_cpus15.data   2104613110                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total   2104613110                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data       542526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::.switch_cpus15.data       411575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       954101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.007415                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::.switch_cpus15.data     0.086951                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.041725                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus15.data 58809.431078                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 52866.443356                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_mshr_hits::.switch_cpus15.data        27033                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total        27033                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_misses::.switch_cpus15.data         8754                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total         8754                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus15.data    400238370                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total    400238370                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus15.data     0.021270                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.009175                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus15.data 45720.627142                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45720.627142                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data       527252                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::.switch_cpus15.data       349703                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total       876955                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data        14780                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::.switch_cpus15.data        22253                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        37033                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_miss_latency::.switch_cpus15.data    373407950                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    373407950                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data       542032                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::.switch_cpus15.data       371956                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       913988                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.027268                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::.switch_cpus15.data     0.059827                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.040518                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_miss_latency::.switch_cpus15.data 16780.117288                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 10083.113709                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_mshr_misses::.switch_cpus15.data        16458                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total        16458                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus15.data    297200342                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    297200342                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus15.data     0.044247                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.018007                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus15.data 18058.108033                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 18058.108033                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_miss_latency::.switch_cpus15.data      4802554                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total      4802554                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus15.data      4283748                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total      4283748                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse          57.016772                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         328268598                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs        18238884                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           17.998283                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    206967043358                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data    23.167059                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::.switch_cpus15.data    33.849713                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.361985                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::.switch_cpus15.data     0.528902                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.890887                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       357213333                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      357213333                       # Number of data accesses
system.cpu16.numPwrStateTransitions                42                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   114161.350000                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  136826.745787                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         4244                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value       489028                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total            20                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON  937324913347                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED      2283227                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::OFF 1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst    334324817                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::.switch_cpus16.inst     57889793                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total      392214610                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst    334324817                       # number of overall hits
system.cpu16.icache.overall_hits::.switch_cpus16.inst     57889793                       # number of overall hits
system.cpu16.icache.overall_hits::total     392214610                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst          185                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::.switch_cpus16.inst           61                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total          246                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst          185                       # number of overall misses
system.cpu16.icache.overall_misses::.switch_cpus16.inst           61                       # number of overall misses
system.cpu16.icache.overall_misses::total          246                       # number of overall misses
system.cpu16.icache.demand_miss_latency::.switch_cpus16.inst     10071254                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total     10071254                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::.switch_cpus16.inst     10071254                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total     10071254                       # number of overall miss cycles
system.cpu16.icache.demand_accesses::.cpu16.inst    334325002                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::.switch_cpus16.inst     57889854                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total    392214856                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst    334325002                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::.switch_cpus16.inst     57889854                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total    392214856                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::.switch_cpus16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::.switch_cpus16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu16.icache.demand_avg_miss_latency::.switch_cpus16.inst 165102.524590                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 40940.056911                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::.switch_cpus16.inst 165102.524590                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 40940.056911                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs          157                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs    78.500000                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.demand_mshr_hits::.switch_cpus16.inst            7                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::.switch_cpus16.inst            7                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu16.icache.demand_mshr_misses::.switch_cpus16.inst           54                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::.switch_cpus16.inst           54                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu16.icache.demand_mshr_miss_latency::.switch_cpus16.inst      8722138                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total      8722138                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::.switch_cpus16.inst      8722138                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total      8722138                       # number of overall MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_rate::.switch_cpus16.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::.switch_cpus16.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu16.icache.demand_avg_mshr_miss_latency::.switch_cpus16.inst 161521.074074                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 161521.074074                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::.switch_cpus16.inst 161521.074074                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 161521.074074                       # average overall mshr miss latency
system.cpu16.icache.replacements                    0                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst    334324817                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::.switch_cpus16.inst     57889793                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total     392214610                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst          185                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::.switch_cpus16.inst           61                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total          246                       # number of ReadReq misses
system.cpu16.icache.ReadReq_miss_latency::.switch_cpus16.inst     10071254                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total     10071254                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_accesses::.cpu16.inst    334325002                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::.switch_cpus16.inst     57889854                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total    392214856                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::.switch_cpus16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_miss_latency::.switch_cpus16.inst 165102.524590                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 40940.056911                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_mshr_hits::.switch_cpus16.inst            7                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::.switch_cpus16.inst           54                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::.switch_cpus16.inst      8722138                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total      8722138                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::.switch_cpus16.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.inst 161521.074074                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 161521.074074                       # average ReadReq mshr miss latency
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         192.980212                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs         392214849                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs             239                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs        1641066.313808                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    206968991884                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   165.329992                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_blocks::.switch_cpus16.inst    27.650220                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.264952                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::.switch_cpus16.inst     0.044311                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.309263                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.383013                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses     15296379623                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses    15296379623                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data    154727744                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::.switch_cpus16.data    153869254                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total      308596998                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data    154727744                       # number of overall hits
system.cpu16.dcache.overall_hits::.switch_cpus16.data    153869254                       # number of overall hits
system.cpu16.dcache.overall_hits::total     308596998                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data      8926002                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::.switch_cpus16.data     20065177                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total     28991179                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data      8926002                       # number of overall misses
system.cpu16.dcache.overall_misses::.switch_cpus16.data     20065177                       # number of overall misses
system.cpu16.dcache.overall_misses::total     28991179                       # number of overall misses
system.cpu16.dcache.demand_miss_latency::.switch_cpus16.data 2027054671595                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total 2027054671595                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::.switch_cpus16.data 2027054671595                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total 2027054671595                       # number of overall miss cycles
system.cpu16.dcache.demand_accesses::.cpu16.data    163653746                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::.switch_cpus16.data    173934431                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total    337588177                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data    163653746                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::.switch_cpus16.data    173934431                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total    337588177                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.054542                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::.switch_cpus16.data     0.115361                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.085877                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.054542                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::.switch_cpus16.data     0.115361                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.085877                       # miss rate for overall accesses
system.cpu16.dcache.demand_avg_miss_latency::.switch_cpus16.data 101023.513104                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 69919.704597                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::.switch_cpus16.data 101023.513104                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 69919.704597                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs      1902819                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets        17570                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs           92878                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets           641                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    20.487295                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets    27.410296                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks      4086442                       # number of writebacks
system.cpu16.dcache.writebacks::total         4086442                       # number of writebacks
system.cpu16.dcache.demand_mshr_hits::.switch_cpus16.data     10724154                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total     10724154                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::.switch_cpus16.data     10724154                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total     10724154                       # number of overall MSHR hits
system.cpu16.dcache.demand_mshr_misses::.switch_cpus16.data      9341023                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total      9341023                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::.switch_cpus16.data      9341023                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total      9341023                       # number of overall MSHR misses
system.cpu16.dcache.demand_mshr_miss_latency::.switch_cpus16.data 1040411987666                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total 1040411987666                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::.switch_cpus16.data 1040411987666                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total 1040411987666                       # number of overall MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_rate::.switch_cpus16.data     0.053704                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.027670                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::.switch_cpus16.data     0.053704                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.027670                       # mshr miss rate for overall accesses
system.cpu16.dcache.demand_avg_mshr_miss_latency::.switch_cpus16.data 111380.946998                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 111380.946998                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::.switch_cpus16.data 111380.946998                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 111380.946998                       # average overall mshr miss latency
system.cpu16.dcache.replacements             18132933                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data     87866039                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::.switch_cpus16.data     89258045                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total     177124084                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data      7249306                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::.switch_cpus16.data     13836618                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total     21085924                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_miss_latency::.switch_cpus16.data 1617335001030                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total 1617335001030                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_accesses::.cpu16.data     95115345                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::.switch_cpus16.data    103094663                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total    198210008                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.076216                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::.switch_cpus16.data     0.134213                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.106382                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::.switch_cpus16.data 116888.028637                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 76702.116589                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_mshr_hits::.switch_cpus16.data      6288817                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total      6288817                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::.switch_cpus16.data      7547801                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total      7547801                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::.switch_cpus16.data 919122665730                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total 919122665730                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::.switch_cpus16.data     0.073212                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.038080                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.data 121773.568981                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 121773.568981                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_hits::.cpu16.data     66861705                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::.switch_cpus16.data     64611209                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total    131472914                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data      1676696                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::.switch_cpus16.data      6228559                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total      7905255                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_miss_latency::.switch_cpus16.data 409719670565                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total 409719670565                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_accesses::.cpu16.data     68538401                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::.switch_cpus16.data     70839768                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total    139378169                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.024464                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::.switch_cpus16.data     0.087925                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.056718                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_miss_latency::.switch_cpus16.data 65780.812314                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 51828.773463                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_mshr_hits::.switch_cpus16.data      4435337                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total      4435337                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_misses::.switch_cpus16.data      1793222                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total      1793222                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_miss_latency::.switch_cpus16.data 121289321936                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total 121289321936                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_rate::.switch_cpus16.data     0.025314                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.012866                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus16.data 67637.649960                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 67637.649960                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data       536551                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::.switch_cpus16.data       375359                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total       911910                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data         4043                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::.switch_cpus16.data        35676                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total        39719                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_miss_latency::.switch_cpus16.data   2204694442                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total   2204694442                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data       540594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::.switch_cpus16.data       411035                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total       951629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.007479                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::.switch_cpus16.data     0.086796                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.041738                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus16.data 61797.691501                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 55507.299831                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_mshr_hits::.switch_cpus16.data        27052                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total        27052                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_misses::.switch_cpus16.data         8624                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total         8624                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus16.data    388871486                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total    388871486                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus16.data     0.020981                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.009062                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus16.data 45091.777134                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45091.777134                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data       525346                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::.switch_cpus16.data       348802                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total       874148                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data        14752                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::.switch_cpus16.data        22227                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total        36979                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_miss_latency::.switch_cpus16.data    373293646                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    373293646                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data       540098                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::.switch_cpus16.data       371029                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total       911127                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.027314                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::.switch_cpus16.data     0.059906                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.040586                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_miss_latency::.switch_cpus16.data 16794.603230                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total 10094.746910                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_mshr_misses::.switch_cpus16.data        16468                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total        16468                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus16.data    297194913                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    297194913                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus16.data     0.044385                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.018074                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus16.data 18046.812788                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total 18046.812788                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_miss_latency::.switch_cpus16.data      5006158                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total      5006158                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus16.data      4449706                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total      4449706                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse          57.031059                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs         328722117                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs        18243259                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           18.018826                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    206969004386                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data    23.179208                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_blocks::.switch_cpus16.data    33.851851                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.362175                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::.switch_cpus16.data     0.528935                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.891110                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses       357694192                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses      357694192                       # Number of data accesses
system.cpu17.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu17.pwrStateResidencyTicks::ON  937327196574                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::OFF 1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.demand_hits::.cpu17.inst   1966334918                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::.switch_cpus17.inst    341714718                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total     2308049636                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::.cpu17.inst   1966334918                       # number of overall hits
system.cpu17.icache.overall_hits::.switch_cpus17.inst    341714718                       # number of overall hits
system.cpu17.icache.overall_hits::total    2308049636                       # number of overall hits
system.cpu17.icache.demand_misses::.cpu17.inst          888                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::.switch_cpus17.inst           74                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total          962                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::.cpu17.inst          888                       # number of overall misses
system.cpu17.icache.overall_misses::.switch_cpus17.inst           74                       # number of overall misses
system.cpu17.icache.overall_misses::total          962                       # number of overall misses
system.cpu17.icache.demand_miss_latency::.switch_cpus17.inst     15809721                       # number of demand (read+write) miss cycles
system.cpu17.icache.demand_miss_latency::total     15809721                       # number of demand (read+write) miss cycles
system.cpu17.icache.overall_miss_latency::.switch_cpus17.inst     15809721                       # number of overall miss cycles
system.cpu17.icache.overall_miss_latency::total     15809721                       # number of overall miss cycles
system.cpu17.icache.demand_accesses::.cpu17.inst   1966335806                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::.switch_cpus17.inst    341714792                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total   2308050598                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::.cpu17.inst   1966335806                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::.switch_cpus17.inst    341714792                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total   2308050598                       # number of overall (read+write) accesses
system.cpu17.icache.demand_miss_rate::.cpu17.inst     0.000000                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::.switch_cpus17.inst     0.000000                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::.cpu17.inst     0.000000                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::.switch_cpus17.inst     0.000000                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu17.icache.demand_avg_miss_latency::.switch_cpus17.inst 213644.878378                       # average overall miss latency
system.cpu17.icache.demand_avg_miss_latency::total 16434.221414                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::.switch_cpus17.inst 213644.878378                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::total 16434.221414                       # average overall miss latency
system.cpu17.icache.blocked_cycles::no_mshrs          832                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs   118.857143                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.writebacks::.writebacks          309                       # number of writebacks
system.cpu17.icache.writebacks::total             309                       # number of writebacks
system.cpu17.icache.demand_mshr_hits::.switch_cpus17.inst           29                       # number of demand (read+write) MSHR hits
system.cpu17.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu17.icache.overall_mshr_hits::.switch_cpus17.inst           29                       # number of overall MSHR hits
system.cpu17.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu17.icache.demand_mshr_misses::.switch_cpus17.inst           45                       # number of demand (read+write) MSHR misses
system.cpu17.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu17.icache.overall_mshr_misses::.switch_cpus17.inst           45                       # number of overall MSHR misses
system.cpu17.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu17.icache.demand_mshr_miss_latency::.switch_cpus17.inst     11042160                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::total     11042160                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::.switch_cpus17.inst     11042160                       # number of overall MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::total     11042160                       # number of overall MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_rate::.switch_cpus17.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu17.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu17.icache.overall_mshr_miss_rate::.switch_cpus17.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu17.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu17.icache.demand_avg_mshr_miss_latency::.switch_cpus17.inst 245381.333333                       # average overall mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::total 245381.333333                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::.switch_cpus17.inst 245381.333333                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::total 245381.333333                       # average overall mshr miss latency
system.cpu17.icache.replacements                  309                       # number of replacements
system.cpu17.icache.ReadReq_hits::.cpu17.inst   1966334918                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::.switch_cpus17.inst    341714718                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total    2308049636                       # number of ReadReq hits
system.cpu17.icache.ReadReq_misses::.cpu17.inst          888                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::.switch_cpus17.inst           74                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total          962                       # number of ReadReq misses
system.cpu17.icache.ReadReq_miss_latency::.switch_cpus17.inst     15809721                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_miss_latency::total     15809721                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_accesses::.cpu17.inst   1966335806                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::.switch_cpus17.inst    341714792                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total   2308050598                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_miss_rate::.cpu17.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::.switch_cpus17.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_miss_latency::.switch_cpus17.inst 213644.878378                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_avg_miss_latency::total 16434.221414                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_mshr_hits::.switch_cpus17.inst           29                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_misses::.switch_cpus17.inst           45                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_miss_latency::.switch_cpus17.inst     11042160                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_latency::total     11042160                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_rate::.switch_cpus17.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.inst 245381.333333                       # average ReadReq mshr miss latency
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::total 245381.333333                       # average ReadReq mshr miss latency
system.cpu17.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.tags.tagsinuse         623.960446                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs        2308050569                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs             933                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs        2473794.822079                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::.cpu17.inst   601.173520                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_blocks::.switch_cpus17.inst    22.786926                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::.cpu17.inst     0.963419                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::.switch_cpus17.inst     0.036518                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses     90013974255                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses    90013974255                       # Number of data accesses
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.demand_hits::.cpu17.data    736350377                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::.switch_cpus17.data    948998592                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total     1685348969                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::.cpu17.data    736350377                       # number of overall hits
system.cpu17.dcache.overall_hits::.switch_cpus17.data    948998592                       # number of overall hits
system.cpu17.dcache.overall_hits::total    1685348969                       # number of overall hits
system.cpu17.dcache.demand_misses::.cpu17.data      6900165                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::.switch_cpus17.data     22214508                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total     29114673                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::.cpu17.data      6900165                       # number of overall misses
system.cpu17.dcache.overall_misses::.switch_cpus17.data     22214508                       # number of overall misses
system.cpu17.dcache.overall_misses::total     29114673                       # number of overall misses
system.cpu17.dcache.demand_miss_latency::.switch_cpus17.data 1034141041443                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total 1034141041443                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::.switch_cpus17.data 1034141041443                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total 1034141041443                       # number of overall miss cycles
system.cpu17.dcache.demand_accesses::.cpu17.data    743250542                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::.switch_cpus17.data    971213100                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total   1714463642                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::.cpu17.data    743250542                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::.switch_cpus17.data    971213100                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total   1714463642                       # number of overall (read+write) accesses
system.cpu17.dcache.demand_miss_rate::.cpu17.data     0.009284                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::.switch_cpus17.data     0.022873                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.016982                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::.cpu17.data     0.009284                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::.switch_cpus17.data     0.022873                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.016982                       # miss rate for overall accesses
system.cpu17.dcache.demand_avg_miss_latency::.switch_cpus17.data 46552.507102                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total 35519.582907                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::.switch_cpus17.data 46552.507102                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total 35519.582907                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs        53433                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets        62765                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs             976                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets           240                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs    54.746926                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets   261.520833                       # average number of cycles each access was blocked
system.cpu17.dcache.writebacks::.writebacks      4703690                       # number of writebacks
system.cpu17.dcache.writebacks::total         4703690                       # number of writebacks
system.cpu17.dcache.demand_mshr_hits::.switch_cpus17.data     13830761                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.demand_mshr_hits::total     13830761                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.overall_mshr_hits::.switch_cpus17.data     13830761                       # number of overall MSHR hits
system.cpu17.dcache.overall_mshr_hits::total     13830761                       # number of overall MSHR hits
system.cpu17.dcache.demand_mshr_misses::.switch_cpus17.data      8383747                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total      8383747                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::.switch_cpus17.data      8383747                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total      8383747                       # number of overall MSHR misses
system.cpu17.dcache.demand_mshr_miss_latency::.switch_cpus17.data 281329923613                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total 281329923613                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::.switch_cpus17.data 281329923613                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total 281329923613                       # number of overall MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_rate::.switch_cpus17.data     0.008632                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.004890                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::.switch_cpus17.data     0.008632                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.004890                       # mshr miss rate for overall accesses
system.cpu17.dcache.demand_avg_mshr_miss_latency::.switch_cpus17.data 33556.585571                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 33556.585571                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::.switch_cpus17.data 33556.585571                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 33556.585571                       # average overall mshr miss latency
system.cpu17.dcache.replacements             15286042                       # number of replacements
system.cpu17.dcache.ReadReq_hits::.cpu17.data    419324320                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::.switch_cpus17.data    528624319                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total     947948639                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_misses::.cpu17.data      6227621                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::.switch_cpus17.data     22160858                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total     28388479                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_miss_latency::.switch_cpus17.data 1032472967286                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total 1032472967286                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_accesses::.cpu17.data    425551941                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::.switch_cpus17.data    550785177                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total    976337118                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_miss_rate::.cpu17.data     0.014634                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::.switch_cpus17.data     0.040235                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.029077                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::.switch_cpus17.data 46589.936513                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total 36369.435900                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_mshr_hits::.switch_cpus17.data     13787900                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_hits::total     13787900                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_misses::.switch_cpus17.data      8372958                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total      8372958                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::.switch_cpus17.data 281007721893                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total 281007721893                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::.switch_cpus17.data     0.015202                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.008576                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.data 33561.343780                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 33561.343780                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_hits::.cpu17.data    317026057                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::.switch_cpus17.data    420374273                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total    737400330                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_misses::.cpu17.data       672544                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::.switch_cpus17.data        53650                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total       726194                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_miss_latency::.switch_cpus17.data   1668074157                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total   1668074157                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_accesses::.cpu17.data    317698601                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::.switch_cpus17.data    420427923                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total    738126524                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_miss_rate::.cpu17.data     0.002117                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::.switch_cpus17.data     0.000128                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.000984                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_miss_latency::.switch_cpus17.data 31091.782982                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total  2297.009004                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_mshr_hits::.switch_cpus17.data        42861                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::total        42861                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_misses::.switch_cpus17.data        10789                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total        10789                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_miss_latency::.switch_cpus17.data    322201720                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total    322201720                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_rate::.switch_cpus17.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus17.data 29863.909537                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 29863.909537                       # average WriteReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_hits::.cpu17.data     19900959                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::.switch_cpus17.data     28245666                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total     48146625                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_misses::.cpu17.data         2076                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::.switch_cpus17.data          310                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total         2386                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_miss_latency::.switch_cpus17.data     28265094                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total     28265094                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_accesses::.cpu17.data     19903035                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::.switch_cpus17.data     28245976                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total     48149011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_miss_rate::.cpu17.data     0.000104                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::.switch_cpus17.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.000050                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus17.data 91177.722581                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total 11846.225482                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_mshr_misses::.switch_cpus17.data          310                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total          310                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus17.data     28006554                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total     28006554                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus17.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus17.data 90343.722581                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total 90343.722581                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_hits::.cpu17.data     19903035                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::.switch_cpus17.data     28245711                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::total     48148746                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_accesses::.cpu17.data     19903035                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::.switch_cpus17.data     28245711                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total     48148746                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.tags.tagsinuse         255.999319                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs        1796930638                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs        15286298                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs          117.551721                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::.cpu17.data   144.040040                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_blocks::.switch_cpus17.data   111.959280                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::.cpu17.data     0.562656                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::.switch_cpus17.data     0.437341                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses     57959651066                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses    57959651066                       # Number of data accesses
system.cpu10.numPwrStateTransitions                40                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   202667.421053                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  232189.106842                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value         5318                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value       724351                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total            19                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  937323345893                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED      3850681                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::OFF 1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst    334313284                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::.switch_cpus10.inst     57889074                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      392202358                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst    334313284                       # number of overall hits
system.cpu10.icache.overall_hits::.switch_cpus10.inst     57889074                       # number of overall hits
system.cpu10.icache.overall_hits::total     392202358                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst          184                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::.switch_cpus10.inst           59                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          243                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst          184                       # number of overall misses
system.cpu10.icache.overall_misses::.switch_cpus10.inst           59                       # number of overall misses
system.cpu10.icache.overall_misses::total          243                       # number of overall misses
system.cpu10.icache.demand_miss_latency::.switch_cpus10.inst      8672816                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      8672816                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::.switch_cpus10.inst      8672816                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      8672816                       # number of overall miss cycles
system.cpu10.icache.demand_accesses::.cpu10.inst    334313468                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::.switch_cpus10.inst     57889133                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    392202601                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst    334313468                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::.switch_cpus10.inst     57889133                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    392202601                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::.switch_cpus10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::.switch_cpus10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu10.icache.demand_avg_miss_latency::.switch_cpus10.inst 146996.881356                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 35690.600823                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::.switch_cpus10.inst 146996.881356                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 35690.600823                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs          121                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          121                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.demand_mshr_hits::.switch_cpus10.inst            7                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::.switch_cpus10.inst            7                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu10.icache.demand_mshr_misses::.switch_cpus10.inst           52                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::.switch_cpus10.inst           52                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu10.icache.demand_mshr_miss_latency::.switch_cpus10.inst      7854494                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      7854494                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::.switch_cpus10.inst      7854494                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      7854494                       # number of overall MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::.switch_cpus10.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::.switch_cpus10.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu10.icache.demand_avg_mshr_miss_latency::.switch_cpus10.inst 151047.961538                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 151047.961538                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::.switch_cpus10.inst 151047.961538                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 151047.961538                       # average overall mshr miss latency
system.cpu10.icache.replacements                    0                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst    334313284                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::.switch_cpus10.inst     57889074                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     392202358                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst          184                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::.switch_cpus10.inst           59                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          243                       # number of ReadReq misses
system.cpu10.icache.ReadReq_miss_latency::.switch_cpus10.inst      8672816                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      8672816                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_accesses::.cpu10.inst    334313468                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::.switch_cpus10.inst     57889133                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    392202601                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::.switch_cpus10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_miss_latency::.switch_cpus10.inst 146996.881356                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 35690.600823                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_mshr_hits::.switch_cpus10.inst            7                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::.switch_cpus10.inst           52                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::.switch_cpus10.inst      7854494                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      7854494                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::.switch_cpus10.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.inst 151047.961538                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 151047.961538                       # average ReadReq mshr miss latency
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         191.795721                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         392202594                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             236                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        1661875.398305                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    206957263222                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   164.449943                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::.switch_cpus10.inst    27.345778                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.263542                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::.switch_cpus10.inst     0.043823                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.307365                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          236                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.378205                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses     15295901675                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses    15295901675                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data    154765691                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::.switch_cpus10.data    154100933                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      308866624                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data    154765691                       # number of overall hits
system.cpu10.dcache.overall_hits::.switch_cpus10.data    154100933                       # number of overall hits
system.cpu10.dcache.overall_hits::total     308866624                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data      8912779                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::.switch_cpus10.data     20009392                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total     28922171                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data      8912779                       # number of overall misses
system.cpu10.dcache.overall_misses::.switch_cpus10.data     20009392                       # number of overall misses
system.cpu10.dcache.overall_misses::total     28922171                       # number of overall misses
system.cpu10.dcache.demand_miss_latency::.switch_cpus10.data 2026257730076                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 2026257730076                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::.switch_cpus10.data 2026257730076                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 2026257730076                       # number of overall miss cycles
system.cpu10.dcache.demand_accesses::.cpu10.data    163678470                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::.switch_cpus10.data    174110325                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    337788795                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data    163678470                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::.switch_cpus10.data    174110325                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    337788795                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.054453                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::.switch_cpus10.data     0.114924                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.085622                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.054453                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::.switch_cpus10.data     0.114924                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.085622                       # miss rate for overall accesses
system.cpu10.dcache.demand_avg_miss_latency::.switch_cpus10.data 101265.332304                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 70058.977595                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::.switch_cpus10.data 101265.332304                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 70058.977595                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs      1902013                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets        17862                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs           92026                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets           621                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    20.668213                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    28.763285                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks      4072788                       # number of writebacks
system.cpu10.dcache.writebacks::total         4072788                       # number of writebacks
system.cpu10.dcache.demand_mshr_hits::.switch_cpus10.data     10682094                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total     10682094                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::.switch_cpus10.data     10682094                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total     10682094                       # number of overall MSHR hits
system.cpu10.dcache.demand_mshr_misses::.switch_cpus10.data      9327298                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total      9327298                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::.switch_cpus10.data      9327298                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total      9327298                       # number of overall MSHR misses
system.cpu10.dcache.demand_mshr_miss_latency::.switch_cpus10.data 1041350167226                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total 1041350167226                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::.switch_cpus10.data 1041350167226                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total 1041350167226                       # number of overall MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::.switch_cpus10.data     0.053571                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.027613                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::.switch_cpus10.data     0.053571                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.027613                       # mshr miss rate for overall accesses
system.cpu10.dcache.demand_avg_mshr_miss_latency::.switch_cpus10.data 111645.426921                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 111645.426921                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::.switch_cpus10.data 111645.426921                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 111645.426921                       # average overall mshr miss latency
system.cpu10.dcache.replacements             18106947                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data     87891337                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::.switch_cpus10.data     89383263                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     177274600                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data      7237316                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::.switch_cpus10.data     13808554                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total     21045870                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_miss_latency::.switch_cpus10.data 1614427933186                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 1614427933186                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_accesses::.cpu10.data     95128653                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::.switch_cpus10.data    103191817                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    198320470                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.076079                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::.switch_cpus10.data     0.133814                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.106121                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::.switch_cpus10.data 116915.060997                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 76709.964149                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_mshr_hits::.switch_cpus10.data      6268096                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total      6268096                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::.switch_cpus10.data      7540458                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total      7540458                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::.switch_cpus10.data 918333633002                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total 918333633002                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::.switch_cpus10.data     0.073072                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.038022                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.data 121787.513836                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 121787.513836                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_hits::.cpu10.data     66874354                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::.switch_cpus10.data     64717670                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total    131592024                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data      1675463                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::.switch_cpus10.data      6200838                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      7876301                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_miss_latency::.switch_cpus10.data 411829796890                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total 411829796890                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_accesses::.cpu10.data     68549817                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::.switch_cpus10.data     70918508                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total    139468325                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.024442                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::.switch_cpus10.data     0.087436                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.056474                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_miss_latency::.switch_cpus10.data 66415.184027                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 52287.209045                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_mshr_hits::.switch_cpus10.data      4413998                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total      4413998                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_misses::.switch_cpus10.data      1786840                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total      1786840                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_miss_latency::.switch_cpus10.data 123016534224                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total 123016534224                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::.switch_cpus10.data     0.025196                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.012812                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus10.data 68845.858736                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 68845.858736                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data       533938                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::.switch_cpus10.data       366429                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       900367                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data         4012                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::.switch_cpus10.data        35074                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total        39086                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_miss_latency::.switch_cpus10.data   2132128736                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total   2132128736                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data       537950                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::.switch_cpus10.data       401503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       939453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.007458                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::.switch_cpus10.data     0.087357                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.041605                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus10.data 60789.437646                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 54549.678555                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_mshr_hits::.switch_cpus10.data        26498                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total        26498                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_misses::.switch_cpus10.data         8576                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total         8576                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus10.data    360137618                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total    360137618                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus10.data     0.021360                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.009129                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus10.data 41993.658815                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41993.658815                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data       522904                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::.switch_cpus10.data       340623                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total       863527                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data        14579                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::.switch_cpus10.data        21952                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        36531                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_miss_latency::.switch_cpus10.data    367553442                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    367553442                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data       537483                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::.switch_cpus10.data       362575                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       900058                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.027125                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::.switch_cpus10.data     0.060545                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.040587                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_miss_latency::.switch_cpus10.data 16743.505922                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 10061.412006                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_mshr_misses::.switch_cpus10.data        16230                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total        16230                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus10.data    292565613                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    292565613                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus10.data     0.044763                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.018032                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus10.data 18026.223845                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 18026.223845                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_miss_latency::.switch_cpus10.data      5027590                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total      5027590                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus10.data      4466052                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total      4466052                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse          57.017794                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         328941448                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs        18216597                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           18.057239                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    206957275724                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data    23.166987                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::.switch_cpus10.data    33.850807                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.361984                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::.switch_cpus10.data     0.528919                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.890903                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       357844903                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      357844903                       # Number of data accesses
system.cpu11.numPwrStateTransitions                38                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   180074.388889                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  228881.736164                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value         7363                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value       727264                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total            18                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  937323955235                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED      3241339                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::OFF 1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst    334348614                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::.switch_cpus11.inst     57792252                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      392140866                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst    334348614                       # number of overall hits
system.cpu11.icache.overall_hits::.switch_cpus11.inst     57792252                       # number of overall hits
system.cpu11.icache.overall_hits::total     392140866                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst          184                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::.switch_cpus11.inst           67                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          251                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst          184                       # number of overall misses
system.cpu11.icache.overall_misses::.switch_cpus11.inst           67                       # number of overall misses
system.cpu11.icache.overall_misses::total          251                       # number of overall misses
system.cpu11.icache.demand_miss_latency::.switch_cpus11.inst      9862292                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      9862292                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::.switch_cpus11.inst      9862292                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      9862292                       # number of overall miss cycles
system.cpu11.icache.demand_accesses::.cpu11.inst    334348798                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::.switch_cpus11.inst     57792319                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    392141117                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst    334348798                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::.switch_cpus11.inst     57792319                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    392141117                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::.switch_cpus11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::.switch_cpus11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu11.icache.demand_avg_miss_latency::.switch_cpus11.inst 147198.388060                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total        39292                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::.switch_cpus11.inst 147198.388060                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total        39292                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           44                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.demand_mshr_hits::.switch_cpus11.inst            3                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::.switch_cpus11.inst            3                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu11.icache.demand_mshr_misses::.switch_cpus11.inst           64                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::.switch_cpus11.inst           64                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.cpu11.icache.demand_mshr_miss_latency::.switch_cpus11.inst      9254880                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      9254880                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::.switch_cpus11.inst      9254880                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      9254880                       # number of overall MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::.switch_cpus11.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::.switch_cpus11.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu11.icache.demand_avg_mshr_miss_latency::.switch_cpus11.inst 144607.500000                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 144607.500000                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::.switch_cpus11.inst 144607.500000                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 144607.500000                       # average overall mshr miss latency
system.cpu11.icache.replacements                    0                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst    334348614                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::.switch_cpus11.inst     57792252                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     392140866                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst          184                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::.switch_cpus11.inst           67                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          251                       # number of ReadReq misses
system.cpu11.icache.ReadReq_miss_latency::.switch_cpus11.inst      9862292                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      9862292                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_accesses::.cpu11.inst    334348798                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::.switch_cpus11.inst     57792319                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    392141117                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::.switch_cpus11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_miss_latency::.switch_cpus11.inst 147198.388060                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total        39292                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_mshr_hits::.switch_cpus11.inst            3                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::.switch_cpus11.inst           64                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::.switch_cpus11.inst      9254880                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      9254880                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::.switch_cpus11.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.inst 144607.500000                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 144607.500000                       # average ReadReq mshr miss latency
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         197.948926                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         392141114                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             248                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        1581214.169355                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    206959186744                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   164.448419                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::.switch_cpus11.inst    33.500507                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.263539                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::.switch_cpus11.inst     0.053687                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.317226                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.397436                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses     15293503811                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses    15293503811                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data    154679872                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::.switch_cpus11.data    153993634                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      308673506                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data    154679872                       # number of overall hits
system.cpu11.dcache.overall_hits::.switch_cpus11.data    153993634                       # number of overall hits
system.cpu11.dcache.overall_hits::total     308673506                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data      8922064                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::.switch_cpus11.data     19997971                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total     28920035                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data      8922064                       # number of overall misses
system.cpu11.dcache.overall_misses::.switch_cpus11.data     19997971                       # number of overall misses
system.cpu11.dcache.overall_misses::total     28920035                       # number of overall misses
system.cpu11.dcache.demand_miss_latency::.switch_cpus11.data 2051218172619                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 2051218172619                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::.switch_cpus11.data 2051218172619                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 2051218172619                       # number of overall miss cycles
system.cpu11.dcache.demand_accesses::.cpu11.data    163601936                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::.switch_cpus11.data    173991605                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    337593541                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data    163601936                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::.switch_cpus11.data    173991605                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    337593541                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.054535                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::.switch_cpus11.data     0.114936                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.085665                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.054535                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::.switch_cpus11.data     0.114936                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.085665                       # miss rate for overall accesses
system.cpu11.dcache.demand_avg_miss_latency::.switch_cpus11.data 102571.314491                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 70927.236866                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::.switch_cpus11.data 102571.314491                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 70927.236866                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs      1913569                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets        23216                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs           93063                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets           786                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    20.562082                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    29.536896                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks      4072647                       # number of writebacks
system.cpu11.dcache.writebacks::total         4072647                       # number of writebacks
system.cpu11.dcache.demand_mshr_hits::.switch_cpus11.data     10682231                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total     10682231                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::.switch_cpus11.data     10682231                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total     10682231                       # number of overall MSHR hits
system.cpu11.dcache.demand_mshr_misses::.switch_cpus11.data      9315740                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total      9315740                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::.switch_cpus11.data      9315740                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total      9315740                       # number of overall MSHR misses
system.cpu11.dcache.demand_mshr_miss_latency::.switch_cpus11.data 1042919096719                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total 1042919096719                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::.switch_cpus11.data 1042919096719                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total 1042919096719                       # number of overall MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::.switch_cpus11.data     0.053541                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.027595                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::.switch_cpus11.data     0.053541                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.027595                       # mshr miss rate for overall accesses
system.cpu11.dcache.demand_avg_mshr_miss_latency::.switch_cpus11.data 111952.361994                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 111952.361994                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::.switch_cpus11.data 111952.361994                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 111952.361994                       # average overall mshr miss latency
system.cpu11.dcache.replacements             18103653                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data     87823635                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::.switch_cpus11.data     89291075                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     177114710                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data      7248764                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::.switch_cpus11.data     13791177                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total     21039941                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_miss_latency::.switch_cpus11.data 1622059337762                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 1622059337762                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_accesses::.cpu11.data     95072399                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::.switch_cpus11.data    103082252                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    198154651                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.076245                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::.switch_cpus11.data     0.133788                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.106179                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::.switch_cpus11.data 117615.729083                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 77094.291175                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_mshr_hits::.switch_cpus11.data      6262586                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total      6262586                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::.switch_cpus11.data      7528591                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total      7528591                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::.switch_cpus11.data 917832683150                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total 917832683150                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::.switch_cpus11.data     0.073035                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.037994                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.data 121912.942694                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 121912.942694                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_hits::.cpu11.data     66856237                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::.switch_cpus11.data     64702559                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total    131558796                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data      1673300                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::.switch_cpus11.data      6206794                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      7880094                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_miss_latency::.switch_cpus11.data 429158834857                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total 429158834857                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_accesses::.cpu11.data     68529537                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::.switch_cpus11.data     70909353                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total    139438890                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.024417                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::.switch_cpus11.data     0.087531                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.056513                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_miss_latency::.switch_cpus11.data 69143.399130                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 54461.131410                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_mshr_hits::.switch_cpus11.data      4419645                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total      4419645                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_misses::.switch_cpus11.data      1787149                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total      1787149                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_miss_latency::.switch_cpus11.data 125086413569                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total 125086413569                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::.switch_cpus11.data     0.025203                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.012817                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus11.data 69992.157100                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 69992.157100                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data       543577                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::.switch_cpus11.data       367117                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total       910694                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data         4088                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::.switch_cpus11.data        34967                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total        39055                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_miss_latency::.switch_cpus11.data   2174745580                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total   2174745580                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data       547665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::.switch_cpus11.data       402084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       949749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.007464                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::.switch_cpus11.data     0.086964                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.041121                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus11.data 62194.228272                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 55684.178210                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_mshr_hits::.switch_cpus11.data        26610                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total        26610                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_misses::.switch_cpus11.data         8357                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total         8357                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus11.data    380040910                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total    380040910                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus11.data     0.020784                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.008799                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus11.data 45475.758047                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45475.758047                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data       532254                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::.switch_cpus11.data       341804                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total       874058                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data        14940                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::.switch_cpus11.data        21684                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        36624                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_miss_latency::.switch_cpus11.data    366103210                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    366103210                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data       547194                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::.switch_cpus11.data       363488                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       910682                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.027303                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::.switch_cpus11.data     0.059655                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.040216                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_miss_latency::.switch_cpus11.data 16883.564379                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  9996.265017                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_mshr_misses::.switch_cpus11.data        16097                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total        16097                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus11.data    291384172                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    291384172                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus11.data     0.044285                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.017676                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus11.data 18101.768777                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 18101.768777                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_miss_latency::.switch_cpus11.data      3654156                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total      3654156                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus11.data      3260414                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total      3260414                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse          57.021505                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         328766779                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs        18213867                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           18.050356                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    206959199246                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data    23.165420                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::.switch_cpus11.data    33.856084                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.361960                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::.switch_cpus11.data     0.529001                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.890961                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       357667839                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      357667839                       # Number of data accesses
system.cpu12.numPwrStateTransitions                34                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   55316.625000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  78075.666135                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value         8614                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value       320903                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  937326311508                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED       885066                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::OFF 1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst    334321797                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::.switch_cpus12.inst     57780760                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      392102557                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst    334321797                       # number of overall hits
system.cpu12.icache.overall_hits::.switch_cpus12.inst     57780760                       # number of overall hits
system.cpu12.icache.overall_hits::total     392102557                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst          184                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::.switch_cpus12.inst           60                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          244                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst          184                       # number of overall misses
system.cpu12.icache.overall_misses::.switch_cpus12.inst           60                       # number of overall misses
system.cpu12.icache.overall_misses::total          244                       # number of overall misses
system.cpu12.icache.demand_miss_latency::.switch_cpus12.inst     11083916                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     11083916                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::.switch_cpus12.inst     11083916                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     11083916                       # number of overall miss cycles
system.cpu12.icache.demand_accesses::.cpu12.inst    334321981                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::.switch_cpus12.inst     57780820                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    392102801                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst    334321981                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::.switch_cpus12.inst     57780820                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    392102801                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::.switch_cpus12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::.switch_cpus12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu12.icache.demand_avg_miss_latency::.switch_cpus12.inst 184731.933333                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 45425.885246                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::.switch_cpus12.inst 184731.933333                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 45425.885246                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs          189                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           63                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.demand_mshr_hits::.switch_cpus12.inst            6                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::.switch_cpus12.inst            6                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu12.icache.demand_mshr_misses::.switch_cpus12.inst           54                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::.switch_cpus12.inst           54                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu12.icache.demand_mshr_miss_latency::.switch_cpus12.inst      9399406                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      9399406                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::.switch_cpus12.inst      9399406                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      9399406                       # number of overall MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::.switch_cpus12.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::.switch_cpus12.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu12.icache.demand_avg_mshr_miss_latency::.switch_cpus12.inst 174063.074074                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 174063.074074                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::.switch_cpus12.inst 174063.074074                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 174063.074074                       # average overall mshr miss latency
system.cpu12.icache.replacements                    0                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst    334321797                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::.switch_cpus12.inst     57780760                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     392102557                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst          184                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::.switch_cpus12.inst           60                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          244                       # number of ReadReq misses
system.cpu12.icache.ReadReq_miss_latency::.switch_cpus12.inst     11083916                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     11083916                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_accesses::.cpu12.inst    334321981                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::.switch_cpus12.inst     57780820                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    392102801                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::.switch_cpus12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_miss_latency::.switch_cpus12.inst 184731.933333                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 45425.885246                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_mshr_hits::.switch_cpus12.inst            6                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::.switch_cpus12.inst           54                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::.switch_cpus12.inst      9399406                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      9399406                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::.switch_cpus12.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.inst 174063.074074                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 174063.074074                       # average ReadReq mshr miss latency
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         192.974532                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         392102795                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             238                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        1647490.735294                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    206961147772                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   164.440588                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::.switch_cpus12.inst    28.533944                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.263527                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::.switch_cpus12.inst     0.045727                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.309254                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.381410                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses     15292009477                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses    15292009477                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data    154741022                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::.switch_cpus12.data    153947568                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      308688590                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data    154741022                       # number of overall hits
system.cpu12.dcache.overall_hits::.switch_cpus12.data    153947568                       # number of overall hits
system.cpu12.dcache.overall_hits::total     308688590                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data      8928784                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::.switch_cpus12.data     20012972                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total     28941756                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data      8928784                       # number of overall misses
system.cpu12.dcache.overall_misses::.switch_cpus12.data     20012972                       # number of overall misses
system.cpu12.dcache.overall_misses::total     28941756                       # number of overall misses
system.cpu12.dcache.demand_miss_latency::.switch_cpus12.data 2042199475111                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 2042199475111                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::.switch_cpus12.data 2042199475111                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 2042199475111                       # number of overall miss cycles
system.cpu12.dcache.demand_accesses::.cpu12.data    163669806                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::.switch_cpus12.data    173960540                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    337630346                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data    163669806                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::.switch_cpus12.data    173960540                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    337630346                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.054554                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::.switch_cpus12.data     0.115043                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.085720                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.054554                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::.switch_cpus12.data     0.115043                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.085720                       # miss rate for overall accesses
system.cpu12.dcache.demand_avg_miss_latency::.switch_cpus12.data 102043.788155                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 70562.390033                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::.switch_cpus12.data 102043.788155                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 70562.390033                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs      1902506                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets        16905                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           92954                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets           710                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    20.467177                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    23.809859                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks      4078106                       # number of writebacks
system.cpu12.dcache.writebacks::total         4078106                       # number of writebacks
system.cpu12.dcache.demand_mshr_hits::.switch_cpus12.data     10694330                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total     10694330                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::.switch_cpus12.data     10694330                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total     10694330                       # number of overall MSHR hits
system.cpu12.dcache.demand_mshr_misses::.switch_cpus12.data      9318642                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total      9318642                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::.switch_cpus12.data      9318642                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total      9318642                       # number of overall MSHR misses
system.cpu12.dcache.demand_mshr_miss_latency::.switch_cpus12.data 1042992691168                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total 1042992691168                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::.switch_cpus12.data 1042992691168                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total 1042992691168                       # number of overall MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::.switch_cpus12.data     0.053568                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.027600                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::.switch_cpus12.data     0.053568                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.027600                       # mshr miss rate for overall accesses
system.cpu12.dcache.demand_avg_mshr_miss_latency::.switch_cpus12.data 111925.395478                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 111925.395478                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::.switch_cpus12.data 111925.395478                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 111925.395478                       # average overall mshr miss latency
system.cpu12.dcache.replacements             18116869                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data     87875816                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::.switch_cpus12.data     89313911                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     177189727                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data      7251220                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::.switch_cpus12.data     13789667                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total     21040887                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_miss_latency::.switch_cpus12.data 1618763793446                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 1618763793446                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_accesses::.cpu12.data     95127036                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::.switch_cpus12.data    103103578                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    198230614                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.076227                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::.switch_cpus12.data     0.133746                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.106143                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::.switch_cpus12.data 117389.621769                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 76934.199278                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_mshr_hits::.switch_cpus12.data      6260836                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total      6260836                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::.switch_cpus12.data      7528831                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total      7528831                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::.switch_cpus12.data 917920855714                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total 917920855714                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::.switch_cpus12.data     0.073022                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.037980                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.data 121920.767741                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 121920.767741                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_hits::.cpu12.data     66865206                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::.switch_cpus12.data     64633657                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total    131498863                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data      1677564                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::.switch_cpus12.data      6223305                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      7900869                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_miss_latency::.switch_cpus12.data 423435681665                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total 423435681665                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_accesses::.cpu12.data     68542770                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::.switch_cpus12.data     70856962                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total    139399732                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.024475                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::.switch_cpus12.data     0.087829                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.056678                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_miss_latency::.switch_cpus12.data 68040.322894                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 53593.558084                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_mshr_hits::.switch_cpus12.data      4433494                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total      4433494                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_misses::.switch_cpus12.data      1789811                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total      1789811                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_miss_latency::.switch_cpus12.data 125071835454                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total 125071835454                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::.switch_cpus12.data     0.025259                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.012839                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus12.data 69879.912155                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 69879.912155                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data       535011                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::.switch_cpus12.data       358940                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total       893951                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data         4005                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::.switch_cpus12.data        34206                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total        38211                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_miss_latency::.switch_cpus12.data   2112879420                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total   2112879420                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data       539016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::.switch_cpus12.data       393146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       932162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.007430                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::.switch_cpus12.data     0.087006                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.040992                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus12.data 61769.263287                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 55295.056921                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_mshr_hits::.switch_cpus12.data        25842                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total        25842                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_misses::.switch_cpus12.data         8364                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total         8364                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus12.data    364602254                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total    364602254                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus12.data     0.021275                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.008973                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus12.data 43591.852463                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43591.852463                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data       523895                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::.switch_cpus12.data       334086                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total       857981                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data        14655                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::.switch_cpus12.data        21266                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        35921                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_miss_latency::.switch_cpus12.data    355694402                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    355694402                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data       538550                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::.switch_cpus12.data       355352                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total       893902                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.027212                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::.switch_cpus12.data     0.059845                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.040184                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_miss_latency::.switch_cpus12.data 16725.966425                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  9902.129729                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_mshr_misses::.switch_cpus12.data        15692                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total        15692                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus12.data    283122054                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    283122054                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus12.data     0.044159                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.017554                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus12.data 18042.445450                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 18042.445450                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_miss_latency::.switch_cpus12.data      4924002                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total      4924002                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus12.data      4403188                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total      4403188                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse          57.025863                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         328756833                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs        18224497                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           18.039282                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    206961160274                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data    23.169007                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::.switch_cpus12.data    33.856856                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.362016                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::.switch_cpus12.data     0.529013                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.891029                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       357680907                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      357680907                       # Number of data accesses
system.cpu13.numPwrStateTransitions                38                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   160251.444444                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  195587.688187                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value         4281                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value       635242                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total            18                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  937324312048                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED      2884526                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::OFF 1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst    334367115                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::.switch_cpus13.inst     58096141                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      392463256                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst    334367115                       # number of overall hits
system.cpu13.icache.overall_hits::.switch_cpus13.inst     58096141                       # number of overall hits
system.cpu13.icache.overall_hits::total     392463256                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst          184                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::.switch_cpus13.inst           62                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          246                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst          184                       # number of overall misses
system.cpu13.icache.overall_misses::.switch_cpus13.inst           62                       # number of overall misses
system.cpu13.icache.overall_misses::total          246                       # number of overall misses
system.cpu13.icache.demand_miss_latency::.switch_cpus13.inst      9512236                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      9512236                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::.switch_cpus13.inst      9512236                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      9512236                       # number of overall miss cycles
system.cpu13.icache.demand_accesses::.cpu13.inst    334367299                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::.switch_cpus13.inst     58096203                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    392463502                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst    334367299                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::.switch_cpus13.inst     58096203                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    392463502                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::.switch_cpus13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::.switch_cpus13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu13.icache.demand_avg_miss_latency::.switch_cpus13.inst 153423.161290                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 38667.626016                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::.switch_cpus13.inst 153423.161290                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 38667.626016                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           57                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs    28.500000                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.demand_mshr_hits::.switch_cpus13.inst            5                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::.switch_cpus13.inst            5                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu13.icache.demand_mshr_misses::.switch_cpus13.inst           57                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::.switch_cpus13.inst           57                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu13.icache.demand_mshr_miss_latency::.switch_cpus13.inst      8398086                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      8398086                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::.switch_cpus13.inst      8398086                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      8398086                       # number of overall MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::.switch_cpus13.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::.switch_cpus13.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu13.icache.demand_avg_mshr_miss_latency::.switch_cpus13.inst 147334.842105                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 147334.842105                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::.switch_cpus13.inst 147334.842105                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 147334.842105                       # average overall mshr miss latency
system.cpu13.icache.replacements                    0                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst    334367115                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::.switch_cpus13.inst     58096141                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     392463256                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst          184                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::.switch_cpus13.inst           62                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          246                       # number of ReadReq misses
system.cpu13.icache.ReadReq_miss_latency::.switch_cpus13.inst      9512236                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      9512236                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_accesses::.cpu13.inst    334367299                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::.switch_cpus13.inst     58096203                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    392463502                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::.switch_cpus13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_miss_latency::.switch_cpus13.inst 153423.161290                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 38667.626016                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_mshr_hits::.switch_cpus13.inst            5                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::.switch_cpus13.inst           57                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::.switch_cpus13.inst      8398086                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      8398086                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::.switch_cpus13.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.inst 147334.842105                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 147334.842105                       # average ReadReq mshr miss latency
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         194.148238                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         392463497                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             241                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        1628479.240664                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    206963108800                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   164.443066                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::.switch_cpus13.inst    29.705172                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.263531                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::.switch_cpus13.inst     0.047604                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.311135                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          241                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.386218                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses     15306076819                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses    15306076819                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data    154620382                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::.switch_cpus13.data    154502756                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      309123138                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data    154620382                       # number of overall hits
system.cpu13.dcache.overall_hits::.switch_cpus13.data    154502756                       # number of overall hits
system.cpu13.dcache.overall_hits::total     309123138                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data      8947520                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::.switch_cpus13.data     19993525                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total     28941045                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data      8947520                       # number of overall misses
system.cpu13.dcache.overall_misses::.switch_cpus13.data     19993525                       # number of overall misses
system.cpu13.dcache.overall_misses::total     28941045                       # number of overall misses
system.cpu13.dcache.demand_miss_latency::.switch_cpus13.data 2025956905733                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 2025956905733                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::.switch_cpus13.data 2025956905733                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 2025956905733                       # number of overall miss cycles
system.cpu13.dcache.demand_accesses::.cpu13.data    163567902                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::.switch_cpus13.data    174496281                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    338064183                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data    163567902                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::.switch_cpus13.data    174496281                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    338064183                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.054702                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::.switch_cpus13.data     0.114579                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.085608                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.054702                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::.switch_cpus13.data     0.114579                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.085608                       # miss rate for overall accesses
system.cpu13.dcache.demand_avg_miss_latency::.switch_cpus13.data 101330.651085                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 70002.894012                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::.switch_cpus13.data 101330.651085                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 70002.894012                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs      2124248                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets        15123                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs           96880                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets           621                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    21.926590                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    24.352657                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks      4086614                       # number of writebacks
system.cpu13.dcache.writebacks::total         4086614                       # number of writebacks
system.cpu13.dcache.demand_mshr_hits::.switch_cpus13.data     10661138                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total     10661138                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::.switch_cpus13.data     10661138                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total     10661138                       # number of overall MSHR hits
system.cpu13.dcache.demand_mshr_misses::.switch_cpus13.data      9332387                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total      9332387                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::.switch_cpus13.data      9332387                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total      9332387                       # number of overall MSHR misses
system.cpu13.dcache.demand_mshr_miss_latency::.switch_cpus13.data 1040709652897                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total 1040709652897                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::.switch_cpus13.data 1040709652897                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total 1040709652897                       # number of overall MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::.switch_cpus13.data     0.053482                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.027605                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::.switch_cpus13.data     0.053482                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.027605                       # mshr miss rate for overall accesses
system.cpu13.dcache.demand_avg_mshr_miss_latency::.switch_cpus13.data 111515.912585                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 111515.912585                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::.switch_cpus13.data 111515.912585                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 111515.912585                       # average overall mshr miss latency
system.cpu13.dcache.replacements             18142968                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data     87788746                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::.switch_cpus13.data     89606084                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     177394830                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data      7267942                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::.switch_cpus13.data     13809167                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total     21077109                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_miss_latency::.switch_cpus13.data 1617837472068                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 1617837472068                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_accesses::.cpu13.data     95056688                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::.switch_cpus13.data    103415251                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    198471939                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.076459                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::.switch_cpus13.data     0.133531                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.106197                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::.switch_cpus13.data 117156.775066                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 76758.035083                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_mshr_hits::.switch_cpus13.data      6260911                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total      6260911                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::.switch_cpus13.data      7548256                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total      7548256                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::.switch_cpus13.data 919664586554                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total 919664586554                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::.switch_cpus13.data     0.072990                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.038032                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.data 121838.022790                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 121838.022790                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_hits::.cpu13.data     66831636                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::.switch_cpus13.data     64896672                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total    131728308                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data      1679578                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::.switch_cpus13.data      6184358                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      7863936                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_miss_latency::.switch_cpus13.data 408119433665                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total 408119433665                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_accesses::.cpu13.data     68511214                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::.switch_cpus13.data     71081030                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total    139592244                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.024515                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::.switch_cpus13.data     0.087004                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.056335                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_miss_latency::.switch_cpus13.data 65992.207059                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 51897.603651                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_mshr_hits::.switch_cpus13.data      4400227                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total      4400227                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_misses::.switch_cpus13.data      1784131                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total      1784131                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_miss_latency::.switch_cpus13.data 121045066343                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total 121045066343                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::.switch_cpus13.data     0.025100                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.012781                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus13.data 67845.391590                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 67845.391590                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data       546277                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::.switch_cpus13.data       379884                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       926161                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data         4050                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::.switch_cpus13.data        36242                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        40292                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_miss_latency::.switch_cpus13.data   1996869224                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total   1996869224                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data       550327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::.switch_cpus13.data       416126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       966453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.007359                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::.switch_cpus13.data     0.087094                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.041691                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus13.data 55098.207163                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 49559.943016                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_mshr_hits::.switch_cpus13.data        27550                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total        27550                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_misses::.switch_cpus13.data         8692                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total         8692                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus13.data    358985086                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total    358985086                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus13.data     0.020888                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.008994                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus13.data 41300.631155                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41300.631155                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data       534704                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::.switch_cpus13.data       353605                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total       888309                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data        15140                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::.switch_cpus13.data        22449                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        37589                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_miss_latency::.switch_cpus13.data    377229990                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    377229990                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data       549844                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::.switch_cpus13.data       376054                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       925898                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.027535                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::.switch_cpus13.data     0.059696                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.040597                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_miss_latency::.switch_cpus13.data 16803.866096                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 10035.648461                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_mshr_misses::.switch_cpus13.data        16664                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total        16664                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus13.data    299998494                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    299998494                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus13.data     0.044313                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.017998                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus13.data 18002.790086                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 18002.790086                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_miss_latency::.switch_cpus13.data      5079384                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total      5079384                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus13.data      4522314                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total      4522314                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse          57.038318                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         329289916                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs        18255667                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           18.037682                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    206963121302                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data    23.188103                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::.switch_cpus13.data    33.850215                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.362314                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::.switch_cpus13.data     0.528910                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.891224                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       358212201                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      358212201                       # Number of data accesses
system.switch_cpus18.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu18.pwrStateResidencyTicks::ON  937327196574                       # Cumulative time (in ticks) in various power states
system.cpu18.pwrStateResidencyTicks::OFF 1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.demand_hits::.cpu18.inst   2000049465                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::.switch_cpus18.inst    345914555                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total     2345964020                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::.cpu18.inst   2000049465                       # number of overall hits
system.cpu18.icache.overall_hits::.switch_cpus18.inst    345914555                       # number of overall hits
system.cpu18.icache.overall_hits::total    2345964020                       # number of overall hits
system.cpu18.icache.demand_misses::.cpu18.inst          874                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::.switch_cpus18.inst           70                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total          944                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::.cpu18.inst          874                       # number of overall misses
system.cpu18.icache.overall_misses::.switch_cpus18.inst           70                       # number of overall misses
system.cpu18.icache.overall_misses::total          944                       # number of overall misses
system.cpu18.icache.demand_miss_latency::.switch_cpus18.inst     15618735                       # number of demand (read+write) miss cycles
system.cpu18.icache.demand_miss_latency::total     15618735                       # number of demand (read+write) miss cycles
system.cpu18.icache.overall_miss_latency::.switch_cpus18.inst     15618735                       # number of overall miss cycles
system.cpu18.icache.overall_miss_latency::total     15618735                       # number of overall miss cycles
system.cpu18.icache.demand_accesses::.cpu18.inst   2000050339                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::.switch_cpus18.inst    345914625                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total   2345964964                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::.cpu18.inst   2000050339                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::.switch_cpus18.inst    345914625                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total   2345964964                       # number of overall (read+write) accesses
system.cpu18.icache.demand_miss_rate::.cpu18.inst     0.000000                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::.switch_cpus18.inst     0.000000                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::.cpu18.inst     0.000000                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::.switch_cpus18.inst     0.000000                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu18.icache.demand_avg_miss_latency::.switch_cpus18.inst 223124.785714                       # average overall miss latency
system.cpu18.icache.demand_avg_miss_latency::total 16545.270127                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::.switch_cpus18.inst 223124.785714                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::total 16545.270127                       # average overall miss latency
system.cpu18.icache.blocked_cycles::no_mshrs          108                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs           54                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.writebacks::.writebacks          297                       # number of writebacks
system.cpu18.icache.writebacks::total             297                       # number of writebacks
system.cpu18.icache.demand_mshr_hits::.switch_cpus18.inst           23                       # number of demand (read+write) MSHR hits
system.cpu18.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu18.icache.overall_mshr_hits::.switch_cpus18.inst           23                       # number of overall MSHR hits
system.cpu18.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu18.icache.demand_mshr_misses::.switch_cpus18.inst           47                       # number of demand (read+write) MSHR misses
system.cpu18.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu18.icache.overall_mshr_misses::.switch_cpus18.inst           47                       # number of overall MSHR misses
system.cpu18.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu18.icache.demand_mshr_miss_latency::.switch_cpus18.inst     11132649                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::total     11132649                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::.switch_cpus18.inst     11132649                       # number of overall MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::total     11132649                       # number of overall MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_rate::.switch_cpus18.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu18.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu18.icache.overall_mshr_miss_rate::.switch_cpus18.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu18.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu18.icache.demand_avg_mshr_miss_latency::.switch_cpus18.inst 236864.872340                       # average overall mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::total 236864.872340                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::.switch_cpus18.inst 236864.872340                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::total 236864.872340                       # average overall mshr miss latency
system.cpu18.icache.replacements                  297                       # number of replacements
system.cpu18.icache.ReadReq_hits::.cpu18.inst   2000049465                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::.switch_cpus18.inst    345914555                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total    2345964020                       # number of ReadReq hits
system.cpu18.icache.ReadReq_misses::.cpu18.inst          874                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::.switch_cpus18.inst           70                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total          944                       # number of ReadReq misses
system.cpu18.icache.ReadReq_miss_latency::.switch_cpus18.inst     15618735                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_miss_latency::total     15618735                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_accesses::.cpu18.inst   2000050339                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::.switch_cpus18.inst    345914625                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total   2345964964                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_miss_rate::.cpu18.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::.switch_cpus18.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_avg_miss_latency::.switch_cpus18.inst 223124.785714                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_avg_miss_latency::total 16545.270127                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_mshr_hits::.switch_cpus18.inst           23                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_misses::.switch_cpus18.inst           47                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_miss_latency::.switch_cpus18.inst     11132649                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_latency::total     11132649                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_rate::.switch_cpus18.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus18.inst 236864.872340                       # average ReadReq mshr miss latency
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::total 236864.872340                       # average ReadReq mshr miss latency
system.cpu18.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.tags.tagsinuse         623.968750                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs        2345964941                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs             921                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs        2547193.204126                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::.cpu18.inst   599.197737                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_blocks::.switch_cpus18.inst    24.771013                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::.cpu18.inst     0.960253                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::.switch_cpus18.inst     0.039697                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.999950                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses     91492634517                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses    91492634517                       # Number of data accesses
system.cpu18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.demand_hits::.cpu18.data    674335386                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::.switch_cpus18.data    916721283                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total     1591056669                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::.cpu18.data    674335386                       # number of overall hits
system.cpu18.dcache.overall_hits::.switch_cpus18.data    916721283                       # number of overall hits
system.cpu18.dcache.overall_hits::total    1591056669                       # number of overall hits
system.cpu18.dcache.demand_misses::.cpu18.data      4691602                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::.switch_cpus18.data     18611359                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total     23302961                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::.cpu18.data      4691602                       # number of overall misses
system.cpu18.dcache.overall_misses::.switch_cpus18.data     18611359                       # number of overall misses
system.cpu18.dcache.overall_misses::total     23302961                       # number of overall misses
system.cpu18.dcache.demand_miss_latency::.switch_cpus18.data 915247257399                       # number of demand (read+write) miss cycles
system.cpu18.dcache.demand_miss_latency::total 915247257399                       # number of demand (read+write) miss cycles
system.cpu18.dcache.overall_miss_latency::.switch_cpus18.data 915247257399                       # number of overall miss cycles
system.cpu18.dcache.overall_miss_latency::total 915247257399                       # number of overall miss cycles
system.cpu18.dcache.demand_accesses::.cpu18.data    679026988                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::.switch_cpus18.data    935332642                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total   1614359630                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::.cpu18.data    679026988                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::.switch_cpus18.data    935332642                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total   1614359630                       # number of overall (read+write) accesses
system.cpu18.dcache.demand_miss_rate::.cpu18.data     0.006909                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::.switch_cpus18.data     0.019898                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.014435                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::.cpu18.data     0.006909                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::.switch_cpus18.data     0.019898                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.014435                       # miss rate for overall accesses
system.cpu18.dcache.demand_avg_miss_latency::.switch_cpus18.data 49176.809571                       # average overall miss latency
system.cpu18.dcache.demand_avg_miss_latency::total 39276.006916                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::.switch_cpus18.data 49176.809571                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::total 39276.006916                       # average overall miss latency
system.cpu18.dcache.blocked_cycles::no_mshrs        54654                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets         7681                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs             392                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets            39                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs   139.423469                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets   196.948718                       # average number of cycles each access was blocked
system.cpu18.dcache.writebacks::.writebacks      4452128                       # number of writebacks
system.cpu18.dcache.writebacks::total         4452128                       # number of writebacks
system.cpu18.dcache.demand_mshr_hits::.switch_cpus18.data     12861016                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.demand_mshr_hits::total     12861016                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.overall_mshr_hits::.switch_cpus18.data     12861016                       # number of overall MSHR hits
system.cpu18.dcache.overall_mshr_hits::total     12861016                       # number of overall MSHR hits
system.cpu18.dcache.demand_mshr_misses::.switch_cpus18.data      5750343                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.demand_mshr_misses::total      5750343                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.overall_mshr_misses::.switch_cpus18.data      5750343                       # number of overall MSHR misses
system.cpu18.dcache.overall_mshr_misses::total      5750343                       # number of overall MSHR misses
system.cpu18.dcache.demand_mshr_miss_latency::.switch_cpus18.data 242592493860                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::total 242592493860                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::.switch_cpus18.data 242592493860                       # number of overall MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::total 242592493860                       # number of overall MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_rate::.switch_cpus18.data     0.006148                       # mshr miss rate for demand accesses
system.cpu18.dcache.demand_mshr_miss_rate::total     0.003562                       # mshr miss rate for demand accesses
system.cpu18.dcache.overall_mshr_miss_rate::.switch_cpus18.data     0.006148                       # mshr miss rate for overall accesses
system.cpu18.dcache.overall_mshr_miss_rate::total     0.003562                       # mshr miss rate for overall accesses
system.cpu18.dcache.demand_avg_mshr_miss_latency::.switch_cpus18.data 42187.482357                       # average overall mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::total 42187.482357                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::.switch_cpus18.data 42187.482357                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::total 42187.482357                       # average overall mshr miss latency
system.cpu18.dcache.replacements             10441903                       # number of replacements
system.cpu18.dcache.ReadReq_hits::.cpu18.data    384313637                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::.switch_cpus18.data    550050263                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total     934363900                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_misses::.cpu18.data      3939442                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::.switch_cpus18.data     18602186                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total     22541628                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_miss_latency::.switch_cpus18.data 914311650462                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_miss_latency::total 914311650462                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_accesses::.cpu18.data    388253079                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::.switch_cpus18.data    568652449                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total    956905528                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_miss_rate::.cpu18.data     0.010147                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::.switch_cpus18.data     0.032713                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.023557                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_miss_latency::.switch_cpus18.data 49150.763811                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_avg_miss_latency::total 40561.030040                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_mshr_hits::.switch_cpus18.data     12853766                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_hits::total     12853766                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_misses::.switch_cpus18.data      5748420                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_misses::total      5748420                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_miss_latency::.switch_cpus18.data 242405983104                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_latency::total 242405983104                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_rate::.switch_cpus18.data     0.010109                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_mshr_miss_rate::total     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus18.data 42169.149628                       # average ReadReq mshr miss latency
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::total 42169.149628                       # average ReadReq mshr miss latency
system.cpu18.dcache.WriteReq_hits::.cpu18.data    290021749                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::.switch_cpus18.data    366671020                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total    656692769                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_misses::.cpu18.data       752160                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::.switch_cpus18.data         9173                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total       761333                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_miss_latency::.switch_cpus18.data    935606937                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::total    935606937                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_accesses::.cpu18.data    290773909                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::.switch_cpus18.data    366680193                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total    657454102                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_miss_rate::.cpu18.data     0.002587                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::.switch_cpus18.data     0.000025                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.001158                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_miss_latency::.switch_cpus18.data 101995.741524                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::total  1228.906322                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_mshr_hits::.switch_cpus18.data         7250                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::total         7250                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_misses::.switch_cpus18.data         1923                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::total         1923                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_miss_latency::.switch_cpus18.data    186510756                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::total    186510756                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_rate::.switch_cpus18.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus18.data 96989.472699                       # average WriteReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::total 96989.472699                       # average WriteReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_hits::.cpu18.data     22683159                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::.switch_cpus18.data     32826366                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::total     55509525                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_misses::.cpu18.data           99                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::.switch_cpus18.data          330                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total          429                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_miss_latency::.switch_cpus18.data     25604634                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::total     25604634                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_accesses::.cpu18.data     22683258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::.switch_cpus18.data     32826696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total     55509954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_miss_rate::.cpu18.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::.switch_cpus18.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus18.data 77589.800000                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::total 59684.461538                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_mshr_hits::.switch_cpus18.data          215                       # number of LoadLockedReq MSHR hits
system.cpu18.dcache.LoadLockedReq_mshr_hits::total          215                       # number of LoadLockedReq MSHR hits
system.cpu18.dcache.LoadLockedReq_mshr_misses::.switch_cpus18.data          115                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::total          115                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus18.data      1185948                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::total      1185948                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus18.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus18.data 10312.591304                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10312.591304                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.StoreCondReq_hits::.cpu18.data     22683258                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::.switch_cpus18.data     32826386                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::total     55509644                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_accesses::.cpu18.data     22683258                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::.switch_cpus18.data     32826386                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total     55509644                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.tags.tagsinuse         255.999312                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs        1712517997                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs        10442159                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs          164.000375                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::.cpu18.data   148.092643                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_blocks::.switch_cpus18.data   107.906668                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::.cpu18.data     0.578487                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::.switch_cpus18.data     0.421510                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses     55222577455                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses    55222577455                       # Number of data accesses
system.cpu19.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu19.pwrStateResidencyTicks::ON  937327196574                       # Cumulative time (in ticks) in various power states
system.cpu19.pwrStateResidencyTicks::OFF 1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.demand_hits::.cpu19.inst   1939399136                       # number of demand (read+write) hits
system.cpu19.icache.demand_hits::.switch_cpus19.inst    437206245                       # number of demand (read+write) hits
system.cpu19.icache.demand_hits::total     2376605381                       # number of demand (read+write) hits
system.cpu19.icache.overall_hits::.cpu19.inst   1939399136                       # number of overall hits
system.cpu19.icache.overall_hits::.switch_cpus19.inst    437206245                       # number of overall hits
system.cpu19.icache.overall_hits::total    2376605381                       # number of overall hits
system.cpu19.icache.demand_misses::.cpu19.inst          862                       # number of demand (read+write) misses
system.cpu19.icache.demand_misses::.switch_cpus19.inst           77                       # number of demand (read+write) misses
system.cpu19.icache.demand_misses::total          939                       # number of demand (read+write) misses
system.cpu19.icache.overall_misses::.cpu19.inst          862                       # number of overall misses
system.cpu19.icache.overall_misses::.switch_cpus19.inst           77                       # number of overall misses
system.cpu19.icache.overall_misses::total          939                       # number of overall misses
system.cpu19.icache.demand_miss_latency::.switch_cpus19.inst     15454437                       # number of demand (read+write) miss cycles
system.cpu19.icache.demand_miss_latency::total     15454437                       # number of demand (read+write) miss cycles
system.cpu19.icache.overall_miss_latency::.switch_cpus19.inst     15454437                       # number of overall miss cycles
system.cpu19.icache.overall_miss_latency::total     15454437                       # number of overall miss cycles
system.cpu19.icache.demand_accesses::.cpu19.inst   1939399998                       # number of demand (read+write) accesses
system.cpu19.icache.demand_accesses::.switch_cpus19.inst    437206322                       # number of demand (read+write) accesses
system.cpu19.icache.demand_accesses::total   2376606320                       # number of demand (read+write) accesses
system.cpu19.icache.overall_accesses::.cpu19.inst   1939399998                       # number of overall (read+write) accesses
system.cpu19.icache.overall_accesses::.switch_cpus19.inst    437206322                       # number of overall (read+write) accesses
system.cpu19.icache.overall_accesses::total   2376606320                       # number of overall (read+write) accesses
system.cpu19.icache.demand_miss_rate::.cpu19.inst     0.000000                       # miss rate for demand accesses
system.cpu19.icache.demand_miss_rate::.switch_cpus19.inst     0.000000                       # miss rate for demand accesses
system.cpu19.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu19.icache.overall_miss_rate::.cpu19.inst     0.000000                       # miss rate for overall accesses
system.cpu19.icache.overall_miss_rate::.switch_cpus19.inst     0.000000                       # miss rate for overall accesses
system.cpu19.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu19.icache.demand_avg_miss_latency::.switch_cpus19.inst 200706.974026                       # average overall miss latency
system.cpu19.icache.demand_avg_miss_latency::total 16458.399361                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::.switch_cpus19.inst 200706.974026                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::total 16458.399361                       # average overall miss latency
system.cpu19.icache.blocked_cycles::no_mshrs         3152                       # number of cycles access was blocked
system.cpu19.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu19.icache.avg_blocked_cycles::no_mshrs          394                       # average number of cycles each access was blocked
system.cpu19.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu19.icache.writebacks::.writebacks          294                       # number of writebacks
system.cpu19.icache.writebacks::total             294                       # number of writebacks
system.cpu19.icache.demand_mshr_hits::.switch_cpus19.inst           21                       # number of demand (read+write) MSHR hits
system.cpu19.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu19.icache.overall_mshr_hits::.switch_cpus19.inst           21                       # number of overall MSHR hits
system.cpu19.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu19.icache.demand_mshr_misses::.switch_cpus19.inst           56                       # number of demand (read+write) MSHR misses
system.cpu19.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu19.icache.overall_mshr_misses::.switch_cpus19.inst           56                       # number of overall MSHR misses
system.cpu19.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu19.icache.demand_mshr_miss_latency::.switch_cpus19.inst     12959943                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_latency::total     12959943                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::.switch_cpus19.inst     12959943                       # number of overall MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::total     12959943                       # number of overall MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_rate::.switch_cpus19.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu19.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu19.icache.overall_mshr_miss_rate::.switch_cpus19.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu19.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu19.icache.demand_avg_mshr_miss_latency::.switch_cpus19.inst 231427.553571                       # average overall mshr miss latency
system.cpu19.icache.demand_avg_mshr_miss_latency::total 231427.553571                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::.switch_cpus19.inst 231427.553571                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::total 231427.553571                       # average overall mshr miss latency
system.cpu19.icache.replacements                  294                       # number of replacements
system.cpu19.icache.ReadReq_hits::.cpu19.inst   1939399136                       # number of ReadReq hits
system.cpu19.icache.ReadReq_hits::.switch_cpus19.inst    437206245                       # number of ReadReq hits
system.cpu19.icache.ReadReq_hits::total    2376605381                       # number of ReadReq hits
system.cpu19.icache.ReadReq_misses::.cpu19.inst          862                       # number of ReadReq misses
system.cpu19.icache.ReadReq_misses::.switch_cpus19.inst           77                       # number of ReadReq misses
system.cpu19.icache.ReadReq_misses::total          939                       # number of ReadReq misses
system.cpu19.icache.ReadReq_miss_latency::.switch_cpus19.inst     15454437                       # number of ReadReq miss cycles
system.cpu19.icache.ReadReq_miss_latency::total     15454437                       # number of ReadReq miss cycles
system.cpu19.icache.ReadReq_accesses::.cpu19.inst   1939399998                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_accesses::.switch_cpus19.inst    437206322                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_accesses::total   2376606320                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_miss_rate::.cpu19.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_miss_rate::.switch_cpus19.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_avg_miss_latency::.switch_cpus19.inst 200706.974026                       # average ReadReq miss latency
system.cpu19.icache.ReadReq_avg_miss_latency::total 16458.399361                       # average ReadReq miss latency
system.cpu19.icache.ReadReq_mshr_hits::.switch_cpus19.inst           21                       # number of ReadReq MSHR hits
system.cpu19.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu19.icache.ReadReq_mshr_misses::.switch_cpus19.inst           56                       # number of ReadReq MSHR misses
system.cpu19.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu19.icache.ReadReq_mshr_miss_latency::.switch_cpus19.inst     12959943                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_latency::total     12959943                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_rate::.switch_cpus19.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus19.inst 231427.553571                       # average ReadReq mshr miss latency
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::total 231427.553571                       # average ReadReq mshr miss latency
system.cpu19.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.tags.tagsinuse         623.927144                       # Cycle average of tags in use
system.cpu19.icache.tags.total_refs        2376606299                       # Total number of references to valid blocks.
system.cpu19.icache.tags.sampled_refs             918                       # Sample count of references to valid blocks.
system.cpu19.icache.tags.avg_refs        2588895.750545                       # Average number of references to valid blocks.
system.cpu19.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu19.icache.tags.occ_blocks::.cpu19.inst   594.950501                       # Average occupied blocks per requestor
system.cpu19.icache.tags.occ_blocks::.switch_cpus19.inst    28.976642                       # Average occupied blocks per requestor
system.cpu19.icache.tags.occ_percent::.cpu19.inst     0.953446                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_percent::.switch_cpus19.inst     0.046437                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu19.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu19.icache.tags.tag_accesses     92687647398                       # Number of tag accesses
system.cpu19.icache.tags.data_accesses    92687647398                       # Number of data accesses
system.cpu19.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu19.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.demand_hits::.cpu19.data    696320617                       # number of demand (read+write) hits
system.cpu19.dcache.demand_hits::.switch_cpus19.data    903501492                       # number of demand (read+write) hits
system.cpu19.dcache.demand_hits::total     1599822109                       # number of demand (read+write) hits
system.cpu19.dcache.overall_hits::.cpu19.data    696320617                       # number of overall hits
system.cpu19.dcache.overall_hits::.switch_cpus19.data    903501492                       # number of overall hits
system.cpu19.dcache.overall_hits::total    1599822109                       # number of overall hits
system.cpu19.dcache.demand_misses::.cpu19.data      7063883                       # number of demand (read+write) misses
system.cpu19.dcache.demand_misses::.switch_cpus19.data     34738437                       # number of demand (read+write) misses
system.cpu19.dcache.demand_misses::total     41802320                       # number of demand (read+write) misses
system.cpu19.dcache.overall_misses::.cpu19.data      7063883                       # number of overall misses
system.cpu19.dcache.overall_misses::.switch_cpus19.data     34738437                       # number of overall misses
system.cpu19.dcache.overall_misses::total     41802320                       # number of overall misses
system.cpu19.dcache.demand_miss_latency::.switch_cpus19.data 1756195431440                       # number of demand (read+write) miss cycles
system.cpu19.dcache.demand_miss_latency::total 1756195431440                       # number of demand (read+write) miss cycles
system.cpu19.dcache.overall_miss_latency::.switch_cpus19.data 1756195431440                       # number of overall miss cycles
system.cpu19.dcache.overall_miss_latency::total 1756195431440                       # number of overall miss cycles
system.cpu19.dcache.demand_accesses::.cpu19.data    703384500                       # number of demand (read+write) accesses
system.cpu19.dcache.demand_accesses::.switch_cpus19.data    938239929                       # number of demand (read+write) accesses
system.cpu19.dcache.demand_accesses::total   1641624429                       # number of demand (read+write) accesses
system.cpu19.dcache.overall_accesses::.cpu19.data    703384500                       # number of overall (read+write) accesses
system.cpu19.dcache.overall_accesses::.switch_cpus19.data    938239929                       # number of overall (read+write) accesses
system.cpu19.dcache.overall_accesses::total   1641624429                       # number of overall (read+write) accesses
system.cpu19.dcache.demand_miss_rate::.cpu19.data     0.010043                       # miss rate for demand accesses
system.cpu19.dcache.demand_miss_rate::.switch_cpus19.data     0.037025                       # miss rate for demand accesses
system.cpu19.dcache.demand_miss_rate::total     0.025464                       # miss rate for demand accesses
system.cpu19.dcache.overall_miss_rate::.cpu19.data     0.010043                       # miss rate for overall accesses
system.cpu19.dcache.overall_miss_rate::.switch_cpus19.data     0.037025                       # miss rate for overall accesses
system.cpu19.dcache.overall_miss_rate::total     0.025464                       # miss rate for overall accesses
system.cpu19.dcache.demand_avg_miss_latency::.switch_cpus19.data 50554.820052                       # average overall miss latency
system.cpu19.dcache.demand_avg_miss_latency::total 42011.913010                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::.switch_cpus19.data 50554.820052                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::total 42011.913010                       # average overall miss latency
system.cpu19.dcache.blocked_cycles::no_mshrs        63659                       # number of cycles access was blocked
system.cpu19.dcache.blocked_cycles::no_targets        10608                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_mshrs            1677                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_targets            56                       # number of cycles access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_mshrs    37.960048                       # average number of cycles each access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_targets   189.428571                       # average number of cycles each access was blocked
system.cpu19.dcache.writebacks::.writebacks      8831458                       # number of writebacks
system.cpu19.dcache.writebacks::total         8831458                       # number of writebacks
system.cpu19.dcache.demand_mshr_hits::.switch_cpus19.data     24949390                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.demand_mshr_hits::total     24949390                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.overall_mshr_hits::.switch_cpus19.data     24949390                       # number of overall MSHR hits
system.cpu19.dcache.overall_mshr_hits::total     24949390                       # number of overall MSHR hits
system.cpu19.dcache.demand_mshr_misses::.switch_cpus19.data      9789047                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.demand_mshr_misses::total      9789047                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.overall_mshr_misses::.switch_cpus19.data      9789047                       # number of overall MSHR misses
system.cpu19.dcache.overall_mshr_misses::total      9789047                       # number of overall MSHR misses
system.cpu19.dcache.demand_mshr_miss_latency::.switch_cpus19.data 367591090717                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_latency::total 367591090717                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::.switch_cpus19.data 367591090717                       # number of overall MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::total 367591090717                       # number of overall MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_rate::.switch_cpus19.data     0.010433                       # mshr miss rate for demand accesses
system.cpu19.dcache.demand_mshr_miss_rate::total     0.005963                       # mshr miss rate for demand accesses
system.cpu19.dcache.overall_mshr_miss_rate::.switch_cpus19.data     0.010433                       # mshr miss rate for overall accesses
system.cpu19.dcache.overall_mshr_miss_rate::total     0.005963                       # mshr miss rate for overall accesses
system.cpu19.dcache.demand_avg_mshr_miss_latency::.switch_cpus19.data 37551.264257                       # average overall mshr miss latency
system.cpu19.dcache.demand_avg_mshr_miss_latency::total 37551.264257                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::.switch_cpus19.data 37551.264257                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::total 37551.264257                       # average overall mshr miss latency
system.cpu19.dcache.replacements             16852883                       # number of replacements
system.cpu19.dcache.ReadReq_hits::.cpu19.data    399371432                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_hits::.switch_cpus19.data    488787196                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_hits::total     888158628                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_misses::.cpu19.data      6616602                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_misses::.switch_cpus19.data     34568991                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_misses::total     41185593                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_miss_latency::.switch_cpus19.data 1735313416020                       # number of ReadReq miss cycles
system.cpu19.dcache.ReadReq_miss_latency::total 1735313416020                       # number of ReadReq miss cycles
system.cpu19.dcache.ReadReq_accesses::.cpu19.data    405988034                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_accesses::.switch_cpus19.data    523356187                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_accesses::total    929344221                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_miss_rate::.cpu19.data     0.016298                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_miss_rate::.switch_cpus19.data     0.066053                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_miss_rate::total     0.044317                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_avg_miss_latency::.switch_cpus19.data 50198.555579                       # average ReadReq miss latency
system.cpu19.dcache.ReadReq_avg_miss_latency::total 42133.991273                       # average ReadReq miss latency
system.cpu19.dcache.ReadReq_mshr_hits::.switch_cpus19.data     24833611                       # number of ReadReq MSHR hits
system.cpu19.dcache.ReadReq_mshr_hits::total     24833611                       # number of ReadReq MSHR hits
system.cpu19.dcache.ReadReq_mshr_misses::.switch_cpus19.data      9735380                       # number of ReadReq MSHR misses
system.cpu19.dcache.ReadReq_mshr_misses::total      9735380                       # number of ReadReq MSHR misses
system.cpu19.dcache.ReadReq_mshr_miss_latency::.switch_cpus19.data 363683876613                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_latency::total 363683876613                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_rate::.switch_cpus19.data     0.018602                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_mshr_miss_rate::total     0.010476                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus19.data 37356.926654                       # average ReadReq mshr miss latency
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::total 37356.926654                       # average ReadReq mshr miss latency
system.cpu19.dcache.WriteReq_hits::.cpu19.data    296949185                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_hits::.switch_cpus19.data    414714296                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_hits::total    711663481                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_misses::.cpu19.data       447281                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_misses::.switch_cpus19.data       169446                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_misses::total       616727                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_miss_latency::.switch_cpus19.data  20882015420                       # number of WriteReq miss cycles
system.cpu19.dcache.WriteReq_miss_latency::total  20882015420                       # number of WriteReq miss cycles
system.cpu19.dcache.WriteReq_accesses::.cpu19.data    297396466                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::.switch_cpus19.data    414883742                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::total    712280208                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_miss_rate::.cpu19.data     0.001504                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_miss_rate::.switch_cpus19.data     0.000408                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_miss_rate::total     0.000866                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_avg_miss_latency::.switch_cpus19.data 123236.992434                       # average WriteReq miss latency
system.cpu19.dcache.WriteReq_avg_miss_latency::total 33859.414976                       # average WriteReq miss latency
system.cpu19.dcache.WriteReq_mshr_hits::.switch_cpus19.data       115779                       # number of WriteReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_hits::total       115779                       # number of WriteReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_misses::.switch_cpus19.data        53667                       # number of WriteReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_misses::total        53667                       # number of WriteReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_miss_latency::.switch_cpus19.data   3907214104                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_latency::total   3907214104                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_rate::.switch_cpus19.data     0.000129                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus19.data 72804.779548                       # average WriteReq mshr miss latency
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::total 72804.779548                       # average WriteReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_hits::.cpu19.data     15529252                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_hits::.switch_cpus19.data     22255017                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_hits::total     37784269                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_misses::.cpu19.data           96                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_misses::.switch_cpus19.data          261                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_misses::total          357                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_miss_latency::.switch_cpus19.data     23710203                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.LoadLockedReq_miss_latency::total     23710203                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.LoadLockedReq_accesses::.cpu19.data     15529348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::.switch_cpus19.data     22255278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::total     37784626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_miss_rate::.cpu19.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::.switch_cpus19.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus19.data 90843.689655                       # average LoadLockedReq miss latency
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::total 66415.134454                       # average LoadLockedReq miss latency
system.cpu19.dcache.LoadLockedReq_mshr_hits::.switch_cpus19.data          148                       # number of LoadLockedReq MSHR hits
system.cpu19.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu19.dcache.LoadLockedReq_mshr_misses::.switch_cpus19.data          113                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_misses::total          113                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus19.data      1177608                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::total      1177608                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus19.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus19.data 10421.309735                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10421.309735                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.StoreCondReq_hits::.cpu19.data     15529348                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_hits::.switch_cpus19.data     22255061                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_hits::total     37784409                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_accesses::.cpu19.data     15529348                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::.switch_cpus19.data     22255061                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::total     37784409                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.tags.tagsinuse         255.999319                       # Cycle average of tags in use
system.cpu19.dcache.tags.total_refs        1692243926                       # Total number of references to valid blocks.
system.cpu19.dcache.tags.sampled_refs        16853139                       # Sample count of references to valid blocks.
system.cpu19.dcache.tags.avg_refs          100.411201                       # Average number of references to valid blocks.
system.cpu19.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu19.dcache.tags.occ_blocks::.cpu19.data   138.767929                       # Average occupied blocks per requestor
system.cpu19.dcache.tags.occ_blocks::.switch_cpus19.data   117.231390                       # Average occupied blocks per requestor
system.cpu19.dcache.tags.occ_percent::.cpu19.data     0.542062                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_percent::.switch_cpus19.data     0.457935                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu19.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu19.dcache.tags.tag_accesses     54967043987                       # Number of tag accesses
system.cpu19.dcache.tags.data_accesses    54967043987                       # Number of data accesses
system.switch_cpus7.numPwrStateTransitions           20                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean 124004.300000                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::stdev 89925.711209                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value        36800                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value       262224                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::ON 962455659975                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED      1240043                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 1037543099982                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus6.numPwrStateTransitions           26                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean 283612.384615                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::stdev 255514.341117                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value        28191                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value       716407                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::ON 983516564797                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED      3686961                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 1016479748242                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.numPwrStateTransitions           14                       # Number of power state transitions
system.switch_cpus14.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::mean       238101                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::stdev 239333.589762                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::min_value        20528                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::max_value       612335                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::total            7                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateResidencyTicks::ON 1026306981885                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::CLK_GATED      1666707                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::OFF 973691351408                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numPwrStateTransitions           24                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean 398190.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::stdev 232590.700021                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value        24127                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value       691097                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total           12                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::ON 1040451680022                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED      4778286                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 959543541692                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numPwrStateTransitions           24                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean 169653.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::stdev 118184.342816                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value        34799                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value       435378                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total           12                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::ON 1008608106444                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED      2035840                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 991389857716                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions           14                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 350125.285714                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 324550.487327                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        14554                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value       986166                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            7                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 838755642641                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED      2450877                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 1161241906482                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions           28                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 254390.928571                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 219943.653590                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value        29288                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value       655494                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total           14                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 873033081807                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED      3561473                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 1126963356720                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         6580                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         3290                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 211910.796353                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 108783.319570                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         3290    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value         1037                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value       735183                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         3290                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 1061777209200                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED    697186520                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 937525604280                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions           36                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 269588.166667                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 274607.499108                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value        12199                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value       961977                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total           18                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 1056466962411                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED      4852587                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 943528185002                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.numPwrStateTransitions           26                       # Number of power state transitions
system.switch_cpus15.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::mean 191993.692308                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::stdev 163856.423955                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::min_value        12215                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::max_value       459571                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateResidencyTicks::ON 938371747920                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::CLK_GATED      2495918                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::OFF 1061625756162                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.numPwrStateTransitions           24                       # Number of power state transitions
system.switch_cpus16.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::mean 157329.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::stdev 142540.018876                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::min_value        12153                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::max_value       504137                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::total           12                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateResidencyTicks::ON 839000478570                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::CLK_GATED      1887954                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::OFF 1160997633476                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.numPwrStateTransitions            6                       # Number of power state transitions
system.switch_cpus8.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::mean 333126.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::stdev 166204.981653                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::min_value       154150                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::max_value       482612                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateResidencyTicks::ON 862938821525                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::CLK_GATED       999379                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::OFF 1137060179096                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.numPwrStateTransitions           16                       # Number of power state transitions
system.switch_cpus9.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::mean 326229.875000                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::stdev 157272.375328                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::min_value       139971                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::max_value       568576                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateResidencyTicks::ON 1025544790187                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::CLK_GATED      2609839                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::OFF 974452599974                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.numPwrStateTransitions           22                       # Number of power state transitions
system.switch_cpus10.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::mean 244898.636364                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::stdev 216062.165349                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::min_value        19535                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::max_value       603391                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::total           11                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateResidencyTicks::ON 961919199117                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::CLK_GATED      2693885                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::OFF 1038078106998                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus19.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean    151963.800000                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   210290.173029                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         6374                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value       661132                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   937324917117                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED      2279457                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::OFF  1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst    334361249                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::.switch_cpus08.inst     57986270                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       392347519                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst    334361249                       # number of overall hits
system.cpu8.icache.overall_hits::.switch_cpus08.inst     57986270                       # number of overall hits
system.cpu8.icache.overall_hits::total      392347519                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst          185                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::.switch_cpus08.inst           71                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total           256                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst          185                       # number of overall misses
system.cpu8.icache.overall_misses::.switch_cpus08.inst           71                       # number of overall misses
system.cpu8.icache.overall_misses::total          256                       # number of overall misses
system.cpu8.icache.demand_miss_latency::.switch_cpus08.inst     10705284                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total     10705284                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::.switch_cpus08.inst     10705284                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total     10705284                       # number of overall miss cycles
system.cpu8.icache.demand_accesses::.cpu08.inst    334361434                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::.switch_cpus08.inst     57986341                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    392347775                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst    334361434                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::.switch_cpus08.inst     57986341                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    392347775                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::.switch_cpus08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::.switch_cpus08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu8.icache.demand_avg_miss_latency::.switch_cpus08.inst 150778.647887                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 41817.515625                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::.switch_cpus08.inst 150778.647887                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 41817.515625                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs           47                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs    23.500000                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.demand_mshr_hits::.switch_cpus08.inst            6                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::.switch_cpus08.inst            6                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu8.icache.demand_mshr_misses::.switch_cpus08.inst           65                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total           65                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::.switch_cpus08.inst           65                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total           65                       # number of overall MSHR misses
system.cpu8.icache.demand_mshr_miss_latency::.switch_cpus08.inst      9583710                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total      9583710                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::.switch_cpus08.inst      9583710                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total      9583710                       # number of overall MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_rate::.switch_cpus08.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::.switch_cpus08.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu8.icache.demand_avg_mshr_miss_latency::.switch_cpus08.inst 147441.692308                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 147441.692308                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::.switch_cpus08.inst 147441.692308                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 147441.692308                       # average overall mshr miss latency
system.cpu8.icache.replacements                     0                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst    334361249                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::.switch_cpus08.inst     57986270                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      392347519                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst          185                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::.switch_cpus08.inst           71                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total          256                       # number of ReadReq misses
system.cpu8.icache.ReadReq_miss_latency::.switch_cpus08.inst     10705284                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total     10705284                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_accesses::.cpu08.inst    334361434                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::.switch_cpus08.inst     57986341                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    392347775                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::.switch_cpus08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_miss_latency::.switch_cpus08.inst 150778.647887                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 41817.515625                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_mshr_hits::.switch_cpus08.inst            6                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::.switch_cpus08.inst           65                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::.switch_cpus08.inst      9583710                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total      9583710                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::.switch_cpus08.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.inst 147441.692308                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 147441.692308                       # average ReadReq mshr miss latency
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          199.376529                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          392347769                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs              250                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs         1569391.076000                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     206953144706                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   165.340963                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_blocks::.switch_cpus08.inst    34.035566                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.264969                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::.switch_cpus08.inst     0.054544                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.319514                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.400641                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses      15301563475                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses     15301563475                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data    154671811                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::.switch_cpus08.data    154308616                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total       308980427                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data    154671811                       # number of overall hits
system.cpu8.dcache.overall_hits::.switch_cpus08.data    154308616                       # number of overall hits
system.cpu8.dcache.overall_hits::total      308980427                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data      8911860                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::.switch_cpus08.data     19956588                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total      28868448                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data      8911860                       # number of overall misses
system.cpu8.dcache.overall_misses::.switch_cpus08.data     19956588                       # number of overall misses
system.cpu8.dcache.overall_misses::total     28868448                       # number of overall misses
system.cpu8.dcache.demand_miss_latency::.switch_cpus08.data 2040234451776                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total 2040234451776                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::.switch_cpus08.data 2040234451776                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total 2040234451776                       # number of overall miss cycles
system.cpu8.dcache.demand_accesses::.cpu08.data    163583671                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::.switch_cpus08.data    174265204                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total    337848875                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data    163583671                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::.switch_cpus08.data    174265204                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total    337848875                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.054479                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::.switch_cpus08.data     0.114518                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.085448                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.054479                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::.switch_cpus08.data     0.114518                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.085448                       # miss rate for overall accesses
system.cpu8.dcache.demand_avg_miss_latency::.switch_cpus08.data 102233.630908                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 70673.506653                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::.switch_cpus08.data 102233.630908                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 70673.506653                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs      2093693                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets        15936                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs            96446                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets            672                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs    21.708448                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets    23.714286                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks      4066909                       # number of writebacks
system.cpu8.dcache.writebacks::total          4066909                       # number of writebacks
system.cpu8.dcache.demand_mshr_hits::.switch_cpus08.data     10647718                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total     10647718                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::.switch_cpus08.data     10647718                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total     10647718                       # number of overall MSHR hits
system.cpu8.dcache.demand_mshr_misses::.switch_cpus08.data      9308870                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total      9308870                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::.switch_cpus08.data      9308870                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total      9308870                       # number of overall MSHR misses
system.cpu8.dcache.demand_mshr_miss_latency::.switch_cpus08.data 1042027332274                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total 1042027332274                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::.switch_cpus08.data 1042027332274                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total 1042027332274                       # number of overall MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_rate::.switch_cpus08.data     0.053418                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.027553                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::.switch_cpus08.data     0.053418                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.027553                       # mshr miss rate for overall accesses
system.cpu8.dcache.demand_avg_mshr_miss_latency::.switch_cpus08.data 111939.186203                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 111939.186203                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::.switch_cpus08.data 111939.186203                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 111939.186203                       # average overall mshr miss latency
system.cpu8.dcache.replacements              18085009                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data     87820696                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::.switch_cpus08.data     89496560                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total      177317256                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data      7238249                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::.switch_cpus08.data     13784780                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total     21023029                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_miss_latency::.switch_cpus08.data 1620845670544                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total 1620845670544                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_accesses::.cpu08.data     95058945                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::.switch_cpus08.data    103281340                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total    198340285                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.076145                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::.switch_cpus08.data     0.133468                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.105995                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::.switch_cpus08.data 117582.266133                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 77098.579398                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_mshr_hits::.switch_cpus08.data      6255804                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total      6255804                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::.switch_cpus08.data      7528976                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total      7528976                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::.switch_cpus08.data 917983590224                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total 917983590224                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::.switch_cpus08.data     0.072898                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.037960                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.data 121926.752087                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 121926.752087                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_hits::.cpu08.data     66851115                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::.switch_cpus08.data     64812056                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total     131663171                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data      1673611                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::.switch_cpus08.data      6171808                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total      7845419                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_miss_latency::.switch_cpus08.data 419388781232                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total 419388781232                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_accesses::.cpu08.data     68524726                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::.switch_cpus08.data     70983864                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total    139508590                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.024423                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::.switch_cpus08.data     0.086947                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.056236                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_miss_latency::.switch_cpus08.data 67952.337667                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 53456.517903                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_mshr_hits::.switch_cpus08.data      4391914                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total      4391914                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_misses::.switch_cpus08.data      1779894                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total      1779894                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_miss_latency::.switch_cpus08.data 124043742050                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total 124043742050                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_rate::.switch_cpus08.data     0.025075                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.012758                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus08.data 69691.645710                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 69691.645710                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data       546077                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::.switch_cpus08.data       376095                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total       922172                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data         4051                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::.switch_cpus08.data        35603                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total        39654                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_miss_latency::.switch_cpus08.data   2038736764                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total   2038736764                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data       550128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::.switch_cpus08.data       411698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total       961826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.007364                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::.switch_cpus08.data     0.086478                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.041228                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus08.data 57263.061090                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 51413.142785                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_mshr_hits::.switch_cpus08.data        27031                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total        27031                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_misses::.switch_cpus08.data         8572                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total         8572                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus08.data    401440558                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total    401440558                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus08.data     0.020821                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.008912                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus08.data 46831.609659                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46831.609659                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data       534450                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::.switch_cpus08.data       350329                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total       884779                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data        15198                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::.switch_cpus08.data        22156                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total        37354                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_miss_latency::.switch_cpus08.data    372359568                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total    372359568                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data       549648                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::.switch_cpus08.data       372485                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total       922133                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.027650                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::.switch_cpus08.data     0.059482                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.040508                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_miss_latency::.switch_cpus08.data 16806.263224                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total  9968.398779                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_mshr_misses::.switch_cpus08.data        16427                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total        16427                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus08.data    296227333                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total    296227333                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus08.data     0.044101                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.017814                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus08.data 18032.953856                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 18032.953856                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_miss_latency::.switch_cpus08.data      5688410                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total      5688410                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus08.data      5070504                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total      5070504                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse           57.016263                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs          329079670                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs         18196771                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            18.084509                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     206953157208                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data    23.165583                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_blocks::.switch_cpus08.data    33.850680                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.361962                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::.switch_cpus08.data     0.528917                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.890879                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        357929605                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       357929605                       # Number of data accesses
system.cpu9.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    260177.500000                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   296294.903700                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value        25244                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value       840824                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON   937325115154                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED      2081420                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::OFF  1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst    334340657                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::.switch_cpus09.inst     57931569                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total       392272226                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst    334340657                       # number of overall hits
system.cpu9.icache.overall_hits::.switch_cpus09.inst     57931569                       # number of overall hits
system.cpu9.icache.overall_hits::total      392272226                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst          211                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::.switch_cpus09.inst           64                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total           275                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst          211                       # number of overall misses
system.cpu9.icache.overall_misses::.switch_cpus09.inst           64                       # number of overall misses
system.cpu9.icache.overall_misses::total          275                       # number of overall misses
system.cpu9.icache.demand_miss_latency::.switch_cpus09.inst     10348084                       # number of demand (read+write) miss cycles
system.cpu9.icache.demand_miss_latency::total     10348084                       # number of demand (read+write) miss cycles
system.cpu9.icache.overall_miss_latency::.switch_cpus09.inst     10348084                       # number of overall miss cycles
system.cpu9.icache.overall_miss_latency::total     10348084                       # number of overall miss cycles
system.cpu9.icache.demand_accesses::.cpu09.inst    334340868                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::.switch_cpus09.inst     57931633                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total    392272501                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst    334340868                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::.switch_cpus09.inst     57931633                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total    392272501                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::.switch_cpus09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::.switch_cpus09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu9.icache.demand_avg_miss_latency::.switch_cpus09.inst 161688.812500                       # average overall miss latency
system.cpu9.icache.demand_avg_miss_latency::total 37629.396364                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::.switch_cpus09.inst 161688.812500                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::total 37629.396364                       # average overall miss latency
system.cpu9.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.demand_mshr_hits::.switch_cpus09.inst            7                       # number of demand (read+write) MSHR hits
system.cpu9.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu9.icache.overall_mshr_hits::.switch_cpus09.inst            7                       # number of overall MSHR hits
system.cpu9.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu9.icache.demand_mshr_misses::.switch_cpus09.inst           57                       # number of demand (read+write) MSHR misses
system.cpu9.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu9.icache.overall_mshr_misses::.switch_cpus09.inst           57                       # number of overall MSHR misses
system.cpu9.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu9.icache.demand_mshr_miss_latency::.switch_cpus09.inst      9389944                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_latency::total      9389944                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::.switch_cpus09.inst      9389944                       # number of overall MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::total      9389944                       # number of overall MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_rate::.switch_cpus09.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu9.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu9.icache.overall_mshr_miss_rate::.switch_cpus09.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu9.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu9.icache.demand_avg_mshr_miss_latency::.switch_cpus09.inst 164735.859649                       # average overall mshr miss latency
system.cpu9.icache.demand_avg_mshr_miss_latency::total 164735.859649                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::.switch_cpus09.inst 164735.859649                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::total 164735.859649                       # average overall mshr miss latency
system.cpu9.icache.replacements                     0                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst    334340657                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::.switch_cpus09.inst     57931569                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total      392272226                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst          211                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::.switch_cpus09.inst           64                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total          275                       # number of ReadReq misses
system.cpu9.icache.ReadReq_miss_latency::.switch_cpus09.inst     10348084                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_miss_latency::total     10348084                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_accesses::.cpu09.inst    334340868                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::.switch_cpus09.inst     57931633                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total    392272501                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::.switch_cpus09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_miss_latency::.switch_cpus09.inst 161688.812500                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_avg_miss_latency::total 37629.396364                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_mshr_hits::.switch_cpus09.inst            7                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_misses::.switch_cpus09.inst           57                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_miss_latency::.switch_cpus09.inst      9389944                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_latency::total      9389944                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_rate::.switch_cpus09.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.inst 164735.859649                       # average ReadReq mshr miss latency
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::total 164735.859649                       # average ReadReq mshr miss latency
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          218.223185                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs          392272494                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs              268                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs         1463703.335821                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     206955105734                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   188.654909                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_blocks::.switch_cpus09.inst    29.568276                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.302332                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::.switch_cpus09.inst     0.047385                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.349717                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          268                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024     0.429487                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses      15298627807                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses     15298627807                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data    154730108                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::.switch_cpus09.data    154181402                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total       308911510                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data    154730108                       # number of overall hits
system.cpu9.dcache.overall_hits::.switch_cpus09.data    154181402                       # number of overall hits
system.cpu9.dcache.overall_hits::total      308911510                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data      8904872                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::.switch_cpus09.data     20017988                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total      28922860                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data      8904872                       # number of overall misses
system.cpu9.dcache.overall_misses::.switch_cpus09.data     20017988                       # number of overall misses
system.cpu9.dcache.overall_misses::total     28922860                       # number of overall misses
system.cpu9.dcache.demand_miss_latency::.switch_cpus09.data 2038113220954                       # number of demand (read+write) miss cycles
system.cpu9.dcache.demand_miss_latency::total 2038113220954                       # number of demand (read+write) miss cycles
system.cpu9.dcache.overall_miss_latency::.switch_cpus09.data 2038113220954                       # number of overall miss cycles
system.cpu9.dcache.overall_miss_latency::total 2038113220954                       # number of overall miss cycles
system.cpu9.dcache.demand_accesses::.cpu09.data    163634980                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::.switch_cpus09.data    174199390                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total    337834370                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data    163634980                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::.switch_cpus09.data    174199390                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total    337834370                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.054419                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::.switch_cpus09.data     0.114914                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.085613                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.054419                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::.switch_cpus09.data     0.114914                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.085613                       # miss rate for overall accesses
system.cpu9.dcache.demand_avg_miss_latency::.switch_cpus09.data 101814.089456                       # average overall miss latency
system.cpu9.dcache.demand_avg_miss_latency::total 70467.209016                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::.switch_cpus09.data 101814.089456                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::total 70467.209016                       # average overall miss latency
system.cpu9.dcache.blocked_cycles::no_mshrs      2068179                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets        26967                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs            95753                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets            884                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs    21.599104                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets    30.505656                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks      4075658                       # number of writebacks
system.cpu9.dcache.writebacks::total          4075658                       # number of writebacks
system.cpu9.dcache.demand_mshr_hits::.switch_cpus09.data     10693615                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.demand_mshr_hits::total     10693615                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.overall_mshr_hits::.switch_cpus09.data     10693615                       # number of overall MSHR hits
system.cpu9.dcache.overall_mshr_hits::total     10693615                       # number of overall MSHR hits
system.cpu9.dcache.demand_mshr_misses::.switch_cpus09.data      9324373                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.demand_mshr_misses::total      9324373                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.overall_mshr_misses::.switch_cpus09.data      9324373                       # number of overall MSHR misses
system.cpu9.dcache.overall_mshr_misses::total      9324373                       # number of overall MSHR misses
system.cpu9.dcache.demand_mshr_miss_latency::.switch_cpus09.data 1041178063946                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_latency::total 1041178063946                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::.switch_cpus09.data 1041178063946                       # number of overall MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::total 1041178063946                       # number of overall MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_rate::.switch_cpus09.data     0.053527                       # mshr miss rate for demand accesses
system.cpu9.dcache.demand_mshr_miss_rate::total     0.027600                       # mshr miss rate for demand accesses
system.cpu9.dcache.overall_mshr_miss_rate::.switch_cpus09.data     0.053527                       # mshr miss rate for overall accesses
system.cpu9.dcache.overall_mshr_miss_rate::total     0.027600                       # mshr miss rate for overall accesses
system.cpu9.dcache.demand_avg_mshr_miss_latency::.switch_cpus09.data 111661.992066                       # average overall mshr miss latency
system.cpu9.dcache.demand_avg_mshr_miss_latency::total 111661.992066                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::.switch_cpus09.data 111661.992066                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::total 111661.992066                       # average overall mshr miss latency
system.cpu9.dcache.replacements              18095354                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data     87871465                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::.switch_cpus09.data     89421209                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total      177292674                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data      7232162                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::.switch_cpus09.data     13804015                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total     21036177                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_miss_latency::.switch_cpus09.data 1619998026156                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_miss_latency::total 1619998026156                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_accesses::.cpu09.data     95103627                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::.switch_cpus09.data    103225224                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total    198328851                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.076045                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::.switch_cpus09.data     0.133727                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.106067                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_miss_latency::.switch_cpus09.data 117357.017227                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_avg_miss_latency::total 77010.096756                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_mshr_hits::.switch_cpus09.data      6270072                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_hits::total      6270072                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_misses::.switch_cpus09.data      7533943                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_misses::total      7533943                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_miss_latency::.switch_cpus09.data 918493952476                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_latency::total 918493952476                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_rate::.switch_cpus09.data     0.072985                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_mshr_miss_rate::total     0.037987                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.data 121914.109581                       # average ReadReq mshr miss latency
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::total 121914.109581                       # average ReadReq mshr miss latency
system.cpu9.dcache.WriteReq_hits::.cpu09.data     66858643                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::.switch_cpus09.data     64760193                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total     131618836                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data      1672710                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::.switch_cpus09.data      6213973                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total      7886683                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_miss_latency::.switch_cpus09.data 418115194798                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_miss_latency::total 418115194798                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_accesses::.cpu09.data     68531353                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::.switch_cpus09.data     70974166                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total    139505519                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.024408                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::.switch_cpus09.data     0.087553                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.056533                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_miss_latency::.switch_cpus09.data 67286.290880                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_avg_miss_latency::total 53015.341785                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_mshr_hits::.switch_cpus09.data      4423543                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_hits::total      4423543                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_misses::.switch_cpus09.data      1790430                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_misses::total      1790430                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_miss_latency::.switch_cpus09.data 122684111470                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_latency::total 122684111470                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_rate::.switch_cpus09.data     0.025227                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_mshr_miss_rate::total     0.012834                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus09.data 68522.149132                       # average WriteReq mshr miss latency
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::total 68522.149132                       # average WriteReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data       538791                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::.switch_cpus09.data       372175                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total       910966                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data         4082                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::.switch_cpus09.data        35472                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total        39554                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_miss_latency::.switch_cpus09.data   2052395280                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_miss_latency::total   2052395280                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data       542873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::.switch_cpus09.data       407647                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total       950520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.007519                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::.switch_cpus09.data     0.087016                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.041613                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus09.data 57859.587280                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::total 51888.438085                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_mshr_hits::.switch_cpus09.data        26949                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_hits::total        26949                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_misses::.switch_cpus09.data         8523                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_misses::total         8523                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus09.data    391816760                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::total    391816760                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus09.data     0.020908                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::total     0.008967                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus09.data 45971.695412                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45971.695412                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data       527589                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::.switch_cpus09.data       346441                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total       874030                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data        14802                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::.switch_cpus09.data        22136                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total        36938                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_miss_latency::.switch_cpus09.data    372727484                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_miss_latency::total    372727484                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data       542391                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::.switch_cpus09.data       368577                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total       910968                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.027290                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::.switch_cpus09.data     0.060058                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.040548                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_miss_latency::.switch_cpus09.data 16838.068486                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_avg_miss_latency::total 10090.624398                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_mshr_misses::.switch_cpus09.data        16410                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_misses::total        16410                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus09.data    296578855                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::total    296578855                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus09.data     0.044523                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::total     0.018014                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus09.data 18073.056368                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::total 18073.056368                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_miss_latency::.switch_cpus09.data      4256038                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_miss_latency::total      4256038                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus09.data      3786454                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::total      3786454                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse           57.043520                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs          328997341                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs         18205442                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            18.071373                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     206955118236                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data    23.191743                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_blocks::.switch_cpus09.data    33.851776                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.362371                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::.switch_cpus09.data     0.528934                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.891305                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses        357901300                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses       357901300                       # Number of data accesses
system.cpu6.numPwrStateTransitions                 50                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples           24                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    144642.833333                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   183968.739813                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10           24    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value         5125                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value       611008                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total             24                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON   937323725146                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED      3471428                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::OFF  1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst    334334875                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::.switch_cpus06.inst     57936900                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       392271775                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst    334334875                       # number of overall hits
system.cpu6.icache.overall_hits::.switch_cpus06.inst     57936900                       # number of overall hits
system.cpu6.icache.overall_hits::total      392271775                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst          186                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::.switch_cpus06.inst           60                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           246                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst          186                       # number of overall misses
system.cpu6.icache.overall_misses::.switch_cpus06.inst           60                       # number of overall misses
system.cpu6.icache.overall_misses::total          246                       # number of overall misses
system.cpu6.icache.demand_miss_latency::.switch_cpus06.inst     10053394                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     10053394                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::.switch_cpus06.inst     10053394                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     10053394                       # number of overall miss cycles
system.cpu6.icache.demand_accesses::.cpu06.inst    334335061                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::.switch_cpus06.inst     57936960                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    392272021                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst    334335061                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::.switch_cpus06.inst     57936960                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    392272021                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::.switch_cpus06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::.switch_cpus06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu6.icache.demand_avg_miss_latency::.switch_cpus06.inst 167556.566667                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 40867.455285                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::.switch_cpus06.inst 167556.566667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 40867.455285                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs          150                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.demand_mshr_hits::.switch_cpus06.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::.switch_cpus06.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.demand_mshr_misses::.switch_cpus06.inst           53                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::.switch_cpus06.inst           53                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu6.icache.demand_mshr_miss_latency::.switch_cpus06.inst      8545888                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      8545888                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::.switch_cpus06.inst      8545888                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      8545888                       # number of overall MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_rate::.switch_cpus06.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::.switch_cpus06.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu6.icache.demand_avg_mshr_miss_latency::.switch_cpus06.inst 161243.169811                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 161243.169811                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::.switch_cpus06.inst 161243.169811                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 161243.169811                       # average overall mshr miss latency
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst    334334875                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::.switch_cpus06.inst     57936900                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      392271775                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst          186                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::.switch_cpus06.inst           60                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          246                       # number of ReadReq misses
system.cpu6.icache.ReadReq_miss_latency::.switch_cpus06.inst     10053394                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     10053394                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_accesses::.cpu06.inst    334335061                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::.switch_cpus06.inst     57936960                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    392272021                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::.switch_cpus06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_miss_latency::.switch_cpus06.inst 167556.566667                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 40867.455285                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_mshr_hits::.switch_cpus06.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::.switch_cpus06.inst           53                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::.switch_cpus06.inst      8545888                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      8545888                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::.switch_cpus06.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.inst 161243.169811                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 161243.169811                       # average ReadReq mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          194.128415                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          392272014                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              239                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         1641305.497908                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     206949222650                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   166.237686                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::.switch_cpus06.inst    27.890729                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.266407                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::.switch_cpus06.inst     0.044697                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.311103                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.383013                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses      15298609058                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses     15298609058                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data    154749554                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::.switch_cpus06.data    153945632                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       308695186                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data    154749554                       # number of overall hits
system.cpu6.dcache.overall_hits::.switch_cpus06.data    153945632                       # number of overall hits
system.cpu6.dcache.overall_hits::total      308695186                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data      8899797                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::.switch_cpus06.data     20036188                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total      28935985                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data      8899797                       # number of overall misses
system.cpu6.dcache.overall_misses::.switch_cpus06.data     20036188                       # number of overall misses
system.cpu6.dcache.overall_misses::total     28935985                       # number of overall misses
system.cpu6.dcache.demand_miss_latency::.switch_cpus06.data 2035322031224                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total 2035322031224                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::.switch_cpus06.data 2035322031224                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total 2035322031224                       # number of overall miss cycles
system.cpu6.dcache.demand_accesses::.cpu06.data    163649351                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::.switch_cpus06.data    173981820                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    337631171                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data    163649351                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::.switch_cpus06.data    173981820                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    337631171                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.054383                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::.switch_cpus06.data     0.115163                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.085703                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.054383                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::.switch_cpus06.data     0.115163                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.085703                       # miss rate for overall accesses
system.cpu6.dcache.demand_avg_miss_latency::.switch_cpus06.data 101582.298550                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 70338.785123                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::.switch_cpus06.data 101582.298550                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 70338.785123                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs      1897085                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets        17287                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs            93435                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets            678                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    20.303794                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    25.497050                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks      4074360                       # number of writebacks
system.cpu6.dcache.writebacks::total          4074360                       # number of writebacks
system.cpu6.dcache.demand_mshr_hits::.switch_cpus06.data     10703100                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total     10703100                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::.switch_cpus06.data     10703100                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total     10703100                       # number of overall MSHR hits
system.cpu6.dcache.demand_mshr_misses::.switch_cpus06.data      9333088                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total      9333088                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::.switch_cpus06.data      9333088                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total      9333088                       # number of overall MSHR misses
system.cpu6.dcache.demand_mshr_miss_latency::.switch_cpus06.data 1041241378460                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total 1041241378460                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::.switch_cpus06.data 1041241378460                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total 1041241378460                       # number of overall MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_rate::.switch_cpus06.data     0.053644                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.027643                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::.switch_cpus06.data     0.053644                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.027643                       # mshr miss rate for overall accesses
system.cpu6.dcache.demand_avg_mshr_miss_latency::.switch_cpus06.data 111564.508816                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 111564.508816                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::.switch_cpus06.data 111564.508816                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 111564.508816                       # average overall mshr miss latency
system.cpu6.dcache.replacements              18097414                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data     87883504                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::.switch_cpus06.data     89278833                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      177162337                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data      7226310                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::.switch_cpus06.data     13821022                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total     21047332                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_miss_latency::.switch_cpus06.data 1617407979124                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total 1617407979124                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_accesses::.cpu06.data     95109814                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::.switch_cpus06.data    103099855                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    198209669                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.075979                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::.switch_cpus06.data     0.134055                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.106187                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::.switch_cpus06.data 117025.208347                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 76846.223508                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_mshr_hits::.switch_cpus06.data      6277616                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total      6277616                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::.switch_cpus06.data      7543406                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total      7543406                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::.switch_cpus06.data 917516898214                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total 917516898214                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::.switch_cpus06.data     0.073166                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.038058                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.data 121631.647324                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 121631.647324                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_hits::.cpu06.data     66866050                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::.switch_cpus06.data     64666799                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total     131532849                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data      1673487                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::.switch_cpus06.data      6215166                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      7888653                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_miss_latency::.switch_cpus06.data 417914052100                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total 417914052100                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_accesses::.cpu06.data     68539537                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::.switch_cpus06.data     70881965                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total    139421502                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.024416                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::.switch_cpus06.data     0.087683                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.056581                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_miss_latency::.switch_cpus06.data 67241.012082                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 52976.604764                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_mshr_hits::.switch_cpus06.data      4425484                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total      4425484                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_misses::.switch_cpus06.data      1789682                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total      1789682                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_miss_latency::.switch_cpus06.data 123724480246                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total 123724480246                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_rate::.switch_cpus06.data     0.025249                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.012836                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus06.data 69132.102936                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 69132.102936                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data       537757                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::.switch_cpus06.data       381931                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       919688                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data         4126                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::.switch_cpus06.data        36118                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total        40244                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_miss_latency::.switch_cpus06.data   2148449676                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   2148449676                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data       541883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::.switch_cpus06.data       418049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       959932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.007614                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::.switch_cpus06.data     0.086397                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.041924                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus06.data 59484.181738                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 53385.589802                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_mshr_hits::.switch_cpus06.data        27346                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total        27346                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_misses::.switch_cpus06.data         8772                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         8772                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus06.data    374874020                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    374874020                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus06.data     0.020983                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.009138                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus06.data 42735.296398                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42735.296398                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data       526548                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::.switch_cpus06.data       355512                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       882060                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data        14830                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::.switch_cpus06.data        22624                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        37454                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_miss_latency::.switch_cpus06.data    379519642                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    379519642                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data       541378                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::.switch_cpus06.data       378136                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       919514                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.027393                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::.switch_cpus06.data     0.059830                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.040732                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_miss_latency::.switch_cpus06.data 16775.090258                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 10132.953543                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_mshr_misses::.switch_cpus06.data        16729                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total        16729                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus06.data    301903541                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    301903541                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus06.data     0.044241                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.018193                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus06.data 18046.717736                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 18046.717736                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_miss_latency::.switch_cpus06.data      5109746                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      5109746                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus06.data      4570576                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      4570576                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse           57.018452                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          328802436                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs         18208906                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            18.057232                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     206949235152                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data    23.168454                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::.switch_cpus06.data    33.849999                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.362007                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::.switch_cpus06.data     0.528906                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.890913                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        357719523                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       357719523                       # Number of data accesses
system.cpu7.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    115764.466667                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   143726.385314                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         7416                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value       431599                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON   937325460107                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED      1736467                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::OFF  1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst    334320161                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::.switch_cpus07.inst     57994651                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       392314812                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst    334320161                       # number of overall hits
system.cpu7.icache.overall_hits::.switch_cpus07.inst     57994651                       # number of overall hits
system.cpu7.icache.overall_hits::total      392314812                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst          185                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::.switch_cpus07.inst           64                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           249                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst          185                       # number of overall misses
system.cpu7.icache.overall_misses::.switch_cpus07.inst           64                       # number of overall misses
system.cpu7.icache.overall_misses::total          249                       # number of overall misses
system.cpu7.icache.demand_miss_latency::.switch_cpus07.inst     10914246                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     10914246                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::.switch_cpus07.inst     10914246                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     10914246                       # number of overall miss cycles
system.cpu7.icache.demand_accesses::.cpu07.inst    334320346                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::.switch_cpus07.inst     57994715                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    392315061                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst    334320346                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::.switch_cpus07.inst     57994715                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    392315061                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::.switch_cpus07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::.switch_cpus07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu7.icache.demand_avg_miss_latency::.switch_cpus07.inst 170535.093750                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 43832.313253                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::.switch_cpus07.inst 170535.093750                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 43832.313253                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs          189                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          189                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.demand_mshr_hits::.switch_cpus07.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::.switch_cpus07.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.demand_mshr_misses::.switch_cpus07.inst           57                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::.switch_cpus07.inst           57                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu7.icache.demand_mshr_miss_latency::.switch_cpus07.inst      9407036                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      9407036                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::.switch_cpus07.inst      9407036                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      9407036                       # number of overall MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_rate::.switch_cpus07.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::.switch_cpus07.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu7.icache.demand_avg_mshr_miss_latency::.switch_cpus07.inst 165035.719298                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 165035.719298                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::.switch_cpus07.inst 165035.719298                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 165035.719298                       # average overall mshr miss latency
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst    334320161                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::.switch_cpus07.inst     57994651                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      392314812                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst          185                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::.switch_cpus07.inst           64                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          249                       # number of ReadReq misses
system.cpu7.icache.ReadReq_miss_latency::.switch_cpus07.inst     10914246                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     10914246                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_accesses::.cpu07.inst    334320346                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::.switch_cpus07.inst     57994715                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    392315061                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::.switch_cpus07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_miss_latency::.switch_cpus07.inst 170535.093750                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 43832.313253                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_mshr_hits::.switch_cpus07.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::.switch_cpus07.inst           57                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::.switch_cpus07.inst      9407036                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      9407036                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::.switch_cpus07.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.inst 165035.719298                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 165035.719298                       # average ReadReq mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          195.263320                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          392315054                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              242                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         1621136.586777                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     206951183678                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   165.343859                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::.switch_cpus07.inst    29.919461                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.264974                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::.switch_cpus07.inst     0.047948                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.312922                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.387821                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses      15300287621                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses     15300287621                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data    154746998                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::.switch_cpus07.data    154303145                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       309050143                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data    154746998                       # number of overall hits
system.cpu7.dcache.overall_hits::.switch_cpus07.data    154303145                       # number of overall hits
system.cpu7.dcache.overall_hits::total      309050143                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data      8931953                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::.switch_cpus07.data     20007242                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total      28939195                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data      8931953                       # number of overall misses
system.cpu7.dcache.overall_misses::.switch_cpus07.data     20007242                       # number of overall misses
system.cpu7.dcache.overall_misses::total     28939195                       # number of overall misses
system.cpu7.dcache.demand_miss_latency::.switch_cpus07.data 2025348141310                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total 2025348141310                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::.switch_cpus07.data 2025348141310                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total 2025348141310                       # number of overall miss cycles
system.cpu7.dcache.demand_accesses::.cpu07.data    163678951                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::.switch_cpus07.data    174310387                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    337989338                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data    163678951                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::.switch_cpus07.data    174310387                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    337989338                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.054570                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::.switch_cpus07.data     0.114779                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.085622                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.054570                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::.switch_cpus07.data     0.114779                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.085622                       # miss rate for overall accesses
system.cpu7.dcache.demand_avg_miss_latency::.switch_cpus07.data 101230.751410                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 69986.333114                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::.switch_cpus07.data 101230.751410                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 69986.333114                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs      2053344                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets        14736                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs            96060                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets            603                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    21.375640                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    24.437811                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks      4081428                       # number of writebacks
system.cpu7.dcache.writebacks::total          4081428                       # number of writebacks
system.cpu7.dcache.demand_mshr_hits::.switch_cpus07.data     10680020                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total     10680020                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::.switch_cpus07.data     10680020                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total     10680020                       # number of overall MSHR hits
system.cpu7.dcache.demand_mshr_misses::.switch_cpus07.data      9327222                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total      9327222                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::.switch_cpus07.data      9327222                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total      9327222                       # number of overall MSHR misses
system.cpu7.dcache.demand_mshr_miss_latency::.switch_cpus07.data 1040775538971                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total 1040775538971                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::.switch_cpus07.data 1040775538971                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total 1040775538971                       # number of overall MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_rate::.switch_cpus07.data     0.053509                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.027596                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::.switch_cpus07.data     0.053509                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.027596                       # mshr miss rate for overall accesses
system.cpu7.dcache.demand_avg_mshr_miss_latency::.switch_cpus07.data 111584.728976                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 111584.728976                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::.switch_cpus07.data 111584.728976                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 111584.728976                       # average overall mshr miss latency
system.cpu7.dcache.replacements              18125296                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data     87881050                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::.switch_cpus07.data     89488552                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      177369602                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data      7253155                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::.switch_cpus07.data     13803866                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total     21057021                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_miss_latency::.switch_cpus07.data 1614681447662                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total 1614681447662                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_accesses::.cpu07.data     95134205                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::.switch_cpus07.data    103292418                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    198426623                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.076241                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::.switch_cpus07.data     0.133639                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.106120                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::.switch_cpus07.data 116973.132575                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 76681.380888                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_mshr_hits::.switch_cpus07.data      6262027                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total      6262027                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::.switch_cpus07.data      7541839                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total      7541839                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::.switch_cpus07.data 918309845154                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total 918309845154                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::.switch_cpus07.data     0.073014                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.038008                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.data 121762.058982                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 121762.058982                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_hits::.cpu07.data     66865948                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::.switch_cpus07.data     64814593                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total     131680541                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data      1678798                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::.switch_cpus07.data      6203376                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      7882174                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_miss_latency::.switch_cpus07.data 410666693648                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total 410666693648                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_accesses::.cpu07.data     68544746                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::.switch_cpus07.data     71017969                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total    139562715                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.024492                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::.switch_cpus07.data     0.087349                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.056478                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_miss_latency::.switch_cpus07.data 66200.516243                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 52100.688674                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_mshr_hits::.switch_cpus07.data      4417993                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total      4417993                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_misses::.switch_cpus07.data      1785383                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total      1785383                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_miss_latency::.switch_cpus07.data 122465693817                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total 122465693817                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_rate::.switch_cpus07.data     0.025140                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.012793                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus07.data 68593.514006                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 68593.514006                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data       533653                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::.switch_cpus07.data       377219                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       910872                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data         4029                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::.switch_cpus07.data        35915                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        39944                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_miss_latency::.switch_cpus07.data   2070644066                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total   2070644066                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data       537682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::.switch_cpus07.data       413134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       950816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.007493                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::.switch_cpus07.data     0.086933                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.042010                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus07.data 57654.018265                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 51838.675796                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_mshr_hits::.switch_cpus07.data        27202                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total        27202                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_misses::.switch_cpus07.data         8713                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         8713                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus07.data    374200948                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    374200948                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus07.data     0.021090                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.009164                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus07.data 42947.428899                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42947.428899                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data       522720                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::.switch_cpus07.data       350987                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       873707                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data        14462                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::.switch_cpus07.data        22362                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        36824                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_miss_latency::.switch_cpus07.data    375088576                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    375088576                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data       537182                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::.switch_cpus07.data       373349                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       910531                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.026922                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::.switch_cpus07.data     0.059896                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.040442                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_miss_latency::.switch_cpus07.data 16773.480726                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 10185.981317                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_mshr_misses::.switch_cpus07.data        16578                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        16578                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus07.data    298287677                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    298287677                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus07.data     0.044403                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.018207                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus07.data 17992.983291                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17992.983291                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_miss_latency::.switch_cpus07.data      5299062                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      5299062                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus07.data      4706652                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      4706652                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse           57.020918                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          329165501                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs         18235806                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            18.050505                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     206951196180                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu07.data    23.169591                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::.switch_cpus07.data    33.851327                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu07.data     0.362025                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::.switch_cpus07.data     0.528927                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.890952                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        358086491                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       358086491                       # Number of data accesses
system.cpu4.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    115401.437500                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   178233.547948                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value        18456                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value       653479                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   937325350151                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED      1846423                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::OFF  1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu04.inst    334330040                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::.switch_cpus04.inst     57858567                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       392188607                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu04.inst    334330040                       # number of overall hits
system.cpu4.icache.overall_hits::.switch_cpus04.inst     57858567                       # number of overall hits
system.cpu4.icache.overall_hits::total      392188607                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu04.inst          214                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::.switch_cpus04.inst           62                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           276                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu04.inst          214                       # number of overall misses
system.cpu4.icache.overall_misses::.switch_cpus04.inst           62                       # number of overall misses
system.cpu4.icache.overall_misses::total          276                       # number of overall misses
system.cpu4.icache.demand_miss_latency::.switch_cpus04.inst     10239138                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     10239138                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::.switch_cpus04.inst     10239138                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     10239138                       # number of overall miss cycles
system.cpu4.icache.demand_accesses::.cpu04.inst    334330254                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::.switch_cpus04.inst     57858629                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    392188883                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu04.inst    334330254                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::.switch_cpus04.inst     57858629                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    392188883                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::.switch_cpus04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::.switch_cpus04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu4.icache.demand_avg_miss_latency::.switch_cpus04.inst 165147.387097                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 37098.326087                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::.switch_cpus04.inst 165147.387097                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 37098.326087                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.demand_mshr_hits::.switch_cpus04.inst            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::.switch_cpus04.inst            3                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu4.icache.demand_mshr_misses::.switch_cpus04.inst           59                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::.switch_cpus04.inst           59                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu4.icache.demand_mshr_miss_latency::.switch_cpus04.inst      9514062                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      9514062                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::.switch_cpus04.inst      9514062                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      9514062                       # number of overall MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_rate::.switch_cpus04.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::.switch_cpus04.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu4.icache.demand_avg_mshr_miss_latency::.switch_cpus04.inst 161255.288136                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 161255.288136                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::.switch_cpus04.inst 161255.288136                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 161255.288136                       # average overall mshr miss latency
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu04.inst    334330040                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::.switch_cpus04.inst     57858567                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      392188607                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu04.inst          214                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::.switch_cpus04.inst           62                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          276                       # number of ReadReq misses
system.cpu4.icache.ReadReq_miss_latency::.switch_cpus04.inst     10239138                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     10239138                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_accesses::.cpu04.inst    334330254                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::.switch_cpus04.inst     57858629                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    392188883                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::.switch_cpus04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_miss_latency::.switch_cpus04.inst 165147.387097                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 37098.326087                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_mshr_hits::.switch_cpus04.inst            3                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::.switch_cpus04.inst           59                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::.switch_cpus04.inst      9514062                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      9514062                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::.switch_cpus04.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.inst 161255.288136                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 161255.288136                       # average ReadReq mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          222.420605                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          392188880                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              273                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         1436589.304029                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     206945139854                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu04.inst   191.345481                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::.switch_cpus04.inst    31.075124                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu04.inst     0.306643                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::.switch_cpus04.inst     0.049800                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.356443                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          273                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses      15295366710                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses     15295366710                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu04.data    154734679                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::.switch_cpus04.data    153791379                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       308526058                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu04.data    154734679                       # number of overall hits
system.cpu4.dcache.overall_hits::.switch_cpus04.data    153791379                       # number of overall hits
system.cpu4.dcache.overall_hits::total      308526058                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu04.data      8934821                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::.switch_cpus04.data     20045871                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total      28980692                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu04.data      8934821                       # number of overall misses
system.cpu4.dcache.overall_misses::.switch_cpus04.data     20045871                       # number of overall misses
system.cpu4.dcache.overall_misses::total     28980692                       # number of overall misses
system.cpu4.dcache.demand_miss_latency::.switch_cpus04.data 2026403724045                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 2026403724045                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::.switch_cpus04.data 2026403724045                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 2026403724045                       # number of overall miss cycles
system.cpu4.dcache.demand_accesses::.cpu04.data    163669500                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::.switch_cpus04.data    173837250                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    337506750                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu04.data    163669500                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::.switch_cpus04.data    173837250                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    337506750                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu04.data     0.054591                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::.switch_cpus04.data     0.115314                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.085867                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu04.data     0.054591                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::.switch_cpus04.data     0.115314                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.085867                       # miss rate for overall accesses
system.cpu4.dcache.demand_avg_miss_latency::.switch_cpus04.data 101088.335051                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 69922.544432                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::.switch_cpus04.data 101088.335051                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 69922.544432                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs      1913073                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets        18041                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs            93349                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets            610                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    20.493771                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    29.575410                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks      4090134                       # number of writebacks
system.cpu4.dcache.writebacks::total          4090134                       # number of writebacks
system.cpu4.dcache.demand_mshr_hits::.switch_cpus04.data     10718613                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total     10718613                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::.switch_cpus04.data     10718613                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total     10718613                       # number of overall MSHR hits
system.cpu4.dcache.demand_mshr_misses::.switch_cpus04.data      9327258                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      9327258                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::.switch_cpus04.data      9327258                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      9327258                       # number of overall MSHR misses
system.cpu4.dcache.demand_mshr_miss_latency::.switch_cpus04.data 1040656450864                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 1040656450864                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::.switch_cpus04.data 1040656450864                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 1040656450864                       # number of overall MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_rate::.switch_cpus04.data     0.053655                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.027636                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::.switch_cpus04.data     0.053655                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.027636                       # mshr miss rate for overall accesses
system.cpu4.dcache.demand_avg_mshr_miss_latency::.switch_cpus04.data 111571.530547                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 111571.530547                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::.switch_cpus04.data 111571.530547                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 111571.530547                       # average overall mshr miss latency
system.cpu4.dcache.replacements              18128206                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu04.data     87870359                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::.switch_cpus04.data     89216140                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      177086499                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu04.data      7256302                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::.switch_cpus04.data     13808341                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total     21064643                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_miss_latency::.switch_cpus04.data 1612897118532                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 1612897118532                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_accesses::.cpu04.data     95126661                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::.switch_cpus04.data    103024481                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    198151142                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu04.data     0.076280                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::.switch_cpus04.data     0.134030                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.106306                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::.switch_cpus04.data 116806.002874                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 76568.927303                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_mshr_hits::.switch_cpus04.data      6273864                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total      6273864                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::.switch_cpus04.data      7534477                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      7534477                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::.switch_cpus04.data 917694313284                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 917694313284                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::.switch_cpus04.data     0.073133                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.038024                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.data 121799.338333                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 121799.338333                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_hits::.cpu04.data     66864320                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::.switch_cpus04.data     64575239                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total     131439559                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu04.data      1678519                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::.switch_cpus04.data      6237530                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      7916049                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_miss_latency::.switch_cpus04.data 413506605513                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total 413506605513                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_accesses::.cpu04.data     68542839                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.switch_cpus04.data     70812769                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total    139355608                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu04.data     0.024489                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.switch_cpus04.data     0.088085                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.056805                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_miss_latency::.switch_cpus04.data 66293.325325                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 52236.488874                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_mshr_hits::.switch_cpus04.data      4444749                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total      4444749                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_misses::.switch_cpus04.data      1792781                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total      1792781                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_miss_latency::.switch_cpus04.data 122962137580                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total 122962137580                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_rate::.switch_cpus04.data     0.025317                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.012865                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus04.data 68587.372122                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 68587.372122                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_hits::.cpu04.data       535270                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::.switch_cpus04.data       376319                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       911589                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu04.data         4049                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::.switch_cpus04.data        36136                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        40185                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_miss_latency::.switch_cpus04.data   2171582530                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   2171582530                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_accesses::.cpu04.data       539319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::.switch_cpus04.data       412455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       951774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu04.data     0.007508                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::.switch_cpus04.data     0.087612                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.042221                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus04.data 60094.712475                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 54039.629961                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_mshr_hits::.switch_cpus04.data        27297                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        27297                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_misses::.switch_cpus04.data         8839                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         8839                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus04.data    366496666                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    366496666                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus04.data     0.021430                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.009287                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus04.data 41463.589320                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41463.589320                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_hits::.cpu04.data       524175                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::.switch_cpus04.data       350181                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       874356                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu04.data        14695                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::.switch_cpus04.data        22469                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        37164                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_miss_latency::.switch_cpus04.data    377635412                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    377635412                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_accesses::.cpu04.data       538870                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::.switch_cpus04.data       372650                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       911520                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu04.data     0.027270                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::.switch_cpus04.data     0.060295                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.040771                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_miss_latency::.switch_cpus04.data 16806.952334                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 10161.323108                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_mshr_misses::.switch_cpus04.data        16657                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        16657                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus04.data    300480828                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    300480828                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus04.data     0.044699                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.018274                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus04.data 18039.312481                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 18039.312481                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_miss_latency::.switch_cpus04.data      5154396                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      5154396                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus04.data      4579616                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      4579616                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse           57.071090                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          328646253                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs         18238551                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            18.019318                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     206945152356                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu04.data    23.217595                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::.switch_cpus04.data    33.853495                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu04.data     0.362775                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::.switch_cpus04.data     0.528961                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.891736                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        357608595                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       357608595                       # Number of data accesses
system.cpu5.numPwrStateTransitions                 46                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples           22                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean    146353.454545                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   202202.169258                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value         6519                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value       669031                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total             22                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON   937323976798                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED      3219776                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::OFF  1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu05.inst    334337413                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::.switch_cpus05.inst     57842872                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       392180285                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu05.inst    334337413                       # number of overall hits
system.cpu5.icache.overall_hits::.switch_cpus05.inst     57842872                       # number of overall hits
system.cpu5.icache.overall_hits::total      392180285                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu05.inst          212                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::.switch_cpus05.inst           61                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           273                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu05.inst          212                       # number of overall misses
system.cpu5.icache.overall_misses::.switch_cpus05.inst           61                       # number of overall misses
system.cpu5.icache.overall_misses::total          273                       # number of overall misses
system.cpu5.icache.demand_miss_latency::.switch_cpus05.inst     10474890                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     10474890                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::.switch_cpus05.inst     10474890                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     10474890                       # number of overall miss cycles
system.cpu5.icache.demand_accesses::.cpu05.inst    334337625                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::.switch_cpus05.inst     57842933                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    392180558                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu05.inst    334337625                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::.switch_cpus05.inst     57842933                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    392180558                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::.switch_cpus05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::.switch_cpus05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu5.icache.demand_avg_miss_latency::.switch_cpus05.inst 171719.508197                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 38369.560440                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::.switch_cpus05.inst 171719.508197                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 38369.560440                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs          193                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    64.333333                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.demand_mshr_hits::.switch_cpus05.inst            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::.switch_cpus05.inst            6                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu5.icache.demand_mshr_misses::.switch_cpus05.inst           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::.switch_cpus05.inst           55                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu5.icache.demand_mshr_miss_latency::.switch_cpus05.inst      9191698                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      9191698                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::.switch_cpus05.inst      9191698                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      9191698                       # number of overall MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_rate::.switch_cpus05.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::.switch_cpus05.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu5.icache.demand_avg_mshr_miss_latency::.switch_cpus05.inst 167121.781818                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 167121.781818                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::.switch_cpus05.inst 167121.781818                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 167121.781818                       # average overall mshr miss latency
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu05.inst    334337413                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::.switch_cpus05.inst     57842872                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      392180285                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu05.inst          212                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::.switch_cpus05.inst           61                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          273                       # number of ReadReq misses
system.cpu5.icache.ReadReq_miss_latency::.switch_cpus05.inst     10474890                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     10474890                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_accesses::.cpu05.inst    334337625                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::.switch_cpus05.inst     57842933                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    392180558                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::.switch_cpus05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_miss_latency::.switch_cpus05.inst 171719.508197                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 38369.560440                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_mshr_hits::.switch_cpus05.inst            6                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::.switch_cpus05.inst           55                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::.switch_cpus05.inst      9191698                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      9191698                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::.switch_cpus05.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.inst 167121.781818                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 167121.781818                       # average ReadReq mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          217.981842                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          392180552                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              267                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         1468841.018727                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     206947099096                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu05.inst   189.549944                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::.switch_cpus05.inst    28.431898                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu05.inst     0.303766                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::.switch_cpus05.inst     0.045564                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.349330                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          267                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.427885                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses      15295042029                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses     15295042029                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu05.data    154734268                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::.switch_cpus05.data    153843906                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       308578174                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu05.data    154734268                       # number of overall hits
system.cpu5.dcache.overall_hits::.switch_cpus05.data    153843906                       # number of overall hits
system.cpu5.dcache.overall_hits::total      308578174                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu05.data      8910769                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::.switch_cpus05.data     20016447                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total      28927216                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu05.data      8910769                       # number of overall misses
system.cpu5.dcache.overall_misses::.switch_cpus05.data     20016447                       # number of overall misses
system.cpu5.dcache.overall_misses::total     28927216                       # number of overall misses
system.cpu5.dcache.demand_miss_latency::.switch_cpus05.data 2044341845112                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 2044341845112                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::.switch_cpus05.data 2044341845112                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 2044341845112                       # number of overall miss cycles
system.cpu5.dcache.demand_accesses::.cpu05.data    163645037                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::.switch_cpus05.data    173860353                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    337505390                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu05.data    163645037                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::.switch_cpus05.data    173860353                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    337505390                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu05.data     0.054452                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::.switch_cpus05.data     0.115129                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.085709                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu05.data     0.054452                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::.switch_cpus05.data     0.115129                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.085709                       # miss rate for overall accesses
system.cpu5.dcache.demand_avg_miss_latency::.switch_cpus05.data 102133.103098                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 70671.918276                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::.switch_cpus05.data 102133.103098                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 70671.918276                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs      1924210                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets        26672                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs            93896                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets            822                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    20.492992                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    32.447689                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks      4074514                       # number of writebacks
system.cpu5.dcache.writebacks::total          4074514                       # number of writebacks
system.cpu5.dcache.demand_mshr_hits::.switch_cpus05.data     10700256                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total     10700256                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::.switch_cpus05.data     10700256                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total     10700256                       # number of overall MSHR hits
system.cpu5.dcache.demand_mshr_misses::.switch_cpus05.data      9316191                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      9316191                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::.switch_cpus05.data      9316191                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      9316191                       # number of overall MSHR misses
system.cpu5.dcache.demand_mshr_miss_latency::.switch_cpus05.data 1042864965787                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 1042864965787                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::.switch_cpus05.data 1042864965787                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 1042864965787                       # number of overall MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_rate::.switch_cpus05.data     0.053584                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.027603                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::.switch_cpus05.data     0.053584                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.027603                       # mshr miss rate for overall accesses
system.cpu5.dcache.demand_avg_mshr_miss_latency::.switch_cpus05.data 111941.131927                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 111941.131927                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::.switch_cpus05.data 111941.131927                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 111941.131927                       # average overall mshr miss latency
system.cpu5.dcache.replacements              18092331                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu05.data     87866583                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::.switch_cpus05.data     89253488                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      177120071                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu05.data      7235452                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::.switch_cpus05.data     13798641                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total     21034093                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_miss_latency::.switch_cpus05.data 1619350007668                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 1619350007668                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_accesses::.cpu05.data     95102035                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::.switch_cpus05.data    103052129                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    198154164                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu05.data     0.076081                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::.switch_cpus05.data     0.133900                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.106150                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::.switch_cpus05.data 117355.760445                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 76986.918698                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_mshr_hits::.switch_cpus05.data      6268918                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total      6268918                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::.switch_cpus05.data      7529723                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      7529723                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::.switch_cpus05.data 917758045542                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 917758045542                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::.switch_cpus05.data     0.073067                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.037999                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.data 121884.702205                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 121884.702205                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_hits::.cpu05.data     66867685                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::.switch_cpus05.data     64590418                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total     131458103                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu05.data      1675317                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::.switch_cpus05.data      6217806                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      7893123                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_miss_latency::.switch_cpus05.data 424991837444                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total 424991837444                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_accesses::.cpu05.data     68543002                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::.switch_cpus05.data     70808224                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total    139351226                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu05.data     0.024442                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::.switch_cpus05.data     0.087812                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.056642                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_miss_latency::.switch_cpus05.data 68350.771549                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 53843.306058                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_mshr_hits::.switch_cpus05.data      4431338                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total      4431338                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_misses::.switch_cpus05.data      1786468                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total      1786468                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_miss_latency::.switch_cpus05.data 125106920245                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total 125106920245                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_rate::.switch_cpus05.data     0.025230                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.012820                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus05.data 70030.316941                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 70030.316941                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_hits::.cpu05.data       539037                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::.switch_cpus05.data       369249                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       908286                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu05.data         3937                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::.switch_cpus05.data        35154                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total        39091                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_miss_latency::.switch_cpus05.data   2112276996                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   2112276996                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_accesses::.cpu05.data       542974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::.switch_cpus05.data       404403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       947377                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu05.data     0.007251                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::.switch_cpus05.data     0.086928                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.041262                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus05.data 60086.391193                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 54034.867258                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_mshr_hits::.switch_cpus05.data        26696                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total        26696                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_misses::.switch_cpus05.data         8458                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         8458                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus05.data    342632032                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    342632032                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus05.data     0.020915                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.008928                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus05.data 40509.816978                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40509.816978                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_hits::.cpu05.data       527587                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::.switch_cpus05.data       343487                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       871074                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu05.data        14902                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::.switch_cpus05.data        21835                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        36737                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_miss_latency::.switch_cpus05.data    369823448                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    369823448                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_accesses::.cpu05.data       542489                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::.switch_cpus05.data       365322                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       907811                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu05.data     0.027470                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::.switch_cpus05.data     0.059769                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.040468                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_miss_latency::.switch_cpus05.data 16937.185619                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 10066.784114                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_mshr_misses::.switch_cpus05.data        16263                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        16263                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus05.data    294754035                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    294754035                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus05.data     0.044517                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.017915                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus05.data 18124.210478                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 18124.210478                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_miss_latency::.switch_cpus05.data      5413366                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      5413366                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus05.data      4815128                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      4815128                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse           57.055189                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          328655556                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs         18202974                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            18.055047                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     206947111598                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu05.data    23.202810                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::.switch_cpus05.data    33.852380                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu05.data     0.362544                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::.switch_cpus05.data     0.528943                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.891487                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        357563552                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       357563552                       # Number of data accesses
system.cpu2.numPwrStateTransitions                 42                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    142574.600000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   194309.504750                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13254                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value       623393                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             20                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   937324345082                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED      2851492                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu02.inst    334342654                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus02.inst     57923144                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       392265798                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu02.inst    334342654                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus02.inst     57923144                       # number of overall hits
system.cpu2.icache.overall_hits::total      392265798                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu02.inst          213                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus02.inst           74                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           287                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu02.inst          213                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus02.inst           74                       # number of overall misses
system.cpu2.icache.overall_misses::total          287                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus02.inst     14182626                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     14182626                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus02.inst     14182626                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     14182626                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu02.inst    334342867                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus02.inst     57923218                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    392266085                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu02.inst    334342867                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus02.inst     57923218                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    392266085                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus02.inst 191657.108108                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49416.815331                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus02.inst 191657.108108                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49416.815331                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           63                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus02.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus02.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus02.inst           66                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           66                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus02.inst           66                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           66                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus02.inst     11600642                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     11600642                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus02.inst     11600642                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     11600642                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus02.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus02.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus02.inst 175767.303030                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 175767.303030                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus02.inst 175767.303030                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 175767.303030                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu02.inst    334342654                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus02.inst     57923144                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      392265798                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu02.inst          213                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus02.inst           74                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          287                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus02.inst     14182626                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     14182626                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu02.inst    334342867                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus02.inst     57923218                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    392266085                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus02.inst 191657.108108                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49416.815331                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus02.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus02.inst           66                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus02.inst     11600642                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     11600642                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus02.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.inst 175767.303030                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 175767.303030                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          224.793434                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          392266077                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              279                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         1405971.602151                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     206940989190                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu02.inst   190.431094                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus02.inst    34.362340                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu02.inst     0.305178                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus02.inst     0.055068                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.360246                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          279                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          279                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.447115                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      15298377594                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     15298377594                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu02.data    154688752                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus02.data    154037069                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       308725821                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu02.data    154688752                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus02.data    154037069                       # number of overall hits
system.cpu2.dcache.overall_hits::total      308725821                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu02.data      8937310                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus02.data     20049734                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      28987044                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu02.data      8937310                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus02.data     20049734                       # number of overall misses
system.cpu2.dcache.overall_misses::total     28987044                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus02.data 2021725693023                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2021725693023                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus02.data 2021725693023                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2021725693023                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu02.data    163626062                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus02.data    174086803                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    337712865                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu02.data    163626062                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus02.data    174086803                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    337712865                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu02.data     0.054620                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus02.data     0.115171                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.085833                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu02.data     0.054620                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus02.data     0.115171                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.085833                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus02.data 100835.536921                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 69745.838624                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus02.data 100835.536921                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 69745.838624                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1907140                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        12824                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            93049                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            534                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    20.496083                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    24.014981                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      4085933                       # number of writebacks
system.cpu2.dcache.writebacks::total          4085933                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus02.data     10714426                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     10714426                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus02.data     10714426                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     10714426                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus02.data      9335308                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9335308                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus02.data      9335308                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9335308                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus02.data 1040558358323                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1040558358323                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus02.data 1040558358323                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1040558358323                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus02.data     0.053624                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.027643                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus02.data     0.053624                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.027643                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus02.data 111464.812765                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 111464.812765                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus02.data 111464.812765                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 111464.812765                       # average overall mshr miss latency
system.cpu2.dcache.replacements              18138752                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu02.data     87830493                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus02.data     89367311                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      177197804                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu02.data      7260864                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus02.data     13820974                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     21081838                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus02.data 1612666950896                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1612666950896                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu02.data     95091357                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus02.data    103188285                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    198279642                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu02.data     0.076357                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus02.data     0.133939                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.106324                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus02.data 116682.583362                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 76495.557498                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus02.data      6277381                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6277381                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus02.data      7543593                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7543593                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus02.data 918143867212                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 918143867212                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus02.data     0.073105                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038045                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.data 121711.744949                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 121711.744949                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu02.data     66858259                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus02.data     64669758                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     131528017                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu02.data      1676446                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus02.data      6228760                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      7905206                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus02.data 409058742127                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 409058742127                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu02.data     68534705                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus02.data     70898518                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    139433223                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu02.data     0.024461                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus02.data     0.087855                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.056695                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus02.data 65672.580438                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 51745.487989                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus02.data      4437045                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      4437045                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus02.data      1791715                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1791715                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus02.data 122414491111                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 122414491111                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus02.data     0.025272                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.012850                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus02.data 68322.524012                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68322.524012                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu02.data       540090                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus02.data       372631                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       912721                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu02.data         3950                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus02.data        35387                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        39337                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus02.data   2121494584                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   2121494584                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu02.data       544040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus02.data       408018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       952058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu02.data     0.007260                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus02.data     0.086729                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.041318                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus02.data 59951.241529                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 53931.275491                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus02.data        26844                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        26844                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus02.data         8543                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         8543                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus02.data    345566134                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    345566134                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus02.data     0.020938                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.008973                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus02.data 40450.208826                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40450.208826                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu02.data       528868                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus02.data       346625                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       875493                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu02.data        14690                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus02.data        22126                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        36816                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus02.data    369959184                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    369959184                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu02.data       543558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus02.data       368751                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       912309                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu02.data     0.027026                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus02.data     0.060003                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.040355                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus02.data 16720.563319                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10048.869622                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus02.data        16344                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        16344                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus02.data    294291723                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    294291723                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus02.data     0.044323                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.017915                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus02.data 18006.101505                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 18006.101505                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus02.data      5082956                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      5082956                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus02.data      4538254                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4538254                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           57.090617                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          328858085                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         18248974                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            18.020634                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     206941001692                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu02.data    23.238917                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus02.data    33.851701                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu02.data     0.363108                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus02.data     0.528933                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.892041                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        357826206                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       357826206                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean          104555                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   144534.515589                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         4386                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value       407451                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   937325419139                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED      1777435                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu03.inst    334326029                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus03.inst     57971491                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       392297520                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu03.inst    334326029                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus03.inst     57971491                       # number of overall hits
system.cpu3.icache.overall_hits::total      392297520                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu03.inst          214                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus03.inst           65                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           279                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu03.inst          214                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus03.inst           65                       # number of overall misses
system.cpu3.icache.overall_misses::total          279                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus03.inst     10714214                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     10714214                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus03.inst     10714214                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     10714214                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu03.inst    334326243                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus03.inst     57971556                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    392297799                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu03.inst    334326243                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus03.inst     57971556                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    392297799                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus03.inst 164834.061538                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 38402.200717                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus03.inst 164834.061538                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 38402.200717                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          139                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    69.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus03.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus03.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus03.inst           58                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus03.inst           58                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus03.inst      9671906                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      9671906                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus03.inst      9671906                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      9671906                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus03.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus03.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus03.inst       166757                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       166757                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus03.inst       166757                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       166757                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu03.inst    334326029                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus03.inst     57971491                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      392297520                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu03.inst          214                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus03.inst           65                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          279                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus03.inst     10714214                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     10714214                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu03.inst    334326243                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus03.inst     57971556                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    392297799                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus03.inst 164834.061538                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 38402.200717                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus03.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus03.inst           58                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus03.inst      9671906                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      9671906                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus03.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.inst       166757                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       166757                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          221.814616                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          392297792                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              272                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         1442271.294118                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     206943021658                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu03.inst   191.347720                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus03.inst    30.466896                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu03.inst     0.306647                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus03.inst     0.048825                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.355472                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          272                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.435897                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      15299614433                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     15299614433                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu03.data    154768776                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus03.data    154302538                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       309071314                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu03.data    154768776                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus03.data    154302538                       # number of overall hits
system.cpu3.dcache.overall_hits::total      309071314                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu03.data      8906167                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus03.data     19971289                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      28877456                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu03.data      8906167                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus03.data     19971289                       # number of overall misses
system.cpu3.dcache.overall_misses::total     28877456                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus03.data 2022431818891                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2022431818891                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus03.data 2022431818891                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2022431818891                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu03.data    163674943                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus03.data    174273827                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    337948770                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu03.data    163674943                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus03.data    174273827                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    337948770                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu03.data     0.054414                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus03.data     0.114597                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.085449                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu03.data     0.054414                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus03.data     0.114597                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.085449                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus03.data 101266.964736                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 70034.971879                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus03.data 101266.964736                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 70034.971879                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1886815                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        14460                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            92299                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            549                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    20.442421                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    26.338798                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      4069924                       # number of writebacks
system.cpu3.dcache.writebacks::total          4069924                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus03.data     10657474                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     10657474                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus03.data     10657474                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     10657474                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus03.data      9313815                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      9313815                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus03.data      9313815                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      9313815                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus03.data 1039879180265                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1039879180265                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus03.data 1039879180265                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1039879180265                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus03.data     0.053444                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.027560                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus03.data     0.053444                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.027560                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus03.data 111649.112664                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 111649.112664                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus03.data 111649.112664                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 111649.112664                       # average overall mshr miss latency
system.cpu3.dcache.replacements              18086982                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu03.data     87896634                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus03.data     89498186                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      177394820                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu03.data      7231391                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus03.data     13780790                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     21012181                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus03.data 1612926494396                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1612926494396                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu03.data     95128025                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus03.data    103278976                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    198407001                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu03.data     0.076017                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus03.data     0.133433                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.105904                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus03.data 117041.656857                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 76761.498218                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus03.data      6250881                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6250881                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus03.data      7529909                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      7529909                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus03.data 917439543337                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 917439543337                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus03.data     0.072908                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.037952                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.data 121839.393190                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 121839.393190                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu03.data     66872142                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus03.data     64804352                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     131676494                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu03.data      1674776                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus03.data      6190499                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      7865275                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus03.data 409505324495                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 409505324495                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu03.data     68546918                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus03.data     70994851                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    139541769                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu03.data     0.024433                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus03.data     0.087196                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.056365                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus03.data 66150.616371                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 52064.972235                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus03.data      4406593                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      4406593                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus03.data      1783906                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1783906                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus03.data 122439636928                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 122439636928                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus03.data     0.025127                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.012784                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus03.data 68635.699935                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68635.699935                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu03.data       534634                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus03.data       373832                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       908466                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu03.data         4062                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus03.data        35443                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        39505                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus03.data   2132450086                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   2132450086                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu03.data       538696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus03.data       409275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       947971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu03.data     0.007540                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus03.data     0.086599                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.041673                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus03.data 60165.620461                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 53979.245311                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.switch_cpus03.data        26881                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        26881                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus03.data         8562                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         8562                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus03.data    349666056                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    349666056                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus03.data     0.020920                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.009032                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus03.data 40839.296426                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40839.296426                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu03.data       523699                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus03.data       347972                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       871671                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu03.data        14502                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus03.data        21961                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        36463                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus03.data    370709304                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    370709304                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu03.data       538201                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus03.data       369933                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       908134                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu03.data     0.026945                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus03.data     0.059365                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.040152                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus03.data 16880.347161                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 10166.725283                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus03.data        16318                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        16318                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus03.data    295123816                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    295123816                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus03.data     0.044111                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.017969                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus03.data 18085.783552                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 18085.783552                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus03.data      4957936                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      4957936                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus03.data      4424758                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      4424758                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           57.082237                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          329141963                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         18196690                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            18.088013                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     206943034160                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu03.data    23.228869                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus03.data    33.853368                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu03.data     0.362951                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus03.data     0.528959                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.891910                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        358001565                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       358001565                       # Number of data accesses
system.cpu0.numPwrStateTransitions               3086                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         1542                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    67050.889754                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   31093.166009                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         1542    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7226                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       318400                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           1542                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   937223804102                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    103392472                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu00.inst   2000208702                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus00.inst    348692436                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2348901138                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu00.inst   2000208702                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus00.inst    348692436                       # number of overall hits
system.cpu0.icache.overall_hits::total     2348901138                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu00.inst         1009                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus00.inst           68                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1077                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu00.inst         1009                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus00.inst           68                       # number of overall misses
system.cpu0.icache.overall_misses::total         1077                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus00.inst     15075801                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     15075801                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus00.inst     15075801                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     15075801                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu00.inst   2000209711                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus00.inst    348692504                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2348902215                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu00.inst   2000209711                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus00.inst    348692504                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2348902215                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu00.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu00.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus00.inst 221702.955882                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13997.958217                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus00.inst 221702.955882                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13997.958217                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2663                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   532.600000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          442                       # number of writebacks
system.cpu0.icache.writebacks::total              442                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus00.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus00.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus00.inst           57                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus00.inst           57                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus00.inst     13531233                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13531233                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus00.inst     13531233                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13531233                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus00.inst 237390.052632                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 237390.052632                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus00.inst 237390.052632                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 237390.052632                       # average overall mshr miss latency
system.cpu0.icache.replacements                   442                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu00.inst   2000208702                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus00.inst    348692436                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2348901138                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu00.inst         1009                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus00.inst           68                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1077                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus00.inst     15075801                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     15075801                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu00.inst   2000209711                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus00.inst    348692504                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2348902215                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu00.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus00.inst 221702.955882                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13997.958217                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus00.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus00.inst           57                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus00.inst     13531233                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13531233                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.inst 237390.052632                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 237390.052632                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.348512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2348902204                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1066                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2203472.986867                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu00.inst   593.537035                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus00.inst    29.811477                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu00.inst     0.951181                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus00.inst     0.047775                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998956                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      91607187451                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     91607187451                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu00.data    681588128                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus00.data    833425115                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1515013243                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu00.data    681588128                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus00.data    833425115                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1515013243                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu00.data      7966006                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus00.data     20542288                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28508294                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu00.data      7966006                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus00.data     20542288                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28508294                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus00.data 1672863220471                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1672863220471                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus00.data 1672863220471                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1672863220471                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu00.data    689554134                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus00.data    853967403                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1543521537                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu00.data    689554134                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus00.data    853967403                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1543521537                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu00.data     0.011552                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus00.data     0.024055                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018470                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu00.data     0.011552                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus00.data     0.024055                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018470                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus00.data 81435.097223                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 58679.878230                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus00.data 81435.097223                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 58679.878230                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       178944                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         6592                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             3932                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             34                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.509664                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   193.882353                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3711767                       # number of writebacks
system.cpu0.dcache.writebacks::total          3711767                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus00.data     15754078                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15754078                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus00.data     15754078                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15754078                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus00.data      4788210                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4788210                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus00.data      4788210                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4788210                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus00.data 268627191215                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 268627191215                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus00.data 268627191215                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 268627191215                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus00.data     0.005607                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003102                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus00.data     0.005607                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003102                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus00.data 56101.798212                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56101.798212                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus00.data 56101.798212                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56101.798212                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11336678                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu00.data    400060431                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus00.data    512413510                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      912473941                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu00.data      6045091                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus00.data      7679600                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     13724691                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus00.data 305870766846                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 305870766846                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu00.data    406105522                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus00.data    520093110                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    926198632                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu00.data     0.014886                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus00.data     0.014766                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014818                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus00.data 39828.997193                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22286.167816                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus00.data      4169597                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4169597                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus00.data      3510003                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3510003                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus00.data 125956901223                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 125956901223                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus00.data     0.006749                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003790                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.data 35885.126373                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35885.126373                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu00.data    281527697                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus00.data    321011605                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     602539302                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu00.data      1920915                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus00.data     12862688                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14783603                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus00.data 1366992453625                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1366992453625                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu00.data    283448612                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus00.data    333874293                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    617322905                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu00.data     0.006777                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus00.data     0.038526                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.023948                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus00.data 106275.799710                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92466.799442                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus00.data     11584481                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     11584481                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus00.data      1278207                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1278207                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus00.data 142670289992                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 142670289992                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus00.data     0.003828                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.002071                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus00.data 111617.515780                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 111617.515780                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu00.data     25699062                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus00.data     37683123                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     63382185                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu00.data         5536                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus00.data        95078                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       100614                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus00.data   4114854252                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   4114854252                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu00.data     25704598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus00.data     37778201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     63482799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu00.data     0.000215                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus00.data     0.002517                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.001585                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus00.data 43278.721176                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40897.432286                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus00.data        81625                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        81625                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus00.data        13453                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        13453                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus00.data    514784832                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    514784832                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus00.data     0.000356                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000212                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus00.data 38265.430164                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38265.430164                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu00.data     25550244                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus00.data     37038363                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     62588607                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu00.data       151980                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus00.data       191030                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       343010                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus00.data   6721801476                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   6721801476                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu00.data     25702224                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus00.data     37229393                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     62931617                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu00.data     0.005913                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus00.data     0.005131                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.005451                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus00.data 35187.151107                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19596.517524                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus00.data       191030                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       191030                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus00.data   6565204632                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   6565204632                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus00.data     0.005131                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003036                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus00.data 34367.401099                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 34367.401099                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus00.data    147896973                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total    147896973                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus00.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus00.data    145174797                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total    145174797                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus00.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.647425                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1654462692                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12100236                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           136.729787                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu00.data   138.596668                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus00.data   117.050758                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu00.data     0.541393                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus00.data     0.457230                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998623                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      53450050732                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     53450050732                       # Number of data accesses
system.cpu1.numPwrStateTransitions                 40                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    138339.947368                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   174676.240549                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         4831                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value       580462                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   937324568115                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED      2628459                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1062672803426                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu01.inst    334313462                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus01.inst     58034577                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       392348039                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu01.inst    334313462                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus01.inst     58034577                       # number of overall hits
system.cpu1.icache.overall_hits::total      392348039                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu01.inst          213                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus01.inst           61                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           274                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu01.inst          213                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus01.inst           61                       # number of overall misses
system.cpu1.icache.overall_misses::total          274                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus01.inst      9238978                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9238978                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus01.inst      9238978                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9238978                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu01.inst    334313675                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus01.inst     58034638                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    392348313                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu01.inst    334313675                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus01.inst     58034638                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    392348313                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu01.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus01.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu01.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus01.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus01.inst 151458.655738                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33718.897810                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus01.inst 151458.655738                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33718.897810                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    13.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus01.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus01.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus01.inst           58                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus01.inst           58                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus01.inst      8542682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8542682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus01.inst      8542682                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8542682                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus01.inst 147287.620690                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 147287.620690                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus01.inst 147287.620690                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 147287.620690                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu01.inst    334313462                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus01.inst     58034577                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      392348039                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu01.inst          213                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus01.inst           61                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          274                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus01.inst      9238978                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9238978                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu01.inst    334313675                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus01.inst     58034638                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    392348313                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu01.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus01.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus01.inst 151458.655738                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33718.897810                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus01.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus01.inst           58                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus01.inst      8542682                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8542682                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.inst 147287.620690                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 147287.620690                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          220.843121                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          392348310                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              271                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1447779.741697                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     206938928146                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu01.inst   190.446290                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus01.inst    30.396832                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu01.inst     0.305202                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus01.inst     0.048713                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.353915                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          271                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.434295                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      15301584478                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     15301584478                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.clk_domain.clock                     1786                       # Clock period in ticks
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu01.data    154774537                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus01.data    154323003                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       309097540                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu01.data    154774537                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus01.data    154323003                       # number of overall hits
system.cpu1.dcache.overall_hits::total      309097540                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu01.data      8937700                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus01.data     20033165                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      28970865                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu01.data      8937700                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus01.data     20033165                       # number of overall misses
system.cpu1.dcache.overall_misses::total     28970865                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus01.data 2022245253923                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2022245253923                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus01.data 2022245253923                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2022245253923                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu01.data    163712237                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus01.data    174356168                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    338068405                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu01.data    163712237                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus01.data    174356168                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    338068405                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu01.data     0.054594                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus01.data     0.114898                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.085695                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu01.data     0.054594                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus01.data     0.114898                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.085695                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus01.data 100944.870864                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69802.722629                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus01.data 100944.870864                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69802.722629                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1913091                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        14089                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            93434                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            609                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    20.475319                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    23.134647                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4087072                       # number of writebacks
system.cpu1.dcache.writebacks::total          4087072                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus01.data     10694460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10694460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus01.data     10694460                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10694460                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus01.data      9338705                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      9338705                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus01.data      9338705                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      9338705                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus01.data 1038987367219                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1038987367219                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus01.data 1038987367219                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1038987367219                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus01.data     0.053561                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.027624                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus01.data     0.053561                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.027624                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus01.data 111256.043233                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111256.043233                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus01.data 111256.043233                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111256.043233                       # average overall mshr miss latency
system.cpu1.dcache.replacements              18142396                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu01.data     87899481                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus01.data     89514054                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      177413535                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu01.data      7257851                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus01.data     13820244                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     21078095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus01.data 1614954662604                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1614954662604                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu01.data     95157332                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus01.data    103334298                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    198491630                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu01.data     0.076272                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus01.data     0.133743                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.106191                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus01.data 116854.280040                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76617.676436                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus01.data      6271945                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6271945                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus01.data      7548299                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7548299                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus01.data 918593319607                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 918593319607                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus01.data     0.073047                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038028                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.data 121695.407085                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 121695.407085                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu01.data     66875056                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus01.data     64808949                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     131684005                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu01.data      1679849                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus01.data      6212921                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7892770                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus01.data 407290591319                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 407290591319                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu01.data     68554905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus01.data     71021870                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    139576775                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu01.data     0.024504                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus01.data     0.087479                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.056548                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus01.data 65555.411266                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 51602.997594                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus01.data      4422515                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4422515                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus01.data      1790406                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1790406                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus01.data 120394047612                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 120394047612                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus01.data     0.025209                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012827                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus01.data 67243.992487                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67243.992487                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu01.data       530144                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus01.data       377145                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       907289                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu01.data         3955                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus01.data        35945                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        39900                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus01.data   2213878138                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   2213878138                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu01.data       534099                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus01.data       413090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       947189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu01.data     0.007405                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus01.data     0.087015                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.042125                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus01.data 61590.711865                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 55485.667619                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus01.data        27239                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        27239                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus01.data         8706                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8706                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus01.data    376540242                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    376540242                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus01.data     0.021075                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.009191                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus01.data 43250.659545                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43250.659545                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu01.data       519126                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus01.data       351056                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       870182                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu01.data        14497                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus01.data        22404                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        36901                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus01.data    377935460                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    377935460                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu01.data       533623                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus01.data       373460                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       907083                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu01.data     0.027167                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus01.data     0.059990                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.040681                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus01.data 16869.106410                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10241.875830                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus01.data        16651                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        16651                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus01.data    300981343                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    300981343                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus01.data     0.044586                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.018357                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus01.data 18075.871900                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 18075.871900                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus01.data      5299062                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      5299062                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus01.data      4725916                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4725916                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           57.100869                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          329223119                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         18252834                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.036822                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     206938940648                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu01.data    23.253653                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus01.data    33.847215                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu01.data     0.363338                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus01.data     0.528863                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.892201                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        358175511                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       358175511                       # Number of data accesses
system.switch_cpus12.numPwrStateTransitions           32                       # Number of power state transitions
system.switch_cpus12.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::mean 292346.875000                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::stdev 207988.043203                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::min_value        52819                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::max_value       770228                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::total           16                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateResidencyTicks::ON 953249252014                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::CLK_GATED      4677550                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::OFF 1046746070436                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.numPwrStateTransitions           18                       # Number of power state transitions
system.switch_cpus13.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::mean 164838.777778                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::stdev 161795.668443                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::min_value        14099                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::max_value       505720                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateResidencyTicks::ON 1048548555239                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::CLK_GATED      1483549                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::OFF 951449961212                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          28801559                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         2104                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13791373                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          205                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20104437                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          633214                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        377396                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         950684                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1986                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         4720                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           948252                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          947447                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           628                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     39844213                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        19276                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        19276                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side     15808833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.icache.mem_side::system.l2.cpu_side          135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.dcache.mem_side::system.l2.cpu_side     25152171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.icache.mem_side::system.l2.cpu_side          141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dcache.mem_side::system.l2.cpu_side     17251374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.icache.mem_side::system.l2.cpu_side          168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.dcache.mem_side::system.l2.cpu_side     29367480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              87580473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        14592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side    872885760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.icache.mem_side::system.l2.cpu_side        11520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.dcache.mem_side::system.l2.cpu_side   1363210880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.icache.mem_side::system.l2.cpu_side        12032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dcache.mem_side::system.l2.cpu_side   1017280768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.icache.mem_side::system.l2.cpu_side        14336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.dcache.mem_side::system.l2.cpu_side   1888459648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5141889536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20674402                       # Total snoops (count)
system.tol2bus.snoopTraffic                 615047552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         47783989                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.119118                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.386062                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               43146062     90.29%     90.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3583928      7.50%     97.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1053999      2.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           47783989                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        41081541074                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             97995                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy      20422183712                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy           117592                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9441541062                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            118845                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       17493685011                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy       3510858776                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             94241                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy       12001437583                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.1                       # Layer utilization (%)
system.switch_cpus11.numPwrStateTransitions           22                       # Number of power state transitions
system.switch_cpus11.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::mean 171779.727273                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::stdev 173044.524495                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::min_value        12697                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::max_value       512717                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::total           11                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateResidencyTicks::ON 1023399249245                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::CLK_GATED      1889577                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::OFF 976598861178                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus00.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus00.data     91748224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.data    452365056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.data    452244352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.data    511902336                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.data    512404352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.data    511906688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.data    451741952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.data    446650752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.data    445347456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.data    506838272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.data    512107008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.data    511764864                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.data    451192192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.data    446389248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.data    446517120                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.data    506017664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.data    513001984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.data     89105152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus18.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus18.data     83822592                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus19.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus19.data    120927744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        8064067712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus00.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus01.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus02.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus03.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus04.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus05.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus06.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus07.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus08.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus09.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus10.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus11.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus12.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus13.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus14.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus15.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus16.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus17.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus18.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus19.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        72704                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks   2268351744                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total     2268351744                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus00.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus00.data       716783                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.data      3534102                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.data      3533159                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.data      3999237                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.data      4003159                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.data      3999271                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.data      3529234                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.data      3489459                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.data      3479277                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.data      3959674                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.data      4000836                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.data      3998163                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.data      3524939                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.data      3487416                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.data      3488415                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.data      3953263                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.data      4007828                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.data       696134                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus18.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus18.data       654864                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus19.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus19.data       944748                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           63000529                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks     17721498                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total          17721498                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus00.inst         3132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus00.data     86337228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.inst         3373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.data    425686114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.inst         4095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.data    425572529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.inst         3734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.data    481712089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.inst         3614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.data    482184498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.inst         3493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.data    481716184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.inst         3373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.data    425099758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.inst         3734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.data    420308820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.inst         4095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.data    419082388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.inst         3493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.data    476946686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.inst         3252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.data    481904690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.inst         3854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.data    481582725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.inst         3373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.data    424582421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.inst         3493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.data    420062739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.inst         3734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.data    420183069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.inst         3614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.data    476174475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.inst         3493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.data    482746883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.inst         1445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.data     83850035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus18.inst         2770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus18.data     78879023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus19.inst         3252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus19.data    113795840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           7588476609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus00.inst         3132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus01.inst         3373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus02.inst         4095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus03.inst         3734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus04.inst         3614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus05.inst         3493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus06.inst         3373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus07.inst         3734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus08.inst         4095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus09.inst         3493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus10.inst         3252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus11.inst         3854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus12.inst         3373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus13.inst         3493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus14.inst         3734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus15.inst         3614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus16.inst         3493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus17.inst         1445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus18.inst         2770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus19.inst         3252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           68416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks    2134572125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total          2134572125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks    2134572125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.inst         3132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.data     86337228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.inst         3373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.data    425686114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.inst         4095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.data    425572529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.inst         3734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.data    481712089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.inst         3614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.data    482184498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.inst         3493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.data    481716184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.inst         3373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.data    425099758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.inst         3734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.data    420308820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.inst         4095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.data    419082388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.inst         3493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.data    476946686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.inst         3252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.data    481904690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.inst         3854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.data    481582725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.inst         3373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.data    424582421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.inst         3493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.data    420062739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.inst         3734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.data    420183069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.inst         3614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.data    476174475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.inst         3493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.data    482746883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.inst         1445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.data     83850035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus18.inst         2770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus18.data     78879023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus19.inst         3252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus19.data    113795840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          9723048734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples  27945389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.data::samples   1410797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.data::samples   6342680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.inst::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.data::samples   6283154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.data::samples   6329293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.data::samples   6319101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.data::samples   6355046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.data::samples   6307862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.data::samples   6258743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.inst::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.data::samples   6258720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.data::samples   6288211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.data::samples   6351092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.data::samples   6376306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.data::samples   6318009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.data::samples   6272021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.data::samples   6290912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.data::samples   6266308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.data::samples   6362082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.inst::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.data::samples   1392200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus18.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus18.data::samples   1309641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus19.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus19.data::samples   1889362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000020461252                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds      1742009                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds      1742009                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState          125928013                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState          26362136                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   63000533                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                  17721498                       # Number of write requests accepted
system.mem_ctrls0.readBursts                126001066                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                35442996                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ              19018390                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts              7497607                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          9089769                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          2862063                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2          4121364                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3          8264416                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          3630660                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5         10862665                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          6955363                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          8430947                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8          4480338                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9         12078235                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         4598518                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11         3544768                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12         5403754                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13        14477339                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14         4826412                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         3356065                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0          1660071                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1          1447136                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2          2036907                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3          2629904                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4          2760801                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5          1089802                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6          2077533                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7          1360643                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8          2143373                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9          1726624                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10         1132745                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11         1998380                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12         1465844                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13         1951794                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14         1440291                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15         1023519                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                     10.18                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     28.92                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                6649612041871                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat              534913380000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           8655537216871                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    62155.97                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               80905.97                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                     7286                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                66733540                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits               17398806                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                62.38                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               62.26                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6            126001066                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6            35442996                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1869284                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2468508                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                5320561                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                6329108                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                8503701                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                9299743                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                9823173                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7               10014266                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                9080518                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                8717883                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10               7108414                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11               6503167                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12               4921195                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13               4339642                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14               3103597                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15               2662318                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16               1817893                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17               1528202                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                998830                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                827421                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                518946                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                422581                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                252336                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                202210                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                115136                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                 90474                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                 49507                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                 38070                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                 20338                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                 15267                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                 11880                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                  8507                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  6298                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  9236                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 65677                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                446059                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                566837                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20               1081023                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21               1195469                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22               1563926                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23               1633609                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24               1828019                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25               1859140                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26               1952466                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27               1966269                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28               2003054                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29               1997762                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30               2003594                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31               1984714                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32               1975112                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33               1798166                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                558437                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                457792                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                255662                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                223203                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                129205                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                113582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                 67273                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                 59505                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                 35613                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                 31597                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                 19070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                 16891                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                 10312                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                  9164                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                  5553                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                  4978                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                  3085                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                  2728                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                  1684                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                  1516                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                   962                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                   846                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                   175                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                    82                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples     50795682                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   170.002493                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   153.717352                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   104.162478                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       331005      0.65%      0.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255     39614347     77.99%     78.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383      7579920     14.92%     93.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511      1970568      3.88%     97.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       669181      1.32%     98.76% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       280597      0.55%     99.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895       135827      0.27%     99.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        74133      0.15%     99.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       140104      0.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total     50795682                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples      1742009                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     61.413368                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    55.957047                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    25.889540                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-15         13897      0.80%      0.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-31       151241      8.68%      9.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-47       388103     22.28%     31.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-63       455448     26.14%     57.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-79       349234     20.05%     77.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-95       204183     11.72%     89.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-111       102310      5.87%     95.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-127        45718      2.62%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-143        19319      1.11%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-159         7856      0.45%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-175         2967      0.17%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-191         1081      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-207          408      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-223          162      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-239           45      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::240-255           25      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-271           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::288-303            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total      1742009                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples      1742009                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.042034                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.037541                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.418164                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16         1716981     98.56%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            6619      0.38%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            5606      0.32%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            5899      0.34%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            2239      0.13%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21            2419      0.14%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             719      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23             831      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24             232      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25             252      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26              71      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27              82      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::28              22      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::29              24      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::30               6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::31               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::32               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::33               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::34               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::35               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total      1742009                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM            6846891264                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ             1217176960                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten             1788503488                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys             8064068224                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys          2268351744                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                     6443.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                     1683.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                  7588.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                  2134.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                       63.49                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                   50.34                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                  13.15                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062672789732                       # Total gap between requests
system.mem_ctrls0.avgGap                     13164.59                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus00.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus00.data     90291008                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.data    405931520                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.inst         4352                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.data    402121856                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.data    405074752                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.data    404422464                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.data    406722944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.data    403703168                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.data    400559552                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.inst         4352                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.data    400558080                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.data    402445504                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.data    406469888                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.data    408083584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.data    404352576                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.data    401409344                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.data    402618368                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.data    401043712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.data    407173248                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.inst         1536                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.data     89100800                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus18.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus18.data     83817024                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus19.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus19.data    120919168                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks   1788503488                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus00.inst 3131.725954847726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus00.data 84965953.498486682773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.inst 3372.627951374474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.data 381991068.832568764687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.inst 4095.333940954719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.data 378406085.771255970001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.inst 3733.980946164597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.data 381184830.075692892075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.inst 3613.529947901222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.data 380571011.788542747498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.inst 3493.078949637848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.data 382735817.354831218719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.inst 3372.627951374474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.data 379894137.403801679611                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.inst 3733.980946164597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.data 376935921.111952364445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.inst 4095.333940954719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.data 376934535.925472319126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.inst 3493.078949637848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.data 378710646.120364904404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.inst 3252.176953111100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.data 382497685.731264531612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.inst 3854.431944427971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.data 384016211.466370880604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.inst 3372.627951374474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.data 380505245.543490946293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.inst 3493.078949637848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.data 377735595.289422929287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.inst 3733.980946164597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.data 378873315.193519592285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.inst 3613.529947901222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.data 377391527.012883603573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.inst 3493.078949637848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.data 383159563.966721773148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.inst 1445.411979160489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.data 83845939.891134709120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus18.inst 2770.372960057604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus18.data 78873782.908321753144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus19.inst 3252.176953111100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus19.data 113787769.490442499518                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 1683023675.993175745010                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.data      1433566                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.data      7068204                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.inst           68                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.data      7066320                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.data      7998476                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.data      8006318                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.data      7998542                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.data      7058468                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.data      6978918                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.inst           68                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.data      6958556                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.data      7919348                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.data      8001674                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.data      7996326                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.data      7049878                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.data      6974832                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.data      6976830                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.data      7906526                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.data      8015656                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.inst           24                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.data      1392268                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus18.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus18.data      1309728                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus19.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus19.data      1889496                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks     35442996                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.inst      4750572                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.data 122226367584                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.inst      4749950                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.data 508821844180                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.inst      6426344                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.data 506113341002                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.inst      5721150                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.data 511815846963                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.inst      5780478                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.data 511741157147                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.inst      4927844                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.data 513367654180                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.inst      5275376                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.data 509068383180                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.inst      5309114                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.data 504725471301                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.inst      6500124                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.data 502515000642                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.inst      5363136                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.data 507998124927                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.inst      4902148                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.data 514373573369                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.inst      5933214                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.data 513223895303                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.inst      5284282                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.data 509521921440                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.inst      4964280                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.data 502994202177                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.inst      5891382                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.data 504718925665                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.inst      6087758                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.data 507593944657                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.inst      4990512                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.data 513055091493                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.inst      2742088                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.data 118883006307                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus18.inst      6210714                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus18.data 111510625297                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus19.inst      4387332                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus19.data 161162642259                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 29901380860261                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.inst     91357.15                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.data     85260.37                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.inst     84820.54                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.data     71987.43                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.inst     94505.06                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.data     71623.33                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.inst     92276.61                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.data     63989.17                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.inst     96341.30                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.data     63917.17                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.inst     84962.83                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.data     64182.65                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.inst     94203.14                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.data     72121.65                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.inst     85630.87                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.data     72321.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.inst     95590.06                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.data     72215.41                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.inst     92467.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.data     64146.46                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.inst     90780.52                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.data     64283.25                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.inst     92706.47                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.data     64182.46                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.inst     94362.18                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.data     72273.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.inst     85591.03                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.data     72115.60                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.inst     95022.29                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.data     72342.16                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.inst    101462.63                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.data     64199.36                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.inst     86043.31                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.data     64006.63                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.inst    114253.67                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.data     85388.02                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus18.inst    135015.52                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus18.data     85140.29                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus19.inst     81246.89                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus19.data     85293.98                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks    843647.10                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   62.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy        165299589420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy         87858785025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy       376745163060                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy       67247015400                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83886067200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    482330333190                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy      1893409440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1265260362735                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower      1190.639639                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE   1099164235                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35484800000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1026088839191                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy        197381687160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy        104910828165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy       387111107880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       78627800340                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83886067200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    482277415530                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      1938002880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1336132909155                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower      1257.332365                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE   1220508998                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35484800000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1025967494428                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus00.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus00.data     94279424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.data    669964416                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.data    669992576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.data    607768576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.data    608665216                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.data    608029696                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.data    669869952                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.data    674251392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.data    673483520                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.data    613815808                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.data    609080704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.data    608131968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.data    669400192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.data    675259392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.data    675479680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.data    613281280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.data    609668224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.data     88782592                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus18.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus18.data     83579648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus19.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus19.data    121204736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total       10644060416                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus00.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus01.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus02.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus03.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus04.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus05.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus06.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus07.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus08.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus09.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus10.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus11.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus12.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus13.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus14.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus15.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus16.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus17.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus18.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus19.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        71424                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks   2244722432                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total     2244722432                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus00.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus00.data       736558                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.data      5234097                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.data      5234317                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.data      4748192                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.data      4755197                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.data      4750232                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.data      5233359                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.data      5267589                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.data      5261590                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.data      4795436                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.data      4758443                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.data      4751031                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.data      5229689                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.data      5275464                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.data      5277185                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.data      4791260                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.data      4763033                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.data       693614                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus18.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus18.data       652966                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus19.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus19.data       946912                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           83156722                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks     17536894                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          17536894                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus00.inst         3614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus00.data     88719146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.inst         3614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.data    630452209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.inst         3854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.data    630478708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.inst         3252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.data    571924466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.inst         3493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.data    572768226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.inst         3132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.data    572170186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.data    630363316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.inst         3132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.data    634486353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.inst         3734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.data    633763768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.inst         3373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.data    577615053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.data    573159210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.inst         3854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.data    572266427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.inst         3132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.data    629921261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.inst         3373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.data    635434905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.inst         3252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.data    635642201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.inst         3252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.data    577112050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.data    573712080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.inst         3854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.data     83546499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus18.inst         2770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus18.data     78650407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus19.inst         3493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus19.data    114056496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total          10016310177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus00.inst         3614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus01.inst         3614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus02.inst         3854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus03.inst         3252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus04.inst         3493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus05.inst         3132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus06.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus07.inst         3132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus08.inst         3734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus09.inst         3373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus10.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus11.inst         3854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus12.inst         3132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus13.inst         3373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus14.inst         3252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus15.inst         3252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus16.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus17.inst         3854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus18.inst         2770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus19.inst         3493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           67212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    2112336389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2112336389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    2112336389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.inst         3614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.data     88719146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.inst         3614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.data    630452209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.inst         3854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.data    630478708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.inst         3252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.data    571924466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.inst         3493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.data    572768226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.inst         3132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.data    572170186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.data    630363316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.inst         3132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.data    634486353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.inst         3734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.data    633763768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.inst         3373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.data    577615053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.data    573159210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.inst         3854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.data    572266427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.inst         3132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.data    629921261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.inst         3373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.data    635434905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.inst         3252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.data    635642201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.inst         3252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.data    577112050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.data    573712080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.inst         3854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.data     83546499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus18.inst         2770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus18.data     78650407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus19.inst         3493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus19.data    114056496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total         12128646566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples  26615555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.data::samples   1438617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.data::samples   8770778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.data::samples   8778619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.data::samples   8736953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.data::samples   8735966.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.data::samples   8755801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.data::samples   8807403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.data::samples   8818127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.data::samples   8880137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.data::samples   8834101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.data::samples   8740277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.data::samples   8805359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.data::samples   8814642.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.data::samples   8840855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.data::samples   8895220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.data::samples   8807541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.data::samples   8749062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.data::samples   1387150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus18.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus18.data::samples   1305836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus19.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus19.data::samples   1893620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000024297934                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds      1663277                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds      1663277                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState          153316436                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState          25158232                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   83156727                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                  17536894                       # Number of write requests accepted
system.mem_ctrls1.readBursts                166313454                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                35073788                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ              19516274                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts              8458233                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          2785151                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          3485235                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          5077222                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3          3977800                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4         12682372                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5         14299443                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          4894433                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          5369490                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8          4544440                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9         14984006                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10        10139799                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11        14315802                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12         8949105                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13        21443934                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14        14597620                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         5251327                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0          1059710                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1          1956408                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2          1442662                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3          2794035                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4          2099080                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5          1809389                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6          1282371                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7          2094116                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8          1355695                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9          1072132                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10         1603202                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11         1353803                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12         1882984                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13         1366589                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14         1848839                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15         1594508                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                     15.70                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     33.21                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                11765643193166                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat              733985895000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           14518090299416                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    80148.97                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               98898.97                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                   302017                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                       11                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                99417146                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits               16520792                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.72                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               62.07                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6            166313454                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6            35073788                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 205228                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 323611                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                1024468                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                1450420                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                2846245                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                3697793                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                5603548                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                6736845                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                8535863                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                9558121                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10              10596454                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11              11094222                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12              11087286                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13              10919658                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14              10026986                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15               9365856                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16               8047320                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17               7201684                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18               5860256                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19               5076530                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20               3947201                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21               3341088                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22               2491176                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23               2073723                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24               1483774                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25               1219330                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                833422                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                676020                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                440972                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                351401                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                385624                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                295055                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    86                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   158                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 16362                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                181239                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                228263                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                507474                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                567493                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                840856                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                894418                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24               1112011                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25               1153198                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26               1318815                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27               1348296                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28               1472646                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29               1494791                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30               1588779                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31               1601169                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32               1669947                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33               1629230                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34               1101170                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35               1043552                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                835684                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                802423                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                647044                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                622679                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                513233                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                495165                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                411583                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                397395                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                325718                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                312667                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                249931                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                239241                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                186873                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                177958                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                138182                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                131291                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                100672                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                 95751                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                 73671                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                 69835                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                 13309                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                  4053                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                   638                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                   392                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                   102                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                    68                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                    18                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples     57474748                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   193.100639                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   164.995950                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   150.040469                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       289305      0.50%      0.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255     42239708     73.49%     74.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383      8736889     15.20%     89.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511      2874699      5.00%     94.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639      1310731      2.28%     96.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       718817      1.25%     97.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895       429275      0.75%     98.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023       272560      0.47%     98.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       602764      1.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total     57474748                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples      1663277                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     88.257772                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    78.058043                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    42.586453                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15          7435      0.45%      0.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31        78041      4.69%      5.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47       176069     10.59%     15.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63       247063     14.85%     30.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79       276553     16.63%     47.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95       253278     15.23%     62.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111       198783     11.95%     74.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127       146592      8.81%     83.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143       102185      6.14%     89.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159        67820      4.08%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175        43699      2.63%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191        26991      1.62%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207        16250      0.98%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223         9707      0.58%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239         5684      0.34%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255         3110      0.19%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-271         1894      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::272-287         1009      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-303          515      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::304-319          289      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-335          161      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::336-351           73      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::352-367           43      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::368-383           20      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-399            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::400-415            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::416-431            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::448-463            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total      1663277                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples      1663277                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.001858                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.001699                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.077396                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16         1661881     99.92%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             581      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             366      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             238      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              99      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              60      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              23      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23              16      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total      1663277                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM            9395019456                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ             1249041536                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten             1703393472                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys            10644061056                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys          2244722432                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                     8840.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                     1602.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                 10016.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  2112.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                       81.59                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   69.07                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  12.52                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062672785260                       # Total gap between requests
system.mem_ctrls1.avgGap                     10553.53                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus00.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus00.data     92071488                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.data    561329728                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.data    561831616                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.data    559164992                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.data    559101824                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.data    560371264                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.data    563673792                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.data    564360128                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.data    568328768                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.data    565382464                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.data    559377728                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.data    563542976                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.data    564137088                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.data    565814720                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.data    569294080                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.data    563682624                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.data    559939968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.data     88777600                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus18.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus18.data     83573504                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus19.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus19.data    121191680                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks   1703393472                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus00.inst 3613.529947901222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus00.data 86641426.884330213070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.inst 3613.529947901222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.data 528224422.597720682621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.inst 3854.431944427971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.data 528696710.961911380291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.inst 3252.176953111100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.data 526187355.315090537071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.inst 3493.078949637848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.data 526127912.747447550297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.inst 3131.725954847726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.data 527322485.522724568844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.inst 3011.274956584352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.data 530430241.728917837143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.inst 3131.725954847726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.data 531076099.981606066227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.inst 3733.980946164597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.data 534810683.182761967182                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.inst 3372.627951374474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.data 532038142.104735672474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.inst 3011.274956584352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.data 526387544.874204218388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.inst 3854.431944427971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.data 530307140.808692693710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.inst 3131.725954847726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.data 530866214.117132127285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.inst 3372.627951374474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.data 532444905.125871062279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.inst 3252.176953111100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.data 535719064.386165201664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.inst 3252.176953111100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.data 530438552.847798049450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.inst 3011.274956584352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.data 526916625.884076118469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.inst 3854.431944427971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.data 83541801.120519682765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus18.inst 2770.372960057604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus18.data 78644624.884125679731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus19.inst 3493.078949637848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus19.data 114044209.665745213628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 1602933157.325896501541                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.data      1473116                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.data     10468196                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.data     10468634                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.data      9496384                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.data      9510394                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.data      9500464                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.data     10466718                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.data     10535178                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.data     10523182                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.data      9590874                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.data      9516888                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.data      9502062                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.data     10459378                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.data     10550930                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.data     10554370                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.data      9582520                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.data      9526066                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.data      1387228                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus18.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus18.data      1305932                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus19.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus19.data      1893824                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks     35073788                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.inst      8874142                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.data 154648141850                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.inst      6746228                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.data 860893092352                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.inst      9321288                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.data 867651337717                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.inst      6795882                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.data 861607999797                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.inst      7724994                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.data 862884560803                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.inst      5664312                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.data 865231022135                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.inst      5587910                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.data 865325022806                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.inst      5759988                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.data 869681101181                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.inst      6820670                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.data 874309074583                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.inst      7003180                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.data 866667492811                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.inst      5187774                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.data 860744579161                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.inst      6860626                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.data 864573681117                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.inst      6085928                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.data 868972324358                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.inst      6058802                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.data 870478586470                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.inst      7069030                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.data 870868840619                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.inst      6607526                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.data 873500351495                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.inst      5677190                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.data 859411343667                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.inst      8180168                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.data 151330785597                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus18.inst      6034088                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus18.data 142369619856                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus19.inst      7486262                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus19.data 206805795053                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 34266674936151                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.inst    147902.37                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.data    104980.29                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.inst    112437.13                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.data     82238.92                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.inst    145645.12                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.data     82881.05                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.inst    125849.67                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.data     90730.11                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.inst    133189.55                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.data     90730.68                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.inst    108929.08                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.data     91072.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.inst    111758.20                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.data     82673.96                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.inst    110769.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.data     82550.20                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.inst    110010.81                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.data     83084.10                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.inst    125056.79                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.data     90363.77                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.inst    103755.48                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.data     90443.91                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.inst    107197.28                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.data     90988.01                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.inst    117037.08                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.data     83080.69                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.inst    108192.89                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.data     82502.55                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.inst    130907.96                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.data     82512.63                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.inst    122361.59                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.data     91155.60                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.inst    113543.80                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.data     90216.82                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.inst    127815.12                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.data    109088.62                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus18.inst    131175.83                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus18.data    109017.64                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus19.inst    129073.48                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus19.data    109200.11                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks    976988.14                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   66.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy        234971680860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy        124890383640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy       672773839920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy       63045865440                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83886067200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    482278206690                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy      1937332320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1663783376070                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower      1565.659129                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE   1276396063                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35484800000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1025911607363                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy        175398126960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         93226285020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy       375357975300                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       75887164620                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83886067200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    481769850480                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      2365425120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1287890894700                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower      1211.935499                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE   2336403711                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35484800000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1024851599715                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus00.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus00.data      2600407                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus17.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus17.data      6994309                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus18.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus18.data      4442628                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus19.data      7897499                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21934846                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus00.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus00.data      2600407                       # number of overall hits
system.l2.overall_hits::.switch_cpus17.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus17.data      6994309                       # number of overall hits
system.l2.overall_hits::.switch_cpus18.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus18.data      4442628                       # number of overall hits
system.l2.overall_hits::.switch_cpus19.data      7897499                       # number of overall hits
system.l2.overall_hits::total                21934846                       # number of overall hits
system.l2.demand_misses::.switch_cpus00.inst           56                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus00.data      1799370                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus17.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus17.data      1389748                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus18.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus18.data      1307830                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus19.inst           56                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus19.data      1891661                       # number of demand (read+write) misses
system.l2.demand_misses::total                6388811                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus00.inst           56                       # number of overall misses
system.l2.overall_misses::.switch_cpus00.data      1799370                       # number of overall misses
system.l2.overall_misses::.switch_cpus17.inst           44                       # number of overall misses
system.l2.overall_misses::.switch_cpus17.data      1389748                       # number of overall misses
system.l2.overall_misses::.switch_cpus18.inst           46                       # number of overall misses
system.l2.overall_misses::.switch_cpus18.data      1307830                       # number of overall misses
system.l2.overall_misses::.switch_cpus19.inst           56                       # number of overall misses
system.l2.overall_misses::.switch_cpus19.data      1891661                       # number of overall misses
system.l2.overall_misses::total               6388811                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus00.inst     11550093                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus00.data 227227476389                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus17.inst      9978711                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus17.data 208290085953                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus18.inst     10343685                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus18.data 195802461688                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus19.inst     12010017                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus19.data 283822780890                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     915186687426                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus00.inst     11550093                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus00.data 227227476389                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus17.inst      9978711                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus17.data 208290085953                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus18.inst     10343685                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus18.data 195802461688                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus19.inst     12010017                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus19.data 283822780890                       # number of overall miss cycles
system.l2.overall_miss_latency::total    915186687426                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus00.inst           57                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus00.data      4399777                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus17.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus17.data      8384057                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus18.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus18.data      5750458                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus19.inst           56                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus19.data      9789160                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             28323657                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.inst           57                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.data      4399777                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus17.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus17.data      8384057                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus18.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus18.data      5750458                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus19.inst           56                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus19.data      9789160                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            28323657                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus00.inst     0.982456                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus00.data     0.408968                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus17.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus17.data     0.165761                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus18.inst     0.978723                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus18.data     0.227431                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus19.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus19.data     0.193240                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.225564                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus00.inst     0.982456                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus00.data     0.408968                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus17.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus17.data     0.165761                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus18.inst     0.978723                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus18.data     0.227431                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus19.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus19.data     0.193240                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.225564                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus00.inst 206251.660714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus00.data 126281.685473                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus17.inst 226788.886364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus17.data 149876.154492                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus18.inst 224862.717391                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus18.data 149715.530067                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus19.inst 214464.589286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus19.data 150038.923935                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 143248.358329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.inst 206251.660714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.data 126281.685473                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus17.inst 226788.886364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus17.data 149876.154492                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus18.inst 224862.717391                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus18.data 149715.530067                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus19.inst 214464.589286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus19.data 150038.923935                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 143248.358329                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3376396                       # number of writebacks
system.l2.writebacks::total                   3376396                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus19.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus19.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus00.inst           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus00.data      1799370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus17.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus17.data      1389748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus18.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus18.data      1307830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus19.inst           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus19.data      1891660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6388810                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.inst           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.data      1799370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus17.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus17.data      1389748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus18.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus18.data      1307830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus19.inst           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus19.data      1891660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6388810                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus00.inst     11071038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus00.data 211844854460                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus17.inst      9604475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus17.data 196411955404                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus18.inst      9951676                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus18.data 184624344354                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus19.inst     11529711                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus19.data 267654765704                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 860578076822                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.inst     11071038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.data 211844854460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus17.inst      9604475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus17.data 196411955404                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus18.inst      9951676                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus18.data 184624344354                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus19.inst     11529711                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus19.data 267654765704                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 860578076822                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus00.inst     0.982456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus00.data     0.408968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus17.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus17.data     0.165761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus18.inst     0.978723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus18.data     0.227431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus19.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus19.data     0.193240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.225564                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.inst     0.982456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.data     0.408968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus17.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus17.data     0.165761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus18.inst     0.978723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus18.data     0.227431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus19.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus19.data     0.193240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.225564                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.inst 197697.107143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.data 117732.792288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus17.inst 218283.522727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus17.data 141329.187309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus18.inst 216340.782609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus18.data 141168.457945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus19.inst 205887.696429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus19.data 141492.004749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 134700.840504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.inst 197697.107143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.data 117732.792288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus17.inst 218283.522727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus17.data 141329.187309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus18.inst 216340.782609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus18.data 141168.457945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus19.inst 205887.696429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus19.data 141492.004749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 134700.840504                       # average overall mshr miss latency
system.l2.replacements                        5959017                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10414977                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10414977                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10414977                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10414977                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          205                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              205                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          205                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          205                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1062                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1062                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus00.data       383722                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             383722                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus00.data  12314406370                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total  12314406370                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus00.data       383722                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           383722                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus00.data 32091.999859                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 32091.999859                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus00.data       383722                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        383722                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus00.data   9036471666                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   9036471666                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus00.data 23549.527173                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23549.527173                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.switch_cpus00.data       190766                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           190766                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus00.data   6325768538                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total   6325768538                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus00.data       190766                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         190766                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus00.data 33159.832140                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 33159.832140                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus00.data       190766                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       190766                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus00.data   4720623057                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   4720623057                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus00.data 24745.620588                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 24745.620588                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeFailReq_misses::.switch_cpus00.data          264                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_misses::total          264                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_miss_latency::.switch_cpus00.data    140820384                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_miss_latency::total    140820384                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_accesses::.switch_cpus00.data          264                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_accesses::total          264                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_miss_rate::.switch_cpus00.data            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_miss_latency::.switch_cpus00.data 533410.545455                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_avg_miss_latency::total 533410.545455                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_mshr_misses::.switch_cpus00.data          264                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_misses::total          264                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_miss_latency::.switch_cpus00.data    112925455                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_latency::total    112925455                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::.switch_cpus00.data 427747.935606                       # average SCUpgradeFailReq mshr miss latency
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::total 427747.935606                       # average SCUpgradeFailReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus00.data        19036                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus17.data         9632                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus18.data          733                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus19.data        30015                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 59416                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus00.data       856648                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus17.data         1159                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus18.data         1203                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus19.data        23653                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              882663                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus00.data 128336552531                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus17.data    181196508                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus18.data    178567323                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus19.data   3570644232                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  132266960594                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus00.data       875684                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus17.data        10791                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus18.data         1936                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus19.data        53668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            942079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus00.data     0.978262                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus17.data     0.107404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus18.data     0.621384                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus19.data     0.440728                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.936931                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus00.data 149812.469685                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus17.data 156338.660915                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus18.data 148435.014963                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus19.data 150959.465269                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149849.898086                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus00.data       856648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus17.data         1159                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus18.data         1203                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus19.data        23653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         882663                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus00.data 121012130957                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus17.data    171284561                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus18.data    168285579                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus19.data   3368474396                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 124720175493                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus00.data     0.978262                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus17.data     0.107404                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus18.data     0.621384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus19.data     0.440728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.936931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus00.data 141262.374928                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus17.data 147786.506471                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus18.data 139888.261845                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus19.data 142412.142054                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 141299.879448                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus00.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus17.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus18.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus00.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus17.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus18.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus19.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              202                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus00.inst     11550093                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus17.inst      9978711                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus18.inst     10343685                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus19.inst     12010017                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43882506                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus00.inst           57                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus17.inst           45                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus18.inst           47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus19.inst           56                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            205                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus00.inst     0.982456                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus17.inst     0.977778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus18.inst     0.978723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus19.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus00.inst 206251.660714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus17.inst 226788.886364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus18.inst 224862.717391                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus19.inst 214464.589286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 217240.128713                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus00.inst           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus17.inst           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus18.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus19.inst           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          202                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus00.inst     11071038                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus17.inst      9604475                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus18.inst      9951676                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus19.inst     11529711                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42156900                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus00.inst     0.982456                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus17.inst     0.977778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus18.inst     0.978723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus19.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985366                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus00.inst 197697.107143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus17.inst 218283.522727                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus18.inst 216340.782609                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus19.inst 205887.696429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 208697.524752                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus00.data      2581371                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus17.data      6984677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus18.data      4441895                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus19.data      7867484                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21875427                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus00.data       942722                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus17.data      1388589                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus18.data      1306627                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus19.data      1868008                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5505946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus00.data  98890923858                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus17.data 208108889445                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus18.data 195623894365                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus19.data 280252136658                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 782875844326                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus00.data      3524093                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus17.data      8373266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus18.data      5748522                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus19.data      9735492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27381373                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus00.data     0.267508                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus17.data     0.165836                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus18.data     0.227298                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus19.data     0.191876                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.201084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus00.data 104899.348756                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus17.data 149870.760495                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus18.data 149716.709026                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus19.data 150027.267901                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 142187.345158                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus19.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus00.data       942722                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus17.data      1388589                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus18.data      1306627                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus19.data      1868007                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5505945                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus00.data  90832723503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus17.data 196240670843                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus18.data 184456058775                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus19.data 264286291308                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 735815744429                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus00.data     0.267508                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus17.data     0.165836                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus18.data     0.227298                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus19.data     0.191876                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.201084                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus00.data 96351.547437                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus17.data 141323.797641                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus18.data 141169.636610                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus19.data 141480.353825                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 133640.227868                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus00.data        19117                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total             19117                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus00.data          159                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             159                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus00.data        19276                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         19276                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus00.data     0.008249                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.008249                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus00.data          159                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          159                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus00.data      3012467                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3012467                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus00.data     0.008249                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.008249                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus00.data 18946.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18946.333333                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32762.240616                       # Cycle average of tags in use
system.l2.tags.total_refs                    74103603                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6445512                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.496930                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.353142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.data     269.867042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu17.data     578.999438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.data     432.369987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu19.data     635.437725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.inst     0.215552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.data  6255.706847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus17.inst     0.159286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus17.data  7956.214456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus18.inst     0.180360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus18.data  6669.240499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus19.inst     0.212757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus19.data  9944.283525                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.data      0.008236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu17.data      0.017670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.data      0.013195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu19.data      0.019392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.inst     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.data     0.190909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus17.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus17.data     0.242804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus18.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus18.data     0.203529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus19.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus19.data     0.303475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999824                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32764                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        21173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5845                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999878                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 916069420                       # Number of tag accesses
system.l2.tags.data_accesses                916069420                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
