
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 6.62

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[4]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.07    0.28    0.23    0.43 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net11 (net)
                  0.28    0.00    0.43 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    21    0.33    0.22    0.26    0.68 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.22    0.00    0.68 ^ count[4]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.68   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ count[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: memory[4][3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: memory[4][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ memory[4][3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.08    0.35    0.35 ^ memory[4][3]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         memory[4][3] (net)
                  0.08    0.00    0.35 ^ _736_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.15    0.50 ^ _736_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _097_ (net)
                  0.06    0.00    0.50 ^ memory[4][3]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ memory[4][3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.07    0.28    0.23    0.43 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net11 (net)
                  0.28    0.00    0.43 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    21    0.33    0.22    0.26    0.68 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.22    0.00    0.68 ^ data_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.68   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  9.40   slack (MET)


Startpoint: count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.08    0.33    0.58    0.58 ^ count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net26 (net)
                  0.33    0.00    0.58 ^ _426_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     5    0.10    0.36    0.27    0.86 v _426_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _150_ (net)
                  0.36    0.00    0.86 v _437_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     6    0.12    0.50    0.38    1.23 ^ _437_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _154_ (net)
                  0.50    0.00    1.23 ^ _438_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
    10    0.19    0.27    0.22    1.45 v _438_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _395_ (net)
                  0.27    0.00    1.45 v _829_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.13    0.26    1.71 v _829_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _391_ (net)
                  0.13    0.00    1.71 v _441_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.05    0.21    0.15    1.86 ^ _441_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _417_ (net)
                  0.21    0.00    1.86 ^ _841_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.18    0.41    2.27 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _425_ (net)
                  0.18    0.00    2.27 v _818_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.03    0.13    0.12    2.39 ^ _818_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _383_ (net)
                  0.13    0.00    2.39 ^ _820_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.13    0.10    2.49 v _820_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _385_ (net)
                  0.13    0.00    2.49 v _821_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.26    0.18    2.67 ^ _821_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _386_ (net)
                  0.26    0.00    2.67 ^ _822_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.25    2.92 v _822_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _387_ (net)
                  0.09    0.00    2.92 v _823_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.32    3.24 ^ _823_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _005_ (net)
                  0.07    0.00    3.24 ^ count[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.24   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ count[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -3.24   data arrival time
-----------------------------------------------------------------------------
                                  6.62   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.07    0.28    0.23    0.43 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net11 (net)
                  0.28    0.00    0.43 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    21    0.33    0.22    0.26    0.68 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.22    0.00    0.68 ^ data_out[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.68   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ data_out[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  9.40   slack (MET)


Startpoint: count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.08    0.33    0.58    0.58 ^ count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net26 (net)
                  0.33    0.00    0.58 ^ _426_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     5    0.10    0.36    0.27    0.86 v _426_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _150_ (net)
                  0.36    0.00    0.86 v _437_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     6    0.12    0.50    0.38    1.23 ^ _437_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _154_ (net)
                  0.50    0.00    1.23 ^ _438_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
    10    0.19    0.27    0.22    1.45 v _438_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _395_ (net)
                  0.27    0.00    1.45 v _829_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.13    0.26    1.71 v _829_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _391_ (net)
                  0.13    0.00    1.71 v _441_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     5    0.05    0.21    0.15    1.86 ^ _441_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _417_ (net)
                  0.21    0.00    1.86 ^ _841_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.18    0.41    2.27 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _425_ (net)
                  0.18    0.00    2.27 v _818_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.03    0.13    0.12    2.39 ^ _818_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _383_ (net)
                  0.13    0.00    2.39 ^ _820_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.13    0.10    2.49 v _820_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _385_ (net)
                  0.13    0.00    2.49 v _821_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.26    0.18    2.67 ^ _821_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _386_ (net)
                  0.26    0.00    2.67 ^ _822_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.25    2.92 v _822_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _387_ (net)
                  0.09    0.00    2.92 v _823_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.32    3.24 ^ _823_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _005_ (net)
                  0.07    0.00    3.24 ^ count[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.24   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ count[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -3.24   data arrival time
-----------------------------------------------------------------------------
                                  6.62   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.017540216445923

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7206

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.2733025550842285

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9363

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.58    0.58 ^ count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.27    0.86 v _426_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
   0.38    1.23 ^ _437_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.22    1.45 v _438_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.26    1.71 v _829_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.15    1.86 ^ _441_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.41    2.27 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.12    2.39 ^ _818_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.10    2.49 v _820_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.18    2.67 ^ _821_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.25    2.92 v _822_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.32    3.24 ^ _823_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    3.24 ^ count[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.24   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ count[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.14    9.86   library setup time
           9.86   data required time
---------------------------------------------------------
           9.86   data required time
          -3.24   data arrival time
---------------------------------------------------------
           6.62   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: memory[4][3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: memory[4][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ memory[4][3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.35    0.35 ^ memory[4][3]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    0.50 ^ _736_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.50 ^ memory[4][3]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.50   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ memory[4][3]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.50   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
3.2402

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
6.6246

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
204.450343

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.66e-02   8.21e-03   8.84e-08   3.48e-02  43.3%
Combinational          3.08e-02   1.47e-02   1.13e-07   4.55e-02  56.7%
Clock                  0.00e+00   0.00e+00   3.58e-07   3.58e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.73e-02   2.29e-02   5.59e-07   8.02e-02 100.0%
                          71.5%      28.5%       0.0%
