# Reading C:/Programms/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ripple_carry_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Programms/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Files/Programming/Verilog\ and\ FPGA/Lessons/Week\ 10/ripple_carry {C:/Files/Programming/Verilog and FPGA/Lessons/Week 10/ripple_carry/ripple_carry.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:18 on Nov 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Files/Programming/Verilog and FPGA/Lessons/Week 10/ripple_carry" C:/Files/Programming/Verilog and FPGA/Lessons/Week 10/ripple_carry/ripple_carry.v 
# -- Compiling module ripple_carry
# 
# Top level modules:
# 	ripple_carry
# End time: 14:27:18 on Nov 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Files/Programming/Verilog\ and\ FPGA/Lessons/Week\ 10/ripple_carry {C:/Files/Programming/Verilog and FPGA/Lessons/Week 10/ripple_carry/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:18 on Nov 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Files/Programming/Verilog and FPGA/Lessons/Week 10/ripple_carry" C:/Files/Programming/Verilog and FPGA/Lessons/Week 10/ripple_carry/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 14:27:18 on Nov 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Files/Programming/Verilog\ and\ FPGA/Lessons/Week\ 10/ripple_carry {C:/Files/Programming/Verilog and FPGA/Lessons/Week 10/ripple_carry/half_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:18 on Nov 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Files/Programming/Verilog and FPGA/Lessons/Week 10/ripple_carry" C:/Files/Programming/Verilog and FPGA/Lessons/Week 10/ripple_carry/half_adder.v 
# -- Compiling module half_adder
# 
# Top level modules:
# 	half_adder
# End time: 14:27:19 on Nov 12,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Files/Programming/Verilog and FPGA/Lessons/Week 10/ripple_carry/ripple_carry_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:33 on Nov 12,2020
# vlog -reportprogress 300 -work work C:/Files/Programming/Verilog and FPGA/Lessons/Week 10/ripple_carry/ripple_carry_testbench.v 
# -- Compiling module ripple_carry_testbench
# 
# Top level modules:
# 	ripple_carry_testbench
# End time: 14:27:33 on Nov 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.ripple_carry_testbench
# vsim work.ripple_carry_testbench 
# Start time: 14:27:44 on Nov 12,2020
# Loading work.ripple_carry_testbench
# Loading work.ripple_carry
# Loading work.half_adder
# Loading work.full_adder
add wave -position insertpoint sim:/ripple_carry_testbench/*
run
# in1 = 0000000000000000 in2 = 0000000000000000 out = 0000000000000000 overflow = 0
# in1 = 0000000000000001 in2 = 0000000000000000 out = 0000000000000001 overflow = 0
# in1 = 0000000000000001 in2 = 0000000000000001 out = 0000000000000010 overflow = 0
# in1 = 0000000000000010 in2 = 0000000000000001 out = 0000000000000011 overflow = 0
# in1 = 0000000011000111 in2 = 0000000001100001 out = 0000000100101000 overflow = 0
# in1 = 0000000010000001 in2 = 0000000000000000 out = 0000000010000001 overflow = 0
# in1 = 1111111111111111 in2 = 1111111111111111 out = 1111111111111110 overflow = 1
# in1 = 1111111111111111 in2 = 0000000000000001 out = 0000000000000000 overflow = 1
# in1 = 1111111111111111 in2 = 0000000000000000 out = 1111111111111111 overflow = 0
# End time: 14:28:07 on Nov 12,2020, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
