

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 7a175c05c78c2530412648987711a0d1  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_3136/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_3136/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_3136/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_3136/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_3136/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_3136/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x558c8e64649e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_3136/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/18496_128_3136/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558c8e64e270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558c8e64e500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558c8e64e790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558c8e64ea20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558c8e64ecb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558c8e64ef40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558c8e64f1d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558c8e64f460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558c8e64f6e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558c8e64f960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558c8e64fbe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558c8e64fe60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558c8e6500e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558c8e650360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558c8e6505e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x558c8e650860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558c8e650a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558c8e650ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558c8e650ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558c8e6510e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558c8e651300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558c8e651520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558c8e651740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558c8e651960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558c8e651b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558c8e651da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558c8e651fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558c8e6521e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558c8e652400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558c8e652620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558c8e652840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x558c8e652a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558c8e8ea100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558c8e8ea140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558c8e8ea180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558c8e8ea1c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558c8e8e9380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558c8e8ea0e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558c8e655900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558c8e655920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558c8e8ea0e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558c8e655904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x558c8e8ea0f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffdbe9f0470..

GPGPU-Sim PTX: cudaLaunch for 0x0x558c8e64649e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (145,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 556028
gpu_sim_insn = 566815360
gpu_ipc =    1019.4008
gpu_tot_sim_cycle = 556028
gpu_tot_sim_insn = 566815360
gpu_tot_ipc =    1019.4008
gpu_tot_issued_cta = 145
gpu_occupancy = 12.4917% 
gpu_tot_occupancy = 12.4917% 
max_total_param_size = 0
gpu_stall_dramfull = 185784
gpu_stall_icnt2sh    = 7211
partiton_level_parallism =      13.5945
partiton_level_parallism_total  =      13.5945
partiton_level_parallism_util =      17.2848
partiton_level_parallism_util_total  =      17.2848
L2_BW  =     492.4465 GB/Sec
L2_BW_total  =     492.4465 GB/Sec
gpu_total_sim_rate=155547

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[1]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 885
	L1D_cache_core[2]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[3]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 388
	L1D_cache_core[4]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 295
	L1D_cache_core[5]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 498
	L1D_cache_core[6]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 297
	L1D_cache_core[7]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1377
	L1D_cache_core[8]: Access = 52224, Miss = 52224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1545
	L1D_cache_core[9]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 741
	L1D_cache_core[10]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1119
	L1D_cache_core[11]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 628
	L1D_cache_core[12]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 249
	L1D_cache_core[13]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1834
	L1D_cache_core[14]: Access = 90880, Miss = 90880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1887
	L1D_cache_core[15]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 844
	L1D_cache_core[16]: Access = 52224, Miss = 52224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1242
	L1D_cache_core[17]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 874
	L1D_cache_core[18]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 762
	L1D_cache_core[20]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 318
	L1D_cache_core[21]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 302
	L1D_cache_core[22]: Access = 52224, Miss = 52224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1274
	L1D_cache_core[23]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 150
	L1D_cache_core[24]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 856
	L1D_cache_core[25]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 264
	L1D_cache_core[26]: Access = 52224, Miss = 52224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1315
	L1D_cache_core[27]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1148
	L1D_cache_core[28]: Access = 52224, Miss = 52224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1198
	L1D_cache_core[29]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 649
	L1D_cache_core[30]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 353
	L1D_cache_core[31]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 810
	L1D_cache_core[32]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 201
	L1D_cache_core[33]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 291
	L1D_cache_core[34]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 569
	L1D_cache_core[35]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 166
	L1D_cache_core[36]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 243
	L1D_cache_core[37]: Access = 52224, Miss = 52224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1834
	L1D_cache_core[38]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 52224, Miss = 52224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1580
	L1D_cache_core[40]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[41]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1523
	L1D_cache_core[42]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1053
	L1D_cache_core[43]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1011
	L1D_cache_core[44]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 52224, Miss = 52224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1206
	L1D_cache_core[46]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 552
	L1D_cache_core[47]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 501
	L1D_cache_core[49]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1286
	L1D_cache_core[50]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1722
	L1D_cache_core[51]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 184
	L1D_cache_core[52]: Access = 52224, Miss = 52224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1063
	L1D_cache_core[53]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[54]: Access = 52224, Miss = 52224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1884
	L1D_cache_core[55]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 893
	L1D_cache_core[56]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 52224, Miss = 52224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1317
	L1D_cache_core[58]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 289
	L1D_cache_core[59]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[60]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 427
	L1D_cache_core[61]: Access = 52224, Miss = 52224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 990
	L1D_cache_core[62]: Access = 52224, Miss = 52224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1351
	L1D_cache_core[63]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1154
	L1D_cache_core[64]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 982
	L1D_cache_core[65]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[66]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 952
	L1D_cache_core[67]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 455
	L1D_cache_core[68]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 555
	L1D_cache_core[69]: Access = 52224, Miss = 52224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 973
	L1D_cache_core[70]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 550
	L1D_cache_core[71]: Access = 52224, Miss = 52224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1513
	L1D_cache_core[72]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 387
	L1D_cache_core[73]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1115
	L1D_cache_core[74]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1785
	L1D_cache_core[75]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 558
	L1D_cache_core[76]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2298
	L1D_cache_core[77]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 859
	L1D_cache_core[78]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 104448, Miss = 104448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 473
	L1D_total_cache_accesses = 7558912
	L1D_total_cache_misses = 7558912
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 63549
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.182
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7262976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 295936
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 33964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7262976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 29585
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 33964
ctas_completed 145, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
31368, 31368, 31368, 31368, 31368, 31368, 31368, 31368, 
gpgpu_n_tot_thrd_icount = 582164992
gpgpu_n_tot_w_icount = 18192656
gpgpu_n_stall_shd_mem = 9949507
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7262976
gpgpu_n_mem_write_global = 295936
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14525952
gpgpu_n_store_insn = 591872
gpgpu_n_shmem_insn = 59094784
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 816384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2811808
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7137699
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90058179	W0_Idle:7858344	W0_Scoreboard:43448321	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:568	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18192088
single_issue_nums: WS0:4548164	WS1:4548164	WS2:4548164	WS3:4548164	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 58103808 {8:7262976,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11837440 {40:295936,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 290519040 {40:7262976,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2367488 {8:295936,}
maxmflatency = 4189 
max_icnt2mem_latency = 4025 
maxmrqlatency = 1088 
max_icnt2sh_latency = 1078 
averagemflatency = 748 
avg_icnt2mem_latency = 333 
avg_mrq_latency = 57 
avg_icnt2sh_latency = 145 
mrq_lat_table:358839 	199936 	77797 	65738 	222051 	1761740 	683686 	271843 	66808 	8099 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	92484 	1834574 	4277081 	1319238 	35484 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	705356 	735023 	920992 	1394326 	2063833 	1554771 	156812 	27799 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1137161 	579723 	607709 	709479 	792140 	914429 	1131509 	1200119 	486483 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	369 	489 	120 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[1]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[2]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[3]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[4]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[5]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[6]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[7]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[8]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[9]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[10]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[11]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[12]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[13]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[14]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[15]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[16]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[17]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[18]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[19]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[20]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[21]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[22]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[23]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[24]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[25]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[26]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[27]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[28]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[29]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[30]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
dram[31]:         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8         8 
maximum service time to same row:
dram[0]:     11436     11858     11566     12722     11540     12689     11572     10721     11723     12283     12642     12018     13251     12656     11473     11911 
dram[1]:     11353     12364     12852     12313     12147     12630     11240     12082     11753     11950     12111     12369     12643     12381     11221     11441 
dram[2]:     12091     11773     12483     12038     11931     12485     11678     11791     11633     12934     11626     11814     11894     12539     12227     11757 
dram[3]:     11380     11749     11392     12667     12214     12325     11995     11480     12302     12310     12210     12734     11862     12392     11546     11967 
dram[4]:     12083     11677     13074     11672     12225     11754     12773     12644     11139     13022     11623     12235     12216     12303     11502     12219 
dram[5]:     11462     11920     11855     11685     11186     12303     12453     12451     11550     12726     11858     11744     11637     12634     12395     11757 
dram[6]:     12327     11858     11581     11676     13091     12080     12927     12515     11648     11816     11724     11901     11077     12634     12223     11534 
dram[7]:     11727     12118     12460     12391     12070     10911     11561     12120     11079     12700     11977     11609     12505     12689     11489     11594 
dram[8]:     12640     11461     12143     12636     11381     11084     12397     11513     12250     12945     12115     11878     11675     12604     11814     11211 
dram[9]:     12327     11627     12607     11830     11755     12182     12312     10717     12625     13024     11649     12324     12067     12868     11882     11685 
dram[10]:     11433     11985     12780     12158     12294     11885     11418     11870     11986     11260     11788     12531     12961     13009     11173     11410 
dram[11]:     11025     11857     12286     11724     12352     11289     11468     12028     11273     11231     12761     11347     11735     12486     11345     12954 
dram[12]:     12091     11379     11487     12095     11770     11197     11676     12175     12460     12252     11167     11635     11921     11964     11854     11502 
dram[13]:     11626     11873     12028     11802     12007     11982     11562     12508     10773     12931     12078     11858     11423     12262     11870     13146 
dram[14]:     12145     11497     13248     12103     11435     11942     12239     12040     11787     11858     11977     12525     11585     11438     12451     11889 
dram[15]:     12949     11966     12834     11296     11676     12071     11890     11318     12480     12163     12202     12065     12035     12694     12114     11909 
dram[16]:     12734     11900     13382     12163     11384     10958     11453     12192     12433     13100     12113     13227     11297     11745     11089     12464 
dram[17]:     11749     10700     12588     11500     12431     11800     11481     10914     11794     13060     11131     11668     12039     11857     12019     11594 
dram[18]:     12151     12857     12455     11834     12250     12127     12485     11155     10764     12724     12460     11883     12206     11635     11228     12500 
dram[19]:     11617     11996     11723     11924     12353     11297     11039     11215     11400     12883     11826     10938     11966     12214     11761     11280 
dram[20]:     11401     11978     12175     12096     11702     11783     12494     11563     12498     11978     11168     11652     12122     11593     11902     11874 
dram[21]:     11645     10980     12326     12238     12528     11106     12211     12129     11225     12870     12456     11729     11588     11811     12801     11637 
dram[22]:     12083     11343     11388     12027     10920     12380     11935     12112     10941     12171     11268     12023     11833     11560     11537     11518 
dram[23]:     11745     12339     12143     12456     11665     12276     11822     12164     12918     12354     12139     11842     12050     12087     12001     11667 
dram[24]:     11291     11977     12628     11883     11192     11679     10710     11860     11708     12670     12136     11349     12317     12413     12101     11552 
dram[25]:     11637     12549     12390     12174     12091     12361     11533     11448     12353     13126     11895     12480     11814     12255     11200     11953 
dram[26]:     11791     11737     11531     12330     12613     11680     11693     11308     12661     11252     11640     12020     12202     12260     11662     11494 
dram[27]:     12455     12533     11787     12401     11524     12120     11868     12286     11964     11673     12094     12049     12387     11669     11713     12493 
dram[28]:     11237     12790     12538     12015     11780     12290     12231     12188     11053     12435     13554     11544     11902     11597     13067     11393 
dram[29]:     11488     12135     11973     11484     11352     11708     11891     12433     11421     11954     12549     11714     11559     11389     11942     12228 
dram[30]:     11331     11862     11890     11010     11529     10901     11022     11590     11485     12444     12815     11518     11942     11982     11958     12371 
dram[31]:     12240     12557     11825     12467     12179     12152     12714     12789     12025     12772     13401     10923     12207     11709     11511     11010 
average row accesses per activate:
dram[0]:  4.099832  4.083799  4.105618  4.087759  4.088268  4.108928  4.087252  4.077010  4.123995  4.084139  4.114773  4.102999  4.121729  4.079865  4.108905  4.067340 
dram[1]:  4.099832  4.111361  4.110236  4.096359  4.117051  4.053185  4.103527  4.095563  4.140634  4.099315  4.114773  4.076490  4.068501  4.082161  4.088036  4.059350 
dram[2]:  4.107865  4.047619  4.091163  4.090604  4.054324  4.079197  4.097672  4.083948  4.086462  4.086511  4.084602  4.091422  4.079955  4.095991  4.108905  4.085731 
dram[3]:  4.111299  4.111361  4.079197  4.072383  4.111299  4.099776  4.103468  4.100228  4.081818  4.105203  4.089215  4.102999  4.079955  4.075281  4.114707  4.084555 
dram[4]:  4.133409  4.094118  4.083194  4.091722  4.096359  4.054294  4.104664  4.064371  4.085324  4.084139  4.107771  4.079910  4.079955  4.107588  4.096154  4.085731 
dram[5]:  4.073538  4.076966  4.120564  4.074053  4.083799  4.062188  4.073363  4.111936  4.092308  4.082954  4.107771  4.100679  4.115909  4.079865  4.080000  4.103058 
dram[6]:  4.082635  4.095238  4.118310  4.074693  4.100954  4.088268  4.094158  4.102564  4.081818  4.092255  4.112436  4.066181  4.086858  4.077572  4.066779  4.107710 
dram[7]:  4.097479  4.057746  4.084358  4.092893  4.087248  4.122817  4.097672  4.120206  4.093447  4.074263  4.107771  4.059350  4.084555  4.077572  4.050279  4.115843 
dram[8]:  4.073538  4.091825  4.111299  4.104377  4.107865  4.103197  4.065352  4.090858  4.089926  4.087600  4.092655  4.082207  4.104190  4.081036  4.086858  4.085682 
dram[9]:  4.100954  4.089586  4.079197  4.059933  4.087200  4.096304  4.074534  4.073529  4.094641  4.094587  4.076533  4.071308  4.083380  4.094862  4.068501  4.092603 
dram[10]:  4.044248  4.110236  4.114736  4.114800  4.103255  4.089436  4.109402  4.094372  4.098174  4.086462  4.082300  4.097230  4.115843  4.071870  4.098416  4.092603 
dram[11]:  4.091825  4.091825  4.121690  4.082635  4.110174  4.066704  4.090703  4.115428  4.112257  4.099315  4.112436  4.071870  4.083380  4.063901  4.091474  4.081081 
dram[12]:  4.071270  4.124154  4.113611  4.095185  4.062222  4.064445  4.086070  4.102564  4.081865  4.067950  4.076533  4.070747  4.089165  4.077010  4.128775  4.062780 
dram[13]:  4.080357  4.076966  4.083752  4.099776  4.066741  4.068965  4.100000  4.106104  4.116972  4.114548  4.096099  4.052543  4.070786  4.100679  4.114707  4.092603 
dram[14]:  4.090655  4.107926  4.088317  4.065592  4.059967  4.073497  4.088385  4.100228  4.101656  4.081818  4.086907  4.099547  4.070786  4.059350  4.098416  4.132269 
dram[15]:  4.059967  4.064516  4.084869  4.095185  4.098655  4.075766  4.092456  4.085082  4.096977  4.059887  4.057143  4.092603  4.076490  4.089115  4.117045  4.058231 
dram[16]:  4.111361  4.063368  4.137521  4.113675  4.118243  4.091722  4.103527  4.120206  4.081818  4.069083  4.087986  4.115843  4.093732  4.092603  4.053721  4.074761 
dram[17]:  4.118310  4.083799  4.096359  4.081519  4.092333  4.084869  4.087252  4.096756  4.099315  4.093447  4.089165  4.106515  4.096045  4.097230  4.086858  4.094915 
dram[18]:  4.073538  4.056604  4.094012  4.058856  4.097479  4.087151  4.100000  4.078187  4.076007  4.069044  4.057703  4.093785  4.114643  4.090293  4.075408  4.036748 
dram[19]:  4.110174  4.090655  4.088317  4.074693  4.099776  4.079197  4.101194  4.073571  4.087600  4.086413  4.112436  4.084555  4.066181  4.094915  4.085731  4.104190 
dram[20]:  4.095238  4.080402  4.063334  4.102132  4.088317  4.068965  4.091889  4.103763  4.074872  4.087600  4.086907  4.098416  4.102999  4.113507  4.086907  4.108843 
dram[21]:  4.088367  4.089536  4.074693  4.088367  4.104377  4.063334  4.091889  4.096756  4.049605  4.072521  4.067378  4.100736  4.096045  4.078784  4.106009  4.102434 
dram[22]:  4.069004  4.090655  4.086033  4.090655  4.094065  4.059967  4.061937  4.120206  4.078364  4.085276  4.033408  4.106455  4.079910  4.071910  4.049190  4.057111 
dram[23]:  4.052078  4.080357  4.099776  4.094118  4.112486  4.088317  4.103527  4.117849  4.074872  4.076007  4.094969  4.078178  4.063901  4.097230  4.112372  4.122867 
dram[24]:  4.071309  4.097534  4.082589  4.110174  4.092893  4.070117  4.087252  4.093235  4.056465  4.072562  4.076533  4.065022  4.093732  4.073034  4.114707  4.099547 
dram[25]:  4.104436  4.083799  4.096304  4.100954  4.079197  4.054324  4.119932  4.107306  4.084139  4.071388  4.100793  4.097175  4.053661  4.096610  4.103058  4.101868 
dram[26]:  4.094065  4.074693  4.070117  4.102132  4.065592  4.097479  4.098807  4.092098  4.093447  4.078364  4.110102  4.096045  4.083380  4.094862  4.098416  4.062780 
dram[27]:  4.099776  4.057714  4.097479  4.089486  4.090604  4.102075  4.121005  4.087451  4.105143  4.107490  4.068539  4.074199  4.084555  4.097230  4.103058  4.085682 
dram[28]:  4.073538  4.076966  4.086033  4.089486  4.086033  4.111299  4.095346  4.092098  4.071388  4.106286  4.099547  4.104190  4.114707  4.069624  4.100736  4.111174 
dram[29]:  4.089486  4.096359  4.081473  4.064480  4.070117  4.092893  4.138841  4.095563  4.082954  4.103940  4.085118  4.104190  4.052573  4.089165  4.073075  4.058231 
dram[30]:  4.103255  4.099271  4.095185  4.066741  4.092893  4.104377  4.075706  4.062042  4.078320  4.087600  4.067378  4.051425  4.094862  4.077010  4.105382  4.069624 
dram[31]:  4.103255  4.111361  4.092893  4.081473  4.102075  4.102075  4.122286  4.081633  4.110984  4.096921  4.085731  4.071910  4.093115  4.079865  4.079955  4.069624 
average row locality = 3716562/908885 = 4.089144
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[1]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[2]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[3]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[4]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[5]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[6]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[7]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[8]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[9]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[10]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[11]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[12]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[13]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[14]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[15]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[16]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[17]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[18]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[19]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[20]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[21]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[22]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[23]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[24]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[25]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[26]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[27]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[28]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[29]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[30]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
dram[31]:      7232      7232      7232      7232      7232      7232      7136      7120      7104      7104      7160      7168      7168      7168      7168      7168 
total dram reads = 3675392
bank skew: 7232/7104 = 1.02
chip skew: 114856/114856 = 1.00
number of total write accesses:
dram[0]:       312       312       304       324       344       344       312       320       320       320       328       328       312       344       304       320 
dram[1]:       312       312       304       320       336       336       312       320       320       312       328       320       312       344       304       328 
dram[2]:       320       312       332       328       328       328       320       320       320       304       328       328       312       344       304       304 
dram[3]:       328       312       328       328       328       328       328       320       320       304       328       328       312       344       312       312 
dram[4]:       320       304       324       336       320       344       320       312       312       320       328       328       312       344       296       304 
dram[5]:       320       312       328       340       312       336       328       320       312       328       328       328       304       344       296       312 
dram[6]:       320       312       312       312       320       344       328       320       320       328       328       328       312       344       316       312 
dram[7]:       328       304       316       328       304       344       320       312       320       332       328       328       312       344       328       320 
dram[8]:       320       304       328       328       320       336       320       336       328       328       336       328       320       336       312       320 
dram[9]:       320       288       328       336       320       336       320       328       312       328       336       332       320       336       312       320 
dram[10]:       320       304       336       320       320       336       304       328       304       320       328       320       320       336       312       320 
dram[11]:       304       304       336       320       320       336       320       328       304       312       328       336       320       328       312       320 
dram[12]:       320       304       328       328       320       336       320       320       304       320       336       328       312       340       312       320 
dram[13]:       320       312       328       328       320       336       320       312       304       320       344       328       312       328       312       320 
dram[14]:       312       304       328       328       320       336       320       320       312       320       328       320       312       328       312       320 
dram[15]:       320       304       336       328       320       336       316       328       312       328       328       320       320       328       312       320 
dram[16]:       312       312       316       312       328       336       312       312       320       328       352       320       328       320       304       324 
dram[17]:       312       312       320       312       324       336       312       312       312       320       344       320       328       320       312       320 
dram[18]:       320       312       336       312       328       336       320       312       328       344       332       312       328       320       296       328 
dram[19]:       320       312       328       312       328       328       312       312       328       336       328       312       328       320       304       320 
dram[20]:       312       304       328       312       328       336       312       312       320       328       328       312       328       320       296       320 
dram[21]:       312       304       312       312       328       328       312       312       320       336       336       312       328       320       300       324 
dram[22]:       320       312       328       312       320       320       312       312       312       328       336       336       328       320       304       312 
dram[23]:       328       320       328       304       320       328       312       312       320       328       336       332       328       320       312       320 
dram[24]:       304       312       336       320       328       328       312       320       320       320       336       336       328       328       312       320 
dram[25]:       312       312       336       320       328       328       312       304       320       328       328       336       336       332       312       320 
dram[26]:       320       312       328       312       328       328       328       312       320       312       328       328       320       336       312       320 
dram[27]:       328       320       328       320       328       328       336       312       320       320       328       320       312       320       312       320 
dram[28]:       320       312       328       320       328       328       320       312       328       328       352       320       312       320       312       320 
dram[29]:       320       320       328       320       328       328       312       320       328       328       348       320       312       312       312       320 
dram[30]:       320       308       328       320       328       328       312       328       328       328       336       320       336       340       312       320 
dram[31]:       320       312       328       328       328       328       312       320       328       328       336       320       340       344       312       320 
total dram writes = 164680
bank skew: 352/288 = 1.22
chip skew: 5204/5096 = 1.02
average mf latency per bank:
dram[0]:       1689      1670      1913      1782      1784      1801      1043       838       688       684      1491      1641      1617      1522      1839      1817
dram[1]:       1720      1682      1813      1673      1932      1892      1082       838       676       681      1577      1566      1564      1567      1747      1827
dram[2]:       1705      1877      1725      1798      1945      1838       961       823       675       673      1490      1723      1649      1561      1647      1674
dram[3]:       1631      1732      1728      1846      1875      1856       959       787       681       667      1537      1692      1648      1553      1700      1694
dram[4]:       1590      1720      1663      1727      1773      1778       927       810       671       665      1417      1637      1693      1560      1554      1595
dram[5]:       1592      1714      1642      1753      1835      1773       955       836       678       668      1567      1585      1621      1626      1660      1599
dram[6]:       1587      1661      1745      1716      1828      1878       903       828       669       668      1422      1565      1597      1569      1633      1620
dram[7]:       1640      1737      1747      1693      1953      2072       916       819       672       675      1469      1595      1665      1655      1625      1673
dram[8]:       1742      1681      1660      1917      1755      1835       988       837       680       683      1481      1631      1653      1542      1817      1644
dram[9]:       1863      1774      1647      1667      1850      1897       978       808       673       685      1453      1657      1567      1541      1722      1591
dram[10]:       1768      1828      1722      1721      1831      1944       931       815       662       677      1398      1664      1620      1628      1577      1636
dram[11]:       1758      1691      1877      1731      1834      1898       983       802       689       686      1529      1686      1636      1622      1606      1740
dram[12]:       1870      1779      1737      1713      1796      1909       971       822       672       675      1576      1732      1687      1665      1549      1736
dram[13]:       1734      1770      1715      1661      1855      1845      1010       838       697       683      1482      1625      1594      1648      1599      1665
dram[14]:       1767      1722      1743      1748      1894      1841       951       787       680       679      1441      1573      1634      1718      1633      1592
dram[15]:       1848      1673      1775      1717      2037      1788       930       789       674       674      1508      1570      1802      1607      1567      1728
dram[16]:       1619      1813      1812      1975      1809      1812       957       797       686       686      1566      1652      1683      1619      1688      1869
dram[17]:       1782      1652      1771      1964      1889      1813      1051       816       682       687      1584      1733      1596      1611      1681      1734
dram[18]:       1722      1675      1793      1818      1977      1796       945       799       668       682      1594      1595      1557      1565      1633      1667
dram[19]:       1643      1750      1923      1807      1768      1727       910       810       675       674      1563      1627      1567      1682      1747      1634
dram[20]:       1646      1633      1680      1758      1896      1726       926       806       666       680      1501      1609      1578      1587      1622      1720
dram[21]:       1630      1627      1786      1703      1767      1728       915       805       669       674      1557      1590      1523      1635      1701      1596
dram[22]:       1568      1636      1882      1784      1915      1778       979       807       666       664      1538      1568      1667      1742      1718      1739
dram[23]:       1650      1601      1812      1851      1881      2009       967       824       671       683      1559      1661      1691      1687      1663      1715
dram[24]:       1717      1686      1956      1929      1766      1791       945       956       684       685      1618      1641      1608      1788      1861      1602
dram[25]:       1724      1591      1714      1758      1795      1813       922       793       674       675      1527      1664      1627      1576      1693      1637
dram[26]:       1738      1891      1812      1819      1842      1902       914       798       671       680      1572      1751      1638      1598      1611      1655
dram[27]:       1712      1716      1841      1799      1857      1763       918       777       686       688      1568      1688      1544      1621      1617      1633
dram[28]:       1701      1742      1646      1710      1759      1844       950       794       664       666      1433      1614      1597      1623      1608      1537
dram[29]:       1667      1706      1690      1804      1876      1719       975       775       668       662      1559      1565      1498      1618      1618      1513
dram[30]:       1656      1855      1814      1865      1805      1792      1008       791       679       673      1461      1575      1666      1827      1757      1550
dram[31]:       1719      1635      1752      1861      1970      1945       961       792       681       676      1542      1596      1744      1667      1664      1772
maximum mf latency per bank:
dram[0]:       2108      2189      3584      4147      2082      2307      2177      2053      2537      2091      2099      2131      1992      2315      2942      2868
dram[1]:       3774      1955      4180      2539      3913      3867      3850      2247      2231      2522      2290      2038      2199      2172      1902      3345
dram[2]:       3747      3806      1913      2044      3935      2113      1997      2193      1930      2087      2036      2732      2141      1938      1864      2036
dram[3]:       2250      2458      2096      3449      2370      2395      2077      2083      2125      2133      1979      2179      2264      2001      2840      2239
dram[4]:       1875      2765      2158      2028      1904      1921      2084      2059      1864      1712      1745      2497      2233      1765      2001      1869
dram[5]:       2106      2253      2092      3651      1685      2074      1868      1869      2157      2019      2557      2199      2276      2273      2702      1832
dram[6]:       2371      2283      1775      2074      1797      2043      2080      1824      1992      2089      1935      2114      2194      2035      2106      2353
dram[7]:       2189      3531      2043      2038      4072      4111      1919      2303      2617      2186      2216      2482      3108      3258      2087      2002
dram[8]:       2007      2101      2026      4163      2075      2098      1949      2083      2018      2080      2003      1803      2003      2086      3361      1927
dram[9]:       3749      3661      1929      2130      1992      3891      1887      2002      1839      2060      2073      2070      2007      1864      2090      2112
dram[10]:       1970      3791      2255      2013      2035      3927      2006      2170      2223      2268      1965      2116      2013      2115      2031      1912
dram[11]:       2390      2092      4146      2131      1948      2333      1975      1939      2634      1939      1972      1981      2144      2370      2233      2951
dram[12]:       2779      2286      3616      2207      2456      4135      2189      2244      2498      2058      2519      2653      2153      2398      2101      2719
dram[13]:       2365      2395      2142      2135      2377      2020      2671      2170      2075      2119      2125      2630      2245      2052      2023      2435
dram[14]:       1925      2121      2052      2153      3957      1959      1937      2061      1985      2122      1833      1947      1906      2979      2098      2172
dram[15]:       3548      2096      3434      2099      4097      2389      2324      2046      2166      2113      2838      2168      3185      2072      2287      2896
dram[16]:       2249      3746      2257      4160      2266      2245      2548      2134      2611      2248      2186      2114      2220      2647      2225      2877
dram[17]:       3674      2622      2511      3571      2368      2018      3820      1997      2178      2026      2292      1976      2180      2076      2120      2258
dram[18]:       3800      2004      2262      2218      3917      2036      2143      2273      2550      2284      2141      2068      2113      2227      2247      2672
dram[19]:       1958      3746      4137      2251      2130      2312      2138      2200      2274      2507      2175      2011      2073      2090      2960      1891
dram[20]:       2065      1966      2104      2026      3878      1952      1896      1827      1823      1811      2037      2400      1736      1973      1809      1868
dram[21]:       2093      2089      3607      2025      2042      1968      2071      2062      2070      2287      2512      2047      2149      2369      2733      2067
dram[22]:       2055      2393      3614      2088      4135      2131      2252      2388      1933      1925      3005      2120      2396      3444      2855      3314
dram[23]:       2073      2046      2090      2329      1960      4092      1826      2460      2192      2059      2360      2621      3164      2207      1946      2396
dram[24]:       2244      2755      4154      4189      2428      2588      2357      3821      2658      2224      2075      2137      2234      3375      2931      2289
dram[25]:       3756      2361      1934      2494      1918      1841      1943      2063      2102      2117      1970      1836      1967      2161      1908      3289
dram[26]:       3721      3801      1997      2023      2155      3910      2031      2023      2145      2337      2452      2688      2009      2106      2098      2074
dram[27]:       2200      2135      2144      2284      2330      2241      1941      2115      2440      2525      1967      2104      2218      2202      2084      2193
dram[28]:       2234      2436      2149      2399      2487      3875      2374      2205      2193      2083      1964      2496      2131      2136      2274      2203
dram[29]:       1827      2008      2085      3596      3954      2030      2003      2331      1970      1754      2596      1936      1873      1905      1981      2050
dram[30]:       2128      3508      3503      3388      2207      2259      2542      2251      2336      2282      2621      2064      2177      3135      2979      2279
dram[31]:       2083      1873      1983      2204      4087      4118      2191      2072      2097      2108      2231      2190      3274      1895      2280      2863
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 556079 -   mf: uid=23926534, sid4294967295:w4294967295, part=0, addr=0xc788f480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (555979), 
Ready @ 556086 -   mf: uid=23926535, sid4294967295:w4294967295, part=0, addr=0xc788f400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (555986), 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270914 n_act=28353 n_pre=28337 n_ref_event=0 n_req=116143 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5148 bw_util=0.2874
n_activity=263359 dram_eff=0.4557
bk0: 7232a 348887i bk1: 7232a 349056i bk2: 7232a 349278i bk3: 7232a 349363i bk4: 7232a 348976i bk5: 7232a 350015i bk6: 7136a 349900i bk7: 7120a 348670i bk8: 7104a 350183i bk9: 7104a 350078i bk10: 7160a 349882i bk11: 7168a 348670i bk12: 7168a 349094i bk13: 7168a 348620i bk14: 7168a 350036i bk15: 7168a 348431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755879
Row_Buffer_Locality_read = 0.762816
Row_Buffer_Locality_write = 0.136752
Bank_Level_Parallism = 4.917015
Bank_Level_Parallism_Col = 3.153857
Bank_Level_Parallism_Ready = 1.639970
write_to_read_ratio_blp_rw_average = 0.053725
GrpLevelPara = 2.142712 

BW Util details:
bwutil = 0.287426 
total_CMD = 417512 
util_bw = 120004 
Wasted_Col = 99708 
Wasted_Row = 25802 
Idle = 171998 

BW Util Bottlenecks: 
RCDc_limit = 146182 
RCDWRc_limit = 4155 
WTRc_limit = 6143 
RTWc_limit = 26832 
CCDLc_limit = 61184 
rwq = 0 
CCDLc_limit_alone = 58410 
WTRc_limit_alone = 5579 
RTWc_limit_alone = 24622 

Commands details: 
total_CMD = 417512 
n_nop = 270914 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5148 
n_act = 28353 
n_pre = 28337 
n_ref = 0 
n_req = 116143 
total_req = 120004 

Dual Bus Interface Util: 
issued_total_row = 56690 
issued_total_col = 120004 
Row_Bus_Util =  0.135781 
CoL_Bus_Util = 0.287426 
Either_Row_CoL_Bus_Util = 0.351123 
Issued_on_Two_Bus_Simul_Util = 0.072084 
issued_two_Eff = 0.205296 
queue_avg = 11.965529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.9655
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 556086 -   mf: uid=23926536, sid4294967295:w4294967295, part=1, addr=0xc7a97500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (555986), 
Ready @ 556094 -   mf: uid=23926537, sid4294967295:w4294967295, part=1, addr=0xc7a97580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (555994), 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270892 n_act=28363 n_pre=28347 n_ref_event=0 n_req=116136 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.2874
n_activity=263385 dram_eff=0.4555
bk0: 7232a 348963i bk1: 7232a 349131i bk2: 7232a 349445i bk3: 7232a 348443i bk4: 7232a 350223i bk5: 7232a 349235i bk6: 7136a 350293i bk7: 7120a 349218i bk8: 7104a 350716i bk9: 7104a 349843i bk10: 7160a 348804i bk11: 7168a 348083i bk12: 7168a 348929i bk13: 7168a 348725i bk14: 7168a 349325i bk15: 7168a 348031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755778
Row_Buffer_Locality_read = 0.762520
Row_Buffer_Locality_write = 0.150781
Bank_Level_Parallism = 4.921535
Bank_Level_Parallism_Col = 3.159769
Bank_Level_Parallism_Ready = 1.644062
write_to_read_ratio_blp_rw_average = 0.056681
GrpLevelPara = 2.146723 

BW Util details:
bwutil = 0.287359 
total_CMD = 417512 
util_bw = 119976 
Wasted_Col = 99896 
Wasted_Row = 25767 
Idle = 171873 

BW Util Bottlenecks: 
RCDc_limit = 146263 
RCDWRc_limit = 4076 
WTRc_limit = 5813 
RTWc_limit = 27717 
CCDLc_limit = 61928 
rwq = 0 
CCDLc_limit_alone = 59089 
WTRc_limit_alone = 5306 
RTWc_limit_alone = 25385 

Commands details: 
total_CMD = 417512 
n_nop = 270892 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 28363 
n_pre = 28347 
n_ref = 0 
n_req = 116136 
total_req = 119976 

Dual Bus Interface Util: 
issued_total_row = 56710 
issued_total_col = 119976 
Row_Bus_Util =  0.135828 
CoL_Bus_Util = 0.287359 
Either_Row_CoL_Bus_Util = 0.351176 
Issued_on_Two_Bus_Simul_Util = 0.072012 
issued_two_Eff = 0.205061 
queue_avg = 11.890751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8908
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270888 n_act=28426 n_pre=28410 n_ref_event=0 n_req=116139 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5132 bw_util=0.2874
n_activity=263250 dram_eff=0.4558
bk0: 7232a 349039i bk1: 7232a 348508i bk2: 7232a 349412i bk3: 7232a 348855i bk4: 7232a 348875i bk5: 7232a 349362i bk6: 7136a 349554i bk7: 7120a 349314i bk8: 7104a 348553i bk9: 7104a 349052i bk10: 7160a 348200i bk11: 7168a 348424i bk12: 7168a 349111i bk13: 7168a 349346i bk14: 7168a 350321i bk15: 7168a 348966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755242
Row_Buffer_Locality_read = 0.762215
Row_Buffer_Locality_write = 0.130943
Bank_Level_Parallism = 4.946042
Bank_Level_Parallism_Col = 3.168916
Bank_Level_Parallism_Ready = 1.658216
write_to_read_ratio_blp_rw_average = 0.054794
GrpLevelPara = 2.148137 

BW Util details:
bwutil = 0.287388 
total_CMD = 417512 
util_bw = 119988 
Wasted_Col = 99357 
Wasted_Row = 25586 
Idle = 172581 

BW Util Bottlenecks: 
RCDc_limit = 145568 
RCDWRc_limit = 4346 
WTRc_limit = 6288 
RTWc_limit = 25877 
CCDLc_limit = 61167 
rwq = 0 
CCDLc_limit_alone = 58385 
WTRc_limit_alone = 5690 
RTWc_limit_alone = 23693 

Commands details: 
total_CMD = 417512 
n_nop = 270888 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5132 
n_act = 28426 
n_pre = 28410 
n_ref = 0 
n_req = 116139 
total_req = 119988 

Dual Bus Interface Util: 
issued_total_row = 56836 
issued_total_col = 119988 
Row_Bus_Util =  0.136130 
CoL_Bus_Util = 0.287388 
Either_Row_CoL_Bus_Util = 0.351185 
Issued_on_Two_Bus_Simul_Util = 0.072333 
issued_two_Eff = 0.205969 
queue_avg = 11.795249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7952
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270952 n_act=28362 n_pre=28346 n_ref_event=0 n_req=116146 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5160 bw_util=0.2875
n_activity=263630 dram_eff=0.4552
bk0: 7232a 349345i bk1: 7232a 348820i bk2: 7232a 348510i bk3: 7232a 349535i bk4: 7232a 348088i bk5: 7232a 347739i bk6: 7136a 349619i bk7: 7120a 349290i bk8: 7104a 348940i bk9: 7104a 350045i bk10: 7160a 348489i bk11: 7168a 348857i bk12: 7168a 347917i bk13: 7168a 349192i bk14: 7168a 349695i bk15: 7168a 349379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755807
Row_Buffer_Locality_read = 0.762712
Row_Buffer_Locality_write = 0.141085
Bank_Level_Parallism = 4.937041
Bank_Level_Parallism_Col = 3.171087
Bank_Level_Parallism_Ready = 1.654229
write_to_read_ratio_blp_rw_average = 0.054953
GrpLevelPara = 2.136639 

BW Util details:
bwutil = 0.287455 
total_CMD = 417512 
util_bw = 120016 
Wasted_Col = 100216 
Wasted_Row = 25437 
Idle = 171843 

BW Util Bottlenecks: 
RCDc_limit = 145780 
RCDWRc_limit = 4028 
WTRc_limit = 5823 
RTWc_limit = 27528 
CCDLc_limit = 61771 
rwq = 0 
CCDLc_limit_alone = 58826 
WTRc_limit_alone = 5295 
RTWc_limit_alone = 25111 

Commands details: 
total_CMD = 417512 
n_nop = 270952 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5160 
n_act = 28362 
n_pre = 28346 
n_ref = 0 
n_req = 116146 
total_req = 120016 

Dual Bus Interface Util: 
issued_total_row = 56708 
issued_total_col = 120016 
Row_Bus_Util =  0.135824 
CoL_Bus_Util = 0.287455 
Either_Row_CoL_Bus_Util = 0.351032 
Issued_on_Two_Bus_Simul_Util = 0.072247 
issued_two_Eff = 0.205813 
queue_avg = 11.680804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6808
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=271039 n_act=28392 n_pre=28376 n_ref_event=0 n_req=116137 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5124 bw_util=0.2874
n_activity=265437 dram_eff=0.452
bk0: 7232a 349764i bk1: 7232a 349365i bk2: 7232a 348974i bk3: 7232a 348716i bk4: 7232a 349227i bk5: 7232a 348021i bk6: 7136a 350186i bk7: 7120a 349427i bk8: 7104a 349531i bk9: 7104a 349479i bk10: 7160a 349026i bk11: 7168a 348565i bk12: 7168a 348863i bk13: 7168a 349079i bk14: 7168a 349509i bk15: 7168a 350361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755530
Row_Buffer_Locality_read = 0.762572
Row_Buffer_Locality_write = 0.124122
Bank_Level_Parallism = 4.887706
Bank_Level_Parallism_Col = 3.143173
Bank_Level_Parallism_Ready = 1.648533
write_to_read_ratio_blp_rw_average = 0.055457
GrpLevelPara = 2.128660 

BW Util details:
bwutil = 0.287369 
total_CMD = 417512 
util_bw = 119980 
Wasted_Col = 100917 
Wasted_Row = 26302 
Idle = 170313 

BW Util Bottlenecks: 
RCDc_limit = 146648 
RCDWRc_limit = 4137 
WTRc_limit = 5569 
RTWc_limit = 26542 
CCDLc_limit = 62033 
rwq = 0 
CCDLc_limit_alone = 59335 
WTRc_limit_alone = 5009 
RTWc_limit_alone = 24404 

Commands details: 
total_CMD = 417512 
n_nop = 271039 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5124 
n_act = 28392 
n_pre = 28376 
n_ref = 0 
n_req = 116137 
total_req = 119980 

Dual Bus Interface Util: 
issued_total_row = 56768 
issued_total_col = 119980 
Row_Bus_Util =  0.135967 
CoL_Bus_Util = 0.287369 
Either_Row_CoL_Bus_Util = 0.350823 
Issued_on_Two_Bus_Simul_Util = 0.072513 
issued_two_Eff = 0.206693 
queue_avg = 11.651711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6517
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270777 n_act=28398 n_pre=28382 n_ref_event=0 n_req=116143 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5148 bw_util=0.2874
n_activity=264434 dram_eff=0.4538
bk0: 7232a 348687i bk1: 7232a 349093i bk2: 7232a 349321i bk3: 7232a 349265i bk4: 7232a 348924i bk5: 7232a 348541i bk6: 7136a 348888i bk7: 7120a 349585i bk8: 7104a 349667i bk9: 7104a 349817i bk10: 7160a 349435i bk11: 7168a 348325i bk12: 7168a 349173i bk13: 7168a 349114i bk14: 7168a 348844i bk15: 7168a 348713i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755491
Row_Buffer_Locality_read = 0.762389
Row_Buffer_Locality_write = 0.139860
Bank_Level_Parallism = 4.917994
Bank_Level_Parallism_Col = 3.163310
Bank_Level_Parallism_Ready = 1.643470
write_to_read_ratio_blp_rw_average = 0.055123
GrpLevelPara = 2.138688 

BW Util details:
bwutil = 0.287426 
total_CMD = 417512 
util_bw = 120004 
Wasted_Col = 100715 
Wasted_Row = 25508 
Idle = 171285 

BW Util Bottlenecks: 
RCDc_limit = 146637 
RCDWRc_limit = 4043 
WTRc_limit = 6714 
RTWc_limit = 27445 
CCDLc_limit = 61689 
rwq = 0 
CCDLc_limit_alone = 58818 
WTRc_limit_alone = 6115 
RTWc_limit_alone = 25173 

Commands details: 
total_CMD = 417512 
n_nop = 270777 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5148 
n_act = 28398 
n_pre = 28382 
n_ref = 0 
n_req = 116143 
total_req = 120004 

Dual Bus Interface Util: 
issued_total_row = 56780 
issued_total_col = 120004 
Row_Bus_Util =  0.135996 
CoL_Bus_Util = 0.287426 
Either_Row_CoL_Bus_Util = 0.351451 
Issued_on_Two_Bus_Simul_Util = 0.071972 
issued_two_Eff = 0.204784 
queue_avg = 11.826734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8267
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270767 n_act=28394 n_pre=28378 n_ref_event=0 n_req=116145 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5156 bw_util=0.2874
n_activity=264963 dram_eff=0.4529
bk0: 7232a 348028i bk1: 7232a 348872i bk2: 7232a 350090i bk3: 7232a 348294i bk4: 7232a 348689i bk5: 7232a 348889i bk6: 7136a 349844i bk7: 7120a 349179i bk8: 7104a 349657i bk9: 7104a 349909i bk10: 7160a 348627i bk11: 7168a 349007i bk12: 7168a 348902i bk13: 7168a 349083i bk14: 7168a 348975i bk15: 7168a 349855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755530
Row_Buffer_Locality_read = 0.762442
Row_Buffer_Locality_write = 0.139643
Bank_Level_Parallism = 4.894016
Bank_Level_Parallism_Col = 3.153144
Bank_Level_Parallism_Ready = 1.647469
write_to_read_ratio_blp_rw_average = 0.055366
GrpLevelPara = 2.132594 

BW Util details:
bwutil = 0.287446 
total_CMD = 417512 
util_bw = 120012 
Wasted_Col = 100879 
Wasted_Row = 26439 
Idle = 170182 

BW Util Bottlenecks: 
RCDc_limit = 146971 
RCDWRc_limit = 4159 
WTRc_limit = 6143 
RTWc_limit = 26756 
CCDLc_limit = 61734 
rwq = 0 
CCDLc_limit_alone = 58862 
WTRc_limit_alone = 5602 
RTWc_limit_alone = 24425 

Commands details: 
total_CMD = 417512 
n_nop = 270767 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5156 
n_act = 28394 
n_pre = 28378 
n_ref = 0 
n_req = 116145 
total_req = 120012 

Dual Bus Interface Util: 
issued_total_row = 56772 
issued_total_col = 120012 
Row_Bus_Util =  0.135977 
CoL_Bus_Util = 0.287446 
Either_Row_CoL_Bus_Util = 0.351475 
Issued_on_Two_Bus_Simul_Util = 0.071948 
issued_two_Eff = 0.204702 
queue_avg = 11.752421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7524
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270596 n_act=28406 n_pre=28390 n_ref_event=0 n_req=116148 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5168 bw_util=0.2875
n_activity=263324 dram_eff=0.4558
bk0: 7232a 348945i bk1: 7232a 348863i bk2: 7232a 348438i bk3: 7232a 348081i bk4: 7232a 349100i bk5: 7232a 348778i bk6: 7136a 350694i bk7: 7120a 351601i bk8: 7104a 350473i bk9: 7104a 349314i bk10: 7160a 348885i bk11: 7168a 347559i bk12: 7168a 348540i bk13: 7168a 348566i bk14: 7168a 348414i bk15: 7168a 349479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755433
Row_Buffer_Locality_read = 0.762503
Row_Buffer_Locality_write = 0.126935
Bank_Level_Parallism = 4.925103
Bank_Level_Parallism_Col = 3.155833
Bank_Level_Parallism_Ready = 1.643371
write_to_read_ratio_blp_rw_average = 0.054869
GrpLevelPara = 2.142145 

BW Util details:
bwutil = 0.287474 
total_CMD = 417512 
util_bw = 120024 
Wasted_Col = 100150 
Wasted_Row = 25630 
Idle = 171708 

BW Util Bottlenecks: 
RCDc_limit = 146401 
RCDWRc_limit = 4371 
WTRc_limit = 6017 
RTWc_limit = 27588 
CCDLc_limit = 61800 
rwq = 0 
CCDLc_limit_alone = 58820 
WTRc_limit_alone = 5359 
RTWc_limit_alone = 25266 

Commands details: 
total_CMD = 417512 
n_nop = 270596 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5168 
n_act = 28406 
n_pre = 28390 
n_ref = 0 
n_req = 116148 
total_req = 120024 

Dual Bus Interface Util: 
issued_total_row = 56796 
issued_total_col = 120024 
Row_Bus_Util =  0.136034 
CoL_Bus_Util = 0.287474 
Either_Row_CoL_Bus_Util = 0.351884 
Issued_on_Two_Bus_Simul_Util = 0.071624 
issued_two_Eff = 0.203545 
queue_avg = 11.834743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8347
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270604 n_act=28392 n_pre=28376 n_ref_event=0 n_req=116156 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5200 bw_util=0.2876
n_activity=263242 dram_eff=0.4561
bk0: 7232a 348954i bk1: 7232a 348510i bk2: 7232a 348745i bk3: 7232a 349550i bk4: 7232a 348624i bk5: 7232a 349154i bk6: 7136a 349776i bk7: 7120a 349371i bk8: 7104a 350022i bk9: 7104a 350092i bk10: 7160a 348535i bk11: 7168a 349005i bk12: 7168a 348685i bk13: 7168a 348286i bk14: 7168a 349374i bk15: 7168a 349341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755570
Row_Buffer_Locality_read = 0.762477
Row_Buffer_Locality_write = 0.145385
Bank_Level_Parallism = 4.935968
Bank_Level_Parallism_Col = 3.162395
Bank_Level_Parallism_Ready = 1.652262
write_to_read_ratio_blp_rw_average = 0.054241
GrpLevelPara = 2.147087 

BW Util details:
bwutil = 0.287551 
total_CMD = 417512 
util_bw = 120056 
Wasted_Col = 99662 
Wasted_Row = 25487 
Idle = 172307 

BW Util Bottlenecks: 
RCDc_limit = 146308 
RCDWRc_limit = 3951 
WTRc_limit = 5761 
RTWc_limit = 25972 
CCDLc_limit = 60399 
rwq = 0 
CCDLc_limit_alone = 57723 
WTRc_limit_alone = 5210 
RTWc_limit_alone = 23847 

Commands details: 
total_CMD = 417512 
n_nop = 270604 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5200 
n_act = 28392 
n_pre = 28376 
n_ref = 0 
n_req = 116156 
total_req = 120056 

Dual Bus Interface Util: 
issued_total_row = 56768 
issued_total_col = 120056 
Row_Bus_Util =  0.135967 
CoL_Bus_Util = 0.287551 
Either_Row_CoL_Bus_Util = 0.351865 
Issued_on_Two_Bus_Simul_Util = 0.071653 
issued_two_Eff = 0.203638 
queue_avg = 11.897131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8971
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270482 n_act=28443 n_pre=28427 n_ref_event=0 n_req=116149 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5172 bw_util=0.2875
n_activity=263473 dram_eff=0.4556
bk0: 7232a 349488i bk1: 7232a 348452i bk2: 7232a 348130i bk3: 7232a 346683i bk4: 7232a 348510i bk5: 7232a 348720i bk6: 7136a 349926i bk7: 7120a 348507i bk8: 7104a 349293i bk9: 7104a 349507i bk10: 7160a 347571i bk11: 7168a 348449i bk12: 7168a 348634i bk13: 7168a 349327i bk14: 7168a 348367i bk15: 7168a 349182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755116
Row_Buffer_Locality_read = 0.762294
Row_Buffer_Locality_write = 0.117556
Bank_Level_Parallism = 4.957069
Bank_Level_Parallism_Col = 3.186848
Bank_Level_Parallism_Ready = 1.661746
write_to_read_ratio_blp_rw_average = 0.055476
GrpLevelPara = 2.151799 

BW Util details:
bwutil = 0.287484 
total_CMD = 417512 
util_bw = 120028 
Wasted_Col = 100036 
Wasted_Row = 25564 
Idle = 171884 

BW Util Bottlenecks: 
RCDc_limit = 147550 
RCDWRc_limit = 4293 
WTRc_limit = 6807 
RTWc_limit = 28902 
CCDLc_limit = 62114 
rwq = 0 
CCDLc_limit_alone = 59003 
WTRc_limit_alone = 6169 
RTWc_limit_alone = 26429 

Commands details: 
total_CMD = 417512 
n_nop = 270482 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5172 
n_act = 28443 
n_pre = 28427 
n_ref = 0 
n_req = 116149 
total_req = 120028 

Dual Bus Interface Util: 
issued_total_row = 56870 
issued_total_col = 120028 
Row_Bus_Util =  0.136212 
CoL_Bus_Util = 0.287484 
Either_Row_CoL_Bus_Util = 0.352158 
Issued_on_Two_Bus_Simul_Util = 0.071538 
issued_two_Eff = 0.203142 
queue_avg = 11.887726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8877
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270850 n_act=28360 n_pre=28344 n_ref_event=0 n_req=116138 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5128 bw_util=0.2874
n_activity=264414 dram_eff=0.4538
bk0: 7232a 348292i bk1: 7232a 349581i bk2: 7232a 349349i bk3: 7232a 349525i bk4: 7232a 349294i bk5: 7232a 349276i bk6: 7136a 350377i bk7: 7120a 349206i bk8: 7104a 350698i bk9: 7104a 349294i bk10: 7160a 348643i bk11: 7168a 349244i bk12: 7168a 349501i bk13: 7168a 349547i bk14: 7168a 349575i bk15: 7168a 349359i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755808
Row_Buffer_Locality_read = 0.762529
Row_Buffer_Locality_write = 0.153666
Bank_Level_Parallism = 4.891282
Bank_Level_Parallism_Col = 3.145188
Bank_Level_Parallism_Ready = 1.649103
write_to_read_ratio_blp_rw_average = 0.051994
GrpLevelPara = 2.139038 

BW Util details:
bwutil = 0.287379 
total_CMD = 417512 
util_bw = 119984 
Wasted_Col = 99930 
Wasted_Row = 26559 
Idle = 171039 

BW Util Bottlenecks: 
RCDc_limit = 146205 
RCDWRc_limit = 3912 
WTRc_limit = 6166 
RTWc_limit = 24125 
CCDLc_limit = 60723 
rwq = 0 
CCDLc_limit_alone = 58134 
WTRc_limit_alone = 5603 
RTWc_limit_alone = 22099 

Commands details: 
total_CMD = 417512 
n_nop = 270850 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5128 
n_act = 28360 
n_pre = 28344 
n_ref = 0 
n_req = 116138 
total_req = 119984 

Dual Bus Interface Util: 
issued_total_row = 56704 
issued_total_col = 119984 
Row_Bus_Util =  0.135814 
CoL_Bus_Util = 0.287379 
Either_Row_CoL_Bus_Util = 0.351276 
Issued_on_Two_Bus_Simul_Util = 0.071916 
issued_two_Eff = 0.204729 
queue_avg = 11.815656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8157
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270995 n_act=28376 n_pre=28360 n_ref_event=0 n_req=116138 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5128 bw_util=0.2874
n_activity=263117 dram_eff=0.456
bk0: 7232a 349225i bk1: 7232a 349004i bk2: 7232a 349581i bk3: 7232a 349754i bk4: 7232a 349218i bk5: 7232a 348533i bk6: 7136a 349218i bk7: 7120a 349397i bk8: 7104a 349995i bk9: 7104a 349594i bk10: 7160a 349652i bk11: 7168a 349112i bk12: 7168a 349197i bk13: 7168a 348183i bk14: 7168a 349717i bk15: 7168a 348666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755670
Row_Buffer_Locality_read = 0.762381
Row_Buffer_Locality_write = 0.154446
Bank_Level_Parallism = 4.915540
Bank_Level_Parallism_Col = 3.149697
Bank_Level_Parallism_Ready = 1.639594
write_to_read_ratio_blp_rw_average = 0.055308
GrpLevelPara = 2.142154 

BW Util details:
bwutil = 0.287379 
total_CMD = 417512 
util_bw = 119984 
Wasted_Col = 100356 
Wasted_Row = 25469 
Idle = 171703 

BW Util Bottlenecks: 
RCDc_limit = 146374 
RCDWRc_limit = 3840 
WTRc_limit = 6383 
RTWc_limit = 25989 
CCDLc_limit = 61020 
rwq = 0 
CCDLc_limit_alone = 58083 
WTRc_limit_alone = 5739 
RTWc_limit_alone = 23696 

Commands details: 
total_CMD = 417512 
n_nop = 270995 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5128 
n_act = 28376 
n_pre = 28360 
n_ref = 0 
n_req = 116138 
total_req = 119984 

Dual Bus Interface Util: 
issued_total_row = 56736 
issued_total_col = 119984 
Row_Bus_Util =  0.135891 
CoL_Bus_Util = 0.287379 
Either_Row_CoL_Bus_Util = 0.350929 
Issued_on_Two_Bus_Simul_Util = 0.072340 
issued_two_Eff = 0.206140 
queue_avg = 11.765992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.766
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270647 n_act=28426 n_pre=28410 n_ref_event=0 n_req=116143 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5148 bw_util=0.2874
n_activity=262812 dram_eff=0.4566
bk0: 7232a 348161i bk1: 7232a 349263i bk2: 7232a 349428i bk3: 7232a 348559i bk4: 7232a 348540i bk5: 7232a 347946i bk6: 7136a 350251i bk7: 7120a 350399i bk8: 7104a 349677i bk9: 7104a 347976i bk10: 7160a 348657i bk11: 7168a 347506i bk12: 7168a 350036i bk13: 7168a 347696i bk14: 7168a 350129i bk15: 7168a 348686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755250
Row_Buffer_Locality_read = 0.762180
Row_Buffer_Locality_write = 0.136752
Bank_Level_Parallism = 4.952068
Bank_Level_Parallism_Col = 3.179681
Bank_Level_Parallism_Ready = 1.654270
write_to_read_ratio_blp_rw_average = 0.054952
GrpLevelPara = 2.147893 

BW Util details:
bwutil = 0.287426 
total_CMD = 417512 
util_bw = 120004 
Wasted_Col = 99662 
Wasted_Row = 25368 
Idle = 172478 

BW Util Bottlenecks: 
RCDc_limit = 146620 
RCDWRc_limit = 4139 
WTRc_limit = 6633 
RTWc_limit = 27183 
CCDLc_limit = 61530 
rwq = 0 
CCDLc_limit_alone = 58614 
WTRc_limit_alone = 6044 
RTWc_limit_alone = 24856 

Commands details: 
total_CMD = 417512 
n_nop = 270647 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5148 
n_act = 28426 
n_pre = 28410 
n_ref = 0 
n_req = 116143 
total_req = 120004 

Dual Bus Interface Util: 
issued_total_row = 56836 
issued_total_col = 120004 
Row_Bus_Util =  0.136130 
CoL_Bus_Util = 0.287426 
Either_Row_CoL_Bus_Util = 0.351762 
Issued_on_Two_Bus_Simul_Util = 0.071794 
issued_two_Eff = 0.204099 
queue_avg = 11.731483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7315
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270716 n_act=28397 n_pre=28381 n_ref_event=0 n_req=116142 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5144 bw_util=0.2874
n_activity=262708 dram_eff=0.4568
bk0: 7232a 348820i bk1: 7232a 348320i bk2: 7232a 348727i bk3: 7232a 349249i bk4: 7232a 348034i bk5: 7232a 349385i bk6: 7136a 349266i bk7: 7120a 350020i bk8: 7104a 349195i bk9: 7104a 349994i bk10: 7160a 348840i bk11: 7168a 349121i bk12: 7168a 347809i bk13: 7168a 349782i bk14: 7168a 349790i bk15: 7168a 348369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755498
Row_Buffer_Locality_read = 0.762459
Row_Buffer_Locality_write = 0.133748
Bank_Level_Parallism = 4.941003
Bank_Level_Parallism_Col = 3.173955
Bank_Level_Parallism_Ready = 1.645808
write_to_read_ratio_blp_rw_average = 0.055229
GrpLevelPara = 2.147607 

BW Util details:
bwutil = 0.287417 
total_CMD = 417512 
util_bw = 120000 
Wasted_Col = 99782 
Wasted_Row = 25434 
Idle = 172296 

BW Util Bottlenecks: 
RCDc_limit = 146882 
RCDWRc_limit = 4138 
WTRc_limit = 5944 
RTWc_limit = 28571 
CCDLc_limit = 61742 
rwq = 0 
CCDLc_limit_alone = 58467 
WTRc_limit_alone = 5391 
RTWc_limit_alone = 25849 

Commands details: 
total_CMD = 417512 
n_nop = 270716 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5144 
n_act = 28397 
n_pre = 28381 
n_ref = 0 
n_req = 116142 
total_req = 120000 

Dual Bus Interface Util: 
issued_total_row = 56778 
issued_total_col = 120000 
Row_Bus_Util =  0.135991 
CoL_Bus_Util = 0.287417 
Either_Row_CoL_Bus_Util = 0.351597 
Issued_on_Two_Bus_Simul_Util = 0.071811 
issued_two_Eff = 0.204243 
queue_avg = 11.727955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.728
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270929 n_act=28411 n_pre=28395 n_ref_event=0 n_req=116136 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5120 bw_util=0.2874
n_activity=263424 dram_eff=0.4554
bk0: 7232a 349135i bk1: 7232a 348862i bk2: 7232a 349365i bk3: 7232a 348715i bk4: 7232a 348927i bk5: 7232a 349112i bk6: 7136a 349689i bk7: 7120a 351020i bk8: 7104a 350587i bk9: 7104a 349383i bk10: 7160a 348486i bk11: 7168a 348615i bk12: 7168a 349055i bk13: 7168a 348545i bk14: 7168a 349512i bk15: 7168a 349788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755364
Row_Buffer_Locality_read = 0.762416
Row_Buffer_Locality_write = 0.122656
Bank_Level_Parallism = 4.930876
Bank_Level_Parallism_Col = 3.158125
Bank_Level_Parallism_Ready = 1.650572
write_to_read_ratio_blp_rw_average = 0.053810
GrpLevelPara = 2.138821 

BW Util details:
bwutil = 0.287359 
total_CMD = 417512 
util_bw = 119976 
Wasted_Col = 99677 
Wasted_Row = 25239 
Idle = 172620 

BW Util Bottlenecks: 
RCDc_limit = 146240 
RCDWRc_limit = 3958 
WTRc_limit = 6371 
RTWc_limit = 25014 
CCDLc_limit = 61502 
rwq = 0 
CCDLc_limit_alone = 58677 
WTRc_limit_alone = 5726 
RTWc_limit_alone = 22834 

Commands details: 
total_CMD = 417512 
n_nop = 270929 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5120 
n_act = 28411 
n_pre = 28395 
n_ref = 0 
n_req = 116136 
total_req = 119976 

Dual Bus Interface Util: 
issued_total_row = 56806 
issued_total_col = 119976 
Row_Bus_Util =  0.136058 
CoL_Bus_Util = 0.287359 
Either_Row_CoL_Bus_Util = 0.351087 
Issued_on_Two_Bus_Simul_Util = 0.072331 
issued_two_Eff = 0.206020 
queue_avg = 11.740721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7407
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270881 n_act=28457 n_pre=28441 n_ref_event=0 n_req=116145 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5156 bw_util=0.2874
n_activity=263956 dram_eff=0.4547
bk0: 7232a 349848i bk1: 7232a 348384i bk2: 7232a 348673i bk3: 7232a 349976i bk4: 7232a 349539i bk5: 7232a 348999i bk6: 7136a 349745i bk7: 7120a 350491i bk8: 7104a 350563i bk9: 7104a 349222i bk10: 7160a 348835i bk11: 7168a 348417i bk12: 7168a 349506i bk13: 7168a 349537i bk14: 7168a 349773i bk15: 7168a 348897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754987
Row_Buffer_Locality_read = 0.762067
Row_Buffer_Locality_write = 0.124127
Bank_Level_Parallism = 4.895794
Bank_Level_Parallism_Col = 3.142086
Bank_Level_Parallism_Ready = 1.642827
write_to_read_ratio_blp_rw_average = 0.052768
GrpLevelPara = 2.139542 

BW Util details:
bwutil = 0.287446 
total_CMD = 417512 
util_bw = 120012 
Wasted_Col = 100312 
Wasted_Row = 25996 
Idle = 171192 

BW Util Bottlenecks: 
RCDc_limit = 145974 
RCDWRc_limit = 4152 
WTRc_limit = 6765 
RTWc_limit = 24764 
CCDLc_limit = 60699 
rwq = 0 
CCDLc_limit_alone = 57997 
WTRc_limit_alone = 6144 
RTWc_limit_alone = 22683 

Commands details: 
total_CMD = 417512 
n_nop = 270881 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5156 
n_act = 28457 
n_pre = 28441 
n_ref = 0 
n_req = 116145 
total_req = 120012 

Dual Bus Interface Util: 
issued_total_row = 56898 
issued_total_col = 120012 
Row_Bus_Util =  0.136279 
CoL_Bus_Util = 0.287446 
Either_Row_CoL_Bus_Util = 0.351202 
Issued_on_Two_Bus_Simul_Util = 0.072522 
issued_two_Eff = 0.206498 
queue_avg = 11.566695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5667
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270714 n_act=28358 n_pre=28342 n_ref_event=0 n_req=116140 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5136 bw_util=0.2874
n_activity=262727 dram_eff=0.4567
bk0: 7232a 349768i bk1: 7232a 348794i bk2: 7232a 349662i bk3: 7232a 349584i bk4: 7232a 349328i bk5: 7232a 349076i bk6: 7136a 350460i bk7: 7120a 349284i bk8: 7104a 349917i bk9: 7104a 349350i bk10: 7160a 348965i bk11: 7168a 348301i bk12: 7168a 348935i bk13: 7168a 348567i bk14: 7168a 348939i bk15: 7168a 348451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755829
Row_Buffer_Locality_read = 0.762773
Row_Buffer_Locality_write = 0.134735
Bank_Level_Parallism = 4.941008
Bank_Level_Parallism_Col = 3.170504
Bank_Level_Parallism_Ready = 1.659202
write_to_read_ratio_blp_rw_average = 0.054281
GrpLevelPara = 2.148080 

BW Util details:
bwutil = 0.287398 
total_CMD = 417512 
util_bw = 119992 
Wasted_Col = 99468 
Wasted_Row = 25217 
Idle = 172835 

BW Util Bottlenecks: 
RCDc_limit = 146279 
RCDWRc_limit = 4061 
WTRc_limit = 6156 
RTWc_limit = 26005 
CCDLc_limit = 61369 
rwq = 0 
CCDLc_limit_alone = 58661 
WTRc_limit_alone = 5578 
RTWc_limit_alone = 23875 

Commands details: 
total_CMD = 417512 
n_nop = 270714 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5136 
n_act = 28358 
n_pre = 28342 
n_ref = 0 
n_req = 116140 
total_req = 119992 

Dual Bus Interface Util: 
issued_total_row = 56700 
issued_total_col = 119992 
Row_Bus_Util =  0.135804 
CoL_Bus_Util = 0.287398 
Either_Row_CoL_Bus_Util = 0.351602 
Issued_on_Two_Bus_Simul_Util = 0.071600 
issued_two_Eff = 0.203640 
queue_avg = 11.752692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7527
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270729 n_act=28367 n_pre=28351 n_ref_event=0 n_req=116135 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5116 bw_util=0.2873
n_activity=263099 dram_eff=0.456
bk0: 7232a 347971i bk1: 7232a 347952i bk2: 7232a 349675i bk3: 7232a 348494i bk4: 7232a 349044i bk5: 7232a 349313i bk6: 7136a 349932i bk7: 7120a 349163i bk8: 7104a 349658i bk9: 7104a 350373i bk10: 7160a 348062i bk11: 7168a 348274i bk12: 7168a 348631i bk13: 7168a 348984i bk14: 7168a 349764i bk15: 7168a 348389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755741
Row_Buffer_Locality_read = 0.762450
Row_Buffer_Locality_write = 0.153245
Bank_Level_Parallism = 4.944458
Bank_Level_Parallism_Col = 3.173280
Bank_Level_Parallism_Ready = 1.661029
write_to_read_ratio_blp_rw_average = 0.054306
GrpLevelPara = 2.146969 

BW Util details:
bwutil = 0.287350 
total_CMD = 417512 
util_bw = 119972 
Wasted_Col = 100120 
Wasted_Row = 25162 
Idle = 172258 

BW Util Bottlenecks: 
RCDc_limit = 146735 
RCDWRc_limit = 4121 
WTRc_limit = 6363 
RTWc_limit = 27450 
CCDLc_limit = 61402 
rwq = 0 
CCDLc_limit_alone = 58579 
WTRc_limit_alone = 5784 
RTWc_limit_alone = 25206 

Commands details: 
total_CMD = 417512 
n_nop = 270729 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5116 
n_act = 28367 
n_pre = 28351 
n_ref = 0 
n_req = 116135 
total_req = 119972 

Dual Bus Interface Util: 
issued_total_row = 56718 
issued_total_col = 119972 
Row_Bus_Util =  0.135848 
CoL_Bus_Util = 0.287350 
Either_Row_CoL_Bus_Util = 0.351566 
Issued_on_Two_Bus_Simul_Util = 0.071631 
issued_two_Eff = 0.203750 
queue_avg = 11.770740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7707
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270837 n_act=28477 n_pre=28461 n_ref_event=0 n_req=116147 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5164 bw_util=0.2875
n_activity=264493 dram_eff=0.4538
bk0: 7232a 347422i bk1: 7232a 347925i bk2: 7232a 348653i bk3: 7232a 348612i bk4: 7232a 347657i bk5: 7232a 349022i bk6: 7136a 349574i bk7: 7120a 348870i bk8: 7104a 349537i bk9: 7104a 349718i bk10: 7160a 347892i bk11: 7168a 348860i bk12: 7168a 349113i bk13: 7168a 348490i bk14: 7168a 349880i bk15: 7168a 348074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754819
Row_Buffer_Locality_read = 0.761876
Row_Buffer_Locality_write = 0.127033
Bank_Level_Parallism = 4.930981
Bank_Level_Parallism_Col = 3.172178
Bank_Level_Parallism_Ready = 1.647142
write_to_read_ratio_blp_rw_average = 0.056860
GrpLevelPara = 2.139551 

BW Util details:
bwutil = 0.287465 
total_CMD = 417512 
util_bw = 120020 
Wasted_Col = 100779 
Wasted_Row = 26016 
Idle = 170697 

BW Util Bottlenecks: 
RCDc_limit = 146701 
RCDWRc_limit = 4369 
WTRc_limit = 6396 
RTWc_limit = 29555 
CCDLc_limit = 62679 
rwq = 0 
CCDLc_limit_alone = 59549 
WTRc_limit_alone = 5768 
RTWc_limit_alone = 27053 

Commands details: 
total_CMD = 417512 
n_nop = 270837 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5164 
n_act = 28477 
n_pre = 28461 
n_ref = 0 
n_req = 116147 
total_req = 120020 

Dual Bus Interface Util: 
issued_total_row = 56938 
issued_total_col = 120020 
Row_Bus_Util =  0.136375 
CoL_Bus_Util = 0.287465 
Either_Row_CoL_Bus_Util = 0.351307 
Issued_on_Two_Bus_Simul_Util = 0.072532 
issued_two_Eff = 0.206463 
queue_avg = 11.774988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.775
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270969 n_act=28396 n_pre=28380 n_ref_event=0 n_req=116138 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5128 bw_util=0.2874
n_activity=264117 dram_eff=0.4543
bk0: 7232a 349248i bk1: 7232a 349026i bk2: 7232a 349170i bk3: 7232a 350111i bk4: 7232a 349120i bk5: 7232a 348175i bk6: 7136a 349707i bk7: 7120a 349866i bk8: 7104a 348892i bk9: 7104a 349078i bk10: 7160a 348151i bk11: 7168a 348656i bk12: 7168a 349131i bk13: 7168a 347485i bk14: 7168a 348978i bk15: 7168a 349525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755498
Row_Buffer_Locality_read = 0.762546
Row_Buffer_Locality_write = 0.124025
Bank_Level_Parallism = 4.930522
Bank_Level_Parallism_Col = 3.161798
Bank_Level_Parallism_Ready = 1.650570
write_to_read_ratio_blp_rw_average = 0.054230
GrpLevelPara = 2.143756 

BW Util details:
bwutil = 0.287379 
total_CMD = 417512 
util_bw = 119984 
Wasted_Col = 100130 
Wasted_Row = 25704 
Idle = 171694 

BW Util Bottlenecks: 
RCDc_limit = 146408 
RCDWRc_limit = 4134 
WTRc_limit = 6200 
RTWc_limit = 26451 
CCDLc_limit = 61472 
rwq = 0 
CCDLc_limit_alone = 58541 
WTRc_limit_alone = 5613 
RTWc_limit_alone = 24107 

Commands details: 
total_CMD = 417512 
n_nop = 270969 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5128 
n_act = 28396 
n_pre = 28380 
n_ref = 0 
n_req = 116138 
total_req = 119984 

Dual Bus Interface Util: 
issued_total_row = 56776 
issued_total_col = 119984 
Row_Bus_Util =  0.135987 
CoL_Bus_Util = 0.287379 
Either_Row_CoL_Bus_Util = 0.350991 
Issued_on_Two_Bus_Simul_Util = 0.072374 
issued_two_Eff = 0.206199 
queue_avg = 11.787666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7877
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270849 n_act=28388 n_pre=28372 n_ref_event=0 n_req=116130 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5096 bw_util=0.2873
n_activity=264226 dram_eff=0.454
bk0: 7232a 348556i bk1: 7232a 348607i bk2: 7232a 348373i bk3: 7232a 348856i bk4: 7232a 348824i bk5: 7232a 347095i bk6: 7136a 350108i bk7: 7120a 350794i bk8: 7104a 349366i bk9: 7104a 348666i bk10: 7160a 348784i bk11: 7168a 349593i bk12: 7168a 349326i bk13: 7168a 349546i bk14: 7168a 349676i bk15: 7168a 350038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755550
Row_Buffer_Locality_read = 0.762355
Row_Buffer_Locality_write = 0.142072
Bank_Level_Parallism = 4.923826
Bank_Level_Parallism_Col = 3.172963
Bank_Level_Parallism_Ready = 1.658680
write_to_read_ratio_blp_rw_average = 0.054517
GrpLevelPara = 2.146516 

BW Util details:
bwutil = 0.287302 
total_CMD = 417512 
util_bw = 119952 
Wasted_Col = 99941 
Wasted_Row = 25874 
Idle = 171745 

BW Util Bottlenecks: 
RCDc_limit = 145571 
RCDWRc_limit = 4129 
WTRc_limit = 5768 
RTWc_limit = 27305 
CCDLc_limit = 60299 
rwq = 0 
CCDLc_limit_alone = 57448 
WTRc_limit_alone = 5258 
RTWc_limit_alone = 24964 

Commands details: 
total_CMD = 417512 
n_nop = 270849 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5096 
n_act = 28388 
n_pre = 28372 
n_ref = 0 
n_req = 116130 
total_req = 119952 

Dual Bus Interface Util: 
issued_total_row = 56760 
issued_total_col = 119952 
Row_Bus_Util =  0.135948 
CoL_Bus_Util = 0.287302 
Either_Row_CoL_Bus_Util = 0.351279 
Issued_on_Two_Bus_Simul_Util = 0.071972 
issued_two_Eff = 0.204885 
queue_avg = 11.631321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6313
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270914 n_act=28424 n_pre=28408 n_ref_event=0 n_req=116130 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5096 bw_util=0.2873
n_activity=263336 dram_eff=0.4555
bk0: 7232a 348718i bk1: 7232a 348968i bk2: 7232a 348892i bk3: 7232a 349830i bk4: 7232a 349828i bk5: 7232a 347744i bk6: 7136a 349826i bk7: 7120a 350210i bk8: 7104a 349164i bk9: 7104a 349546i bk10: 7160a 349077i bk11: 7168a 350206i bk12: 7168a 348807i bk13: 7168a 349121i bk14: 7168a 350375i bk15: 7168a 350149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755240
Row_Buffer_Locality_read = 0.762163
Row_Buffer_Locality_write = 0.131083
Bank_Level_Parallism = 4.906601
Bank_Level_Parallism_Col = 3.147846
Bank_Level_Parallism_Ready = 1.634762
write_to_read_ratio_blp_rw_average = 0.056054
GrpLevelPara = 2.140725 

BW Util details:
bwutil = 0.287302 
total_CMD = 417512 
util_bw = 119952 
Wasted_Col = 100440 
Wasted_Row = 25371 
Idle = 171749 

BW Util Bottlenecks: 
RCDc_limit = 146809 
RCDWRc_limit = 4084 
WTRc_limit = 5960 
RTWc_limit = 27376 
CCDLc_limit = 61279 
rwq = 0 
CCDLc_limit_alone = 58458 
WTRc_limit_alone = 5389 
RTWc_limit_alone = 25126 

Commands details: 
total_CMD = 417512 
n_nop = 270914 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5096 
n_act = 28424 
n_pre = 28408 
n_ref = 0 
n_req = 116130 
total_req = 119952 

Dual Bus Interface Util: 
issued_total_row = 56832 
issued_total_col = 119952 
Row_Bus_Util =  0.136121 
CoL_Bus_Util = 0.287302 
Either_Row_CoL_Bus_Util = 0.351123 
Issued_on_Two_Bus_Simul_Util = 0.072300 
issued_two_Eff = 0.205910 
queue_avg = 11.634801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6348
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270827 n_act=28485 n_pre=28469 n_ref_event=0 n_req=116134 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5112 bw_util=0.2873
n_activity=262841 dram_eff=0.4564
bk0: 7232a 347835i bk1: 7232a 348665i bk2: 7232a 348000i bk3: 7232a 348367i bk4: 7232a 349235i bk5: 7232a 349010i bk6: 7136a 350111i bk7: 7120a 350560i bk8: 7104a 349475i bk9: 7104a 350043i bk10: 7160a 347622i bk11: 7168a 348876i bk12: 7168a 349345i bk13: 7168a 348865i bk14: 7168a 348474i bk15: 7168a 349105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754723
Row_Buffer_Locality_read = 0.761658
Row_Buffer_Locality_write = 0.131455
Bank_Level_Parallism = 4.944542
Bank_Level_Parallism_Col = 3.177361
Bank_Level_Parallism_Ready = 1.645089
write_to_read_ratio_blp_rw_average = 0.055611
GrpLevelPara = 2.152533 

BW Util details:
bwutil = 0.287340 
total_CMD = 417512 
util_bw = 119968 
Wasted_Col = 99426 
Wasted_Row = 25874 
Idle = 172244 

BW Util Bottlenecks: 
RCDc_limit = 146453 
RCDWRc_limit = 3934 
WTRc_limit = 5672 
RTWc_limit = 27771 
CCDLc_limit = 60751 
rwq = 0 
CCDLc_limit_alone = 57795 
WTRc_limit_alone = 5096 
RTWc_limit_alone = 25391 

Commands details: 
total_CMD = 417512 
n_nop = 270827 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5112 
n_act = 28485 
n_pre = 28469 
n_ref = 0 
n_req = 116134 
total_req = 119968 

Dual Bus Interface Util: 
issued_total_row = 56954 
issued_total_col = 119968 
Row_Bus_Util =  0.136413 
CoL_Bus_Util = 0.287340 
Either_Row_CoL_Bus_Util = 0.351331 
Issued_on_Two_Bus_Simul_Util = 0.072422 
issued_two_Eff = 0.206136 
queue_avg = 11.636676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6367
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=271031 n_act=28385 n_pre=28369 n_ref_event=0 n_req=116143 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5148 bw_util=0.2874
n_activity=264335 dram_eff=0.454
bk0: 7232a 348602i bk1: 7232a 349076i bk2: 7232a 347682i bk3: 7232a 348783i bk4: 7232a 349043i bk5: 7232a 348497i bk6: 7136a 350004i bk7: 7120a 350705i bk8: 7104a 349688i bk9: 7104a 349146i bk10: 7160a 348627i bk11: 7168a 347746i bk12: 7168a 348757i bk13: 7168a 349706i bk14: 7168a 349395i bk15: 7168a 349705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755603
Row_Buffer_Locality_read = 0.762511
Row_Buffer_Locality_write = 0.139083
Bank_Level_Parallism = 4.928356
Bank_Level_Parallism_Col = 3.170325
Bank_Level_Parallism_Ready = 1.656245
write_to_read_ratio_blp_rw_average = 0.053892
GrpLevelPara = 2.148920 

BW Util details:
bwutil = 0.287426 
total_CMD = 417512 
util_bw = 120004 
Wasted_Col = 99754 
Wasted_Row = 25998 
Idle = 171756 

BW Util Bottlenecks: 
RCDc_limit = 145802 
RCDWRc_limit = 4101 
WTRc_limit = 6212 
RTWc_limit = 27571 
CCDLc_limit = 60613 
rwq = 0 
CCDLc_limit_alone = 57565 
WTRc_limit_alone = 5601 
RTWc_limit_alone = 25134 

Commands details: 
total_CMD = 417512 
n_nop = 271031 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5148 
n_act = 28385 
n_pre = 28369 
n_ref = 0 
n_req = 116143 
total_req = 120004 

Dual Bus Interface Util: 
issued_total_row = 56754 
issued_total_col = 120004 
Row_Bus_Util =  0.135934 
CoL_Bus_Util = 0.287426 
Either_Row_CoL_Bus_Util = 0.350843 
Issued_on_Two_Bus_Simul_Util = 0.072518 
issued_two_Eff = 0.206696 
queue_avg = 11.759365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7594
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270864 n_act=28434 n_pre=28418 n_ref_event=0 n_req=116146 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5160 bw_util=0.2875
n_activity=263219 dram_eff=0.456
bk0: 7232a 349947i bk1: 7232a 348586i bk2: 7232a 348723i bk3: 7232a 348696i bk4: 7232a 349050i bk5: 7232a 348446i bk6: 7136a 348964i bk7: 7120a 350724i bk8: 7104a 349538i bk9: 7104a 350032i bk10: 7160a 349103i bk11: 7168a 348380i bk12: 7168a 348456i bk13: 7168a 348455i bk14: 7168a 349367i bk15: 7168a 350303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755187
Row_Buffer_Locality_read = 0.762215
Row_Buffer_Locality_write = 0.129457
Bank_Level_Parallism = 4.933488
Bank_Level_Parallism_Col = 3.161792
Bank_Level_Parallism_Ready = 1.636323
write_to_read_ratio_blp_rw_average = 0.055661
GrpLevelPara = 2.139729 

BW Util details:
bwutil = 0.287455 
total_CMD = 417512 
util_bw = 120016 
Wasted_Col = 99740 
Wasted_Row = 25419 
Idle = 172337 

BW Util Bottlenecks: 
RCDc_limit = 146672 
RCDWRc_limit = 4252 
WTRc_limit = 5953 
RTWc_limit = 27184 
CCDLc_limit = 61389 
rwq = 0 
CCDLc_limit_alone = 58684 
WTRc_limit_alone = 5442 
RTWc_limit_alone = 24990 

Commands details: 
total_CMD = 417512 
n_nop = 270864 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5160 
n_act = 28434 
n_pre = 28418 
n_ref = 0 
n_req = 116146 
total_req = 120016 

Dual Bus Interface Util: 
issued_total_row = 56852 
issued_total_col = 120016 
Row_Bus_Util =  0.136169 
CoL_Bus_Util = 0.287455 
Either_Row_CoL_Bus_Util = 0.351243 
Issued_on_Two_Bus_Simul_Util = 0.072381 
issued_two_Eff = 0.206072 
queue_avg = 11.725440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7254
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270956 n_act=28392 n_pre=28376 n_ref_event=0 n_req=116147 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5164 bw_util=0.2875
n_activity=263032 dram_eff=0.4563
bk0: 7232a 349723i bk1: 7232a 348819i bk2: 7232a 349564i bk3: 7232a 349502i bk4: 7232a 349372i bk5: 7232a 349232i bk6: 7136a 350490i bk7: 7120a 349404i bk8: 7104a 350173i bk9: 7104a 350970i bk10: 7160a 349920i bk11: 7168a 349503i bk12: 7168a 349177i bk13: 7168a 349607i bk14: 7168a 350374i bk15: 7168a 349719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755551
Row_Buffer_Locality_read = 0.762520
Row_Buffer_Locality_write = 0.135554
Bank_Level_Parallism = 4.903706
Bank_Level_Parallism_Col = 3.138925
Bank_Level_Parallism_Ready = 1.637619
write_to_read_ratio_blp_rw_average = 0.055411
GrpLevelPara = 2.141330 

BW Util details:
bwutil = 0.287465 
total_CMD = 417512 
util_bw = 120020 
Wasted_Col = 99448 
Wasted_Row = 25406 
Idle = 172638 

BW Util Bottlenecks: 
RCDc_limit = 144719 
RCDWRc_limit = 4180 
WTRc_limit = 5583 
RTWc_limit = 26100 
CCDLc_limit = 61424 
rwq = 0 
CCDLc_limit_alone = 58790 
WTRc_limit_alone = 5098 
RTWc_limit_alone = 23951 

Commands details: 
total_CMD = 417512 
n_nop = 270956 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5164 
n_act = 28392 
n_pre = 28376 
n_ref = 0 
n_req = 116147 
total_req = 120020 

Dual Bus Interface Util: 
issued_total_row = 56768 
issued_total_col = 120020 
Row_Bus_Util =  0.135967 
CoL_Bus_Util = 0.287465 
Either_Row_CoL_Bus_Util = 0.351022 
Issued_on_Two_Bus_Simul_Util = 0.072410 
issued_two_Eff = 0.206283 
queue_avg = 11.510376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5104
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270957 n_act=28409 n_pre=28393 n_ref_event=0 n_req=116142 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5144 bw_util=0.2874
n_activity=263600 dram_eff=0.4552
bk0: 7232a 348991i bk1: 7232a 348747i bk2: 7232a 348677i bk3: 7232a 349166i bk4: 7232a 347977i bk5: 7232a 348822i bk6: 7136a 349314i bk7: 7120a 349067i bk8: 7104a 349266i bk9: 7104a 349821i bk10: 7160a 349328i bk11: 7168a 348141i bk12: 7168a 349402i bk13: 7168a 349648i bk14: 7168a 349153i bk15: 7168a 347677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755394
Row_Buffer_Locality_read = 0.762520
Row_Buffer_Locality_write = 0.118974
Bank_Level_Parallism = 4.930349
Bank_Level_Parallism_Col = 3.180781
Bank_Level_Parallism_Ready = 1.665458
write_to_read_ratio_blp_rw_average = 0.053448
GrpLevelPara = 2.143342 

BW Util details:
bwutil = 0.287417 
total_CMD = 417512 
util_bw = 120000 
Wasted_Col = 100164 
Wasted_Row = 25891 
Idle = 171457 

BW Util Bottlenecks: 
RCDc_limit = 145573 
RCDWRc_limit = 4070 
WTRc_limit = 6530 
RTWc_limit = 27576 
CCDLc_limit = 60666 
rwq = 0 
CCDLc_limit_alone = 57739 
WTRc_limit_alone = 5949 
RTWc_limit_alone = 25230 

Commands details: 
total_CMD = 417512 
n_nop = 270957 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5144 
n_act = 28409 
n_pre = 28393 
n_ref = 0 
n_req = 116142 
total_req = 120000 

Dual Bus Interface Util: 
issued_total_row = 56802 
issued_total_col = 120000 
Row_Bus_Util =  0.136049 
CoL_Bus_Util = 0.287417 
Either_Row_CoL_Bus_Util = 0.351020 
Issued_on_Two_Bus_Simul_Util = 0.072446 
issued_two_Eff = 0.206387 
queue_avg = 11.623973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.624
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270714 n_act=28384 n_pre=28368 n_ref_event=0 n_req=116144 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5152 bw_util=0.2874
n_activity=262756 dram_eff=0.4567
bk0: 7232a 349556i bk1: 7232a 349546i bk2: 7232a 349281i bk3: 7232a 348638i bk4: 7232a 347513i bk5: 7232a 348659i bk6: 7136a 349262i bk7: 7120a 349851i bk8: 7104a 349601i bk9: 7104a 349472i bk10: 7160a 348443i bk11: 7168a 348768i bk12: 7168a 348967i bk13: 7168a 349188i bk14: 7168a 349236i bk15: 7168a 348880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755614
Row_Buffer_Locality_read = 0.762572
Row_Buffer_Locality_write = 0.135093
Bank_Level_Parallism = 4.948492
Bank_Level_Parallism_Col = 3.168556
Bank_Level_Parallism_Ready = 1.645307
write_to_read_ratio_blp_rw_average = 0.056588
GrpLevelPara = 2.150812 

BW Util details:
bwutil = 0.287436 
total_CMD = 417512 
util_bw = 120008 
Wasted_Col = 99473 
Wasted_Row = 25336 
Idle = 172695 

BW Util Bottlenecks: 
RCDc_limit = 146025 
RCDWRc_limit = 4018 
WTRc_limit = 5814 
RTWc_limit = 27291 
CCDLc_limit = 61417 
rwq = 0 
CCDLc_limit_alone = 58381 
WTRc_limit_alone = 5217 
RTWc_limit_alone = 24852 

Commands details: 
total_CMD = 417512 
n_nop = 270714 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5152 
n_act = 28384 
n_pre = 28368 
n_ref = 0 
n_req = 116144 
total_req = 120008 

Dual Bus Interface Util: 
issued_total_row = 56752 
issued_total_col = 120008 
Row_Bus_Util =  0.135929 
CoL_Bus_Util = 0.287436 
Either_Row_CoL_Bus_Util = 0.351602 
Issued_on_Two_Bus_Simul_Util = 0.071763 
issued_two_Eff = 0.204104 
queue_avg = 11.903354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.9034
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270684 n_act=28377 n_pre=28361 n_ref_event=0 n_req=116146 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5159 bw_util=0.2875
n_activity=265846 dram_eff=0.4514
bk0: 7232a 349491i bk1: 7232a 349613i bk2: 7232a 348235i bk3: 7232a 347972i bk4: 7232a 347526i bk5: 7232a 349477i bk6: 7136a 349343i bk7: 7120a 349437i bk8: 7104a 349960i bk9: 7104a 349452i bk10: 7160a 348416i bk11: 7168a 348362i bk12: 7168a 348701i bk13: 7168a 348275i bk14: 7168a 349346i bk15: 7168a 349808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755678
Row_Buffer_Locality_read = 0.762677
Row_Buffer_Locality_write = 0.132558
Bank_Level_Parallism = 4.896050
Bank_Level_Parallism_Col = 3.154753
Bank_Level_Parallism_Ready = 1.635696
write_to_read_ratio_blp_rw_average = 0.059096
GrpLevelPara = 2.143751 

BW Util details:
bwutil = 0.287453 
total_CMD = 417512 
util_bw = 120015 
Wasted_Col = 101416 
Wasted_Row = 26304 
Idle = 169777 

BW Util Bottlenecks: 
RCDc_limit = 147344 
RCDWRc_limit = 4289 
WTRc_limit = 5774 
RTWc_limit = 30536 
CCDLc_limit = 61483 
rwq = 0 
CCDLc_limit_alone = 58372 
WTRc_limit_alone = 5233 
RTWc_limit_alone = 27966 

Commands details: 
total_CMD = 417512 
n_nop = 270684 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5159 
n_act = 28377 
n_pre = 28361 
n_ref = 0 
n_req = 116146 
total_req = 120015 

Dual Bus Interface Util: 
issued_total_row = 56738 
issued_total_col = 120015 
Row_Bus_Util =  0.135895 
CoL_Bus_Util = 0.287453 
Either_Row_CoL_Bus_Util = 0.351674 
Issued_on_Two_Bus_Simul_Util = 0.071675 
issued_two_Eff = 0.203810 
queue_avg = 11.949944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.9499
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270872 n_act=28425 n_pre=28409 n_ref_event=0 n_req=116145 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5153 bw_util=0.2874
n_activity=263363 dram_eff=0.4557
bk0: 7232a 349191i bk1: 7232a 350125i bk2: 7232a 348139i bk3: 7232a 348144i bk4: 7232a 347867i bk5: 7232a 348863i bk6: 7136a 350139i bk7: 7120a 350261i bk8: 7104a 349600i bk9: 7104a 349833i bk10: 7160a 348383i bk11: 7168a 350346i bk12: 7168a 347644i bk13: 7168a 349025i bk14: 7168a 349196i bk15: 7168a 348880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755263
Row_Buffer_Locality_read = 0.762355
Row_Buffer_Locality_write = 0.123351
Bank_Level_Parallism = 4.923807
Bank_Level_Parallism_Col = 3.156106
Bank_Level_Parallism_Ready = 1.643710
write_to_read_ratio_blp_rw_average = 0.056219
GrpLevelPara = 2.144253 

BW Util details:
bwutil = 0.287438 
total_CMD = 417512 
util_bw = 120009 
Wasted_Col = 100720 
Wasted_Row = 25158 
Idle = 171625 

BW Util Bottlenecks: 
RCDc_limit = 147184 
RCDWRc_limit = 4028 
WTRc_limit = 5913 
RTWc_limit = 28335 
CCDLc_limit = 61906 
rwq = 0 
CCDLc_limit_alone = 58810 
WTRc_limit_alone = 5326 
RTWc_limit_alone = 25826 

Commands details: 
total_CMD = 417512 
n_nop = 270872 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5153 
n_act = 28425 
n_pre = 28409 
n_ref = 0 
n_req = 116145 
total_req = 120009 

Dual Bus Interface Util: 
issued_total_row = 56834 
issued_total_col = 120009 
Row_Bus_Util =  0.136125 
CoL_Bus_Util = 0.287438 
Either_Row_CoL_Bus_Util = 0.351223 
Issued_on_Two_Bus_Simul_Util = 0.072340 
issued_two_Eff = 0.205967 
queue_avg = 11.699731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6997
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270709 n_act=28447 n_pre=28431 n_ref_event=0 n_req=116154 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5192 bw_util=0.2875
n_activity=264542 dram_eff=0.4538
bk0: 7232a 348932i bk1: 7232a 349598i bk2: 7232a 349078i bk3: 7232a 348703i bk4: 7232a 349134i bk5: 7232a 348692i bk6: 7136a 348972i bk7: 7120a 349543i bk8: 7104a 349169i bk9: 7104a 349608i bk10: 7160a 348125i bk11: 7168a 348030i bk12: 7168a 347986i bk13: 7168a 348862i bk14: 7168a 349592i bk15: 7168a 348678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755092
Row_Buffer_Locality_read = 0.762172
Row_Buffer_Locality_write = 0.128659
Bank_Level_Parallism = 4.927123
Bank_Level_Parallism_Col = 3.169057
Bank_Level_Parallism_Ready = 1.641044
write_to_read_ratio_blp_rw_average = 0.055745
GrpLevelPara = 2.148890 

BW Util details:
bwutil = 0.287532 
total_CMD = 417512 
util_bw = 120048 
Wasted_Col = 100254 
Wasted_Row = 26017 
Idle = 171193 

BW Util Bottlenecks: 
RCDc_limit = 146977 
RCDWRc_limit = 3962 
WTRc_limit = 6370 
RTWc_limit = 27741 
CCDLc_limit = 60299 
rwq = 0 
CCDLc_limit_alone = 57428 
WTRc_limit_alone = 5782 
RTWc_limit_alone = 25458 

Commands details: 
total_CMD = 417512 
n_nop = 270709 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5192 
n_act = 28447 
n_pre = 28431 
n_ref = 0 
n_req = 116154 
total_req = 120048 

Dual Bus Interface Util: 
issued_total_row = 56878 
issued_total_col = 120048 
Row_Bus_Util =  0.136231 
CoL_Bus_Util = 0.287532 
Either_Row_CoL_Bus_Util = 0.351614 
Issued_on_Two_Bus_Simul_Util = 0.072149 
issued_two_Eff = 0.205193 
queue_avg = 11.677077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.6771
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417512 n_nop=270754 n_act=28381 n_pre=28365 n_ref_event=0 n_req=116157 n_rd=114856 n_rd_L2_A=0 n_write=0 n_wr_bk=5204 bw_util=0.2876
n_activity=264543 dram_eff=0.4538
bk0: 7232a 348836i bk1: 7232a 350004i bk2: 7232a 348381i bk3: 7232a 348364i bk4: 7232a 349622i bk5: 7232a 349281i bk6: 7136a 350660i bk7: 7120a 348996i bk8: 7104a 348971i bk9: 7104a 349716i bk10: 7160a 349180i bk11: 7168a 347425i bk12: 7168a 348434i bk13: 7168a 348378i bk14: 7168a 349027i bk15: 7168a 349056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755667
Row_Buffer_Locality_read = 0.762685
Row_Buffer_Locality_write = 0.136049
Bank_Level_Parallism = 4.922680
Bank_Level_Parallism_Col = 3.165443
Bank_Level_Parallism_Ready = 1.647285
write_to_read_ratio_blp_rw_average = 0.056899
GrpLevelPara = 2.141759 

BW Util details:
bwutil = 0.287561 
total_CMD = 417512 
util_bw = 120060 
Wasted_Col = 100095 
Wasted_Row = 26056 
Idle = 171301 

BW Util Bottlenecks: 
RCDc_limit = 146043 
RCDWRc_limit = 4115 
WTRc_limit = 5669 
RTWc_limit = 27362 
CCDLc_limit = 61391 
rwq = 0 
CCDLc_limit_alone = 58401 
WTRc_limit_alone = 5110 
RTWc_limit_alone = 24931 

Commands details: 
total_CMD = 417512 
n_nop = 270754 
Read = 114856 
Write = 0 
L2_Alloc = 0 
L2_WB = 5204 
n_act = 28381 
n_pre = 28365 
n_ref = 0 
n_req = 116157 
total_req = 120060 

Dual Bus Interface Util: 
issued_total_row = 56746 
issued_total_col = 120060 
Row_Bus_Util =  0.135915 
CoL_Bus_Util = 0.287561 
Either_Row_CoL_Bus_Util = 0.351506 
Issued_on_Two_Bus_Simul_Util = 0.071969 
issued_two_Eff = 0.204745 
queue_avg = 11.840797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8408

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 574, Reservation_fails = 766
L2_cache_bank[1]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 359, Reservation_fails = 772
L2_cache_bank[2]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 561, Reservation_fails = 756
L2_cache_bank[3]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 472, Reservation_fails = 1616
L2_cache_bank[4]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 571, Reservation_fails = 1328
L2_cache_bank[5]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 456, Reservation_fails = 872
L2_cache_bank[6]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 600, Reservation_fails = 1399
L2_cache_bank[7]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 438, Reservation_fails = 176
L2_cache_bank[8]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 351, Reservation_fails = 878
L2_cache_bank[9]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 534, Reservation_fails = 1963
L2_cache_bank[10]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 378, Reservation_fails = 1110
L2_cache_bank[11]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 458, Reservation_fails = 1635
L2_cache_bank[12]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 490, Reservation_fails = 842
L2_cache_bank[13]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 584, Reservation_fails = 708
L2_cache_bank[14]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 430, Reservation_fails = 824
L2_cache_bank[15]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 527, Reservation_fails = 1011
L2_cache_bank[16]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 434, Reservation_fails = 1118
L2_cache_bank[17]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 498, Reservation_fails = 1239
L2_cache_bank[18]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 361, Reservation_fails = 1185
L2_cache_bank[19]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 490, Reservation_fails = 421
L2_cache_bank[20]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 495, Reservation_fails = 789
L2_cache_bank[21]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 478, Reservation_fails = 882
L2_cache_bank[22]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 427, Reservation_fails = 688
L2_cache_bank[23]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 441, Reservation_fails = 1380
L2_cache_bank[24]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 608, Reservation_fails = 1819
L2_cache_bank[25]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 441, Reservation_fails = 1223
L2_cache_bank[26]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 621, Reservation_fails = 1309
L2_cache_bank[27]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 410, Reservation_fails = 769
L2_cache_bank[28]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 477, Reservation_fails = 1117
L2_cache_bank[29]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 427, Reservation_fails = 235
L2_cache_bank[30]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 599, Reservation_fails = 1640
L2_cache_bank[31]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 519, Reservation_fails = 1444
L2_cache_bank[32]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 448, Reservation_fails = 423
L2_cache_bank[33]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 526, Reservation_fails = 1380
L2_cache_bank[34]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 347, Reservation_fails = 376
L2_cache_bank[35]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 523, Reservation_fails = 1371
L2_cache_bank[36]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 351, Reservation_fails = 205
L2_cache_bank[37]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 525, Reservation_fails = 1368
L2_cache_bank[38]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 400, Reservation_fails = 696
L2_cache_bank[39]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 523, Reservation_fails = 1722
L2_cache_bank[40]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 424, Reservation_fails = 575
L2_cache_bank[41]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 468, Reservation_fails = 686
L2_cache_bank[42]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 487, Reservation_fails = 929
L2_cache_bank[43]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 480, Reservation_fails = 1171
L2_cache_bank[44]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 584, Reservation_fails = 1654
L2_cache_bank[45]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 415, Reservation_fails = 1134
L2_cache_bank[46]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 613, Reservation_fails = 1642
L2_cache_bank[47]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 498, Reservation_fails = 627
L2_cache_bank[48]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 626, Reservation_fails = 1206
L2_cache_bank[49]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 381, Reservation_fails = 1215
L2_cache_bank[50]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 546, Reservation_fails = 789
L2_cache_bank[51]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 482, Reservation_fails = 1102
L2_cache_bank[52]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 534, Reservation_fails = 1932
L2_cache_bank[53]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 458, Reservation_fails = 762
L2_cache_bank[54]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 502, Reservation_fails = 952
L2_cache_bank[55]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 516, Reservation_fails = 795
L2_cache_bank[56]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 289, Reservation_fails = 89
L2_cache_bank[57]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 529, Reservation_fails = 1665
L2_cache_bank[58]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 374, Reservation_fails = 1212
L2_cache_bank[59]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 495, Reservation_fails = 935
L2_cache_bank[60]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 367, Reservation_fails = 484
L2_cache_bank[61]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 618, Reservation_fails = 1702
L2_cache_bank[62]: Access = 116960, Miss = 62048, Miss_rate = 0.531, Pending_hits = 353, Reservation_fails = 1425
L2_cache_bank[63]: Access = 119256, Miss = 62056, Miss_rate = 0.520, Pending_hits = 564, Reservation_fails = 1082
L2_total_cache_accesses = 7558912
L2_total_cache_misses = 3971328
L2_total_cache_miss_rate = 0.5254
L2_total_cache_pending_hits = 30755
L2_total_cache_reservation_fails = 67220
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3556829
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 918848
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 67220
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2756544
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73984
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 221952
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7262976
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 67220
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.103
average_pipeline_duty_cycle=28426.324219
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20562176
	Total NON REG=2712576
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20602432
	Total NON REG=2712576
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20587168
	Total NON REG=2712576
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20573472
	Total NON REG=2712576
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20544384
	Total NON REG=2712576
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20582880
	Total NON REG=2712576
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20585952
	Total NON REG=2712576
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20612416
	Total NON REG=2712576
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=126728
	Total FP Deocded Instructions=22720
	Total INT Deocded Instructions=97752
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=69836800
	Total FP Acesses=401664
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=409600
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25690112
	Total SP Acesses=5286144
	Total MEM Acesses=517632
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=16176
	Total REG Reads=14107904
	Total REG Writes=10309696
	Total NON REG=1356288
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20591680
	Total NON REG=2712576
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20591808
	Total NON REG=2712576
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20604096
	Total NON REG=2712576
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20545472
	Total NON REG=2712576
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20611872
	Total NON REG=2712576
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=254240
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=196288
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139644928
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=57408
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1010176
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=31568
	Total REG Reads=28190720
	Total REG Writes=19021472
	Total NON REG=2687488
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20589280
	Total NON REG=2712576
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=126728
	Total FP Deocded Instructions=22720
	Total INT Deocded Instructions=97752
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=69836800
	Total FP Acesses=401664
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=409600
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25690112
	Total SP Acesses=5286144
	Total MEM Acesses=517632
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=16176
	Total REG Reads=14107904
	Total REG Writes=10304672
	Total NON REG=1356288
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20608320
	Total NON REG=2712576
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20535744
	Total NON REG=2712576
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20618016
	Total NON REG=2712576
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20591104
	Total NON REG=2712576
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20569440
	Total NON REG=2712576
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=126728
	Total FP Deocded Instructions=22720
	Total INT Deocded Instructions=97752
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=69836800
	Total FP Acesses=401664
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=409600
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25690112
	Total SP Acesses=5286144
	Total MEM Acesses=517632
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=16176
	Total REG Reads=14107904
	Total REG Writes=10309632
	Total NON REG=1356288
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20556736
	Total NON REG=2712576
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20605920
	Total NON REG=2712576
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20559552
	Total NON REG=2712576
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=126728
	Total FP Deocded Instructions=22720
	Total INT Deocded Instructions=97752
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=69836800
	Total FP Acesses=401664
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=409600
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25690112
	Total SP Acesses=5286144
	Total MEM Acesses=517632
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=16176
	Total REG Reads=14107904
	Total REG Writes=10310880
	Total NON REG=1356288
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20605504
	Total NON REG=2712576
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=126728
	Total FP Deocded Instructions=22720
	Total INT Deocded Instructions=97752
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=69836800
	Total FP Acesses=401664
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=409600
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25690112
	Total SP Acesses=5286144
	Total MEM Acesses=517632
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=16176
	Total REG Reads=14107904
	Total REG Writes=10304192
	Total NON REG=1356288
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20599168
	Total NON REG=2712576
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20588000
	Total NON REG=2712576
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20599360
	Total NON REG=2712576
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20574176
	Total NON REG=2712576
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20561376
	Total NON REG=2712576
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20597792
	Total NON REG=2712576
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20586912
	Total NON REG=2712576
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20566368
	Total NON REG=2712576
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=126728
	Total FP Deocded Instructions=22720
	Total INT Deocded Instructions=97752
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=69836800
	Total FP Acesses=401664
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=409600
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25690112
	Total SP Acesses=5286144
	Total MEM Acesses=517632
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=16176
	Total REG Reads=14107904
	Total REG Writes=10316544
	Total NON REG=1356288
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20540352
	Total NON REG=2712576
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=126728
	Total FP Deocded Instructions=22720
	Total INT Deocded Instructions=97752
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=69836800
	Total FP Acesses=401664
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=409600
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25690112
	Total SP Acesses=5286144
	Total MEM Acesses=517632
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=16176
	Total REG Reads=14107904
	Total REG Writes=10305472
	Total NON REG=1356288
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20605056
	Total NON REG=2712576
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20618816
	Total NON REG=2712576
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20604224
	Total NON REG=2712576
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20595008
	Total NON REG=2712576
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20551264
	Total NON REG=2712576
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=126728
	Total FP Deocded Instructions=22720
	Total INT Deocded Instructions=97752
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=69836800
	Total FP Acesses=401664
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=409600
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25690112
	Total SP Acesses=5286144
	Total MEM Acesses=517632
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=16176
	Total REG Reads=14107904
	Total REG Writes=10313632
	Total NON REG=1356288
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20591424
	Total NON REG=2712576
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20556128
	Total NON REG=2712576
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20576608
	Total NON REG=2712576
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20608864
	Total NON REG=2712576
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20609856
	Total NON REG=2712576
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20566944
	Total NON REG=2712576
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=126728
	Total FP Deocded Instructions=22720
	Total INT Deocded Instructions=97752
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=69836800
	Total FP Acesses=401664
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=409600
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25690112
	Total SP Acesses=5286144
	Total MEM Acesses=517632
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=16176
	Total REG Reads=14107904
	Total REG Writes=10312512
	Total NON REG=1356288
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20608416
	Total NON REG=2712576
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=126728
	Total FP Deocded Instructions=22720
	Total INT Deocded Instructions=97752
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=69836800
	Total FP Acesses=401664
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=409600
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25690112
	Total SP Acesses=5286144
	Total MEM Acesses=517632
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=16176
	Total REG Reads=14107904
	Total REG Writes=10308480
	Total NON REG=1356288
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20603776
	Total NON REG=2712576
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20545248
	Total NON REG=2712576
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=126728
	Total FP Deocded Instructions=22720
	Total INT Deocded Instructions=97752
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=69836800
	Total FP Acesses=401664
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=409600
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25690112
	Total SP Acesses=5286144
	Total MEM Acesses=517632
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=16176
	Total REG Reads=14107904
	Total REG Writes=10304832
	Total NON REG=1356288
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20594784
	Total NON REG=2712576
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20545056
	Total NON REG=2712576
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20572832
	Total NON REG=2712576
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=126728
	Total FP Deocded Instructions=22720
	Total INT Deocded Instructions=97752
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=69836800
	Total FP Acesses=401664
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=409600
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25690112
	Total SP Acesses=5286144
	Total MEM Acesses=517632
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=16176
	Total REG Reads=14107904
	Total REG Writes=10304544
	Total NON REG=1356288
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=126728
	Total FP Deocded Instructions=22720
	Total INT Deocded Instructions=97752
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=69836800
	Total FP Acesses=401664
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=409600
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25690112
	Total SP Acesses=5286144
	Total MEM Acesses=517632
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=16176
	Total REG Reads=14107904
	Total REG Writes=10307424
	Total NON REG=1356288
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20596832
	Total NON REG=2712576
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20602816
	Total NON REG=2712576
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20557920
	Total NON REG=2712576
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20610560
	Total NON REG=2712576
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20584096
	Total NON REG=2712576
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20586752
	Total NON REG=2712576
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=126728
	Total FP Deocded Instructions=22720
	Total INT Deocded Instructions=97752
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=69836800
	Total FP Acesses=401664
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=409600
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25690112
	Total SP Acesses=5286144
	Total MEM Acesses=517632
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=16176
	Total REG Reads=14107904
	Total REG Writes=10302304
	Total NON REG=1356288
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20597984
	Total NON REG=2712576
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=126728
	Total FP Deocded Instructions=22720
	Total INT Deocded Instructions=97752
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=69836800
	Total FP Acesses=401664
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=409600
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=25690112
	Total SP Acesses=5286144
	Total MEM Acesses=517632
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=16176
	Total REG Reads=14107904
	Total REG Writes=10313216
	Total NON REG=1356288
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20559424
	Total NON REG=2712576
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20612480
	Total NON REG=2712576
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20603104
	Total NON REG=2712576
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20604448
	Total NON REG=2712576
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20617600
	Total NON REG=2712576
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20596256
	Total NON REG=2712576
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20538976
	Total NON REG=2712576
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=253456
	Total FP Deocded Instructions=45440
	Total INT Deocded Instructions=195504
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=139673600
	Total FP Acesses=803328
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=819200
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=51380224
	Total SP Acesses=10572288
	Total MEM Acesses=1035264
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=32352
	Total REG Reads=28215808
	Total REG Writes=20595936
	Total NON REG=2712576


==========Power Metrics -- Memory==========
Total memory controller accesses: 3675392
Total memory controller reads: 3675392
Total memory controller writes: 0
!!!Total Shared memory access: 1895520
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 7262976
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 29585
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 295936
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 33964
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 7262976
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 3556829
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 30755
	Cache_stats[GLOBAL_ACC_R][MISS] = 918848
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 67220
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 2756544
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 73984
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 221952
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 7262976
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 295936

icnt_total_pkts_mem_to_simt=7558912
icnt_total_pkts_simt_to_mem=7558912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7558912
Req_Network_cycles = 556028
Req_Network_injected_packets_per_cycle =      13.5945 
Req_Network_conflicts_per_cycle =       9.8955
Req_Network_conflicts_per_cycle_util =      12.5907
Req_Bank_Level_Parallism =      17.2972
Req_Network_in_buffer_full_per_cycle =       0.1473
Req_Network_in_buffer_avg_util =      52.1029
Req_Network_out_buffer_full_per_cycle =       0.0019
Req_Network_out_buffer_avg_util =       0.9771

Reply_Network_injected_packets_num = 7558912
Reply_Network_cycles = 556028
Reply_Network_injected_packets_per_cycle =       13.5945
Reply_Network_conflicts_per_cycle =       22.8023
Reply_Network_conflicts_per_cycle_util =      28.1817
Reply_Bank_Level_Parallism =      16.8016
Reply_Network_in_buffer_full_per_cycle =       0.0130
Reply_Network_in_buffer_avg_util =      30.4742
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1699
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 44 sec (3644 sec)
gpgpu_simulation_rate = 155547 (inst/sec)
gpgpu_simulation_rate = 152 (cycle/sec)
gpgpu_silicon_slowdown = 7447368x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
