
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002787                       # Number of seconds simulated
sim_ticks                                  2786988000                       # Number of ticks simulated
final_tick                                 2786988000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 145148                       # Simulator instruction rate (inst/s)
host_op_rate                                   291513                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31209521                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448876                       # Number of bytes of host memory used
host_seconds                                    89.30                       # Real time elapsed on the host
sim_insts                                    12961650                       # Number of instructions simulated
sim_ops                                      26031891                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2786988000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          87808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         299968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             387776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        87808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        31744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           31744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          496                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                496                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          31506415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         107631608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             139138023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     31506415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31506415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       11390074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11390074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       11390074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         31506415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        107631608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            150528097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003044102750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           80                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           80                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13230                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1241                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6060                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1353                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6060                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1353                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 383744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   84480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  387840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                86592                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     64                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               39                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2786986000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6060                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1353                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    380.189233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   231.721157                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   352.931592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          334     27.24%     27.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          301     24.55%     51.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          131     10.69%     62.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           73      5.95%     68.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           57      4.65%     73.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           80      6.53%     79.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           34      2.77%     82.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      2.37%     84.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          187     15.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1226                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           80                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.912500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.708505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    155.262391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             51     63.75%     63.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            11     13.75%     77.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             7      8.75%     86.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      3.75%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      2.50%     92.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      2.50%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.25%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      1.25%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      1.25%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      1.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            80                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           80                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.478214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.871489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               59     73.75%     73.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      3.75%     77.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17     21.25%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            80                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        84352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       299392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        84480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 30266366.414207741618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 107424933.297165259719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 30312294.132590454072                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1353                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     50849500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    165155750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  68898327750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37035.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35236.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  50922636.92                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    103580250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               216005250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   29980000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17274.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36024.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       137.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        30.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    139.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     31.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5073                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1003                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.85                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     375959.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5776260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3047385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                25546920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4708440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         49785840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             53492220                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2012160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       206244810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        24569280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        519425880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              894609195                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            320.994994                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2664266000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2503000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      21060000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2148168250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     63984750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      99010500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    452261500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3077340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1605285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17257380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2181960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         46098000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             48151890                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2591520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       177419340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        35308800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        531438060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              865129575                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            310.417402                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2674628000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4093000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      19500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2193616750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     91948500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      88767000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    389062750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2786988000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  596340                       # Number of BP lookups
system.cpu.branchPred.condPredicted            596340                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18522                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               484661                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   92182                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                514                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          484661                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             320679                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           163982                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4316                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2786988000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5200654                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      499695                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1641                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           148                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2786988000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2786988000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1231601                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           174                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2786988000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5573977                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1280945                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13378787                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      596340                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             412861                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4192774                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   37254                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           317                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           94                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1231535                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2721                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5492811                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.894715                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.544772                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1600476     29.14%     29.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    25415      0.46%     29.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   238298      4.34%     33.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   202874      3.69%     37.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    60195      1.10%     38.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   369831      6.73%     45.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    43440      0.79%     46.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   193722      3.53%     49.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2758560     50.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5492811                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.106986                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.400223                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1247140                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                378554                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3829053                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 19437                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18627                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               26726338                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  18627                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1268999                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  146066                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5209                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3824737                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                229173                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26607858                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3209                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11128                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   9092                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 203240                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            29345938                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              55825388                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19313166                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          27225697                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              28681691                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   664247                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            104                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     95973                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5139087                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              504665                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            148637                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            42113                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   26459196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 227                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  26344553                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             23924                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          427531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       771673                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            163                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5492811                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.796188                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.460329                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              448711      8.17%      8.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              178935      3.26%     11.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              473169      8.61%     20.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              462208      8.41%     28.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              841491     15.32%     43.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              743825     13.54%     57.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              694289     12.64%     69.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              619631     11.28%     81.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1030552     18.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5492811                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   44262      3.80%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    22      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      6      0.00%      3.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   200      0.02%      3.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%      3.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            599785     51.43%     55.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           489789     42.00%     97.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    946      0.08%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   773      0.07%     97.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             30368      2.60%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               48      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15620      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8918673     33.85%     33.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40074      0.15%     34.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1597      0.01%     34.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282483     16.26%     50.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     50.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     50.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  713      0.00%     50.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81487      0.31%     50.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1734      0.01%     50.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960930     11.24%     61.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                686      0.00%     61.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310006      8.77%     70.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30029      0.11%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080000      7.90%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               856282      3.25%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              349948      1.33%     83.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4263581     16.18%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150646      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26344553                       # Type of FU issued
system.cpu.iq.rate                           4.726348                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1166210                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.044268                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18246755                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6779863                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6331084                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            41125296                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           20107176                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     19890799                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6372556                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                21122587                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           429090                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       145969                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        10091                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10005                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           487                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18627                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  102971                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7402                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            26459423                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1665                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5139087                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               504665                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                145                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    677                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6293                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             93                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12696                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8245                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                20941                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              26286799                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5075547                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             57754                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5575235                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   549614                       # Number of branches executed
system.cpu.iew.exec_stores                     499688                       # Number of stores executed
system.cpu.iew.exec_rate                     4.715986                       # Inst execution rate
system.cpu.iew.wb_sent                       26227413                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      26221883                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  16460838                       # num instructions producing a value
system.cpu.iew.wb_consumers                  25040973                       # num instructions consuming a value
system.cpu.iew.wb_rate                       4.704340                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.657356                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          427558                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18558                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5424140                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.799266                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.765129                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       531973      9.81%      9.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       377822      6.97%     16.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       560870     10.34%     27.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       149723      2.76%     29.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       876975     16.17%     46.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       435711      8.03%     54.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       531270      9.79%     63.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       469283      8.65%     72.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1490513     27.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5424140                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12961650                       # Number of instructions committed
system.cpu.commit.committedOps               26031891                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487692                       # Number of memory references committed
system.cpu.commit.loads                       4993118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     535147                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   19885362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10456289                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12441      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8746725     33.60%     33.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.15%     33.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     33.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     16.44%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80745      0.31%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     50.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.37%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      8.87%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      7.99%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821880      3.16%     82.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.32%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.02%     99.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          26031891                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1490513                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     30393076                       # The number of ROB reads
system.cpu.rob.rob_writes                    52988018                       # The number of ROB writes
system.cpu.timesIdled                             779                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81166                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12961650                       # Number of Instructions Simulated
system.cpu.committedOps                      26031891                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.430036                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.430036                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.325386                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.325386                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18857025                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5465842                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  27113712                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 19739856                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2301566                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3699188                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6663576                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2786988000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3172.339554                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              343135                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               979                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            350.495403                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3172.339554                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.774497                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.774497                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3708                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3673                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.905273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10512945                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10512945                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2786988000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4745823                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4745823                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492157                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5237980                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5237980                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5237980                       # number of overall hits
system.cpu.dcache.overall_hits::total         5237980                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13728                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2421                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        16149                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16149                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16149                       # number of overall misses
system.cpu.dcache.overall_misses::total         16149                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    741539000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    741539000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    164031999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    164031999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    905570999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    905570999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    905570999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    905570999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4759551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4759551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5254129                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5254129                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5254129                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5254129                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002884                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002884                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004895                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004895                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003074                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003074                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003074                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003074                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54016.535548                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54016.535548                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67753.820322                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67753.820322                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56075.979875                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56075.979875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56075.979875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56075.979875                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13514                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          604                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               184                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.445652                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          496                       # number of writebacks
system.cpu.dcache.writebacks::total               496                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11459                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11459                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11462                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11462                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11462                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11462                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2269                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2269                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2418                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2418                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4687                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4687                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    151469500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    151469500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    161469999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    161469999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    312939499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    312939499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    312939499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    312939499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004889                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004889                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000892                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000892                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000892                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000892                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66756.059938                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66756.059938                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66778.328784                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66778.328784                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66767.548325                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66767.548325                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66767.548325                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66767.548325                       # average overall mshr miss latency
system.cpu.dcache.replacements                    979                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2786988000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.238324                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              367406                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               860                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            427.216279                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.238324                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.986794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          411                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2464442                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2464442                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2786988000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1229707                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1229707                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1229707                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1229707                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1229707                       # number of overall hits
system.cpu.icache.overall_hits::total         1229707                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1828                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1828                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1828                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1828                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1828                       # number of overall misses
system.cpu.icache.overall_misses::total          1828                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    120618499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    120618499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    120618499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    120618499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    120618499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    120618499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1231535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1231535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1231535                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1231535                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1231535                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1231535                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001484                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001484                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001484                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001484                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001484                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001484                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65983.861597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65983.861597                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65983.861597                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65983.861597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65983.861597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65983.861597                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          286                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          860                       # number of writebacks
system.cpu.icache.writebacks::total               860                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          455                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          455                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          455                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          455                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          455                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          455                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1373                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1373                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1373                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1373                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1373                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1373                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     94692499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     94692499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     94692499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     94692499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     94692499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     94692499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001115                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001115                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001115                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001115                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001115                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001115                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68967.588492                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68967.588492                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68967.588492                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68967.588492                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68967.588492                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68967.588492                       # average overall mshr miss latency
system.cpu.icache.replacements                    860                       # number of replacements
system.membus.snoop_filter.tot_requests          7899                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2786988000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3641                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          496                       # Transaction distribution
system.membus.trans_dist::WritebackClean          860                       # Transaction distribution
system.membus.trans_dist::CleanEvict              483                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2418                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2418                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1373                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2269                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3605                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        10353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       142848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       142848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       331712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       331712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  474560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6060                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001485                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038512                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6051     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6060                       # Request fanout histogram
system.membus.reqLayer2.occupancy            14183500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7271997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           24740500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
