# compile vhdl design source files
vhdl xil_defaultlib  "../../../FPGA2.srcs/sources_1/new/Main_textio.vhd"
vhdl xil_defaultlib  "../../../FPGA2.srcs/sim_1/new/Main_TextIO_tb.vhd"

# Do not sort compile order
nosort
