
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv rom_ctrl_pkg.sv jtag_pkg.sv sha3_pkg.sv top_pkg.sv tlul_pkg.sv ast_pkg.sv entropy_src_pkg.sv edn_pkg.sv keymgr_reg_pkg.sv keymgr_pkg.sv kmac_pkg.sv kmac_reg_pkg.sv lc_ctrl_pkg.sv lc_ctrl_state_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv flash_phy_pkg.sv keccak_2share.sv keccak_round.sv kmac.sv kmac_app.sv kmac_core.sv kmac_entropy.sv kmac_errchk.sv kmac_msgfifo.sv kmac_reg_top.sv kmac_staterd.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_dom_and_2share.sv prim_double_lfsr.sv prim_edn_req.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_lfsr.sv prim_packer.sv prim_packer_fifo.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_ext.sv prim_subreg_shadow.sv prim_sync_reqack.sv sha3.sv sha3pad.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_fifo_sync.sv tlul_err_resp.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac" "*.svh"]] 
# }
# synth_design -top kmac \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top kmac -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19250
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/keccak_2share.sv:288]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/keccak_2share.sv:289]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/keccak_2share.sv:373]
WARNING: [Synth 8-2507] parameter declaration becomes local in keccak_2share with formal parameter declaration list [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/keccak_2share.sv:374]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_buf with formal parameter declaration list [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_buf.sv:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop.sv:30]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2854.555 ; gain = 0.000 ; free physical = 271684 ; free virtual = 426878
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kmac' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_edn_req' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_edn_req.sv:15]
	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter MaxLatency bound to: 32'sb00000000000001111010000100100000 
INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sync_reqack.sv:77]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sync_reqack.sv:77]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sync_reqack.sv:109]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sync_reqack.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'prim_sync_reqack' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sync_reqack.sv:26]
INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_packer_fifo.sv:43]
	Parameter InW bound to: 32'sb00000000000000000000000000100000 
	Parameter OutW bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_packer_fifo.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'prim_edn_req' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_edn_req.sv:15]
INFO: [Synth 8-6157] synthesizing module 'kmac_entropy' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_entropy.sv:8]
	Parameter RndCnstLfsrPerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_entropy.sv:291]
INFO: [Synth 8-6157] synthesizing module 'prim_double_lfsr' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_double_lfsr.sv:9]
	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000 
	Parameter EntropyDw bound to: 32'b00000000000000000000000001000000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000 
	Parameter StatePermEn bound to: 1'b1 
	Parameter StatePerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011 
	Parameter NonLinearOut bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_buf.sv:16]
	Parameter Width bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_buf.sv:16]
WARNING: [Synth 8-689] width (130) of port connection 'in_i' does not match port width (1) of module 'prim_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_double_lfsr.sv:48]
WARNING: [Synth 8-689] width (130) of port connection 'out_o' does not match port width (1) of module 'prim_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_double_lfsr.sv:49]
INFO: [Synth 8-6157] synthesizing module 'prim_lfsr' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_lfsr.sv:28]
	Parameter StatePermEn bound to: 1 - type: integer 
	Parameter StatePerm bound to: 32'sb10001111010011101101001100101011 
	Parameter LfsrType bound to: GAL_XOR - type: string 
	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000 
	Parameter EntropyDw bound to: 32'b00000000000000000000000001000000 
	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000 
	Parameter DefaultSeed bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter CustomCoeffs bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter MaxLenSVA bound to: 1'b1 
	Parameter LockupSVA bound to: 1'b1 
	Parameter ExtSeedSVA bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_lfsr.sv:28]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_buf.sv:16]
	Parameter Width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_buf.sv:16]
WARNING: [Synth 8-689] width (64) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_double_lfsr.sv:78]
WARNING: [Synth 8-689] width (64) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_double_lfsr.sv:79]
WARNING: [Synth 8-689] width (130) of port connection 'in_i' does not match port width (1) of module 'prim_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_double_lfsr.sv:48]
WARNING: [Synth 8-689] width (130) of port connection 'out_o' does not match port width (1) of module 'prim_buf' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_double_lfsr.sv:49]
WARNING: [Synth 8-689] width (64) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_double_lfsr.sv:78]
WARNING: [Synth 8-689] width (64) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_double_lfsr.sv:79]
INFO: [Synth 8-6155] done synthesizing module 'prim_double_lfsr' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_double_lfsr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1101110011 
INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1101110011 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1101110011 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized0' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop' (11#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop' (12#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_entropy.sv:436]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_entropy.sv:445]
INFO: [Synth 8-6155] done synthesizing module 'kmac_entropy' (13#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_entropy.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 0 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop_2sync.sv:13]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop_2sync.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized1' (13#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync__parameterized0' (13#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop_2sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (13#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop_2sync.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (14#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_alert_sender.sv:135]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized1' (14#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_buf.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (15#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_alert_sender.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_alert_sender.sv:32]
	Parameter IsFatal bound to: 1 - type: integer 
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_alert_sender.sv:135]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_alert_sender.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender__parameterized0' (15#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_alert_sender.sv:32]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac.sv:388]
INFO: [Synth 8-6157] synthesizing module 'prim_intr_hw' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_intr_hw.sv:10]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (16#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_intr_hw.sv:10]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac.sv:577]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001000 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized2' (16#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized0' (16#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized0' (16#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac.sv:663]
INFO: [Synth 8-6157] synthesizing module 'kmac_core' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_core.sv:8]
	Parameter EnMasking bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_core.sv:326]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_core.sv:326]
INFO: [Synth 8-6157] synthesizing module 'prim_slicer' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_slicer.sv:9]
	Parameter InW bound to: 32'sb00000000000000000000001000101000 
	Parameter OutW bound to: 32'sb00000000000000000000000001000000 
	Parameter IndexW bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'prim_slicer' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_slicer.sv:9]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01100 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01100 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b01100 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized3' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized1' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized1' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_core.sv:180]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/sha3_pkg.sv:211]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_core.sv:295]
INFO: [Synth 8-6157] synthesizing module 'prim_count' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_count.sv:36]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter OutSelDnCnt bound to: 1'b0 
	Parameter CntStyle bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_buf.sv:16]
	Parameter Width bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized2' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_buf.sv:16]
WARNING: [Synth 8-689] width (5) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_count.sv:98]
WARNING: [Synth 8-689] width (5) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_count.sv:99]
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b00000 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter ResetValue bound to: 5'b00000 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized4' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized2' (17#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop.sv:16]
WARNING: [Synth 8-689] width (5) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_count.sv:98]
WARNING: [Synth 8-689] width (5) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_count.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'prim_count' (18#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_count.sv:36]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_core.sv:406]
INFO: [Synth 8-6155] done synthesizing module 'kmac_core' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_core.sv:8]
INFO: [Synth 8-6157] synthesizing module 'sha3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/sha3.sv:10]
	Parameter EnMasking bound to: 1'b1 
	Parameter ReuseShare bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/sha3_pkg.sv:170]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b101100 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b101100 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized5' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b101100 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized5' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized3' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized2' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/sha3.sv:222]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/sha3.sv:291]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/sha3.sv:310]
INFO: [Synth 8-6157] synthesizing module 'sha3pad' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/sha3pad.sv:8]
	Parameter EnMasking bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/sha3pad.sv:631]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/sha3pad.sv:125]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/sha3pad.sv:277]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/sha3_pkg.sv:211]
INFO: [Synth 8-6157] synthesizing module 'prim_slicer__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_slicer.sv:9]
	Parameter InW bound to: 32'sb00000000000000000000000101110000 
	Parameter OutW bound to: 32'sb00000000000000000000000001000000 
	Parameter IndexW bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'prim_slicer__parameterized0' (19#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_slicer.sv:9]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/sha3pad.sv:507]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/sha3pad.sv:540]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/sha3pad.sv:553]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/sha3pad.sv:566]
INFO: [Synth 8-6155] done synthesizing module 'sha3pad' (20#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/sha3pad.sv:8]
INFO: [Synth 8-6157] synthesizing module 'keccak_round' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/keccak_round.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000011001000000 
	Parameter DInWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter EnMasking bound to: 1'b1 
	Parameter ReuseShare bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b100010 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b100010 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized6' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b100010 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized6' (20#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized4' (20#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized3' (20#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/keccak_round.sv:220]
INFO: [Synth 8-6157] synthesizing module 'keccak_2share' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/keccak_2share.sv:8]
	Parameter Width bound to: 32'sb00000000000000000000011001000000 
	Parameter EnMasking bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/keccak_2share.sv:98]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/keccak_2share.sv:98]
INFO: [Synth 8-6157] synthesizing module 'prim_dom_and_2share' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_dom_and_2share.sv:27]
	Parameter DW bound to: 32'sb00000000000000000000000101000000 
	Parameter EnNegedge bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_dom_and_2share' (21#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_dom_and_2share.sv:27]
WARNING: [Synth 8-5856] 3D RAM state_out_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'keccak_2share' (22#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/keccak_2share.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_count__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_count.sv:36]
	Parameter Width bound to: 32'sb00000000000000000000000000000101 
	Parameter OutSelDnCnt bound to: 1'b0 
	Parameter CntStyle bound to: 1'b0 
WARNING: [Synth 8-689] width (5) of port connection 'in_i' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_count.sv:98]
WARNING: [Synth 8-689] width (5) of port connection 'out_o' does not match port width (1) of module 'prim_buf__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_count.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'prim_count__parameterized0' (22#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_count.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'keccak_round' (23#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/keccak_round.sv:9]
WARNING: [Synth 8-3848] Net sha3pad_state_error in module/entity sha3 does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/sha3.sv:130]
WARNING: [Synth 8-3848] Net msg_count_error in module/entity sha3 does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/sha3.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'sha3' (24#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/sha3.sv:10]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_sram' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_adapter_sram.sv:13]
	Parameter SramAw bound to: 32'sb00000000000000000000000000001001 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000001 
	Parameter ByteAccess bound to: 1'b1 
	Parameter ErrOnRead bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_err.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (25#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_err.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000001101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (26#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000000101 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized0' (26#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000000100001 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized1' (26#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_fifo_sync.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_sram' (27#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_adapter_sram.sv:13]
INFO: [Synth 8-6157] synthesizing module 'kmac_app' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_app.sv:8]
	Parameter EnMasking bound to: 1'b1 
	Parameter SecIdleAcceptSwMsg bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_arbiter_fixed' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_arbiter_fixed.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000011 
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter EnDataPort bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_arbiter_fixed' (28#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_arbiter_fixed.sv:15]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1011011010 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized5' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1011011010 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized7' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001010 
	Parameter ResetValue bound to: 10'b1011011010 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized7' (28#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized5' (28#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized4' (28#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_app.sv:384]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_app.sv:539]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_app.sv:664]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_app.sv:718]
WARNING: [Synth 8-5858] RAM app_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'kmac_app' (29#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_app.sv:8]
INFO: [Synth 8-6157] synthesizing module 'kmac_msgfifo' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_msgfifo.sv:10]
	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter MsgDepth bound to: 32'sb00000000000000000000000000001010 
INFO: [Synth 8-6157] synthesizing module 'prim_packer' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_packer.sv:8]
	Parameter InW bound to: 32'sb00000000000000000000000001000000 
	Parameter OutW bound to: 32'sb00000000000000000000000001000000 
	Parameter HintByteData bound to: 32'sb00000000000000000000000000000001 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_packer.sv:64]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_packer.sv:64]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_packer.sv:110]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_packer.sv:110]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_packer.sv:173]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_packer.sv:173]
INFO: [Synth 8-6155] done synthesizing module 'prim_packer' (30#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_packer.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001001000 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000001010 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized2' (30#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_fifo_sync.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_msgfifo.sv:176]
INFO: [Synth 8-226] default block is never used [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_msgfifo.sv:176]
WARNING: [Synth 8-3848] Net fifo_full_o in module/entity kmac_msgfifo does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_msgfifo.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'kmac_msgfifo' (31#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_msgfifo.sv:10]
INFO: [Synth 8-6157] synthesizing module 'kmac_staterd' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_staterd.sv:8]
	Parameter AddrW bound to: 32'sb00000000000000000000000000001001 
	Parameter EnMasking bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_slicer__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_slicer.sv:9]
	Parameter InW bound to: 32'sb00000000000000000000011001000000 
	Parameter OutW bound to: 32'sb00000000000000000000000000100000 
	Parameter IndexW bound to: 32'sb00000000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'prim_slicer__parameterized1' (31#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_slicer.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_sram__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_adapter_sram.sv:13]
	Parameter SramAw bound to: 32'sb00000000000000000000000000000111 
	Parameter SramDw bound to: 32'sb00000000000000000000000000100000 
	Parameter Outstanding bound to: 32'sb00000000000000000000000000000001 
	Parameter ByteAccess bound to: 1'b1 
	Parameter ErrOnWrite bound to: 1'b1 
	Parameter ErrOnRead bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_sram__parameterized0' (31#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_adapter_sram.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'kmac_staterd' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_staterd.sv:8]
INFO: [Synth 8-6157] synthesizing module 'kmac_errchk' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_errchk.sv:44]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_errchk.sv:156]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_errchk.sv:232]
INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_errchk.sv:247]
INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized5' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sparse_fsm_flop.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001101 
INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized6' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop.sv:16]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001101 
INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized8' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001101 
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized8' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_generic_flop.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized6' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_flop.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'prim_sparse_fsm_flop__parameterized5' (32#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_sparse_fsm_flop.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_errchk.sv:312]
INFO: [Synth 8-6155] done synthesizing module 'kmac_errchk' (33#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_errchk.sv:44]
INFO: [Synth 8-6157] synthesizing module 'kmac_reg_top' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (34#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (35#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (36#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (37#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_cmd_intg_chk.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (38#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (39#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (40#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (41#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_1n' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:35]
	Parameter N bound to: 32'b00000000000000000000000000000011 
	Parameter HReqPass bound to: 1'b1 
	Parameter HRspPass bound to: 1'b1 
	Parameter DReqPass bound to: 3'b111 
	Parameter DRspPass bound to: 3'b111 
	Parameter HReqDepth bound to: 4'b0000 
	Parameter HRspDepth bound to: 4'b0000 
	Parameter DReqDepth bound to: 12'b000000000000 
	Parameter DRspDepth bound to: 12'b000000000000 
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_fifo_sync.sv:9]
	Parameter ReqPass bound to: 1'b1 
	Parameter RspPass bound to: 1'b1 
	Parameter ReqDepth bound to: 32'b00000000000000000000000000000000 
	Parameter RspDepth bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001101100 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized3' (41#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'reqfifo' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_fifo_sync.sv:32]
WARNING: [Synth 8-7023] instance 'reqfifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_fifo_sync.sv:32]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001000001 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized4' (41#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'rspfifo' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_fifo_sync.sv:63]
WARNING: [Synth 8-7023] instance 'rspfifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_fifo_sync.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync' (42#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_fifo_sync.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_fifo_sync.sv:9]
	Parameter ReqPass bound to: 1'b1 
	Parameter RspPass bound to: 1'b1 
	Parameter ReqDepth bound to: 0 - type: integer 
	Parameter RspDepth bound to: 0 - type: integer 
	Parameter SpareReqW bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized5' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001101101 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized5' (42#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_fifo_sync.sv:6]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'reqfifo' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_fifo_sync.sv:32]
WARNING: [Synth 8-7023] instance 'reqfifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_fifo_sync.sv:32]
WARNING: [Synth 8-7071] port 'depth' of module 'prim_fifo_sync' is unconnected for instance 'rspfifo' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_fifo_sync.sv:63]
WARNING: [Synth 8-7023] instance 'rspfifo' of module 'prim_fifo_sync' has 10 connections declared, but only 9 given [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_fifo_sync.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync__parameterized0' (42#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_fifo_sync.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_err_resp' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_err_resp.sv:6]
WARNING: [Synth 8-7137] Register err_source_reg in module tlul_err_resp has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_err_resp.sv:29]
WARNING: [Synth 8-3848] Net tl_h_o[d_opcode] in module/entity tlul_err_resp does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_err_resp.sv:10]
WARNING: [Synth 8-3848] Net tl_h_o[d_user][rsp_intg] in module/entity tlul_err_resp does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_err_resp.sv:10]
WARNING: [Synth 8-3848] Net tl_h_o[d_user][data_intg] in module/entity tlul_err_resp does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_err_resp.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err_resp' (43#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_err_resp.sv:6]
WARNING: [Synth 8-3848] Net tl_t_i[d_user][rsp_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:65]
WARNING: [Synth 8-3848] Net tl_t_i[d_user][data_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:65]
WARNING: [Synth 8-3848] Net tl_u_o[0][a_user][rsvd] in module/entity tlul_socket_1n does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[0][a_user][instr_type] in module/entity tlul_socket_1n does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[0][a_user][cmd_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[0][a_user][data_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[1][a_user][rsvd] in module/entity tlul_socket_1n does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[1][a_user][instr_type] in module/entity tlul_socket_1n does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[1][a_user][cmd_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[1][a_user][data_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[2][a_user][rsvd] in module/entity tlul_socket_1n does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[2][a_user][instr_type] in module/entity tlul_socket_1n does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[2][a_user][cmd_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[2][a_user][data_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[3][a_user][rsvd] in module/entity tlul_socket_1n does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[3][a_user][instr_type] in module/entity tlul_socket_1n does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[3][a_user][cmd_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:121]
WARNING: [Synth 8-3848] Net tl_u_o[3][a_user][data_intg] in module/entity tlul_socket_1n does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:121]
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_1n' (44#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_socket_1n.sv:35]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_reg_top.sv:121]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000001100 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
WARNING: [Synth 8-3848] Net malformed_meta_err in module/entity tlul_adapter_reg does not have driver. [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_adapter_reg.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (45#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b011 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (46#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (46#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (47#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg_shadow.sv:8]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg_arb.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb' (48#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg_arb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (48#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow' (49#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg_shadow.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg_shadow.sv:8]
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 3'b000 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg_arb.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SWACCESS bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb__parameterized0' (49#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg_arb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (49#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (49#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow__parameterized0' (49#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg_shadow.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg_shadow.sv:8]
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg_arb.sv:3]
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SWACCESS bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb__parameterized1' (49#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg_arb.sv:3]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (49#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg.sv:7]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (49#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow__parameterized1' (49#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg_shadow.sv:8]
	Parameter DW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (49#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (49#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/prim_subreg_ext.sv:7]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DW bound to: 32'sb00000000000000000000000000001010 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 10'b0000000000 
	Parameter DW bound to: 32'sb00000000000000000000000000010000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 16'b0000000000000000 
	Parameter DW bound to: 32'sb00000000000000000000000000001010 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 10'b0000000000 
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 0 - type: integer 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'sb00000000000000000000000000000011 
	Parameter SwAccess bound to: 3'b010 
	Parameter RESVAL bound to: 3'b000 
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_reg_top.sv:2406]
WARNING: [Synth 8-6014] Unused sequential element rst_done_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_reg_top.sv:2674]
WARNING: [Synth 8-6014] Unused sequential element shadow_rst_done_reg was removed.  [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/kmac_reg_top.sv:2682]
WARNING: [Synth 8-3917] design kmac has port en_masking_o driven by constant 1
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[31] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[30] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[29] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[28] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[27] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[26] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[25] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[24] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[23] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[22] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[21] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[20] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[19] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[18] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[17] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[16] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[2] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[1] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[0] in module prim_subreg__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[15] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[14] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[13] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[12] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[11] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[10] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[9] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[8] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[7] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[6] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[5] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[4] in module prim_subreg__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd[3] in module prim_subreg__parameterized7 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2854.555 ; gain = 0.000 ; free physical = 273775 ; free virtual = 428979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2854.555 ; gain = 0.000 ; free physical = 274542 ; free virtual = 429744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2862.414 ; gain = 7.859 ; free physical = 274566 ; free virtual = 429768
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_async.state_q_reg' in module 'prim_diff_decode'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'prim_alert_sender'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'prim_alert_sender__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'sha3pad'
INFO: [Synth 8-802] inferred FSM for state register 'flush_st_reg' in module 'kmac_msgfifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   IsStd |                               00 |                               00
                IsSkewed |                               01 |                               01
                  SigInt |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_async.state_q_reg' using encoding 'sequential' in module 'prim_diff_decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
           AlertHsPhase1 |                              001 |                              001
           AlertHsPhase2 |                              010 |                              010
            PingHsPhase1 |                              011 |                              011
            PingHsPhase2 |                              100 |                              100
                  Pause0 |                              101 |                              110
                  Pause1 |                              110 |                              111
                  SigInt |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'prim_alert_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
           AlertHsPhase1 |                              001 |                              001
           AlertHsPhase2 |                              010 |                              010
            PingHsPhase1 |                              011 |                              011
            PingHsPhase2 |                              100 |                              100
                  Pause0 |                              101 |                              110
                  Pause1 |                              110 |                              111
                  SigInt |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'prim_alert_sender__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               StPadIdle |                        000000001 |                             0000
                StPrefix |                        000000010 |                             0001
            StPrefixWait |                        000000100 |                             0010
               StMessage |                        000001000 |                             0011
           StMessageWait |                        000010000 |                             0100
                   StPad |                        000100000 |                             0101
                StPadRun |                        001000000 |                             0110
                 StPad01 |                        010000000 |                             0111
              StPadFlush |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'one-hot' in module 'sha3pad'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               FlushIdle |                               00 |                               00
             FlushPacker |                               01 |                               01
               FlushFifo |                               10 |                               10
              FlushClear |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'flush_st_reg' using encoding 'sequential' in module 'kmac_msgfifo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2862.414 ; gain = 7.859 ; free physical = 273947 ; free virtual = 429170
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'gen_entropy.u_entropy/u_lfsr/gen_double_lfsr[0].u_prim_buf_input' (prim_buf) to 'gen_entropy.u_entropy/u_lfsr/gen_double_lfsr[1].u_prim_buf_input'
INFO: [Synth 8-223] decloning instance 'gen_entropy.u_entropy/u_lfsr/gen_double_lfsr[0].u_prim_lfsr' (prim_lfsr) to 'gen_entropy.u_entropy/u_lfsr/gen_double_lfsr[1].u_prim_lfsr'
INFO: [Synth 8-223] decloning instance 'gen_entropy.u_entropy/u_lfsr/gen_double_lfsr[0].u_prim_buf_output' (prim_buf__parameterized0) to 'gen_entropy.u_entropy/u_lfsr/gen_double_lfsr[1].u_prim_buf_output'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	  64 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 6     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 13    
	   3 Input    1 Bit       Adders := 12    
+---XORs : 
	   2 Input    320 Bit         XORs := 30    
	   2 Input     64 Bit         XORs := 102   
	   5 Input     64 Bit         XORs := 10    
	   3 Input     64 Bit         XORs := 1     
	   2 Input     39 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 747   
+---XORs : 
	               64 Bit    Wide XORs := 14    
	               39 Bit    Wide XORs := 14    
	                7 Bit    Wide XORs := 2     
+---Registers : 
	             1600 Bit    Registers := 2     
	              512 Bit    Registers := 2     
	              320 Bit    Registers := 11    
	              128 Bit    Registers := 2     
	               72 Bit    Registers := 10    
	               64 Bit    Registers := 2     
	               56 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 160   
+---Muxes : 
	   2 Input 1600 Bit        Muxes := 11    
	   2 Input  512 Bit        Muxes := 4     
	   2 Input  384 Bit        Muxes := 6     
	   4 Input  352 Bit        Muxes := 1     
	   3 Input  352 Bit        Muxes := 1     
	   7 Input  320 Bit        Muxes := 1     
	   2 Input  192 Bit        Muxes := 1     
	   4 Input  128 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 82    
	   5 Input   64 Bit        Muxes := 1     
	   9 Input   64 Bit        Muxes := 1     
	   4 Input   64 Bit        Muxes := 3     
	   3 Input   64 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 2     
	   9 Input   56 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 17    
	   4 Input   32 Bit        Muxes := 1     
	  58 Input   32 Bit        Muxes := 1     
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   9 Input   16 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 11    
	   4 Input   10 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 4     
	   8 Input   10 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 13    
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 20    
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 11    
	   4 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 6     
	   6 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 22    
	   6 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 10    
	  10 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 44    
	   4 Input    2 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 137   
	   5 Input    1 Bit        Muxes := 7     
	   9 Input    1 Bit        Muxes := 17    
	   6 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 26    
	   4 Input    1 Bit        Muxes := 19    
	  10 Input    1 Bit        Muxes := 7     
	   8 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design kmac has port en_masking_o driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:26:42 ; elapsed = 00:47:50 . Memory (MB): peak = 4759.078 ; gain = 1904.523 ; free physical = 264269 ; free virtual = 420952
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:26:43 ; elapsed = 00:47:52 . Memory (MB): peak = 4759.082 ; gain = 1904.527 ; free physical = 263087 ; free virtual = 419770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:26:53 ; elapsed = 00:48:02 . Memory (MB): peak = 4759.082 ; gain = 1904.527 ; free physical = 263733 ; free virtual = 420402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:27:01 ; elapsed = 00:48:10 . Memory (MB): peak = 4759.082 ; gain = 1904.527 ; free physical = 262984 ; free virtual = 419663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:27:01 ; elapsed = 00:48:10 . Memory (MB): peak = 4759.082 ; gain = 1904.527 ; free physical = 263002 ; free virtual = 419681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:27:01 ; elapsed = 00:48:11 . Memory (MB): peak = 4759.082 ; gain = 1904.527 ; free physical = 262747 ; free virtual = 419426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:27:01 ; elapsed = 00:48:11 . Memory (MB): peak = 4759.082 ; gain = 1904.527 ; free physical = 262683 ; free virtual = 419362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:27:01 ; elapsed = 00:48:11 . Memory (MB): peak = 4759.082 ; gain = 1904.527 ; free physical = 262666 ; free virtual = 419345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:27:01 ; elapsed = 00:48:11 . Memory (MB): peak = 4759.082 ; gain = 1904.527 ; free physical = 262608 ; free virtual = 419288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     8|
|4     |LUT2   |   105|
|5     |LUT3   |   115|
|6     |LUT4   |   150|
|7     |LUT5   |   182|
|8     |LUT6   |   271|
|9     |MUXF7  |     1|
|10    |FDCE   |   228|
|11    |FDPE   |    37|
|12    |FDRE   |   104|
|13    |IBUF   |   142|
|14    |OBUF   |  2389|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------------------+------+
|      |Instance                                |Module                                     |Cells |
+------+----------------------------------------+-------------------------------------------+------+
|1     |top                                     |                                           |  3737|
|2     |  \gen_alert_tx[0].u_prim_alert_sender  |prim_alert_sender                          |    45|
|3     |    i_decode_ack                        |prim_diff_decode_18                        |    16|
|4     |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0_28         |     4|
|5     |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0_33 |     4|
|6     |          u_sync_1                      |prim_generic_flop__parameterized1_34       |     1|
|7     |          u_sync_2                      |prim_generic_flop__parameterized1_35       |     3|
|8     |      \gen_async.i_sync_p               |prim_flop_2sync_29                         |     7|
|9     |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_30                 |     7|
|10    |          u_sync_1                      |prim_generic_flop_31                       |     1|
|11    |          u_sync_2                      |prim_generic_flop_32                       |     6|
|12    |    i_decode_ping                       |prim_diff_decode_19                        |    21|
|13    |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0_20         |     3|
|14    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0_25 |     3|
|15    |          u_sync_1                      |prim_generic_flop__parameterized1_26       |     1|
|16    |          u_sync_2                      |prim_generic_flop__parameterized1_27       |     2|
|17    |      \gen_async.i_sync_p               |prim_flop_2sync_21                         |    14|
|18    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_22                 |    14|
|19    |          u_sync_1                      |prim_generic_flop_23                       |     1|
|20    |          u_sync_2                      |prim_generic_flop_24                       |    13|
|21    |  \gen_alert_tx[1].u_prim_alert_sender  |prim_alert_sender__parameterized0          |    42|
|22    |    i_decode_ack                        |prim_diff_decode                           |    17|
|23    |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0_10         |     4|
|24    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0_15 |     4|
|25    |          u_sync_1                      |prim_generic_flop__parameterized1_16       |     1|
|26    |          u_sync_2                      |prim_generic_flop__parameterized1_17       |     3|
|27    |      \gen_async.i_sync_p               |prim_flop_2sync_11                         |     8|
|28    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync_12                 |     8|
|29    |          u_sync_1                      |prim_generic_flop_13                       |     1|
|30    |          u_sync_2                      |prim_generic_flop_14                       |     7|
|31    |    i_decode_ping                       |prim_diff_decode_7                         |    19|
|32    |      \gen_async.i_sync_n               |prim_flop_2sync__parameterized0            |    10|
|33    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync__parameterized0    |    10|
|34    |          u_sync_1                      |prim_generic_flop__parameterized1          |     1|
|35    |          u_sync_2                      |prim_generic_flop__parameterized1_9        |     9|
|36    |      \gen_async.i_sync_p               |prim_flop_2sync                            |     5|
|37    |        \gen_generic.u_impl_generic     |prim_generic_flop_2sync                    |     5|
|38    |          u_sync_1                      |prim_generic_flop                          |     1|
|39    |          u_sync_2                      |prim_generic_flop_8                        |     4|
|40    |  \gen_entropy.u_entropy                |kmac_entropy                               |    24|
|41    |  u_app_intf                            |kmac_app                                   |   251|
|42    |    u_state_regs                        |prim_sparse_fsm_flop__parameterized4       |   237|
|43    |      u_state_flop                      |prim_flop__parameterized5                  |   237|
|44    |        \gen_generic.u_impl_generic     |prim_generic_flop__parameterized7          |   237|
|45    |  u_errchk                              |kmac_errchk                                |    41|
|46    |    u_state_regs                        |prim_sparse_fsm_flop__parameterized5       |    36|
|47    |      u_state_flop                      |prim_flop__parameterized6                  |    36|
|48    |        \gen_generic.u_impl_generic     |prim_generic_flop__parameterized8          |    36|
|49    |  u_kmac_core                           |kmac_core                                  |    13|
|50    |    u_key_index_count                   |prim_count                                 |     3|
|51    |      \gen_cnts[0].u_cnt_flop           |prim_flop__parameterized2_3                |     2|
|52    |        \gen_generic.u_impl_generic     |prim_generic_flop__parameterized4_6        |     2|
|53    |      \gen_cnts[1].u_cnt_flop           |prim_flop__parameterized2_4                |     1|
|54    |        \gen_generic.u_impl_generic     |prim_generic_flop__parameterized4_5        |     1|
|55    |    u_state_regs                        |prim_sparse_fsm_flop__parameterized1       |    10|
|56    |      u_state_flop                      |prim_flop__parameterized1                  |    10|
|57    |        \gen_generic.u_impl_generic     |prim_generic_flop__parameterized3          |    10|
|58    |  u_msgfifo                             |kmac_msgfifo                               |   239|
|59    |    u_msgfifo                           |prim_fifo_sync__parameterized2             |   148|
|60    |    u_packer                            |prim_packer                                |    89|
|61    |  u_reg                                 |kmac_reg_top                               |   361|
|62    |    u_entropy_refresh_hash_cnt          |prim_subreg__parameterized8                |    10|
|63    |    u_err_code                          |prim_subreg__parameterized11               |    23|
|64    |    u_intr_state_fifo_empty             |prim_subreg                                |     2|
|65    |    u_intr_state_kmac_done              |prim_subreg_1                              |     7|
|66    |    u_intr_state_kmac_err               |prim_subreg_2                              |     1|
|67    |    u_reg_if                            |tlul_adapter_reg                           |   232|
|68    |    u_socket                            |tlul_socket_1n                             |    84|
|69    |  u_sha3                                |sha3                                       |    91|
|70    |    u_keccak                            |keccak_round                               |    38|
|71    |      u_round_count                     |prim_count__parameterized0                 |    13|
|72    |        \gen_cnts[0].u_cnt_flop         |prim_flop__parameterized2                  |     2|
|73    |          \gen_generic.u_impl_generic   |prim_generic_flop__parameterized4          |     2|
|74    |      u_state_regs                      |prim_sparse_fsm_flop__parameterized3       |    25|
|75    |        u_state_flop                    |prim_flop__parameterized4                  |    25|
|76    |          \gen_generic.u_impl_generic   |prim_generic_flop__parameterized6          |    25|
|77    |    u_pad                               |sha3pad                                    |    39|
|78    |    u_state_regs                        |prim_sparse_fsm_flop__parameterized2       |    13|
|79    |      u_state_flop                      |prim_flop__parameterized3                  |    13|
|80    |        \gen_generic.u_impl_generic     |prim_generic_flop__parameterized5          |    13|
|81    |  u_state_regs                          |prim_sparse_fsm_flop__parameterized0       |    17|
|82    |    u_state_flop                        |prim_flop__parameterized0                  |    17|
|83    |      \gen_generic.u_impl_generic       |prim_generic_flop__parameterized2          |    17|
|84    |  u_staterd                             |kmac_staterd                               |    36|
|85    |    u_tlul_adapter                      |tlul_adapter_sram__parameterized0          |    35|
|86    |      u_reqfifo                         |prim_fifo_sync_0                           |    21|
|87    |      u_rspfifo                         |prim_fifo_sync__parameterized1             |     5|
|88    |      u_sramreqfifo                     |prim_fifo_sync__parameterized0             |     9|
|89    |  u_tlul_adapter_msgfifo                |tlul_adapter_sram                          |    43|
|90    |    u_reqfifo                           |prim_fifo_sync                             |    43|
+------+----------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:27:01 ; elapsed = 00:48:11 . Memory (MB): peak = 4759.082 ; gain = 1904.527 ; free physical = 262560 ; free virtual = 419239
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 587 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:27:01 ; elapsed = 00:48:11 . Memory (MB): peak = 4759.082 ; gain = 1904.527 ; free physical = 262486 ; free virtual = 419165
Synthesis Optimization Complete : Time (s): cpu = 00:27:01 ; elapsed = 00:48:11 . Memory (MB): peak = 4759.086 ; gain = 1904.527 ; free physical = 262482 ; free virtual = 419161
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4780.188 ; gain = 0.000 ; free physical = 261620 ; free virtual = 418303
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4780.188 ; gain = 0.000 ; free physical = 260515 ; free virtual = 417201
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4dcbef72
INFO: [Common 17-83] Releasing license: Synthesis
288 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:27:16 ; elapsed = 00:48:20 . Memory (MB): peak = 4780.188 ; gain = 1925.781 ; free physical = 260642 ; free virtual = 417328
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/util_temp_kmac_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/timing_temp_kmac_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 4788.043 ; gain = 7.855 ; free physical = 259503 ; free virtual = 416257
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/power_temp_kmac_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/kmac/power_temp_kmac_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 4891.336 ; gain = 103.293 ; free physical = 263228 ; free virtual = 419977
INFO: [Common 17-206] Exiting Vivado at Tue May 24 02:46:27 2022...
real 2984.00
user 1718.79
sys 31.24
