// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
// Date        : Mon Aug 24 22:51:33 2020
// Host        : seba-HP-ProBook-450-G6 running 64-bit Ubuntu 18.04.4 LTS
// Command     : write_verilog -force -mode funcsim -rename_top system_vv_model_0_0 -prefix
//               system_vv_model_0_0_ system_vv_model_0_0_sim_netlist.v
// Design      : system_vv_model_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module system_vv_model_0_0_comb_filte
   (\din_re_V_r_reg_417_reg[3] ,
    \din_re_V_r_reg_417_reg[7] ,
    \din_re_V_r_reg_417_reg[11] ,
    \din_re_V_r_reg_417_reg[12] ,
    \din_re_V_r_reg_417_reg[12]_0 ,
    O,
    \icmp_ln879_reg_433_reg[0] ,
    \icmp_ln879_reg_433_reg[0]_0 ,
    CO,
    \icmp_ln879_reg_433_reg[0]_1 ,
    d1,
    r_V_6_reg_119_reg,
    r_V_6_reg_119_reg_0,
    r_V_6_reg_119_reg_1,
    S,
    p,
    p_0,
    p_1,
    p_2);
  output [3:0]\din_re_V_r_reg_417_reg[3] ;
  output [3:0]\din_re_V_r_reg_417_reg[7] ;
  output [3:0]\din_re_V_r_reg_417_reg[11] ;
  output [0:0]\din_re_V_r_reg_417_reg[12] ;
  output [1:0]\din_re_V_r_reg_417_reg[12]_0 ;
  output [3:0]O;
  output [3:0]\icmp_ln879_reg_433_reg[0] ;
  output [3:0]\icmp_ln879_reg_433_reg[0]_0 ;
  output [0:0]CO;
  output [1:0]\icmp_ln879_reg_433_reg[0]_1 ;
  input [13:0]d1;
  input [3:0]r_V_6_reg_119_reg;
  input [3:0]r_V_6_reg_119_reg_0;
  input [3:0]r_V_6_reg_119_reg_1;
  input [1:0]S;
  input [3:0]p;
  input [3:0]p_0;
  input [3:0]p_1;
  input [1:0]p_2;

  wire [0:0]CO;
  wire [3:0]O;
  wire [1:0]S;
  wire [13:0]d1;
  wire [3:0]\din_re_V_r_reg_417_reg[11] ;
  wire [0:0]\din_re_V_r_reg_417_reg[12] ;
  wire [1:0]\din_re_V_r_reg_417_reg[12]_0 ;
  wire [3:0]\din_re_V_r_reg_417_reg[3] ;
  wire [3:0]\din_re_V_r_reg_417_reg[7] ;
  wire [3:0]\icmp_ln879_reg_433_reg[0] ;
  wire [3:0]\icmp_ln879_reg_433_reg[0]_0 ;
  wire [1:0]\icmp_ln879_reg_433_reg[0]_1 ;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [1:0]p_2;
  wire [3:0]r_V_6_reg_119_reg;
  wire [3:0]r_V_6_reg_119_reg_0;
  wire [3:0]r_V_6_reg_119_reg_1;
  wire ret_V_2_fu_66_p2_carry__0_n_0;
  wire ret_V_2_fu_66_p2_carry__0_n_1;
  wire ret_V_2_fu_66_p2_carry__0_n_2;
  wire ret_V_2_fu_66_p2_carry__0_n_3;
  wire ret_V_2_fu_66_p2_carry__1_n_0;
  wire ret_V_2_fu_66_p2_carry__1_n_1;
  wire ret_V_2_fu_66_p2_carry__1_n_2;
  wire ret_V_2_fu_66_p2_carry__1_n_3;
  wire ret_V_2_fu_66_p2_carry__2_n_3;
  wire ret_V_2_fu_66_p2_carry_n_0;
  wire ret_V_2_fu_66_p2_carry_n_1;
  wire ret_V_2_fu_66_p2_carry_n_2;
  wire ret_V_2_fu_66_p2_carry_n_3;
  wire ret_V_fu_52_p2_carry__0_n_0;
  wire ret_V_fu_52_p2_carry__0_n_1;
  wire ret_V_fu_52_p2_carry__0_n_2;
  wire ret_V_fu_52_p2_carry__0_n_3;
  wire ret_V_fu_52_p2_carry__1_n_0;
  wire ret_V_fu_52_p2_carry__1_n_1;
  wire ret_V_fu_52_p2_carry__1_n_2;
  wire ret_V_fu_52_p2_carry__1_n_3;
  wire ret_V_fu_52_p2_carry__2_i_1__0_n_0;
  wire ret_V_fu_52_p2_carry__2_n_3;
  wire ret_V_fu_52_p2_carry_n_0;
  wire ret_V_fu_52_p2_carry_n_1;
  wire ret_V_fu_52_p2_carry_n_2;
  wire ret_V_fu_52_p2_carry_n_3;
  wire [3:1]NLW_ret_V_2_fu_66_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_ret_V_2_fu_66_p2_carry__2_O_UNCONNECTED;
  wire [3:1]NLW_ret_V_fu_52_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_ret_V_fu_52_p2_carry__2_O_UNCONNECTED;

  CARRY4 ret_V_2_fu_66_p2_carry
       (.CI(1'b0),
        .CO({ret_V_2_fu_66_p2_carry_n_0,ret_V_2_fu_66_p2_carry_n_1,ret_V_2_fu_66_p2_carry_n_2,ret_V_2_fu_66_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O),
        .S(p));
  CARRY4 ret_V_2_fu_66_p2_carry__0
       (.CI(ret_V_2_fu_66_p2_carry_n_0),
        .CO({ret_V_2_fu_66_p2_carry__0_n_0,ret_V_2_fu_66_p2_carry__0_n_1,ret_V_2_fu_66_p2_carry__0_n_2,ret_V_2_fu_66_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\icmp_ln879_reg_433_reg[0] ),
        .S(p_0));
  CARRY4 ret_V_2_fu_66_p2_carry__1
       (.CI(ret_V_2_fu_66_p2_carry__0_n_0),
        .CO({ret_V_2_fu_66_p2_carry__1_n_0,ret_V_2_fu_66_p2_carry__1_n_1,ret_V_2_fu_66_p2_carry__1_n_2,ret_V_2_fu_66_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\icmp_ln879_reg_433_reg[0]_0 ),
        .S(p_1));
  CARRY4 ret_V_2_fu_66_p2_carry__2
       (.CI(ret_V_2_fu_66_p2_carry__1_n_0),
        .CO({NLW_ret_V_2_fu_66_p2_carry__2_CO_UNCONNECTED[3],CO,NLW_ret_V_2_fu_66_p2_carry__2_CO_UNCONNECTED[1],ret_V_2_fu_66_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({NLW_ret_V_2_fu_66_p2_carry__2_O_UNCONNECTED[3:2],\icmp_ln879_reg_433_reg[0]_1 }),
        .S({1'b0,1'b1,p_2}));
  CARRY4 ret_V_fu_52_p2_carry
       (.CI(1'b0),
        .CO({ret_V_fu_52_p2_carry_n_0,ret_V_fu_52_p2_carry_n_1,ret_V_fu_52_p2_carry_n_2,ret_V_fu_52_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(d1[3:0]),
        .O(\din_re_V_r_reg_417_reg[3] ),
        .S(r_V_6_reg_119_reg));
  CARRY4 ret_V_fu_52_p2_carry__0
       (.CI(ret_V_fu_52_p2_carry_n_0),
        .CO({ret_V_fu_52_p2_carry__0_n_0,ret_V_fu_52_p2_carry__0_n_1,ret_V_fu_52_p2_carry__0_n_2,ret_V_fu_52_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(d1[7:4]),
        .O(\din_re_V_r_reg_417_reg[7] ),
        .S(r_V_6_reg_119_reg_0));
  CARRY4 ret_V_fu_52_p2_carry__1
       (.CI(ret_V_fu_52_p2_carry__0_n_0),
        .CO({ret_V_fu_52_p2_carry__1_n_0,ret_V_fu_52_p2_carry__1_n_1,ret_V_fu_52_p2_carry__1_n_2,ret_V_fu_52_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(d1[11:8]),
        .O(\din_re_V_r_reg_417_reg[11] ),
        .S(r_V_6_reg_119_reg_1));
  CARRY4 ret_V_fu_52_p2_carry__2
       (.CI(ret_V_fu_52_p2_carry__1_n_0),
        .CO({NLW_ret_V_fu_52_p2_carry__2_CO_UNCONNECTED[3],\din_re_V_r_reg_417_reg[12] ,NLW_ret_V_fu_52_p2_carry__2_CO_UNCONNECTED[1],ret_V_fu_52_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ret_V_fu_52_p2_carry__2_i_1__0_n_0,d1[12]}),
        .O({NLW_ret_V_fu_52_p2_carry__2_O_UNCONNECTED[3:2],\din_re_V_r_reg_417_reg[12]_0 }),
        .S({1'b0,1'b1,S}));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_fu_52_p2_carry__2_i_1__0
       (.I0(d1[13]),
        .O(ret_V_fu_52_p2_carry__2_i_1__0_n_0));
endmodule

(* ORIG_REF_NAME = "comb_filte" *) 
module system_vv_model_0_0_comb_filte_11
   (B,
    ap_enable_reg_pp0_iter1_reg_rep,
    d1,
    r_V_8_reg_129_reg,
    r_V_8_reg_129_reg_0,
    r_V_8_reg_129_reg_1,
    S,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    r_V_8_reg_129_reg_2,
    r_V_8_reg_129_reg_3);
  output [14:0]B;
  output [14:0]ap_enable_reg_pp0_iter1_reg_rep;
  input [13:0]d1;
  input [3:0]r_V_8_reg_129_reg;
  input [3:0]r_V_8_reg_129_reg_0;
  input [3:0]r_V_8_reg_129_reg_1;
  input [1:0]S;
  input [3:0]p;
  input [3:0]p_0;
  input [3:0]p_1;
  input [1:0]p_2;
  input p_3;
  input r_V_8_reg_129_reg_2;
  input r_V_8_reg_129_reg_3;

  wire [14:0]B;
  wire [1:0]S;
  wire [14:0]ap_enable_reg_pp0_iter1_reg_rep;
  wire [13:0]d1;
  wire [13:0]grp_comb_filte_fu_235_ap_return_0;
  wire [13:0]grp_comb_filte_fu_235_ap_return_1;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [1:0]p_2;
  wire p_3;
  wire [3:0]r_V_8_reg_129_reg;
  wire [3:0]r_V_8_reg_129_reg_0;
  wire [3:0]r_V_8_reg_129_reg_1;
  wire r_V_8_reg_129_reg_2;
  wire r_V_8_reg_129_reg_3;
  wire ret_V_2_fu_66_p2_carry__0_n_0;
  wire ret_V_2_fu_66_p2_carry__0_n_1;
  wire ret_V_2_fu_66_p2_carry__0_n_2;
  wire ret_V_2_fu_66_p2_carry__0_n_3;
  wire ret_V_2_fu_66_p2_carry__1_n_0;
  wire ret_V_2_fu_66_p2_carry__1_n_1;
  wire ret_V_2_fu_66_p2_carry__1_n_2;
  wire ret_V_2_fu_66_p2_carry__1_n_3;
  wire ret_V_2_fu_66_p2_carry__2_n_1;
  wire ret_V_2_fu_66_p2_carry__2_n_3;
  wire ret_V_2_fu_66_p2_carry_n_0;
  wire ret_V_2_fu_66_p2_carry_n_1;
  wire ret_V_2_fu_66_p2_carry_n_2;
  wire ret_V_2_fu_66_p2_carry_n_3;
  wire ret_V_fu_52_p2_carry__0_n_0;
  wire ret_V_fu_52_p2_carry__0_n_1;
  wire ret_V_fu_52_p2_carry__0_n_2;
  wire ret_V_fu_52_p2_carry__0_n_3;
  wire ret_V_fu_52_p2_carry__1_n_0;
  wire ret_V_fu_52_p2_carry__1_n_1;
  wire ret_V_fu_52_p2_carry__1_n_2;
  wire ret_V_fu_52_p2_carry__1_n_3;
  wire ret_V_fu_52_p2_carry__2_i_1_n_0;
  wire ret_V_fu_52_p2_carry__2_n_1;
  wire ret_V_fu_52_p2_carry__2_n_3;
  wire ret_V_fu_52_p2_carry_n_0;
  wire ret_V_fu_52_p2_carry_n_1;
  wire ret_V_fu_52_p2_carry_n_2;
  wire ret_V_fu_52_p2_carry_n_3;
  wire [3:1]NLW_ret_V_2_fu_66_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_ret_V_2_fu_66_p2_carry__2_O_UNCONNECTED;
  wire [3:1]NLW_ret_V_fu_52_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_ret_V_fu_52_p2_carry__2_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h08)) 
    p_i_10
       (.I0(grp_comb_filte_fu_235_ap_return_1[6]),
        .I1(p_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(B[6]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_11
       (.I0(grp_comb_filte_fu_235_ap_return_1[5]),
        .I1(p_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(B[5]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_12
       (.I0(grp_comb_filte_fu_235_ap_return_1[4]),
        .I1(p_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(B[4]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_13
       (.I0(grp_comb_filte_fu_235_ap_return_1[3]),
        .I1(p_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(B[3]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_14
       (.I0(grp_comb_filte_fu_235_ap_return_1[2]),
        .I1(p_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(B[2]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_15
       (.I0(grp_comb_filte_fu_235_ap_return_1[1]),
        .I1(p_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(B[1]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_16
       (.I0(grp_comb_filte_fu_235_ap_return_1[0]),
        .I1(p_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(B[0]));
  LUT3 #(
    .INIT(8'h02)) 
    p_i_2
       (.I0(p_3),
        .I1(r_V_8_reg_129_reg_2),
        .I2(ret_V_2_fu_66_p2_carry__2_n_1),
        .O(B[14]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_3
       (.I0(grp_comb_filte_fu_235_ap_return_1[13]),
        .I1(p_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(B[13]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_4
       (.I0(grp_comb_filte_fu_235_ap_return_1[12]),
        .I1(p_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(B[12]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_5
       (.I0(grp_comb_filte_fu_235_ap_return_1[11]),
        .I1(p_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(B[11]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_6
       (.I0(grp_comb_filte_fu_235_ap_return_1[10]),
        .I1(p_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(B[10]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_7
       (.I0(grp_comb_filte_fu_235_ap_return_1[9]),
        .I1(p_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(B[9]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_8
       (.I0(grp_comb_filte_fu_235_ap_return_1[8]),
        .I1(p_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(B[8]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_9
       (.I0(grp_comb_filte_fu_235_ap_return_1[7]),
        .I1(p_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(B[7]));
  LUT3 #(
    .INIT(8'h02)) 
    r_V_6_reg_119_reg_i_1
       (.I0(r_V_8_reg_129_reg_3),
        .I1(r_V_8_reg_129_reg_2),
        .I2(ret_V_fu_52_p2_carry__2_n_1),
        .O(ap_enable_reg_pp0_iter1_reg_rep[14]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_10
       (.I0(grp_comb_filte_fu_235_ap_return_0[5]),
        .I1(r_V_8_reg_129_reg_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(ap_enable_reg_pp0_iter1_reg_rep[5]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_11
       (.I0(grp_comb_filte_fu_235_ap_return_0[4]),
        .I1(r_V_8_reg_129_reg_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(ap_enable_reg_pp0_iter1_reg_rep[4]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_12
       (.I0(grp_comb_filte_fu_235_ap_return_0[3]),
        .I1(r_V_8_reg_129_reg_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(ap_enable_reg_pp0_iter1_reg_rep[3]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_13
       (.I0(grp_comb_filte_fu_235_ap_return_0[2]),
        .I1(r_V_8_reg_129_reg_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(ap_enable_reg_pp0_iter1_reg_rep[2]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_14
       (.I0(grp_comb_filte_fu_235_ap_return_0[1]),
        .I1(r_V_8_reg_129_reg_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(ap_enable_reg_pp0_iter1_reg_rep[1]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_15
       (.I0(grp_comb_filte_fu_235_ap_return_0[0]),
        .I1(r_V_8_reg_129_reg_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(ap_enable_reg_pp0_iter1_reg_rep[0]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_2
       (.I0(grp_comb_filte_fu_235_ap_return_0[13]),
        .I1(r_V_8_reg_129_reg_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(ap_enable_reg_pp0_iter1_reg_rep[13]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_3
       (.I0(grp_comb_filte_fu_235_ap_return_0[12]),
        .I1(r_V_8_reg_129_reg_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(ap_enable_reg_pp0_iter1_reg_rep[12]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_4
       (.I0(grp_comb_filte_fu_235_ap_return_0[11]),
        .I1(r_V_8_reg_129_reg_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(ap_enable_reg_pp0_iter1_reg_rep[11]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_5
       (.I0(grp_comb_filte_fu_235_ap_return_0[10]),
        .I1(r_V_8_reg_129_reg_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(ap_enable_reg_pp0_iter1_reg_rep[10]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_6
       (.I0(grp_comb_filte_fu_235_ap_return_0[9]),
        .I1(r_V_8_reg_129_reg_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(ap_enable_reg_pp0_iter1_reg_rep[9]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_7
       (.I0(grp_comb_filte_fu_235_ap_return_0[8]),
        .I1(r_V_8_reg_129_reg_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(ap_enable_reg_pp0_iter1_reg_rep[8]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_8
       (.I0(grp_comb_filte_fu_235_ap_return_0[7]),
        .I1(r_V_8_reg_129_reg_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(ap_enable_reg_pp0_iter1_reg_rep[7]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_9
       (.I0(grp_comb_filte_fu_235_ap_return_0[6]),
        .I1(r_V_8_reg_129_reg_3),
        .I2(r_V_8_reg_129_reg_2),
        .O(ap_enable_reg_pp0_iter1_reg_rep[6]));
  CARRY4 ret_V_2_fu_66_p2_carry
       (.CI(1'b0),
        .CO({ret_V_2_fu_66_p2_carry_n_0,ret_V_2_fu_66_p2_carry_n_1,ret_V_2_fu_66_p2_carry_n_2,ret_V_2_fu_66_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_comb_filte_fu_235_ap_return_1[3:0]),
        .S(p));
  CARRY4 ret_V_2_fu_66_p2_carry__0
       (.CI(ret_V_2_fu_66_p2_carry_n_0),
        .CO({ret_V_2_fu_66_p2_carry__0_n_0,ret_V_2_fu_66_p2_carry__0_n_1,ret_V_2_fu_66_p2_carry__0_n_2,ret_V_2_fu_66_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_comb_filte_fu_235_ap_return_1[7:4]),
        .S(p_0));
  CARRY4 ret_V_2_fu_66_p2_carry__1
       (.CI(ret_V_2_fu_66_p2_carry__0_n_0),
        .CO({ret_V_2_fu_66_p2_carry__1_n_0,ret_V_2_fu_66_p2_carry__1_n_1,ret_V_2_fu_66_p2_carry__1_n_2,ret_V_2_fu_66_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_comb_filte_fu_235_ap_return_1[11:8]),
        .S(p_1));
  CARRY4 ret_V_2_fu_66_p2_carry__2
       (.CI(ret_V_2_fu_66_p2_carry__1_n_0),
        .CO({NLW_ret_V_2_fu_66_p2_carry__2_CO_UNCONNECTED[3],ret_V_2_fu_66_p2_carry__2_n_1,NLW_ret_V_2_fu_66_p2_carry__2_CO_UNCONNECTED[1],ret_V_2_fu_66_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({NLW_ret_V_2_fu_66_p2_carry__2_O_UNCONNECTED[3:2],grp_comb_filte_fu_235_ap_return_1[13:12]}),
        .S({1'b0,1'b1,p_2}));
  CARRY4 ret_V_fu_52_p2_carry
       (.CI(1'b0),
        .CO({ret_V_fu_52_p2_carry_n_0,ret_V_fu_52_p2_carry_n_1,ret_V_fu_52_p2_carry_n_2,ret_V_fu_52_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(d1[3:0]),
        .O(grp_comb_filte_fu_235_ap_return_0[3:0]),
        .S(r_V_8_reg_129_reg));
  CARRY4 ret_V_fu_52_p2_carry__0
       (.CI(ret_V_fu_52_p2_carry_n_0),
        .CO({ret_V_fu_52_p2_carry__0_n_0,ret_V_fu_52_p2_carry__0_n_1,ret_V_fu_52_p2_carry__0_n_2,ret_V_fu_52_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(d1[7:4]),
        .O(grp_comb_filte_fu_235_ap_return_0[7:4]),
        .S(r_V_8_reg_129_reg_0));
  CARRY4 ret_V_fu_52_p2_carry__1
       (.CI(ret_V_fu_52_p2_carry__0_n_0),
        .CO({ret_V_fu_52_p2_carry__1_n_0,ret_V_fu_52_p2_carry__1_n_1,ret_V_fu_52_p2_carry__1_n_2,ret_V_fu_52_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(d1[11:8]),
        .O(grp_comb_filte_fu_235_ap_return_0[11:8]),
        .S(r_V_8_reg_129_reg_1));
  CARRY4 ret_V_fu_52_p2_carry__2
       (.CI(ret_V_fu_52_p2_carry__1_n_0),
        .CO({NLW_ret_V_fu_52_p2_carry__2_CO_UNCONNECTED[3],ret_V_fu_52_p2_carry__2_n_1,NLW_ret_V_fu_52_p2_carry__2_CO_UNCONNECTED[1],ret_V_fu_52_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ret_V_fu_52_p2_carry__2_i_1_n_0,d1[12]}),
        .O({NLW_ret_V_fu_52_p2_carry__2_O_UNCONNECTED[3:2],grp_comb_filte_fu_235_ap_return_0[13:12]}),
        .S({1'b0,1'b1,S}));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_fu_52_p2_carry__2_i_1
       (.I0(d1[13]),
        .O(ret_V_fu_52_p2_carry__2_i_1_n_0));
endmodule

module system_vv_model_0_0_modulation
   (\reg_resona_reg[44] ,
    \reg_resona_1_reg[44] ,
    O,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    S,
    \reg_resona_reg[7] ,
    \reg_resona_reg[11] ,
    \reg_resona_reg[15] ,
    \reg_resona_reg[19] ,
    \reg_resona_reg[23] ,
    \reg_resona_reg[27] ,
    \reg_resona_reg[31] ,
    \reg_resona_reg[35] ,
    \reg_resona_reg[39] ,
    \reg_resona_reg[43] ,
    \reg_resona_1_reg[3] ,
    \reg_resona_1_reg[7] ,
    \reg_resona_1_reg[11] ,
    \reg_resona_1_reg[15] ,
    \reg_resona_1_reg[19] ,
    \reg_resona_1_reg[23] ,
    \reg_resona_1_reg[27] ,
    \reg_resona_1_reg[31] ,
    \reg_resona_1_reg[35] ,
    \reg_resona_1_reg[39] ,
    \reg_resona_1_reg[43] ,
    p_22,
    clk,
    r_V_6_reg_119_reg_0,
    twidd_tdata,
    res_input_1_reg_4520,
    B,
    A,
    p_23,
    reg_resona_reg,
    reg_resona_1_reg);
  output [0:0]\reg_resona_reg[44] ;
  output [0:0]\reg_resona_1_reg[44] ;
  output [3:0]O;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [0:0]p_9;
  output [3:0]p_10;
  output [3:0]p_11;
  output [3:0]p_12;
  output [3:0]p_13;
  output [3:0]p_14;
  output [3:0]p_15;
  output [3:0]p_16;
  output [3:0]p_17;
  output [3:0]p_18;
  output [3:0]p_19;
  output [3:0]p_20;
  output [0:0]p_21;
  output [3:0]S;
  output [3:0]\reg_resona_reg[7] ;
  output [3:0]\reg_resona_reg[11] ;
  output [3:0]\reg_resona_reg[15] ;
  output [3:0]\reg_resona_reg[19] ;
  output [3:0]\reg_resona_reg[23] ;
  output [3:0]\reg_resona_reg[27] ;
  output [3:0]\reg_resona_reg[31] ;
  output [3:0]\reg_resona_reg[35] ;
  output [3:0]\reg_resona_reg[39] ;
  output [3:0]\reg_resona_reg[43] ;
  output [3:0]\reg_resona_1_reg[3] ;
  output [3:0]\reg_resona_1_reg[7] ;
  output [3:0]\reg_resona_1_reg[11] ;
  output [3:0]\reg_resona_1_reg[15] ;
  output [3:0]\reg_resona_1_reg[19] ;
  output [3:0]\reg_resona_1_reg[23] ;
  output [3:0]\reg_resona_1_reg[27] ;
  output [3:0]\reg_resona_1_reg[31] ;
  output [3:0]\reg_resona_1_reg[35] ;
  output [3:0]\reg_resona_1_reg[39] ;
  output [3:0]\reg_resona_1_reg[43] ;
  input p_22;
  input clk;
  input [14:0]r_V_6_reg_119_reg_0;
  input [31:0]twidd_tdata;
  input res_input_1_reg_4520;
  input [14:0]B;
  input [15:0]A;
  input [15:0]p_23;
  input [44:0]reg_resona_reg;
  input [44:0]reg_resona_1_reg;

  wire [15:0]A;
  wire [14:0]B;
  wire [3:0]O;
  wire [3:0]S;
  wire clk;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_10;
  wire [3:0]p_11;
  wire [3:0]p_12;
  wire [3:0]p_13;
  wire [3:0]p_14;
  wire [3:0]p_15;
  wire [3:0]p_16;
  wire [3:0]p_17;
  wire [3:0]p_18;
  wire [3:0]p_19;
  wire [3:0]p_2;
  wire [3:0]p_20;
  wire [0:0]p_21;
  wire p_22;
  wire [15:0]p_23;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [0:0]p_9;
  wire [14:0]r_V_6_reg_119_reg_0;
  wire r_V_6_reg_119_reg_n_106;
  wire r_V_6_reg_119_reg_n_107;
  wire r_V_6_reg_119_reg_n_108;
  wire r_V_6_reg_119_reg_n_109;
  wire r_V_6_reg_119_reg_n_110;
  wire r_V_6_reg_119_reg_n_111;
  wire r_V_6_reg_119_reg_n_112;
  wire r_V_6_reg_119_reg_n_113;
  wire r_V_6_reg_119_reg_n_114;
  wire r_V_6_reg_119_reg_n_115;
  wire r_V_6_reg_119_reg_n_116;
  wire r_V_6_reg_119_reg_n_117;
  wire r_V_6_reg_119_reg_n_118;
  wire r_V_6_reg_119_reg_n_119;
  wire r_V_6_reg_119_reg_n_120;
  wire r_V_6_reg_119_reg_n_121;
  wire r_V_6_reg_119_reg_n_122;
  wire r_V_6_reg_119_reg_n_123;
  wire r_V_6_reg_119_reg_n_124;
  wire r_V_6_reg_119_reg_n_125;
  wire r_V_6_reg_119_reg_n_126;
  wire r_V_6_reg_119_reg_n_127;
  wire r_V_6_reg_119_reg_n_128;
  wire r_V_6_reg_119_reg_n_129;
  wire r_V_6_reg_119_reg_n_130;
  wire r_V_6_reg_119_reg_n_131;
  wire r_V_6_reg_119_reg_n_132;
  wire r_V_6_reg_119_reg_n_133;
  wire r_V_6_reg_119_reg_n_134;
  wire r_V_6_reg_119_reg_n_135;
  wire r_V_6_reg_119_reg_n_136;
  wire r_V_6_reg_119_reg_n_137;
  wire r_V_6_reg_119_reg_n_138;
  wire r_V_6_reg_119_reg_n_139;
  wire r_V_6_reg_119_reg_n_140;
  wire r_V_6_reg_119_reg_n_141;
  wire r_V_6_reg_119_reg_n_142;
  wire r_V_6_reg_119_reg_n_143;
  wire r_V_6_reg_119_reg_n_144;
  wire r_V_6_reg_119_reg_n_145;
  wire r_V_6_reg_119_reg_n_146;
  wire r_V_6_reg_119_reg_n_147;
  wire r_V_6_reg_119_reg_n_148;
  wire r_V_6_reg_119_reg_n_149;
  wire r_V_6_reg_119_reg_n_150;
  wire r_V_6_reg_119_reg_n_151;
  wire r_V_6_reg_119_reg_n_152;
  wire r_V_6_reg_119_reg_n_153;
  wire r_V_8_reg_129_reg_n_106;
  wire r_V_8_reg_129_reg_n_107;
  wire r_V_8_reg_129_reg_n_108;
  wire r_V_8_reg_129_reg_n_109;
  wire r_V_8_reg_129_reg_n_110;
  wire r_V_8_reg_129_reg_n_111;
  wire r_V_8_reg_129_reg_n_112;
  wire r_V_8_reg_129_reg_n_113;
  wire r_V_8_reg_129_reg_n_114;
  wire r_V_8_reg_129_reg_n_115;
  wire r_V_8_reg_129_reg_n_116;
  wire r_V_8_reg_129_reg_n_117;
  wire r_V_8_reg_129_reg_n_118;
  wire r_V_8_reg_129_reg_n_119;
  wire r_V_8_reg_129_reg_n_120;
  wire r_V_8_reg_129_reg_n_121;
  wire r_V_8_reg_129_reg_n_122;
  wire r_V_8_reg_129_reg_n_123;
  wire r_V_8_reg_129_reg_n_124;
  wire r_V_8_reg_129_reg_n_125;
  wire r_V_8_reg_129_reg_n_126;
  wire r_V_8_reg_129_reg_n_127;
  wire r_V_8_reg_129_reg_n_128;
  wire r_V_8_reg_129_reg_n_129;
  wire r_V_8_reg_129_reg_n_130;
  wire r_V_8_reg_129_reg_n_131;
  wire r_V_8_reg_129_reg_n_132;
  wire r_V_8_reg_129_reg_n_133;
  wire r_V_8_reg_129_reg_n_134;
  wire r_V_8_reg_129_reg_n_135;
  wire r_V_8_reg_129_reg_n_136;
  wire r_V_8_reg_129_reg_n_137;
  wire r_V_8_reg_129_reg_n_138;
  wire r_V_8_reg_129_reg_n_139;
  wire r_V_8_reg_129_reg_n_140;
  wire r_V_8_reg_129_reg_n_141;
  wire r_V_8_reg_129_reg_n_142;
  wire r_V_8_reg_129_reg_n_143;
  wire r_V_8_reg_129_reg_n_144;
  wire r_V_8_reg_129_reg_n_145;
  wire r_V_8_reg_129_reg_n_146;
  wire r_V_8_reg_129_reg_n_147;
  wire r_V_8_reg_129_reg_n_148;
  wire r_V_8_reg_129_reg_n_149;
  wire r_V_8_reg_129_reg_n_150;
  wire r_V_8_reg_129_reg_n_151;
  wire r_V_8_reg_129_reg_n_152;
  wire r_V_8_reg_129_reg_n_153;
  wire [44:0]reg_resona_1_reg;
  wire [3:0]\reg_resona_1_reg[11] ;
  wire [3:0]\reg_resona_1_reg[15] ;
  wire [3:0]\reg_resona_1_reg[19] ;
  wire [3:0]\reg_resona_1_reg[23] ;
  wire [3:0]\reg_resona_1_reg[27] ;
  wire [3:0]\reg_resona_1_reg[31] ;
  wire [3:0]\reg_resona_1_reg[35] ;
  wire [3:0]\reg_resona_1_reg[39] ;
  wire [3:0]\reg_resona_1_reg[3] ;
  wire [3:0]\reg_resona_1_reg[43] ;
  wire [0:0]\reg_resona_1_reg[44] ;
  wire [3:0]\reg_resona_1_reg[7] ;
  wire [44:0]reg_resona_reg;
  wire [3:0]\reg_resona_reg[11] ;
  wire [3:0]\reg_resona_reg[15] ;
  wire [3:0]\reg_resona_reg[19] ;
  wire [3:0]\reg_resona_reg[23] ;
  wire [3:0]\reg_resona_reg[27] ;
  wire [3:0]\reg_resona_reg[31] ;
  wire [3:0]\reg_resona_reg[35] ;
  wire [3:0]\reg_resona_reg[39] ;
  wire [3:0]\reg_resona_reg[43] ;
  wire [0:0]\reg_resona_reg[44] ;
  wire [3:0]\reg_resona_reg[7] ;
  wire res_input_1_reg_4520;
  wire [31:0]twidd_tdata;
  wire NLW_r_V_6_reg_119_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_6_reg_119_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_6_reg_119_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_6_reg_119_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_6_reg_119_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_6_reg_119_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_6_reg_119_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_6_reg_119_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_6_reg_119_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_6_reg_119_reg_P_UNCONNECTED;
  wire NLW_r_V_8_reg_129_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_8_reg_129_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_8_reg_129_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_8_reg_129_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_8_reg_129_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_8_reg_129_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_8_reg_129_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_8_reg_129_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_8_reg_129_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_8_reg_129_reg_P_UNCONNECTED;

  system_vv_model_0_0_msdft_mcud msdft_mcud_U7
       (.A(A),
        .B(B),
        .O(O),
        .PCOUT({r_V_6_reg_119_reg_n_106,r_V_6_reg_119_reg_n_107,r_V_6_reg_119_reg_n_108,r_V_6_reg_119_reg_n_109,r_V_6_reg_119_reg_n_110,r_V_6_reg_119_reg_n_111,r_V_6_reg_119_reg_n_112,r_V_6_reg_119_reg_n_113,r_V_6_reg_119_reg_n_114,r_V_6_reg_119_reg_n_115,r_V_6_reg_119_reg_n_116,r_V_6_reg_119_reg_n_117,r_V_6_reg_119_reg_n_118,r_V_6_reg_119_reg_n_119,r_V_6_reg_119_reg_n_120,r_V_6_reg_119_reg_n_121,r_V_6_reg_119_reg_n_122,r_V_6_reg_119_reg_n_123,r_V_6_reg_119_reg_n_124,r_V_6_reg_119_reg_n_125,r_V_6_reg_119_reg_n_126,r_V_6_reg_119_reg_n_127,r_V_6_reg_119_reg_n_128,r_V_6_reg_119_reg_n_129,r_V_6_reg_119_reg_n_130,r_V_6_reg_119_reg_n_131,r_V_6_reg_119_reg_n_132,r_V_6_reg_119_reg_n_133,r_V_6_reg_119_reg_n_134,r_V_6_reg_119_reg_n_135,r_V_6_reg_119_reg_n_136,r_V_6_reg_119_reg_n_137,r_V_6_reg_119_reg_n_138,r_V_6_reg_119_reg_n_139,r_V_6_reg_119_reg_n_140,r_V_6_reg_119_reg_n_141,r_V_6_reg_119_reg_n_142,r_V_6_reg_119_reg_n_143,r_V_6_reg_119_reg_n_144,r_V_6_reg_119_reg_n_145,r_V_6_reg_119_reg_n_146,r_V_6_reg_119_reg_n_147,r_V_6_reg_119_reg_n_148,r_V_6_reg_119_reg_n_149,r_V_6_reg_119_reg_n_150,r_V_6_reg_119_reg_n_151,r_V_6_reg_119_reg_n_152,r_V_6_reg_119_reg_n_153}),
        .S(S),
        .clk(clk),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_10(p_22),
        .p_2(p_2),
        .p_3(p_3),
        .p_4(p_4),
        .p_5(p_5),
        .p_6(p_6),
        .p_7(p_7),
        .p_8(p_8),
        .p_9(p_9),
        .reg_resona_reg(reg_resona_reg),
        .\reg_resona_reg[11] (\reg_resona_reg[11] ),
        .\reg_resona_reg[15] (\reg_resona_reg[15] ),
        .\reg_resona_reg[19] (\reg_resona_reg[19] ),
        .\reg_resona_reg[23] (\reg_resona_reg[23] ),
        .\reg_resona_reg[27] (\reg_resona_reg[27] ),
        .\reg_resona_reg[31] (\reg_resona_reg[31] ),
        .\reg_resona_reg[35] (\reg_resona_reg[35] ),
        .\reg_resona_reg[39] (\reg_resona_reg[39] ),
        .\reg_resona_reg[43] (\reg_resona_reg[43] ),
        .\reg_resona_reg[44] (\reg_resona_reg[44] ),
        .\reg_resona_reg[7] (\reg_resona_reg[7] ),
        .res_input_1_reg_4520(res_input_1_reg_4520));
  system_vv_model_0_0_msdft_mdEe msdft_mdEe_U8
       (.B(B),
        .PCOUT({r_V_8_reg_129_reg_n_106,r_V_8_reg_129_reg_n_107,r_V_8_reg_129_reg_n_108,r_V_8_reg_129_reg_n_109,r_V_8_reg_129_reg_n_110,r_V_8_reg_129_reg_n_111,r_V_8_reg_129_reg_n_112,r_V_8_reg_129_reg_n_113,r_V_8_reg_129_reg_n_114,r_V_8_reg_129_reg_n_115,r_V_8_reg_129_reg_n_116,r_V_8_reg_129_reg_n_117,r_V_8_reg_129_reg_n_118,r_V_8_reg_129_reg_n_119,r_V_8_reg_129_reg_n_120,r_V_8_reg_129_reg_n_121,r_V_8_reg_129_reg_n_122,r_V_8_reg_129_reg_n_123,r_V_8_reg_129_reg_n_124,r_V_8_reg_129_reg_n_125,r_V_8_reg_129_reg_n_126,r_V_8_reg_129_reg_n_127,r_V_8_reg_129_reg_n_128,r_V_8_reg_129_reg_n_129,r_V_8_reg_129_reg_n_130,r_V_8_reg_129_reg_n_131,r_V_8_reg_129_reg_n_132,r_V_8_reg_129_reg_n_133,r_V_8_reg_129_reg_n_134,r_V_8_reg_129_reg_n_135,r_V_8_reg_129_reg_n_136,r_V_8_reg_129_reg_n_137,r_V_8_reg_129_reg_n_138,r_V_8_reg_129_reg_n_139,r_V_8_reg_129_reg_n_140,r_V_8_reg_129_reg_n_141,r_V_8_reg_129_reg_n_142,r_V_8_reg_129_reg_n_143,r_V_8_reg_129_reg_n_144,r_V_8_reg_129_reg_n_145,r_V_8_reg_129_reg_n_146,r_V_8_reg_129_reg_n_147,r_V_8_reg_129_reg_n_148,r_V_8_reg_129_reg_n_149,r_V_8_reg_129_reg_n_150,r_V_8_reg_129_reg_n_151,r_V_8_reg_129_reg_n_152,r_V_8_reg_129_reg_n_153}),
        .clk(clk),
        .p(p_10),
        .p_0(p_11),
        .p_1(p_12),
        .p_10(p_21),
        .p_11(p_22),
        .p_12(p_23),
        .p_2(p_13),
        .p_3(p_14),
        .p_4(p_15),
        .p_5(p_16),
        .p_6(p_17),
        .p_7(p_18),
        .p_8(p_19),
        .p_9(p_20),
        .reg_resona_1_reg(reg_resona_1_reg),
        .\reg_resona_1_reg[11] (\reg_resona_1_reg[11] ),
        .\reg_resona_1_reg[15] (\reg_resona_1_reg[15] ),
        .\reg_resona_1_reg[19] (\reg_resona_1_reg[19] ),
        .\reg_resona_1_reg[23] (\reg_resona_1_reg[23] ),
        .\reg_resona_1_reg[27] (\reg_resona_1_reg[27] ),
        .\reg_resona_1_reg[31] (\reg_resona_1_reg[31] ),
        .\reg_resona_1_reg[35] (\reg_resona_1_reg[35] ),
        .\reg_resona_1_reg[39] (\reg_resona_1_reg[39] ),
        .\reg_resona_1_reg[3] (\reg_resona_1_reg[3] ),
        .\reg_resona_1_reg[43] (\reg_resona_1_reg[43] ),
        .\reg_resona_1_reg[44] (\reg_resona_1_reg[44] ),
        .\reg_resona_1_reg[7] (\reg_resona_1_reg[7] ),
        .res_input_1_reg_4520(res_input_1_reg_4520));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_6_reg_119_reg
       (.A({twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_6_reg_119_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_6_reg_119_reg_0[14],r_V_6_reg_119_reg_0[14],r_V_6_reg_119_reg_0[14],r_V_6_reg_119_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_6_reg_119_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_6_reg_119_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_6_reg_119_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_22),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_6_reg_119_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_6_reg_119_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_r_V_6_reg_119_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_r_V_6_reg_119_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_6_reg_119_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_6_reg_119_reg_n_106,r_V_6_reg_119_reg_n_107,r_V_6_reg_119_reg_n_108,r_V_6_reg_119_reg_n_109,r_V_6_reg_119_reg_n_110,r_V_6_reg_119_reg_n_111,r_V_6_reg_119_reg_n_112,r_V_6_reg_119_reg_n_113,r_V_6_reg_119_reg_n_114,r_V_6_reg_119_reg_n_115,r_V_6_reg_119_reg_n_116,r_V_6_reg_119_reg_n_117,r_V_6_reg_119_reg_n_118,r_V_6_reg_119_reg_n_119,r_V_6_reg_119_reg_n_120,r_V_6_reg_119_reg_n_121,r_V_6_reg_119_reg_n_122,r_V_6_reg_119_reg_n_123,r_V_6_reg_119_reg_n_124,r_V_6_reg_119_reg_n_125,r_V_6_reg_119_reg_n_126,r_V_6_reg_119_reg_n_127,r_V_6_reg_119_reg_n_128,r_V_6_reg_119_reg_n_129,r_V_6_reg_119_reg_n_130,r_V_6_reg_119_reg_n_131,r_V_6_reg_119_reg_n_132,r_V_6_reg_119_reg_n_133,r_V_6_reg_119_reg_n_134,r_V_6_reg_119_reg_n_135,r_V_6_reg_119_reg_n_136,r_V_6_reg_119_reg_n_137,r_V_6_reg_119_reg_n_138,r_V_6_reg_119_reg_n_139,r_V_6_reg_119_reg_n_140,r_V_6_reg_119_reg_n_141,r_V_6_reg_119_reg_n_142,r_V_6_reg_119_reg_n_143,r_V_6_reg_119_reg_n_144,r_V_6_reg_119_reg_n_145,r_V_6_reg_119_reg_n_146,r_V_6_reg_119_reg_n_147,r_V_6_reg_119_reg_n_148,r_V_6_reg_119_reg_n_149,r_V_6_reg_119_reg_n_150,r_V_6_reg_119_reg_n_151,r_V_6_reg_119_reg_n_152,r_V_6_reg_119_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_6_reg_119_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_8_reg_129_reg
       (.A({twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31:16]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_8_reg_129_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_6_reg_119_reg_0[14],r_V_6_reg_119_reg_0[14],r_V_6_reg_119_reg_0[14],r_V_6_reg_119_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_8_reg_129_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_8_reg_129_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_8_reg_129_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_22),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_8_reg_129_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_8_reg_129_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_r_V_8_reg_129_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_r_V_8_reg_129_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_8_reg_129_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_8_reg_129_reg_n_106,r_V_8_reg_129_reg_n_107,r_V_8_reg_129_reg_n_108,r_V_8_reg_129_reg_n_109,r_V_8_reg_129_reg_n_110,r_V_8_reg_129_reg_n_111,r_V_8_reg_129_reg_n_112,r_V_8_reg_129_reg_n_113,r_V_8_reg_129_reg_n_114,r_V_8_reg_129_reg_n_115,r_V_8_reg_129_reg_n_116,r_V_8_reg_129_reg_n_117,r_V_8_reg_129_reg_n_118,r_V_8_reg_129_reg_n_119,r_V_8_reg_129_reg_n_120,r_V_8_reg_129_reg_n_121,r_V_8_reg_129_reg_n_122,r_V_8_reg_129_reg_n_123,r_V_8_reg_129_reg_n_124,r_V_8_reg_129_reg_n_125,r_V_8_reg_129_reg_n_126,r_V_8_reg_129_reg_n_127,r_V_8_reg_129_reg_n_128,r_V_8_reg_129_reg_n_129,r_V_8_reg_129_reg_n_130,r_V_8_reg_129_reg_n_131,r_V_8_reg_129_reg_n_132,r_V_8_reg_129_reg_n_133,r_V_8_reg_129_reg_n_134,r_V_8_reg_129_reg_n_135,r_V_8_reg_129_reg_n_136,r_V_8_reg_129_reg_n_137,r_V_8_reg_129_reg_n_138,r_V_8_reg_129_reg_n_139,r_V_8_reg_129_reg_n_140,r_V_8_reg_129_reg_n_141,r_V_8_reg_129_reg_n_142,r_V_8_reg_129_reg_n_143,r_V_8_reg_129_reg_n_144,r_V_8_reg_129_reg_n_145,r_V_8_reg_129_reg_n_146,r_V_8_reg_129_reg_n_147,r_V_8_reg_129_reg_n_148,r_V_8_reg_129_reg_n_149,r_V_8_reg_129_reg_n_150,r_V_8_reg_129_reg_n_151,r_V_8_reg_129_reg_n_152,r_V_8_reg_129_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_8_reg_129_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "modulation" *) 
module system_vv_model_0_0_modulation_12
   (res_input_1_reg_4520,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    \reg_resona_reg[44] ,
    \reg_resona_1_reg[44] ,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    S,
    \reg_resona_reg[7] ,
    \reg_resona_reg[11] ,
    \reg_resona_reg[15] ,
    \reg_resona_reg[19] ,
    \reg_resona_reg[23] ,
    \reg_resona_reg[27] ,
    \reg_resona_reg[31] ,
    \reg_resona_reg[35] ,
    \reg_resona_reg[39] ,
    \reg_resona_reg[43] ,
    \reg_resona_1_reg[3] ,
    \reg_resona_1_reg[7] ,
    \reg_resona_1_reg[11] ,
    \reg_resona_1_reg[15] ,
    \reg_resona_1_reg[19] ,
    \reg_resona_1_reg[23] ,
    \reg_resona_1_reg[27] ,
    \reg_resona_1_reg[31] ,
    \reg_resona_1_reg[35] ,
    \reg_resona_1_reg[39] ,
    \reg_resona_1_reg[43] ,
    p_23,
    clk,
    r_V_8_reg_129_reg_0,
    twidd_tdata,
    B,
    A,
    p_24,
    O,
    p_25,
    p_26,
    p_27,
    p_28,
    p_29,
    ap_enable_reg_pp0_iter1,
    CO,
    r_V_6_reg_119_reg_0,
    r_V_6_reg_119_reg_1,
    r_V_6_reg_119_reg_2,
    r_V_6_reg_119_reg_3,
    r_V_6_reg_119_reg_4,
    reg_resona_reg,
    reg_resona_1_reg,
    rst_app_re_reg_397_pp0_iter2_reg);
  output res_input_1_reg_4520;
  output [14:0]ap_enable_reg_pp0_iter1_reg;
  output [14:0]ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]\reg_resona_reg[44] ;
  output [0:0]\reg_resona_1_reg[44] ;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [0:0]p_10;
  output [3:0]p_11;
  output [3:0]p_12;
  output [3:0]p_13;
  output [3:0]p_14;
  output [3:0]p_15;
  output [3:0]p_16;
  output [3:0]p_17;
  output [3:0]p_18;
  output [3:0]p_19;
  output [3:0]p_20;
  output [3:0]p_21;
  output [0:0]p_22;
  output [3:0]S;
  output [3:0]\reg_resona_reg[7] ;
  output [3:0]\reg_resona_reg[11] ;
  output [3:0]\reg_resona_reg[15] ;
  output [3:0]\reg_resona_reg[19] ;
  output [3:0]\reg_resona_reg[23] ;
  output [3:0]\reg_resona_reg[27] ;
  output [3:0]\reg_resona_reg[31] ;
  output [3:0]\reg_resona_reg[35] ;
  output [3:0]\reg_resona_reg[39] ;
  output [3:0]\reg_resona_reg[43] ;
  output [3:0]\reg_resona_1_reg[3] ;
  output [3:0]\reg_resona_1_reg[7] ;
  output [3:0]\reg_resona_1_reg[11] ;
  output [3:0]\reg_resona_1_reg[15] ;
  output [3:0]\reg_resona_1_reg[19] ;
  output [3:0]\reg_resona_1_reg[23] ;
  output [3:0]\reg_resona_1_reg[27] ;
  output [3:0]\reg_resona_1_reg[31] ;
  output [3:0]\reg_resona_1_reg[35] ;
  output [3:0]\reg_resona_1_reg[39] ;
  output [3:0]\reg_resona_1_reg[43] ;
  input p_23;
  input clk;
  input [14:0]r_V_8_reg_129_reg_0;
  input [31:0]twidd_tdata;
  input [14:0]B;
  input [15:0]A;
  input [15:0]p_24;
  input [3:0]O;
  input p_25;
  input p_26;
  input [3:0]p_27;
  input [3:0]p_28;
  input [1:0]p_29;
  input ap_enable_reg_pp0_iter1;
  input [0:0]CO;
  input [3:0]r_V_6_reg_119_reg_0;
  input [3:0]r_V_6_reg_119_reg_1;
  input [3:0]r_V_6_reg_119_reg_2;
  input [1:0]r_V_6_reg_119_reg_3;
  input [0:0]r_V_6_reg_119_reg_4;
  input [44:0]reg_resona_reg;
  input [44:0]reg_resona_1_reg;
  input rst_app_re_reg_397_pp0_iter2_reg;

  wire [15:0]A;
  wire [14:0]B;
  wire [0:0]CO;
  wire [3:0]O;
  wire [3:0]S;
  wire ap_enable_reg_pp0_iter1;
  wire [14:0]ap_enable_reg_pp0_iter1_reg;
  wire [14:0]ap_enable_reg_pp0_iter1_reg_0;
  wire clk;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [0:0]p_10;
  wire [3:0]p_11;
  wire [3:0]p_12;
  wire [3:0]p_13;
  wire [3:0]p_14;
  wire [3:0]p_15;
  wire [3:0]p_16;
  wire [3:0]p_17;
  wire [3:0]p_18;
  wire [3:0]p_19;
  wire [3:0]p_2;
  wire [3:0]p_20;
  wire [3:0]p_21;
  wire [0:0]p_22;
  wire p_23;
  wire [15:0]p_24;
  wire p_25;
  wire p_26;
  wire [3:0]p_27;
  wire [3:0]p_28;
  wire [1:0]p_29;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire [3:0]r_V_6_reg_119_reg_0;
  wire [3:0]r_V_6_reg_119_reg_1;
  wire [3:0]r_V_6_reg_119_reg_2;
  wire [1:0]r_V_6_reg_119_reg_3;
  wire [0:0]r_V_6_reg_119_reg_4;
  wire r_V_6_reg_119_reg_n_106;
  wire r_V_6_reg_119_reg_n_107;
  wire r_V_6_reg_119_reg_n_108;
  wire r_V_6_reg_119_reg_n_109;
  wire r_V_6_reg_119_reg_n_110;
  wire r_V_6_reg_119_reg_n_111;
  wire r_V_6_reg_119_reg_n_112;
  wire r_V_6_reg_119_reg_n_113;
  wire r_V_6_reg_119_reg_n_114;
  wire r_V_6_reg_119_reg_n_115;
  wire r_V_6_reg_119_reg_n_116;
  wire r_V_6_reg_119_reg_n_117;
  wire r_V_6_reg_119_reg_n_118;
  wire r_V_6_reg_119_reg_n_119;
  wire r_V_6_reg_119_reg_n_120;
  wire r_V_6_reg_119_reg_n_121;
  wire r_V_6_reg_119_reg_n_122;
  wire r_V_6_reg_119_reg_n_123;
  wire r_V_6_reg_119_reg_n_124;
  wire r_V_6_reg_119_reg_n_125;
  wire r_V_6_reg_119_reg_n_126;
  wire r_V_6_reg_119_reg_n_127;
  wire r_V_6_reg_119_reg_n_128;
  wire r_V_6_reg_119_reg_n_129;
  wire r_V_6_reg_119_reg_n_130;
  wire r_V_6_reg_119_reg_n_131;
  wire r_V_6_reg_119_reg_n_132;
  wire r_V_6_reg_119_reg_n_133;
  wire r_V_6_reg_119_reg_n_134;
  wire r_V_6_reg_119_reg_n_135;
  wire r_V_6_reg_119_reg_n_136;
  wire r_V_6_reg_119_reg_n_137;
  wire r_V_6_reg_119_reg_n_138;
  wire r_V_6_reg_119_reg_n_139;
  wire r_V_6_reg_119_reg_n_140;
  wire r_V_6_reg_119_reg_n_141;
  wire r_V_6_reg_119_reg_n_142;
  wire r_V_6_reg_119_reg_n_143;
  wire r_V_6_reg_119_reg_n_144;
  wire r_V_6_reg_119_reg_n_145;
  wire r_V_6_reg_119_reg_n_146;
  wire r_V_6_reg_119_reg_n_147;
  wire r_V_6_reg_119_reg_n_148;
  wire r_V_6_reg_119_reg_n_149;
  wire r_V_6_reg_119_reg_n_150;
  wire r_V_6_reg_119_reg_n_151;
  wire r_V_6_reg_119_reg_n_152;
  wire r_V_6_reg_119_reg_n_153;
  wire [14:0]r_V_8_reg_129_reg_0;
  wire r_V_8_reg_129_reg_n_106;
  wire r_V_8_reg_129_reg_n_107;
  wire r_V_8_reg_129_reg_n_108;
  wire r_V_8_reg_129_reg_n_109;
  wire r_V_8_reg_129_reg_n_110;
  wire r_V_8_reg_129_reg_n_111;
  wire r_V_8_reg_129_reg_n_112;
  wire r_V_8_reg_129_reg_n_113;
  wire r_V_8_reg_129_reg_n_114;
  wire r_V_8_reg_129_reg_n_115;
  wire r_V_8_reg_129_reg_n_116;
  wire r_V_8_reg_129_reg_n_117;
  wire r_V_8_reg_129_reg_n_118;
  wire r_V_8_reg_129_reg_n_119;
  wire r_V_8_reg_129_reg_n_120;
  wire r_V_8_reg_129_reg_n_121;
  wire r_V_8_reg_129_reg_n_122;
  wire r_V_8_reg_129_reg_n_123;
  wire r_V_8_reg_129_reg_n_124;
  wire r_V_8_reg_129_reg_n_125;
  wire r_V_8_reg_129_reg_n_126;
  wire r_V_8_reg_129_reg_n_127;
  wire r_V_8_reg_129_reg_n_128;
  wire r_V_8_reg_129_reg_n_129;
  wire r_V_8_reg_129_reg_n_130;
  wire r_V_8_reg_129_reg_n_131;
  wire r_V_8_reg_129_reg_n_132;
  wire r_V_8_reg_129_reg_n_133;
  wire r_V_8_reg_129_reg_n_134;
  wire r_V_8_reg_129_reg_n_135;
  wire r_V_8_reg_129_reg_n_136;
  wire r_V_8_reg_129_reg_n_137;
  wire r_V_8_reg_129_reg_n_138;
  wire r_V_8_reg_129_reg_n_139;
  wire r_V_8_reg_129_reg_n_140;
  wire r_V_8_reg_129_reg_n_141;
  wire r_V_8_reg_129_reg_n_142;
  wire r_V_8_reg_129_reg_n_143;
  wire r_V_8_reg_129_reg_n_144;
  wire r_V_8_reg_129_reg_n_145;
  wire r_V_8_reg_129_reg_n_146;
  wire r_V_8_reg_129_reg_n_147;
  wire r_V_8_reg_129_reg_n_148;
  wire r_V_8_reg_129_reg_n_149;
  wire r_V_8_reg_129_reg_n_150;
  wire r_V_8_reg_129_reg_n_151;
  wire r_V_8_reg_129_reg_n_152;
  wire r_V_8_reg_129_reg_n_153;
  wire [44:0]reg_resona_1_reg;
  wire [3:0]\reg_resona_1_reg[11] ;
  wire [3:0]\reg_resona_1_reg[15] ;
  wire [3:0]\reg_resona_1_reg[19] ;
  wire [3:0]\reg_resona_1_reg[23] ;
  wire [3:0]\reg_resona_1_reg[27] ;
  wire [3:0]\reg_resona_1_reg[31] ;
  wire [3:0]\reg_resona_1_reg[35] ;
  wire [3:0]\reg_resona_1_reg[39] ;
  wire [3:0]\reg_resona_1_reg[3] ;
  wire [3:0]\reg_resona_1_reg[43] ;
  wire [0:0]\reg_resona_1_reg[44] ;
  wire [3:0]\reg_resona_1_reg[7] ;
  wire [44:0]reg_resona_reg;
  wire [3:0]\reg_resona_reg[11] ;
  wire [3:0]\reg_resona_reg[15] ;
  wire [3:0]\reg_resona_reg[19] ;
  wire [3:0]\reg_resona_reg[23] ;
  wire [3:0]\reg_resona_reg[27] ;
  wire [3:0]\reg_resona_reg[31] ;
  wire [3:0]\reg_resona_reg[35] ;
  wire [3:0]\reg_resona_reg[39] ;
  wire [3:0]\reg_resona_reg[43] ;
  wire [0:0]\reg_resona_reg[44] ;
  wire [3:0]\reg_resona_reg[7] ;
  wire res_input_1_reg_4520;
  wire rst_app_re_reg_397_pp0_iter2_reg;
  wire [31:0]twidd_tdata;
  wire NLW_r_V_6_reg_119_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_6_reg_119_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_6_reg_119_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_6_reg_119_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_6_reg_119_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_6_reg_119_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_6_reg_119_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_6_reg_119_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_6_reg_119_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_6_reg_119_reg_P_UNCONNECTED;
  wire NLW_r_V_8_reg_129_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_8_reg_129_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_8_reg_129_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_8_reg_129_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_8_reg_129_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_8_reg_129_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_8_reg_129_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_8_reg_129_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_8_reg_129_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_8_reg_129_reg_P_UNCONNECTED;

  system_vv_model_0_0_msdft_mcud_13 msdft_mcud_U7
       (.A(A),
        .B(B),
        .CO(CO),
        .O(O),
        .PCOUT({r_V_6_reg_119_reg_n_106,r_V_6_reg_119_reg_n_107,r_V_6_reg_119_reg_n_108,r_V_6_reg_119_reg_n_109,r_V_6_reg_119_reg_n_110,r_V_6_reg_119_reg_n_111,r_V_6_reg_119_reg_n_112,r_V_6_reg_119_reg_n_113,r_V_6_reg_119_reg_n_114,r_V_6_reg_119_reg_n_115,r_V_6_reg_119_reg_n_116,r_V_6_reg_119_reg_n_117,r_V_6_reg_119_reg_n_118,r_V_6_reg_119_reg_n_119,r_V_6_reg_119_reg_n_120,r_V_6_reg_119_reg_n_121,r_V_6_reg_119_reg_n_122,r_V_6_reg_119_reg_n_123,r_V_6_reg_119_reg_n_124,r_V_6_reg_119_reg_n_125,r_V_6_reg_119_reg_n_126,r_V_6_reg_119_reg_n_127,r_V_6_reg_119_reg_n_128,r_V_6_reg_119_reg_n_129,r_V_6_reg_119_reg_n_130,r_V_6_reg_119_reg_n_131,r_V_6_reg_119_reg_n_132,r_V_6_reg_119_reg_n_133,r_V_6_reg_119_reg_n_134,r_V_6_reg_119_reg_n_135,r_V_6_reg_119_reg_n_136,r_V_6_reg_119_reg_n_137,r_V_6_reg_119_reg_n_138,r_V_6_reg_119_reg_n_139,r_V_6_reg_119_reg_n_140,r_V_6_reg_119_reg_n_141,r_V_6_reg_119_reg_n_142,r_V_6_reg_119_reg_n_143,r_V_6_reg_119_reg_n_144,r_V_6_reg_119_reg_n_145,r_V_6_reg_119_reg_n_146,r_V_6_reg_119_reg_n_147,r_V_6_reg_119_reg_n_148,r_V_6_reg_119_reg_n_149,r_V_6_reg_119_reg_n_150,r_V_6_reg_119_reg_n_151,r_V_6_reg_119_reg_n_152,r_V_6_reg_119_reg_n_153}),
        .S(S),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .clk(clk),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_10(p_10),
        .p_11(p_23),
        .p_12(p_25),
        .p_13(p_26),
        .p_14(p_27),
        .p_15(p_28),
        .p_16(p_29),
        .p_2(p_2),
        .p_3(p_3),
        .p_4(p_4),
        .p_5(p_5),
        .p_6(p_6),
        .p_7(p_7),
        .p_8(p_8),
        .p_9(p_9),
        .reg_resona_reg(reg_resona_reg),
        .\reg_resona_reg[11] (\reg_resona_reg[11] ),
        .\reg_resona_reg[15] (\reg_resona_reg[15] ),
        .\reg_resona_reg[19] (\reg_resona_reg[19] ),
        .\reg_resona_reg[23] (\reg_resona_reg[23] ),
        .\reg_resona_reg[27] (\reg_resona_reg[27] ),
        .\reg_resona_reg[31] (\reg_resona_reg[31] ),
        .\reg_resona_reg[35] (\reg_resona_reg[35] ),
        .\reg_resona_reg[39] (\reg_resona_reg[39] ),
        .\reg_resona_reg[43] (\reg_resona_reg[43] ),
        .\reg_resona_reg[44] (\reg_resona_reg[44] ),
        .\reg_resona_reg[7] (\reg_resona_reg[7] ),
        .res_input_1_reg_4520(res_input_1_reg_4520));
  system_vv_model_0_0_msdft_mdEe_14 msdft_mdEe_U8
       (.B(B),
        .PCOUT({r_V_8_reg_129_reg_n_106,r_V_8_reg_129_reg_n_107,r_V_8_reg_129_reg_n_108,r_V_8_reg_129_reg_n_109,r_V_8_reg_129_reg_n_110,r_V_8_reg_129_reg_n_111,r_V_8_reg_129_reg_n_112,r_V_8_reg_129_reg_n_113,r_V_8_reg_129_reg_n_114,r_V_8_reg_129_reg_n_115,r_V_8_reg_129_reg_n_116,r_V_8_reg_129_reg_n_117,r_V_8_reg_129_reg_n_118,r_V_8_reg_129_reg_n_119,r_V_8_reg_129_reg_n_120,r_V_8_reg_129_reg_n_121,r_V_8_reg_129_reg_n_122,r_V_8_reg_129_reg_n_123,r_V_8_reg_129_reg_n_124,r_V_8_reg_129_reg_n_125,r_V_8_reg_129_reg_n_126,r_V_8_reg_129_reg_n_127,r_V_8_reg_129_reg_n_128,r_V_8_reg_129_reg_n_129,r_V_8_reg_129_reg_n_130,r_V_8_reg_129_reg_n_131,r_V_8_reg_129_reg_n_132,r_V_8_reg_129_reg_n_133,r_V_8_reg_129_reg_n_134,r_V_8_reg_129_reg_n_135,r_V_8_reg_129_reg_n_136,r_V_8_reg_129_reg_n_137,r_V_8_reg_129_reg_n_138,r_V_8_reg_129_reg_n_139,r_V_8_reg_129_reg_n_140,r_V_8_reg_129_reg_n_141,r_V_8_reg_129_reg_n_142,r_V_8_reg_129_reg_n_143,r_V_8_reg_129_reg_n_144,r_V_8_reg_129_reg_n_145,r_V_8_reg_129_reg_n_146,r_V_8_reg_129_reg_n_147,r_V_8_reg_129_reg_n_148,r_V_8_reg_129_reg_n_149,r_V_8_reg_129_reg_n_150,r_V_8_reg_129_reg_n_151,r_V_8_reg_129_reg_n_152,r_V_8_reg_129_reg_n_153}),
        .clk(clk),
        .p(p_11),
        .p_0(p_12),
        .p_1(p_13),
        .p_10(p_22),
        .p_11(p_23),
        .p_12(p_24),
        .p_2(p_14),
        .p_3(p_15),
        .p_4(p_16),
        .p_5(p_17),
        .p_6(p_18),
        .p_7(p_19),
        .p_8(p_20),
        .p_9(p_21),
        .reg_resona_1_reg(reg_resona_1_reg),
        .\reg_resona_1_reg[11] (\reg_resona_1_reg[11] ),
        .\reg_resona_1_reg[15] (\reg_resona_1_reg[15] ),
        .\reg_resona_1_reg[19] (\reg_resona_1_reg[19] ),
        .\reg_resona_1_reg[23] (\reg_resona_1_reg[23] ),
        .\reg_resona_1_reg[27] (\reg_resona_1_reg[27] ),
        .\reg_resona_1_reg[31] (\reg_resona_1_reg[31] ),
        .\reg_resona_1_reg[35] (\reg_resona_1_reg[35] ),
        .\reg_resona_1_reg[39] (\reg_resona_1_reg[39] ),
        .\reg_resona_1_reg[3] (\reg_resona_1_reg[3] ),
        .\reg_resona_1_reg[43] (\reg_resona_1_reg[43] ),
        .\reg_resona_1_reg[44] (\reg_resona_1_reg[44] ),
        .\reg_resona_1_reg[7] (\reg_resona_1_reg[7] ),
        .res_input_1_reg_4520(res_input_1_reg_4520),
        .rst_app_re_reg_397_pp0_iter2_reg(rst_app_re_reg_397_pp0_iter2_reg));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_6_reg_119_reg
       (.A({twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15],twidd_tdata[15:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_6_reg_119_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_8_reg_129_reg_0[14],r_V_8_reg_129_reg_0[14],r_V_8_reg_129_reg_0[14],r_V_8_reg_129_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_6_reg_119_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_6_reg_119_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_6_reg_119_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_23),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_6_reg_119_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_6_reg_119_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_r_V_6_reg_119_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_r_V_6_reg_119_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_6_reg_119_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_6_reg_119_reg_n_106,r_V_6_reg_119_reg_n_107,r_V_6_reg_119_reg_n_108,r_V_6_reg_119_reg_n_109,r_V_6_reg_119_reg_n_110,r_V_6_reg_119_reg_n_111,r_V_6_reg_119_reg_n_112,r_V_6_reg_119_reg_n_113,r_V_6_reg_119_reg_n_114,r_V_6_reg_119_reg_n_115,r_V_6_reg_119_reg_n_116,r_V_6_reg_119_reg_n_117,r_V_6_reg_119_reg_n_118,r_V_6_reg_119_reg_n_119,r_V_6_reg_119_reg_n_120,r_V_6_reg_119_reg_n_121,r_V_6_reg_119_reg_n_122,r_V_6_reg_119_reg_n_123,r_V_6_reg_119_reg_n_124,r_V_6_reg_119_reg_n_125,r_V_6_reg_119_reg_n_126,r_V_6_reg_119_reg_n_127,r_V_6_reg_119_reg_n_128,r_V_6_reg_119_reg_n_129,r_V_6_reg_119_reg_n_130,r_V_6_reg_119_reg_n_131,r_V_6_reg_119_reg_n_132,r_V_6_reg_119_reg_n_133,r_V_6_reg_119_reg_n_134,r_V_6_reg_119_reg_n_135,r_V_6_reg_119_reg_n_136,r_V_6_reg_119_reg_n_137,r_V_6_reg_119_reg_n_138,r_V_6_reg_119_reg_n_139,r_V_6_reg_119_reg_n_140,r_V_6_reg_119_reg_n_141,r_V_6_reg_119_reg_n_142,r_V_6_reg_119_reg_n_143,r_V_6_reg_119_reg_n_144,r_V_6_reg_119_reg_n_145,r_V_6_reg_119_reg_n_146,r_V_6_reg_119_reg_n_147,r_V_6_reg_119_reg_n_148,r_V_6_reg_119_reg_n_149,r_V_6_reg_119_reg_n_150,r_V_6_reg_119_reg_n_151,r_V_6_reg_119_reg_n_152,r_V_6_reg_119_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_6_reg_119_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_10__0
       (.I0(r_V_6_reg_119_reg_1[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_26),
        .O(ap_enable_reg_pp0_iter1_reg_0[5]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_11__0
       (.I0(r_V_6_reg_119_reg_1[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_26),
        .O(ap_enable_reg_pp0_iter1_reg_0[4]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_12__0
       (.I0(r_V_6_reg_119_reg_0[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_26),
        .O(ap_enable_reg_pp0_iter1_reg_0[3]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_13__0
       (.I0(r_V_6_reg_119_reg_0[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_26),
        .O(ap_enable_reg_pp0_iter1_reg_0[2]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_14__0
       (.I0(r_V_6_reg_119_reg_0[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_26),
        .O(ap_enable_reg_pp0_iter1_reg_0[1]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_15__0
       (.I0(r_V_6_reg_119_reg_0[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_26),
        .O(ap_enable_reg_pp0_iter1_reg_0[0]));
  LUT3 #(
    .INIT(8'h02)) 
    r_V_6_reg_119_reg_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(p_26),
        .I2(r_V_6_reg_119_reg_4),
        .O(ap_enable_reg_pp0_iter1_reg_0[14]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_2__0
       (.I0(r_V_6_reg_119_reg_3[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_26),
        .O(ap_enable_reg_pp0_iter1_reg_0[13]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_3__0
       (.I0(r_V_6_reg_119_reg_3[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_26),
        .O(ap_enable_reg_pp0_iter1_reg_0[12]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_4__0
       (.I0(r_V_6_reg_119_reg_2[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_26),
        .O(ap_enable_reg_pp0_iter1_reg_0[11]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_5__0
       (.I0(r_V_6_reg_119_reg_2[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_26),
        .O(ap_enable_reg_pp0_iter1_reg_0[10]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_6__0
       (.I0(r_V_6_reg_119_reg_2[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_26),
        .O(ap_enable_reg_pp0_iter1_reg_0[9]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_7__0
       (.I0(r_V_6_reg_119_reg_2[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_26),
        .O(ap_enable_reg_pp0_iter1_reg_0[8]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_8__0
       (.I0(r_V_6_reg_119_reg_1[3]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_26),
        .O(ap_enable_reg_pp0_iter1_reg_0[7]));
  LUT3 #(
    .INIT(8'h08)) 
    r_V_6_reg_119_reg_i_9__0
       (.I0(r_V_6_reg_119_reg_1[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_26),
        .O(ap_enable_reg_pp0_iter1_reg_0[6]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_8_reg_129_reg
       (.A({twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31],twidd_tdata[31:16]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_8_reg_129_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({r_V_8_reg_129_reg_0[14],r_V_8_reg_129_reg_0[14],r_V_8_reg_129_reg_0[14],r_V_8_reg_129_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_8_reg_129_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_8_reg_129_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_8_reg_129_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_23),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_8_reg_129_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_8_reg_129_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_r_V_8_reg_129_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_r_V_8_reg_129_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_8_reg_129_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_8_reg_129_reg_n_106,r_V_8_reg_129_reg_n_107,r_V_8_reg_129_reg_n_108,r_V_8_reg_129_reg_n_109,r_V_8_reg_129_reg_n_110,r_V_8_reg_129_reg_n_111,r_V_8_reg_129_reg_n_112,r_V_8_reg_129_reg_n_113,r_V_8_reg_129_reg_n_114,r_V_8_reg_129_reg_n_115,r_V_8_reg_129_reg_n_116,r_V_8_reg_129_reg_n_117,r_V_8_reg_129_reg_n_118,r_V_8_reg_129_reg_n_119,r_V_8_reg_129_reg_n_120,r_V_8_reg_129_reg_n_121,r_V_8_reg_129_reg_n_122,r_V_8_reg_129_reg_n_123,r_V_8_reg_129_reg_n_124,r_V_8_reg_129_reg_n_125,r_V_8_reg_129_reg_n_126,r_V_8_reg_129_reg_n_127,r_V_8_reg_129_reg_n_128,r_V_8_reg_129_reg_n_129,r_V_8_reg_129_reg_n_130,r_V_8_reg_129_reg_n_131,r_V_8_reg_129_reg_n_132,r_V_8_reg_129_reg_n_133,r_V_8_reg_129_reg_n_134,r_V_8_reg_129_reg_n_135,r_V_8_reg_129_reg_n_136,r_V_8_reg_129_reg_n_137,r_V_8_reg_129_reg_n_138,r_V_8_reg_129_reg_n_139,r_V_8_reg_129_reg_n_140,r_V_8_reg_129_reg_n_141,r_V_8_reg_129_reg_n_142,r_V_8_reg_129_reg_n_143,r_V_8_reg_129_reg_n_144,r_V_8_reg_129_reg_n_145,r_V_8_reg_129_reg_n_146,r_V_8_reg_129_reg_n_147,r_V_8_reg_129_reg_n_148,r_V_8_reg_129_reg_n_149,r_V_8_reg_129_reg_n_150,r_V_8_reg_129_reg_n_151,r_V_8_reg_129_reg_n_152,r_V_8_reg_129_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_8_reg_129_reg_UNDERFLOW_UNCONNECTED));
endmodule

module system_vv_model_0_0_msdft
   (we1,
    res_input_1_reg_4520,
    A,
    \twidd_re_V_1_reg_406_reg[15]_0 ,
    O27,
    O28,
    \rst_app_re_reg_397_reg[0]_0 ,
    rst_app_re_reg_397_pp0_iter2_reg,
    ap_enable_reg_pp0_iter1_reg_rep__0_0,
    ap_enable_reg_pp0_iter1_reg_rep__1_0,
    WEA,
    ap_enable_reg_pp0_iter1_reg_rep__5_0,
    B,
    ap_enable_reg_pp0_iter1_reg_0,
    clk,
    q,
    twidd_tdata,
    flag,
    reg_resona,
    ap_enable_reg_pp0_iter4,
    index_V0,
    control_data,
    O,
    p,
    p_0,
    p_1,
    CO,
    r_V_6_reg_119_reg,
    r_V_6_reg_119_reg_0,
    r_V_6_reg_119_reg_1,
    r_V_6_reg_119_reg_2,
    r_V_6_reg_119_reg_3,
    \din_re_V_r_reg_417_reg[13]_0 ,
    E);
  output we1;
  output res_input_1_reg_4520;
  output [15:0]A;
  output [15:0]\twidd_re_V_1_reg_406_reg[15]_0 ;
  output [31:0]O27;
  output [31:0]O28;
  output \rst_app_re_reg_397_reg[0]_0 ;
  output rst_app_re_reg_397_pp0_iter2_reg;
  output ap_enable_reg_pp0_iter1_reg_rep__0_0;
  output ap_enable_reg_pp0_iter1_reg_rep__1_0;
  output [1:0]WEA;
  output [1:0]ap_enable_reg_pp0_iter1_reg_rep__5_0;
  output [14:0]B;
  output [14:0]ap_enable_reg_pp0_iter1_reg_0;
  input clk;
  input [0:0]q;
  input [31:0]twidd_tdata;
  input flag;
  input reg_resona;
  input ap_enable_reg_pp0_iter4;
  input index_V0;
  input [0:0]control_data;
  input [3:0]O;
  input [3:0]p;
  input [3:0]p_0;
  input [1:0]p_1;
  input [0:0]CO;
  input [3:0]r_V_6_reg_119_reg;
  input [3:0]r_V_6_reg_119_reg_0;
  input [3:0]r_V_6_reg_119_reg_1;
  input [1:0]r_V_6_reg_119_reg_2;
  input [0:0]r_V_6_reg_119_reg_3;
  input [13:0]\din_re_V_r_reg_417_reg[13]_0 ;
  input [0:0]E;

  wire [15:0]A;
  wire [14:0]B;
  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]O;
  wire [31:0]O27;
  wire [31:0]O28;
  wire [1:0]WEA;
  wire ap_enable_reg_pp0_iter1;
  wire [14:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_rep__0_0;
  wire ap_enable_reg_pp0_iter1_reg_rep__1_0;
  wire [1:0]ap_enable_reg_pp0_iter1_reg_rep__5_0;
  wire ap_enable_reg_pp0_iter1_reg_rep_n_0;
  wire ap_enable_reg_pp0_iter1_reg_rep_rep__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_rep_rep__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_rep_rep__2_n_0;
  wire ap_enable_reg_pp0_iter1_reg_rep_rep__3_n_0;
  wire ap_enable_reg_pp0_iter1_reg_rep_rep__4_n_0;
  wire ap_enable_reg_pp0_iter1_reg_rep_rep_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire clk;
  wire [0:0]control_data;
  wire \counter_V[0]_i_3_n_0 ;
  wire [13:0]counter_V_reg;
  wire \counter_V_reg[0]_i_2_n_0 ;
  wire \counter_V_reg[0]_i_2_n_1 ;
  wire \counter_V_reg[0]_i_2_n_2 ;
  wire \counter_V_reg[0]_i_2_n_3 ;
  wire \counter_V_reg[0]_i_2_n_4 ;
  wire \counter_V_reg[0]_i_2_n_5 ;
  wire \counter_V_reg[0]_i_2_n_6 ;
  wire \counter_V_reg[0]_i_2_n_7 ;
  wire \counter_V_reg[12]_i_1_n_3 ;
  wire \counter_V_reg[12]_i_1_n_6 ;
  wire \counter_V_reg[12]_i_1_n_7 ;
  wire \counter_V_reg[4]_i_1_n_0 ;
  wire \counter_V_reg[4]_i_1_n_1 ;
  wire \counter_V_reg[4]_i_1_n_2 ;
  wire \counter_V_reg[4]_i_1_n_3 ;
  wire \counter_V_reg[4]_i_1_n_4 ;
  wire \counter_V_reg[4]_i_1_n_5 ;
  wire \counter_V_reg[4]_i_1_n_6 ;
  wire \counter_V_reg[4]_i_1_n_7 ;
  wire \counter_V_reg[8]_i_1_n_0 ;
  wire \counter_V_reg[8]_i_1_n_1 ;
  wire \counter_V_reg[8]_i_1_n_2 ;
  wire \counter_V_reg[8]_i_1_n_3 ;
  wire \counter_V_reg[8]_i_1_n_4 ;
  wire \counter_V_reg[8]_i_1_n_5 ;
  wire \counter_V_reg[8]_i_1_n_6 ;
  wire \counter_V_reg[8]_i_1_n_7 ;
  wire delay_im_V_U_n_0;
  wire delay_im_V_U_n_1;
  wire delay_im_V_U_n_10;
  wire delay_im_V_U_n_11;
  wire delay_im_V_U_n_12;
  wire delay_im_V_U_n_13;
  wire delay_im_V_U_n_2;
  wire delay_im_V_U_n_3;
  wire delay_im_V_U_n_4;
  wire delay_im_V_U_n_5;
  wire delay_im_V_U_n_6;
  wire delay_im_V_U_n_7;
  wire delay_im_V_U_n_8;
  wire delay_im_V_U_n_9;
  wire delay_re_V_U_n_0;
  wire delay_re_V_U_n_1;
  wire delay_re_V_U_n_10;
  wire delay_re_V_U_n_11;
  wire delay_re_V_U_n_12;
  wire delay_re_V_U_n_13;
  wire delay_re_V_U_n_2;
  wire delay_re_V_U_n_3;
  wire delay_re_V_U_n_4;
  wire delay_re_V_U_n_5;
  wire delay_re_V_U_n_6;
  wire delay_re_V_U_n_7;
  wire delay_re_V_U_n_8;
  wire delay_re_V_U_n_9;
  wire [13:0]din_re_V_r_reg_417;
  wire [13:0]\din_re_V_r_reg_417_reg[13]_0 ;
  wire flag;
  wire \flag[0]_i_1_n_0 ;
  wire \flag[0]_i_3_n_0 ;
  wire \flag[0]_i_4_n_0 ;
  wire flag_load_reg_423;
  wire \flag_reg_n_0_[0] ;
  wire grp_comb_filte_fu_235_n_0;
  wire grp_comb_filte_fu_235_n_1;
  wire grp_comb_filte_fu_235_n_10;
  wire grp_comb_filte_fu_235_n_11;
  wire grp_comb_filte_fu_235_n_12;
  wire grp_comb_filte_fu_235_n_13;
  wire grp_comb_filte_fu_235_n_14;
  wire grp_comb_filte_fu_235_n_15;
  wire grp_comb_filte_fu_235_n_16;
  wire grp_comb_filte_fu_235_n_17;
  wire grp_comb_filte_fu_235_n_18;
  wire grp_comb_filte_fu_235_n_19;
  wire grp_comb_filte_fu_235_n_2;
  wire grp_comb_filte_fu_235_n_20;
  wire grp_comb_filte_fu_235_n_21;
  wire grp_comb_filte_fu_235_n_22;
  wire grp_comb_filte_fu_235_n_23;
  wire grp_comb_filte_fu_235_n_24;
  wire grp_comb_filte_fu_235_n_25;
  wire grp_comb_filte_fu_235_n_26;
  wire grp_comb_filte_fu_235_n_27;
  wire grp_comb_filte_fu_235_n_28;
  wire grp_comb_filte_fu_235_n_29;
  wire grp_comb_filte_fu_235_n_3;
  wire grp_comb_filte_fu_235_n_4;
  wire grp_comb_filte_fu_235_n_5;
  wire grp_comb_filte_fu_235_n_6;
  wire grp_comb_filte_fu_235_n_7;
  wire grp_comb_filte_fu_235_n_8;
  wire grp_comb_filte_fu_235_n_9;
  wire grp_modulation_fu_217_n_100;
  wire grp_modulation_fu_217_n_101;
  wire grp_modulation_fu_217_n_102;
  wire grp_modulation_fu_217_n_103;
  wire grp_modulation_fu_217_n_104;
  wire grp_modulation_fu_217_n_105;
  wire grp_modulation_fu_217_n_106;
  wire grp_modulation_fu_217_n_107;
  wire grp_modulation_fu_217_n_108;
  wire grp_modulation_fu_217_n_109;
  wire grp_modulation_fu_217_n_110;
  wire grp_modulation_fu_217_n_111;
  wire grp_modulation_fu_217_n_112;
  wire grp_modulation_fu_217_n_113;
  wire grp_modulation_fu_217_n_114;
  wire grp_modulation_fu_217_n_115;
  wire grp_modulation_fu_217_n_116;
  wire grp_modulation_fu_217_n_117;
  wire grp_modulation_fu_217_n_118;
  wire grp_modulation_fu_217_n_119;
  wire grp_modulation_fu_217_n_120;
  wire grp_modulation_fu_217_n_121;
  wire grp_modulation_fu_217_n_122;
  wire grp_modulation_fu_217_n_123;
  wire grp_modulation_fu_217_n_124;
  wire grp_modulation_fu_217_n_125;
  wire grp_modulation_fu_217_n_126;
  wire grp_modulation_fu_217_n_127;
  wire grp_modulation_fu_217_n_128;
  wire grp_modulation_fu_217_n_129;
  wire grp_modulation_fu_217_n_130;
  wire grp_modulation_fu_217_n_131;
  wire grp_modulation_fu_217_n_132;
  wire grp_modulation_fu_217_n_133;
  wire grp_modulation_fu_217_n_134;
  wire grp_modulation_fu_217_n_135;
  wire grp_modulation_fu_217_n_136;
  wire grp_modulation_fu_217_n_137;
  wire grp_modulation_fu_217_n_138;
  wire grp_modulation_fu_217_n_139;
  wire grp_modulation_fu_217_n_140;
  wire grp_modulation_fu_217_n_141;
  wire grp_modulation_fu_217_n_142;
  wire grp_modulation_fu_217_n_143;
  wire grp_modulation_fu_217_n_144;
  wire grp_modulation_fu_217_n_145;
  wire grp_modulation_fu_217_n_146;
  wire grp_modulation_fu_217_n_147;
  wire grp_modulation_fu_217_n_148;
  wire grp_modulation_fu_217_n_149;
  wire grp_modulation_fu_217_n_150;
  wire grp_modulation_fu_217_n_151;
  wire grp_modulation_fu_217_n_152;
  wire grp_modulation_fu_217_n_153;
  wire grp_modulation_fu_217_n_154;
  wire grp_modulation_fu_217_n_155;
  wire grp_modulation_fu_217_n_156;
  wire grp_modulation_fu_217_n_157;
  wire grp_modulation_fu_217_n_158;
  wire grp_modulation_fu_217_n_159;
  wire grp_modulation_fu_217_n_160;
  wire grp_modulation_fu_217_n_161;
  wire grp_modulation_fu_217_n_162;
  wire grp_modulation_fu_217_n_163;
  wire grp_modulation_fu_217_n_164;
  wire grp_modulation_fu_217_n_165;
  wire grp_modulation_fu_217_n_166;
  wire grp_modulation_fu_217_n_167;
  wire grp_modulation_fu_217_n_168;
  wire grp_modulation_fu_217_n_169;
  wire grp_modulation_fu_217_n_170;
  wire grp_modulation_fu_217_n_171;
  wire grp_modulation_fu_217_n_172;
  wire grp_modulation_fu_217_n_173;
  wire grp_modulation_fu_217_n_174;
  wire grp_modulation_fu_217_n_175;
  wire grp_modulation_fu_217_n_176;
  wire grp_modulation_fu_217_n_177;
  wire grp_modulation_fu_217_n_178;
  wire grp_modulation_fu_217_n_179;
  wire grp_modulation_fu_217_n_180;
  wire grp_modulation_fu_217_n_181;
  wire grp_modulation_fu_217_n_182;
  wire grp_modulation_fu_217_n_183;
  wire grp_modulation_fu_217_n_184;
  wire grp_modulation_fu_217_n_185;
  wire grp_modulation_fu_217_n_186;
  wire grp_modulation_fu_217_n_187;
  wire grp_modulation_fu_217_n_188;
  wire grp_modulation_fu_217_n_189;
  wire grp_modulation_fu_217_n_190;
  wire grp_modulation_fu_217_n_191;
  wire grp_modulation_fu_217_n_192;
  wire grp_modulation_fu_217_n_193;
  wire grp_modulation_fu_217_n_194;
  wire grp_modulation_fu_217_n_195;
  wire grp_modulation_fu_217_n_196;
  wire grp_modulation_fu_217_n_197;
  wire grp_modulation_fu_217_n_198;
  wire grp_modulation_fu_217_n_199;
  wire grp_modulation_fu_217_n_200;
  wire grp_modulation_fu_217_n_201;
  wire grp_modulation_fu_217_n_202;
  wire grp_modulation_fu_217_n_203;
  wire grp_modulation_fu_217_n_204;
  wire grp_modulation_fu_217_n_205;
  wire grp_modulation_fu_217_n_206;
  wire grp_modulation_fu_217_n_207;
  wire grp_modulation_fu_217_n_208;
  wire grp_modulation_fu_217_n_209;
  wire grp_modulation_fu_217_n_210;
  wire grp_modulation_fu_217_n_31;
  wire grp_modulation_fu_217_n_32;
  wire grp_modulation_fu_217_n_33;
  wire grp_modulation_fu_217_n_34;
  wire grp_modulation_fu_217_n_35;
  wire grp_modulation_fu_217_n_36;
  wire grp_modulation_fu_217_n_37;
  wire grp_modulation_fu_217_n_38;
  wire grp_modulation_fu_217_n_39;
  wire grp_modulation_fu_217_n_40;
  wire grp_modulation_fu_217_n_41;
  wire grp_modulation_fu_217_n_42;
  wire grp_modulation_fu_217_n_43;
  wire grp_modulation_fu_217_n_44;
  wire grp_modulation_fu_217_n_45;
  wire grp_modulation_fu_217_n_46;
  wire grp_modulation_fu_217_n_47;
  wire grp_modulation_fu_217_n_48;
  wire grp_modulation_fu_217_n_49;
  wire grp_modulation_fu_217_n_50;
  wire grp_modulation_fu_217_n_51;
  wire grp_modulation_fu_217_n_52;
  wire grp_modulation_fu_217_n_53;
  wire grp_modulation_fu_217_n_54;
  wire grp_modulation_fu_217_n_55;
  wire grp_modulation_fu_217_n_56;
  wire grp_modulation_fu_217_n_57;
  wire grp_modulation_fu_217_n_58;
  wire grp_modulation_fu_217_n_59;
  wire grp_modulation_fu_217_n_60;
  wire grp_modulation_fu_217_n_61;
  wire grp_modulation_fu_217_n_62;
  wire grp_modulation_fu_217_n_63;
  wire grp_modulation_fu_217_n_64;
  wire grp_modulation_fu_217_n_65;
  wire grp_modulation_fu_217_n_66;
  wire grp_modulation_fu_217_n_67;
  wire grp_modulation_fu_217_n_68;
  wire grp_modulation_fu_217_n_69;
  wire grp_modulation_fu_217_n_70;
  wire grp_modulation_fu_217_n_71;
  wire grp_modulation_fu_217_n_72;
  wire grp_modulation_fu_217_n_73;
  wire grp_modulation_fu_217_n_74;
  wire grp_modulation_fu_217_n_75;
  wire grp_modulation_fu_217_n_76;
  wire grp_modulation_fu_217_n_77;
  wire grp_modulation_fu_217_n_78;
  wire grp_modulation_fu_217_n_79;
  wire grp_modulation_fu_217_n_80;
  wire grp_modulation_fu_217_n_81;
  wire grp_modulation_fu_217_n_82;
  wire grp_modulation_fu_217_n_83;
  wire grp_modulation_fu_217_n_84;
  wire grp_modulation_fu_217_n_85;
  wire grp_modulation_fu_217_n_86;
  wire grp_modulation_fu_217_n_87;
  wire grp_modulation_fu_217_n_88;
  wire grp_modulation_fu_217_n_89;
  wire grp_modulation_fu_217_n_90;
  wire grp_modulation_fu_217_n_91;
  wire grp_modulation_fu_217_n_92;
  wire grp_modulation_fu_217_n_93;
  wire grp_modulation_fu_217_n_94;
  wire grp_modulation_fu_217_n_95;
  wire grp_modulation_fu_217_n_96;
  wire grp_modulation_fu_217_n_97;
  wire grp_modulation_fu_217_n_98;
  wire grp_modulation_fu_217_n_99;
  wire icmp_ln879_fu_279_p2;
  wire icmp_ln879_reg_433;
  wire \icmp_ln879_reg_433[0]_i_1_n_0 ;
  wire index_V0;
  wire \index_V[0]_i_3_n_0 ;
  wire [13:0]index_V_lo_reg_428;
  wire [13:0]index_V_reg;
  wire \index_V_reg[0]_i_2_n_0 ;
  wire \index_V_reg[0]_i_2_n_1 ;
  wire \index_V_reg[0]_i_2_n_2 ;
  wire \index_V_reg[0]_i_2_n_3 ;
  wire \index_V_reg[0]_i_2_n_4 ;
  wire \index_V_reg[0]_i_2_n_5 ;
  wire \index_V_reg[0]_i_2_n_6 ;
  wire \index_V_reg[0]_i_2_n_7 ;
  wire \index_V_reg[12]_i_1_n_3 ;
  wire \index_V_reg[12]_i_1_n_6 ;
  wire \index_V_reg[12]_i_1_n_7 ;
  wire \index_V_reg[4]_i_1_n_0 ;
  wire \index_V_reg[4]_i_1_n_1 ;
  wire \index_V_reg[4]_i_1_n_2 ;
  wire \index_V_reg[4]_i_1_n_3 ;
  wire \index_V_reg[4]_i_1_n_4 ;
  wire \index_V_reg[4]_i_1_n_5 ;
  wire \index_V_reg[4]_i_1_n_6 ;
  wire \index_V_reg[4]_i_1_n_7 ;
  wire \index_V_reg[8]_i_1_n_0 ;
  wire \index_V_reg[8]_i_1_n_1 ;
  wire \index_V_reg[8]_i_1_n_2 ;
  wire \index_V_reg[8]_i_1_n_3 ;
  wire \index_V_reg[8]_i_1_n_4 ;
  wire \index_V_reg[8]_i_1_n_5 ;
  wire \index_V_reg[8]_i_1_n_6 ;
  wire \index_V_reg[8]_i_1_n_7 ;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [1:0]p_1;
  wire [0:0]q;
  wire [3:0]r_V_6_reg_119_reg;
  wire [3:0]r_V_6_reg_119_reg_0;
  wire [3:0]r_V_6_reg_119_reg_1;
  wire [1:0]r_V_6_reg_119_reg_2;
  wire [0:0]r_V_6_reg_119_reg_3;
  wire reg_resona;
  wire [44:0]reg_resona_1_reg;
  wire [44:0]reg_resona_reg;
  wire res_input_1_reg_4520;
  wire rst_app_re_reg_397_pp0_iter1_reg;
  wire rst_app_re_reg_397_pp0_iter2_reg;
  wire \rst_app_re_reg_397_reg[0]_0 ;
  wire [15:0]\twidd_re_V_1_reg_406_reg[15]_0 ;
  wire [31:0]twidd_tdata;
  wire we1;
  wire [3:1]\NLW_counter_V_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_counter_V_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_index_V_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_index_V_reg[12]_i_1_O_UNCONNECTED ;

  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__0
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep__0_0),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__1
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep__1_0),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__2
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(WEA[0]),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__3
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(WEA[1]),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__4
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep__5_0[0]),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__5
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep__5_0[1]),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep_rep
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep_rep_n_0),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep_rep__0
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep_rep__0_n_0),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep_rep__1
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep_rep__1_n_0),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep_rep__2
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep_rep__2_n_0),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep_rep__3
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep_rep__3_n_0),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep_rep__4
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep_rep__4_n_0),
        .R(control_data));
  system_vv_model_0_0_resonator_8 call_ret_resonator_fu_227
       (.O27(O27),
        .O28(O28),
        .S({grp_modulation_fu_217_n_123,grp_modulation_fu_217_n_124,grp_modulation_fu_217_n_125,grp_modulation_fu_217_n_126}),
        .add_ln703_1_fu_50_p2_carry__0_0({grp_modulation_fu_217_n_167,grp_modulation_fu_217_n_168,grp_modulation_fu_217_n_169,grp_modulation_fu_217_n_170}),
        .add_ln703_1_fu_50_p2_carry__1_0({grp_modulation_fu_217_n_171,grp_modulation_fu_217_n_172,grp_modulation_fu_217_n_173,grp_modulation_fu_217_n_174}),
        .add_ln703_fu_44_p2_carry__1_0({grp_modulation_fu_217_n_127,grp_modulation_fu_217_n_128,grp_modulation_fu_217_n_129,grp_modulation_fu_217_n_130}),
        .\reg_array[10].has_latency.u2 ({grp_modulation_fu_217_n_143,grp_modulation_fu_217_n_144,grp_modulation_fu_217_n_145,grp_modulation_fu_217_n_146}),
        .\reg_array[10].has_latency.u2_0 ({grp_modulation_fu_217_n_187,grp_modulation_fu_217_n_188,grp_modulation_fu_217_n_189,grp_modulation_fu_217_n_190}),
        .\reg_array[14].has_latency.u2 ({grp_modulation_fu_217_n_147,grp_modulation_fu_217_n_148,grp_modulation_fu_217_n_149,grp_modulation_fu_217_n_150}),
        .\reg_array[14].has_latency.u2_0 ({grp_modulation_fu_217_n_191,grp_modulation_fu_217_n_192,grp_modulation_fu_217_n_193,grp_modulation_fu_217_n_194}),
        .\reg_array[18].has_latency.u2 ({grp_modulation_fu_217_n_151,grp_modulation_fu_217_n_152,grp_modulation_fu_217_n_153,grp_modulation_fu_217_n_154}),
        .\reg_array[18].has_latency.u2_0 ({grp_modulation_fu_217_n_195,grp_modulation_fu_217_n_196,grp_modulation_fu_217_n_197,grp_modulation_fu_217_n_198}),
        .\reg_array[22].has_latency.u2 ({grp_modulation_fu_217_n_155,grp_modulation_fu_217_n_156,grp_modulation_fu_217_n_157,grp_modulation_fu_217_n_158}),
        .\reg_array[22].has_latency.u2_0 ({grp_modulation_fu_217_n_199,grp_modulation_fu_217_n_200,grp_modulation_fu_217_n_201,grp_modulation_fu_217_n_202}),
        .\reg_array[26].has_latency.u2 ({grp_modulation_fu_217_n_159,grp_modulation_fu_217_n_160,grp_modulation_fu_217_n_161,grp_modulation_fu_217_n_162}),
        .\reg_array[26].has_latency.u2_0 ({grp_modulation_fu_217_n_203,grp_modulation_fu_217_n_204,grp_modulation_fu_217_n_205,grp_modulation_fu_217_n_206}),
        .\reg_array[2].has_latency.u2 ({grp_modulation_fu_217_n_131,grp_modulation_fu_217_n_132,grp_modulation_fu_217_n_133,grp_modulation_fu_217_n_134}),
        .\reg_array[2].has_latency.u2_0 ({grp_modulation_fu_217_n_135,grp_modulation_fu_217_n_136,grp_modulation_fu_217_n_137,grp_modulation_fu_217_n_138}),
        .\reg_array[2].has_latency.u2_1 ({grp_modulation_fu_217_n_175,grp_modulation_fu_217_n_176,grp_modulation_fu_217_n_177,grp_modulation_fu_217_n_178}),
        .\reg_array[2].has_latency.u2_2 ({grp_modulation_fu_217_n_179,grp_modulation_fu_217_n_180,grp_modulation_fu_217_n_181,grp_modulation_fu_217_n_182}),
        .\reg_array[30].has_latency.u2 ({grp_modulation_fu_217_n_163,grp_modulation_fu_217_n_164,grp_modulation_fu_217_n_165,grp_modulation_fu_217_n_166}),
        .\reg_array[30].has_latency.u2_0 ({grp_modulation_fu_217_n_207,grp_modulation_fu_217_n_208,grp_modulation_fu_217_n_209,grp_modulation_fu_217_n_210}),
        .\reg_array[31].has_latency.u2 (grp_modulation_fu_217_n_31),
        .\reg_array[31].has_latency.u2_0 (grp_modulation_fu_217_n_32),
        .\reg_array[6].has_latency.u2 ({grp_modulation_fu_217_n_139,grp_modulation_fu_217_n_140,grp_modulation_fu_217_n_141,grp_modulation_fu_217_n_142}),
        .\reg_array[6].has_latency.u2_0 ({grp_modulation_fu_217_n_183,grp_modulation_fu_217_n_184,grp_modulation_fu_217_n_185,grp_modulation_fu_217_n_186}),
        .reg_resona_1_reg(reg_resona_1_reg[43:0]),
        .reg_resona_reg(reg_resona_reg[43:0]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter_V[0]_i_3 
       (.I0(counter_V_reg[0]),
        .O(\counter_V[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[0] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_2_n_7 ),
        .Q(counter_V_reg[0]),
        .R(flag));
  CARRY4 \counter_V_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\counter_V_reg[0]_i_2_n_0 ,\counter_V_reg[0]_i_2_n_1 ,\counter_V_reg[0]_i_2_n_2 ,\counter_V_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\counter_V_reg[0]_i_2_n_4 ,\counter_V_reg[0]_i_2_n_5 ,\counter_V_reg[0]_i_2_n_6 ,\counter_V_reg[0]_i_2_n_7 }),
        .S({counter_V_reg[3:1],\counter_V[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[10] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1_n_5 ),
        .Q(counter_V_reg[10]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[11] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1_n_4 ),
        .Q(counter_V_reg[11]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[12] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[12]_i_1_n_7 ),
        .Q(counter_V_reg[12]),
        .R(flag));
  CARRY4 \counter_V_reg[12]_i_1 
       (.CI(\counter_V_reg[8]_i_1_n_0 ),
        .CO({\NLW_counter_V_reg[12]_i_1_CO_UNCONNECTED [3:1],\counter_V_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_counter_V_reg[12]_i_1_O_UNCONNECTED [3:2],\counter_V_reg[12]_i_1_n_6 ,\counter_V_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,counter_V_reg[13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[13] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[12]_i_1_n_6 ),
        .Q(counter_V_reg[13]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[1] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_2_n_6 ),
        .Q(counter_V_reg[1]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[2] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_2_n_5 ),
        .Q(counter_V_reg[2]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[3] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_2_n_4 ),
        .Q(counter_V_reg[3]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[4] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1_n_7 ),
        .Q(counter_V_reg[4]),
        .R(flag));
  CARRY4 \counter_V_reg[4]_i_1 
       (.CI(\counter_V_reg[0]_i_2_n_0 ),
        .CO({\counter_V_reg[4]_i_1_n_0 ,\counter_V_reg[4]_i_1_n_1 ,\counter_V_reg[4]_i_1_n_2 ,\counter_V_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_V_reg[4]_i_1_n_4 ,\counter_V_reg[4]_i_1_n_5 ,\counter_V_reg[4]_i_1_n_6 ,\counter_V_reg[4]_i_1_n_7 }),
        .S(counter_V_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[5] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1_n_6 ),
        .Q(counter_V_reg[5]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[6] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1_n_5 ),
        .Q(counter_V_reg[6]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[7] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1_n_4 ),
        .Q(counter_V_reg[7]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[8] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1_n_7 ),
        .Q(counter_V_reg[8]),
        .R(flag));
  CARRY4 \counter_V_reg[8]_i_1 
       (.CI(\counter_V_reg[4]_i_1_n_0 ),
        .CO({\counter_V_reg[8]_i_1_n_0 ,\counter_V_reg[8]_i_1_n_1 ,\counter_V_reg[8]_i_1_n_2 ,\counter_V_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_V_reg[8]_i_1_n_4 ,\counter_V_reg[8]_i_1_n_5 ,\counter_V_reg[8]_i_1_n_6 ,\counter_V_reg[8]_i_1_n_7 }),
        .S(counter_V_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[9] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1_n_6 ),
        .Q(counter_V_reg[9]),
        .R(flag));
  system_vv_model_0_0_msdft_deOg_9 delay_im_V_U
       (.ADDRBWRADDR(index_V_reg),
        .Q(index_V_lo_reg_428),
        .S({delay_im_V_U_n_0,delay_im_V_U_n_1}),
        .WEA(ap_enable_reg_pp0_iter1_reg_rep_rep__1_n_0),
        .clk(clk),
        .flag_load_reg_423(flag_load_reg_423),
        .icmp_ln879_reg_433(icmp_ln879_reg_433),
        .\icmp_ln879_reg_433_reg[0] ({delay_im_V_U_n_2,delay_im_V_U_n_3,delay_im_V_U_n_4,delay_im_V_U_n_5}),
        .\icmp_ln879_reg_433_reg[0]_0 ({delay_im_V_U_n_6,delay_im_V_U_n_7,delay_im_V_U_n_8,delay_im_V_U_n_9}),
        .\icmp_ln879_reg_433_reg[0]_1 ({delay_im_V_U_n_10,delay_im_V_U_n_11,delay_im_V_U_n_12,delay_im_V_U_n_13}),
        .q(q),
        .ram_reg_0(we1),
        .ret_V_2_fu_66_p2_carry__1(\rst_app_re_reg_397_reg[0]_0 ));
  system_vv_model_0_0_msdft_deOg_10 delay_re_V_U
       (.ADDRBWRADDR(index_V_reg),
        .Q(index_V_lo_reg_428),
        .S({delay_re_V_U_n_0,delay_re_V_U_n_1}),
        .WEA(ap_enable_reg_pp0_iter1_reg_rep_rep__2_n_0),
        .ap_enable_reg_pp0_iter1_reg_rep(we1),
        .clk(clk),
        .d1(din_re_V_r_reg_417),
        .\din_re_V_r_reg_417_reg[11] ({delay_re_V_U_n_2,delay_re_V_U_n_3,delay_re_V_U_n_4,delay_re_V_U_n_5}),
        .\din_re_V_r_reg_417_reg[3] ({delay_re_V_U_n_10,delay_re_V_U_n_11,delay_re_V_U_n_12,delay_re_V_U_n_13}),
        .\din_re_V_r_reg_417_reg[7] ({delay_re_V_U_n_6,delay_re_V_U_n_7,delay_re_V_U_n_8,delay_re_V_U_n_9}),
        .flag_load_reg_423(flag_load_reg_423),
        .icmp_ln879_reg_433(icmp_ln879_reg_433),
        .q(q),
        .ram_reg_0(\rst_app_re_reg_397_reg[0]_0 ),
        .ram_reg_0_0(ap_enable_reg_pp0_iter1_reg_rep_n_0),
        .ram_reg_3(ap_enable_reg_pp0_iter1_reg_rep_rep__1_n_0),
        .ram_reg_5({ap_enable_reg_pp0_iter1_reg_rep_rep__3_n_0,ap_enable_reg_pp0_iter1_reg_rep_rep__4_n_0}));
  FDRE \din_re_V_r_reg_417_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [0]),
        .Q(din_re_V_r_reg_417[0]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [10]),
        .Q(din_re_V_r_reg_417[10]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [11]),
        .Q(din_re_V_r_reg_417[11]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [12]),
        .Q(din_re_V_r_reg_417[12]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [13]),
        .Q(din_re_V_r_reg_417[13]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [1]),
        .Q(din_re_V_r_reg_417[1]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [2]),
        .Q(din_re_V_r_reg_417[2]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [3]),
        .Q(din_re_V_r_reg_417[3]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [4]),
        .Q(din_re_V_r_reg_417[4]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [5]),
        .Q(din_re_V_r_reg_417[5]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [6]),
        .Q(din_re_V_r_reg_417[6]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [7]),
        .Q(din_re_V_r_reg_417[7]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [8]),
        .Q(din_re_V_r_reg_417[8]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [9]),
        .Q(din_re_V_r_reg_417[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFC4C)) 
    \flag[0]_i_1 
       (.I0(icmp_ln879_fu_279_p2),
        .I1(\flag_reg_n_0_[0] ),
        .I2(q),
        .I3(control_data),
        .O(\flag[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \flag[0]_i_2 
       (.I0(\flag[0]_i_3_n_0 ),
        .I1(\flag[0]_i_4_n_0 ),
        .I2(counter_V_reg[8]),
        .I3(counter_V_reg[5]),
        .I4(counter_V_reg[10]),
        .I5(counter_V_reg[4]),
        .O(icmp_ln879_fu_279_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \flag[0]_i_3 
       (.I0(counter_V_reg[9]),
        .I1(counter_V_reg[11]),
        .I2(counter_V_reg[2]),
        .I3(counter_V_reg[6]),
        .I4(counter_V_reg[0]),
        .I5(counter_V_reg[13]),
        .O(\flag[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \flag[0]_i_4 
       (.I0(counter_V_reg[12]),
        .I1(counter_V_reg[7]),
        .I2(counter_V_reg[3]),
        .I3(counter_V_reg[1]),
        .O(\flag[0]_i_4_n_0 ));
  FDRE \flag_load_reg_423_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\flag_reg_n_0_[0] ),
        .Q(flag_load_reg_423),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \flag_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\flag[0]_i_1_n_0 ),
        .Q(\flag_reg_n_0_[0] ),
        .R(1'b0));
  system_vv_model_0_0_comb_filte_11 grp_comb_filte_fu_235
       (.B({grp_comb_filte_fu_235_n_0,grp_comb_filte_fu_235_n_1,grp_comb_filte_fu_235_n_2,grp_comb_filte_fu_235_n_3,grp_comb_filte_fu_235_n_4,grp_comb_filte_fu_235_n_5,grp_comb_filte_fu_235_n_6,grp_comb_filte_fu_235_n_7,grp_comb_filte_fu_235_n_8,grp_comb_filte_fu_235_n_9,grp_comb_filte_fu_235_n_10,grp_comb_filte_fu_235_n_11,grp_comb_filte_fu_235_n_12,grp_comb_filte_fu_235_n_13,grp_comb_filte_fu_235_n_14}),
        .S({delay_re_V_U_n_0,delay_re_V_U_n_1}),
        .ap_enable_reg_pp0_iter1_reg_rep({grp_comb_filte_fu_235_n_15,grp_comb_filte_fu_235_n_16,grp_comb_filte_fu_235_n_17,grp_comb_filte_fu_235_n_18,grp_comb_filte_fu_235_n_19,grp_comb_filte_fu_235_n_20,grp_comb_filte_fu_235_n_21,grp_comb_filte_fu_235_n_22,grp_comb_filte_fu_235_n_23,grp_comb_filte_fu_235_n_24,grp_comb_filte_fu_235_n_25,grp_comb_filte_fu_235_n_26,grp_comb_filte_fu_235_n_27,grp_comb_filte_fu_235_n_28,grp_comb_filte_fu_235_n_29}),
        .d1(din_re_V_r_reg_417),
        .p({delay_im_V_U_n_2,delay_im_V_U_n_3,delay_im_V_U_n_4,delay_im_V_U_n_5}),
        .p_0({delay_im_V_U_n_6,delay_im_V_U_n_7,delay_im_V_U_n_8,delay_im_V_U_n_9}),
        .p_1({delay_im_V_U_n_10,delay_im_V_U_n_11,delay_im_V_U_n_12,delay_im_V_U_n_13}),
        .p_2({delay_im_V_U_n_0,delay_im_V_U_n_1}),
        .p_3(ap_enable_reg_pp0_iter1_reg_rep_rep_n_0),
        .r_V_8_reg_129_reg({delay_re_V_U_n_10,delay_re_V_U_n_11,delay_re_V_U_n_12,delay_re_V_U_n_13}),
        .r_V_8_reg_129_reg_0({delay_re_V_U_n_6,delay_re_V_U_n_7,delay_re_V_U_n_8,delay_re_V_U_n_9}),
        .r_V_8_reg_129_reg_1({delay_re_V_U_n_2,delay_re_V_U_n_3,delay_re_V_U_n_4,delay_re_V_U_n_5}),
        .r_V_8_reg_129_reg_2(\rst_app_re_reg_397_reg[0]_0 ),
        .r_V_8_reg_129_reg_3(ap_enable_reg_pp0_iter1_reg_rep_n_0));
  system_vv_model_0_0_modulation_12 grp_modulation_fu_217
       (.A(A),
        .B({grp_comb_filte_fu_235_n_0,grp_comb_filte_fu_235_n_1,grp_comb_filte_fu_235_n_2,grp_comb_filte_fu_235_n_3,grp_comb_filte_fu_235_n_4,grp_comb_filte_fu_235_n_5,grp_comb_filte_fu_235_n_6,grp_comb_filte_fu_235_n_7,grp_comb_filte_fu_235_n_8,grp_comb_filte_fu_235_n_9,grp_comb_filte_fu_235_n_10,grp_comb_filte_fu_235_n_11,grp_comb_filte_fu_235_n_12,grp_comb_filte_fu_235_n_13,grp_comb_filte_fu_235_n_14}),
        .CO(CO),
        .O(O),
        .S({grp_modulation_fu_217_n_123,grp_modulation_fu_217_n_124,grp_modulation_fu_217_n_125,grp_modulation_fu_217_n_126}),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(B),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .clk(clk),
        .p({grp_modulation_fu_217_n_33,grp_modulation_fu_217_n_34,grp_modulation_fu_217_n_35,grp_modulation_fu_217_n_36}),
        .p_0({grp_modulation_fu_217_n_37,grp_modulation_fu_217_n_38,grp_modulation_fu_217_n_39,grp_modulation_fu_217_n_40}),
        .p_1({grp_modulation_fu_217_n_41,grp_modulation_fu_217_n_42,grp_modulation_fu_217_n_43,grp_modulation_fu_217_n_44}),
        .p_10(grp_modulation_fu_217_n_77),
        .p_11({grp_modulation_fu_217_n_78,grp_modulation_fu_217_n_79,grp_modulation_fu_217_n_80,grp_modulation_fu_217_n_81}),
        .p_12({grp_modulation_fu_217_n_82,grp_modulation_fu_217_n_83,grp_modulation_fu_217_n_84,grp_modulation_fu_217_n_85}),
        .p_13({grp_modulation_fu_217_n_86,grp_modulation_fu_217_n_87,grp_modulation_fu_217_n_88,grp_modulation_fu_217_n_89}),
        .p_14({grp_modulation_fu_217_n_90,grp_modulation_fu_217_n_91,grp_modulation_fu_217_n_92,grp_modulation_fu_217_n_93}),
        .p_15({grp_modulation_fu_217_n_94,grp_modulation_fu_217_n_95,grp_modulation_fu_217_n_96,grp_modulation_fu_217_n_97}),
        .p_16({grp_modulation_fu_217_n_98,grp_modulation_fu_217_n_99,grp_modulation_fu_217_n_100,grp_modulation_fu_217_n_101}),
        .p_17({grp_modulation_fu_217_n_102,grp_modulation_fu_217_n_103,grp_modulation_fu_217_n_104,grp_modulation_fu_217_n_105}),
        .p_18({grp_modulation_fu_217_n_106,grp_modulation_fu_217_n_107,grp_modulation_fu_217_n_108,grp_modulation_fu_217_n_109}),
        .p_19({grp_modulation_fu_217_n_110,grp_modulation_fu_217_n_111,grp_modulation_fu_217_n_112,grp_modulation_fu_217_n_113}),
        .p_2({grp_modulation_fu_217_n_45,grp_modulation_fu_217_n_46,grp_modulation_fu_217_n_47,grp_modulation_fu_217_n_48}),
        .p_20({grp_modulation_fu_217_n_114,grp_modulation_fu_217_n_115,grp_modulation_fu_217_n_116,grp_modulation_fu_217_n_117}),
        .p_21({grp_modulation_fu_217_n_118,grp_modulation_fu_217_n_119,grp_modulation_fu_217_n_120,grp_modulation_fu_217_n_121}),
        .p_22(grp_modulation_fu_217_n_122),
        .p_23(ap_enable_reg_pp0_iter1_reg_rep_rep__0_n_0),
        .p_24(\twidd_re_V_1_reg_406_reg[15]_0 ),
        .p_25(ap_enable_reg_pp0_iter1_reg_rep__0_0),
        .p_26(\rst_app_re_reg_397_reg[0]_0 ),
        .p_27(p),
        .p_28(p_0),
        .p_29(p_1),
        .p_3({grp_modulation_fu_217_n_49,grp_modulation_fu_217_n_50,grp_modulation_fu_217_n_51,grp_modulation_fu_217_n_52}),
        .p_4({grp_modulation_fu_217_n_53,grp_modulation_fu_217_n_54,grp_modulation_fu_217_n_55,grp_modulation_fu_217_n_56}),
        .p_5({grp_modulation_fu_217_n_57,grp_modulation_fu_217_n_58,grp_modulation_fu_217_n_59,grp_modulation_fu_217_n_60}),
        .p_6({grp_modulation_fu_217_n_61,grp_modulation_fu_217_n_62,grp_modulation_fu_217_n_63,grp_modulation_fu_217_n_64}),
        .p_7({grp_modulation_fu_217_n_65,grp_modulation_fu_217_n_66,grp_modulation_fu_217_n_67,grp_modulation_fu_217_n_68}),
        .p_8({grp_modulation_fu_217_n_69,grp_modulation_fu_217_n_70,grp_modulation_fu_217_n_71,grp_modulation_fu_217_n_72}),
        .p_9({grp_modulation_fu_217_n_73,grp_modulation_fu_217_n_74,grp_modulation_fu_217_n_75,grp_modulation_fu_217_n_76}),
        .r_V_6_reg_119_reg_0(r_V_6_reg_119_reg),
        .r_V_6_reg_119_reg_1(r_V_6_reg_119_reg_0),
        .r_V_6_reg_119_reg_2(r_V_6_reg_119_reg_1),
        .r_V_6_reg_119_reg_3(r_V_6_reg_119_reg_2),
        .r_V_6_reg_119_reg_4(r_V_6_reg_119_reg_3),
        .r_V_8_reg_129_reg_0({grp_comb_filte_fu_235_n_15,grp_comb_filte_fu_235_n_16,grp_comb_filte_fu_235_n_17,grp_comb_filte_fu_235_n_18,grp_comb_filte_fu_235_n_19,grp_comb_filte_fu_235_n_20,grp_comb_filte_fu_235_n_21,grp_comb_filte_fu_235_n_22,grp_comb_filte_fu_235_n_23,grp_comb_filte_fu_235_n_24,grp_comb_filte_fu_235_n_25,grp_comb_filte_fu_235_n_26,grp_comb_filte_fu_235_n_27,grp_comb_filte_fu_235_n_28,grp_comb_filte_fu_235_n_29}),
        .reg_resona_1_reg(reg_resona_1_reg),
        .\reg_resona_1_reg[11] ({grp_modulation_fu_217_n_175,grp_modulation_fu_217_n_176,grp_modulation_fu_217_n_177,grp_modulation_fu_217_n_178}),
        .\reg_resona_1_reg[15] ({grp_modulation_fu_217_n_179,grp_modulation_fu_217_n_180,grp_modulation_fu_217_n_181,grp_modulation_fu_217_n_182}),
        .\reg_resona_1_reg[19] ({grp_modulation_fu_217_n_183,grp_modulation_fu_217_n_184,grp_modulation_fu_217_n_185,grp_modulation_fu_217_n_186}),
        .\reg_resona_1_reg[23] ({grp_modulation_fu_217_n_187,grp_modulation_fu_217_n_188,grp_modulation_fu_217_n_189,grp_modulation_fu_217_n_190}),
        .\reg_resona_1_reg[27] ({grp_modulation_fu_217_n_191,grp_modulation_fu_217_n_192,grp_modulation_fu_217_n_193,grp_modulation_fu_217_n_194}),
        .\reg_resona_1_reg[31] ({grp_modulation_fu_217_n_195,grp_modulation_fu_217_n_196,grp_modulation_fu_217_n_197,grp_modulation_fu_217_n_198}),
        .\reg_resona_1_reg[35] ({grp_modulation_fu_217_n_199,grp_modulation_fu_217_n_200,grp_modulation_fu_217_n_201,grp_modulation_fu_217_n_202}),
        .\reg_resona_1_reg[39] ({grp_modulation_fu_217_n_203,grp_modulation_fu_217_n_204,grp_modulation_fu_217_n_205,grp_modulation_fu_217_n_206}),
        .\reg_resona_1_reg[3] ({grp_modulation_fu_217_n_167,grp_modulation_fu_217_n_168,grp_modulation_fu_217_n_169,grp_modulation_fu_217_n_170}),
        .\reg_resona_1_reg[43] ({grp_modulation_fu_217_n_207,grp_modulation_fu_217_n_208,grp_modulation_fu_217_n_209,grp_modulation_fu_217_n_210}),
        .\reg_resona_1_reg[44] (grp_modulation_fu_217_n_32),
        .\reg_resona_1_reg[7] ({grp_modulation_fu_217_n_171,grp_modulation_fu_217_n_172,grp_modulation_fu_217_n_173,grp_modulation_fu_217_n_174}),
        .reg_resona_reg(reg_resona_reg),
        .\reg_resona_reg[11] ({grp_modulation_fu_217_n_131,grp_modulation_fu_217_n_132,grp_modulation_fu_217_n_133,grp_modulation_fu_217_n_134}),
        .\reg_resona_reg[15] ({grp_modulation_fu_217_n_135,grp_modulation_fu_217_n_136,grp_modulation_fu_217_n_137,grp_modulation_fu_217_n_138}),
        .\reg_resona_reg[19] ({grp_modulation_fu_217_n_139,grp_modulation_fu_217_n_140,grp_modulation_fu_217_n_141,grp_modulation_fu_217_n_142}),
        .\reg_resona_reg[23] ({grp_modulation_fu_217_n_143,grp_modulation_fu_217_n_144,grp_modulation_fu_217_n_145,grp_modulation_fu_217_n_146}),
        .\reg_resona_reg[27] ({grp_modulation_fu_217_n_147,grp_modulation_fu_217_n_148,grp_modulation_fu_217_n_149,grp_modulation_fu_217_n_150}),
        .\reg_resona_reg[31] ({grp_modulation_fu_217_n_151,grp_modulation_fu_217_n_152,grp_modulation_fu_217_n_153,grp_modulation_fu_217_n_154}),
        .\reg_resona_reg[35] ({grp_modulation_fu_217_n_155,grp_modulation_fu_217_n_156,grp_modulation_fu_217_n_157,grp_modulation_fu_217_n_158}),
        .\reg_resona_reg[39] ({grp_modulation_fu_217_n_159,grp_modulation_fu_217_n_160,grp_modulation_fu_217_n_161,grp_modulation_fu_217_n_162}),
        .\reg_resona_reg[43] ({grp_modulation_fu_217_n_163,grp_modulation_fu_217_n_164,grp_modulation_fu_217_n_165,grp_modulation_fu_217_n_166}),
        .\reg_resona_reg[44] (grp_modulation_fu_217_n_31),
        .\reg_resona_reg[7] ({grp_modulation_fu_217_n_127,grp_modulation_fu_217_n_128,grp_modulation_fu_217_n_129,grp_modulation_fu_217_n_130}),
        .res_input_1_reg_4520(res_input_1_reg_4520),
        .rst_app_re_reg_397_pp0_iter2_reg(rst_app_re_reg_397_pp0_iter2_reg),
        .twidd_tdata(twidd_tdata));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln879_reg_433[0]_i_1 
       (.I0(icmp_ln879_reg_433),
        .I1(control_data),
        .I2(\flag_reg_n_0_[0] ),
        .I3(icmp_ln879_fu_279_p2),
        .O(\icmp_ln879_reg_433[0]_i_1_n_0 ));
  FDRE \icmp_ln879_reg_433_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\icmp_ln879_reg_433[0]_i_1_n_0 ),
        .Q(icmp_ln879_reg_433),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \index_V[0]_i_3 
       (.I0(index_V_reg[0]),
        .O(\index_V[0]_i_3_n_0 ));
  FDRE \index_V_lo_reg_428_reg[0] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[0]),
        .Q(index_V_lo_reg_428[0]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[10] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[10]),
        .Q(index_V_lo_reg_428[10]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[11] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[11]),
        .Q(index_V_lo_reg_428[11]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[12] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[12]),
        .Q(index_V_lo_reg_428[12]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[13] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[13]),
        .Q(index_V_lo_reg_428[13]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[1] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[1]),
        .Q(index_V_lo_reg_428[1]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[2] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[2]),
        .Q(index_V_lo_reg_428[2]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[3] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[3]),
        .Q(index_V_lo_reg_428[3]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[4] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[4]),
        .Q(index_V_lo_reg_428[4]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[5] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[5]),
        .Q(index_V_lo_reg_428[5]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[6] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[6]),
        .Q(index_V_lo_reg_428[6]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[7] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[7]),
        .Q(index_V_lo_reg_428[7]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[8] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[8]),
        .Q(index_V_lo_reg_428[8]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[9] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[9]),
        .Q(index_V_lo_reg_428[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[0] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_2_n_7 ),
        .Q(index_V_reg[0]),
        .R(1'b0));
  CARRY4 \index_V_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\index_V_reg[0]_i_2_n_0 ,\index_V_reg[0]_i_2_n_1 ,\index_V_reg[0]_i_2_n_2 ,\index_V_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\index_V_reg[0]_i_2_n_4 ,\index_V_reg[0]_i_2_n_5 ,\index_V_reg[0]_i_2_n_6 ,\index_V_reg[0]_i_2_n_7 }),
        .S({index_V_reg[3:1],\index_V[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[10] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1_n_5 ),
        .Q(index_V_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[11] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1_n_4 ),
        .Q(index_V_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[12] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[12]_i_1_n_7 ),
        .Q(index_V_reg[12]),
        .R(1'b0));
  CARRY4 \index_V_reg[12]_i_1 
       (.CI(\index_V_reg[8]_i_1_n_0 ),
        .CO({\NLW_index_V_reg[12]_i_1_CO_UNCONNECTED [3:1],\index_V_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_index_V_reg[12]_i_1_O_UNCONNECTED [3:2],\index_V_reg[12]_i_1_n_6 ,\index_V_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,index_V_reg[13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[13] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[12]_i_1_n_6 ),
        .Q(index_V_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[1] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_2_n_6 ),
        .Q(index_V_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[2] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_2_n_5 ),
        .Q(index_V_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[3] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_2_n_4 ),
        .Q(index_V_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[4] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1_n_7 ),
        .Q(index_V_reg[4]),
        .R(1'b0));
  CARRY4 \index_V_reg[4]_i_1 
       (.CI(\index_V_reg[0]_i_2_n_0 ),
        .CO({\index_V_reg[4]_i_1_n_0 ,\index_V_reg[4]_i_1_n_1 ,\index_V_reg[4]_i_1_n_2 ,\index_V_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\index_V_reg[4]_i_1_n_4 ,\index_V_reg[4]_i_1_n_5 ,\index_V_reg[4]_i_1_n_6 ,\index_V_reg[4]_i_1_n_7 }),
        .S(index_V_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[5] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1_n_6 ),
        .Q(index_V_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[6] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1_n_5 ),
        .Q(index_V_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[7] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1_n_4 ),
        .Q(index_V_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[8] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1_n_7 ),
        .Q(index_V_reg[8]),
        .R(1'b0));
  CARRY4 \index_V_reg[8]_i_1 
       (.CI(\index_V_reg[4]_i_1_n_0 ),
        .CO({\index_V_reg[8]_i_1_n_0 ,\index_V_reg[8]_i_1_n_1 ,\index_V_reg[8]_i_1_n_2 ,\index_V_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\index_V_reg[8]_i_1_n_4 ,\index_V_reg[8]_i_1_n_5 ,\index_V_reg[8]_i_1_n_6 ,\index_V_reg[8]_i_1_n_7 }),
        .S(index_V_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[9] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1_n_6 ),
        .Q(index_V_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[0] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_81),
        .Q(reg_resona_1_reg[0]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[10] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_87),
        .Q(reg_resona_1_reg[10]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[11] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_86),
        .Q(reg_resona_1_reg[11]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[12] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_93),
        .Q(reg_resona_1_reg[12]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[13] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_92),
        .Q(reg_resona_1_reg[13]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[14] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_91),
        .Q(reg_resona_1_reg[14]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[15] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_90),
        .Q(reg_resona_1_reg[15]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[16] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_97),
        .Q(reg_resona_1_reg[16]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[17] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_96),
        .Q(reg_resona_1_reg[17]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[18] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_95),
        .Q(reg_resona_1_reg[18]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[19] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_94),
        .Q(reg_resona_1_reg[19]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[1] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_80),
        .Q(reg_resona_1_reg[1]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[20] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_101),
        .Q(reg_resona_1_reg[20]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[21] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_100),
        .Q(reg_resona_1_reg[21]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[22] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_99),
        .Q(reg_resona_1_reg[22]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[23] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_98),
        .Q(reg_resona_1_reg[23]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[24] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_105),
        .Q(reg_resona_1_reg[24]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[25] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_104),
        .Q(reg_resona_1_reg[25]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[26] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_103),
        .Q(reg_resona_1_reg[26]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[27] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_102),
        .Q(reg_resona_1_reg[27]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[28] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_109),
        .Q(reg_resona_1_reg[28]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[29] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_108),
        .Q(reg_resona_1_reg[29]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[2] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_79),
        .Q(reg_resona_1_reg[2]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[30] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_107),
        .Q(reg_resona_1_reg[30]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[31] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_106),
        .Q(reg_resona_1_reg[31]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[32] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_113),
        .Q(reg_resona_1_reg[32]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[33] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_112),
        .Q(reg_resona_1_reg[33]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[34] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_111),
        .Q(reg_resona_1_reg[34]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[35] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_110),
        .Q(reg_resona_1_reg[35]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[36] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_117),
        .Q(reg_resona_1_reg[36]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[37] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_116),
        .Q(reg_resona_1_reg[37]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[38] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_115),
        .Q(reg_resona_1_reg[38]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[39] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_114),
        .Q(reg_resona_1_reg[39]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[3] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_78),
        .Q(reg_resona_1_reg[3]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[40] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_121),
        .Q(reg_resona_1_reg[40]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[41] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_120),
        .Q(reg_resona_1_reg[41]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[42] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_119),
        .Q(reg_resona_1_reg[42]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[43] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_118),
        .Q(reg_resona_1_reg[43]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[44] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_122),
        .Q(reg_resona_1_reg[44]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[4] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_85),
        .Q(reg_resona_1_reg[4]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[5] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_84),
        .Q(reg_resona_1_reg[5]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[6] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_83),
        .Q(reg_resona_1_reg[6]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[7] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_82),
        .Q(reg_resona_1_reg[7]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[8] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_89),
        .Q(reg_resona_1_reg[8]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[9] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_88),
        .Q(reg_resona_1_reg[9]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[0] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_36),
        .Q(reg_resona_reg[0]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[10] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_42),
        .Q(reg_resona_reg[10]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[11] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_41),
        .Q(reg_resona_reg[11]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[12] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_48),
        .Q(reg_resona_reg[12]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[13] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_47),
        .Q(reg_resona_reg[13]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[14] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_46),
        .Q(reg_resona_reg[14]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[15] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_45),
        .Q(reg_resona_reg[15]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[16] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_52),
        .Q(reg_resona_reg[16]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[17] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_51),
        .Q(reg_resona_reg[17]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[18] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_50),
        .Q(reg_resona_reg[18]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[19] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_49),
        .Q(reg_resona_reg[19]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[1] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_35),
        .Q(reg_resona_reg[1]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[20] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_56),
        .Q(reg_resona_reg[20]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[21] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_55),
        .Q(reg_resona_reg[21]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[22] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_54),
        .Q(reg_resona_reg[22]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[23] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_53),
        .Q(reg_resona_reg[23]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[24] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_60),
        .Q(reg_resona_reg[24]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[25] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_59),
        .Q(reg_resona_reg[25]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[26] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_58),
        .Q(reg_resona_reg[26]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[27] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_57),
        .Q(reg_resona_reg[27]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[28] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_64),
        .Q(reg_resona_reg[28]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[29] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_63),
        .Q(reg_resona_reg[29]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[2] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_34),
        .Q(reg_resona_reg[2]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[30] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_62),
        .Q(reg_resona_reg[30]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[31] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_61),
        .Q(reg_resona_reg[31]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[32] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_68),
        .Q(reg_resona_reg[32]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[33] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_67),
        .Q(reg_resona_reg[33]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[34] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_66),
        .Q(reg_resona_reg[34]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[35] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_65),
        .Q(reg_resona_reg[35]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[36] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_72),
        .Q(reg_resona_reg[36]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[37] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_71),
        .Q(reg_resona_reg[37]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[38] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_70),
        .Q(reg_resona_reg[38]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[39] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_69),
        .Q(reg_resona_reg[39]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[3] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_33),
        .Q(reg_resona_reg[3]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[40] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_76),
        .Q(reg_resona_reg[40]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[41] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_75),
        .Q(reg_resona_reg[41]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[42] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_74),
        .Q(reg_resona_reg[42]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[43] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_73),
        .Q(reg_resona_reg[43]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[44] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_77),
        .Q(reg_resona_reg[44]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[4] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_40),
        .Q(reg_resona_reg[4]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[5] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_39),
        .Q(reg_resona_reg[5]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[6] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_38),
        .Q(reg_resona_reg[6]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[7] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_37),
        .Q(reg_resona_reg[7]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[8] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_44),
        .Q(reg_resona_reg[8]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[9] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_43),
        .Q(reg_resona_reg[9]),
        .R(reg_resona));
  FDRE \rst_app_re_reg_397_pp0_iter1_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\rst_app_re_reg_397_reg[0]_0 ),
        .Q(rst_app_re_reg_397_pp0_iter1_reg),
        .R(1'b0));
  FDRE \rst_app_re_reg_397_pp0_iter2_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rst_app_re_reg_397_pp0_iter1_reg),
        .Q(rst_app_re_reg_397_pp0_iter2_reg),
        .R(1'b0));
  FDRE \rst_app_re_reg_397_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(control_data),
        .Q(\rst_app_re_reg_397_reg[0]_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_1_reg_401_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[16]),
        .Q(A[0]),
        .R(1'b0));
  FDRE \twidd_im_V_1_reg_401_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[26]),
        .Q(A[10]),
        .R(1'b0));
  FDRE \twidd_im_V_1_reg_401_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[27]),
        .Q(A[11]),
        .R(1'b0));
  FDRE \twidd_im_V_1_reg_401_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[28]),
        .Q(A[12]),
        .R(1'b0));
  FDRE \twidd_im_V_1_reg_401_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[29]),
        .Q(A[13]),
        .R(1'b0));
  FDRE \twidd_im_V_1_reg_401_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[30]),
        .Q(A[14]),
        .R(1'b0));
  FDRE \twidd_im_V_1_reg_401_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[31]),
        .Q(A[15]),
        .R(1'b0));
  FDRE \twidd_im_V_1_reg_401_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[17]),
        .Q(A[1]),
        .R(1'b0));
  FDRE \twidd_im_V_1_reg_401_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[18]),
        .Q(A[2]),
        .R(1'b0));
  FDRE \twidd_im_V_1_reg_401_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[19]),
        .Q(A[3]),
        .R(1'b0));
  FDRE \twidd_im_V_1_reg_401_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[20]),
        .Q(A[4]),
        .R(1'b0));
  FDRE \twidd_im_V_1_reg_401_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[21]),
        .Q(A[5]),
        .R(1'b0));
  FDRE \twidd_im_V_1_reg_401_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[22]),
        .Q(A[6]),
        .R(1'b0));
  FDRE \twidd_im_V_1_reg_401_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[23]),
        .Q(A[7]),
        .R(1'b0));
  FDRE \twidd_im_V_1_reg_401_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[24]),
        .Q(A[8]),
        .R(1'b0));
  FDRE \twidd_im_V_1_reg_401_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[25]),
        .Q(A[9]),
        .R(1'b0));
  FDRE \twidd_re_V_1_reg_406_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[0]),
        .Q(\twidd_re_V_1_reg_406_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \twidd_re_V_1_reg_406_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[10]),
        .Q(\twidd_re_V_1_reg_406_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \twidd_re_V_1_reg_406_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[11]),
        .Q(\twidd_re_V_1_reg_406_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \twidd_re_V_1_reg_406_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[12]),
        .Q(\twidd_re_V_1_reg_406_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \twidd_re_V_1_reg_406_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[13]),
        .Q(\twidd_re_V_1_reg_406_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \twidd_re_V_1_reg_406_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[14]),
        .Q(\twidd_re_V_1_reg_406_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \twidd_re_V_1_reg_406_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[15]),
        .Q(\twidd_re_V_1_reg_406_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \twidd_re_V_1_reg_406_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[1]),
        .Q(\twidd_re_V_1_reg_406_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \twidd_re_V_1_reg_406_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[2]),
        .Q(\twidd_re_V_1_reg_406_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \twidd_re_V_1_reg_406_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[3]),
        .Q(\twidd_re_V_1_reg_406_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \twidd_re_V_1_reg_406_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[4]),
        .Q(\twidd_re_V_1_reg_406_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \twidd_re_V_1_reg_406_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[5]),
        .Q(\twidd_re_V_1_reg_406_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \twidd_re_V_1_reg_406_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[6]),
        .Q(\twidd_re_V_1_reg_406_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \twidd_re_V_1_reg_406_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[7]),
        .Q(\twidd_re_V_1_reg_406_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \twidd_re_V_1_reg_406_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[8]),
        .Q(\twidd_re_V_1_reg_406_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \twidd_re_V_1_reg_406_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[9]),
        .Q(\twidd_re_V_1_reg_406_reg[15]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "msdft" *) 
module system_vv_model_0_0_msdft_5
   (reg_resona,
    ap_enable_reg_pp0_iter4,
    O29,
    O30,
    \din_re_V_r_reg_417_reg[3]_0 ,
    \din_re_V_r_reg_417_reg[7]_0 ,
    \din_re_V_r_reg_417_reg[11]_0 ,
    \din_re_V_r_reg_417_reg[12]_0 ,
    \din_re_V_r_reg_417_reg[12]_1 ,
    O,
    \icmp_ln879_reg_433_reg[0]_0 ,
    \icmp_ln879_reg_433_reg[0]_1 ,
    CO,
    \icmp_ln879_reg_433_reg[0]_2 ,
    d,
    E,
    clk,
    we1,
    q,
    WEA,
    p,
    r_V_6_reg_119_reg,
    twidd_tdata,
    res_input_1_reg_4520,
    B,
    A,
    p_0,
    flag,
    index_V0,
    control_data,
    ap_enable_reg_pp0_iter2_reg_0,
    rst_app_re_reg_397_pp0_iter2_reg,
    \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 ,
    ram_reg_6,
    \din_re_V_r_reg_417_reg[13]_0 );
  output reg_resona;
  output ap_enable_reg_pp0_iter4;
  output [31:0]O29;
  output [31:0]O30;
  output [3:0]\din_re_V_r_reg_417_reg[3]_0 ;
  output [3:0]\din_re_V_r_reg_417_reg[7]_0 ;
  output [3:0]\din_re_V_r_reg_417_reg[11]_0 ;
  output [0:0]\din_re_V_r_reg_417_reg[12]_0 ;
  output [1:0]\din_re_V_r_reg_417_reg[12]_1 ;
  output [3:0]O;
  output [3:0]\icmp_ln879_reg_433_reg[0]_0 ;
  output [3:0]\icmp_ln879_reg_433_reg[0]_1 ;
  output [0:0]CO;
  output [1:0]\icmp_ln879_reg_433_reg[0]_2 ;
  output [0:0]d;
  output [0:0]E;
  input clk;
  input we1;
  input [0:0]q;
  input [1:0]WEA;
  input p;
  input [14:0]r_V_6_reg_119_reg;
  input [31:0]twidd_tdata;
  input res_input_1_reg_4520;
  input [14:0]B;
  input [15:0]A;
  input [15:0]p_0;
  input flag;
  input index_V0;
  input [0:0]control_data;
  input ap_enable_reg_pp0_iter2_reg_0;
  input rst_app_re_reg_397_pp0_iter2_reg;
  input \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 ;
  input [1:0]ram_reg_6;
  input [13:0]\din_re_V_r_reg_417_reg[13]_0 ;

  wire [15:0]A;
  wire [14:0]B;
  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]O;
  wire [31:0]O29;
  wire [31:0]O30;
  wire [1:0]WEA;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire \ap_phi_reg_pp0_iter1_flag_loc_0_reg_173[0]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter1_flag_loc_0_reg_173_reg_n_0_[0] ;
  wire \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205[0]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg_n_0_[0] ;
  wire ap_phi_reg_pp0_iter3_flag_loc_1_reg_205;
  wire \ap_phi_reg_pp0_iter3_flag_loc_1_reg_205[0]_i_1_n_0 ;
  wire ap_phi_reg_pp0_iter4_flag_loc_1_reg_205;
  wire \ap_phi_reg_pp0_iter4_flag_loc_1_reg_205[0]_i_1_n_0 ;
  wire clk;
  wire [0:0]control_data;
  wire \counter_V[0]_i_2_n_0 ;
  wire [13:0]counter_V_reg;
  wire \counter_V_reg[0]_i_1_n_0 ;
  wire \counter_V_reg[0]_i_1_n_1 ;
  wire \counter_V_reg[0]_i_1_n_2 ;
  wire \counter_V_reg[0]_i_1_n_3 ;
  wire \counter_V_reg[0]_i_1_n_4 ;
  wire \counter_V_reg[0]_i_1_n_5 ;
  wire \counter_V_reg[0]_i_1_n_6 ;
  wire \counter_V_reg[0]_i_1_n_7 ;
  wire \counter_V_reg[12]_i_1__0_n_3 ;
  wire \counter_V_reg[12]_i_1__0_n_6 ;
  wire \counter_V_reg[12]_i_1__0_n_7 ;
  wire \counter_V_reg[4]_i_1__0_n_0 ;
  wire \counter_V_reg[4]_i_1__0_n_1 ;
  wire \counter_V_reg[4]_i_1__0_n_2 ;
  wire \counter_V_reg[4]_i_1__0_n_3 ;
  wire \counter_V_reg[4]_i_1__0_n_4 ;
  wire \counter_V_reg[4]_i_1__0_n_5 ;
  wire \counter_V_reg[4]_i_1__0_n_6 ;
  wire \counter_V_reg[4]_i_1__0_n_7 ;
  wire \counter_V_reg[8]_i_1__0_n_0 ;
  wire \counter_V_reg[8]_i_1__0_n_1 ;
  wire \counter_V_reg[8]_i_1__0_n_2 ;
  wire \counter_V_reg[8]_i_1__0_n_3 ;
  wire \counter_V_reg[8]_i_1__0_n_4 ;
  wire \counter_V_reg[8]_i_1__0_n_5 ;
  wire \counter_V_reg[8]_i_1__0_n_6 ;
  wire \counter_V_reg[8]_i_1__0_n_7 ;
  wire [0:0]d;
  wire delay_im_V_U_n_0;
  wire delay_im_V_U_n_1;
  wire delay_im_V_U_n_10;
  wire delay_im_V_U_n_11;
  wire delay_im_V_U_n_12;
  wire delay_im_V_U_n_13;
  wire delay_im_V_U_n_2;
  wire delay_im_V_U_n_3;
  wire delay_im_V_U_n_4;
  wire delay_im_V_U_n_5;
  wire delay_im_V_U_n_6;
  wire delay_im_V_U_n_7;
  wire delay_im_V_U_n_8;
  wire delay_im_V_U_n_9;
  wire delay_re_V_U_n_0;
  wire delay_re_V_U_n_1;
  wire delay_re_V_U_n_10;
  wire delay_re_V_U_n_11;
  wire delay_re_V_U_n_12;
  wire delay_re_V_U_n_13;
  wire delay_re_V_U_n_2;
  wire delay_re_V_U_n_3;
  wire delay_re_V_U_n_4;
  wire delay_re_V_U_n_5;
  wire delay_re_V_U_n_6;
  wire delay_re_V_U_n_7;
  wire delay_re_V_U_n_8;
  wire delay_re_V_U_n_9;
  wire [13:0]din_re_V_r_reg_417;
  wire [3:0]\din_re_V_r_reg_417_reg[11]_0 ;
  wire [0:0]\din_re_V_r_reg_417_reg[12]_0 ;
  wire [1:0]\din_re_V_r_reg_417_reg[12]_1 ;
  wire [13:0]\din_re_V_r_reg_417_reg[13]_0 ;
  wire [3:0]\din_re_V_r_reg_417_reg[3]_0 ;
  wire [3:0]\din_re_V_r_reg_417_reg[7]_0 ;
  wire flag;
  wire \flag[0]_i_1__0_n_0 ;
  wire \flag[0]_i_3__0_n_0 ;
  wire \flag[0]_i_4__0_n_0 ;
  wire flag_load_reg_423;
  wire \flag_reg_n_0_[0] ;
  wire grp_modulation_fu_217_n_0;
  wire grp_modulation_fu_217_n_1;
  wire grp_modulation_fu_217_n_10;
  wire grp_modulation_fu_217_n_100;
  wire grp_modulation_fu_217_n_101;
  wire grp_modulation_fu_217_n_102;
  wire grp_modulation_fu_217_n_103;
  wire grp_modulation_fu_217_n_104;
  wire grp_modulation_fu_217_n_105;
  wire grp_modulation_fu_217_n_106;
  wire grp_modulation_fu_217_n_107;
  wire grp_modulation_fu_217_n_108;
  wire grp_modulation_fu_217_n_109;
  wire grp_modulation_fu_217_n_11;
  wire grp_modulation_fu_217_n_110;
  wire grp_modulation_fu_217_n_111;
  wire grp_modulation_fu_217_n_112;
  wire grp_modulation_fu_217_n_113;
  wire grp_modulation_fu_217_n_114;
  wire grp_modulation_fu_217_n_115;
  wire grp_modulation_fu_217_n_116;
  wire grp_modulation_fu_217_n_117;
  wire grp_modulation_fu_217_n_118;
  wire grp_modulation_fu_217_n_119;
  wire grp_modulation_fu_217_n_12;
  wire grp_modulation_fu_217_n_120;
  wire grp_modulation_fu_217_n_121;
  wire grp_modulation_fu_217_n_122;
  wire grp_modulation_fu_217_n_123;
  wire grp_modulation_fu_217_n_124;
  wire grp_modulation_fu_217_n_125;
  wire grp_modulation_fu_217_n_126;
  wire grp_modulation_fu_217_n_127;
  wire grp_modulation_fu_217_n_128;
  wire grp_modulation_fu_217_n_129;
  wire grp_modulation_fu_217_n_13;
  wire grp_modulation_fu_217_n_130;
  wire grp_modulation_fu_217_n_131;
  wire grp_modulation_fu_217_n_132;
  wire grp_modulation_fu_217_n_133;
  wire grp_modulation_fu_217_n_134;
  wire grp_modulation_fu_217_n_135;
  wire grp_modulation_fu_217_n_136;
  wire grp_modulation_fu_217_n_137;
  wire grp_modulation_fu_217_n_138;
  wire grp_modulation_fu_217_n_139;
  wire grp_modulation_fu_217_n_14;
  wire grp_modulation_fu_217_n_140;
  wire grp_modulation_fu_217_n_141;
  wire grp_modulation_fu_217_n_142;
  wire grp_modulation_fu_217_n_143;
  wire grp_modulation_fu_217_n_144;
  wire grp_modulation_fu_217_n_145;
  wire grp_modulation_fu_217_n_146;
  wire grp_modulation_fu_217_n_147;
  wire grp_modulation_fu_217_n_148;
  wire grp_modulation_fu_217_n_149;
  wire grp_modulation_fu_217_n_15;
  wire grp_modulation_fu_217_n_150;
  wire grp_modulation_fu_217_n_151;
  wire grp_modulation_fu_217_n_152;
  wire grp_modulation_fu_217_n_153;
  wire grp_modulation_fu_217_n_154;
  wire grp_modulation_fu_217_n_155;
  wire grp_modulation_fu_217_n_156;
  wire grp_modulation_fu_217_n_157;
  wire grp_modulation_fu_217_n_158;
  wire grp_modulation_fu_217_n_159;
  wire grp_modulation_fu_217_n_16;
  wire grp_modulation_fu_217_n_160;
  wire grp_modulation_fu_217_n_161;
  wire grp_modulation_fu_217_n_162;
  wire grp_modulation_fu_217_n_163;
  wire grp_modulation_fu_217_n_164;
  wire grp_modulation_fu_217_n_165;
  wire grp_modulation_fu_217_n_166;
  wire grp_modulation_fu_217_n_167;
  wire grp_modulation_fu_217_n_168;
  wire grp_modulation_fu_217_n_169;
  wire grp_modulation_fu_217_n_17;
  wire grp_modulation_fu_217_n_170;
  wire grp_modulation_fu_217_n_171;
  wire grp_modulation_fu_217_n_172;
  wire grp_modulation_fu_217_n_173;
  wire grp_modulation_fu_217_n_174;
  wire grp_modulation_fu_217_n_175;
  wire grp_modulation_fu_217_n_176;
  wire grp_modulation_fu_217_n_177;
  wire grp_modulation_fu_217_n_178;
  wire grp_modulation_fu_217_n_179;
  wire grp_modulation_fu_217_n_18;
  wire grp_modulation_fu_217_n_19;
  wire grp_modulation_fu_217_n_2;
  wire grp_modulation_fu_217_n_20;
  wire grp_modulation_fu_217_n_21;
  wire grp_modulation_fu_217_n_22;
  wire grp_modulation_fu_217_n_23;
  wire grp_modulation_fu_217_n_24;
  wire grp_modulation_fu_217_n_25;
  wire grp_modulation_fu_217_n_26;
  wire grp_modulation_fu_217_n_27;
  wire grp_modulation_fu_217_n_28;
  wire grp_modulation_fu_217_n_29;
  wire grp_modulation_fu_217_n_3;
  wire grp_modulation_fu_217_n_30;
  wire grp_modulation_fu_217_n_31;
  wire grp_modulation_fu_217_n_32;
  wire grp_modulation_fu_217_n_33;
  wire grp_modulation_fu_217_n_34;
  wire grp_modulation_fu_217_n_35;
  wire grp_modulation_fu_217_n_36;
  wire grp_modulation_fu_217_n_37;
  wire grp_modulation_fu_217_n_38;
  wire grp_modulation_fu_217_n_39;
  wire grp_modulation_fu_217_n_4;
  wire grp_modulation_fu_217_n_40;
  wire grp_modulation_fu_217_n_41;
  wire grp_modulation_fu_217_n_42;
  wire grp_modulation_fu_217_n_43;
  wire grp_modulation_fu_217_n_44;
  wire grp_modulation_fu_217_n_45;
  wire grp_modulation_fu_217_n_46;
  wire grp_modulation_fu_217_n_47;
  wire grp_modulation_fu_217_n_48;
  wire grp_modulation_fu_217_n_49;
  wire grp_modulation_fu_217_n_5;
  wire grp_modulation_fu_217_n_50;
  wire grp_modulation_fu_217_n_51;
  wire grp_modulation_fu_217_n_52;
  wire grp_modulation_fu_217_n_53;
  wire grp_modulation_fu_217_n_54;
  wire grp_modulation_fu_217_n_55;
  wire grp_modulation_fu_217_n_56;
  wire grp_modulation_fu_217_n_57;
  wire grp_modulation_fu_217_n_58;
  wire grp_modulation_fu_217_n_59;
  wire grp_modulation_fu_217_n_6;
  wire grp_modulation_fu_217_n_60;
  wire grp_modulation_fu_217_n_61;
  wire grp_modulation_fu_217_n_62;
  wire grp_modulation_fu_217_n_63;
  wire grp_modulation_fu_217_n_64;
  wire grp_modulation_fu_217_n_65;
  wire grp_modulation_fu_217_n_66;
  wire grp_modulation_fu_217_n_67;
  wire grp_modulation_fu_217_n_68;
  wire grp_modulation_fu_217_n_69;
  wire grp_modulation_fu_217_n_7;
  wire grp_modulation_fu_217_n_70;
  wire grp_modulation_fu_217_n_71;
  wire grp_modulation_fu_217_n_72;
  wire grp_modulation_fu_217_n_73;
  wire grp_modulation_fu_217_n_74;
  wire grp_modulation_fu_217_n_75;
  wire grp_modulation_fu_217_n_76;
  wire grp_modulation_fu_217_n_77;
  wire grp_modulation_fu_217_n_78;
  wire grp_modulation_fu_217_n_79;
  wire grp_modulation_fu_217_n_8;
  wire grp_modulation_fu_217_n_80;
  wire grp_modulation_fu_217_n_81;
  wire grp_modulation_fu_217_n_82;
  wire grp_modulation_fu_217_n_83;
  wire grp_modulation_fu_217_n_84;
  wire grp_modulation_fu_217_n_85;
  wire grp_modulation_fu_217_n_86;
  wire grp_modulation_fu_217_n_87;
  wire grp_modulation_fu_217_n_88;
  wire grp_modulation_fu_217_n_89;
  wire grp_modulation_fu_217_n_9;
  wire grp_modulation_fu_217_n_90;
  wire grp_modulation_fu_217_n_91;
  wire grp_modulation_fu_217_n_92;
  wire grp_modulation_fu_217_n_93;
  wire grp_modulation_fu_217_n_94;
  wire grp_modulation_fu_217_n_95;
  wire grp_modulation_fu_217_n_96;
  wire grp_modulation_fu_217_n_97;
  wire grp_modulation_fu_217_n_98;
  wire grp_modulation_fu_217_n_99;
  wire icmp_ln879_fu_279_p2;
  wire icmp_ln879_reg_433;
  wire \icmp_ln879_reg_433[0]_i_1__0_n_0 ;
  wire [3:0]\icmp_ln879_reg_433_reg[0]_0 ;
  wire [3:0]\icmp_ln879_reg_433_reg[0]_1 ;
  wire [1:0]\icmp_ln879_reg_433_reg[0]_2 ;
  wire index_V0;
  wire \index_V[0]_i_2_n_0 ;
  wire [13:0]index_V_lo_reg_428;
  wire [13:0]index_V_reg;
  wire \index_V_reg[0]_i_1_n_0 ;
  wire \index_V_reg[0]_i_1_n_1 ;
  wire \index_V_reg[0]_i_1_n_2 ;
  wire \index_V_reg[0]_i_1_n_3 ;
  wire \index_V_reg[0]_i_1_n_4 ;
  wire \index_V_reg[0]_i_1_n_5 ;
  wire \index_V_reg[0]_i_1_n_6 ;
  wire \index_V_reg[0]_i_1_n_7 ;
  wire \index_V_reg[12]_i_1__0_n_3 ;
  wire \index_V_reg[12]_i_1__0_n_6 ;
  wire \index_V_reg[12]_i_1__0_n_7 ;
  wire \index_V_reg[4]_i_1__0_n_0 ;
  wire \index_V_reg[4]_i_1__0_n_1 ;
  wire \index_V_reg[4]_i_1__0_n_2 ;
  wire \index_V_reg[4]_i_1__0_n_3 ;
  wire \index_V_reg[4]_i_1__0_n_4 ;
  wire \index_V_reg[4]_i_1__0_n_5 ;
  wire \index_V_reg[4]_i_1__0_n_6 ;
  wire \index_V_reg[4]_i_1__0_n_7 ;
  wire \index_V_reg[8]_i_1__0_n_0 ;
  wire \index_V_reg[8]_i_1__0_n_1 ;
  wire \index_V_reg[8]_i_1__0_n_2 ;
  wire \index_V_reg[8]_i_1__0_n_3 ;
  wire \index_V_reg[8]_i_1__0_n_4 ;
  wire \index_V_reg[8]_i_1__0_n_5 ;
  wire \index_V_reg[8]_i_1__0_n_6 ;
  wire \index_V_reg[8]_i_1__0_n_7 ;
  wire p;
  wire [15:0]p_0;
  wire [0:0]q;
  wire [14:0]r_V_6_reg_119_reg;
  wire [1:0]ram_reg_6;
  wire reg_resona;
  wire [44:0]reg_resona_1_reg;
  wire [44:0]reg_resona_reg;
  wire res_input_1_reg_4520;
  wire rst_app_re_reg_397_pp0_iter2_reg;
  wire rst_app_re_reg_397_pp0_iter3_reg;
  wire [31:0]twidd_tdata;
  wire we1;
  wire [3:1]\NLW_counter_V_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_counter_V_reg[12]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_index_V_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_index_V_reg[12]_i_1__0_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_reg_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(control_data));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(control_data));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(control_data));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hC0AACCAA)) 
    \ap_phi_reg_pp0_iter1_flag_loc_0_reg_173[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_flag_loc_0_reg_173_reg_n_0_[0] ),
        .I1(\flag_reg_n_0_[0] ),
        .I2(control_data),
        .I3(q),
        .I4(icmp_ln879_fu_279_p2),
        .O(\ap_phi_reg_pp0_iter1_flag_loc_0_reg_173[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter1_flag_loc_0_reg_173_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_flag_loc_0_reg_173[0]_i_1_n_0 ),
        .Q(\ap_phi_reg_pp0_iter1_flag_loc_0_reg_173_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0ACA0ACA0AFA0ACA)) 
    \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg_n_0_[0] ),
        .I1(\ap_phi_reg_pp0_iter1_flag_loc_0_reg_173_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 ),
        .I4(flag_load_reg_423),
        .I5(icmp_ln879_reg_433),
        .O(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205[0]_i_1_n_0 ),
        .Q(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter3_flag_loc_1_reg_205[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_phi_reg_pp0_iter3_flag_loc_1_reg_205),
        .O(\ap_phi_reg_pp0_iter3_flag_loc_1_reg_205[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter3_flag_loc_1_reg_205_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter3_flag_loc_1_reg_205[0]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter3_flag_loc_1_reg_205),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter4_flag_loc_1_reg_205[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter3_flag_loc_1_reg_205),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_phi_reg_pp0_iter4_flag_loc_1_reg_205),
        .O(\ap_phi_reg_pp0_iter4_flag_loc_1_reg_205[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_flag_loc_1_reg_205_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter4_flag_loc_1_reg_205[0]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter4_flag_loc_1_reg_205),
        .R(1'b0));
  system_vv_model_0_0_resonator call_ret_resonator_fu_227
       (.O29(O29),
        .O30(O30),
        .S({grp_modulation_fu_217_n_92,grp_modulation_fu_217_n_93,grp_modulation_fu_217_n_94,grp_modulation_fu_217_n_95}),
        .add_ln703_1_fu_50_p2_carry__0_0({grp_modulation_fu_217_n_136,grp_modulation_fu_217_n_137,grp_modulation_fu_217_n_138,grp_modulation_fu_217_n_139}),
        .add_ln703_1_fu_50_p2_carry__1_0({grp_modulation_fu_217_n_140,grp_modulation_fu_217_n_141,grp_modulation_fu_217_n_142,grp_modulation_fu_217_n_143}),
        .add_ln703_fu_44_p2_carry__1_0({grp_modulation_fu_217_n_96,grp_modulation_fu_217_n_97,grp_modulation_fu_217_n_98,grp_modulation_fu_217_n_99}),
        .\reg_array[10].has_latency.u2 ({grp_modulation_fu_217_n_112,grp_modulation_fu_217_n_113,grp_modulation_fu_217_n_114,grp_modulation_fu_217_n_115}),
        .\reg_array[10].has_latency.u2_0 ({grp_modulation_fu_217_n_156,grp_modulation_fu_217_n_157,grp_modulation_fu_217_n_158,grp_modulation_fu_217_n_159}),
        .\reg_array[14].has_latency.u2 ({grp_modulation_fu_217_n_116,grp_modulation_fu_217_n_117,grp_modulation_fu_217_n_118,grp_modulation_fu_217_n_119}),
        .\reg_array[14].has_latency.u2_0 ({grp_modulation_fu_217_n_160,grp_modulation_fu_217_n_161,grp_modulation_fu_217_n_162,grp_modulation_fu_217_n_163}),
        .\reg_array[18].has_latency.u2 ({grp_modulation_fu_217_n_120,grp_modulation_fu_217_n_121,grp_modulation_fu_217_n_122,grp_modulation_fu_217_n_123}),
        .\reg_array[18].has_latency.u2_0 ({grp_modulation_fu_217_n_164,grp_modulation_fu_217_n_165,grp_modulation_fu_217_n_166,grp_modulation_fu_217_n_167}),
        .\reg_array[22].has_latency.u2 ({grp_modulation_fu_217_n_124,grp_modulation_fu_217_n_125,grp_modulation_fu_217_n_126,grp_modulation_fu_217_n_127}),
        .\reg_array[22].has_latency.u2_0 ({grp_modulation_fu_217_n_168,grp_modulation_fu_217_n_169,grp_modulation_fu_217_n_170,grp_modulation_fu_217_n_171}),
        .\reg_array[26].has_latency.u2 ({grp_modulation_fu_217_n_128,grp_modulation_fu_217_n_129,grp_modulation_fu_217_n_130,grp_modulation_fu_217_n_131}),
        .\reg_array[26].has_latency.u2_0 ({grp_modulation_fu_217_n_172,grp_modulation_fu_217_n_173,grp_modulation_fu_217_n_174,grp_modulation_fu_217_n_175}),
        .\reg_array[2].has_latency.u2 ({grp_modulation_fu_217_n_100,grp_modulation_fu_217_n_101,grp_modulation_fu_217_n_102,grp_modulation_fu_217_n_103}),
        .\reg_array[2].has_latency.u2_0 ({grp_modulation_fu_217_n_104,grp_modulation_fu_217_n_105,grp_modulation_fu_217_n_106,grp_modulation_fu_217_n_107}),
        .\reg_array[2].has_latency.u2_1 ({grp_modulation_fu_217_n_144,grp_modulation_fu_217_n_145,grp_modulation_fu_217_n_146,grp_modulation_fu_217_n_147}),
        .\reg_array[2].has_latency.u2_2 ({grp_modulation_fu_217_n_148,grp_modulation_fu_217_n_149,grp_modulation_fu_217_n_150,grp_modulation_fu_217_n_151}),
        .\reg_array[30].has_latency.u2 ({grp_modulation_fu_217_n_132,grp_modulation_fu_217_n_133,grp_modulation_fu_217_n_134,grp_modulation_fu_217_n_135}),
        .\reg_array[30].has_latency.u2_0 ({grp_modulation_fu_217_n_176,grp_modulation_fu_217_n_177,grp_modulation_fu_217_n_178,grp_modulation_fu_217_n_179}),
        .\reg_array[31].has_latency.u2 (grp_modulation_fu_217_n_0),
        .\reg_array[31].has_latency.u2_0 (grp_modulation_fu_217_n_1),
        .\reg_array[6].has_latency.u2 ({grp_modulation_fu_217_n_108,grp_modulation_fu_217_n_109,grp_modulation_fu_217_n_110,grp_modulation_fu_217_n_111}),
        .\reg_array[6].has_latency.u2_0 ({grp_modulation_fu_217_n_152,grp_modulation_fu_217_n_153,grp_modulation_fu_217_n_154,grp_modulation_fu_217_n_155}),
        .reg_resona_1_reg(reg_resona_1_reg[43:0]),
        .reg_resona_reg(reg_resona_reg[43:0]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter_V[0]_i_2 
       (.I0(counter_V_reg[0]),
        .O(\counter_V[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[0] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_1_n_7 ),
        .Q(counter_V_reg[0]),
        .R(flag));
  CARRY4 \counter_V_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\counter_V_reg[0]_i_1_n_0 ,\counter_V_reg[0]_i_1_n_1 ,\counter_V_reg[0]_i_1_n_2 ,\counter_V_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\counter_V_reg[0]_i_1_n_4 ,\counter_V_reg[0]_i_1_n_5 ,\counter_V_reg[0]_i_1_n_6 ,\counter_V_reg[0]_i_1_n_7 }),
        .S({counter_V_reg[3:1],\counter_V[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[10] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1__0_n_5 ),
        .Q(counter_V_reg[10]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[11] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1__0_n_4 ),
        .Q(counter_V_reg[11]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[12] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[12]_i_1__0_n_7 ),
        .Q(counter_V_reg[12]),
        .R(flag));
  CARRY4 \counter_V_reg[12]_i_1__0 
       (.CI(\counter_V_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_counter_V_reg[12]_i_1__0_CO_UNCONNECTED [3:1],\counter_V_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_counter_V_reg[12]_i_1__0_O_UNCONNECTED [3:2],\counter_V_reg[12]_i_1__0_n_6 ,\counter_V_reg[12]_i_1__0_n_7 }),
        .S({1'b0,1'b0,counter_V_reg[13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[13] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[12]_i_1__0_n_6 ),
        .Q(counter_V_reg[13]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[1] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_1_n_6 ),
        .Q(counter_V_reg[1]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[2] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_1_n_5 ),
        .Q(counter_V_reg[2]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[3] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_1_n_4 ),
        .Q(counter_V_reg[3]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[4] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1__0_n_7 ),
        .Q(counter_V_reg[4]),
        .R(flag));
  CARRY4 \counter_V_reg[4]_i_1__0 
       (.CI(\counter_V_reg[0]_i_1_n_0 ),
        .CO({\counter_V_reg[4]_i_1__0_n_0 ,\counter_V_reg[4]_i_1__0_n_1 ,\counter_V_reg[4]_i_1__0_n_2 ,\counter_V_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_V_reg[4]_i_1__0_n_4 ,\counter_V_reg[4]_i_1__0_n_5 ,\counter_V_reg[4]_i_1__0_n_6 ,\counter_V_reg[4]_i_1__0_n_7 }),
        .S(counter_V_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[5] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1__0_n_6 ),
        .Q(counter_V_reg[5]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[6] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1__0_n_5 ),
        .Q(counter_V_reg[6]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[7] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1__0_n_4 ),
        .Q(counter_V_reg[7]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[8] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1__0_n_7 ),
        .Q(counter_V_reg[8]),
        .R(flag));
  CARRY4 \counter_V_reg[8]_i_1__0 
       (.CI(\counter_V_reg[4]_i_1__0_n_0 ),
        .CO({\counter_V_reg[8]_i_1__0_n_0 ,\counter_V_reg[8]_i_1__0_n_1 ,\counter_V_reg[8]_i_1__0_n_2 ,\counter_V_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_V_reg[8]_i_1__0_n_4 ,\counter_V_reg[8]_i_1__0_n_5 ,\counter_V_reg[8]_i_1__0_n_6 ,\counter_V_reg[8]_i_1__0_n_7 }),
        .S(counter_V_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[9] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1__0_n_6 ),
        .Q(counter_V_reg[9]),
        .R(flag));
  system_vv_model_0_0_msdft_deOg delay_im_V_U
       (.ADDRBWRADDR(index_V_reg),
        .Q(index_V_lo_reg_428),
        .S({delay_im_V_U_n_0,delay_im_V_U_n_1}),
        .WEA(WEA[0]),
        .clk(clk),
        .flag_load_reg_423(flag_load_reg_423),
        .icmp_ln879_reg_433(icmp_ln879_reg_433),
        .\icmp_ln879_reg_433_reg[0] ({delay_im_V_U_n_2,delay_im_V_U_n_3,delay_im_V_U_n_4,delay_im_V_U_n_5}),
        .\icmp_ln879_reg_433_reg[0]_0 ({delay_im_V_U_n_6,delay_im_V_U_n_7,delay_im_V_U_n_8,delay_im_V_U_n_9}),
        .\icmp_ln879_reg_433_reg[0]_1 ({delay_im_V_U_n_10,delay_im_V_U_n_11,delay_im_V_U_n_12,delay_im_V_U_n_13}),
        .q(q),
        .ret_V_2_fu_66_p2_carry__1(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 ),
        .we1(we1));
  system_vv_model_0_0_msdft_deOg_6 delay_re_V_U
       (.ADDRBWRADDR(index_V_reg),
        .Q(index_V_lo_reg_428),
        .S({delay_re_V_U_n_0,delay_re_V_U_n_1}),
        .WEA(WEA),
        .clk(clk),
        .d1(din_re_V_r_reg_417),
        .\din_re_V_r_reg_417_reg[11] ({delay_re_V_U_n_2,delay_re_V_U_n_3,delay_re_V_U_n_4,delay_re_V_U_n_5}),
        .\din_re_V_r_reg_417_reg[3] ({delay_re_V_U_n_10,delay_re_V_U_n_11,delay_re_V_U_n_12,delay_re_V_U_n_13}),
        .\din_re_V_r_reg_417_reg[7] ({delay_re_V_U_n_6,delay_re_V_U_n_7,delay_re_V_U_n_8,delay_re_V_U_n_9}),
        .flag_load_reg_423(flag_load_reg_423),
        .icmp_ln879_reg_433(icmp_ln879_reg_433),
        .q(q),
        .ram_reg_6(ram_reg_6),
        .ret_V_fu_52_p2_carry(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 ),
        .we1(we1));
  FDRE \din_re_V_r_reg_417_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [0]),
        .Q(din_re_V_r_reg_417[0]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [10]),
        .Q(din_re_V_r_reg_417[10]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [11]),
        .Q(din_re_V_r_reg_417[11]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [12]),
        .Q(din_re_V_r_reg_417[12]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [13]),
        .Q(din_re_V_r_reg_417[13]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [1]),
        .Q(din_re_V_r_reg_417[1]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [2]),
        .Q(din_re_V_r_reg_417[2]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [3]),
        .Q(din_re_V_r_reg_417[3]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [4]),
        .Q(din_re_V_r_reg_417[4]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [5]),
        .Q(din_re_V_r_reg_417[5]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [6]),
        .Q(din_re_V_r_reg_417[6]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [7]),
        .Q(din_re_V_r_reg_417[7]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [8]),
        .Q(din_re_V_r_reg_417[8]),
        .R(1'b0));
  FDRE \din_re_V_r_reg_417_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_r_reg_417_reg[13]_0 [9]),
        .Q(din_re_V_r_reg_417[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1 
       (.I0(ap_phi_reg_pp0_iter4_flag_loc_1_reg_205),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(rst_app_re_reg_397_pp0_iter3_reg),
        .O(d));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFC4C)) 
    \flag[0]_i_1__0 
       (.I0(icmp_ln879_fu_279_p2),
        .I1(\flag_reg_n_0_[0] ),
        .I2(q),
        .I3(control_data),
        .O(\flag[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \flag[0]_i_2__0 
       (.I0(\flag[0]_i_3__0_n_0 ),
        .I1(\flag[0]_i_4__0_n_0 ),
        .I2(counter_V_reg[12]),
        .I3(counter_V_reg[2]),
        .I4(counter_V_reg[10]),
        .I5(counter_V_reg[6]),
        .O(icmp_ln879_fu_279_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \flag[0]_i_3__0 
       (.I0(counter_V_reg[8]),
        .I1(counter_V_reg[4]),
        .I2(counter_V_reg[0]),
        .I3(counter_V_reg[11]),
        .I4(counter_V_reg[3]),
        .I5(counter_V_reg[7]),
        .O(\flag[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \flag[0]_i_4__0 
       (.I0(counter_V_reg[13]),
        .I1(counter_V_reg[5]),
        .I2(counter_V_reg[9]),
        .I3(counter_V_reg[1]),
        .O(\flag[0]_i_4__0_n_0 ));
  FDRE \flag_load_reg_423_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\flag_reg_n_0_[0] ),
        .Q(flag_load_reg_423),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \flag_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\flag[0]_i_1__0_n_0 ),
        .Q(\flag_reg_n_0_[0] ),
        .R(1'b0));
  system_vv_model_0_0_comb_filte grp_comb_filte_fu_235
       (.CO(CO),
        .O(O),
        .S({delay_re_V_U_n_0,delay_re_V_U_n_1}),
        .d1(din_re_V_r_reg_417),
        .\din_re_V_r_reg_417_reg[11] (\din_re_V_r_reg_417_reg[11]_0 ),
        .\din_re_V_r_reg_417_reg[12] (\din_re_V_r_reg_417_reg[12]_0 ),
        .\din_re_V_r_reg_417_reg[12]_0 (\din_re_V_r_reg_417_reg[12]_1 ),
        .\din_re_V_r_reg_417_reg[3] (\din_re_V_r_reg_417_reg[3]_0 ),
        .\din_re_V_r_reg_417_reg[7] (\din_re_V_r_reg_417_reg[7]_0 ),
        .\icmp_ln879_reg_433_reg[0] (\icmp_ln879_reg_433_reg[0]_0 ),
        .\icmp_ln879_reg_433_reg[0]_0 (\icmp_ln879_reg_433_reg[0]_1 ),
        .\icmp_ln879_reg_433_reg[0]_1 (\icmp_ln879_reg_433_reg[0]_2 ),
        .p({delay_im_V_U_n_2,delay_im_V_U_n_3,delay_im_V_U_n_4,delay_im_V_U_n_5}),
        .p_0({delay_im_V_U_n_6,delay_im_V_U_n_7,delay_im_V_U_n_8,delay_im_V_U_n_9}),
        .p_1({delay_im_V_U_n_10,delay_im_V_U_n_11,delay_im_V_U_n_12,delay_im_V_U_n_13}),
        .p_2({delay_im_V_U_n_0,delay_im_V_U_n_1}),
        .r_V_6_reg_119_reg({delay_re_V_U_n_10,delay_re_V_U_n_11,delay_re_V_U_n_12,delay_re_V_U_n_13}),
        .r_V_6_reg_119_reg_0({delay_re_V_U_n_6,delay_re_V_U_n_7,delay_re_V_U_n_8,delay_re_V_U_n_9}),
        .r_V_6_reg_119_reg_1({delay_re_V_U_n_2,delay_re_V_U_n_3,delay_re_V_U_n_4,delay_re_V_U_n_5}));
  system_vv_model_0_0_modulation grp_modulation_fu_217
       (.A(A),
        .B(B),
        .O({grp_modulation_fu_217_n_2,grp_modulation_fu_217_n_3,grp_modulation_fu_217_n_4,grp_modulation_fu_217_n_5}),
        .S({grp_modulation_fu_217_n_92,grp_modulation_fu_217_n_93,grp_modulation_fu_217_n_94,grp_modulation_fu_217_n_95}),
        .clk(clk),
        .p({grp_modulation_fu_217_n_6,grp_modulation_fu_217_n_7,grp_modulation_fu_217_n_8,grp_modulation_fu_217_n_9}),
        .p_0({grp_modulation_fu_217_n_10,grp_modulation_fu_217_n_11,grp_modulation_fu_217_n_12,grp_modulation_fu_217_n_13}),
        .p_1({grp_modulation_fu_217_n_14,grp_modulation_fu_217_n_15,grp_modulation_fu_217_n_16,grp_modulation_fu_217_n_17}),
        .p_10({grp_modulation_fu_217_n_47,grp_modulation_fu_217_n_48,grp_modulation_fu_217_n_49,grp_modulation_fu_217_n_50}),
        .p_11({grp_modulation_fu_217_n_51,grp_modulation_fu_217_n_52,grp_modulation_fu_217_n_53,grp_modulation_fu_217_n_54}),
        .p_12({grp_modulation_fu_217_n_55,grp_modulation_fu_217_n_56,grp_modulation_fu_217_n_57,grp_modulation_fu_217_n_58}),
        .p_13({grp_modulation_fu_217_n_59,grp_modulation_fu_217_n_60,grp_modulation_fu_217_n_61,grp_modulation_fu_217_n_62}),
        .p_14({grp_modulation_fu_217_n_63,grp_modulation_fu_217_n_64,grp_modulation_fu_217_n_65,grp_modulation_fu_217_n_66}),
        .p_15({grp_modulation_fu_217_n_67,grp_modulation_fu_217_n_68,grp_modulation_fu_217_n_69,grp_modulation_fu_217_n_70}),
        .p_16({grp_modulation_fu_217_n_71,grp_modulation_fu_217_n_72,grp_modulation_fu_217_n_73,grp_modulation_fu_217_n_74}),
        .p_17({grp_modulation_fu_217_n_75,grp_modulation_fu_217_n_76,grp_modulation_fu_217_n_77,grp_modulation_fu_217_n_78}),
        .p_18({grp_modulation_fu_217_n_79,grp_modulation_fu_217_n_80,grp_modulation_fu_217_n_81,grp_modulation_fu_217_n_82}),
        .p_19({grp_modulation_fu_217_n_83,grp_modulation_fu_217_n_84,grp_modulation_fu_217_n_85,grp_modulation_fu_217_n_86}),
        .p_2({grp_modulation_fu_217_n_18,grp_modulation_fu_217_n_19,grp_modulation_fu_217_n_20,grp_modulation_fu_217_n_21}),
        .p_20({grp_modulation_fu_217_n_87,grp_modulation_fu_217_n_88,grp_modulation_fu_217_n_89,grp_modulation_fu_217_n_90}),
        .p_21(grp_modulation_fu_217_n_91),
        .p_22(p),
        .p_23(p_0),
        .p_3({grp_modulation_fu_217_n_22,grp_modulation_fu_217_n_23,grp_modulation_fu_217_n_24,grp_modulation_fu_217_n_25}),
        .p_4({grp_modulation_fu_217_n_26,grp_modulation_fu_217_n_27,grp_modulation_fu_217_n_28,grp_modulation_fu_217_n_29}),
        .p_5({grp_modulation_fu_217_n_30,grp_modulation_fu_217_n_31,grp_modulation_fu_217_n_32,grp_modulation_fu_217_n_33}),
        .p_6({grp_modulation_fu_217_n_34,grp_modulation_fu_217_n_35,grp_modulation_fu_217_n_36,grp_modulation_fu_217_n_37}),
        .p_7({grp_modulation_fu_217_n_38,grp_modulation_fu_217_n_39,grp_modulation_fu_217_n_40,grp_modulation_fu_217_n_41}),
        .p_8({grp_modulation_fu_217_n_42,grp_modulation_fu_217_n_43,grp_modulation_fu_217_n_44,grp_modulation_fu_217_n_45}),
        .p_9(grp_modulation_fu_217_n_46),
        .r_V_6_reg_119_reg_0(r_V_6_reg_119_reg),
        .reg_resona_1_reg(reg_resona_1_reg),
        .\reg_resona_1_reg[11] ({grp_modulation_fu_217_n_144,grp_modulation_fu_217_n_145,grp_modulation_fu_217_n_146,grp_modulation_fu_217_n_147}),
        .\reg_resona_1_reg[15] ({grp_modulation_fu_217_n_148,grp_modulation_fu_217_n_149,grp_modulation_fu_217_n_150,grp_modulation_fu_217_n_151}),
        .\reg_resona_1_reg[19] ({grp_modulation_fu_217_n_152,grp_modulation_fu_217_n_153,grp_modulation_fu_217_n_154,grp_modulation_fu_217_n_155}),
        .\reg_resona_1_reg[23] ({grp_modulation_fu_217_n_156,grp_modulation_fu_217_n_157,grp_modulation_fu_217_n_158,grp_modulation_fu_217_n_159}),
        .\reg_resona_1_reg[27] ({grp_modulation_fu_217_n_160,grp_modulation_fu_217_n_161,grp_modulation_fu_217_n_162,grp_modulation_fu_217_n_163}),
        .\reg_resona_1_reg[31] ({grp_modulation_fu_217_n_164,grp_modulation_fu_217_n_165,grp_modulation_fu_217_n_166,grp_modulation_fu_217_n_167}),
        .\reg_resona_1_reg[35] ({grp_modulation_fu_217_n_168,grp_modulation_fu_217_n_169,grp_modulation_fu_217_n_170,grp_modulation_fu_217_n_171}),
        .\reg_resona_1_reg[39] ({grp_modulation_fu_217_n_172,grp_modulation_fu_217_n_173,grp_modulation_fu_217_n_174,grp_modulation_fu_217_n_175}),
        .\reg_resona_1_reg[3] ({grp_modulation_fu_217_n_136,grp_modulation_fu_217_n_137,grp_modulation_fu_217_n_138,grp_modulation_fu_217_n_139}),
        .\reg_resona_1_reg[43] ({grp_modulation_fu_217_n_176,grp_modulation_fu_217_n_177,grp_modulation_fu_217_n_178,grp_modulation_fu_217_n_179}),
        .\reg_resona_1_reg[44] (grp_modulation_fu_217_n_1),
        .\reg_resona_1_reg[7] ({grp_modulation_fu_217_n_140,grp_modulation_fu_217_n_141,grp_modulation_fu_217_n_142,grp_modulation_fu_217_n_143}),
        .reg_resona_reg(reg_resona_reg),
        .\reg_resona_reg[11] ({grp_modulation_fu_217_n_100,grp_modulation_fu_217_n_101,grp_modulation_fu_217_n_102,grp_modulation_fu_217_n_103}),
        .\reg_resona_reg[15] ({grp_modulation_fu_217_n_104,grp_modulation_fu_217_n_105,grp_modulation_fu_217_n_106,grp_modulation_fu_217_n_107}),
        .\reg_resona_reg[19] ({grp_modulation_fu_217_n_108,grp_modulation_fu_217_n_109,grp_modulation_fu_217_n_110,grp_modulation_fu_217_n_111}),
        .\reg_resona_reg[23] ({grp_modulation_fu_217_n_112,grp_modulation_fu_217_n_113,grp_modulation_fu_217_n_114,grp_modulation_fu_217_n_115}),
        .\reg_resona_reg[27] ({grp_modulation_fu_217_n_116,grp_modulation_fu_217_n_117,grp_modulation_fu_217_n_118,grp_modulation_fu_217_n_119}),
        .\reg_resona_reg[31] ({grp_modulation_fu_217_n_120,grp_modulation_fu_217_n_121,grp_modulation_fu_217_n_122,grp_modulation_fu_217_n_123}),
        .\reg_resona_reg[35] ({grp_modulation_fu_217_n_124,grp_modulation_fu_217_n_125,grp_modulation_fu_217_n_126,grp_modulation_fu_217_n_127}),
        .\reg_resona_reg[39] ({grp_modulation_fu_217_n_128,grp_modulation_fu_217_n_129,grp_modulation_fu_217_n_130,grp_modulation_fu_217_n_131}),
        .\reg_resona_reg[43] ({grp_modulation_fu_217_n_132,grp_modulation_fu_217_n_133,grp_modulation_fu_217_n_134,grp_modulation_fu_217_n_135}),
        .\reg_resona_reg[44] (grp_modulation_fu_217_n_0),
        .\reg_resona_reg[7] ({grp_modulation_fu_217_n_96,grp_modulation_fu_217_n_97,grp_modulation_fu_217_n_98,grp_modulation_fu_217_n_99}),
        .res_input_1_reg_4520(res_input_1_reg_4520),
        .twidd_tdata(twidd_tdata));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln879_reg_433[0]_i_1__0 
       (.I0(icmp_ln879_reg_433),
        .I1(control_data),
        .I2(\flag_reg_n_0_[0] ),
        .I3(icmp_ln879_fu_279_p2),
        .O(\icmp_ln879_reg_433[0]_i_1__0_n_0 ));
  FDRE \icmp_ln879_reg_433_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\icmp_ln879_reg_433[0]_i_1__0_n_0 ),
        .Q(icmp_ln879_reg_433),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \index_V[0]_i_2 
       (.I0(index_V_reg[0]),
        .O(\index_V[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \index_V_lo_reg_428[13]_i_1 
       (.I0(control_data),
        .O(E));
  FDRE \index_V_lo_reg_428_reg[0] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[0]),
        .Q(index_V_lo_reg_428[0]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[10] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[10]),
        .Q(index_V_lo_reg_428[10]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[11] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[11]),
        .Q(index_V_lo_reg_428[11]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[12] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[12]),
        .Q(index_V_lo_reg_428[12]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[13] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[13]),
        .Q(index_V_lo_reg_428[13]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[1] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[1]),
        .Q(index_V_lo_reg_428[1]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[2] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[2]),
        .Q(index_V_lo_reg_428[2]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[3] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[3]),
        .Q(index_V_lo_reg_428[3]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[4] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[4]),
        .Q(index_V_lo_reg_428[4]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[5] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[5]),
        .Q(index_V_lo_reg_428[5]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[6] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[6]),
        .Q(index_V_lo_reg_428[6]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[7] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[7]),
        .Q(index_V_lo_reg_428[7]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[8] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[8]),
        .Q(index_V_lo_reg_428[8]),
        .R(1'b0));
  FDRE \index_V_lo_reg_428_reg[9] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[9]),
        .Q(index_V_lo_reg_428[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[0] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_1_n_7 ),
        .Q(index_V_reg[0]),
        .R(1'b0));
  CARRY4 \index_V_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\index_V_reg[0]_i_1_n_0 ,\index_V_reg[0]_i_1_n_1 ,\index_V_reg[0]_i_1_n_2 ,\index_V_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\index_V_reg[0]_i_1_n_4 ,\index_V_reg[0]_i_1_n_5 ,\index_V_reg[0]_i_1_n_6 ,\index_V_reg[0]_i_1_n_7 }),
        .S({index_V_reg[3:1],\index_V[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[10] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1__0_n_5 ),
        .Q(index_V_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[11] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1__0_n_4 ),
        .Q(index_V_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[12] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[12]_i_1__0_n_7 ),
        .Q(index_V_reg[12]),
        .R(1'b0));
  CARRY4 \index_V_reg[12]_i_1__0 
       (.CI(\index_V_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_index_V_reg[12]_i_1__0_CO_UNCONNECTED [3:1],\index_V_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_index_V_reg[12]_i_1__0_O_UNCONNECTED [3:2],\index_V_reg[12]_i_1__0_n_6 ,\index_V_reg[12]_i_1__0_n_7 }),
        .S({1'b0,1'b0,index_V_reg[13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[13] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[12]_i_1__0_n_6 ),
        .Q(index_V_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[1] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_1_n_6 ),
        .Q(index_V_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[2] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_1_n_5 ),
        .Q(index_V_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[3] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_1_n_4 ),
        .Q(index_V_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[4] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1__0_n_7 ),
        .Q(index_V_reg[4]),
        .R(1'b0));
  CARRY4 \index_V_reg[4]_i_1__0 
       (.CI(\index_V_reg[0]_i_1_n_0 ),
        .CO({\index_V_reg[4]_i_1__0_n_0 ,\index_V_reg[4]_i_1__0_n_1 ,\index_V_reg[4]_i_1__0_n_2 ,\index_V_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\index_V_reg[4]_i_1__0_n_4 ,\index_V_reg[4]_i_1__0_n_5 ,\index_V_reg[4]_i_1__0_n_6 ,\index_V_reg[4]_i_1__0_n_7 }),
        .S(index_V_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[5] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1__0_n_6 ),
        .Q(index_V_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[6] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1__0_n_5 ),
        .Q(index_V_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[7] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1__0_n_4 ),
        .Q(index_V_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[8] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1__0_n_7 ),
        .Q(index_V_reg[8]),
        .R(1'b0));
  CARRY4 \index_V_reg[8]_i_1__0 
       (.CI(\index_V_reg[4]_i_1__0_n_0 ),
        .CO({\index_V_reg[8]_i_1__0_n_0 ,\index_V_reg[8]_i_1__0_n_1 ,\index_V_reg[8]_i_1__0_n_2 ,\index_V_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\index_V_reg[8]_i_1__0_n_4 ,\index_V_reg[8]_i_1__0_n_5 ,\index_V_reg[8]_i_1__0_n_6 ,\index_V_reg[8]_i_1__0_n_7 }),
        .S(index_V_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[9] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1__0_n_6 ),
        .Q(index_V_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_resona[0]_i_1 
       (.I0(rst_app_re_reg_397_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .O(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[0] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_50),
        .Q(reg_resona_1_reg[0]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[10] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_56),
        .Q(reg_resona_1_reg[10]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[11] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_55),
        .Q(reg_resona_1_reg[11]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[12] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_62),
        .Q(reg_resona_1_reg[12]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[13] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_61),
        .Q(reg_resona_1_reg[13]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[14] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_60),
        .Q(reg_resona_1_reg[14]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[15] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_59),
        .Q(reg_resona_1_reg[15]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[16] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_66),
        .Q(reg_resona_1_reg[16]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[17] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_65),
        .Q(reg_resona_1_reg[17]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[18] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_64),
        .Q(reg_resona_1_reg[18]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[19] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_63),
        .Q(reg_resona_1_reg[19]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[1] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_49),
        .Q(reg_resona_1_reg[1]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[20] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_70),
        .Q(reg_resona_1_reg[20]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[21] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_69),
        .Q(reg_resona_1_reg[21]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[22] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_68),
        .Q(reg_resona_1_reg[22]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[23] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_67),
        .Q(reg_resona_1_reg[23]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[24] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_74),
        .Q(reg_resona_1_reg[24]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[25] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_73),
        .Q(reg_resona_1_reg[25]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[26] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_72),
        .Q(reg_resona_1_reg[26]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[27] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_71),
        .Q(reg_resona_1_reg[27]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[28] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_78),
        .Q(reg_resona_1_reg[28]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[29] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_77),
        .Q(reg_resona_1_reg[29]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[2] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_48),
        .Q(reg_resona_1_reg[2]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[30] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_76),
        .Q(reg_resona_1_reg[30]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[31] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_75),
        .Q(reg_resona_1_reg[31]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[32] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_82),
        .Q(reg_resona_1_reg[32]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[33] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_81),
        .Q(reg_resona_1_reg[33]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[34] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_80),
        .Q(reg_resona_1_reg[34]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[35] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_79),
        .Q(reg_resona_1_reg[35]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[36] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_86),
        .Q(reg_resona_1_reg[36]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[37] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_85),
        .Q(reg_resona_1_reg[37]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[38] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_84),
        .Q(reg_resona_1_reg[38]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[39] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_83),
        .Q(reg_resona_1_reg[39]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[3] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_47),
        .Q(reg_resona_1_reg[3]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[40] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_90),
        .Q(reg_resona_1_reg[40]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[41] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_89),
        .Q(reg_resona_1_reg[41]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[42] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_88),
        .Q(reg_resona_1_reg[42]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[43] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_87),
        .Q(reg_resona_1_reg[43]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[44] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_91),
        .Q(reg_resona_1_reg[44]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[4] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_54),
        .Q(reg_resona_1_reg[4]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[5] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_53),
        .Q(reg_resona_1_reg[5]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[6] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_52),
        .Q(reg_resona_1_reg[6]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[7] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_51),
        .Q(reg_resona_1_reg[7]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[8] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_58),
        .Q(reg_resona_1_reg[8]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_1_reg[9] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_57),
        .Q(reg_resona_1_reg[9]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[0] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_5),
        .Q(reg_resona_reg[0]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[10] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_11),
        .Q(reg_resona_reg[10]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[11] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_10),
        .Q(reg_resona_reg[11]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[12] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_17),
        .Q(reg_resona_reg[12]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[13] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_16),
        .Q(reg_resona_reg[13]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[14] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_15),
        .Q(reg_resona_reg[14]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[15] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_14),
        .Q(reg_resona_reg[15]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[16] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_21),
        .Q(reg_resona_reg[16]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[17] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_20),
        .Q(reg_resona_reg[17]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[18] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_19),
        .Q(reg_resona_reg[18]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[19] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_18),
        .Q(reg_resona_reg[19]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[1] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_4),
        .Q(reg_resona_reg[1]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[20] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_25),
        .Q(reg_resona_reg[20]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[21] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_24),
        .Q(reg_resona_reg[21]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[22] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_23),
        .Q(reg_resona_reg[22]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[23] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_22),
        .Q(reg_resona_reg[23]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[24] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_29),
        .Q(reg_resona_reg[24]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[25] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_28),
        .Q(reg_resona_reg[25]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[26] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_27),
        .Q(reg_resona_reg[26]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[27] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_26),
        .Q(reg_resona_reg[27]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[28] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_33),
        .Q(reg_resona_reg[28]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[29] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_32),
        .Q(reg_resona_reg[29]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[2] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_3),
        .Q(reg_resona_reg[2]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[30] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_31),
        .Q(reg_resona_reg[30]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[31] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_30),
        .Q(reg_resona_reg[31]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[32] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_37),
        .Q(reg_resona_reg[32]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[33] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_36),
        .Q(reg_resona_reg[33]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[34] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_35),
        .Q(reg_resona_reg[34]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[35] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_34),
        .Q(reg_resona_reg[35]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[36] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_41),
        .Q(reg_resona_reg[36]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[37] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_40),
        .Q(reg_resona_reg[37]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[38] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_39),
        .Q(reg_resona_reg[38]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[39] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_38),
        .Q(reg_resona_reg[39]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[3] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_2),
        .Q(reg_resona_reg[3]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[40] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_45),
        .Q(reg_resona_reg[40]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[41] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_44),
        .Q(reg_resona_reg[41]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[42] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_43),
        .Q(reg_resona_reg[42]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[43] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_42),
        .Q(reg_resona_reg[43]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[44] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_46),
        .Q(reg_resona_reg[44]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[4] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_9),
        .Q(reg_resona_reg[4]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[5] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_8),
        .Q(reg_resona_reg[5]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[6] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_7),
        .Q(reg_resona_reg[6]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[7] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_6),
        .Q(reg_resona_reg[7]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[8] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_13),
        .Q(reg_resona_reg[8]),
        .R(reg_resona));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resona_reg[9] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter4),
        .D(grp_modulation_fu_217_n_12),
        .Q(reg_resona_reg[9]),
        .R(reg_resona));
  FDRE \rst_app_re_reg_397_pp0_iter3_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rst_app_re_reg_397_pp0_iter2_reg),
        .Q(rst_app_re_reg_397_pp0_iter3_reg),
        .R(1'b0));
endmodule

module system_vv_model_0_0_msdft_deOg
   (S,
    \icmp_ln879_reg_433_reg[0] ,
    \icmp_ln879_reg_433_reg[0]_0 ,
    \icmp_ln879_reg_433_reg[0]_1 ,
    clk,
    we1,
    q,
    Q,
    ADDRBWRADDR,
    WEA,
    icmp_ln879_reg_433,
    ret_V_2_fu_66_p2_carry__1,
    flag_load_reg_423);
  output [1:0]S;
  output [3:0]\icmp_ln879_reg_433_reg[0] ;
  output [3:0]\icmp_ln879_reg_433_reg[0]_0 ;
  output [3:0]\icmp_ln879_reg_433_reg[0]_1 ;
  input clk;
  input we1;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [0:0]WEA;
  input icmp_ln879_reg_433;
  input ret_V_2_fu_66_p2_carry__1;
  input flag_load_reg_423;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire clk;
  wire flag_load_reg_423;
  wire icmp_ln879_reg_433;
  wire [3:0]\icmp_ln879_reg_433_reg[0] ;
  wire [3:0]\icmp_ln879_reg_433_reg[0]_0 ;
  wire [3:0]\icmp_ln879_reg_433_reg[0]_1 ;
  wire [0:0]q;
  wire ret_V_2_fu_66_p2_carry__1;
  wire we1;

  system_vv_model_0_0_msdft_deOg_ram_7 msdft_deOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .clk(clk),
        .flag_load_reg_423(flag_load_reg_423),
        .icmp_ln879_reg_433(icmp_ln879_reg_433),
        .\icmp_ln879_reg_433_reg[0] (\icmp_ln879_reg_433_reg[0] ),
        .\icmp_ln879_reg_433_reg[0]_0 (\icmp_ln879_reg_433_reg[0]_0 ),
        .\icmp_ln879_reg_433_reg[0]_1 (\icmp_ln879_reg_433_reg[0]_1 ),
        .q(q),
        .ret_V_2_fu_66_p2_carry__1(ret_V_2_fu_66_p2_carry__1),
        .we1(we1));
endmodule

(* ORIG_REF_NAME = "msdft_deOg" *) 
module system_vv_model_0_0_msdft_deOg_10
   (S,
    \din_re_V_r_reg_417_reg[11] ,
    \din_re_V_r_reg_417_reg[7] ,
    \din_re_V_r_reg_417_reg[3] ,
    ap_enable_reg_pp0_iter1_reg_rep,
    d1,
    flag_load_reg_423,
    ram_reg_0,
    icmp_ln879_reg_433,
    ram_reg_0_0,
    clk,
    q,
    Q,
    ADDRBWRADDR,
    WEA,
    ram_reg_3,
    ram_reg_5);
  output [1:0]S;
  output [3:0]\din_re_V_r_reg_417_reg[11] ;
  output [3:0]\din_re_V_r_reg_417_reg[7] ;
  output [3:0]\din_re_V_r_reg_417_reg[3] ;
  output ap_enable_reg_pp0_iter1_reg_rep;
  input [13:0]d1;
  input flag_load_reg_423;
  input ram_reg_0;
  input icmp_ln879_reg_433;
  input ram_reg_0_0;
  input clk;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [0:0]WEA;
  input [0:0]ram_reg_3;
  input [1:0]ram_reg_5;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire ap_enable_reg_pp0_iter1_reg_rep;
  wire clk;
  wire [13:0]d1;
  wire [3:0]\din_re_V_r_reg_417_reg[11] ;
  wire [3:0]\din_re_V_r_reg_417_reg[3] ;
  wire [3:0]\din_re_V_r_reg_417_reg[7] ;
  wire flag_load_reg_423;
  wire icmp_ln879_reg_433;
  wire [0:0]q;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire [0:0]ram_reg_3;
  wire [1:0]ram_reg_5;

  system_vv_model_0_0_msdft_deOg_ram_17 msdft_deOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .S(S),
        .WEA({ram_reg_3,WEA}),
        .clk(clk),
        .d1(d1),
        .\din_re_V_r_reg_417_reg[11] (\din_re_V_r_reg_417_reg[11] ),
        .\din_re_V_r_reg_417_reg[3] (\din_re_V_r_reg_417_reg[3] ),
        .\din_re_V_r_reg_417_reg[7] (\din_re_V_r_reg_417_reg[7] ),
        .flag_load_reg_423(flag_load_reg_423),
        .icmp_ln879_reg_433(icmp_ln879_reg_433),
        .q(q),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_5_0(ram_reg_5),
        .we1(ap_enable_reg_pp0_iter1_reg_rep));
endmodule

(* ORIG_REF_NAME = "msdft_deOg" *) 
module system_vv_model_0_0_msdft_deOg_6
   (S,
    \din_re_V_r_reg_417_reg[11] ,
    \din_re_V_r_reg_417_reg[7] ,
    \din_re_V_r_reg_417_reg[3] ,
    d1,
    flag_load_reg_423,
    ret_V_fu_52_p2_carry,
    icmp_ln879_reg_433,
    clk,
    we1,
    q,
    Q,
    ADDRBWRADDR,
    WEA,
    ram_reg_6);
  output [1:0]S;
  output [3:0]\din_re_V_r_reg_417_reg[11] ;
  output [3:0]\din_re_V_r_reg_417_reg[7] ;
  output [3:0]\din_re_V_r_reg_417_reg[3] ;
  input [13:0]d1;
  input flag_load_reg_423;
  input ret_V_fu_52_p2_carry;
  input icmp_ln879_reg_433;
  input clk;
  input we1;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [1:0]WEA;
  input [1:0]ram_reg_6;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [1:0]WEA;
  wire clk;
  wire [13:0]d1;
  wire [3:0]\din_re_V_r_reg_417_reg[11] ;
  wire [3:0]\din_re_V_r_reg_417_reg[3] ;
  wire [3:0]\din_re_V_r_reg_417_reg[7] ;
  wire flag_load_reg_423;
  wire icmp_ln879_reg_433;
  wire [0:0]q;
  wire [1:0]ram_reg_6;
  wire ret_V_fu_52_p2_carry;
  wire we1;

  system_vv_model_0_0_msdft_deOg_ram msdft_deOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .clk(clk),
        .d1(d1),
        .\din_re_V_r_reg_417_reg[11] (\din_re_V_r_reg_417_reg[11] ),
        .\din_re_V_r_reg_417_reg[3] (\din_re_V_r_reg_417_reg[3] ),
        .\din_re_V_r_reg_417_reg[7] (\din_re_V_r_reg_417_reg[7] ),
        .flag_load_reg_423(flag_load_reg_423),
        .icmp_ln879_reg_433(icmp_ln879_reg_433),
        .q(q),
        .ram_reg_6_0(ram_reg_6),
        .ret_V_fu_52_p2_carry(ret_V_fu_52_p2_carry),
        .we1(we1));
endmodule

(* ORIG_REF_NAME = "msdft_deOg" *) 
module system_vv_model_0_0_msdft_deOg_9
   (S,
    \icmp_ln879_reg_433_reg[0] ,
    \icmp_ln879_reg_433_reg[0]_0 ,
    \icmp_ln879_reg_433_reg[0]_1 ,
    clk,
    ram_reg_0,
    q,
    Q,
    ADDRBWRADDR,
    WEA,
    icmp_ln879_reg_433,
    ret_V_2_fu_66_p2_carry__1,
    flag_load_reg_423);
  output [1:0]S;
  output [3:0]\icmp_ln879_reg_433_reg[0] ;
  output [3:0]\icmp_ln879_reg_433_reg[0]_0 ;
  output [3:0]\icmp_ln879_reg_433_reg[0]_1 ;
  input clk;
  input ram_reg_0;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [0:0]WEA;
  input icmp_ln879_reg_433;
  input ret_V_2_fu_66_p2_carry__1;
  input flag_load_reg_423;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire clk;
  wire flag_load_reg_423;
  wire icmp_ln879_reg_433;
  wire [3:0]\icmp_ln879_reg_433_reg[0] ;
  wire [3:0]\icmp_ln879_reg_433_reg[0]_0 ;
  wire [3:0]\icmp_ln879_reg_433_reg[0]_1 ;
  wire [0:0]q;
  wire ram_reg_0;
  wire ret_V_2_fu_66_p2_carry__1;

  system_vv_model_0_0_msdft_deOg_ram_18 msdft_deOg_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .clk(clk),
        .flag_load_reg_423(flag_load_reg_423),
        .icmp_ln879_reg_433(icmp_ln879_reg_433),
        .\icmp_ln879_reg_433_reg[0] (\icmp_ln879_reg_433_reg[0] ),
        .\icmp_ln879_reg_433_reg[0]_0 (\icmp_ln879_reg_433_reg[0]_0 ),
        .\icmp_ln879_reg_433_reg[0]_1 (\icmp_ln879_reg_433_reg[0]_1 ),
        .q(q),
        .ram_reg_0_0(ram_reg_0),
        .ret_V_2_fu_66_p2_carry__1(ret_V_2_fu_66_p2_carry__1));
endmodule

module system_vv_model_0_0_msdft_deOg_ram
   (S,
    \din_re_V_r_reg_417_reg[11] ,
    \din_re_V_r_reg_417_reg[7] ,
    \din_re_V_r_reg_417_reg[3] ,
    d1,
    flag_load_reg_423,
    ret_V_fu_52_p2_carry,
    icmp_ln879_reg_433,
    clk,
    we1,
    q,
    Q,
    ADDRBWRADDR,
    WEA,
    ram_reg_6_0);
  output [1:0]S;
  output [3:0]\din_re_V_r_reg_417_reg[11] ;
  output [3:0]\din_re_V_r_reg_417_reg[7] ;
  output [3:0]\din_re_V_r_reg_417_reg[3] ;
  input [13:0]d1;
  input flag_load_reg_423;
  input ret_V_fu_52_p2_carry;
  input icmp_ln879_reg_433;
  input clk;
  input we1;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [1:0]WEA;
  input [1:0]ram_reg_6_0;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [1:0]WEA;
  wire clk;
  wire [13:0]d1;
  wire [13:0]delay_re_V_q0;
  wire [3:0]\din_re_V_r_reg_417_reg[11] ;
  wire [3:0]\din_re_V_r_reg_417_reg[3] ;
  wire [3:0]\din_re_V_r_reg_417_reg[7] ;
  wire flag_load_reg_423;
  wire icmp_ln879_reg_433;
  wire [0:0]q;
  wire [1:0]ram_reg_6_0;
  wire ret_V_fu_52_p2_carry;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[1:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[3:2]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[5:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[5:4]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_3_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[7:6]}),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[9:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_4_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[9:8]}),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({ram_reg_6_0[0],ram_reg_6_0[0],ram_reg_6_0[0],ram_reg_6_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[11:10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_5_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[11:10]}),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_6_0[0],ram_reg_6_0[0],ram_reg_6_0[0],ram_reg_6_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[13:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_6_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[13:12]}),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_6_0[1],ram_reg_6_0,ram_reg_6_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_1__0
       (.I0(d1[7]),
        .I1(delay_re_V_q0[7]),
        .I2(flag_load_reg_423),
        .I3(ret_V_fu_52_p2_carry),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[7] [3]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_2__0
       (.I0(d1[6]),
        .I1(delay_re_V_q0[6]),
        .I2(flag_load_reg_423),
        .I3(ret_V_fu_52_p2_carry),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[7] [2]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_3__0
       (.I0(d1[5]),
        .I1(delay_re_V_q0[5]),
        .I2(flag_load_reg_423),
        .I3(ret_V_fu_52_p2_carry),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[7] [1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_4__0
       (.I0(d1[4]),
        .I1(delay_re_V_q0[4]),
        .I2(flag_load_reg_423),
        .I3(ret_V_fu_52_p2_carry),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[7] [0]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_1__0
       (.I0(d1[11]),
        .I1(delay_re_V_q0[11]),
        .I2(flag_load_reg_423),
        .I3(ret_V_fu_52_p2_carry),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[11] [3]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_2__0
       (.I0(d1[10]),
        .I1(delay_re_V_q0[10]),
        .I2(flag_load_reg_423),
        .I3(ret_V_fu_52_p2_carry),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[11] [2]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_3__0
       (.I0(d1[9]),
        .I1(delay_re_V_q0[9]),
        .I2(flag_load_reg_423),
        .I3(ret_V_fu_52_p2_carry),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[11] [1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_4__0
       (.I0(d1[8]),
        .I1(delay_re_V_q0[8]),
        .I2(flag_load_reg_423),
        .I3(ret_V_fu_52_p2_carry),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[11] [0]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__2_i_2__0
       (.I0(d1[13]),
        .I1(delay_re_V_q0[13]),
        .I2(flag_load_reg_423),
        .I3(ret_V_fu_52_p2_carry),
        .I4(icmp_ln879_reg_433),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__2_i_3__0
       (.I0(d1[12]),
        .I1(delay_re_V_q0[12]),
        .I2(flag_load_reg_423),
        .I3(ret_V_fu_52_p2_carry),
        .I4(icmp_ln879_reg_433),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_1__0
       (.I0(d1[3]),
        .I1(delay_re_V_q0[3]),
        .I2(flag_load_reg_423),
        .I3(ret_V_fu_52_p2_carry),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[3] [3]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_2__0
       (.I0(d1[2]),
        .I1(delay_re_V_q0[2]),
        .I2(flag_load_reg_423),
        .I3(ret_V_fu_52_p2_carry),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[3] [2]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_3__0
       (.I0(d1[1]),
        .I1(delay_re_V_q0[1]),
        .I2(flag_load_reg_423),
        .I3(ret_V_fu_52_p2_carry),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[3] [1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_4__0
       (.I0(d1[0]),
        .I1(delay_re_V_q0[0]),
        .I2(flag_load_reg_423),
        .I3(ret_V_fu_52_p2_carry),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[3] [0]));
endmodule

(* ORIG_REF_NAME = "msdft_deOg_ram" *) 
module system_vv_model_0_0_msdft_deOg_ram_17
   (S,
    \din_re_V_r_reg_417_reg[11] ,
    \din_re_V_r_reg_417_reg[7] ,
    \din_re_V_r_reg_417_reg[3] ,
    we1,
    d1,
    flag_load_reg_423,
    ram_reg_0_0,
    icmp_ln879_reg_433,
    ram_reg_0_1,
    clk,
    q,
    Q,
    ADDRBWRADDR,
    WEA,
    ram_reg_5_0);
  output [1:0]S;
  output [3:0]\din_re_V_r_reg_417_reg[11] ;
  output [3:0]\din_re_V_r_reg_417_reg[7] ;
  output [3:0]\din_re_V_r_reg_417_reg[3] ;
  output we1;
  input [13:0]d1;
  input flag_load_reg_423;
  input ram_reg_0_0;
  input icmp_ln879_reg_433;
  input ram_reg_0_1;
  input clk;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [1:0]WEA;
  input [1:0]ram_reg_5_0;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [1:0]WEA;
  wire clk;
  wire [13:0]d1;
  wire [13:0]delay_re_V_q0;
  wire [3:0]\din_re_V_r_reg_417_reg[11] ;
  wire [3:0]\din_re_V_r_reg_417_reg[3] ;
  wire [3:0]\din_re_V_r_reg_417_reg[7] ;
  wire flag_load_reg_423;
  wire icmp_ln879_reg_433;
  wire [0:0]q;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [1:0]ram_reg_5_0;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[1:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_1
       (.I0(ram_reg_0_1),
        .I1(ram_reg_0_0),
        .O(we1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[3:2]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[5:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[5:4]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_3_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[7:6]}),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[9:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_4_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[9:8]}),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({ram_reg_5_0[1],ram_reg_5_0[1],ram_reg_5_0[1],ram_reg_5_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[11:10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_5_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[11:10]}),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_5_0[1],ram_reg_5_0,ram_reg_5_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[13:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_6_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[13:12]}),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_5_0[1],ram_reg_5_0[1],ram_reg_5_0[1],ram_reg_5_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_1
       (.I0(d1[7]),
        .I1(delay_re_V_q0[7]),
        .I2(flag_load_reg_423),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[7] [3]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_2
       (.I0(d1[6]),
        .I1(delay_re_V_q0[6]),
        .I2(flag_load_reg_423),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[7] [2]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_3
       (.I0(d1[5]),
        .I1(delay_re_V_q0[5]),
        .I2(flag_load_reg_423),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[7] [1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_4
       (.I0(d1[4]),
        .I1(delay_re_V_q0[4]),
        .I2(flag_load_reg_423),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[7] [0]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_1
       (.I0(d1[11]),
        .I1(delay_re_V_q0[11]),
        .I2(flag_load_reg_423),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[11] [3]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_2
       (.I0(d1[10]),
        .I1(delay_re_V_q0[10]),
        .I2(flag_load_reg_423),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[11] [2]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_3
       (.I0(d1[9]),
        .I1(delay_re_V_q0[9]),
        .I2(flag_load_reg_423),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[11] [1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_4
       (.I0(d1[8]),
        .I1(delay_re_V_q0[8]),
        .I2(flag_load_reg_423),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[11] [0]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__2_i_2
       (.I0(d1[13]),
        .I1(delay_re_V_q0[13]),
        .I2(flag_load_reg_423),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_433),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__2_i_3
       (.I0(d1[12]),
        .I1(delay_re_V_q0[12]),
        .I2(flag_load_reg_423),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_433),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_1
       (.I0(d1[3]),
        .I1(delay_re_V_q0[3]),
        .I2(flag_load_reg_423),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[3] [3]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_2
       (.I0(d1[2]),
        .I1(delay_re_V_q0[2]),
        .I2(flag_load_reg_423),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[3] [2]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_3
       (.I0(d1[1]),
        .I1(delay_re_V_q0[1]),
        .I2(flag_load_reg_423),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[3] [1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_4
       (.I0(d1[0]),
        .I1(delay_re_V_q0[0]),
        .I2(flag_load_reg_423),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_433),
        .O(\din_re_V_r_reg_417_reg[3] [0]));
endmodule

(* ORIG_REF_NAME = "msdft_deOg_ram" *) 
module system_vv_model_0_0_msdft_deOg_ram_18
   (S,
    \icmp_ln879_reg_433_reg[0] ,
    \icmp_ln879_reg_433_reg[0]_0 ,
    \icmp_ln879_reg_433_reg[0]_1 ,
    clk,
    ram_reg_0_0,
    q,
    Q,
    ADDRBWRADDR,
    WEA,
    icmp_ln879_reg_433,
    ret_V_2_fu_66_p2_carry__1,
    flag_load_reg_423);
  output [1:0]S;
  output [3:0]\icmp_ln879_reg_433_reg[0] ;
  output [3:0]\icmp_ln879_reg_433_reg[0]_0 ;
  output [3:0]\icmp_ln879_reg_433_reg[0]_1 ;
  input clk;
  input ram_reg_0_0;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [0:0]WEA;
  input icmp_ln879_reg_433;
  input ret_V_2_fu_66_p2_carry__1;
  input flag_load_reg_423;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire clk;
  wire [1:0]delay_im_V_q0;
  wire flag_load_reg_423;
  wire icmp_ln879_reg_433;
  wire [3:0]\icmp_ln879_reg_433_reg[0] ;
  wire [3:0]\icmp_ln879_reg_433_reg[0]_0 ;
  wire [3:0]\icmp_ln879_reg_433_reg[0]_1 ;
  wire [0:0]q;
  wire ram_reg_0_0;
  wire ret_V_2_fu_66_p2_carry__1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],delay_im_V_q0}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_1
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_433_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_2
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_433_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_3
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_433_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_4
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_433_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_1
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_433_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_2
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_433_reg[0]_1 [2]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_3
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_433_reg[0]_1 [1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_4
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_433_reg[0]_1 [0]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__2_i_1
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[1]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__2_i_2
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_1
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_433_reg[0] [3]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_2
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_433_reg[0] [2]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_3
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_433_reg[0] [1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_4
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_433_reg[0] [0]));
endmodule

(* ORIG_REF_NAME = "msdft_deOg_ram" *) 
module system_vv_model_0_0_msdft_deOg_ram_7
   (S,
    \icmp_ln879_reg_433_reg[0] ,
    \icmp_ln879_reg_433_reg[0]_0 ,
    \icmp_ln879_reg_433_reg[0]_1 ,
    clk,
    we1,
    q,
    Q,
    ADDRBWRADDR,
    WEA,
    icmp_ln879_reg_433,
    ret_V_2_fu_66_p2_carry__1,
    flag_load_reg_423);
  output [1:0]S;
  output [3:0]\icmp_ln879_reg_433_reg[0] ;
  output [3:0]\icmp_ln879_reg_433_reg[0]_0 ;
  output [3:0]\icmp_ln879_reg_433_reg[0]_1 ;
  input clk;
  input we1;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [0:0]WEA;
  input icmp_ln879_reg_433;
  input ret_V_2_fu_66_p2_carry__1;
  input flag_load_reg_423;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire clk;
  wire [1:0]delay_im_V_q0;
  wire flag_load_reg_423;
  wire icmp_ln879_reg_433;
  wire [3:0]\icmp_ln879_reg_433_reg[0] ;
  wire [3:0]\icmp_ln879_reg_433_reg[0]_0 ;
  wire [3:0]\icmp_ln879_reg_433_reg[0]_1 ;
  wire [0:0]q;
  wire ret_V_2_fu_66_p2_carry__1;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],delay_im_V_q0}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_1__0
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_433_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_2__0
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_433_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_3__0
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_433_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_4__0
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_433_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_1__0
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_433_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_2__0
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_433_reg[0]_1 [2]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_3__0
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_433_reg[0]_1 [1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_4__0
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_433_reg[0]_1 [0]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__2_i_1__0
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[1]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__2_i_2__0
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_1__0
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_433_reg[0] [3]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_2__0
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_433_reg[0] [2]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_3__0
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_433_reg[0] [1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_4__0
       (.I0(icmp_ln879_reg_433),
        .I1(ret_V_2_fu_66_p2_carry__1),
        .I2(flag_load_reg_423),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_433_reg[0] [0]));
endmodule

module system_vv_model_0_0_msdft_mcud
   (\reg_resona_reg[44] ,
    O,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    S,
    \reg_resona_reg[7] ,
    \reg_resona_reg[11] ,
    \reg_resona_reg[15] ,
    \reg_resona_reg[19] ,
    \reg_resona_reg[23] ,
    \reg_resona_reg[27] ,
    \reg_resona_reg[31] ,
    \reg_resona_reg[35] ,
    \reg_resona_reg[39] ,
    \reg_resona_reg[43] ,
    p_10,
    res_input_1_reg_4520,
    clk,
    B,
    A,
    PCOUT,
    reg_resona_reg);
  output [0:0]\reg_resona_reg[44] ;
  output [3:0]O;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [0:0]p_9;
  output [3:0]S;
  output [3:0]\reg_resona_reg[7] ;
  output [3:0]\reg_resona_reg[11] ;
  output [3:0]\reg_resona_reg[15] ;
  output [3:0]\reg_resona_reg[19] ;
  output [3:0]\reg_resona_reg[23] ;
  output [3:0]\reg_resona_reg[27] ;
  output [3:0]\reg_resona_reg[31] ;
  output [3:0]\reg_resona_reg[35] ;
  output [3:0]\reg_resona_reg[39] ;
  output [3:0]\reg_resona_reg[43] ;
  input p_10;
  input res_input_1_reg_4520;
  input clk;
  input [14:0]B;
  input [15:0]A;
  input [47:0]PCOUT;
  input [44:0]reg_resona_reg;

  wire [15:0]A;
  wire [14:0]B;
  wire [3:0]O;
  wire [47:0]PCOUT;
  wire [3:0]S;
  wire clk;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire p_10;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [0:0]p_9;
  wire [44:0]reg_resona_reg;
  wire [3:0]\reg_resona_reg[11] ;
  wire [3:0]\reg_resona_reg[15] ;
  wire [3:0]\reg_resona_reg[19] ;
  wire [3:0]\reg_resona_reg[23] ;
  wire [3:0]\reg_resona_reg[27] ;
  wire [3:0]\reg_resona_reg[31] ;
  wire [3:0]\reg_resona_reg[35] ;
  wire [3:0]\reg_resona_reg[39] ;
  wire [3:0]\reg_resona_reg[43] ;
  wire [0:0]\reg_resona_reg[44] ;
  wire [3:0]\reg_resona_reg[7] ;
  wire res_input_1_reg_4520;

  system_vv_model_0_0_msdft_mcud_DSP48_1 msdft_mcud_DSP48_1_U
       (.A(A),
        .B(B),
        .O(O),
        .PCOUT(PCOUT),
        .S(S),
        .clk(clk),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_11(p_10),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .reg_resona_reg(reg_resona_reg),
        .\reg_resona_reg[11] (\reg_resona_reg[11] ),
        .\reg_resona_reg[15] (\reg_resona_reg[15] ),
        .\reg_resona_reg[19] (\reg_resona_reg[19] ),
        .\reg_resona_reg[23] (\reg_resona_reg[23] ),
        .\reg_resona_reg[27] (\reg_resona_reg[27] ),
        .\reg_resona_reg[31] (\reg_resona_reg[31] ),
        .\reg_resona_reg[35] (\reg_resona_reg[35] ),
        .\reg_resona_reg[39] (\reg_resona_reg[39] ),
        .\reg_resona_reg[43] (\reg_resona_reg[43] ),
        .\reg_resona_reg[44] (\reg_resona_reg[44] ),
        .\reg_resona_reg[7] (\reg_resona_reg[7] ),
        .res_input_1_reg_4520(res_input_1_reg_4520));
endmodule

(* ORIG_REF_NAME = "msdft_mcud" *) 
module system_vv_model_0_0_msdft_mcud_13
   (ap_enable_reg_pp0_iter1_reg,
    \reg_resona_reg[44] ,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    S,
    \reg_resona_reg[7] ,
    \reg_resona_reg[11] ,
    \reg_resona_reg[15] ,
    \reg_resona_reg[19] ,
    \reg_resona_reg[23] ,
    \reg_resona_reg[27] ,
    \reg_resona_reg[31] ,
    \reg_resona_reg[35] ,
    \reg_resona_reg[39] ,
    \reg_resona_reg[43] ,
    p_11,
    res_input_1_reg_4520,
    clk,
    B,
    A,
    PCOUT,
    O,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    ap_enable_reg_pp0_iter1,
    CO,
    reg_resona_reg);
  output [14:0]ap_enable_reg_pp0_iter1_reg;
  output [0:0]\reg_resona_reg[44] ;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [0:0]p_10;
  output [3:0]S;
  output [3:0]\reg_resona_reg[7] ;
  output [3:0]\reg_resona_reg[11] ;
  output [3:0]\reg_resona_reg[15] ;
  output [3:0]\reg_resona_reg[19] ;
  output [3:0]\reg_resona_reg[23] ;
  output [3:0]\reg_resona_reg[27] ;
  output [3:0]\reg_resona_reg[31] ;
  output [3:0]\reg_resona_reg[35] ;
  output [3:0]\reg_resona_reg[39] ;
  output [3:0]\reg_resona_reg[43] ;
  input p_11;
  input res_input_1_reg_4520;
  input clk;
  input [14:0]B;
  input [15:0]A;
  input [47:0]PCOUT;
  input [3:0]O;
  input p_12;
  input p_13;
  input [3:0]p_14;
  input [3:0]p_15;
  input [1:0]p_16;
  input ap_enable_reg_pp0_iter1;
  input [0:0]CO;
  input [44:0]reg_resona_reg;

  wire [15:0]A;
  wire [14:0]B;
  wire [0:0]CO;
  wire [3:0]O;
  wire [47:0]PCOUT;
  wire [3:0]S;
  wire ap_enable_reg_pp0_iter1;
  wire [14:0]ap_enable_reg_pp0_iter1_reg;
  wire clk;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [0:0]p_10;
  wire p_11;
  wire p_12;
  wire p_13;
  wire [3:0]p_14;
  wire [3:0]p_15;
  wire [1:0]p_16;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire [44:0]reg_resona_reg;
  wire [3:0]\reg_resona_reg[11] ;
  wire [3:0]\reg_resona_reg[15] ;
  wire [3:0]\reg_resona_reg[19] ;
  wire [3:0]\reg_resona_reg[23] ;
  wire [3:0]\reg_resona_reg[27] ;
  wire [3:0]\reg_resona_reg[31] ;
  wire [3:0]\reg_resona_reg[35] ;
  wire [3:0]\reg_resona_reg[39] ;
  wire [3:0]\reg_resona_reg[43] ;
  wire [0:0]\reg_resona_reg[44] ;
  wire [3:0]\reg_resona_reg[7] ;
  wire res_input_1_reg_4520;

  system_vv_model_0_0_msdft_mcud_DSP48_1_16 msdft_mcud_DSP48_1_U
       (.A(A),
        .B(B),
        .CO(CO),
        .O(O),
        .PCOUT(PCOUT),
        .S(S),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .clk(clk),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_11(p_10),
        .p_12(p_11),
        .p_13(p_12),
        .p_14(p_13),
        .p_15(p_14),
        .p_16(p_15),
        .p_17(p_16),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .reg_resona_reg(reg_resona_reg),
        .\reg_resona_reg[11] (\reg_resona_reg[11] ),
        .\reg_resona_reg[15] (\reg_resona_reg[15] ),
        .\reg_resona_reg[19] (\reg_resona_reg[19] ),
        .\reg_resona_reg[23] (\reg_resona_reg[23] ),
        .\reg_resona_reg[27] (\reg_resona_reg[27] ),
        .\reg_resona_reg[31] (\reg_resona_reg[31] ),
        .\reg_resona_reg[35] (\reg_resona_reg[35] ),
        .\reg_resona_reg[39] (\reg_resona_reg[39] ),
        .\reg_resona_reg[43] (\reg_resona_reg[43] ),
        .\reg_resona_reg[44] (\reg_resona_reg[44] ),
        .\reg_resona_reg[7] (\reg_resona_reg[7] ),
        .res_input_1_reg_4520(res_input_1_reg_4520));
endmodule

module system_vv_model_0_0_msdft_mcud_DSP48_1
   (\reg_resona_reg[44] ,
    O,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    S,
    \reg_resona_reg[7] ,
    \reg_resona_reg[11] ,
    \reg_resona_reg[15] ,
    \reg_resona_reg[19] ,
    \reg_resona_reg[23] ,
    \reg_resona_reg[27] ,
    \reg_resona_reg[31] ,
    \reg_resona_reg[35] ,
    \reg_resona_reg[39] ,
    \reg_resona_reg[43] ,
    p_11,
    res_input_1_reg_4520,
    clk,
    B,
    A,
    PCOUT,
    reg_resona_reg);
  output [0:0]\reg_resona_reg[44] ;
  output [3:0]O;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [0:0]p_10;
  output [3:0]S;
  output [3:0]\reg_resona_reg[7] ;
  output [3:0]\reg_resona_reg[11] ;
  output [3:0]\reg_resona_reg[15] ;
  output [3:0]\reg_resona_reg[19] ;
  output [3:0]\reg_resona_reg[23] ;
  output [3:0]\reg_resona_reg[27] ;
  output [3:0]\reg_resona_reg[31] ;
  output [3:0]\reg_resona_reg[35] ;
  output [3:0]\reg_resona_reg[39] ;
  output [3:0]\reg_resona_reg[43] ;
  input p_11;
  input res_input_1_reg_4520;
  input clk;
  input [14:0]B;
  input [15:0]A;
  input [47:0]PCOUT;
  input [44:0]reg_resona_reg;

  wire [15:0]A;
  wire [14:0]B;
  wire [3:0]O;
  wire [47:0]PCOUT;
  wire [3:0]S;
  wire clk;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [0:0]p_10;
  wire p_11;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \reg_resona[0]_i_2_n_0 ;
  wire \reg_resona[0]_i_3__0_n_0 ;
  wire \reg_resona[0]_i_4__0_n_0 ;
  wire \reg_resona[0]_i_5__0_n_0 ;
  wire \reg_resona[12]_i_2__0_n_0 ;
  wire \reg_resona[12]_i_3__0_n_0 ;
  wire \reg_resona[12]_i_4__0_n_0 ;
  wire \reg_resona[12]_i_5__0_n_0 ;
  wire \reg_resona[16]_i_2__0_n_0 ;
  wire \reg_resona[16]_i_3__0_n_0 ;
  wire \reg_resona[16]_i_4__0_n_0 ;
  wire \reg_resona[16]_i_5__0_n_0 ;
  wire \reg_resona[20]_i_2__0_n_0 ;
  wire \reg_resona[20]_i_3__0_n_0 ;
  wire \reg_resona[20]_i_4__0_n_0 ;
  wire \reg_resona[20]_i_5__0_n_0 ;
  wire \reg_resona[24]_i_2__0_n_0 ;
  wire \reg_resona[24]_i_3__0_n_0 ;
  wire \reg_resona[24]_i_4__0_n_0 ;
  wire \reg_resona[24]_i_5__0_n_0 ;
  wire \reg_resona[28]_i_2__0_n_0 ;
  wire \reg_resona[28]_i_3__0_n_0 ;
  wire \reg_resona[28]_i_4__0_n_0 ;
  wire \reg_resona[28]_i_5__0_n_0 ;
  wire \reg_resona[32]_i_2__0_n_0 ;
  wire \reg_resona[32]_i_3__0_n_0 ;
  wire \reg_resona[32]_i_4__0_n_0 ;
  wire \reg_resona[32]_i_5__0_n_0 ;
  wire \reg_resona[36]_i_2__0_n_0 ;
  wire \reg_resona[36]_i_3__0_n_0 ;
  wire \reg_resona[36]_i_4__0_n_0 ;
  wire \reg_resona[36]_i_5__0_n_0 ;
  wire \reg_resona[40]_i_2__0_n_0 ;
  wire \reg_resona[40]_i_3__0_n_0 ;
  wire \reg_resona[40]_i_4__0_n_0 ;
  wire \reg_resona[40]_i_5__0_n_0 ;
  wire \reg_resona[44]_i_2__0_n_0 ;
  wire \reg_resona[4]_i_2__0_n_0 ;
  wire \reg_resona[4]_i_3__0_n_0 ;
  wire \reg_resona[4]_i_4__0_n_0 ;
  wire \reg_resona[4]_i_5__0_n_0 ;
  wire \reg_resona[8]_i_2__0_n_0 ;
  wire \reg_resona[8]_i_3__0_n_0 ;
  wire \reg_resona[8]_i_4__0_n_0 ;
  wire \reg_resona[8]_i_5__0_n_0 ;
  wire [44:0]reg_resona_reg;
  wire \reg_resona_reg[0]_i_1_n_0 ;
  wire \reg_resona_reg[0]_i_1_n_1 ;
  wire \reg_resona_reg[0]_i_1_n_2 ;
  wire \reg_resona_reg[0]_i_1_n_3 ;
  wire [3:0]\reg_resona_reg[11] ;
  wire \reg_resona_reg[12]_i_1__0_n_0 ;
  wire \reg_resona_reg[12]_i_1__0_n_1 ;
  wire \reg_resona_reg[12]_i_1__0_n_2 ;
  wire \reg_resona_reg[12]_i_1__0_n_3 ;
  wire [3:0]\reg_resona_reg[15] ;
  wire \reg_resona_reg[16]_i_1__0_n_0 ;
  wire \reg_resona_reg[16]_i_1__0_n_1 ;
  wire \reg_resona_reg[16]_i_1__0_n_2 ;
  wire \reg_resona_reg[16]_i_1__0_n_3 ;
  wire [3:0]\reg_resona_reg[19] ;
  wire \reg_resona_reg[20]_i_1__0_n_0 ;
  wire \reg_resona_reg[20]_i_1__0_n_1 ;
  wire \reg_resona_reg[20]_i_1__0_n_2 ;
  wire \reg_resona_reg[20]_i_1__0_n_3 ;
  wire [3:0]\reg_resona_reg[23] ;
  wire \reg_resona_reg[24]_i_1__0_n_0 ;
  wire \reg_resona_reg[24]_i_1__0_n_1 ;
  wire \reg_resona_reg[24]_i_1__0_n_2 ;
  wire \reg_resona_reg[24]_i_1__0_n_3 ;
  wire [3:0]\reg_resona_reg[27] ;
  wire \reg_resona_reg[28]_i_1__0_n_0 ;
  wire \reg_resona_reg[28]_i_1__0_n_1 ;
  wire \reg_resona_reg[28]_i_1__0_n_2 ;
  wire \reg_resona_reg[28]_i_1__0_n_3 ;
  wire [3:0]\reg_resona_reg[31] ;
  wire \reg_resona_reg[32]_i_1__0_n_0 ;
  wire \reg_resona_reg[32]_i_1__0_n_1 ;
  wire \reg_resona_reg[32]_i_1__0_n_2 ;
  wire \reg_resona_reg[32]_i_1__0_n_3 ;
  wire [3:0]\reg_resona_reg[35] ;
  wire \reg_resona_reg[36]_i_1__0_n_0 ;
  wire \reg_resona_reg[36]_i_1__0_n_1 ;
  wire \reg_resona_reg[36]_i_1__0_n_2 ;
  wire \reg_resona_reg[36]_i_1__0_n_3 ;
  wire [3:0]\reg_resona_reg[39] ;
  wire \reg_resona_reg[40]_i_1__0_n_0 ;
  wire \reg_resona_reg[40]_i_1__0_n_1 ;
  wire \reg_resona_reg[40]_i_1__0_n_2 ;
  wire \reg_resona_reg[40]_i_1__0_n_3 ;
  wire [3:0]\reg_resona_reg[43] ;
  wire [0:0]\reg_resona_reg[44] ;
  wire \reg_resona_reg[4]_i_1__0_n_0 ;
  wire \reg_resona_reg[4]_i_1__0_n_1 ;
  wire \reg_resona_reg[4]_i_1__0_n_2 ;
  wire \reg_resona_reg[4]_i_1__0_n_3 ;
  wire [3:0]\reg_resona_reg[7] ;
  wire \reg_resona_reg[8]_i_1__0_n_0 ;
  wire \reg_resona_reg[8]_i_1__0_n_1 ;
  wire \reg_resona_reg[8]_i_1__0_n_2 ;
  wire \reg_resona_reg[8]_i_1__0_n_3 ;
  wire res_input_1_reg_4520;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_reg_resona_reg[44]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_resona_reg[44]_i_1__0_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_1__0
       (.I0(reg_resona_reg[7]),
        .I1(p_n_98),
        .O(\reg_resona_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_2__0
       (.I0(reg_resona_reg[6]),
        .I1(p_n_99),
        .O(\reg_resona_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_3__0
       (.I0(reg_resona_reg[5]),
        .I1(p_n_100),
        .O(\reg_resona_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_4__0
       (.I0(reg_resona_reg[4]),
        .I1(p_n_101),
        .O(\reg_resona_reg[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__10_i_1__0
       (.I0(reg_resona_reg[44]),
        .I1(p_n_75),
        .O(\reg_resona_reg[44] ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_1__0
       (.I0(reg_resona_reg[11]),
        .I1(p_n_94),
        .O(\reg_resona_reg[11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_2__0
       (.I0(reg_resona_reg[10]),
        .I1(p_n_95),
        .O(\reg_resona_reg[11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_3__0
       (.I0(reg_resona_reg[9]),
        .I1(p_n_96),
        .O(\reg_resona_reg[11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_4__0
       (.I0(reg_resona_reg[8]),
        .I1(p_n_97),
        .O(\reg_resona_reg[11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_1__0
       (.I0(reg_resona_reg[15]),
        .I1(p_n_90),
        .O(\reg_resona_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_2__0
       (.I0(reg_resona_reg[14]),
        .I1(p_n_91),
        .O(\reg_resona_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_3__0
       (.I0(reg_resona_reg[13]),
        .I1(p_n_92),
        .O(\reg_resona_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_4__0
       (.I0(reg_resona_reg[12]),
        .I1(p_n_93),
        .O(\reg_resona_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_1__0
       (.I0(reg_resona_reg[19]),
        .I1(p_n_86),
        .O(\reg_resona_reg[19] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_2__0
       (.I0(reg_resona_reg[18]),
        .I1(p_n_87),
        .O(\reg_resona_reg[19] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_3__0
       (.I0(reg_resona_reg[17]),
        .I1(p_n_88),
        .O(\reg_resona_reg[19] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_4__0
       (.I0(reg_resona_reg[16]),
        .I1(p_n_89),
        .O(\reg_resona_reg[19] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_1__0
       (.I0(reg_resona_reg[23]),
        .I1(p_n_82),
        .O(\reg_resona_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_2__0
       (.I0(reg_resona_reg[22]),
        .I1(p_n_83),
        .O(\reg_resona_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_3__0
       (.I0(reg_resona_reg[21]),
        .I1(p_n_84),
        .O(\reg_resona_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_4__0
       (.I0(reg_resona_reg[20]),
        .I1(p_n_85),
        .O(\reg_resona_reg[23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_1__0
       (.I0(reg_resona_reg[27]),
        .I1(p_n_78),
        .O(\reg_resona_reg[27] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_2__0
       (.I0(reg_resona_reg[26]),
        .I1(p_n_79),
        .O(\reg_resona_reg[27] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_3__0
       (.I0(reg_resona_reg[25]),
        .I1(p_n_80),
        .O(\reg_resona_reg[27] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_4__0
       (.I0(reg_resona_reg[24]),
        .I1(p_n_81),
        .O(\reg_resona_reg[27] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_1__0
       (.I0(reg_resona_reg[31]),
        .I1(p_n_75),
        .O(\reg_resona_reg[31] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_2__0
       (.I0(reg_resona_reg[30]),
        .I1(p_n_75),
        .O(\reg_resona_reg[31] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_3__0
       (.I0(reg_resona_reg[29]),
        .I1(p_n_76),
        .O(\reg_resona_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_4__0
       (.I0(reg_resona_reg[28]),
        .I1(p_n_77),
        .O(\reg_resona_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_1__0
       (.I0(reg_resona_reg[35]),
        .I1(p_n_75),
        .O(\reg_resona_reg[35] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_2__0
       (.I0(reg_resona_reg[34]),
        .I1(p_n_75),
        .O(\reg_resona_reg[35] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_3__0
       (.I0(reg_resona_reg[33]),
        .I1(p_n_75),
        .O(\reg_resona_reg[35] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_4__0
       (.I0(reg_resona_reg[32]),
        .I1(p_n_75),
        .O(\reg_resona_reg[35] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_1__0
       (.I0(reg_resona_reg[39]),
        .I1(p_n_75),
        .O(\reg_resona_reg[39] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_2__0
       (.I0(reg_resona_reg[38]),
        .I1(p_n_75),
        .O(\reg_resona_reg[39] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_3__0
       (.I0(reg_resona_reg[37]),
        .I1(p_n_75),
        .O(\reg_resona_reg[39] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_4__0
       (.I0(reg_resona_reg[36]),
        .I1(p_n_75),
        .O(\reg_resona_reg[39] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_1__0
       (.I0(reg_resona_reg[43]),
        .I1(p_n_75),
        .O(\reg_resona_reg[43] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_2__0
       (.I0(reg_resona_reg[42]),
        .I1(p_n_75),
        .O(\reg_resona_reg[43] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_3__0
       (.I0(reg_resona_reg[41]),
        .I1(p_n_75),
        .O(\reg_resona_reg[43] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_4__0
       (.I0(reg_resona_reg[40]),
        .I1(p_n_75),
        .O(\reg_resona_reg[43] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_1__0
       (.I0(reg_resona_reg[3]),
        .I1(p_n_102),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_2__0
       (.I0(reg_resona_reg[2]),
        .I1(p_n_103),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_3__0
       (.I0(reg_resona_reg[1]),
        .I1(p_n_104),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_4__0
       (.I0(reg_resona_reg[0]),
        .I1(p_n_105),
        .O(S[0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_11),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(res_input_1_reg_4520),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:31],p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[0]_i_2 
       (.I0(p_n_102),
        .I1(reg_resona_reg[3]),
        .O(\reg_resona[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[0]_i_3__0 
       (.I0(p_n_103),
        .I1(reg_resona_reg[2]),
        .O(\reg_resona[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[0]_i_4__0 
       (.I0(p_n_104),
        .I1(reg_resona_reg[1]),
        .O(\reg_resona[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[0]_i_5__0 
       (.I0(p_n_105),
        .I1(reg_resona_reg[0]),
        .O(\reg_resona[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[12]_i_2__0 
       (.I0(p_n_90),
        .I1(reg_resona_reg[15]),
        .O(\reg_resona[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[12]_i_3__0 
       (.I0(p_n_91),
        .I1(reg_resona_reg[14]),
        .O(\reg_resona[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[12]_i_4__0 
       (.I0(p_n_92),
        .I1(reg_resona_reg[13]),
        .O(\reg_resona[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[12]_i_5__0 
       (.I0(p_n_93),
        .I1(reg_resona_reg[12]),
        .O(\reg_resona[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[16]_i_2__0 
       (.I0(p_n_86),
        .I1(reg_resona_reg[19]),
        .O(\reg_resona[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[16]_i_3__0 
       (.I0(p_n_87),
        .I1(reg_resona_reg[18]),
        .O(\reg_resona[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[16]_i_4__0 
       (.I0(p_n_88),
        .I1(reg_resona_reg[17]),
        .O(\reg_resona[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[16]_i_5__0 
       (.I0(p_n_89),
        .I1(reg_resona_reg[16]),
        .O(\reg_resona[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[20]_i_2__0 
       (.I0(p_n_82),
        .I1(reg_resona_reg[23]),
        .O(\reg_resona[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[20]_i_3__0 
       (.I0(p_n_83),
        .I1(reg_resona_reg[22]),
        .O(\reg_resona[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[20]_i_4__0 
       (.I0(p_n_84),
        .I1(reg_resona_reg[21]),
        .O(\reg_resona[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[20]_i_5__0 
       (.I0(p_n_85),
        .I1(reg_resona_reg[20]),
        .O(\reg_resona[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[24]_i_2__0 
       (.I0(p_n_78),
        .I1(reg_resona_reg[27]),
        .O(\reg_resona[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[24]_i_3__0 
       (.I0(p_n_79),
        .I1(reg_resona_reg[26]),
        .O(\reg_resona[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[24]_i_4__0 
       (.I0(p_n_80),
        .I1(reg_resona_reg[25]),
        .O(\reg_resona[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[24]_i_5__0 
       (.I0(p_n_81),
        .I1(reg_resona_reg[24]),
        .O(\reg_resona[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[28]_i_2__0 
       (.I0(p_n_75),
        .I1(reg_resona_reg[31]),
        .O(\reg_resona[28]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[28]_i_3__0 
       (.I0(p_n_75),
        .I1(reg_resona_reg[30]),
        .O(\reg_resona[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[28]_i_4__0 
       (.I0(p_n_76),
        .I1(reg_resona_reg[29]),
        .O(\reg_resona[28]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[28]_i_5__0 
       (.I0(p_n_77),
        .I1(reg_resona_reg[28]),
        .O(\reg_resona[28]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[32]_i_2__0 
       (.I0(p_n_75),
        .I1(reg_resona_reg[35]),
        .O(\reg_resona[32]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[32]_i_3__0 
       (.I0(p_n_75),
        .I1(reg_resona_reg[34]),
        .O(\reg_resona[32]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[32]_i_4__0 
       (.I0(p_n_75),
        .I1(reg_resona_reg[33]),
        .O(\reg_resona[32]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[32]_i_5__0 
       (.I0(p_n_75),
        .I1(reg_resona_reg[32]),
        .O(\reg_resona[32]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[36]_i_2__0 
       (.I0(p_n_75),
        .I1(reg_resona_reg[39]),
        .O(\reg_resona[36]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[36]_i_3__0 
       (.I0(p_n_75),
        .I1(reg_resona_reg[38]),
        .O(\reg_resona[36]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[36]_i_4__0 
       (.I0(p_n_75),
        .I1(reg_resona_reg[37]),
        .O(\reg_resona[36]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[36]_i_5__0 
       (.I0(p_n_75),
        .I1(reg_resona_reg[36]),
        .O(\reg_resona[36]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[40]_i_2__0 
       (.I0(p_n_75),
        .I1(reg_resona_reg[43]),
        .O(\reg_resona[40]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[40]_i_3__0 
       (.I0(p_n_75),
        .I1(reg_resona_reg[42]),
        .O(\reg_resona[40]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[40]_i_4__0 
       (.I0(p_n_75),
        .I1(reg_resona_reg[41]),
        .O(\reg_resona[40]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[40]_i_5__0 
       (.I0(p_n_75),
        .I1(reg_resona_reg[40]),
        .O(\reg_resona[40]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[44]_i_2__0 
       (.I0(reg_resona_reg[44]),
        .I1(p_n_75),
        .O(\reg_resona[44]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[4]_i_2__0 
       (.I0(p_n_98),
        .I1(reg_resona_reg[7]),
        .O(\reg_resona[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[4]_i_3__0 
       (.I0(p_n_99),
        .I1(reg_resona_reg[6]),
        .O(\reg_resona[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[4]_i_4__0 
       (.I0(p_n_100),
        .I1(reg_resona_reg[5]),
        .O(\reg_resona[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[4]_i_5__0 
       (.I0(p_n_101),
        .I1(reg_resona_reg[4]),
        .O(\reg_resona[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[8]_i_2__0 
       (.I0(p_n_94),
        .I1(reg_resona_reg[11]),
        .O(\reg_resona[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[8]_i_3__0 
       (.I0(p_n_95),
        .I1(reg_resona_reg[10]),
        .O(\reg_resona[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[8]_i_4__0 
       (.I0(p_n_96),
        .I1(reg_resona_reg[9]),
        .O(\reg_resona[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[8]_i_5__0 
       (.I0(p_n_97),
        .I1(reg_resona_reg[8]),
        .O(\reg_resona[8]_i_5__0_n_0 ));
  CARRY4 \reg_resona_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\reg_resona_reg[0]_i_1_n_0 ,\reg_resona_reg[0]_i_1_n_1 ,\reg_resona_reg[0]_i_1_n_2 ,\reg_resona_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_102,p_n_103,p_n_104,p_n_105}),
        .O(O),
        .S({\reg_resona[0]_i_2_n_0 ,\reg_resona[0]_i_3__0_n_0 ,\reg_resona[0]_i_4__0_n_0 ,\reg_resona[0]_i_5__0_n_0 }));
  CARRY4 \reg_resona_reg[12]_i_1__0 
       (.CI(\reg_resona_reg[8]_i_1__0_n_0 ),
        .CO({\reg_resona_reg[12]_i_1__0_n_0 ,\reg_resona_reg[12]_i_1__0_n_1 ,\reg_resona_reg[12]_i_1__0_n_2 ,\reg_resona_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_90,p_n_91,p_n_92,p_n_93}),
        .O(p_2),
        .S({\reg_resona[12]_i_2__0_n_0 ,\reg_resona[12]_i_3__0_n_0 ,\reg_resona[12]_i_4__0_n_0 ,\reg_resona[12]_i_5__0_n_0 }));
  CARRY4 \reg_resona_reg[16]_i_1__0 
       (.CI(\reg_resona_reg[12]_i_1__0_n_0 ),
        .CO({\reg_resona_reg[16]_i_1__0_n_0 ,\reg_resona_reg[16]_i_1__0_n_1 ,\reg_resona_reg[16]_i_1__0_n_2 ,\reg_resona_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_86,p_n_87,p_n_88,p_n_89}),
        .O(p_3),
        .S({\reg_resona[16]_i_2__0_n_0 ,\reg_resona[16]_i_3__0_n_0 ,\reg_resona[16]_i_4__0_n_0 ,\reg_resona[16]_i_5__0_n_0 }));
  CARRY4 \reg_resona_reg[20]_i_1__0 
       (.CI(\reg_resona_reg[16]_i_1__0_n_0 ),
        .CO({\reg_resona_reg[20]_i_1__0_n_0 ,\reg_resona_reg[20]_i_1__0_n_1 ,\reg_resona_reg[20]_i_1__0_n_2 ,\reg_resona_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_82,p_n_83,p_n_84,p_n_85}),
        .O(p_4),
        .S({\reg_resona[20]_i_2__0_n_0 ,\reg_resona[20]_i_3__0_n_0 ,\reg_resona[20]_i_4__0_n_0 ,\reg_resona[20]_i_5__0_n_0 }));
  CARRY4 \reg_resona_reg[24]_i_1__0 
       (.CI(\reg_resona_reg[20]_i_1__0_n_0 ),
        .CO({\reg_resona_reg[24]_i_1__0_n_0 ,\reg_resona_reg[24]_i_1__0_n_1 ,\reg_resona_reg[24]_i_1__0_n_2 ,\reg_resona_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_78,p_n_79,p_n_80,p_n_81}),
        .O(p_5),
        .S({\reg_resona[24]_i_2__0_n_0 ,\reg_resona[24]_i_3__0_n_0 ,\reg_resona[24]_i_4__0_n_0 ,\reg_resona[24]_i_5__0_n_0 }));
  CARRY4 \reg_resona_reg[28]_i_1__0 
       (.CI(\reg_resona_reg[24]_i_1__0_n_0 ),
        .CO({\reg_resona_reg[28]_i_1__0_n_0 ,\reg_resona_reg[28]_i_1__0_n_1 ,\reg_resona_reg[28]_i_1__0_n_2 ,\reg_resona_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_75,p_n_75,p_n_76,p_n_77}),
        .O(p_6),
        .S({\reg_resona[28]_i_2__0_n_0 ,\reg_resona[28]_i_3__0_n_0 ,\reg_resona[28]_i_4__0_n_0 ,\reg_resona[28]_i_5__0_n_0 }));
  CARRY4 \reg_resona_reg[32]_i_1__0 
       (.CI(\reg_resona_reg[28]_i_1__0_n_0 ),
        .CO({\reg_resona_reg[32]_i_1__0_n_0 ,\reg_resona_reg[32]_i_1__0_n_1 ,\reg_resona_reg[32]_i_1__0_n_2 ,\reg_resona_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_75,p_n_75,p_n_75,p_n_75}),
        .O(p_7),
        .S({\reg_resona[32]_i_2__0_n_0 ,\reg_resona[32]_i_3__0_n_0 ,\reg_resona[32]_i_4__0_n_0 ,\reg_resona[32]_i_5__0_n_0 }));
  CARRY4 \reg_resona_reg[36]_i_1__0 
       (.CI(\reg_resona_reg[32]_i_1__0_n_0 ),
        .CO({\reg_resona_reg[36]_i_1__0_n_0 ,\reg_resona_reg[36]_i_1__0_n_1 ,\reg_resona_reg[36]_i_1__0_n_2 ,\reg_resona_reg[36]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_75,p_n_75,p_n_75,p_n_75}),
        .O(p_8),
        .S({\reg_resona[36]_i_2__0_n_0 ,\reg_resona[36]_i_3__0_n_0 ,\reg_resona[36]_i_4__0_n_0 ,\reg_resona[36]_i_5__0_n_0 }));
  CARRY4 \reg_resona_reg[40]_i_1__0 
       (.CI(\reg_resona_reg[36]_i_1__0_n_0 ),
        .CO({\reg_resona_reg[40]_i_1__0_n_0 ,\reg_resona_reg[40]_i_1__0_n_1 ,\reg_resona_reg[40]_i_1__0_n_2 ,\reg_resona_reg[40]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_75,p_n_75,p_n_75,p_n_75}),
        .O(p_9),
        .S({\reg_resona[40]_i_2__0_n_0 ,\reg_resona[40]_i_3__0_n_0 ,\reg_resona[40]_i_4__0_n_0 ,\reg_resona[40]_i_5__0_n_0 }));
  CARRY4 \reg_resona_reg[44]_i_1__0 
       (.CI(\reg_resona_reg[40]_i_1__0_n_0 ),
        .CO(\NLW_reg_resona_reg[44]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_resona_reg[44]_i_1__0_O_UNCONNECTED [3:1],p_10}),
        .S({1'b0,1'b0,1'b0,\reg_resona[44]_i_2__0_n_0 }));
  CARRY4 \reg_resona_reg[4]_i_1__0 
       (.CI(\reg_resona_reg[0]_i_1_n_0 ),
        .CO({\reg_resona_reg[4]_i_1__0_n_0 ,\reg_resona_reg[4]_i_1__0_n_1 ,\reg_resona_reg[4]_i_1__0_n_2 ,\reg_resona_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_98,p_n_99,p_n_100,p_n_101}),
        .O(p_0),
        .S({\reg_resona[4]_i_2__0_n_0 ,\reg_resona[4]_i_3__0_n_0 ,\reg_resona[4]_i_4__0_n_0 ,\reg_resona[4]_i_5__0_n_0 }));
  CARRY4 \reg_resona_reg[8]_i_1__0 
       (.CI(\reg_resona_reg[4]_i_1__0_n_0 ),
        .CO({\reg_resona_reg[8]_i_1__0_n_0 ,\reg_resona_reg[8]_i_1__0_n_1 ,\reg_resona_reg[8]_i_1__0_n_2 ,\reg_resona_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_94,p_n_95,p_n_96,p_n_97}),
        .O(p_1),
        .S({\reg_resona[8]_i_2__0_n_0 ,\reg_resona[8]_i_3__0_n_0 ,\reg_resona[8]_i_4__0_n_0 ,\reg_resona[8]_i_5__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "msdft_mcud_DSP48_1" *) 
module system_vv_model_0_0_msdft_mcud_DSP48_1_16
   (ap_enable_reg_pp0_iter1_reg,
    \reg_resona_reg[44] ,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    S,
    \reg_resona_reg[7] ,
    \reg_resona_reg[11] ,
    \reg_resona_reg[15] ,
    \reg_resona_reg[19] ,
    \reg_resona_reg[23] ,
    \reg_resona_reg[27] ,
    \reg_resona_reg[31] ,
    \reg_resona_reg[35] ,
    \reg_resona_reg[39] ,
    \reg_resona_reg[43] ,
    p_12,
    res_input_1_reg_4520,
    clk,
    B,
    A,
    PCOUT,
    O,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    ap_enable_reg_pp0_iter1,
    CO,
    reg_resona_reg);
  output [14:0]ap_enable_reg_pp0_iter1_reg;
  output [0:0]\reg_resona_reg[44] ;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [3:0]p_10;
  output [0:0]p_11;
  output [3:0]S;
  output [3:0]\reg_resona_reg[7] ;
  output [3:0]\reg_resona_reg[11] ;
  output [3:0]\reg_resona_reg[15] ;
  output [3:0]\reg_resona_reg[19] ;
  output [3:0]\reg_resona_reg[23] ;
  output [3:0]\reg_resona_reg[27] ;
  output [3:0]\reg_resona_reg[31] ;
  output [3:0]\reg_resona_reg[35] ;
  output [3:0]\reg_resona_reg[39] ;
  output [3:0]\reg_resona_reg[43] ;
  input p_12;
  input res_input_1_reg_4520;
  input clk;
  input [14:0]B;
  input [15:0]A;
  input [47:0]PCOUT;
  input [3:0]O;
  input p_13;
  input p_14;
  input [3:0]p_15;
  input [3:0]p_16;
  input [1:0]p_17;
  input ap_enable_reg_pp0_iter1;
  input [0:0]CO;
  input [44:0]reg_resona_reg;

  wire [15:0]A;
  wire [14:0]B;
  wire [0:0]CO;
  wire [3:0]O;
  wire [47:0]PCOUT;
  wire [3:0]S;
  wire ap_enable_reg_pp0_iter1;
  wire [14:0]ap_enable_reg_pp0_iter1_reg;
  wire clk;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_10;
  wire [0:0]p_11;
  wire p_12;
  wire p_13;
  wire p_14;
  wire [3:0]p_15;
  wire [3:0]p_16;
  wire [1:0]p_17;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire \reg_resona[0]_i_3_n_0 ;
  wire \reg_resona[0]_i_4_n_0 ;
  wire \reg_resona[0]_i_5_n_0 ;
  wire \reg_resona[0]_i_6_n_0 ;
  wire \reg_resona[12]_i_2_n_0 ;
  wire \reg_resona[12]_i_3_n_0 ;
  wire \reg_resona[12]_i_4_n_0 ;
  wire \reg_resona[12]_i_5_n_0 ;
  wire \reg_resona[16]_i_2_n_0 ;
  wire \reg_resona[16]_i_3_n_0 ;
  wire \reg_resona[16]_i_4_n_0 ;
  wire \reg_resona[16]_i_5_n_0 ;
  wire \reg_resona[20]_i_2_n_0 ;
  wire \reg_resona[20]_i_3_n_0 ;
  wire \reg_resona[20]_i_4_n_0 ;
  wire \reg_resona[20]_i_5_n_0 ;
  wire \reg_resona[24]_i_2_n_0 ;
  wire \reg_resona[24]_i_3_n_0 ;
  wire \reg_resona[24]_i_4_n_0 ;
  wire \reg_resona[24]_i_5_n_0 ;
  wire \reg_resona[28]_i_2_n_0 ;
  wire \reg_resona[28]_i_3_n_0 ;
  wire \reg_resona[28]_i_4_n_0 ;
  wire \reg_resona[28]_i_5_n_0 ;
  wire \reg_resona[32]_i_2_n_0 ;
  wire \reg_resona[32]_i_3_n_0 ;
  wire \reg_resona[32]_i_4_n_0 ;
  wire \reg_resona[32]_i_5_n_0 ;
  wire \reg_resona[36]_i_2_n_0 ;
  wire \reg_resona[36]_i_3_n_0 ;
  wire \reg_resona[36]_i_4_n_0 ;
  wire \reg_resona[36]_i_5_n_0 ;
  wire \reg_resona[40]_i_2_n_0 ;
  wire \reg_resona[40]_i_3_n_0 ;
  wire \reg_resona[40]_i_4_n_0 ;
  wire \reg_resona[40]_i_5_n_0 ;
  wire \reg_resona[44]_i_2_n_0 ;
  wire \reg_resona[4]_i_2_n_0 ;
  wire \reg_resona[4]_i_3_n_0 ;
  wire \reg_resona[4]_i_4_n_0 ;
  wire \reg_resona[4]_i_5_n_0 ;
  wire \reg_resona[8]_i_2_n_0 ;
  wire \reg_resona[8]_i_3_n_0 ;
  wire \reg_resona[8]_i_4_n_0 ;
  wire \reg_resona[8]_i_5_n_0 ;
  wire [44:0]reg_resona_reg;
  wire \reg_resona_reg[0]_i_2_n_0 ;
  wire \reg_resona_reg[0]_i_2_n_1 ;
  wire \reg_resona_reg[0]_i_2_n_2 ;
  wire \reg_resona_reg[0]_i_2_n_3 ;
  wire [3:0]\reg_resona_reg[11] ;
  wire \reg_resona_reg[12]_i_1_n_0 ;
  wire \reg_resona_reg[12]_i_1_n_1 ;
  wire \reg_resona_reg[12]_i_1_n_2 ;
  wire \reg_resona_reg[12]_i_1_n_3 ;
  wire [3:0]\reg_resona_reg[15] ;
  wire \reg_resona_reg[16]_i_1_n_0 ;
  wire \reg_resona_reg[16]_i_1_n_1 ;
  wire \reg_resona_reg[16]_i_1_n_2 ;
  wire \reg_resona_reg[16]_i_1_n_3 ;
  wire [3:0]\reg_resona_reg[19] ;
  wire \reg_resona_reg[20]_i_1_n_0 ;
  wire \reg_resona_reg[20]_i_1_n_1 ;
  wire \reg_resona_reg[20]_i_1_n_2 ;
  wire \reg_resona_reg[20]_i_1_n_3 ;
  wire [3:0]\reg_resona_reg[23] ;
  wire \reg_resona_reg[24]_i_1_n_0 ;
  wire \reg_resona_reg[24]_i_1_n_1 ;
  wire \reg_resona_reg[24]_i_1_n_2 ;
  wire \reg_resona_reg[24]_i_1_n_3 ;
  wire [3:0]\reg_resona_reg[27] ;
  wire \reg_resona_reg[28]_i_1_n_0 ;
  wire \reg_resona_reg[28]_i_1_n_1 ;
  wire \reg_resona_reg[28]_i_1_n_2 ;
  wire \reg_resona_reg[28]_i_1_n_3 ;
  wire [3:0]\reg_resona_reg[31] ;
  wire \reg_resona_reg[32]_i_1_n_0 ;
  wire \reg_resona_reg[32]_i_1_n_1 ;
  wire \reg_resona_reg[32]_i_1_n_2 ;
  wire \reg_resona_reg[32]_i_1_n_3 ;
  wire [3:0]\reg_resona_reg[35] ;
  wire \reg_resona_reg[36]_i_1_n_0 ;
  wire \reg_resona_reg[36]_i_1_n_1 ;
  wire \reg_resona_reg[36]_i_1_n_2 ;
  wire \reg_resona_reg[36]_i_1_n_3 ;
  wire [3:0]\reg_resona_reg[39] ;
  wire \reg_resona_reg[40]_i_1_n_0 ;
  wire \reg_resona_reg[40]_i_1_n_1 ;
  wire \reg_resona_reg[40]_i_1_n_2 ;
  wire \reg_resona_reg[40]_i_1_n_3 ;
  wire [3:0]\reg_resona_reg[43] ;
  wire [0:0]\reg_resona_reg[44] ;
  wire \reg_resona_reg[4]_i_1_n_0 ;
  wire \reg_resona_reg[4]_i_1_n_1 ;
  wire \reg_resona_reg[4]_i_1_n_2 ;
  wire \reg_resona_reg[4]_i_1_n_3 ;
  wire [3:0]\reg_resona_reg[7] ;
  wire \reg_resona_reg[8]_i_1_n_0 ;
  wire \reg_resona_reg[8]_i_1_n_1 ;
  wire \reg_resona_reg[8]_i_1_n_2 ;
  wire \reg_resona_reg[8]_i_1_n_3 ;
  wire res_input_1_reg_4520;
  wire [44:0]res_input_s_reg_447;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_reg_resona_reg[44]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_resona_reg[44]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_1
       (.I0(reg_resona_reg[7]),
        .I1(res_input_s_reg_447[7]),
        .O(\reg_resona_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_2
       (.I0(reg_resona_reg[6]),
        .I1(res_input_s_reg_447[6]),
        .O(\reg_resona_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_3
       (.I0(reg_resona_reg[5]),
        .I1(res_input_s_reg_447[5]),
        .O(\reg_resona_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_4
       (.I0(reg_resona_reg[4]),
        .I1(res_input_s_reg_447[4]),
        .O(\reg_resona_reg[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__10_i_1
       (.I0(reg_resona_reg[44]),
        .I1(res_input_s_reg_447[44]),
        .O(\reg_resona_reg[44] ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_1
       (.I0(reg_resona_reg[11]),
        .I1(res_input_s_reg_447[11]),
        .O(\reg_resona_reg[11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_2
       (.I0(reg_resona_reg[10]),
        .I1(res_input_s_reg_447[10]),
        .O(\reg_resona_reg[11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_3
       (.I0(reg_resona_reg[9]),
        .I1(res_input_s_reg_447[9]),
        .O(\reg_resona_reg[11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_4
       (.I0(reg_resona_reg[8]),
        .I1(res_input_s_reg_447[8]),
        .O(\reg_resona_reg[11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_1
       (.I0(reg_resona_reg[15]),
        .I1(res_input_s_reg_447[15]),
        .O(\reg_resona_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_2
       (.I0(reg_resona_reg[14]),
        .I1(res_input_s_reg_447[14]),
        .O(\reg_resona_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_3
       (.I0(reg_resona_reg[13]),
        .I1(res_input_s_reg_447[13]),
        .O(\reg_resona_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_4
       (.I0(reg_resona_reg[12]),
        .I1(res_input_s_reg_447[12]),
        .O(\reg_resona_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_1
       (.I0(reg_resona_reg[19]),
        .I1(res_input_s_reg_447[19]),
        .O(\reg_resona_reg[19] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_2
       (.I0(reg_resona_reg[18]),
        .I1(res_input_s_reg_447[18]),
        .O(\reg_resona_reg[19] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_3
       (.I0(reg_resona_reg[17]),
        .I1(res_input_s_reg_447[17]),
        .O(\reg_resona_reg[19] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_4
       (.I0(reg_resona_reg[16]),
        .I1(res_input_s_reg_447[16]),
        .O(\reg_resona_reg[19] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_1
       (.I0(reg_resona_reg[23]),
        .I1(res_input_s_reg_447[23]),
        .O(\reg_resona_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_2
       (.I0(reg_resona_reg[22]),
        .I1(res_input_s_reg_447[22]),
        .O(\reg_resona_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_3
       (.I0(reg_resona_reg[21]),
        .I1(res_input_s_reg_447[21]),
        .O(\reg_resona_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_4
       (.I0(reg_resona_reg[20]),
        .I1(res_input_s_reg_447[20]),
        .O(\reg_resona_reg[23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_1
       (.I0(reg_resona_reg[27]),
        .I1(res_input_s_reg_447[27]),
        .O(\reg_resona_reg[27] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_2
       (.I0(reg_resona_reg[26]),
        .I1(res_input_s_reg_447[26]),
        .O(\reg_resona_reg[27] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_3
       (.I0(reg_resona_reg[25]),
        .I1(res_input_s_reg_447[25]),
        .O(\reg_resona_reg[27] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_4
       (.I0(reg_resona_reg[24]),
        .I1(res_input_s_reg_447[24]),
        .O(\reg_resona_reg[27] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_1
       (.I0(reg_resona_reg[31]),
        .I1(res_input_s_reg_447[44]),
        .O(\reg_resona_reg[31] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_2
       (.I0(reg_resona_reg[30]),
        .I1(res_input_s_reg_447[44]),
        .O(\reg_resona_reg[31] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_3
       (.I0(reg_resona_reg[29]),
        .I1(res_input_s_reg_447[29]),
        .O(\reg_resona_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_4
       (.I0(reg_resona_reg[28]),
        .I1(res_input_s_reg_447[28]),
        .O(\reg_resona_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_1
       (.I0(reg_resona_reg[35]),
        .I1(res_input_s_reg_447[44]),
        .O(\reg_resona_reg[35] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_2
       (.I0(reg_resona_reg[34]),
        .I1(res_input_s_reg_447[44]),
        .O(\reg_resona_reg[35] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_3
       (.I0(reg_resona_reg[33]),
        .I1(res_input_s_reg_447[44]),
        .O(\reg_resona_reg[35] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_4
       (.I0(reg_resona_reg[32]),
        .I1(res_input_s_reg_447[44]),
        .O(\reg_resona_reg[35] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_1
       (.I0(reg_resona_reg[39]),
        .I1(res_input_s_reg_447[44]),
        .O(\reg_resona_reg[39] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_2
       (.I0(reg_resona_reg[38]),
        .I1(res_input_s_reg_447[44]),
        .O(\reg_resona_reg[39] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_3
       (.I0(reg_resona_reg[37]),
        .I1(res_input_s_reg_447[44]),
        .O(\reg_resona_reg[39] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_4
       (.I0(reg_resona_reg[36]),
        .I1(res_input_s_reg_447[44]),
        .O(\reg_resona_reg[39] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_1
       (.I0(reg_resona_reg[43]),
        .I1(res_input_s_reg_447[44]),
        .O(\reg_resona_reg[43] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_2
       (.I0(reg_resona_reg[42]),
        .I1(res_input_s_reg_447[44]),
        .O(\reg_resona_reg[43] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_3
       (.I0(reg_resona_reg[41]),
        .I1(res_input_s_reg_447[44]),
        .O(\reg_resona_reg[43] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_4
       (.I0(reg_resona_reg[40]),
        .I1(res_input_s_reg_447[44]),
        .O(\reg_resona_reg[43] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_1
       (.I0(reg_resona_reg[3]),
        .I1(res_input_s_reg_447[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_2
       (.I0(reg_resona_reg[2]),
        .I1(res_input_s_reg_447[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_3
       (.I0(reg_resona_reg[1]),
        .I1(res_input_s_reg_447[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_4
       (.I0(reg_resona_reg[0]),
        .I1(res_input_s_reg_447[0]),
        .O(S[0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_12),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(res_input_1_reg_4520),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:31],res_input_s_reg_447[44],res_input_s_reg_447[29:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_10__0
       (.I0(p_15[1]),
        .I1(p_13),
        .I2(p_14),
        .O(ap_enable_reg_pp0_iter1_reg[5]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_11__0
       (.I0(p_15[0]),
        .I1(p_13),
        .I2(p_14),
        .O(ap_enable_reg_pp0_iter1_reg[4]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_12__0
       (.I0(O[3]),
        .I1(p_13),
        .I2(p_14),
        .O(ap_enable_reg_pp0_iter1_reg[3]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_13__0
       (.I0(O[2]),
        .I1(p_13),
        .I2(p_14),
        .O(ap_enable_reg_pp0_iter1_reg[2]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_14__0
       (.I0(O[1]),
        .I1(p_13),
        .I2(p_14),
        .O(ap_enable_reg_pp0_iter1_reg[1]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_15__0
       (.I0(O[0]),
        .I1(p_13),
        .I2(p_14),
        .O(ap_enable_reg_pp0_iter1_reg[0]));
  LUT3 #(
    .INIT(8'h02)) 
    p_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(p_14),
        .I2(CO),
        .O(ap_enable_reg_pp0_iter1_reg[14]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_2__0
       (.I0(p_17[1]),
        .I1(p_13),
        .I2(p_14),
        .O(ap_enable_reg_pp0_iter1_reg[13]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_3__0
       (.I0(p_17[0]),
        .I1(p_13),
        .I2(p_14),
        .O(ap_enable_reg_pp0_iter1_reg[12]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_4__0
       (.I0(p_16[3]),
        .I1(p_13),
        .I2(p_14),
        .O(ap_enable_reg_pp0_iter1_reg[11]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_5__0
       (.I0(p_16[2]),
        .I1(p_13),
        .I2(p_14),
        .O(ap_enable_reg_pp0_iter1_reg[10]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_6__0
       (.I0(p_16[1]),
        .I1(p_13),
        .I2(p_14),
        .O(ap_enable_reg_pp0_iter1_reg[9]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_7__0
       (.I0(p_16[0]),
        .I1(p_13),
        .I2(p_14),
        .O(ap_enable_reg_pp0_iter1_reg[8]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_8__0
       (.I0(p_15[3]),
        .I1(p_13),
        .I2(p_14),
        .O(ap_enable_reg_pp0_iter1_reg[7]));
  LUT3 #(
    .INIT(8'h08)) 
    p_i_9__0
       (.I0(p_15[2]),
        .I1(p_13),
        .I2(p_14),
        .O(ap_enable_reg_pp0_iter1_reg[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[0]_i_3 
       (.I0(res_input_s_reg_447[3]),
        .I1(reg_resona_reg[3]),
        .O(\reg_resona[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[0]_i_4 
       (.I0(res_input_s_reg_447[2]),
        .I1(reg_resona_reg[2]),
        .O(\reg_resona[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[0]_i_5 
       (.I0(res_input_s_reg_447[1]),
        .I1(reg_resona_reg[1]),
        .O(\reg_resona[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[0]_i_6 
       (.I0(res_input_s_reg_447[0]),
        .I1(reg_resona_reg[0]),
        .O(\reg_resona[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[12]_i_2 
       (.I0(res_input_s_reg_447[15]),
        .I1(reg_resona_reg[15]),
        .O(\reg_resona[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[12]_i_3 
       (.I0(res_input_s_reg_447[14]),
        .I1(reg_resona_reg[14]),
        .O(\reg_resona[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[12]_i_4 
       (.I0(res_input_s_reg_447[13]),
        .I1(reg_resona_reg[13]),
        .O(\reg_resona[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[12]_i_5 
       (.I0(res_input_s_reg_447[12]),
        .I1(reg_resona_reg[12]),
        .O(\reg_resona[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[16]_i_2 
       (.I0(res_input_s_reg_447[19]),
        .I1(reg_resona_reg[19]),
        .O(\reg_resona[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[16]_i_3 
       (.I0(res_input_s_reg_447[18]),
        .I1(reg_resona_reg[18]),
        .O(\reg_resona[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[16]_i_4 
       (.I0(res_input_s_reg_447[17]),
        .I1(reg_resona_reg[17]),
        .O(\reg_resona[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[16]_i_5 
       (.I0(res_input_s_reg_447[16]),
        .I1(reg_resona_reg[16]),
        .O(\reg_resona[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[20]_i_2 
       (.I0(res_input_s_reg_447[23]),
        .I1(reg_resona_reg[23]),
        .O(\reg_resona[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[20]_i_3 
       (.I0(res_input_s_reg_447[22]),
        .I1(reg_resona_reg[22]),
        .O(\reg_resona[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[20]_i_4 
       (.I0(res_input_s_reg_447[21]),
        .I1(reg_resona_reg[21]),
        .O(\reg_resona[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[20]_i_5 
       (.I0(res_input_s_reg_447[20]),
        .I1(reg_resona_reg[20]),
        .O(\reg_resona[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[24]_i_2 
       (.I0(res_input_s_reg_447[27]),
        .I1(reg_resona_reg[27]),
        .O(\reg_resona[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[24]_i_3 
       (.I0(res_input_s_reg_447[26]),
        .I1(reg_resona_reg[26]),
        .O(\reg_resona[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[24]_i_4 
       (.I0(res_input_s_reg_447[25]),
        .I1(reg_resona_reg[25]),
        .O(\reg_resona[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[24]_i_5 
       (.I0(res_input_s_reg_447[24]),
        .I1(reg_resona_reg[24]),
        .O(\reg_resona[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[28]_i_2 
       (.I0(res_input_s_reg_447[44]),
        .I1(reg_resona_reg[31]),
        .O(\reg_resona[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[28]_i_3 
       (.I0(res_input_s_reg_447[44]),
        .I1(reg_resona_reg[30]),
        .O(\reg_resona[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[28]_i_4 
       (.I0(res_input_s_reg_447[29]),
        .I1(reg_resona_reg[29]),
        .O(\reg_resona[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[28]_i_5 
       (.I0(res_input_s_reg_447[28]),
        .I1(reg_resona_reg[28]),
        .O(\reg_resona[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[32]_i_2 
       (.I0(res_input_s_reg_447[44]),
        .I1(reg_resona_reg[35]),
        .O(\reg_resona[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[32]_i_3 
       (.I0(res_input_s_reg_447[44]),
        .I1(reg_resona_reg[34]),
        .O(\reg_resona[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[32]_i_4 
       (.I0(res_input_s_reg_447[44]),
        .I1(reg_resona_reg[33]),
        .O(\reg_resona[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[32]_i_5 
       (.I0(res_input_s_reg_447[44]),
        .I1(reg_resona_reg[32]),
        .O(\reg_resona[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[36]_i_2 
       (.I0(res_input_s_reg_447[44]),
        .I1(reg_resona_reg[39]),
        .O(\reg_resona[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[36]_i_3 
       (.I0(res_input_s_reg_447[44]),
        .I1(reg_resona_reg[38]),
        .O(\reg_resona[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[36]_i_4 
       (.I0(res_input_s_reg_447[44]),
        .I1(reg_resona_reg[37]),
        .O(\reg_resona[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[36]_i_5 
       (.I0(res_input_s_reg_447[44]),
        .I1(reg_resona_reg[36]),
        .O(\reg_resona[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[40]_i_2 
       (.I0(res_input_s_reg_447[44]),
        .I1(reg_resona_reg[43]),
        .O(\reg_resona[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[40]_i_3 
       (.I0(res_input_s_reg_447[44]),
        .I1(reg_resona_reg[42]),
        .O(\reg_resona[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[40]_i_4 
       (.I0(res_input_s_reg_447[44]),
        .I1(reg_resona_reg[41]),
        .O(\reg_resona[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[40]_i_5 
       (.I0(res_input_s_reg_447[44]),
        .I1(reg_resona_reg[40]),
        .O(\reg_resona[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[44]_i_2 
       (.I0(reg_resona_reg[44]),
        .I1(res_input_s_reg_447[44]),
        .O(\reg_resona[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[4]_i_2 
       (.I0(res_input_s_reg_447[7]),
        .I1(reg_resona_reg[7]),
        .O(\reg_resona[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[4]_i_3 
       (.I0(res_input_s_reg_447[6]),
        .I1(reg_resona_reg[6]),
        .O(\reg_resona[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[4]_i_4 
       (.I0(res_input_s_reg_447[5]),
        .I1(reg_resona_reg[5]),
        .O(\reg_resona[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[4]_i_5 
       (.I0(res_input_s_reg_447[4]),
        .I1(reg_resona_reg[4]),
        .O(\reg_resona[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[8]_i_2 
       (.I0(res_input_s_reg_447[11]),
        .I1(reg_resona_reg[11]),
        .O(\reg_resona[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[8]_i_3 
       (.I0(res_input_s_reg_447[10]),
        .I1(reg_resona_reg[10]),
        .O(\reg_resona[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[8]_i_4 
       (.I0(res_input_s_reg_447[9]),
        .I1(reg_resona_reg[9]),
        .O(\reg_resona[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona[8]_i_5 
       (.I0(res_input_s_reg_447[8]),
        .I1(reg_resona_reg[8]),
        .O(\reg_resona[8]_i_5_n_0 ));
  CARRY4 \reg_resona_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\reg_resona_reg[0]_i_2_n_0 ,\reg_resona_reg[0]_i_2_n_1 ,\reg_resona_reg[0]_i_2_n_2 ,\reg_resona_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_s_reg_447[3:0]),
        .O(p_0),
        .S({\reg_resona[0]_i_3_n_0 ,\reg_resona[0]_i_4_n_0 ,\reg_resona[0]_i_5_n_0 ,\reg_resona[0]_i_6_n_0 }));
  CARRY4 \reg_resona_reg[12]_i_1 
       (.CI(\reg_resona_reg[8]_i_1_n_0 ),
        .CO({\reg_resona_reg[12]_i_1_n_0 ,\reg_resona_reg[12]_i_1_n_1 ,\reg_resona_reg[12]_i_1_n_2 ,\reg_resona_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_s_reg_447[15:12]),
        .O(p_3),
        .S({\reg_resona[12]_i_2_n_0 ,\reg_resona[12]_i_3_n_0 ,\reg_resona[12]_i_4_n_0 ,\reg_resona[12]_i_5_n_0 }));
  CARRY4 \reg_resona_reg[16]_i_1 
       (.CI(\reg_resona_reg[12]_i_1_n_0 ),
        .CO({\reg_resona_reg[16]_i_1_n_0 ,\reg_resona_reg[16]_i_1_n_1 ,\reg_resona_reg[16]_i_1_n_2 ,\reg_resona_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_s_reg_447[19:16]),
        .O(p_4),
        .S({\reg_resona[16]_i_2_n_0 ,\reg_resona[16]_i_3_n_0 ,\reg_resona[16]_i_4_n_0 ,\reg_resona[16]_i_5_n_0 }));
  CARRY4 \reg_resona_reg[20]_i_1 
       (.CI(\reg_resona_reg[16]_i_1_n_0 ),
        .CO({\reg_resona_reg[20]_i_1_n_0 ,\reg_resona_reg[20]_i_1_n_1 ,\reg_resona_reg[20]_i_1_n_2 ,\reg_resona_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_s_reg_447[23:20]),
        .O(p_5),
        .S({\reg_resona[20]_i_2_n_0 ,\reg_resona[20]_i_3_n_0 ,\reg_resona[20]_i_4_n_0 ,\reg_resona[20]_i_5_n_0 }));
  CARRY4 \reg_resona_reg[24]_i_1 
       (.CI(\reg_resona_reg[20]_i_1_n_0 ),
        .CO({\reg_resona_reg[24]_i_1_n_0 ,\reg_resona_reg[24]_i_1_n_1 ,\reg_resona_reg[24]_i_1_n_2 ,\reg_resona_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_s_reg_447[27:24]),
        .O(p_6),
        .S({\reg_resona[24]_i_2_n_0 ,\reg_resona[24]_i_3_n_0 ,\reg_resona[24]_i_4_n_0 ,\reg_resona[24]_i_5_n_0 }));
  CARRY4 \reg_resona_reg[28]_i_1 
       (.CI(\reg_resona_reg[24]_i_1_n_0 ),
        .CO({\reg_resona_reg[28]_i_1_n_0 ,\reg_resona_reg[28]_i_1_n_1 ,\reg_resona_reg[28]_i_1_n_2 ,\reg_resona_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_s_reg_447[44],res_input_s_reg_447[44],res_input_s_reg_447[29:28]}),
        .O(p_7),
        .S({\reg_resona[28]_i_2_n_0 ,\reg_resona[28]_i_3_n_0 ,\reg_resona[28]_i_4_n_0 ,\reg_resona[28]_i_5_n_0 }));
  CARRY4 \reg_resona_reg[32]_i_1 
       (.CI(\reg_resona_reg[28]_i_1_n_0 ),
        .CO({\reg_resona_reg[32]_i_1_n_0 ,\reg_resona_reg[32]_i_1_n_1 ,\reg_resona_reg[32]_i_1_n_2 ,\reg_resona_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_s_reg_447[44],res_input_s_reg_447[44],res_input_s_reg_447[44],res_input_s_reg_447[44]}),
        .O(p_8),
        .S({\reg_resona[32]_i_2_n_0 ,\reg_resona[32]_i_3_n_0 ,\reg_resona[32]_i_4_n_0 ,\reg_resona[32]_i_5_n_0 }));
  CARRY4 \reg_resona_reg[36]_i_1 
       (.CI(\reg_resona_reg[32]_i_1_n_0 ),
        .CO({\reg_resona_reg[36]_i_1_n_0 ,\reg_resona_reg[36]_i_1_n_1 ,\reg_resona_reg[36]_i_1_n_2 ,\reg_resona_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_s_reg_447[44],res_input_s_reg_447[44],res_input_s_reg_447[44],res_input_s_reg_447[44]}),
        .O(p_9),
        .S({\reg_resona[36]_i_2_n_0 ,\reg_resona[36]_i_3_n_0 ,\reg_resona[36]_i_4_n_0 ,\reg_resona[36]_i_5_n_0 }));
  CARRY4 \reg_resona_reg[40]_i_1 
       (.CI(\reg_resona_reg[36]_i_1_n_0 ),
        .CO({\reg_resona_reg[40]_i_1_n_0 ,\reg_resona_reg[40]_i_1_n_1 ,\reg_resona_reg[40]_i_1_n_2 ,\reg_resona_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_s_reg_447[44],res_input_s_reg_447[44],res_input_s_reg_447[44],res_input_s_reg_447[44]}),
        .O(p_10),
        .S({\reg_resona[40]_i_2_n_0 ,\reg_resona[40]_i_3_n_0 ,\reg_resona[40]_i_4_n_0 ,\reg_resona[40]_i_5_n_0 }));
  CARRY4 \reg_resona_reg[44]_i_1 
       (.CI(\reg_resona_reg[40]_i_1_n_0 ),
        .CO(\NLW_reg_resona_reg[44]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_resona_reg[44]_i_1_O_UNCONNECTED [3:1],p_11}),
        .S({1'b0,1'b0,1'b0,\reg_resona[44]_i_2_n_0 }));
  CARRY4 \reg_resona_reg[4]_i_1 
       (.CI(\reg_resona_reg[0]_i_2_n_0 ),
        .CO({\reg_resona_reg[4]_i_1_n_0 ,\reg_resona_reg[4]_i_1_n_1 ,\reg_resona_reg[4]_i_1_n_2 ,\reg_resona_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_s_reg_447[7:4]),
        .O(p_1),
        .S({\reg_resona[4]_i_2_n_0 ,\reg_resona[4]_i_3_n_0 ,\reg_resona[4]_i_4_n_0 ,\reg_resona[4]_i_5_n_0 }));
  CARRY4 \reg_resona_reg[8]_i_1 
       (.CI(\reg_resona_reg[4]_i_1_n_0 ),
        .CO({\reg_resona_reg[8]_i_1_n_0 ,\reg_resona_reg[8]_i_1_n_1 ,\reg_resona_reg[8]_i_1_n_2 ,\reg_resona_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_s_reg_447[11:8]),
        .O(p_2),
        .S({\reg_resona[8]_i_2_n_0 ,\reg_resona[8]_i_3_n_0 ,\reg_resona[8]_i_4_n_0 ,\reg_resona[8]_i_5_n_0 }));
endmodule

module system_vv_model_0_0_msdft_mdEe
   (\reg_resona_1_reg[44] ,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    \reg_resona_1_reg[3] ,
    \reg_resona_1_reg[7] ,
    \reg_resona_1_reg[11] ,
    \reg_resona_1_reg[15] ,
    \reg_resona_1_reg[19] ,
    \reg_resona_1_reg[23] ,
    \reg_resona_1_reg[27] ,
    \reg_resona_1_reg[31] ,
    \reg_resona_1_reg[35] ,
    \reg_resona_1_reg[39] ,
    \reg_resona_1_reg[43] ,
    p_11,
    res_input_1_reg_4520,
    clk,
    B,
    p_12,
    PCOUT,
    reg_resona_1_reg);
  output [0:0]\reg_resona_1_reg[44] ;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [0:0]p_10;
  output [3:0]\reg_resona_1_reg[3] ;
  output [3:0]\reg_resona_1_reg[7] ;
  output [3:0]\reg_resona_1_reg[11] ;
  output [3:0]\reg_resona_1_reg[15] ;
  output [3:0]\reg_resona_1_reg[19] ;
  output [3:0]\reg_resona_1_reg[23] ;
  output [3:0]\reg_resona_1_reg[27] ;
  output [3:0]\reg_resona_1_reg[31] ;
  output [3:0]\reg_resona_1_reg[35] ;
  output [3:0]\reg_resona_1_reg[39] ;
  output [3:0]\reg_resona_1_reg[43] ;
  input p_11;
  input res_input_1_reg_4520;
  input clk;
  input [14:0]B;
  input [15:0]p_12;
  input [47:0]PCOUT;
  input [44:0]reg_resona_1_reg;

  wire [14:0]B;
  wire [47:0]PCOUT;
  wire clk;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [0:0]p_10;
  wire p_11;
  wire [15:0]p_12;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire [44:0]reg_resona_1_reg;
  wire [3:0]\reg_resona_1_reg[11] ;
  wire [3:0]\reg_resona_1_reg[15] ;
  wire [3:0]\reg_resona_1_reg[19] ;
  wire [3:0]\reg_resona_1_reg[23] ;
  wire [3:0]\reg_resona_1_reg[27] ;
  wire [3:0]\reg_resona_1_reg[31] ;
  wire [3:0]\reg_resona_1_reg[35] ;
  wire [3:0]\reg_resona_1_reg[39] ;
  wire [3:0]\reg_resona_1_reg[3] ;
  wire [3:0]\reg_resona_1_reg[43] ;
  wire [0:0]\reg_resona_1_reg[44] ;
  wire [3:0]\reg_resona_1_reg[7] ;
  wire res_input_1_reg_4520;

  system_vv_model_0_0_msdft_mdEe_DSP48_2 msdft_mdEe_DSP48_2_U
       (.B(B),
        .PCOUT(PCOUT),
        .clk(clk),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_11(p_10),
        .p_12(p_11),
        .p_13(p_12),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .reg_resona_1_reg(reg_resona_1_reg),
        .\reg_resona_1_reg[11] (\reg_resona_1_reg[11] ),
        .\reg_resona_1_reg[15] (\reg_resona_1_reg[15] ),
        .\reg_resona_1_reg[19] (\reg_resona_1_reg[19] ),
        .\reg_resona_1_reg[23] (\reg_resona_1_reg[23] ),
        .\reg_resona_1_reg[27] (\reg_resona_1_reg[27] ),
        .\reg_resona_1_reg[31] (\reg_resona_1_reg[31] ),
        .\reg_resona_1_reg[35] (\reg_resona_1_reg[35] ),
        .\reg_resona_1_reg[39] (\reg_resona_1_reg[39] ),
        .\reg_resona_1_reg[3] (\reg_resona_1_reg[3] ),
        .\reg_resona_1_reg[43] (\reg_resona_1_reg[43] ),
        .\reg_resona_1_reg[44] (\reg_resona_1_reg[44] ),
        .\reg_resona_1_reg[7] (\reg_resona_1_reg[7] ),
        .res_input_1_reg_4520(res_input_1_reg_4520));
endmodule

(* ORIG_REF_NAME = "msdft_mdEe" *) 
module system_vv_model_0_0_msdft_mdEe_14
   (res_input_1_reg_4520,
    \reg_resona_1_reg[44] ,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    \reg_resona_1_reg[3] ,
    \reg_resona_1_reg[7] ,
    \reg_resona_1_reg[11] ,
    \reg_resona_1_reg[15] ,
    \reg_resona_1_reg[19] ,
    \reg_resona_1_reg[23] ,
    \reg_resona_1_reg[27] ,
    \reg_resona_1_reg[31] ,
    \reg_resona_1_reg[35] ,
    \reg_resona_1_reg[39] ,
    \reg_resona_1_reg[43] ,
    p_11,
    clk,
    B,
    p_12,
    PCOUT,
    reg_resona_1_reg,
    rst_app_re_reg_397_pp0_iter2_reg);
  output res_input_1_reg_4520;
  output [0:0]\reg_resona_1_reg[44] ;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [0:0]p_10;
  output [3:0]\reg_resona_1_reg[3] ;
  output [3:0]\reg_resona_1_reg[7] ;
  output [3:0]\reg_resona_1_reg[11] ;
  output [3:0]\reg_resona_1_reg[15] ;
  output [3:0]\reg_resona_1_reg[19] ;
  output [3:0]\reg_resona_1_reg[23] ;
  output [3:0]\reg_resona_1_reg[27] ;
  output [3:0]\reg_resona_1_reg[31] ;
  output [3:0]\reg_resona_1_reg[35] ;
  output [3:0]\reg_resona_1_reg[39] ;
  output [3:0]\reg_resona_1_reg[43] ;
  input p_11;
  input clk;
  input [14:0]B;
  input [15:0]p_12;
  input [47:0]PCOUT;
  input [44:0]reg_resona_1_reg;
  input rst_app_re_reg_397_pp0_iter2_reg;

  wire [14:0]B;
  wire [47:0]PCOUT;
  wire clk;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [0:0]p_10;
  wire p_11;
  wire [15:0]p_12;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire [44:0]reg_resona_1_reg;
  wire [3:0]\reg_resona_1_reg[11] ;
  wire [3:0]\reg_resona_1_reg[15] ;
  wire [3:0]\reg_resona_1_reg[19] ;
  wire [3:0]\reg_resona_1_reg[23] ;
  wire [3:0]\reg_resona_1_reg[27] ;
  wire [3:0]\reg_resona_1_reg[31] ;
  wire [3:0]\reg_resona_1_reg[35] ;
  wire [3:0]\reg_resona_1_reg[39] ;
  wire [3:0]\reg_resona_1_reg[3] ;
  wire [3:0]\reg_resona_1_reg[43] ;
  wire [0:0]\reg_resona_1_reg[44] ;
  wire [3:0]\reg_resona_1_reg[7] ;
  wire res_input_1_reg_4520;
  wire rst_app_re_reg_397_pp0_iter2_reg;

  system_vv_model_0_0_msdft_mdEe_DSP48_2_15 msdft_mdEe_DSP48_2_U
       (.B(B),
        .PCOUT(PCOUT),
        .clk(clk),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_11(p_10),
        .p_12(p_11),
        .p_13(p_12),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .reg_resona_1_reg(reg_resona_1_reg),
        .\reg_resona_1_reg[11] (\reg_resona_1_reg[11] ),
        .\reg_resona_1_reg[15] (\reg_resona_1_reg[15] ),
        .\reg_resona_1_reg[19] (\reg_resona_1_reg[19] ),
        .\reg_resona_1_reg[23] (\reg_resona_1_reg[23] ),
        .\reg_resona_1_reg[27] (\reg_resona_1_reg[27] ),
        .\reg_resona_1_reg[31] (\reg_resona_1_reg[31] ),
        .\reg_resona_1_reg[35] (\reg_resona_1_reg[35] ),
        .\reg_resona_1_reg[39] (\reg_resona_1_reg[39] ),
        .\reg_resona_1_reg[3] (\reg_resona_1_reg[3] ),
        .\reg_resona_1_reg[43] (\reg_resona_1_reg[43] ),
        .\reg_resona_1_reg[44] (\reg_resona_1_reg[44] ),
        .\reg_resona_1_reg[7] (\reg_resona_1_reg[7] ),
        .res_input_1_reg_4520(res_input_1_reg_4520),
        .rst_app_re_reg_397_pp0_iter2_reg(rst_app_re_reg_397_pp0_iter2_reg));
endmodule

module system_vv_model_0_0_msdft_mdEe_DSP48_2
   (\reg_resona_1_reg[44] ,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    \reg_resona_1_reg[3] ,
    \reg_resona_1_reg[7] ,
    \reg_resona_1_reg[11] ,
    \reg_resona_1_reg[15] ,
    \reg_resona_1_reg[19] ,
    \reg_resona_1_reg[23] ,
    \reg_resona_1_reg[27] ,
    \reg_resona_1_reg[31] ,
    \reg_resona_1_reg[35] ,
    \reg_resona_1_reg[39] ,
    \reg_resona_1_reg[43] ,
    p_12,
    res_input_1_reg_4520,
    clk,
    B,
    p_13,
    PCOUT,
    reg_resona_1_reg);
  output [0:0]\reg_resona_1_reg[44] ;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [3:0]p_10;
  output [0:0]p_11;
  output [3:0]\reg_resona_1_reg[3] ;
  output [3:0]\reg_resona_1_reg[7] ;
  output [3:0]\reg_resona_1_reg[11] ;
  output [3:0]\reg_resona_1_reg[15] ;
  output [3:0]\reg_resona_1_reg[19] ;
  output [3:0]\reg_resona_1_reg[23] ;
  output [3:0]\reg_resona_1_reg[27] ;
  output [3:0]\reg_resona_1_reg[31] ;
  output [3:0]\reg_resona_1_reg[35] ;
  output [3:0]\reg_resona_1_reg[39] ;
  output [3:0]\reg_resona_1_reg[43] ;
  input p_12;
  input res_input_1_reg_4520;
  input clk;
  input [14:0]B;
  input [15:0]p_13;
  input [47:0]PCOUT;
  input [44:0]reg_resona_1_reg;

  wire [14:0]B;
  wire [47:0]PCOUT;
  wire clk;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_10;
  wire [0:0]p_11;
  wire p_12;
  wire [15:0]p_13;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \reg_resona_1[0]_i_2__0_n_0 ;
  wire \reg_resona_1[0]_i_3__0_n_0 ;
  wire \reg_resona_1[0]_i_4__0_n_0 ;
  wire \reg_resona_1[0]_i_5__0_n_0 ;
  wire \reg_resona_1[12]_i_2__0_n_0 ;
  wire \reg_resona_1[12]_i_3__0_n_0 ;
  wire \reg_resona_1[12]_i_4__0_n_0 ;
  wire \reg_resona_1[12]_i_5__0_n_0 ;
  wire \reg_resona_1[16]_i_2__0_n_0 ;
  wire \reg_resona_1[16]_i_3__0_n_0 ;
  wire \reg_resona_1[16]_i_4__0_n_0 ;
  wire \reg_resona_1[16]_i_5__0_n_0 ;
  wire \reg_resona_1[20]_i_2__0_n_0 ;
  wire \reg_resona_1[20]_i_3__0_n_0 ;
  wire \reg_resona_1[20]_i_4__0_n_0 ;
  wire \reg_resona_1[20]_i_5__0_n_0 ;
  wire \reg_resona_1[24]_i_2__0_n_0 ;
  wire \reg_resona_1[24]_i_3__0_n_0 ;
  wire \reg_resona_1[24]_i_4__0_n_0 ;
  wire \reg_resona_1[24]_i_5__0_n_0 ;
  wire \reg_resona_1[28]_i_2__0_n_0 ;
  wire \reg_resona_1[28]_i_3__0_n_0 ;
  wire \reg_resona_1[28]_i_4__0_n_0 ;
  wire \reg_resona_1[28]_i_5__0_n_0 ;
  wire \reg_resona_1[32]_i_2__0_n_0 ;
  wire \reg_resona_1[32]_i_3__0_n_0 ;
  wire \reg_resona_1[32]_i_4__0_n_0 ;
  wire \reg_resona_1[32]_i_5__0_n_0 ;
  wire \reg_resona_1[36]_i_2__0_n_0 ;
  wire \reg_resona_1[36]_i_3__0_n_0 ;
  wire \reg_resona_1[36]_i_4__0_n_0 ;
  wire \reg_resona_1[36]_i_5__0_n_0 ;
  wire \reg_resona_1[40]_i_2__0_n_0 ;
  wire \reg_resona_1[40]_i_3__0_n_0 ;
  wire \reg_resona_1[40]_i_4__0_n_0 ;
  wire \reg_resona_1[40]_i_5__0_n_0 ;
  wire \reg_resona_1[44]_i_2__0_n_0 ;
  wire \reg_resona_1[4]_i_2__0_n_0 ;
  wire \reg_resona_1[4]_i_3__0_n_0 ;
  wire \reg_resona_1[4]_i_4__0_n_0 ;
  wire \reg_resona_1[4]_i_5__0_n_0 ;
  wire \reg_resona_1[8]_i_2__0_n_0 ;
  wire \reg_resona_1[8]_i_3__0_n_0 ;
  wire \reg_resona_1[8]_i_4__0_n_0 ;
  wire \reg_resona_1[8]_i_5__0_n_0 ;
  wire [44:0]reg_resona_1_reg;
  wire \reg_resona_1_reg[0]_i_1__0_n_0 ;
  wire \reg_resona_1_reg[0]_i_1__0_n_1 ;
  wire \reg_resona_1_reg[0]_i_1__0_n_2 ;
  wire \reg_resona_1_reg[0]_i_1__0_n_3 ;
  wire [3:0]\reg_resona_1_reg[11] ;
  wire \reg_resona_1_reg[12]_i_1__0_n_0 ;
  wire \reg_resona_1_reg[12]_i_1__0_n_1 ;
  wire \reg_resona_1_reg[12]_i_1__0_n_2 ;
  wire \reg_resona_1_reg[12]_i_1__0_n_3 ;
  wire [3:0]\reg_resona_1_reg[15] ;
  wire \reg_resona_1_reg[16]_i_1__0_n_0 ;
  wire \reg_resona_1_reg[16]_i_1__0_n_1 ;
  wire \reg_resona_1_reg[16]_i_1__0_n_2 ;
  wire \reg_resona_1_reg[16]_i_1__0_n_3 ;
  wire [3:0]\reg_resona_1_reg[19] ;
  wire \reg_resona_1_reg[20]_i_1__0_n_0 ;
  wire \reg_resona_1_reg[20]_i_1__0_n_1 ;
  wire \reg_resona_1_reg[20]_i_1__0_n_2 ;
  wire \reg_resona_1_reg[20]_i_1__0_n_3 ;
  wire [3:0]\reg_resona_1_reg[23] ;
  wire \reg_resona_1_reg[24]_i_1__0_n_0 ;
  wire \reg_resona_1_reg[24]_i_1__0_n_1 ;
  wire \reg_resona_1_reg[24]_i_1__0_n_2 ;
  wire \reg_resona_1_reg[24]_i_1__0_n_3 ;
  wire [3:0]\reg_resona_1_reg[27] ;
  wire \reg_resona_1_reg[28]_i_1__0_n_0 ;
  wire \reg_resona_1_reg[28]_i_1__0_n_1 ;
  wire \reg_resona_1_reg[28]_i_1__0_n_2 ;
  wire \reg_resona_1_reg[28]_i_1__0_n_3 ;
  wire [3:0]\reg_resona_1_reg[31] ;
  wire \reg_resona_1_reg[32]_i_1__0_n_0 ;
  wire \reg_resona_1_reg[32]_i_1__0_n_1 ;
  wire \reg_resona_1_reg[32]_i_1__0_n_2 ;
  wire \reg_resona_1_reg[32]_i_1__0_n_3 ;
  wire [3:0]\reg_resona_1_reg[35] ;
  wire \reg_resona_1_reg[36]_i_1__0_n_0 ;
  wire \reg_resona_1_reg[36]_i_1__0_n_1 ;
  wire \reg_resona_1_reg[36]_i_1__0_n_2 ;
  wire \reg_resona_1_reg[36]_i_1__0_n_3 ;
  wire [3:0]\reg_resona_1_reg[39] ;
  wire [3:0]\reg_resona_1_reg[3] ;
  wire \reg_resona_1_reg[40]_i_1__0_n_0 ;
  wire \reg_resona_1_reg[40]_i_1__0_n_1 ;
  wire \reg_resona_1_reg[40]_i_1__0_n_2 ;
  wire \reg_resona_1_reg[40]_i_1__0_n_3 ;
  wire [3:0]\reg_resona_1_reg[43] ;
  wire [0:0]\reg_resona_1_reg[44] ;
  wire \reg_resona_1_reg[4]_i_1__0_n_0 ;
  wire \reg_resona_1_reg[4]_i_1__0_n_1 ;
  wire \reg_resona_1_reg[4]_i_1__0_n_2 ;
  wire \reg_resona_1_reg[4]_i_1__0_n_3 ;
  wire [3:0]\reg_resona_1_reg[7] ;
  wire \reg_resona_1_reg[8]_i_1__0_n_0 ;
  wire \reg_resona_1_reg[8]_i_1__0_n_1 ;
  wire \reg_resona_1_reg[8]_i_1__0_n_2 ;
  wire \reg_resona_1_reg[8]_i_1__0_n_3 ;
  wire res_input_1_reg_4520;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_reg_resona_1_reg[44]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_resona_1_reg[44]_i_1__0_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_1__0
       (.I0(reg_resona_1_reg[7]),
        .I1(p_n_98),
        .O(\reg_resona_1_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_2__0
       (.I0(reg_resona_1_reg[6]),
        .I1(p_n_99),
        .O(\reg_resona_1_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_3__0
       (.I0(reg_resona_1_reg[5]),
        .I1(p_n_100),
        .O(\reg_resona_1_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_4__0
       (.I0(reg_resona_1_reg[4]),
        .I1(p_n_101),
        .O(\reg_resona_1_reg[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__10_i_1__0
       (.I0(reg_resona_1_reg[44]),
        .I1(p_n_74),
        .O(\reg_resona_1_reg[44] ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_1__0
       (.I0(reg_resona_1_reg[11]),
        .I1(p_n_94),
        .O(\reg_resona_1_reg[11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_2__0
       (.I0(reg_resona_1_reg[10]),
        .I1(p_n_95),
        .O(\reg_resona_1_reg[11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_3__0
       (.I0(reg_resona_1_reg[9]),
        .I1(p_n_96),
        .O(\reg_resona_1_reg[11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_4__0
       (.I0(reg_resona_1_reg[8]),
        .I1(p_n_97),
        .O(\reg_resona_1_reg[11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_1__0
       (.I0(reg_resona_1_reg[15]),
        .I1(p_n_90),
        .O(\reg_resona_1_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_2__0
       (.I0(reg_resona_1_reg[14]),
        .I1(p_n_91),
        .O(\reg_resona_1_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_3__0
       (.I0(reg_resona_1_reg[13]),
        .I1(p_n_92),
        .O(\reg_resona_1_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_4__0
       (.I0(reg_resona_1_reg[12]),
        .I1(p_n_93),
        .O(\reg_resona_1_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_1__0
       (.I0(reg_resona_1_reg[19]),
        .I1(p_n_86),
        .O(\reg_resona_1_reg[19] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_2__0
       (.I0(reg_resona_1_reg[18]),
        .I1(p_n_87),
        .O(\reg_resona_1_reg[19] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_3__0
       (.I0(reg_resona_1_reg[17]),
        .I1(p_n_88),
        .O(\reg_resona_1_reg[19] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_4__0
       (.I0(reg_resona_1_reg[16]),
        .I1(p_n_89),
        .O(\reg_resona_1_reg[19] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_1__0
       (.I0(reg_resona_1_reg[23]),
        .I1(p_n_82),
        .O(\reg_resona_1_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_2__0
       (.I0(reg_resona_1_reg[22]),
        .I1(p_n_83),
        .O(\reg_resona_1_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_3__0
       (.I0(reg_resona_1_reg[21]),
        .I1(p_n_84),
        .O(\reg_resona_1_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_4__0
       (.I0(reg_resona_1_reg[20]),
        .I1(p_n_85),
        .O(\reg_resona_1_reg[23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_1__0
       (.I0(reg_resona_1_reg[27]),
        .I1(p_n_78),
        .O(\reg_resona_1_reg[27] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_2__0
       (.I0(reg_resona_1_reg[26]),
        .I1(p_n_79),
        .O(\reg_resona_1_reg[27] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_3__0
       (.I0(reg_resona_1_reg[25]),
        .I1(p_n_80),
        .O(\reg_resona_1_reg[27] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_4__0
       (.I0(reg_resona_1_reg[24]),
        .I1(p_n_81),
        .O(\reg_resona_1_reg[27] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_1__0
       (.I0(reg_resona_1_reg[31]),
        .I1(p_n_74),
        .O(\reg_resona_1_reg[31] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_2__0
       (.I0(reg_resona_1_reg[30]),
        .I1(p_n_75),
        .O(\reg_resona_1_reg[31] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_3__0
       (.I0(reg_resona_1_reg[29]),
        .I1(p_n_76),
        .O(\reg_resona_1_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_4__0
       (.I0(reg_resona_1_reg[28]),
        .I1(p_n_77),
        .O(\reg_resona_1_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_1__0
       (.I0(reg_resona_1_reg[35]),
        .I1(p_n_74),
        .O(\reg_resona_1_reg[35] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_2__0
       (.I0(reg_resona_1_reg[34]),
        .I1(p_n_74),
        .O(\reg_resona_1_reg[35] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_3__0
       (.I0(reg_resona_1_reg[33]),
        .I1(p_n_74),
        .O(\reg_resona_1_reg[35] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_4__0
       (.I0(reg_resona_1_reg[32]),
        .I1(p_n_74),
        .O(\reg_resona_1_reg[35] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_1__0
       (.I0(reg_resona_1_reg[39]),
        .I1(p_n_74),
        .O(\reg_resona_1_reg[39] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_2__0
       (.I0(reg_resona_1_reg[38]),
        .I1(p_n_74),
        .O(\reg_resona_1_reg[39] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_3__0
       (.I0(reg_resona_1_reg[37]),
        .I1(p_n_74),
        .O(\reg_resona_1_reg[39] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_4__0
       (.I0(reg_resona_1_reg[36]),
        .I1(p_n_74),
        .O(\reg_resona_1_reg[39] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_1__0
       (.I0(reg_resona_1_reg[43]),
        .I1(p_n_74),
        .O(\reg_resona_1_reg[43] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_2__0
       (.I0(reg_resona_1_reg[42]),
        .I1(p_n_74),
        .O(\reg_resona_1_reg[43] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_3__0
       (.I0(reg_resona_1_reg[41]),
        .I1(p_n_74),
        .O(\reg_resona_1_reg[43] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_4__0
       (.I0(reg_resona_1_reg[40]),
        .I1(p_n_74),
        .O(\reg_resona_1_reg[43] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_1__0
       (.I0(reg_resona_1_reg[3]),
        .I1(p_n_102),
        .O(\reg_resona_1_reg[3] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_2__0
       (.I0(reg_resona_1_reg[2]),
        .I1(p_n_103),
        .O(\reg_resona_1_reg[3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_3__0
       (.I0(reg_resona_1_reg[1]),
        .I1(p_n_104),
        .O(\reg_resona_1_reg[3] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_4__0
       (.I0(reg_resona_1_reg[0]),
        .I1(p_n_105),
        .O(\reg_resona_1_reg[3] [0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_12),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(res_input_1_reg_4520),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[0]_i_2__0 
       (.I0(p_n_102),
        .I1(reg_resona_1_reg[3]),
        .O(\reg_resona_1[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[0]_i_3__0 
       (.I0(p_n_103),
        .I1(reg_resona_1_reg[2]),
        .O(\reg_resona_1[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[0]_i_4__0 
       (.I0(p_n_104),
        .I1(reg_resona_1_reg[1]),
        .O(\reg_resona_1[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[0]_i_5__0 
       (.I0(p_n_105),
        .I1(reg_resona_1_reg[0]),
        .O(\reg_resona_1[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[12]_i_2__0 
       (.I0(p_n_90),
        .I1(reg_resona_1_reg[15]),
        .O(\reg_resona_1[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[12]_i_3__0 
       (.I0(p_n_91),
        .I1(reg_resona_1_reg[14]),
        .O(\reg_resona_1[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[12]_i_4__0 
       (.I0(p_n_92),
        .I1(reg_resona_1_reg[13]),
        .O(\reg_resona_1[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[12]_i_5__0 
       (.I0(p_n_93),
        .I1(reg_resona_1_reg[12]),
        .O(\reg_resona_1[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[16]_i_2__0 
       (.I0(p_n_86),
        .I1(reg_resona_1_reg[19]),
        .O(\reg_resona_1[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[16]_i_3__0 
       (.I0(p_n_87),
        .I1(reg_resona_1_reg[18]),
        .O(\reg_resona_1[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[16]_i_4__0 
       (.I0(p_n_88),
        .I1(reg_resona_1_reg[17]),
        .O(\reg_resona_1[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[16]_i_5__0 
       (.I0(p_n_89),
        .I1(reg_resona_1_reg[16]),
        .O(\reg_resona_1[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[20]_i_2__0 
       (.I0(p_n_82),
        .I1(reg_resona_1_reg[23]),
        .O(\reg_resona_1[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[20]_i_3__0 
       (.I0(p_n_83),
        .I1(reg_resona_1_reg[22]),
        .O(\reg_resona_1[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[20]_i_4__0 
       (.I0(p_n_84),
        .I1(reg_resona_1_reg[21]),
        .O(\reg_resona_1[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[20]_i_5__0 
       (.I0(p_n_85),
        .I1(reg_resona_1_reg[20]),
        .O(\reg_resona_1[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[24]_i_2__0 
       (.I0(p_n_78),
        .I1(reg_resona_1_reg[27]),
        .O(\reg_resona_1[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[24]_i_3__0 
       (.I0(p_n_79),
        .I1(reg_resona_1_reg[26]),
        .O(\reg_resona_1[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[24]_i_4__0 
       (.I0(p_n_80),
        .I1(reg_resona_1_reg[25]),
        .O(\reg_resona_1[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[24]_i_5__0 
       (.I0(p_n_81),
        .I1(reg_resona_1_reg[24]),
        .O(\reg_resona_1[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[28]_i_2__0 
       (.I0(p_n_74),
        .I1(reg_resona_1_reg[31]),
        .O(\reg_resona_1[28]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[28]_i_3__0 
       (.I0(p_n_75),
        .I1(reg_resona_1_reg[30]),
        .O(\reg_resona_1[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[28]_i_4__0 
       (.I0(p_n_76),
        .I1(reg_resona_1_reg[29]),
        .O(\reg_resona_1[28]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[28]_i_5__0 
       (.I0(p_n_77),
        .I1(reg_resona_1_reg[28]),
        .O(\reg_resona_1[28]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[32]_i_2__0 
       (.I0(p_n_74),
        .I1(reg_resona_1_reg[35]),
        .O(\reg_resona_1[32]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[32]_i_3__0 
       (.I0(p_n_74),
        .I1(reg_resona_1_reg[34]),
        .O(\reg_resona_1[32]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[32]_i_4__0 
       (.I0(p_n_74),
        .I1(reg_resona_1_reg[33]),
        .O(\reg_resona_1[32]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[32]_i_5__0 
       (.I0(p_n_74),
        .I1(reg_resona_1_reg[32]),
        .O(\reg_resona_1[32]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[36]_i_2__0 
       (.I0(p_n_74),
        .I1(reg_resona_1_reg[39]),
        .O(\reg_resona_1[36]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[36]_i_3__0 
       (.I0(p_n_74),
        .I1(reg_resona_1_reg[38]),
        .O(\reg_resona_1[36]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[36]_i_4__0 
       (.I0(p_n_74),
        .I1(reg_resona_1_reg[37]),
        .O(\reg_resona_1[36]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[36]_i_5__0 
       (.I0(p_n_74),
        .I1(reg_resona_1_reg[36]),
        .O(\reg_resona_1[36]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[40]_i_2__0 
       (.I0(p_n_74),
        .I1(reg_resona_1_reg[43]),
        .O(\reg_resona_1[40]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[40]_i_3__0 
       (.I0(p_n_74),
        .I1(reg_resona_1_reg[42]),
        .O(\reg_resona_1[40]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[40]_i_4__0 
       (.I0(p_n_74),
        .I1(reg_resona_1_reg[41]),
        .O(\reg_resona_1[40]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[40]_i_5__0 
       (.I0(p_n_74),
        .I1(reg_resona_1_reg[40]),
        .O(\reg_resona_1[40]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[44]_i_2__0 
       (.I0(reg_resona_1_reg[44]),
        .I1(p_n_74),
        .O(\reg_resona_1[44]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[4]_i_2__0 
       (.I0(p_n_98),
        .I1(reg_resona_1_reg[7]),
        .O(\reg_resona_1[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[4]_i_3__0 
       (.I0(p_n_99),
        .I1(reg_resona_1_reg[6]),
        .O(\reg_resona_1[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[4]_i_4__0 
       (.I0(p_n_100),
        .I1(reg_resona_1_reg[5]),
        .O(\reg_resona_1[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[4]_i_5__0 
       (.I0(p_n_101),
        .I1(reg_resona_1_reg[4]),
        .O(\reg_resona_1[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[8]_i_2__0 
       (.I0(p_n_94),
        .I1(reg_resona_1_reg[11]),
        .O(\reg_resona_1[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[8]_i_3__0 
       (.I0(p_n_95),
        .I1(reg_resona_1_reg[10]),
        .O(\reg_resona_1[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[8]_i_4__0 
       (.I0(p_n_96),
        .I1(reg_resona_1_reg[9]),
        .O(\reg_resona_1[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[8]_i_5__0 
       (.I0(p_n_97),
        .I1(reg_resona_1_reg[8]),
        .O(\reg_resona_1[8]_i_5__0_n_0 ));
  CARRY4 \reg_resona_1_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\reg_resona_1_reg[0]_i_1__0_n_0 ,\reg_resona_1_reg[0]_i_1__0_n_1 ,\reg_resona_1_reg[0]_i_1__0_n_2 ,\reg_resona_1_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_102,p_n_103,p_n_104,p_n_105}),
        .O(p_0),
        .S({\reg_resona_1[0]_i_2__0_n_0 ,\reg_resona_1[0]_i_3__0_n_0 ,\reg_resona_1[0]_i_4__0_n_0 ,\reg_resona_1[0]_i_5__0_n_0 }));
  CARRY4 \reg_resona_1_reg[12]_i_1__0 
       (.CI(\reg_resona_1_reg[8]_i_1__0_n_0 ),
        .CO({\reg_resona_1_reg[12]_i_1__0_n_0 ,\reg_resona_1_reg[12]_i_1__0_n_1 ,\reg_resona_1_reg[12]_i_1__0_n_2 ,\reg_resona_1_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_90,p_n_91,p_n_92,p_n_93}),
        .O(p_3),
        .S({\reg_resona_1[12]_i_2__0_n_0 ,\reg_resona_1[12]_i_3__0_n_0 ,\reg_resona_1[12]_i_4__0_n_0 ,\reg_resona_1[12]_i_5__0_n_0 }));
  CARRY4 \reg_resona_1_reg[16]_i_1__0 
       (.CI(\reg_resona_1_reg[12]_i_1__0_n_0 ),
        .CO({\reg_resona_1_reg[16]_i_1__0_n_0 ,\reg_resona_1_reg[16]_i_1__0_n_1 ,\reg_resona_1_reg[16]_i_1__0_n_2 ,\reg_resona_1_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_86,p_n_87,p_n_88,p_n_89}),
        .O(p_4),
        .S({\reg_resona_1[16]_i_2__0_n_0 ,\reg_resona_1[16]_i_3__0_n_0 ,\reg_resona_1[16]_i_4__0_n_0 ,\reg_resona_1[16]_i_5__0_n_0 }));
  CARRY4 \reg_resona_1_reg[20]_i_1__0 
       (.CI(\reg_resona_1_reg[16]_i_1__0_n_0 ),
        .CO({\reg_resona_1_reg[20]_i_1__0_n_0 ,\reg_resona_1_reg[20]_i_1__0_n_1 ,\reg_resona_1_reg[20]_i_1__0_n_2 ,\reg_resona_1_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_82,p_n_83,p_n_84,p_n_85}),
        .O(p_5),
        .S({\reg_resona_1[20]_i_2__0_n_0 ,\reg_resona_1[20]_i_3__0_n_0 ,\reg_resona_1[20]_i_4__0_n_0 ,\reg_resona_1[20]_i_5__0_n_0 }));
  CARRY4 \reg_resona_1_reg[24]_i_1__0 
       (.CI(\reg_resona_1_reg[20]_i_1__0_n_0 ),
        .CO({\reg_resona_1_reg[24]_i_1__0_n_0 ,\reg_resona_1_reg[24]_i_1__0_n_1 ,\reg_resona_1_reg[24]_i_1__0_n_2 ,\reg_resona_1_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_78,p_n_79,p_n_80,p_n_81}),
        .O(p_6),
        .S({\reg_resona_1[24]_i_2__0_n_0 ,\reg_resona_1[24]_i_3__0_n_0 ,\reg_resona_1[24]_i_4__0_n_0 ,\reg_resona_1[24]_i_5__0_n_0 }));
  CARRY4 \reg_resona_1_reg[28]_i_1__0 
       (.CI(\reg_resona_1_reg[24]_i_1__0_n_0 ),
        .CO({\reg_resona_1_reg[28]_i_1__0_n_0 ,\reg_resona_1_reg[28]_i_1__0_n_1 ,\reg_resona_1_reg[28]_i_1__0_n_2 ,\reg_resona_1_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_74,p_n_75,p_n_76,p_n_77}),
        .O(p_7),
        .S({\reg_resona_1[28]_i_2__0_n_0 ,\reg_resona_1[28]_i_3__0_n_0 ,\reg_resona_1[28]_i_4__0_n_0 ,\reg_resona_1[28]_i_5__0_n_0 }));
  CARRY4 \reg_resona_1_reg[32]_i_1__0 
       (.CI(\reg_resona_1_reg[28]_i_1__0_n_0 ),
        .CO({\reg_resona_1_reg[32]_i_1__0_n_0 ,\reg_resona_1_reg[32]_i_1__0_n_1 ,\reg_resona_1_reg[32]_i_1__0_n_2 ,\reg_resona_1_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_74,p_n_74,p_n_74,p_n_74}),
        .O(p_8),
        .S({\reg_resona_1[32]_i_2__0_n_0 ,\reg_resona_1[32]_i_3__0_n_0 ,\reg_resona_1[32]_i_4__0_n_0 ,\reg_resona_1[32]_i_5__0_n_0 }));
  CARRY4 \reg_resona_1_reg[36]_i_1__0 
       (.CI(\reg_resona_1_reg[32]_i_1__0_n_0 ),
        .CO({\reg_resona_1_reg[36]_i_1__0_n_0 ,\reg_resona_1_reg[36]_i_1__0_n_1 ,\reg_resona_1_reg[36]_i_1__0_n_2 ,\reg_resona_1_reg[36]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_74,p_n_74,p_n_74,p_n_74}),
        .O(p_9),
        .S({\reg_resona_1[36]_i_2__0_n_0 ,\reg_resona_1[36]_i_3__0_n_0 ,\reg_resona_1[36]_i_4__0_n_0 ,\reg_resona_1[36]_i_5__0_n_0 }));
  CARRY4 \reg_resona_1_reg[40]_i_1__0 
       (.CI(\reg_resona_1_reg[36]_i_1__0_n_0 ),
        .CO({\reg_resona_1_reg[40]_i_1__0_n_0 ,\reg_resona_1_reg[40]_i_1__0_n_1 ,\reg_resona_1_reg[40]_i_1__0_n_2 ,\reg_resona_1_reg[40]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_74,p_n_74,p_n_74,p_n_74}),
        .O(p_10),
        .S({\reg_resona_1[40]_i_2__0_n_0 ,\reg_resona_1[40]_i_3__0_n_0 ,\reg_resona_1[40]_i_4__0_n_0 ,\reg_resona_1[40]_i_5__0_n_0 }));
  CARRY4 \reg_resona_1_reg[44]_i_1__0 
       (.CI(\reg_resona_1_reg[40]_i_1__0_n_0 ),
        .CO(\NLW_reg_resona_1_reg[44]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_resona_1_reg[44]_i_1__0_O_UNCONNECTED [3:1],p_11}),
        .S({1'b0,1'b0,1'b0,\reg_resona_1[44]_i_2__0_n_0 }));
  CARRY4 \reg_resona_1_reg[4]_i_1__0 
       (.CI(\reg_resona_1_reg[0]_i_1__0_n_0 ),
        .CO({\reg_resona_1_reg[4]_i_1__0_n_0 ,\reg_resona_1_reg[4]_i_1__0_n_1 ,\reg_resona_1_reg[4]_i_1__0_n_2 ,\reg_resona_1_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_98,p_n_99,p_n_100,p_n_101}),
        .O(p_1),
        .S({\reg_resona_1[4]_i_2__0_n_0 ,\reg_resona_1[4]_i_3__0_n_0 ,\reg_resona_1[4]_i_4__0_n_0 ,\reg_resona_1[4]_i_5__0_n_0 }));
  CARRY4 \reg_resona_1_reg[8]_i_1__0 
       (.CI(\reg_resona_1_reg[4]_i_1__0_n_0 ),
        .CO({\reg_resona_1_reg[8]_i_1__0_n_0 ,\reg_resona_1_reg[8]_i_1__0_n_1 ,\reg_resona_1_reg[8]_i_1__0_n_2 ,\reg_resona_1_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_94,p_n_95,p_n_96,p_n_97}),
        .O(p_2),
        .S({\reg_resona_1[8]_i_2__0_n_0 ,\reg_resona_1[8]_i_3__0_n_0 ,\reg_resona_1[8]_i_4__0_n_0 ,\reg_resona_1[8]_i_5__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "msdft_mdEe_DSP48_2" *) 
module system_vv_model_0_0_msdft_mdEe_DSP48_2_15
   (res_input_1_reg_4520,
    \reg_resona_1_reg[44] ,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    \reg_resona_1_reg[3] ,
    \reg_resona_1_reg[7] ,
    \reg_resona_1_reg[11] ,
    \reg_resona_1_reg[15] ,
    \reg_resona_1_reg[19] ,
    \reg_resona_1_reg[23] ,
    \reg_resona_1_reg[27] ,
    \reg_resona_1_reg[31] ,
    \reg_resona_1_reg[35] ,
    \reg_resona_1_reg[39] ,
    \reg_resona_1_reg[43] ,
    p_12,
    clk,
    B,
    p_13,
    PCOUT,
    reg_resona_1_reg,
    rst_app_re_reg_397_pp0_iter2_reg);
  output res_input_1_reg_4520;
  output [0:0]\reg_resona_1_reg[44] ;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [3:0]p_10;
  output [0:0]p_11;
  output [3:0]\reg_resona_1_reg[3] ;
  output [3:0]\reg_resona_1_reg[7] ;
  output [3:0]\reg_resona_1_reg[11] ;
  output [3:0]\reg_resona_1_reg[15] ;
  output [3:0]\reg_resona_1_reg[19] ;
  output [3:0]\reg_resona_1_reg[23] ;
  output [3:0]\reg_resona_1_reg[27] ;
  output [3:0]\reg_resona_1_reg[31] ;
  output [3:0]\reg_resona_1_reg[35] ;
  output [3:0]\reg_resona_1_reg[39] ;
  output [3:0]\reg_resona_1_reg[43] ;
  input p_12;
  input clk;
  input [14:0]B;
  input [15:0]p_13;
  input [47:0]PCOUT;
  input [44:0]reg_resona_1_reg;
  input rst_app_re_reg_397_pp0_iter2_reg;

  wire [14:0]B;
  wire [47:0]PCOUT;
  wire clk;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_10;
  wire [0:0]p_11;
  wire p_12;
  wire [15:0]p_13;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire \reg_resona_1[0]_i_2_n_0 ;
  wire \reg_resona_1[0]_i_3_n_0 ;
  wire \reg_resona_1[0]_i_4_n_0 ;
  wire \reg_resona_1[0]_i_5_n_0 ;
  wire \reg_resona_1[12]_i_2_n_0 ;
  wire \reg_resona_1[12]_i_3_n_0 ;
  wire \reg_resona_1[12]_i_4_n_0 ;
  wire \reg_resona_1[12]_i_5_n_0 ;
  wire \reg_resona_1[16]_i_2_n_0 ;
  wire \reg_resona_1[16]_i_3_n_0 ;
  wire \reg_resona_1[16]_i_4_n_0 ;
  wire \reg_resona_1[16]_i_5_n_0 ;
  wire \reg_resona_1[20]_i_2_n_0 ;
  wire \reg_resona_1[20]_i_3_n_0 ;
  wire \reg_resona_1[20]_i_4_n_0 ;
  wire \reg_resona_1[20]_i_5_n_0 ;
  wire \reg_resona_1[24]_i_2_n_0 ;
  wire \reg_resona_1[24]_i_3_n_0 ;
  wire \reg_resona_1[24]_i_4_n_0 ;
  wire \reg_resona_1[24]_i_5_n_0 ;
  wire \reg_resona_1[28]_i_2_n_0 ;
  wire \reg_resona_1[28]_i_3_n_0 ;
  wire \reg_resona_1[28]_i_4_n_0 ;
  wire \reg_resona_1[28]_i_5_n_0 ;
  wire \reg_resona_1[32]_i_2_n_0 ;
  wire \reg_resona_1[32]_i_3_n_0 ;
  wire \reg_resona_1[32]_i_4_n_0 ;
  wire \reg_resona_1[32]_i_5_n_0 ;
  wire \reg_resona_1[36]_i_2_n_0 ;
  wire \reg_resona_1[36]_i_3_n_0 ;
  wire \reg_resona_1[36]_i_4_n_0 ;
  wire \reg_resona_1[36]_i_5_n_0 ;
  wire \reg_resona_1[40]_i_2_n_0 ;
  wire \reg_resona_1[40]_i_3_n_0 ;
  wire \reg_resona_1[40]_i_4_n_0 ;
  wire \reg_resona_1[40]_i_5_n_0 ;
  wire \reg_resona_1[44]_i_2_n_0 ;
  wire \reg_resona_1[4]_i_2_n_0 ;
  wire \reg_resona_1[4]_i_3_n_0 ;
  wire \reg_resona_1[4]_i_4_n_0 ;
  wire \reg_resona_1[4]_i_5_n_0 ;
  wire \reg_resona_1[8]_i_2_n_0 ;
  wire \reg_resona_1[8]_i_3_n_0 ;
  wire \reg_resona_1[8]_i_4_n_0 ;
  wire \reg_resona_1[8]_i_5_n_0 ;
  wire [44:0]reg_resona_1_reg;
  wire \reg_resona_1_reg[0]_i_1_n_0 ;
  wire \reg_resona_1_reg[0]_i_1_n_1 ;
  wire \reg_resona_1_reg[0]_i_1_n_2 ;
  wire \reg_resona_1_reg[0]_i_1_n_3 ;
  wire [3:0]\reg_resona_1_reg[11] ;
  wire \reg_resona_1_reg[12]_i_1_n_0 ;
  wire \reg_resona_1_reg[12]_i_1_n_1 ;
  wire \reg_resona_1_reg[12]_i_1_n_2 ;
  wire \reg_resona_1_reg[12]_i_1_n_3 ;
  wire [3:0]\reg_resona_1_reg[15] ;
  wire \reg_resona_1_reg[16]_i_1_n_0 ;
  wire \reg_resona_1_reg[16]_i_1_n_1 ;
  wire \reg_resona_1_reg[16]_i_1_n_2 ;
  wire \reg_resona_1_reg[16]_i_1_n_3 ;
  wire [3:0]\reg_resona_1_reg[19] ;
  wire \reg_resona_1_reg[20]_i_1_n_0 ;
  wire \reg_resona_1_reg[20]_i_1_n_1 ;
  wire \reg_resona_1_reg[20]_i_1_n_2 ;
  wire \reg_resona_1_reg[20]_i_1_n_3 ;
  wire [3:0]\reg_resona_1_reg[23] ;
  wire \reg_resona_1_reg[24]_i_1_n_0 ;
  wire \reg_resona_1_reg[24]_i_1_n_1 ;
  wire \reg_resona_1_reg[24]_i_1_n_2 ;
  wire \reg_resona_1_reg[24]_i_1_n_3 ;
  wire [3:0]\reg_resona_1_reg[27] ;
  wire \reg_resona_1_reg[28]_i_1_n_0 ;
  wire \reg_resona_1_reg[28]_i_1_n_1 ;
  wire \reg_resona_1_reg[28]_i_1_n_2 ;
  wire \reg_resona_1_reg[28]_i_1_n_3 ;
  wire [3:0]\reg_resona_1_reg[31] ;
  wire \reg_resona_1_reg[32]_i_1_n_0 ;
  wire \reg_resona_1_reg[32]_i_1_n_1 ;
  wire \reg_resona_1_reg[32]_i_1_n_2 ;
  wire \reg_resona_1_reg[32]_i_1_n_3 ;
  wire [3:0]\reg_resona_1_reg[35] ;
  wire \reg_resona_1_reg[36]_i_1_n_0 ;
  wire \reg_resona_1_reg[36]_i_1_n_1 ;
  wire \reg_resona_1_reg[36]_i_1_n_2 ;
  wire \reg_resona_1_reg[36]_i_1_n_3 ;
  wire [3:0]\reg_resona_1_reg[39] ;
  wire [3:0]\reg_resona_1_reg[3] ;
  wire \reg_resona_1_reg[40]_i_1_n_0 ;
  wire \reg_resona_1_reg[40]_i_1_n_1 ;
  wire \reg_resona_1_reg[40]_i_1_n_2 ;
  wire \reg_resona_1_reg[40]_i_1_n_3 ;
  wire [3:0]\reg_resona_1_reg[43] ;
  wire [0:0]\reg_resona_1_reg[44] ;
  wire \reg_resona_1_reg[4]_i_1_n_0 ;
  wire \reg_resona_1_reg[4]_i_1_n_1 ;
  wire \reg_resona_1_reg[4]_i_1_n_2 ;
  wire \reg_resona_1_reg[4]_i_1_n_3 ;
  wire [3:0]\reg_resona_1_reg[7] ;
  wire \reg_resona_1_reg[8]_i_1_n_0 ;
  wire \reg_resona_1_reg[8]_i_1_n_1 ;
  wire \reg_resona_1_reg[8]_i_1_n_2 ;
  wire \reg_resona_1_reg[8]_i_1_n_3 ;
  wire [44:0]res_input_1_reg_452;
  wire res_input_1_reg_4520;
  wire rst_app_re_reg_397_pp0_iter2_reg;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_reg_resona_1_reg[44]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_resona_1_reg[44]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_1
       (.I0(reg_resona_1_reg[7]),
        .I1(res_input_1_reg_452[7]),
        .O(\reg_resona_1_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_2
       (.I0(reg_resona_1_reg[6]),
        .I1(res_input_1_reg_452[6]),
        .O(\reg_resona_1_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_3
       (.I0(reg_resona_1_reg[5]),
        .I1(res_input_1_reg_452[5]),
        .O(\reg_resona_1_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_4
       (.I0(reg_resona_1_reg[4]),
        .I1(res_input_1_reg_452[4]),
        .O(\reg_resona_1_reg[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__10_i_1
       (.I0(reg_resona_1_reg[44]),
        .I1(res_input_1_reg_452[44]),
        .O(\reg_resona_1_reg[44] ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_1
       (.I0(reg_resona_1_reg[11]),
        .I1(res_input_1_reg_452[11]),
        .O(\reg_resona_1_reg[11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_2
       (.I0(reg_resona_1_reg[10]),
        .I1(res_input_1_reg_452[10]),
        .O(\reg_resona_1_reg[11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_3
       (.I0(reg_resona_1_reg[9]),
        .I1(res_input_1_reg_452[9]),
        .O(\reg_resona_1_reg[11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_4
       (.I0(reg_resona_1_reg[8]),
        .I1(res_input_1_reg_452[8]),
        .O(\reg_resona_1_reg[11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_1
       (.I0(reg_resona_1_reg[15]),
        .I1(res_input_1_reg_452[15]),
        .O(\reg_resona_1_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_2
       (.I0(reg_resona_1_reg[14]),
        .I1(res_input_1_reg_452[14]),
        .O(\reg_resona_1_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_3
       (.I0(reg_resona_1_reg[13]),
        .I1(res_input_1_reg_452[13]),
        .O(\reg_resona_1_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_4
       (.I0(reg_resona_1_reg[12]),
        .I1(res_input_1_reg_452[12]),
        .O(\reg_resona_1_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_1
       (.I0(reg_resona_1_reg[19]),
        .I1(res_input_1_reg_452[19]),
        .O(\reg_resona_1_reg[19] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_2
       (.I0(reg_resona_1_reg[18]),
        .I1(res_input_1_reg_452[18]),
        .O(\reg_resona_1_reg[19] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_3
       (.I0(reg_resona_1_reg[17]),
        .I1(res_input_1_reg_452[17]),
        .O(\reg_resona_1_reg[19] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_4
       (.I0(reg_resona_1_reg[16]),
        .I1(res_input_1_reg_452[16]),
        .O(\reg_resona_1_reg[19] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_1
       (.I0(reg_resona_1_reg[23]),
        .I1(res_input_1_reg_452[23]),
        .O(\reg_resona_1_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_2
       (.I0(reg_resona_1_reg[22]),
        .I1(res_input_1_reg_452[22]),
        .O(\reg_resona_1_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_3
       (.I0(reg_resona_1_reg[21]),
        .I1(res_input_1_reg_452[21]),
        .O(\reg_resona_1_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_4
       (.I0(reg_resona_1_reg[20]),
        .I1(res_input_1_reg_452[20]),
        .O(\reg_resona_1_reg[23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_1
       (.I0(reg_resona_1_reg[27]),
        .I1(res_input_1_reg_452[27]),
        .O(\reg_resona_1_reg[27] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_2
       (.I0(reg_resona_1_reg[26]),
        .I1(res_input_1_reg_452[26]),
        .O(\reg_resona_1_reg[27] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_3
       (.I0(reg_resona_1_reg[25]),
        .I1(res_input_1_reg_452[25]),
        .O(\reg_resona_1_reg[27] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_4
       (.I0(reg_resona_1_reg[24]),
        .I1(res_input_1_reg_452[24]),
        .O(\reg_resona_1_reg[27] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_1
       (.I0(reg_resona_1_reg[31]),
        .I1(res_input_1_reg_452[44]),
        .O(\reg_resona_1_reg[31] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_2
       (.I0(reg_resona_1_reg[30]),
        .I1(res_input_1_reg_452[30]),
        .O(\reg_resona_1_reg[31] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_3
       (.I0(reg_resona_1_reg[29]),
        .I1(res_input_1_reg_452[29]),
        .O(\reg_resona_1_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_4
       (.I0(reg_resona_1_reg[28]),
        .I1(res_input_1_reg_452[28]),
        .O(\reg_resona_1_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_1
       (.I0(reg_resona_1_reg[35]),
        .I1(res_input_1_reg_452[44]),
        .O(\reg_resona_1_reg[35] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_2
       (.I0(reg_resona_1_reg[34]),
        .I1(res_input_1_reg_452[44]),
        .O(\reg_resona_1_reg[35] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_3
       (.I0(reg_resona_1_reg[33]),
        .I1(res_input_1_reg_452[44]),
        .O(\reg_resona_1_reg[35] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_4
       (.I0(reg_resona_1_reg[32]),
        .I1(res_input_1_reg_452[44]),
        .O(\reg_resona_1_reg[35] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_1
       (.I0(reg_resona_1_reg[39]),
        .I1(res_input_1_reg_452[44]),
        .O(\reg_resona_1_reg[39] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_2
       (.I0(reg_resona_1_reg[38]),
        .I1(res_input_1_reg_452[44]),
        .O(\reg_resona_1_reg[39] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_3
       (.I0(reg_resona_1_reg[37]),
        .I1(res_input_1_reg_452[44]),
        .O(\reg_resona_1_reg[39] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_4
       (.I0(reg_resona_1_reg[36]),
        .I1(res_input_1_reg_452[44]),
        .O(\reg_resona_1_reg[39] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_1
       (.I0(reg_resona_1_reg[43]),
        .I1(res_input_1_reg_452[44]),
        .O(\reg_resona_1_reg[43] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_2
       (.I0(reg_resona_1_reg[42]),
        .I1(res_input_1_reg_452[44]),
        .O(\reg_resona_1_reg[43] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_3
       (.I0(reg_resona_1_reg[41]),
        .I1(res_input_1_reg_452[44]),
        .O(\reg_resona_1_reg[43] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_4
       (.I0(reg_resona_1_reg[40]),
        .I1(res_input_1_reg_452[44]),
        .O(\reg_resona_1_reg[43] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_1
       (.I0(reg_resona_1_reg[3]),
        .I1(res_input_1_reg_452[3]),
        .O(\reg_resona_1_reg[3] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_2
       (.I0(reg_resona_1_reg[2]),
        .I1(res_input_1_reg_452[2]),
        .O(\reg_resona_1_reg[3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_3
       (.I0(reg_resona_1_reg[1]),
        .I1(res_input_1_reg_452[1]),
        .O(\reg_resona_1_reg[3] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_4
       (.I0(reg_resona_1_reg[0]),
        .I1(res_input_1_reg_452[0]),
        .O(\reg_resona_1_reg[3] [0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13[15],p_13}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(p_12),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(res_input_1_reg_4520),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],res_input_1_reg_452[44],res_input_1_reg_452[30:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_1
       (.I0(rst_app_re_reg_397_pp0_iter2_reg),
        .O(res_input_1_reg_4520));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[0]_i_2 
       (.I0(res_input_1_reg_452[3]),
        .I1(reg_resona_1_reg[3]),
        .O(\reg_resona_1[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[0]_i_3 
       (.I0(res_input_1_reg_452[2]),
        .I1(reg_resona_1_reg[2]),
        .O(\reg_resona_1[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[0]_i_4 
       (.I0(res_input_1_reg_452[1]),
        .I1(reg_resona_1_reg[1]),
        .O(\reg_resona_1[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[0]_i_5 
       (.I0(res_input_1_reg_452[0]),
        .I1(reg_resona_1_reg[0]),
        .O(\reg_resona_1[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[12]_i_2 
       (.I0(res_input_1_reg_452[15]),
        .I1(reg_resona_1_reg[15]),
        .O(\reg_resona_1[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[12]_i_3 
       (.I0(res_input_1_reg_452[14]),
        .I1(reg_resona_1_reg[14]),
        .O(\reg_resona_1[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[12]_i_4 
       (.I0(res_input_1_reg_452[13]),
        .I1(reg_resona_1_reg[13]),
        .O(\reg_resona_1[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[12]_i_5 
       (.I0(res_input_1_reg_452[12]),
        .I1(reg_resona_1_reg[12]),
        .O(\reg_resona_1[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[16]_i_2 
       (.I0(res_input_1_reg_452[19]),
        .I1(reg_resona_1_reg[19]),
        .O(\reg_resona_1[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[16]_i_3 
       (.I0(res_input_1_reg_452[18]),
        .I1(reg_resona_1_reg[18]),
        .O(\reg_resona_1[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[16]_i_4 
       (.I0(res_input_1_reg_452[17]),
        .I1(reg_resona_1_reg[17]),
        .O(\reg_resona_1[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[16]_i_5 
       (.I0(res_input_1_reg_452[16]),
        .I1(reg_resona_1_reg[16]),
        .O(\reg_resona_1[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[20]_i_2 
       (.I0(res_input_1_reg_452[23]),
        .I1(reg_resona_1_reg[23]),
        .O(\reg_resona_1[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[20]_i_3 
       (.I0(res_input_1_reg_452[22]),
        .I1(reg_resona_1_reg[22]),
        .O(\reg_resona_1[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[20]_i_4 
       (.I0(res_input_1_reg_452[21]),
        .I1(reg_resona_1_reg[21]),
        .O(\reg_resona_1[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[20]_i_5 
       (.I0(res_input_1_reg_452[20]),
        .I1(reg_resona_1_reg[20]),
        .O(\reg_resona_1[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[24]_i_2 
       (.I0(res_input_1_reg_452[27]),
        .I1(reg_resona_1_reg[27]),
        .O(\reg_resona_1[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[24]_i_3 
       (.I0(res_input_1_reg_452[26]),
        .I1(reg_resona_1_reg[26]),
        .O(\reg_resona_1[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[24]_i_4 
       (.I0(res_input_1_reg_452[25]),
        .I1(reg_resona_1_reg[25]),
        .O(\reg_resona_1[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[24]_i_5 
       (.I0(res_input_1_reg_452[24]),
        .I1(reg_resona_1_reg[24]),
        .O(\reg_resona_1[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[28]_i_2 
       (.I0(res_input_1_reg_452[44]),
        .I1(reg_resona_1_reg[31]),
        .O(\reg_resona_1[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[28]_i_3 
       (.I0(res_input_1_reg_452[30]),
        .I1(reg_resona_1_reg[30]),
        .O(\reg_resona_1[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[28]_i_4 
       (.I0(res_input_1_reg_452[29]),
        .I1(reg_resona_1_reg[29]),
        .O(\reg_resona_1[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[28]_i_5 
       (.I0(res_input_1_reg_452[28]),
        .I1(reg_resona_1_reg[28]),
        .O(\reg_resona_1[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[32]_i_2 
       (.I0(res_input_1_reg_452[44]),
        .I1(reg_resona_1_reg[35]),
        .O(\reg_resona_1[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[32]_i_3 
       (.I0(res_input_1_reg_452[44]),
        .I1(reg_resona_1_reg[34]),
        .O(\reg_resona_1[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[32]_i_4 
       (.I0(res_input_1_reg_452[44]),
        .I1(reg_resona_1_reg[33]),
        .O(\reg_resona_1[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[32]_i_5 
       (.I0(res_input_1_reg_452[44]),
        .I1(reg_resona_1_reg[32]),
        .O(\reg_resona_1[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[36]_i_2 
       (.I0(res_input_1_reg_452[44]),
        .I1(reg_resona_1_reg[39]),
        .O(\reg_resona_1[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[36]_i_3 
       (.I0(res_input_1_reg_452[44]),
        .I1(reg_resona_1_reg[38]),
        .O(\reg_resona_1[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[36]_i_4 
       (.I0(res_input_1_reg_452[44]),
        .I1(reg_resona_1_reg[37]),
        .O(\reg_resona_1[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[36]_i_5 
       (.I0(res_input_1_reg_452[44]),
        .I1(reg_resona_1_reg[36]),
        .O(\reg_resona_1[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[40]_i_2 
       (.I0(res_input_1_reg_452[44]),
        .I1(reg_resona_1_reg[43]),
        .O(\reg_resona_1[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[40]_i_3 
       (.I0(res_input_1_reg_452[44]),
        .I1(reg_resona_1_reg[42]),
        .O(\reg_resona_1[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[40]_i_4 
       (.I0(res_input_1_reg_452[44]),
        .I1(reg_resona_1_reg[41]),
        .O(\reg_resona_1[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[40]_i_5 
       (.I0(res_input_1_reg_452[44]),
        .I1(reg_resona_1_reg[40]),
        .O(\reg_resona_1[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[44]_i_2 
       (.I0(reg_resona_1_reg[44]),
        .I1(res_input_1_reg_452[44]),
        .O(\reg_resona_1[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[4]_i_2 
       (.I0(res_input_1_reg_452[7]),
        .I1(reg_resona_1_reg[7]),
        .O(\reg_resona_1[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[4]_i_3 
       (.I0(res_input_1_reg_452[6]),
        .I1(reg_resona_1_reg[6]),
        .O(\reg_resona_1[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[4]_i_4 
       (.I0(res_input_1_reg_452[5]),
        .I1(reg_resona_1_reg[5]),
        .O(\reg_resona_1[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[4]_i_5 
       (.I0(res_input_1_reg_452[4]),
        .I1(reg_resona_1_reg[4]),
        .O(\reg_resona_1[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[8]_i_2 
       (.I0(res_input_1_reg_452[11]),
        .I1(reg_resona_1_reg[11]),
        .O(\reg_resona_1[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[8]_i_3 
       (.I0(res_input_1_reg_452[10]),
        .I1(reg_resona_1_reg[10]),
        .O(\reg_resona_1[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[8]_i_4 
       (.I0(res_input_1_reg_452[9]),
        .I1(reg_resona_1_reg[9]),
        .O(\reg_resona_1[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resona_1[8]_i_5 
       (.I0(res_input_1_reg_452[8]),
        .I1(reg_resona_1_reg[8]),
        .O(\reg_resona_1[8]_i_5_n_0 ));
  CARRY4 \reg_resona_1_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\reg_resona_1_reg[0]_i_1_n_0 ,\reg_resona_1_reg[0]_i_1_n_1 ,\reg_resona_1_reg[0]_i_1_n_2 ,\reg_resona_1_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_1_reg_452[3:0]),
        .O(p_0),
        .S({\reg_resona_1[0]_i_2_n_0 ,\reg_resona_1[0]_i_3_n_0 ,\reg_resona_1[0]_i_4_n_0 ,\reg_resona_1[0]_i_5_n_0 }));
  CARRY4 \reg_resona_1_reg[12]_i_1 
       (.CI(\reg_resona_1_reg[8]_i_1_n_0 ),
        .CO({\reg_resona_1_reg[12]_i_1_n_0 ,\reg_resona_1_reg[12]_i_1_n_1 ,\reg_resona_1_reg[12]_i_1_n_2 ,\reg_resona_1_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_1_reg_452[15:12]),
        .O(p_3),
        .S({\reg_resona_1[12]_i_2_n_0 ,\reg_resona_1[12]_i_3_n_0 ,\reg_resona_1[12]_i_4_n_0 ,\reg_resona_1[12]_i_5_n_0 }));
  CARRY4 \reg_resona_1_reg[16]_i_1 
       (.CI(\reg_resona_1_reg[12]_i_1_n_0 ),
        .CO({\reg_resona_1_reg[16]_i_1_n_0 ,\reg_resona_1_reg[16]_i_1_n_1 ,\reg_resona_1_reg[16]_i_1_n_2 ,\reg_resona_1_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_1_reg_452[19:16]),
        .O(p_4),
        .S({\reg_resona_1[16]_i_2_n_0 ,\reg_resona_1[16]_i_3_n_0 ,\reg_resona_1[16]_i_4_n_0 ,\reg_resona_1[16]_i_5_n_0 }));
  CARRY4 \reg_resona_1_reg[20]_i_1 
       (.CI(\reg_resona_1_reg[16]_i_1_n_0 ),
        .CO({\reg_resona_1_reg[20]_i_1_n_0 ,\reg_resona_1_reg[20]_i_1_n_1 ,\reg_resona_1_reg[20]_i_1_n_2 ,\reg_resona_1_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_1_reg_452[23:20]),
        .O(p_5),
        .S({\reg_resona_1[20]_i_2_n_0 ,\reg_resona_1[20]_i_3_n_0 ,\reg_resona_1[20]_i_4_n_0 ,\reg_resona_1[20]_i_5_n_0 }));
  CARRY4 \reg_resona_1_reg[24]_i_1 
       (.CI(\reg_resona_1_reg[20]_i_1_n_0 ),
        .CO({\reg_resona_1_reg[24]_i_1_n_0 ,\reg_resona_1_reg[24]_i_1_n_1 ,\reg_resona_1_reg[24]_i_1_n_2 ,\reg_resona_1_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_1_reg_452[27:24]),
        .O(p_6),
        .S({\reg_resona_1[24]_i_2_n_0 ,\reg_resona_1[24]_i_3_n_0 ,\reg_resona_1[24]_i_4_n_0 ,\reg_resona_1[24]_i_5_n_0 }));
  CARRY4 \reg_resona_1_reg[28]_i_1 
       (.CI(\reg_resona_1_reg[24]_i_1_n_0 ),
        .CO({\reg_resona_1_reg[28]_i_1_n_0 ,\reg_resona_1_reg[28]_i_1_n_1 ,\reg_resona_1_reg[28]_i_1_n_2 ,\reg_resona_1_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_1_reg_452[44],res_input_1_reg_452[30:28]}),
        .O(p_7),
        .S({\reg_resona_1[28]_i_2_n_0 ,\reg_resona_1[28]_i_3_n_0 ,\reg_resona_1[28]_i_4_n_0 ,\reg_resona_1[28]_i_5_n_0 }));
  CARRY4 \reg_resona_1_reg[32]_i_1 
       (.CI(\reg_resona_1_reg[28]_i_1_n_0 ),
        .CO({\reg_resona_1_reg[32]_i_1_n_0 ,\reg_resona_1_reg[32]_i_1_n_1 ,\reg_resona_1_reg[32]_i_1_n_2 ,\reg_resona_1_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_1_reg_452[44],res_input_1_reg_452[44],res_input_1_reg_452[44],res_input_1_reg_452[44]}),
        .O(p_8),
        .S({\reg_resona_1[32]_i_2_n_0 ,\reg_resona_1[32]_i_3_n_0 ,\reg_resona_1[32]_i_4_n_0 ,\reg_resona_1[32]_i_5_n_0 }));
  CARRY4 \reg_resona_1_reg[36]_i_1 
       (.CI(\reg_resona_1_reg[32]_i_1_n_0 ),
        .CO({\reg_resona_1_reg[36]_i_1_n_0 ,\reg_resona_1_reg[36]_i_1_n_1 ,\reg_resona_1_reg[36]_i_1_n_2 ,\reg_resona_1_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_1_reg_452[44],res_input_1_reg_452[44],res_input_1_reg_452[44],res_input_1_reg_452[44]}),
        .O(p_9),
        .S({\reg_resona_1[36]_i_2_n_0 ,\reg_resona_1[36]_i_3_n_0 ,\reg_resona_1[36]_i_4_n_0 ,\reg_resona_1[36]_i_5_n_0 }));
  CARRY4 \reg_resona_1_reg[40]_i_1 
       (.CI(\reg_resona_1_reg[36]_i_1_n_0 ),
        .CO({\reg_resona_1_reg[40]_i_1_n_0 ,\reg_resona_1_reg[40]_i_1_n_1 ,\reg_resona_1_reg[40]_i_1_n_2 ,\reg_resona_1_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_1_reg_452[44],res_input_1_reg_452[44],res_input_1_reg_452[44],res_input_1_reg_452[44]}),
        .O(p_10),
        .S({\reg_resona_1[40]_i_2_n_0 ,\reg_resona_1[40]_i_3_n_0 ,\reg_resona_1[40]_i_4_n_0 ,\reg_resona_1[40]_i_5_n_0 }));
  CARRY4 \reg_resona_1_reg[44]_i_1 
       (.CI(\reg_resona_1_reg[40]_i_1_n_0 ),
        .CO(\NLW_reg_resona_1_reg[44]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_resona_1_reg[44]_i_1_O_UNCONNECTED [3:1],p_11}),
        .S({1'b0,1'b0,1'b0,\reg_resona_1[44]_i_2_n_0 }));
  CARRY4 \reg_resona_1_reg[4]_i_1 
       (.CI(\reg_resona_1_reg[0]_i_1_n_0 ),
        .CO({\reg_resona_1_reg[4]_i_1_n_0 ,\reg_resona_1_reg[4]_i_1_n_1 ,\reg_resona_1_reg[4]_i_1_n_2 ,\reg_resona_1_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_1_reg_452[7:4]),
        .O(p_1),
        .S({\reg_resona_1[4]_i_2_n_0 ,\reg_resona_1[4]_i_3_n_0 ,\reg_resona_1[4]_i_4_n_0 ,\reg_resona_1[4]_i_5_n_0 }));
  CARRY4 \reg_resona_1_reg[8]_i_1 
       (.CI(\reg_resona_1_reg[4]_i_1_n_0 ),
        .CO({\reg_resona_1_reg[8]_i_1_n_0 ,\reg_resona_1_reg[8]_i_1_n_1 ,\reg_resona_1_reg[8]_i_1_n_2 ,\reg_resona_1_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_1_reg_452[11:8]),
        .O(p_2),
        .S({\reg_resona_1[8]_i_2_n_0 ,\reg_resona_1[8]_i_3_n_0 ,\reg_resona_1[8]_i_4_n_0 ,\reg_resona_1[8]_i_5_n_0 }));
endmodule

module system_vv_model_0_0_resonator
   (O29,
    O30,
    reg_resona_reg,
    S,
    add_ln703_fu_44_p2_carry__1_0,
    \reg_array[2].has_latency.u2 ,
    \reg_array[2].has_latency.u2_0 ,
    \reg_array[6].has_latency.u2 ,
    \reg_array[10].has_latency.u2 ,
    \reg_array[14].has_latency.u2 ,
    \reg_array[18].has_latency.u2 ,
    \reg_array[22].has_latency.u2 ,
    \reg_array[26].has_latency.u2 ,
    \reg_array[30].has_latency.u2 ,
    \reg_array[31].has_latency.u2 ,
    reg_resona_1_reg,
    add_ln703_1_fu_50_p2_carry__0_0,
    add_ln703_1_fu_50_p2_carry__1_0,
    \reg_array[2].has_latency.u2_1 ,
    \reg_array[2].has_latency.u2_2 ,
    \reg_array[6].has_latency.u2_0 ,
    \reg_array[10].has_latency.u2_0 ,
    \reg_array[14].has_latency.u2_0 ,
    \reg_array[18].has_latency.u2_0 ,
    \reg_array[22].has_latency.u2_0 ,
    \reg_array[26].has_latency.u2_0 ,
    \reg_array[30].has_latency.u2_0 ,
    \reg_array[31].has_latency.u2_0 );
  output [31:0]O29;
  output [31:0]O30;
  input [43:0]reg_resona_reg;
  input [3:0]S;
  input [3:0]add_ln703_fu_44_p2_carry__1_0;
  input [3:0]\reg_array[2].has_latency.u2 ;
  input [3:0]\reg_array[2].has_latency.u2_0 ;
  input [3:0]\reg_array[6].has_latency.u2 ;
  input [3:0]\reg_array[10].has_latency.u2 ;
  input [3:0]\reg_array[14].has_latency.u2 ;
  input [3:0]\reg_array[18].has_latency.u2 ;
  input [3:0]\reg_array[22].has_latency.u2 ;
  input [3:0]\reg_array[26].has_latency.u2 ;
  input [3:0]\reg_array[30].has_latency.u2 ;
  input [0:0]\reg_array[31].has_latency.u2 ;
  input [43:0]reg_resona_1_reg;
  input [3:0]add_ln703_1_fu_50_p2_carry__0_0;
  input [3:0]add_ln703_1_fu_50_p2_carry__1_0;
  input [3:0]\reg_array[2].has_latency.u2_1 ;
  input [3:0]\reg_array[2].has_latency.u2_2 ;
  input [3:0]\reg_array[6].has_latency.u2_0 ;
  input [3:0]\reg_array[10].has_latency.u2_0 ;
  input [3:0]\reg_array[14].has_latency.u2_0 ;
  input [3:0]\reg_array[18].has_latency.u2_0 ;
  input [3:0]\reg_array[22].has_latency.u2_0 ;
  input [3:0]\reg_array[26].has_latency.u2_0 ;
  input [3:0]\reg_array[30].has_latency.u2_0 ;
  input [0:0]\reg_array[31].has_latency.u2_0 ;

  wire [31:0]O29;
  wire [31:0]O30;
  wire [3:0]S;
  wire [3:0]add_ln703_1_fu_50_p2_carry__0_0;
  wire add_ln703_1_fu_50_p2_carry__0_n_0;
  wire add_ln703_1_fu_50_p2_carry__0_n_1;
  wire add_ln703_1_fu_50_p2_carry__0_n_2;
  wire add_ln703_1_fu_50_p2_carry__0_n_3;
  wire [3:0]add_ln703_1_fu_50_p2_carry__1_0;
  wire add_ln703_1_fu_50_p2_carry__1_n_0;
  wire add_ln703_1_fu_50_p2_carry__1_n_1;
  wire add_ln703_1_fu_50_p2_carry__1_n_2;
  wire add_ln703_1_fu_50_p2_carry__1_n_3;
  wire add_ln703_1_fu_50_p2_carry__2_n_0;
  wire add_ln703_1_fu_50_p2_carry__2_n_1;
  wire add_ln703_1_fu_50_p2_carry__2_n_2;
  wire add_ln703_1_fu_50_p2_carry__2_n_3;
  wire add_ln703_1_fu_50_p2_carry__3_n_0;
  wire add_ln703_1_fu_50_p2_carry__3_n_1;
  wire add_ln703_1_fu_50_p2_carry__3_n_2;
  wire add_ln703_1_fu_50_p2_carry__3_n_3;
  wire add_ln703_1_fu_50_p2_carry__4_n_0;
  wire add_ln703_1_fu_50_p2_carry__4_n_1;
  wire add_ln703_1_fu_50_p2_carry__4_n_2;
  wire add_ln703_1_fu_50_p2_carry__4_n_3;
  wire add_ln703_1_fu_50_p2_carry__5_n_0;
  wire add_ln703_1_fu_50_p2_carry__5_n_1;
  wire add_ln703_1_fu_50_p2_carry__5_n_2;
  wire add_ln703_1_fu_50_p2_carry__5_n_3;
  wire add_ln703_1_fu_50_p2_carry__6_n_0;
  wire add_ln703_1_fu_50_p2_carry__6_n_1;
  wire add_ln703_1_fu_50_p2_carry__6_n_2;
  wire add_ln703_1_fu_50_p2_carry__6_n_3;
  wire add_ln703_1_fu_50_p2_carry__7_n_0;
  wire add_ln703_1_fu_50_p2_carry__7_n_1;
  wire add_ln703_1_fu_50_p2_carry__7_n_2;
  wire add_ln703_1_fu_50_p2_carry__7_n_3;
  wire add_ln703_1_fu_50_p2_carry__8_n_0;
  wire add_ln703_1_fu_50_p2_carry__8_n_1;
  wire add_ln703_1_fu_50_p2_carry__8_n_2;
  wire add_ln703_1_fu_50_p2_carry__8_n_3;
  wire add_ln703_1_fu_50_p2_carry__9_n_0;
  wire add_ln703_1_fu_50_p2_carry__9_n_1;
  wire add_ln703_1_fu_50_p2_carry__9_n_2;
  wire add_ln703_1_fu_50_p2_carry__9_n_3;
  wire add_ln703_1_fu_50_p2_carry_n_0;
  wire add_ln703_1_fu_50_p2_carry_n_1;
  wire add_ln703_1_fu_50_p2_carry_n_2;
  wire add_ln703_1_fu_50_p2_carry_n_3;
  wire add_ln703_fu_44_p2_carry__0_n_0;
  wire add_ln703_fu_44_p2_carry__0_n_1;
  wire add_ln703_fu_44_p2_carry__0_n_2;
  wire add_ln703_fu_44_p2_carry__0_n_3;
  wire [3:0]add_ln703_fu_44_p2_carry__1_0;
  wire add_ln703_fu_44_p2_carry__1_n_0;
  wire add_ln703_fu_44_p2_carry__1_n_1;
  wire add_ln703_fu_44_p2_carry__1_n_2;
  wire add_ln703_fu_44_p2_carry__1_n_3;
  wire add_ln703_fu_44_p2_carry__2_n_0;
  wire add_ln703_fu_44_p2_carry__2_n_1;
  wire add_ln703_fu_44_p2_carry__2_n_2;
  wire add_ln703_fu_44_p2_carry__2_n_3;
  wire add_ln703_fu_44_p2_carry__3_n_0;
  wire add_ln703_fu_44_p2_carry__3_n_1;
  wire add_ln703_fu_44_p2_carry__3_n_2;
  wire add_ln703_fu_44_p2_carry__3_n_3;
  wire add_ln703_fu_44_p2_carry__4_n_0;
  wire add_ln703_fu_44_p2_carry__4_n_1;
  wire add_ln703_fu_44_p2_carry__4_n_2;
  wire add_ln703_fu_44_p2_carry__4_n_3;
  wire add_ln703_fu_44_p2_carry__5_n_0;
  wire add_ln703_fu_44_p2_carry__5_n_1;
  wire add_ln703_fu_44_p2_carry__5_n_2;
  wire add_ln703_fu_44_p2_carry__5_n_3;
  wire add_ln703_fu_44_p2_carry__6_n_0;
  wire add_ln703_fu_44_p2_carry__6_n_1;
  wire add_ln703_fu_44_p2_carry__6_n_2;
  wire add_ln703_fu_44_p2_carry__6_n_3;
  wire add_ln703_fu_44_p2_carry__7_n_0;
  wire add_ln703_fu_44_p2_carry__7_n_1;
  wire add_ln703_fu_44_p2_carry__7_n_2;
  wire add_ln703_fu_44_p2_carry__7_n_3;
  wire add_ln703_fu_44_p2_carry__8_n_0;
  wire add_ln703_fu_44_p2_carry__8_n_1;
  wire add_ln703_fu_44_p2_carry__8_n_2;
  wire add_ln703_fu_44_p2_carry__8_n_3;
  wire add_ln703_fu_44_p2_carry__9_n_0;
  wire add_ln703_fu_44_p2_carry__9_n_1;
  wire add_ln703_fu_44_p2_carry__9_n_2;
  wire add_ln703_fu_44_p2_carry__9_n_3;
  wire add_ln703_fu_44_p2_carry_n_0;
  wire add_ln703_fu_44_p2_carry_n_1;
  wire add_ln703_fu_44_p2_carry_n_2;
  wire add_ln703_fu_44_p2_carry_n_3;
  wire [3:0]\reg_array[10].has_latency.u2 ;
  wire [3:0]\reg_array[10].has_latency.u2_0 ;
  wire [3:0]\reg_array[14].has_latency.u2 ;
  wire [3:0]\reg_array[14].has_latency.u2_0 ;
  wire [3:0]\reg_array[18].has_latency.u2 ;
  wire [3:0]\reg_array[18].has_latency.u2_0 ;
  wire [3:0]\reg_array[22].has_latency.u2 ;
  wire [3:0]\reg_array[22].has_latency.u2_0 ;
  wire [3:0]\reg_array[26].has_latency.u2 ;
  wire [3:0]\reg_array[26].has_latency.u2_0 ;
  wire [3:0]\reg_array[2].has_latency.u2 ;
  wire [3:0]\reg_array[2].has_latency.u2_0 ;
  wire [3:0]\reg_array[2].has_latency.u2_1 ;
  wire [3:0]\reg_array[2].has_latency.u2_2 ;
  wire [3:0]\reg_array[30].has_latency.u2 ;
  wire [3:0]\reg_array[30].has_latency.u2_0 ;
  wire [0:0]\reg_array[31].has_latency.u2 ;
  wire [0:0]\reg_array[31].has_latency.u2_0 ;
  wire [3:0]\reg_array[6].has_latency.u2 ;
  wire [3:0]\reg_array[6].has_latency.u2_0 ;
  wire [43:0]reg_resona_1_reg;
  wire [43:0]reg_resona_reg;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry__10_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln703_1_fu_50_p2_carry__10_O_UNCONNECTED;
  wire [0:0]NLW_add_ln703_1_fu_50_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry__10_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln703_fu_44_p2_carry__10_O_UNCONNECTED;
  wire [0:0]NLW_add_ln703_fu_44_p2_carry__2_O_UNCONNECTED;

  CARRY4 add_ln703_1_fu_50_p2_carry
       (.CI(1'b0),
        .CO({add_ln703_1_fu_50_p2_carry_n_0,add_ln703_1_fu_50_p2_carry_n_1,add_ln703_1_fu_50_p2_carry_n_2,add_ln703_1_fu_50_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[3:0]),
        .O(NLW_add_ln703_1_fu_50_p2_carry_O_UNCONNECTED[3:0]),
        .S(add_ln703_1_fu_50_p2_carry__0_0));
  CARRY4 add_ln703_1_fu_50_p2_carry__0
       (.CI(add_ln703_1_fu_50_p2_carry_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__0_n_0,add_ln703_1_fu_50_p2_carry__0_n_1,add_ln703_1_fu_50_p2_carry__0_n_2,add_ln703_1_fu_50_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[7:4]),
        .O(NLW_add_ln703_1_fu_50_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(add_ln703_1_fu_50_p2_carry__1_0));
  CARRY4 add_ln703_1_fu_50_p2_carry__1
       (.CI(add_ln703_1_fu_50_p2_carry__0_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__1_n_0,add_ln703_1_fu_50_p2_carry__1_n_1,add_ln703_1_fu_50_p2_carry__1_n_2,add_ln703_1_fu_50_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[11:8]),
        .O(NLW_add_ln703_1_fu_50_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(\reg_array[2].has_latency.u2_1 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__10
       (.CI(add_ln703_1_fu_50_p2_carry__9_n_0),
        .CO(NLW_add_ln703_1_fu_50_p2_carry__10_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln703_1_fu_50_p2_carry__10_O_UNCONNECTED[3:1],O30[31]}),
        .S({1'b0,1'b0,1'b0,\reg_array[31].has_latency.u2_0 }));
  CARRY4 add_ln703_1_fu_50_p2_carry__2
       (.CI(add_ln703_1_fu_50_p2_carry__1_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__2_n_0,add_ln703_1_fu_50_p2_carry__2_n_1,add_ln703_1_fu_50_p2_carry__2_n_2,add_ln703_1_fu_50_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[15:12]),
        .O({O30[2:0],NLW_add_ln703_1_fu_50_p2_carry__2_O_UNCONNECTED[0]}),
        .S(\reg_array[2].has_latency.u2_2 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__3
       (.CI(add_ln703_1_fu_50_p2_carry__2_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__3_n_0,add_ln703_1_fu_50_p2_carry__3_n_1,add_ln703_1_fu_50_p2_carry__3_n_2,add_ln703_1_fu_50_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[19:16]),
        .O(O30[6:3]),
        .S(\reg_array[6].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__4
       (.CI(add_ln703_1_fu_50_p2_carry__3_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__4_n_0,add_ln703_1_fu_50_p2_carry__4_n_1,add_ln703_1_fu_50_p2_carry__4_n_2,add_ln703_1_fu_50_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[23:20]),
        .O(O30[10:7]),
        .S(\reg_array[10].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__5
       (.CI(add_ln703_1_fu_50_p2_carry__4_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__5_n_0,add_ln703_1_fu_50_p2_carry__5_n_1,add_ln703_1_fu_50_p2_carry__5_n_2,add_ln703_1_fu_50_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[27:24]),
        .O(O30[14:11]),
        .S(\reg_array[14].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__6
       (.CI(add_ln703_1_fu_50_p2_carry__5_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__6_n_0,add_ln703_1_fu_50_p2_carry__6_n_1,add_ln703_1_fu_50_p2_carry__6_n_2,add_ln703_1_fu_50_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[31:28]),
        .O(O30[18:15]),
        .S(\reg_array[18].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__7
       (.CI(add_ln703_1_fu_50_p2_carry__6_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__7_n_0,add_ln703_1_fu_50_p2_carry__7_n_1,add_ln703_1_fu_50_p2_carry__7_n_2,add_ln703_1_fu_50_p2_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[35:32]),
        .O(O30[22:19]),
        .S(\reg_array[22].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__8
       (.CI(add_ln703_1_fu_50_p2_carry__7_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__8_n_0,add_ln703_1_fu_50_p2_carry__8_n_1,add_ln703_1_fu_50_p2_carry__8_n_2,add_ln703_1_fu_50_p2_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[39:36]),
        .O(O30[26:23]),
        .S(\reg_array[26].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__9
       (.CI(add_ln703_1_fu_50_p2_carry__8_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__9_n_0,add_ln703_1_fu_50_p2_carry__9_n_1,add_ln703_1_fu_50_p2_carry__9_n_2,add_ln703_1_fu_50_p2_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[43:40]),
        .O(O30[30:27]),
        .S(\reg_array[30].has_latency.u2_0 ));
  CARRY4 add_ln703_fu_44_p2_carry
       (.CI(1'b0),
        .CO({add_ln703_fu_44_p2_carry_n_0,add_ln703_fu_44_p2_carry_n_1,add_ln703_fu_44_p2_carry_n_2,add_ln703_fu_44_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[3:0]),
        .O(NLW_add_ln703_fu_44_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 add_ln703_fu_44_p2_carry__0
       (.CI(add_ln703_fu_44_p2_carry_n_0),
        .CO({add_ln703_fu_44_p2_carry__0_n_0,add_ln703_fu_44_p2_carry__0_n_1,add_ln703_fu_44_p2_carry__0_n_2,add_ln703_fu_44_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[7:4]),
        .O(NLW_add_ln703_fu_44_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(add_ln703_fu_44_p2_carry__1_0));
  CARRY4 add_ln703_fu_44_p2_carry__1
       (.CI(add_ln703_fu_44_p2_carry__0_n_0),
        .CO({add_ln703_fu_44_p2_carry__1_n_0,add_ln703_fu_44_p2_carry__1_n_1,add_ln703_fu_44_p2_carry__1_n_2,add_ln703_fu_44_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[11:8]),
        .O(NLW_add_ln703_fu_44_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(\reg_array[2].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__10
       (.CI(add_ln703_fu_44_p2_carry__9_n_0),
        .CO(NLW_add_ln703_fu_44_p2_carry__10_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln703_fu_44_p2_carry__10_O_UNCONNECTED[3:1],O29[31]}),
        .S({1'b0,1'b0,1'b0,\reg_array[31].has_latency.u2 }));
  CARRY4 add_ln703_fu_44_p2_carry__2
       (.CI(add_ln703_fu_44_p2_carry__1_n_0),
        .CO({add_ln703_fu_44_p2_carry__2_n_0,add_ln703_fu_44_p2_carry__2_n_1,add_ln703_fu_44_p2_carry__2_n_2,add_ln703_fu_44_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[15:12]),
        .O({O29[2:0],NLW_add_ln703_fu_44_p2_carry__2_O_UNCONNECTED[0]}),
        .S(\reg_array[2].has_latency.u2_0 ));
  CARRY4 add_ln703_fu_44_p2_carry__3
       (.CI(add_ln703_fu_44_p2_carry__2_n_0),
        .CO({add_ln703_fu_44_p2_carry__3_n_0,add_ln703_fu_44_p2_carry__3_n_1,add_ln703_fu_44_p2_carry__3_n_2,add_ln703_fu_44_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[19:16]),
        .O(O29[6:3]),
        .S(\reg_array[6].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__4
       (.CI(add_ln703_fu_44_p2_carry__3_n_0),
        .CO({add_ln703_fu_44_p2_carry__4_n_0,add_ln703_fu_44_p2_carry__4_n_1,add_ln703_fu_44_p2_carry__4_n_2,add_ln703_fu_44_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[23:20]),
        .O(O29[10:7]),
        .S(\reg_array[10].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__5
       (.CI(add_ln703_fu_44_p2_carry__4_n_0),
        .CO({add_ln703_fu_44_p2_carry__5_n_0,add_ln703_fu_44_p2_carry__5_n_1,add_ln703_fu_44_p2_carry__5_n_2,add_ln703_fu_44_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[27:24]),
        .O(O29[14:11]),
        .S(\reg_array[14].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__6
       (.CI(add_ln703_fu_44_p2_carry__5_n_0),
        .CO({add_ln703_fu_44_p2_carry__6_n_0,add_ln703_fu_44_p2_carry__6_n_1,add_ln703_fu_44_p2_carry__6_n_2,add_ln703_fu_44_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[31:28]),
        .O(O29[18:15]),
        .S(\reg_array[18].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__7
       (.CI(add_ln703_fu_44_p2_carry__6_n_0),
        .CO({add_ln703_fu_44_p2_carry__7_n_0,add_ln703_fu_44_p2_carry__7_n_1,add_ln703_fu_44_p2_carry__7_n_2,add_ln703_fu_44_p2_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[35:32]),
        .O(O29[22:19]),
        .S(\reg_array[22].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__8
       (.CI(add_ln703_fu_44_p2_carry__7_n_0),
        .CO({add_ln703_fu_44_p2_carry__8_n_0,add_ln703_fu_44_p2_carry__8_n_1,add_ln703_fu_44_p2_carry__8_n_2,add_ln703_fu_44_p2_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[39:36]),
        .O(O29[26:23]),
        .S(\reg_array[26].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__9
       (.CI(add_ln703_fu_44_p2_carry__8_n_0),
        .CO({add_ln703_fu_44_p2_carry__9_n_0,add_ln703_fu_44_p2_carry__9_n_1,add_ln703_fu_44_p2_carry__9_n_2,add_ln703_fu_44_p2_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[43:40]),
        .O(O29[30:27]),
        .S(\reg_array[30].has_latency.u2 ));
endmodule

(* ORIG_REF_NAME = "resonator" *) 
module system_vv_model_0_0_resonator_8
   (O27,
    O28,
    reg_resona_reg,
    S,
    add_ln703_fu_44_p2_carry__1_0,
    \reg_array[2].has_latency.u2 ,
    \reg_array[2].has_latency.u2_0 ,
    \reg_array[6].has_latency.u2 ,
    \reg_array[10].has_latency.u2 ,
    \reg_array[14].has_latency.u2 ,
    \reg_array[18].has_latency.u2 ,
    \reg_array[22].has_latency.u2 ,
    \reg_array[26].has_latency.u2 ,
    \reg_array[30].has_latency.u2 ,
    \reg_array[31].has_latency.u2 ,
    reg_resona_1_reg,
    add_ln703_1_fu_50_p2_carry__0_0,
    add_ln703_1_fu_50_p2_carry__1_0,
    \reg_array[2].has_latency.u2_1 ,
    \reg_array[2].has_latency.u2_2 ,
    \reg_array[6].has_latency.u2_0 ,
    \reg_array[10].has_latency.u2_0 ,
    \reg_array[14].has_latency.u2_0 ,
    \reg_array[18].has_latency.u2_0 ,
    \reg_array[22].has_latency.u2_0 ,
    \reg_array[26].has_latency.u2_0 ,
    \reg_array[30].has_latency.u2_0 ,
    \reg_array[31].has_latency.u2_0 );
  output [31:0]O27;
  output [31:0]O28;
  input [43:0]reg_resona_reg;
  input [3:0]S;
  input [3:0]add_ln703_fu_44_p2_carry__1_0;
  input [3:0]\reg_array[2].has_latency.u2 ;
  input [3:0]\reg_array[2].has_latency.u2_0 ;
  input [3:0]\reg_array[6].has_latency.u2 ;
  input [3:0]\reg_array[10].has_latency.u2 ;
  input [3:0]\reg_array[14].has_latency.u2 ;
  input [3:0]\reg_array[18].has_latency.u2 ;
  input [3:0]\reg_array[22].has_latency.u2 ;
  input [3:0]\reg_array[26].has_latency.u2 ;
  input [3:0]\reg_array[30].has_latency.u2 ;
  input [0:0]\reg_array[31].has_latency.u2 ;
  input [43:0]reg_resona_1_reg;
  input [3:0]add_ln703_1_fu_50_p2_carry__0_0;
  input [3:0]add_ln703_1_fu_50_p2_carry__1_0;
  input [3:0]\reg_array[2].has_latency.u2_1 ;
  input [3:0]\reg_array[2].has_latency.u2_2 ;
  input [3:0]\reg_array[6].has_latency.u2_0 ;
  input [3:0]\reg_array[10].has_latency.u2_0 ;
  input [3:0]\reg_array[14].has_latency.u2_0 ;
  input [3:0]\reg_array[18].has_latency.u2_0 ;
  input [3:0]\reg_array[22].has_latency.u2_0 ;
  input [3:0]\reg_array[26].has_latency.u2_0 ;
  input [3:0]\reg_array[30].has_latency.u2_0 ;
  input [0:0]\reg_array[31].has_latency.u2_0 ;

  wire [31:0]O27;
  wire [31:0]O28;
  wire [3:0]S;
  wire [3:0]add_ln703_1_fu_50_p2_carry__0_0;
  wire add_ln703_1_fu_50_p2_carry__0_n_0;
  wire add_ln703_1_fu_50_p2_carry__0_n_1;
  wire add_ln703_1_fu_50_p2_carry__0_n_2;
  wire add_ln703_1_fu_50_p2_carry__0_n_3;
  wire [3:0]add_ln703_1_fu_50_p2_carry__1_0;
  wire add_ln703_1_fu_50_p2_carry__1_n_0;
  wire add_ln703_1_fu_50_p2_carry__1_n_1;
  wire add_ln703_1_fu_50_p2_carry__1_n_2;
  wire add_ln703_1_fu_50_p2_carry__1_n_3;
  wire add_ln703_1_fu_50_p2_carry__2_n_0;
  wire add_ln703_1_fu_50_p2_carry__2_n_1;
  wire add_ln703_1_fu_50_p2_carry__2_n_2;
  wire add_ln703_1_fu_50_p2_carry__2_n_3;
  wire add_ln703_1_fu_50_p2_carry__3_n_0;
  wire add_ln703_1_fu_50_p2_carry__3_n_1;
  wire add_ln703_1_fu_50_p2_carry__3_n_2;
  wire add_ln703_1_fu_50_p2_carry__3_n_3;
  wire add_ln703_1_fu_50_p2_carry__4_n_0;
  wire add_ln703_1_fu_50_p2_carry__4_n_1;
  wire add_ln703_1_fu_50_p2_carry__4_n_2;
  wire add_ln703_1_fu_50_p2_carry__4_n_3;
  wire add_ln703_1_fu_50_p2_carry__5_n_0;
  wire add_ln703_1_fu_50_p2_carry__5_n_1;
  wire add_ln703_1_fu_50_p2_carry__5_n_2;
  wire add_ln703_1_fu_50_p2_carry__5_n_3;
  wire add_ln703_1_fu_50_p2_carry__6_n_0;
  wire add_ln703_1_fu_50_p2_carry__6_n_1;
  wire add_ln703_1_fu_50_p2_carry__6_n_2;
  wire add_ln703_1_fu_50_p2_carry__6_n_3;
  wire add_ln703_1_fu_50_p2_carry__7_n_0;
  wire add_ln703_1_fu_50_p2_carry__7_n_1;
  wire add_ln703_1_fu_50_p2_carry__7_n_2;
  wire add_ln703_1_fu_50_p2_carry__7_n_3;
  wire add_ln703_1_fu_50_p2_carry__8_n_0;
  wire add_ln703_1_fu_50_p2_carry__8_n_1;
  wire add_ln703_1_fu_50_p2_carry__8_n_2;
  wire add_ln703_1_fu_50_p2_carry__8_n_3;
  wire add_ln703_1_fu_50_p2_carry__9_n_0;
  wire add_ln703_1_fu_50_p2_carry__9_n_1;
  wire add_ln703_1_fu_50_p2_carry__9_n_2;
  wire add_ln703_1_fu_50_p2_carry__9_n_3;
  wire add_ln703_1_fu_50_p2_carry_n_0;
  wire add_ln703_1_fu_50_p2_carry_n_1;
  wire add_ln703_1_fu_50_p2_carry_n_2;
  wire add_ln703_1_fu_50_p2_carry_n_3;
  wire add_ln703_fu_44_p2_carry__0_n_0;
  wire add_ln703_fu_44_p2_carry__0_n_1;
  wire add_ln703_fu_44_p2_carry__0_n_2;
  wire add_ln703_fu_44_p2_carry__0_n_3;
  wire [3:0]add_ln703_fu_44_p2_carry__1_0;
  wire add_ln703_fu_44_p2_carry__1_n_0;
  wire add_ln703_fu_44_p2_carry__1_n_1;
  wire add_ln703_fu_44_p2_carry__1_n_2;
  wire add_ln703_fu_44_p2_carry__1_n_3;
  wire add_ln703_fu_44_p2_carry__2_n_0;
  wire add_ln703_fu_44_p2_carry__2_n_1;
  wire add_ln703_fu_44_p2_carry__2_n_2;
  wire add_ln703_fu_44_p2_carry__2_n_3;
  wire add_ln703_fu_44_p2_carry__3_n_0;
  wire add_ln703_fu_44_p2_carry__3_n_1;
  wire add_ln703_fu_44_p2_carry__3_n_2;
  wire add_ln703_fu_44_p2_carry__3_n_3;
  wire add_ln703_fu_44_p2_carry__4_n_0;
  wire add_ln703_fu_44_p2_carry__4_n_1;
  wire add_ln703_fu_44_p2_carry__4_n_2;
  wire add_ln703_fu_44_p2_carry__4_n_3;
  wire add_ln703_fu_44_p2_carry__5_n_0;
  wire add_ln703_fu_44_p2_carry__5_n_1;
  wire add_ln703_fu_44_p2_carry__5_n_2;
  wire add_ln703_fu_44_p2_carry__5_n_3;
  wire add_ln703_fu_44_p2_carry__6_n_0;
  wire add_ln703_fu_44_p2_carry__6_n_1;
  wire add_ln703_fu_44_p2_carry__6_n_2;
  wire add_ln703_fu_44_p2_carry__6_n_3;
  wire add_ln703_fu_44_p2_carry__7_n_0;
  wire add_ln703_fu_44_p2_carry__7_n_1;
  wire add_ln703_fu_44_p2_carry__7_n_2;
  wire add_ln703_fu_44_p2_carry__7_n_3;
  wire add_ln703_fu_44_p2_carry__8_n_0;
  wire add_ln703_fu_44_p2_carry__8_n_1;
  wire add_ln703_fu_44_p2_carry__8_n_2;
  wire add_ln703_fu_44_p2_carry__8_n_3;
  wire add_ln703_fu_44_p2_carry__9_n_0;
  wire add_ln703_fu_44_p2_carry__9_n_1;
  wire add_ln703_fu_44_p2_carry__9_n_2;
  wire add_ln703_fu_44_p2_carry__9_n_3;
  wire add_ln703_fu_44_p2_carry_n_0;
  wire add_ln703_fu_44_p2_carry_n_1;
  wire add_ln703_fu_44_p2_carry_n_2;
  wire add_ln703_fu_44_p2_carry_n_3;
  wire [3:0]\reg_array[10].has_latency.u2 ;
  wire [3:0]\reg_array[10].has_latency.u2_0 ;
  wire [3:0]\reg_array[14].has_latency.u2 ;
  wire [3:0]\reg_array[14].has_latency.u2_0 ;
  wire [3:0]\reg_array[18].has_latency.u2 ;
  wire [3:0]\reg_array[18].has_latency.u2_0 ;
  wire [3:0]\reg_array[22].has_latency.u2 ;
  wire [3:0]\reg_array[22].has_latency.u2_0 ;
  wire [3:0]\reg_array[26].has_latency.u2 ;
  wire [3:0]\reg_array[26].has_latency.u2_0 ;
  wire [3:0]\reg_array[2].has_latency.u2 ;
  wire [3:0]\reg_array[2].has_latency.u2_0 ;
  wire [3:0]\reg_array[2].has_latency.u2_1 ;
  wire [3:0]\reg_array[2].has_latency.u2_2 ;
  wire [3:0]\reg_array[30].has_latency.u2 ;
  wire [3:0]\reg_array[30].has_latency.u2_0 ;
  wire [0:0]\reg_array[31].has_latency.u2 ;
  wire [0:0]\reg_array[31].has_latency.u2_0 ;
  wire [3:0]\reg_array[6].has_latency.u2 ;
  wire [3:0]\reg_array[6].has_latency.u2_0 ;
  wire [43:0]reg_resona_1_reg;
  wire [43:0]reg_resona_reg;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry__10_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln703_1_fu_50_p2_carry__10_O_UNCONNECTED;
  wire [0:0]NLW_add_ln703_1_fu_50_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry__10_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln703_fu_44_p2_carry__10_O_UNCONNECTED;
  wire [0:0]NLW_add_ln703_fu_44_p2_carry__2_O_UNCONNECTED;

  CARRY4 add_ln703_1_fu_50_p2_carry
       (.CI(1'b0),
        .CO({add_ln703_1_fu_50_p2_carry_n_0,add_ln703_1_fu_50_p2_carry_n_1,add_ln703_1_fu_50_p2_carry_n_2,add_ln703_1_fu_50_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[3:0]),
        .O(NLW_add_ln703_1_fu_50_p2_carry_O_UNCONNECTED[3:0]),
        .S(add_ln703_1_fu_50_p2_carry__0_0));
  CARRY4 add_ln703_1_fu_50_p2_carry__0
       (.CI(add_ln703_1_fu_50_p2_carry_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__0_n_0,add_ln703_1_fu_50_p2_carry__0_n_1,add_ln703_1_fu_50_p2_carry__0_n_2,add_ln703_1_fu_50_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[7:4]),
        .O(NLW_add_ln703_1_fu_50_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(add_ln703_1_fu_50_p2_carry__1_0));
  CARRY4 add_ln703_1_fu_50_p2_carry__1
       (.CI(add_ln703_1_fu_50_p2_carry__0_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__1_n_0,add_ln703_1_fu_50_p2_carry__1_n_1,add_ln703_1_fu_50_p2_carry__1_n_2,add_ln703_1_fu_50_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[11:8]),
        .O(NLW_add_ln703_1_fu_50_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(\reg_array[2].has_latency.u2_1 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__10
       (.CI(add_ln703_1_fu_50_p2_carry__9_n_0),
        .CO(NLW_add_ln703_1_fu_50_p2_carry__10_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln703_1_fu_50_p2_carry__10_O_UNCONNECTED[3:1],O28[31]}),
        .S({1'b0,1'b0,1'b0,\reg_array[31].has_latency.u2_0 }));
  CARRY4 add_ln703_1_fu_50_p2_carry__2
       (.CI(add_ln703_1_fu_50_p2_carry__1_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__2_n_0,add_ln703_1_fu_50_p2_carry__2_n_1,add_ln703_1_fu_50_p2_carry__2_n_2,add_ln703_1_fu_50_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[15:12]),
        .O({O28[2:0],NLW_add_ln703_1_fu_50_p2_carry__2_O_UNCONNECTED[0]}),
        .S(\reg_array[2].has_latency.u2_2 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__3
       (.CI(add_ln703_1_fu_50_p2_carry__2_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__3_n_0,add_ln703_1_fu_50_p2_carry__3_n_1,add_ln703_1_fu_50_p2_carry__3_n_2,add_ln703_1_fu_50_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[19:16]),
        .O(O28[6:3]),
        .S(\reg_array[6].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__4
       (.CI(add_ln703_1_fu_50_p2_carry__3_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__4_n_0,add_ln703_1_fu_50_p2_carry__4_n_1,add_ln703_1_fu_50_p2_carry__4_n_2,add_ln703_1_fu_50_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[23:20]),
        .O(O28[10:7]),
        .S(\reg_array[10].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__5
       (.CI(add_ln703_1_fu_50_p2_carry__4_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__5_n_0,add_ln703_1_fu_50_p2_carry__5_n_1,add_ln703_1_fu_50_p2_carry__5_n_2,add_ln703_1_fu_50_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[27:24]),
        .O(O28[14:11]),
        .S(\reg_array[14].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__6
       (.CI(add_ln703_1_fu_50_p2_carry__5_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__6_n_0,add_ln703_1_fu_50_p2_carry__6_n_1,add_ln703_1_fu_50_p2_carry__6_n_2,add_ln703_1_fu_50_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[31:28]),
        .O(O28[18:15]),
        .S(\reg_array[18].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__7
       (.CI(add_ln703_1_fu_50_p2_carry__6_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__7_n_0,add_ln703_1_fu_50_p2_carry__7_n_1,add_ln703_1_fu_50_p2_carry__7_n_2,add_ln703_1_fu_50_p2_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[35:32]),
        .O(O28[22:19]),
        .S(\reg_array[22].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__8
       (.CI(add_ln703_1_fu_50_p2_carry__7_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__8_n_0,add_ln703_1_fu_50_p2_carry__8_n_1,add_ln703_1_fu_50_p2_carry__8_n_2,add_ln703_1_fu_50_p2_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[39:36]),
        .O(O28[26:23]),
        .S(\reg_array[26].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__9
       (.CI(add_ln703_1_fu_50_p2_carry__8_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__9_n_0,add_ln703_1_fu_50_p2_carry__9_n_1,add_ln703_1_fu_50_p2_carry__9_n_2,add_ln703_1_fu_50_p2_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_1_reg[43:40]),
        .O(O28[30:27]),
        .S(\reg_array[30].has_latency.u2_0 ));
  CARRY4 add_ln703_fu_44_p2_carry
       (.CI(1'b0),
        .CO({add_ln703_fu_44_p2_carry_n_0,add_ln703_fu_44_p2_carry_n_1,add_ln703_fu_44_p2_carry_n_2,add_ln703_fu_44_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[3:0]),
        .O(NLW_add_ln703_fu_44_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 add_ln703_fu_44_p2_carry__0
       (.CI(add_ln703_fu_44_p2_carry_n_0),
        .CO({add_ln703_fu_44_p2_carry__0_n_0,add_ln703_fu_44_p2_carry__0_n_1,add_ln703_fu_44_p2_carry__0_n_2,add_ln703_fu_44_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[7:4]),
        .O(NLW_add_ln703_fu_44_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(add_ln703_fu_44_p2_carry__1_0));
  CARRY4 add_ln703_fu_44_p2_carry__1
       (.CI(add_ln703_fu_44_p2_carry__0_n_0),
        .CO({add_ln703_fu_44_p2_carry__1_n_0,add_ln703_fu_44_p2_carry__1_n_1,add_ln703_fu_44_p2_carry__1_n_2,add_ln703_fu_44_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[11:8]),
        .O(NLW_add_ln703_fu_44_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(\reg_array[2].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__10
       (.CI(add_ln703_fu_44_p2_carry__9_n_0),
        .CO(NLW_add_ln703_fu_44_p2_carry__10_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln703_fu_44_p2_carry__10_O_UNCONNECTED[3:1],O27[31]}),
        .S({1'b0,1'b0,1'b0,\reg_array[31].has_latency.u2 }));
  CARRY4 add_ln703_fu_44_p2_carry__2
       (.CI(add_ln703_fu_44_p2_carry__1_n_0),
        .CO({add_ln703_fu_44_p2_carry__2_n_0,add_ln703_fu_44_p2_carry__2_n_1,add_ln703_fu_44_p2_carry__2_n_2,add_ln703_fu_44_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[15:12]),
        .O({O27[2:0],NLW_add_ln703_fu_44_p2_carry__2_O_UNCONNECTED[0]}),
        .S(\reg_array[2].has_latency.u2_0 ));
  CARRY4 add_ln703_fu_44_p2_carry__3
       (.CI(add_ln703_fu_44_p2_carry__2_n_0),
        .CO({add_ln703_fu_44_p2_carry__3_n_0,add_ln703_fu_44_p2_carry__3_n_1,add_ln703_fu_44_p2_carry__3_n_2,add_ln703_fu_44_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[19:16]),
        .O(O27[6:3]),
        .S(\reg_array[6].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__4
       (.CI(add_ln703_fu_44_p2_carry__3_n_0),
        .CO({add_ln703_fu_44_p2_carry__4_n_0,add_ln703_fu_44_p2_carry__4_n_1,add_ln703_fu_44_p2_carry__4_n_2,add_ln703_fu_44_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[23:20]),
        .O(O27[10:7]),
        .S(\reg_array[10].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__5
       (.CI(add_ln703_fu_44_p2_carry__4_n_0),
        .CO({add_ln703_fu_44_p2_carry__5_n_0,add_ln703_fu_44_p2_carry__5_n_1,add_ln703_fu_44_p2_carry__5_n_2,add_ln703_fu_44_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[27:24]),
        .O(O27[14:11]),
        .S(\reg_array[14].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__6
       (.CI(add_ln703_fu_44_p2_carry__5_n_0),
        .CO({add_ln703_fu_44_p2_carry__6_n_0,add_ln703_fu_44_p2_carry__6_n_1,add_ln703_fu_44_p2_carry__6_n_2,add_ln703_fu_44_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[31:28]),
        .O(O27[18:15]),
        .S(\reg_array[18].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__7
       (.CI(add_ln703_fu_44_p2_carry__6_n_0),
        .CO({add_ln703_fu_44_p2_carry__7_n_0,add_ln703_fu_44_p2_carry__7_n_1,add_ln703_fu_44_p2_carry__7_n_2,add_ln703_fu_44_p2_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[35:32]),
        .O(O27[22:19]),
        .S(\reg_array[22].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__8
       (.CI(add_ln703_fu_44_p2_carry__7_n_0),
        .CO({add_ln703_fu_44_p2_carry__8_n_0,add_ln703_fu_44_p2_carry__8_n_1,add_ln703_fu_44_p2_carry__8_n_2,add_ln703_fu_44_p2_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[39:36]),
        .O(O27[26:23]),
        .S(\reg_array[26].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__9
       (.CI(add_ln703_fu_44_p2_carry__8_n_0),
        .CO({add_ln703_fu_44_p2_carry__9_n_0,add_ln703_fu_44_p2_carry__9_n_1,add_ln703_fu_44_p2_carry__9_n_2,add_ln703_fu_44_p2_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resona_reg[43:40]),
        .O(O27[30:27]),
        .S(\reg_array[30].has_latency.u2 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized1
   (q,
    register2_q_net,
    clk);
  output [0:0]q;
  input register2_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register2_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register2_q_net),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized1_124
   (pow1_tvalid,
    register1_q_net,
    clk);
  output [0:0]pow1_tvalid;
  input register1_q_net;
  input clk;

  wire clk;
  wire [0:0]pow1_tvalid;
  wire register1_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register1_q_net),
        .Q(pow1_tvalid),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized1_126
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register0_q_net),
        .Q(register1_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized1_128
   (register0_q_net,
    q,
    clk);
  output register0_q_net;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register0_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(register0_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized1_34
   (register2_q_net,
    register1_q_net,
    clk);
  output register2_q_net;
  input register1_q_net;
  input clk;

  wire clk;
  wire register1_q_net;
  wire register2_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register1_q_net),
        .Q(register2_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized1_36
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register0_q_net),
        .Q(register1_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized1_38
   (register0_q_net,
    d,
    clk);
  output register0_q_net;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire register0_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(d),
        .Q(register0_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized1_60
   (q,
    register3_q_net,
    clk);
  output [0:0]q;
  input register3_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register3_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register3_q_net),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized1_62
   (register3_q_net,
    register2_q_net,
    clk);
  output register3_q_net;
  input register2_q_net;
  input clk;

  wire clk;
  wire register2_q_net;
  wire register3_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register2_q_net),
        .Q(register3_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized1_64
   (register2_q_net,
    register1_q_net,
    clk);
  output register2_q_net;
  input register1_q_net;
  input clk;

  wire clk;
  wire register1_q_net;
  wire register2_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register1_q_net),
        .Q(register2_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized1_66
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register0_q_net),
        .Q(register1_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized1_68
   (register0_q_net,
    d,
    clk);
  output register0_q_net;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire register0_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(d),
        .Q(register0_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized2
   (\fd_prim_array[31].rst_comp.fdre_comp_0 ,
    i,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp_0 ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp_0 ;
  wire [31:0]i;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized2_106
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized2_108
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized2_110
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized2_115
   (\fd_prim_array[31].rst_comp.fdre_comp_0 ,
    o,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp_0 ;
  input [31:0]o;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp_0 ;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[0]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[10]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[11]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[12]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[13]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[14]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[15]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[16]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[17]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[18]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[19]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[1]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[20]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[21]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[22]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[23]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[24]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[25]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[26]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[27]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[28]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[29]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[2]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[30]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[31]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[3]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[4]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[5]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[6]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[7]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[8]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[9]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized2_117
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized2_119
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized2_42
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized2_44
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized2_49
   (\fd_prim_array[31].rst_comp.fdre_comp_0 ,
    i,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp_0 ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp_0 ;
  wire [31:0]i;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized2_51
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized2_53
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized3
   (pow1_tdata,
    i,
    clk);
  output [62:0]pow1_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]pow1_tdata;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(pow1_tdata[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(pow1_tdata[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(pow1_tdata[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(pow1_tdata[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(pow1_tdata[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(pow1_tdata[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(pow1_tdata[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(pow1_tdata[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(pow1_tdata[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(pow1_tdata[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(pow1_tdata[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(pow1_tdata[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(pow1_tdata[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(pow1_tdata[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(pow1_tdata[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(pow1_tdata[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(pow1_tdata[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(pow1_tdata[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(pow1_tdata[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(pow1_tdata[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(pow1_tdata[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(pow1_tdata[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(pow1_tdata[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(pow1_tdata[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(pow1_tdata[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(pow1_tdata[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(pow1_tdata[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(pow1_tdata[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(pow1_tdata[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(pow1_tdata[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(pow1_tdata[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(pow1_tdata[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(pow1_tdata[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(pow1_tdata[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(pow1_tdata[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(pow1_tdata[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(pow1_tdata[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(pow1_tdata[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(pow1_tdata[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(pow1_tdata[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(pow1_tdata[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(pow1_tdata[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(pow1_tdata[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(pow1_tdata[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(pow1_tdata[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(pow1_tdata[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(pow1_tdata[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(pow1_tdata[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(pow1_tdata[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(pow1_tdata[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(pow1_tdata[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(pow1_tdata[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(pow1_tdata[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(pow1_tdata[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(pow1_tdata[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(pow1_tdata[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(pow1_tdata[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(pow1_tdata[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(pow1_tdata[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(pow1_tdata[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(pow1_tdata[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(pow1_tdata[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(pow1_tdata[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized3_101
   (o,
    Q,
    clk);
  output [62:0]o;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized3_72
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized3_74
   (o,
    Q,
    clk);
  output [62:0]o;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized3_79
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(corr_tdata[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(corr_tdata[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(corr_tdata[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(corr_tdata[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(corr_tdata[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(corr_tdata[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(corr_tdata[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(corr_tdata[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(corr_tdata[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(corr_tdata[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(corr_tdata[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(corr_tdata[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(corr_tdata[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(corr_tdata[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(corr_tdata[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(corr_tdata[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(corr_tdata[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(corr_tdata[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(corr_tdata[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(corr_tdata[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(corr_tdata[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(corr_tdata[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(corr_tdata[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(corr_tdata[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(corr_tdata[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(corr_tdata[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(corr_tdata[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(corr_tdata[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(corr_tdata[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(corr_tdata[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(corr_tdata[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(corr_tdata[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(corr_tdata[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(corr_tdata[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(corr_tdata[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(corr_tdata[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(corr_tdata[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(corr_tdata[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(corr_tdata[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(corr_tdata[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(corr_tdata[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(corr_tdata[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(corr_tdata[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(corr_tdata[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(corr_tdata[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(corr_tdata[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(corr_tdata[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(corr_tdata[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(corr_tdata[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(corr_tdata[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(corr_tdata[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(corr_tdata[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(corr_tdata[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(corr_tdata[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(corr_tdata[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(corr_tdata[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(corr_tdata[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(corr_tdata[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(corr_tdata[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(corr_tdata[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(corr_tdata[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(corr_tdata[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(corr_tdata[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized3_81
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized3_83
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized3_88
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(corr_tdata[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(corr_tdata[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(corr_tdata[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(corr_tdata[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(corr_tdata[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(corr_tdata[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(corr_tdata[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(corr_tdata[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(corr_tdata[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(corr_tdata[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(corr_tdata[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(corr_tdata[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(corr_tdata[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(corr_tdata[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(corr_tdata[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(corr_tdata[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(corr_tdata[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(corr_tdata[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(corr_tdata[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(corr_tdata[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(corr_tdata[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(corr_tdata[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(corr_tdata[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(corr_tdata[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(corr_tdata[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(corr_tdata[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(corr_tdata[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(corr_tdata[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(corr_tdata[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(corr_tdata[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(corr_tdata[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(corr_tdata[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(corr_tdata[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(corr_tdata[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(corr_tdata[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(corr_tdata[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(corr_tdata[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(corr_tdata[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(corr_tdata[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(corr_tdata[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(corr_tdata[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(corr_tdata[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(corr_tdata[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(corr_tdata[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(corr_tdata[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(corr_tdata[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(corr_tdata[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(corr_tdata[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(corr_tdata[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(corr_tdata[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(corr_tdata[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(corr_tdata[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(corr_tdata[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(corr_tdata[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(corr_tdata[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(corr_tdata[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(corr_tdata[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(corr_tdata[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(corr_tdata[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(corr_tdata[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(corr_tdata[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(corr_tdata[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(corr_tdata[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized3_90
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized3_92
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized3_97
   (pow0_tdata,
    i,
    clk);
  output [62:0]pow0_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]pow0_tdata;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(pow0_tdata[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(pow0_tdata[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(pow0_tdata[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(pow0_tdata[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(pow0_tdata[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(pow0_tdata[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(pow0_tdata[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(pow0_tdata[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(pow0_tdata[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(pow0_tdata[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(pow0_tdata[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(pow0_tdata[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(pow0_tdata[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(pow0_tdata[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(pow0_tdata[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(pow0_tdata[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(pow0_tdata[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(pow0_tdata[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(pow0_tdata[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(pow0_tdata[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(pow0_tdata[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(pow0_tdata[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(pow0_tdata[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(pow0_tdata[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(pow0_tdata[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(pow0_tdata[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(pow0_tdata[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(pow0_tdata[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(pow0_tdata[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(pow0_tdata[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(pow0_tdata[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(pow0_tdata[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(pow0_tdata[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(pow0_tdata[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(pow0_tdata[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(pow0_tdata[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(pow0_tdata[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(pow0_tdata[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(pow0_tdata[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(pow0_tdata[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(pow0_tdata[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(pow0_tdata[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(pow0_tdata[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(pow0_tdata[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(pow0_tdata[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(pow0_tdata[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(pow0_tdata[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(pow0_tdata[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(pow0_tdata[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(pow0_tdata[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(pow0_tdata[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(pow0_tdata[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(pow0_tdata[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(pow0_tdata[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(pow0_tdata[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(pow0_tdata[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(pow0_tdata[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(pow0_tdata[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(pow0_tdata[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(pow0_tdata[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(pow0_tdata[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(pow0_tdata[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(pow0_tdata[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_0_0_single_reg_w_init__parameterized3_99
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

module system_vv_model_0_0_srlc33e
   (q,
    d,
    clk);
  output [63:0]q;
  input [63:0]d;
  input clk;

  wire clk;
  wire [63:0]d;
  wire [63:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(q[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[18]),
        .Q(q[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[19]),
        .Q(q[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[20]),
        .Q(q[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[21]),
        .Q(q[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[22]),
        .Q(q[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[23]),
        .Q(q[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[24]),
        .Q(q[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[25]),
        .Q(q[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[26]),
        .Q(q[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[27]),
        .Q(q[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[28]),
        .Q(q[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[29]),
        .Q(q[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[30]),
        .Q(q[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[31]),
        .Q(q[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[32].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[32]),
        .Q(q[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[33].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[33]),
        .Q(q[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[34].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[34]),
        .Q(q[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[35].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[35]),
        .Q(q[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[36].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[36]),
        .Q(q[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[37].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[37]),
        .Q(q[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[38].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[38]),
        .Q(q[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[39].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[39]),
        .Q(q[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[40].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[40]),
        .Q(q[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[41].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[41]),
        .Q(q[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[42].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[42]),
        .Q(q[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[43].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[43]),
        .Q(q[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[44].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[44]),
        .Q(q[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[45].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[45]),
        .Q(q[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[46].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[46]),
        .Q(q[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[47].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[47]),
        .Q(q[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[48].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[48]),
        .Q(q[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[49].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[49]),
        .Q(q[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[50].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[50]),
        .Q(q[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[51].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[51]),
        .Q(q[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[52].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[52]),
        .Q(q[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[53].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[53]),
        .Q(q[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[54].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[54]),
        .Q(q[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[55].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[55]),
        .Q(q[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[56].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[56]),
        .Q(q[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[57].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[57]),
        .Q(q[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[58].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[58]),
        .Q(q[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[59].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[59]),
        .Q(q[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[60].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[60]),
        .Q(q[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[61].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[61]),
        .Q(q[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[62].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[62]),
        .Q(q[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[63].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[63]),
        .Q(q[63]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_0_0_srlc33e_130
   (q,
    d,
    clk);
  output [63:0]q;
  input [63:0]d;
  input clk;

  wire clk;
  wire [63:0]d;
  wire [63:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(q[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[18]),
        .Q(q[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[19]),
        .Q(q[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[20]),
        .Q(q[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[21]),
        .Q(q[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[22]),
        .Q(q[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[23]),
        .Q(q[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[24]),
        .Q(q[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[25]),
        .Q(q[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[26]),
        .Q(q[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[27]),
        .Q(q[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[28]),
        .Q(q[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[29]),
        .Q(q[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[30]),
        .Q(q[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[31]),
        .Q(q[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[32].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[32]),
        .Q(q[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[33].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[33]),
        .Q(q[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[34].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[34]),
        .Q(q[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[35].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[35]),
        .Q(q[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[36].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[36]),
        .Q(q[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[37].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[37]),
        .Q(q[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[38].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[38]),
        .Q(q[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[39].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[39]),
        .Q(q[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[40].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[40]),
        .Q(q[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[41].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[41]),
        .Q(q[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[42].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[42]),
        .Q(q[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[43].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[43]),
        .Q(q[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[44].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[44]),
        .Q(q[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[45].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[45]),
        .Q(q[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[46].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[46]),
        .Q(q[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[47].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[47]),
        .Q(q[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[48].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[48]),
        .Q(q[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[49].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[49]),
        .Q(q[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[50].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[50]),
        .Q(q[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[51].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[51]),
        .Q(q[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[52].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[52]),
        .Q(q[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[53].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[53]),
        .Q(q[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[54].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[54]),
        .Q(q[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[55].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[55]),
        .Q(q[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[56].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[56]),
        .Q(q[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[57].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[57]),
        .Q(q[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[58].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[58]),
        .Q(q[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[59].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[59]),
        .Q(q[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[60].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[60]),
        .Q(q[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[61].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[61]),
        .Q(q[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[62].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[62]),
        .Q(q[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[63].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[63]),
        .Q(q[63]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_0_0_srlc33e_144
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(concat_y_net[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(concat_y_net[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(concat_y_net[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(concat_y_net[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(concat_y_net[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(concat_y_net[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(concat_y_net[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(concat_y_net[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(concat_y_net[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[18]),
        .Q(concat_y_net[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(concat_y_net[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[19]),
        .Q(concat_y_net[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[20]),
        .Q(concat_y_net[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[21]),
        .Q(concat_y_net[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[22]),
        .Q(concat_y_net[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[23]),
        .Q(concat_y_net[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[24]),
        .Q(concat_y_net[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[25]),
        .Q(concat_y_net[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[26]),
        .Q(concat_y_net[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[27]),
        .Q(concat_y_net[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[28]),
        .Q(concat_y_net[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(concat_y_net[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[29]),
        .Q(concat_y_net[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[30]),
        .Q(concat_y_net[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[32].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[31]),
        .Q(concat_y_net[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[33].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[32]),
        .Q(concat_y_net[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[34].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[33]),
        .Q(concat_y_net[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[35].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[34]),
        .Q(concat_y_net[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[36].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[35]),
        .Q(concat_y_net[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[37].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[36]),
        .Q(concat_y_net[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[38].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[37]),
        .Q(concat_y_net[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[39].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[38]),
        .Q(concat_y_net[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(concat_y_net[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[40].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[39]),
        .Q(concat_y_net[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[41].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[40]),
        .Q(concat_y_net[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[42].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[41]),
        .Q(concat_y_net[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[43].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[42]),
        .Q(concat_y_net[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[44].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[43]),
        .Q(concat_y_net[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[45].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[44]),
        .Q(concat_y_net[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[46].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[45]),
        .Q(concat_y_net[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[47].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[46]),
        .Q(concat_y_net[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[48].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[47]),
        .Q(concat_y_net[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[49].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[48]),
        .Q(concat_y_net[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(concat_y_net[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[50].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[49]),
        .Q(concat_y_net[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[51].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[50]),
        .Q(concat_y_net[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[52].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[51]),
        .Q(concat_y_net[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[53].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[52]),
        .Q(concat_y_net[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[54].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[53]),
        .Q(concat_y_net[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[55].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[54]),
        .Q(concat_y_net[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[56].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[55]),
        .Q(concat_y_net[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[57].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[56]),
        .Q(concat_y_net[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[58].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[57]),
        .Q(concat_y_net[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[59].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[58]),
        .Q(concat_y_net[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(concat_y_net[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[60].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[59]),
        .Q(concat_y_net[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[61].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[60]),
        .Q(concat_y_net[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[62].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[61]),
        .Q(concat_y_net[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[63].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[62]),
        .Q(concat_y_net[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(concat_y_net[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(concat_y_net[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(concat_y_net[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(concat_y_net[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_0_0_srlc33e_147
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(concat_y_net[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(concat_y_net[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(concat_y_net[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(concat_y_net[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(concat_y_net[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(concat_y_net[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(concat_y_net[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(concat_y_net[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(concat_y_net[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[18]),
        .Q(concat_y_net[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(concat_y_net[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[19]),
        .Q(concat_y_net[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[20]),
        .Q(concat_y_net[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[21]),
        .Q(concat_y_net[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[22]),
        .Q(concat_y_net[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[23]),
        .Q(concat_y_net[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[24]),
        .Q(concat_y_net[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[25]),
        .Q(concat_y_net[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[26]),
        .Q(concat_y_net[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[27]),
        .Q(concat_y_net[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[28]),
        .Q(concat_y_net[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(concat_y_net[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[29]),
        .Q(concat_y_net[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[30]),
        .Q(concat_y_net[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[32].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[31]),
        .Q(concat_y_net[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[33].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[32]),
        .Q(concat_y_net[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[34].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[33]),
        .Q(concat_y_net[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[35].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[34]),
        .Q(concat_y_net[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[36].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[35]),
        .Q(concat_y_net[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[37].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[36]),
        .Q(concat_y_net[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[38].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[37]),
        .Q(concat_y_net[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[39].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[38]),
        .Q(concat_y_net[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(concat_y_net[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[40].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[39]),
        .Q(concat_y_net[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[41].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[40]),
        .Q(concat_y_net[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[42].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[41]),
        .Q(concat_y_net[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[43].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[42]),
        .Q(concat_y_net[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[44].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[43]),
        .Q(concat_y_net[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[45].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[44]),
        .Q(concat_y_net[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[46].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[45]),
        .Q(concat_y_net[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[47].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[46]),
        .Q(concat_y_net[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[48].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[47]),
        .Q(concat_y_net[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[49].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[48]),
        .Q(concat_y_net[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(concat_y_net[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[50].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[49]),
        .Q(concat_y_net[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[51].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[50]),
        .Q(concat_y_net[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[52].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[51]),
        .Q(concat_y_net[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[53].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[52]),
        .Q(concat_y_net[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[54].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[53]),
        .Q(concat_y_net[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[55].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[54]),
        .Q(concat_y_net[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[56].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[55]),
        .Q(concat_y_net[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[57].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[56]),
        .Q(concat_y_net[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[58].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[57]),
        .Q(concat_y_net[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[59].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[58]),
        .Q(concat_y_net[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(concat_y_net[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[60].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[59]),
        .Q(concat_y_net[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[61].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[60]),
        .Q(concat_y_net[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[62].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[61]),
        .Q(concat_y_net[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[63].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[62]),
        .Q(concat_y_net[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(concat_y_net[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(concat_y_net[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(concat_y_net[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(concat_y_net[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_0_0_srlc33e__parameterized0
   (q,
    O28,
    clk);
  output [31:0]q;
  input [31:0]O28;
  input clk;

  wire [31:0]O28;
  wire clk;
  wire [31:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[17]),
        .Q(q[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[18]),
        .Q(q[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[19]),
        .Q(q[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[20]),
        .Q(q[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[21]),
        .Q(q[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[22]),
        .Q(q[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[23]),
        .Q(q[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[24]),
        .Q(q[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[25]),
        .Q(q[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[26]),
        .Q(q[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[27]),
        .Q(q[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[28]),
        .Q(q[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[29]),
        .Q(q[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[30]),
        .Q(q[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[31]),
        .Q(q[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_0_0_srlc33e__parameterized0_134
   (q,
    O27,
    clk);
  output [31:0]q;
  input [31:0]O27;
  input clk;

  wire [31:0]O27;
  wire clk;
  wire [31:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[17]),
        .Q(q[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[18]),
        .Q(q[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[19]),
        .Q(q[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[20]),
        .Q(q[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[21]),
        .Q(q[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[22]),
        .Q(q[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[23]),
        .Q(q[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[24]),
        .Q(q[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[25]),
        .Q(q[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[26]),
        .Q(q[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[27]),
        .Q(q[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[28]),
        .Q(q[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[29]),
        .Q(q[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[30]),
        .Q(q[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[31]),
        .Q(q[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_0_0_srlc33e__parameterized0_136
   (q,
    O30,
    clk);
  output [31:0]q;
  input [31:0]O30;
  input clk;

  wire [31:0]O30;
  wire clk;
  wire [31:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[17]),
        .Q(q[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[18]),
        .Q(q[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[19]),
        .Q(q[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[20]),
        .Q(q[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[21]),
        .Q(q[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[22]),
        .Q(q[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[23]),
        .Q(q[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[24]),
        .Q(q[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[25]),
        .Q(q[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[26]),
        .Q(q[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[27]),
        .Q(q[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[28]),
        .Q(q[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[29]),
        .Q(q[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[30]),
        .Q(q[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[31]),
        .Q(q[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_0_0_srlc33e__parameterized0_138
   (q,
    O29,
    clk);
  output [31:0]q;
  input [31:0]O29;
  input clk;

  wire [31:0]O29;
  wire clk;
  wire [31:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[17]),
        .Q(q[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[18]),
        .Q(q[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[19]),
        .Q(q[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[20]),
        .Q(q[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[21]),
        .Q(q[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[22]),
        .Q(q[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[23]),
        .Q(q[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[24]),
        .Q(q[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[25]),
        .Q(q[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[26]),
        .Q(q[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[27]),
        .Q(q[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[28]),
        .Q(q[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[29]),
        .Q(q[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[30]),
        .Q(q[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[31]),
        .Q(q[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_0_0_srlc33e__parameterized1
   (q,
    adc_tdata,
    clk);
  output [13:0]q;
  input [13:0]adc_tdata;
  input clk;

  wire [13:0]adc_tdata;
  wire clk;
  wire [13:0]q;
  wire [13:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[10].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[11].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[12].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[13].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[10].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[10].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[10]),
        .Q(srlc32_out[10]),
        .Q31(\NLW_reg_array[10].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[11].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[11].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[11]),
        .Q(srlc32_out[11]),
        .Q31(\NLW_reg_array[11].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[12].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[12]),
        .Q(srlc32_out[12]),
        .Q31(\NLW_reg_array[12].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[13].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[13].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[13]),
        .Q(srlc32_out[13]),
        .Q31(\NLW_reg_array[13].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_0_0_srlc33e__parameterized1_132
   (q,
    adc_tdata,
    clk);
  output [13:0]q;
  input [13:0]adc_tdata;
  input clk;

  wire [13:0]adc_tdata;
  wire clk;
  wire [13:0]q;
  wire [13:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[10].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[11].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[12].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[13].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[10].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[10].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[10]),
        .Q(srlc32_out[10]),
        .Q31(\NLW_reg_array[10].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[11].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[11].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[11]),
        .Q(srlc32_out[11]),
        .Q31(\NLW_reg_array[11].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[12].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[12]),
        .Q(srlc32_out[12]),
        .Q31(\NLW_reg_array[12].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[13].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[13].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[13]),
        .Q(srlc32_out[13]),
        .Q31(\NLW_reg_array[13].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_0_0_srlc33e__parameterized2
   (flag,
    q,
    index_V0,
    control_data,
    d,
    clk);
  output flag;
  output [0:0]q;
  output index_V0;
  input [0:0]control_data;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]control_data;
  wire [0:0]d;
  wire flag;
  wire index_V0;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \counter_V[0]_i_1 
       (.I0(control_data),
        .I1(q),
        .O(flag));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \index_V[0]_i_1 
       (.I0(q),
        .I1(control_data),
        .O(index_V0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_struct/delay22/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_struct/delay22/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_0_0_srlc33e__parameterized3
   (d,
    q,
    clk);
  output [0:0]d;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(d),
        .R(1'b0));
endmodule

module system_vv_model_0_0_sub_module_vv_model_xlconvert_pipeline
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  system_vv_model_0_0_synth_reg_143 \no_latency_lt_t.reg_out 
       (.clk(clk),
        .concat_y_net(concat_y_net),
        .d(d));
endmodule

(* ORIG_REF_NAME = "sub_module_vv_model_xlconvert_pipeline" *) 
module system_vv_model_0_0_sub_module_vv_model_xlconvert_pipeline_145
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  system_vv_model_0_0_synth_reg_146 \no_latency_lt_t.reg_out 
       (.clk(clk),
        .concat_y_net(concat_y_net),
        .d(d));
endmodule

module system_vv_model_0_0_synth_reg
   (q,
    d,
    clk);
  output [63:0]q;
  input [63:0]d;
  input clk;

  wire clk;
  wire [63:0]d;
  wire [63:0]q;

  system_vv_model_0_0_srlc33e \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_0_0_synth_reg_129
   (q,
    d,
    clk);
  output [63:0]q;
  input [63:0]d;
  input clk;

  wire clk;
  wire [63:0]d;
  wire [63:0]q;

  system_vv_model_0_0_srlc33e_130 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_0_0_synth_reg_143
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  system_vv_model_0_0_srlc33e_144 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .concat_y_net(concat_y_net),
        .d(d));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_0_0_synth_reg_146
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  system_vv_model_0_0_srlc33e_147 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .concat_y_net(concat_y_net),
        .d(d));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_0_0_synth_reg__parameterized0
   (q,
    O28,
    clk);
  output [31:0]q;
  input [31:0]O28;
  input clk;

  wire [31:0]O28;
  wire clk;
  wire [31:0]q;

  system_vv_model_0_0_srlc33e__parameterized0 \has_only_1.srlc33e_array0 
       (.O28(O28),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_0_0_synth_reg__parameterized0_133
   (q,
    O27,
    clk);
  output [31:0]q;
  input [31:0]O27;
  input clk;

  wire [31:0]O27;
  wire clk;
  wire [31:0]q;

  system_vv_model_0_0_srlc33e__parameterized0_134 \has_only_1.srlc33e_array0 
       (.O27(O27),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_0_0_synth_reg__parameterized0_135
   (q,
    O30,
    clk);
  output [31:0]q;
  input [31:0]O30;
  input clk;

  wire [31:0]O30;
  wire clk;
  wire [31:0]q;

  system_vv_model_0_0_srlc33e__parameterized0_136 \has_only_1.srlc33e_array0 
       (.O30(O30),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_0_0_synth_reg__parameterized0_137
   (q,
    O29,
    clk);
  output [31:0]q;
  input [31:0]O29;
  input clk;

  wire [31:0]O29;
  wire clk;
  wire [31:0]q;

  system_vv_model_0_0_srlc33e__parameterized0_138 \has_only_1.srlc33e_array0 
       (.O29(O29),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_0_0_synth_reg__parameterized1
   (q,
    adc_tdata,
    clk);
  output [13:0]q;
  input [13:0]adc_tdata;
  input clk;

  wire [13:0]adc_tdata;
  wire clk;
  wire [13:0]q;

  system_vv_model_0_0_srlc33e__parameterized1 \has_only_1.srlc33e_array0 
       (.adc_tdata(adc_tdata),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_0_0_synth_reg__parameterized1_131
   (q,
    adc_tdata,
    clk);
  output [13:0]q;
  input [13:0]adc_tdata;
  input clk;

  wire [13:0]adc_tdata;
  wire clk;
  wire [13:0]q;

  system_vv_model_0_0_srlc33e__parameterized1_132 \has_only_1.srlc33e_array0 
       (.adc_tdata(adc_tdata),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_0_0_synth_reg__parameterized2
   (flag,
    q,
    index_V0,
    control_data,
    d,
    clk);
  output flag;
  output [0:0]q;
  output index_V0;
  input [0:0]control_data;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]control_data;
  wire [0:0]d;
  wire flag;
  wire index_V0;
  wire [0:0]q;

  system_vv_model_0_0_srlc33e__parameterized2 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .control_data(control_data),
        .d(d),
        .flag(flag),
        .index_V0(index_V0),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_0_0_synth_reg__parameterized3
   (d,
    q,
    clk);
  output [0:0]d;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;

  system_vv_model_0_0_srlc33e__parameterized3 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized1
   (q,
    register2_q_net,
    clk);
  output [0:0]q;
  input register2_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register2_q_net;

  system_vv_model_0_0_single_reg_w_init__parameterized1 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized1_123
   (pow1_tvalid,
    register1_q_net,
    clk);
  output [0:0]pow1_tvalid;
  input register1_q_net;
  input clk;

  wire clk;
  wire [0:0]pow1_tvalid;
  wire register1_q_net;

  system_vv_model_0_0_single_reg_w_init__parameterized1_124 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .pow1_tvalid(pow1_tvalid),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized1_125
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  system_vv_model_0_0_single_reg_w_init__parameterized1_126 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized1_127
   (register0_q_net,
    q,
    clk);
  output register0_q_net;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register0_q_net;

  system_vv_model_0_0_single_reg_w_init__parameterized1_128 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .q(q),
        .register0_q_net(register0_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized1_33
   (register2_q_net,
    register1_q_net,
    clk);
  output register2_q_net;
  input register1_q_net;
  input clk;

  wire clk;
  wire register1_q_net;
  wire register2_q_net;

  system_vv_model_0_0_single_reg_w_init__parameterized1_34 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .register1_q_net(register1_q_net),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized1_35
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  system_vv_model_0_0_single_reg_w_init__parameterized1_36 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized1_37
   (register0_q_net,
    d,
    clk);
  output register0_q_net;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire register0_q_net;

  system_vv_model_0_0_single_reg_w_init__parameterized1_38 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .d(d),
        .register0_q_net(register0_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized1_59
   (q,
    register3_q_net,
    clk);
  output [0:0]q;
  input register3_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register3_q_net;

  system_vv_model_0_0_single_reg_w_init__parameterized1_60 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .q(q),
        .register3_q_net(register3_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized1_61
   (register3_q_net,
    register2_q_net,
    clk);
  output register3_q_net;
  input register2_q_net;
  input clk;

  wire clk;
  wire register2_q_net;
  wire register3_q_net;

  system_vv_model_0_0_single_reg_w_init__parameterized1_62 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .register2_q_net(register2_q_net),
        .register3_q_net(register3_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized1_63
   (register2_q_net,
    register1_q_net,
    clk);
  output register2_q_net;
  input register1_q_net;
  input clk;

  wire clk;
  wire register1_q_net;
  wire register2_q_net;

  system_vv_model_0_0_single_reg_w_init__parameterized1_64 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .register1_q_net(register1_q_net),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized1_65
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  system_vv_model_0_0_single_reg_w_init__parameterized1_66 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized1_67
   (register0_q_net,
    d,
    clk);
  output register0_q_net;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire register0_q_net;

  system_vv_model_0_0_single_reg_w_init__parameterized1_68 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .d(d),
        .register0_q_net(register0_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized2
   (\fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;

  system_vv_model_0_0_single_reg_w_init__parameterized2 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp_0 (\fd_prim_array[31].rst_comp.fdre_comp ),
        .i(i));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized2_105
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_0_0_single_reg_w_init__parameterized2_106 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized2_107
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_0_0_single_reg_w_init__parameterized2_108 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized2_109
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_0_0_single_reg_w_init__parameterized2_110 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized2_114
   (\fd_prim_array[31].rst_comp.fdre_comp ,
    o,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]o;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]o;

  system_vv_model_0_0_single_reg_w_init__parameterized2_115 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp_0 (\fd_prim_array[31].rst_comp.fdre_comp ),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized2_116
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_0_0_single_reg_w_init__parameterized2_117 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized2_118
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_0_0_single_reg_w_init__parameterized2_119 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized2_41
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_0_0_single_reg_w_init__parameterized2_42 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized2_43
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_0_0_single_reg_w_init__parameterized2_44 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized2_48
   (\fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;

  system_vv_model_0_0_single_reg_w_init__parameterized2_49 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp_0 (\fd_prim_array[31].rst_comp.fdre_comp ),
        .i(i));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized2_50
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_0_0_single_reg_w_init__parameterized2_51 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized2_52
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_0_0_single_reg_w_init__parameterized2_53 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized3
   (pow1_tdata,
    i,
    clk);
  output [62:0]pow1_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]pow1_tdata;

  system_vv_model_0_0_single_reg_w_init__parameterized3 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .pow1_tdata(pow1_tdata));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized3_100
   (o,
    Q,
    clk);
  output [62:0]o;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]o;

  system_vv_model_0_0_single_reg_w_init__parameterized3_101 \has_latency.fd_array[1].reg_comp_1 
       (.Q(Q),
        .clk(clk),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized3_71
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_0_0_single_reg_w_init__parameterized3_72 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized3_73
   (o,
    Q,
    clk);
  output [62:0]o;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]o;

  system_vv_model_0_0_single_reg_w_init__parameterized3_74 \has_latency.fd_array[1].reg_comp_1 
       (.Q(Q),
        .clk(clk),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized3_78
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;

  system_vv_model_0_0_single_reg_w_init__parameterized3_79 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .corr_tdata(corr_tdata),
        .i(i));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized3_80
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_0_0_single_reg_w_init__parameterized3_81 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized3_82
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_0_0_single_reg_w_init__parameterized3_83 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized3_87
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;

  system_vv_model_0_0_single_reg_w_init__parameterized3_88 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .corr_tdata(corr_tdata),
        .i(i));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized3_89
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_0_0_single_reg_w_init__parameterized3_90 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized3_91
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_0_0_single_reg_w_init__parameterized3_92 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized3_96
   (pow0_tdata,
    i,
    clk);
  output [62:0]pow0_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]pow0_tdata;

  system_vv_model_0_0_single_reg_w_init__parameterized3_97 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .pow0_tdata(pow0_tdata));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_0_0_synth_reg_w_init__parameterized3_98
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_0_0_single_reg_w_init__parameterized3_99 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

module system_vv_model_0_0_sysgen_addsub_44523db23f
   (Q,
    clk,
    \op_mem_65_20_reg[2]_0 ,
    S,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][23]_0 ,
    \op_mem_91_20_reg[0][27]_0 ,
    \op_mem_91_20_reg[0][31]_0 ,
    \op_mem_91_20_reg[0][35]_0 ,
    \op_mem_91_20_reg[0][39]_0 ,
    \op_mem_91_20_reg[0][43]_0 ,
    \op_mem_91_20_reg[0][47]_0 ,
    \op_mem_91_20_reg[0][51]_0 ,
    \op_mem_91_20_reg[0][55]_0 ,
    \op_mem_91_20_reg[0][59]_0 ,
    \op_mem_91_20_reg[0][62]_0 );
  output [62:0]Q;
  input clk;
  input [61:0]\op_mem_65_20_reg[2]_0 ;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][7]_0 ;
  input [3:0]\op_mem_91_20_reg[0][11]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_0 ;
  input [3:0]\op_mem_91_20_reg[0][19]_0 ;
  input [3:0]\op_mem_91_20_reg[0][23]_0 ;
  input [3:0]\op_mem_91_20_reg[0][27]_0 ;
  input [3:0]\op_mem_91_20_reg[0][31]_0 ;
  input [3:0]\op_mem_91_20_reg[0][35]_0 ;
  input [3:0]\op_mem_91_20_reg[0][39]_0 ;
  input [3:0]\op_mem_91_20_reg[0][43]_0 ;
  input [3:0]\op_mem_91_20_reg[0][47]_0 ;
  input [3:0]\op_mem_91_20_reg[0][51]_0 ;
  input [3:0]\op_mem_91_20_reg[0][55]_0 ;
  input [3:0]\op_mem_91_20_reg[0][59]_0 ;
  input [2:0]\op_mem_91_20_reg[0][62]_0 ;

  wire [62:0]Q;
  wire [3:0]S;
  wire clk;
  wire [62:0]internal_s_71_5_addsub;
  wire internal_s_71_5_addsub_carry__0_n_0;
  wire internal_s_71_5_addsub_carry__0_n_1;
  wire internal_s_71_5_addsub_carry__0_n_2;
  wire internal_s_71_5_addsub_carry__0_n_3;
  wire internal_s_71_5_addsub_carry__10_n_0;
  wire internal_s_71_5_addsub_carry__10_n_1;
  wire internal_s_71_5_addsub_carry__10_n_2;
  wire internal_s_71_5_addsub_carry__10_n_3;
  wire internal_s_71_5_addsub_carry__11_n_0;
  wire internal_s_71_5_addsub_carry__11_n_1;
  wire internal_s_71_5_addsub_carry__11_n_2;
  wire internal_s_71_5_addsub_carry__11_n_3;
  wire internal_s_71_5_addsub_carry__12_n_0;
  wire internal_s_71_5_addsub_carry__12_n_1;
  wire internal_s_71_5_addsub_carry__12_n_2;
  wire internal_s_71_5_addsub_carry__12_n_3;
  wire internal_s_71_5_addsub_carry__13_n_0;
  wire internal_s_71_5_addsub_carry__13_n_1;
  wire internal_s_71_5_addsub_carry__13_n_2;
  wire internal_s_71_5_addsub_carry__13_n_3;
  wire internal_s_71_5_addsub_carry__14_n_2;
  wire internal_s_71_5_addsub_carry__14_n_3;
  wire internal_s_71_5_addsub_carry__1_n_0;
  wire internal_s_71_5_addsub_carry__1_n_1;
  wire internal_s_71_5_addsub_carry__1_n_2;
  wire internal_s_71_5_addsub_carry__1_n_3;
  wire internal_s_71_5_addsub_carry__2_n_0;
  wire internal_s_71_5_addsub_carry__2_n_1;
  wire internal_s_71_5_addsub_carry__2_n_2;
  wire internal_s_71_5_addsub_carry__2_n_3;
  wire internal_s_71_5_addsub_carry__3_n_0;
  wire internal_s_71_5_addsub_carry__3_n_1;
  wire internal_s_71_5_addsub_carry__3_n_2;
  wire internal_s_71_5_addsub_carry__3_n_3;
  wire internal_s_71_5_addsub_carry__4_n_0;
  wire internal_s_71_5_addsub_carry__4_n_1;
  wire internal_s_71_5_addsub_carry__4_n_2;
  wire internal_s_71_5_addsub_carry__4_n_3;
  wire internal_s_71_5_addsub_carry__5_n_0;
  wire internal_s_71_5_addsub_carry__5_n_1;
  wire internal_s_71_5_addsub_carry__5_n_2;
  wire internal_s_71_5_addsub_carry__5_n_3;
  wire internal_s_71_5_addsub_carry__6_n_0;
  wire internal_s_71_5_addsub_carry__6_n_1;
  wire internal_s_71_5_addsub_carry__6_n_2;
  wire internal_s_71_5_addsub_carry__6_n_3;
  wire internal_s_71_5_addsub_carry__7_n_0;
  wire internal_s_71_5_addsub_carry__7_n_1;
  wire internal_s_71_5_addsub_carry__7_n_2;
  wire internal_s_71_5_addsub_carry__7_n_3;
  wire internal_s_71_5_addsub_carry__8_n_0;
  wire internal_s_71_5_addsub_carry__8_n_1;
  wire internal_s_71_5_addsub_carry__8_n_2;
  wire internal_s_71_5_addsub_carry__8_n_3;
  wire internal_s_71_5_addsub_carry__9_n_0;
  wire internal_s_71_5_addsub_carry__9_n_1;
  wire internal_s_71_5_addsub_carry__9_n_2;
  wire internal_s_71_5_addsub_carry__9_n_3;
  wire internal_s_71_5_addsub_carry_n_0;
  wire internal_s_71_5_addsub_carry_n_1;
  wire internal_s_71_5_addsub_carry_n_2;
  wire internal_s_71_5_addsub_carry_n_3;
  wire [61:0]\op_mem_65_20_reg[2]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][23]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][27]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][31]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][35]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][39]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][43]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][47]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][51]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][55]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][59]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][62]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:2]NLW_internal_s_71_5_addsub_carry__14_CO_UNCONNECTED;
  wire [3:3]NLW_internal_s_71_5_addsub_carry__14_O_UNCONNECTED;

  CARRY4 internal_s_71_5_addsub_carry
       (.CI(1'b0),
        .CO({internal_s_71_5_addsub_carry_n_0,internal_s_71_5_addsub_carry_n_1,internal_s_71_5_addsub_carry_n_2,internal_s_71_5_addsub_carry_n_3}),
        .CYINIT(1'b1),
        .DI(\op_mem_65_20_reg[2]_0 [3:0]),
        .O(internal_s_71_5_addsub[3:0]),
        .S(S));
  CARRY4 internal_s_71_5_addsub_carry__0
       (.CI(internal_s_71_5_addsub_carry_n_0),
        .CO({internal_s_71_5_addsub_carry__0_n_0,internal_s_71_5_addsub_carry__0_n_1,internal_s_71_5_addsub_carry__0_n_2,internal_s_71_5_addsub_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [7:4]),
        .O(internal_s_71_5_addsub[7:4]),
        .S(\op_mem_91_20_reg[0][7]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__1
       (.CI(internal_s_71_5_addsub_carry__0_n_0),
        .CO({internal_s_71_5_addsub_carry__1_n_0,internal_s_71_5_addsub_carry__1_n_1,internal_s_71_5_addsub_carry__1_n_2,internal_s_71_5_addsub_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [11:8]),
        .O(internal_s_71_5_addsub[11:8]),
        .S(\op_mem_91_20_reg[0][11]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__10
       (.CI(internal_s_71_5_addsub_carry__9_n_0),
        .CO({internal_s_71_5_addsub_carry__10_n_0,internal_s_71_5_addsub_carry__10_n_1,internal_s_71_5_addsub_carry__10_n_2,internal_s_71_5_addsub_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [47:44]),
        .O(internal_s_71_5_addsub[47:44]),
        .S(\op_mem_91_20_reg[0][47]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__11
       (.CI(internal_s_71_5_addsub_carry__10_n_0),
        .CO({internal_s_71_5_addsub_carry__11_n_0,internal_s_71_5_addsub_carry__11_n_1,internal_s_71_5_addsub_carry__11_n_2,internal_s_71_5_addsub_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [51:48]),
        .O(internal_s_71_5_addsub[51:48]),
        .S(\op_mem_91_20_reg[0][51]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__12
       (.CI(internal_s_71_5_addsub_carry__11_n_0),
        .CO({internal_s_71_5_addsub_carry__12_n_0,internal_s_71_5_addsub_carry__12_n_1,internal_s_71_5_addsub_carry__12_n_2,internal_s_71_5_addsub_carry__12_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [55:52]),
        .O(internal_s_71_5_addsub[55:52]),
        .S(\op_mem_91_20_reg[0][55]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__13
       (.CI(internal_s_71_5_addsub_carry__12_n_0),
        .CO({internal_s_71_5_addsub_carry__13_n_0,internal_s_71_5_addsub_carry__13_n_1,internal_s_71_5_addsub_carry__13_n_2,internal_s_71_5_addsub_carry__13_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [59:56]),
        .O(internal_s_71_5_addsub[59:56]),
        .S(\op_mem_91_20_reg[0][59]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__14
       (.CI(internal_s_71_5_addsub_carry__13_n_0),
        .CO({NLW_internal_s_71_5_addsub_carry__14_CO_UNCONNECTED[3:2],internal_s_71_5_addsub_carry__14_n_2,internal_s_71_5_addsub_carry__14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_65_20_reg[2]_0 [61:60]}),
        .O({NLW_internal_s_71_5_addsub_carry__14_O_UNCONNECTED[3],internal_s_71_5_addsub[62:60]}),
        .S({1'b0,\op_mem_91_20_reg[0][62]_0 }));
  CARRY4 internal_s_71_5_addsub_carry__2
       (.CI(internal_s_71_5_addsub_carry__1_n_0),
        .CO({internal_s_71_5_addsub_carry__2_n_0,internal_s_71_5_addsub_carry__2_n_1,internal_s_71_5_addsub_carry__2_n_2,internal_s_71_5_addsub_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [15:12]),
        .O(internal_s_71_5_addsub[15:12]),
        .S(\op_mem_91_20_reg[0][15]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__3
       (.CI(internal_s_71_5_addsub_carry__2_n_0),
        .CO({internal_s_71_5_addsub_carry__3_n_0,internal_s_71_5_addsub_carry__3_n_1,internal_s_71_5_addsub_carry__3_n_2,internal_s_71_5_addsub_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [19:16]),
        .O(internal_s_71_5_addsub[19:16]),
        .S(\op_mem_91_20_reg[0][19]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__4
       (.CI(internal_s_71_5_addsub_carry__3_n_0),
        .CO({internal_s_71_5_addsub_carry__4_n_0,internal_s_71_5_addsub_carry__4_n_1,internal_s_71_5_addsub_carry__4_n_2,internal_s_71_5_addsub_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [23:20]),
        .O(internal_s_71_5_addsub[23:20]),
        .S(\op_mem_91_20_reg[0][23]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__5
       (.CI(internal_s_71_5_addsub_carry__4_n_0),
        .CO({internal_s_71_5_addsub_carry__5_n_0,internal_s_71_5_addsub_carry__5_n_1,internal_s_71_5_addsub_carry__5_n_2,internal_s_71_5_addsub_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [27:24]),
        .O(internal_s_71_5_addsub[27:24]),
        .S(\op_mem_91_20_reg[0][27]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__6
       (.CI(internal_s_71_5_addsub_carry__5_n_0),
        .CO({internal_s_71_5_addsub_carry__6_n_0,internal_s_71_5_addsub_carry__6_n_1,internal_s_71_5_addsub_carry__6_n_2,internal_s_71_5_addsub_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [31:28]),
        .O(internal_s_71_5_addsub[31:28]),
        .S(\op_mem_91_20_reg[0][31]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__7
       (.CI(internal_s_71_5_addsub_carry__6_n_0),
        .CO({internal_s_71_5_addsub_carry__7_n_0,internal_s_71_5_addsub_carry__7_n_1,internal_s_71_5_addsub_carry__7_n_2,internal_s_71_5_addsub_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [35:32]),
        .O(internal_s_71_5_addsub[35:32]),
        .S(\op_mem_91_20_reg[0][35]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__8
       (.CI(internal_s_71_5_addsub_carry__7_n_0),
        .CO({internal_s_71_5_addsub_carry__8_n_0,internal_s_71_5_addsub_carry__8_n_1,internal_s_71_5_addsub_carry__8_n_2,internal_s_71_5_addsub_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [39:36]),
        .O(internal_s_71_5_addsub[39:36]),
        .S(\op_mem_91_20_reg[0][39]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__9
       (.CI(internal_s_71_5_addsub_carry__8_n_0),
        .CO({internal_s_71_5_addsub_carry__9_n_0,internal_s_71_5_addsub_carry__9_n_1,internal_s_71_5_addsub_carry__9_n_2,internal_s_71_5_addsub_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [43:40]),
        .O(internal_s_71_5_addsub[43:40]),
        .S(\op_mem_91_20_reg[0][43]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][32] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][33] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][34] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][35] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][36] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][37] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][38] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][39] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][40] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][41] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][42] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][43] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][44] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][45] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][46] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][47] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][48] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][49] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][50] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][51] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][52] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][53] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][54] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][55] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][56] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][57] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][58] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][59] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][60] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][61] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][62] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module system_vv_model_0_0_sysgen_addsub_bab6502b5a
   (Q,
    \op_mem_65_20_reg[2]__0 ,
    \op_mem_65_20_reg[2]__0_0 ,
    clk);
  output [62:0]Q;
  input [62:0]\op_mem_65_20_reg[2]__0 ;
  input [62:0]\op_mem_65_20_reg[2]__0_0 ;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]internal_s_69_5_addsub;
  wire [62:0]\op_mem_65_20_reg[2]__0 ;
  wire [62:0]\op_mem_65_20_reg[2]__0_0 ;
  wire \op_mem_91_20[0][11]_i_2_n_0 ;
  wire \op_mem_91_20[0][11]_i_3_n_0 ;
  wire \op_mem_91_20[0][11]_i_4_n_0 ;
  wire \op_mem_91_20[0][11]_i_5_n_0 ;
  wire \op_mem_91_20[0][15]_i_2_n_0 ;
  wire \op_mem_91_20[0][15]_i_3_n_0 ;
  wire \op_mem_91_20[0][15]_i_4_n_0 ;
  wire \op_mem_91_20[0][15]_i_5_n_0 ;
  wire \op_mem_91_20[0][19]_i_2_n_0 ;
  wire \op_mem_91_20[0][19]_i_3_n_0 ;
  wire \op_mem_91_20[0][19]_i_4_n_0 ;
  wire \op_mem_91_20[0][19]_i_5_n_0 ;
  wire \op_mem_91_20[0][23]_i_2_n_0 ;
  wire \op_mem_91_20[0][23]_i_3_n_0 ;
  wire \op_mem_91_20[0][23]_i_4_n_0 ;
  wire \op_mem_91_20[0][23]_i_5_n_0 ;
  wire \op_mem_91_20[0][27]_i_2_n_0 ;
  wire \op_mem_91_20[0][27]_i_3_n_0 ;
  wire \op_mem_91_20[0][27]_i_4_n_0 ;
  wire \op_mem_91_20[0][27]_i_5_n_0 ;
  wire \op_mem_91_20[0][31]_i_2_n_0 ;
  wire \op_mem_91_20[0][31]_i_3_n_0 ;
  wire \op_mem_91_20[0][31]_i_4_n_0 ;
  wire \op_mem_91_20[0][31]_i_5_n_0 ;
  wire \op_mem_91_20[0][35]_i_2_n_0 ;
  wire \op_mem_91_20[0][35]_i_3_n_0 ;
  wire \op_mem_91_20[0][35]_i_4_n_0 ;
  wire \op_mem_91_20[0][35]_i_5_n_0 ;
  wire \op_mem_91_20[0][39]_i_2_n_0 ;
  wire \op_mem_91_20[0][39]_i_3_n_0 ;
  wire \op_mem_91_20[0][39]_i_4_n_0 ;
  wire \op_mem_91_20[0][39]_i_5_n_0 ;
  wire \op_mem_91_20[0][3]_i_2_n_0 ;
  wire \op_mem_91_20[0][3]_i_3_n_0 ;
  wire \op_mem_91_20[0][3]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_5_n_0 ;
  wire \op_mem_91_20[0][43]_i_2_n_0 ;
  wire \op_mem_91_20[0][43]_i_3_n_0 ;
  wire \op_mem_91_20[0][43]_i_4_n_0 ;
  wire \op_mem_91_20[0][43]_i_5_n_0 ;
  wire \op_mem_91_20[0][47]_i_2_n_0 ;
  wire \op_mem_91_20[0][47]_i_3_n_0 ;
  wire \op_mem_91_20[0][47]_i_4_n_0 ;
  wire \op_mem_91_20[0][47]_i_5_n_0 ;
  wire \op_mem_91_20[0][51]_i_2_n_0 ;
  wire \op_mem_91_20[0][51]_i_3_n_0 ;
  wire \op_mem_91_20[0][51]_i_4_n_0 ;
  wire \op_mem_91_20[0][51]_i_5_n_0 ;
  wire \op_mem_91_20[0][55]_i_2_n_0 ;
  wire \op_mem_91_20[0][55]_i_3_n_0 ;
  wire \op_mem_91_20[0][55]_i_4_n_0 ;
  wire \op_mem_91_20[0][55]_i_5_n_0 ;
  wire \op_mem_91_20[0][59]_i_2_n_0 ;
  wire \op_mem_91_20[0][59]_i_3_n_0 ;
  wire \op_mem_91_20[0][59]_i_4_n_0 ;
  wire \op_mem_91_20[0][59]_i_5_n_0 ;
  wire \op_mem_91_20[0][62]_i_2_n_0 ;
  wire \op_mem_91_20[0][62]_i_3_n_0 ;
  wire \op_mem_91_20[0][62]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_2_n_0 ;
  wire \op_mem_91_20[0][7]_i_3_n_0 ;
  wire \op_mem_91_20[0][7]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_5_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][15]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][19]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][19]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][19]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][19]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][23]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][23]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][23]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][23]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][27]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][27]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][27]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][27]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][31]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][31]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][31]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][31]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][35]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][35]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][35]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][35]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][39]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][39]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][39]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][39]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][43]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][43]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][43]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][43]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][47]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][47]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][47]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][47]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][51]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][51]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][51]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][51]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][55]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][55]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][55]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][55]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][59]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][59]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][59]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][59]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][62]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][62]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_3 ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][62]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][62]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [11]),
        .I1(\op_mem_65_20_reg[2]__0_0 [11]),
        .O(\op_mem_91_20[0][11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [10]),
        .I1(\op_mem_65_20_reg[2]__0_0 [10]),
        .O(\op_mem_91_20[0][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [9]),
        .I1(\op_mem_65_20_reg[2]__0_0 [9]),
        .O(\op_mem_91_20[0][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [8]),
        .I1(\op_mem_65_20_reg[2]__0_0 [8]),
        .O(\op_mem_91_20[0][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][15]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [15]),
        .I1(\op_mem_65_20_reg[2]__0_0 [15]),
        .O(\op_mem_91_20[0][15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][15]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [14]),
        .I1(\op_mem_65_20_reg[2]__0_0 [14]),
        .O(\op_mem_91_20[0][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][15]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [13]),
        .I1(\op_mem_65_20_reg[2]__0_0 [13]),
        .O(\op_mem_91_20[0][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][15]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [12]),
        .I1(\op_mem_65_20_reg[2]__0_0 [12]),
        .O(\op_mem_91_20[0][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][19]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [19]),
        .I1(\op_mem_65_20_reg[2]__0_0 [19]),
        .O(\op_mem_91_20[0][19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][19]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [18]),
        .I1(\op_mem_65_20_reg[2]__0_0 [18]),
        .O(\op_mem_91_20[0][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][19]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [17]),
        .I1(\op_mem_65_20_reg[2]__0_0 [17]),
        .O(\op_mem_91_20[0][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][19]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [16]),
        .I1(\op_mem_65_20_reg[2]__0_0 [16]),
        .O(\op_mem_91_20[0][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][23]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [23]),
        .I1(\op_mem_65_20_reg[2]__0_0 [23]),
        .O(\op_mem_91_20[0][23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][23]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [22]),
        .I1(\op_mem_65_20_reg[2]__0_0 [22]),
        .O(\op_mem_91_20[0][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][23]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [21]),
        .I1(\op_mem_65_20_reg[2]__0_0 [21]),
        .O(\op_mem_91_20[0][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][23]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [20]),
        .I1(\op_mem_65_20_reg[2]__0_0 [20]),
        .O(\op_mem_91_20[0][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][27]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [27]),
        .I1(\op_mem_65_20_reg[2]__0_0 [27]),
        .O(\op_mem_91_20[0][27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][27]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [26]),
        .I1(\op_mem_65_20_reg[2]__0_0 [26]),
        .O(\op_mem_91_20[0][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][27]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [25]),
        .I1(\op_mem_65_20_reg[2]__0_0 [25]),
        .O(\op_mem_91_20[0][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][27]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [24]),
        .I1(\op_mem_65_20_reg[2]__0_0 [24]),
        .O(\op_mem_91_20[0][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][31]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [31]),
        .I1(\op_mem_65_20_reg[2]__0_0 [31]),
        .O(\op_mem_91_20[0][31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][31]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [30]),
        .I1(\op_mem_65_20_reg[2]__0_0 [30]),
        .O(\op_mem_91_20[0][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][31]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [29]),
        .I1(\op_mem_65_20_reg[2]__0_0 [29]),
        .O(\op_mem_91_20[0][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][31]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [28]),
        .I1(\op_mem_65_20_reg[2]__0_0 [28]),
        .O(\op_mem_91_20[0][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][35]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [35]),
        .I1(\op_mem_65_20_reg[2]__0_0 [35]),
        .O(\op_mem_91_20[0][35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][35]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [34]),
        .I1(\op_mem_65_20_reg[2]__0_0 [34]),
        .O(\op_mem_91_20[0][35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][35]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [33]),
        .I1(\op_mem_65_20_reg[2]__0_0 [33]),
        .O(\op_mem_91_20[0][35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][35]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [32]),
        .I1(\op_mem_65_20_reg[2]__0_0 [32]),
        .O(\op_mem_91_20[0][35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][39]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [39]),
        .I1(\op_mem_65_20_reg[2]__0_0 [39]),
        .O(\op_mem_91_20[0][39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][39]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [38]),
        .I1(\op_mem_65_20_reg[2]__0_0 [38]),
        .O(\op_mem_91_20[0][39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][39]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [37]),
        .I1(\op_mem_65_20_reg[2]__0_0 [37]),
        .O(\op_mem_91_20[0][39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][39]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [36]),
        .I1(\op_mem_65_20_reg[2]__0_0 [36]),
        .O(\op_mem_91_20[0][39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [3]),
        .I1(\op_mem_65_20_reg[2]__0_0 [3]),
        .O(\op_mem_91_20[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [2]),
        .I1(\op_mem_65_20_reg[2]__0_0 [2]),
        .O(\op_mem_91_20[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [1]),
        .I1(\op_mem_65_20_reg[2]__0_0 [1]),
        .O(\op_mem_91_20[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [0]),
        .I1(\op_mem_65_20_reg[2]__0_0 [0]),
        .O(\op_mem_91_20[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][43]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [43]),
        .I1(\op_mem_65_20_reg[2]__0_0 [43]),
        .O(\op_mem_91_20[0][43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][43]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [42]),
        .I1(\op_mem_65_20_reg[2]__0_0 [42]),
        .O(\op_mem_91_20[0][43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][43]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [41]),
        .I1(\op_mem_65_20_reg[2]__0_0 [41]),
        .O(\op_mem_91_20[0][43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][43]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [40]),
        .I1(\op_mem_65_20_reg[2]__0_0 [40]),
        .O(\op_mem_91_20[0][43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][47]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [47]),
        .I1(\op_mem_65_20_reg[2]__0_0 [47]),
        .O(\op_mem_91_20[0][47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][47]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [46]),
        .I1(\op_mem_65_20_reg[2]__0_0 [46]),
        .O(\op_mem_91_20[0][47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][47]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [45]),
        .I1(\op_mem_65_20_reg[2]__0_0 [45]),
        .O(\op_mem_91_20[0][47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][47]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [44]),
        .I1(\op_mem_65_20_reg[2]__0_0 [44]),
        .O(\op_mem_91_20[0][47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][51]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [51]),
        .I1(\op_mem_65_20_reg[2]__0_0 [51]),
        .O(\op_mem_91_20[0][51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][51]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [50]),
        .I1(\op_mem_65_20_reg[2]__0_0 [50]),
        .O(\op_mem_91_20[0][51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][51]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [49]),
        .I1(\op_mem_65_20_reg[2]__0_0 [49]),
        .O(\op_mem_91_20[0][51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][51]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [48]),
        .I1(\op_mem_65_20_reg[2]__0_0 [48]),
        .O(\op_mem_91_20[0][51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][55]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [55]),
        .I1(\op_mem_65_20_reg[2]__0_0 [55]),
        .O(\op_mem_91_20[0][55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][55]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [54]),
        .I1(\op_mem_65_20_reg[2]__0_0 [54]),
        .O(\op_mem_91_20[0][55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][55]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [53]),
        .I1(\op_mem_65_20_reg[2]__0_0 [53]),
        .O(\op_mem_91_20[0][55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][55]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [52]),
        .I1(\op_mem_65_20_reg[2]__0_0 [52]),
        .O(\op_mem_91_20[0][55]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][59]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [59]),
        .I1(\op_mem_65_20_reg[2]__0_0 [59]),
        .O(\op_mem_91_20[0][59]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][59]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [58]),
        .I1(\op_mem_65_20_reg[2]__0_0 [58]),
        .O(\op_mem_91_20[0][59]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][59]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [57]),
        .I1(\op_mem_65_20_reg[2]__0_0 [57]),
        .O(\op_mem_91_20[0][59]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][59]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [56]),
        .I1(\op_mem_65_20_reg[2]__0_0 [56]),
        .O(\op_mem_91_20[0][59]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][62]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [62]),
        .I1(\op_mem_65_20_reg[2]__0_0 [62]),
        .O(\op_mem_91_20[0][62]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][62]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [61]),
        .I1(\op_mem_65_20_reg[2]__0_0 [61]),
        .O(\op_mem_91_20[0][62]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][62]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [60]),
        .I1(\op_mem_65_20_reg[2]__0_0 [60]),
        .O(\op_mem_91_20[0][62]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [7]),
        .I1(\op_mem_65_20_reg[2]__0_0 [7]),
        .O(\op_mem_91_20[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [6]),
        .I1(\op_mem_65_20_reg[2]__0_0 [6]),
        .O(\op_mem_91_20[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [5]),
        .I1(\op_mem_65_20_reg[2]__0_0 [5]),
        .O(\op_mem_91_20[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [4]),
        .I1(\op_mem_65_20_reg[2]__0_0 [4]),
        .O(\op_mem_91_20[0][7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(Q[11]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][11]_i_1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][11]_i_1_n_0 ,\op_mem_91_20_reg[0][11]_i_1_n_1 ,\op_mem_91_20_reg[0][11]_i_1_n_2 ,\op_mem_91_20_reg[0][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [11:8]),
        .O(internal_s_69_5_addsub[11:8]),
        .S({\op_mem_91_20[0][11]_i_2_n_0 ,\op_mem_91_20[0][11]_i_3_n_0 ,\op_mem_91_20[0][11]_i_4_n_0 ,\op_mem_91_20[0][11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(Q[15]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][15]_i_1 
       (.CI(\op_mem_91_20_reg[0][11]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][15]_i_1_n_0 ,\op_mem_91_20_reg[0][15]_i_1_n_1 ,\op_mem_91_20_reg[0][15]_i_1_n_2 ,\op_mem_91_20_reg[0][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [15:12]),
        .O(internal_s_69_5_addsub[15:12]),
        .S({\op_mem_91_20[0][15]_i_2_n_0 ,\op_mem_91_20[0][15]_i_3_n_0 ,\op_mem_91_20[0][15]_i_4_n_0 ,\op_mem_91_20[0][15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(Q[19]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][19]_i_1 
       (.CI(\op_mem_91_20_reg[0][15]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][19]_i_1_n_0 ,\op_mem_91_20_reg[0][19]_i_1_n_1 ,\op_mem_91_20_reg[0][19]_i_1_n_2 ,\op_mem_91_20_reg[0][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [19:16]),
        .O(internal_s_69_5_addsub[19:16]),
        .S({\op_mem_91_20[0][19]_i_2_n_0 ,\op_mem_91_20[0][19]_i_3_n_0 ,\op_mem_91_20[0][19]_i_4_n_0 ,\op_mem_91_20[0][19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[23]),
        .Q(Q[23]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][23]_i_1 
       (.CI(\op_mem_91_20_reg[0][19]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][23]_i_1_n_0 ,\op_mem_91_20_reg[0][23]_i_1_n_1 ,\op_mem_91_20_reg[0][23]_i_1_n_2 ,\op_mem_91_20_reg[0][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [23:20]),
        .O(internal_s_69_5_addsub[23:20]),
        .S({\op_mem_91_20[0][23]_i_2_n_0 ,\op_mem_91_20[0][23]_i_3_n_0 ,\op_mem_91_20[0][23]_i_4_n_0 ,\op_mem_91_20[0][23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[27]),
        .Q(Q[27]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][27]_i_1 
       (.CI(\op_mem_91_20_reg[0][23]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][27]_i_1_n_0 ,\op_mem_91_20_reg[0][27]_i_1_n_1 ,\op_mem_91_20_reg[0][27]_i_1_n_2 ,\op_mem_91_20_reg[0][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [27:24]),
        .O(internal_s_69_5_addsub[27:24]),
        .S({\op_mem_91_20[0][27]_i_2_n_0 ,\op_mem_91_20[0][27]_i_3_n_0 ,\op_mem_91_20[0][27]_i_4_n_0 ,\op_mem_91_20[0][27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[31]),
        .Q(Q[31]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][31]_i_1 
       (.CI(\op_mem_91_20_reg[0][27]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][31]_i_1_n_0 ,\op_mem_91_20_reg[0][31]_i_1_n_1 ,\op_mem_91_20_reg[0][31]_i_1_n_2 ,\op_mem_91_20_reg[0][31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [31:28]),
        .O(internal_s_69_5_addsub[31:28]),
        .S({\op_mem_91_20[0][31]_i_2_n_0 ,\op_mem_91_20[0][31]_i_3_n_0 ,\op_mem_91_20[0][31]_i_4_n_0 ,\op_mem_91_20[0][31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][32] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][33] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][34] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][35] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[35]),
        .Q(Q[35]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][35]_i_1 
       (.CI(\op_mem_91_20_reg[0][31]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][35]_i_1_n_0 ,\op_mem_91_20_reg[0][35]_i_1_n_1 ,\op_mem_91_20_reg[0][35]_i_1_n_2 ,\op_mem_91_20_reg[0][35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [35:32]),
        .O(internal_s_69_5_addsub[35:32]),
        .S({\op_mem_91_20[0][35]_i_2_n_0 ,\op_mem_91_20[0][35]_i_3_n_0 ,\op_mem_91_20[0][35]_i_4_n_0 ,\op_mem_91_20[0][35]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][36] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][37] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][38] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][39] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[39]),
        .Q(Q[39]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][39]_i_1 
       (.CI(\op_mem_91_20_reg[0][35]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][39]_i_1_n_0 ,\op_mem_91_20_reg[0][39]_i_1_n_1 ,\op_mem_91_20_reg[0][39]_i_1_n_2 ,\op_mem_91_20_reg[0][39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [39:36]),
        .O(internal_s_69_5_addsub[39:36]),
        .S({\op_mem_91_20[0][39]_i_2_n_0 ,\op_mem_91_20[0][39]_i_3_n_0 ,\op_mem_91_20[0][39]_i_4_n_0 ,\op_mem_91_20[0][39]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(Q[3]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1_n_0 ,\op_mem_91_20_reg[0][3]_i_1_n_1 ,\op_mem_91_20_reg[0][3]_i_1_n_2 ,\op_mem_91_20_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S({\op_mem_91_20[0][3]_i_2_n_0 ,\op_mem_91_20[0][3]_i_3_n_0 ,\op_mem_91_20[0][3]_i_4_n_0 ,\op_mem_91_20[0][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][40] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][41] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][42] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][43] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[43]),
        .Q(Q[43]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][43]_i_1 
       (.CI(\op_mem_91_20_reg[0][39]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][43]_i_1_n_0 ,\op_mem_91_20_reg[0][43]_i_1_n_1 ,\op_mem_91_20_reg[0][43]_i_1_n_2 ,\op_mem_91_20_reg[0][43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [43:40]),
        .O(internal_s_69_5_addsub[43:40]),
        .S({\op_mem_91_20[0][43]_i_2_n_0 ,\op_mem_91_20[0][43]_i_3_n_0 ,\op_mem_91_20[0][43]_i_4_n_0 ,\op_mem_91_20[0][43]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][44] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][45] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][46] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][47] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[47]),
        .Q(Q[47]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][47]_i_1 
       (.CI(\op_mem_91_20_reg[0][43]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][47]_i_1_n_0 ,\op_mem_91_20_reg[0][47]_i_1_n_1 ,\op_mem_91_20_reg[0][47]_i_1_n_2 ,\op_mem_91_20_reg[0][47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [47:44]),
        .O(internal_s_69_5_addsub[47:44]),
        .S({\op_mem_91_20[0][47]_i_2_n_0 ,\op_mem_91_20[0][47]_i_3_n_0 ,\op_mem_91_20[0][47]_i_4_n_0 ,\op_mem_91_20[0][47]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][48] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][49] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][50] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][51] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[51]),
        .Q(Q[51]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][51]_i_1 
       (.CI(\op_mem_91_20_reg[0][47]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][51]_i_1_n_0 ,\op_mem_91_20_reg[0][51]_i_1_n_1 ,\op_mem_91_20_reg[0][51]_i_1_n_2 ,\op_mem_91_20_reg[0][51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [51:48]),
        .O(internal_s_69_5_addsub[51:48]),
        .S({\op_mem_91_20[0][51]_i_2_n_0 ,\op_mem_91_20[0][51]_i_3_n_0 ,\op_mem_91_20[0][51]_i_4_n_0 ,\op_mem_91_20[0][51]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][52] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][53] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][54] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][55] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[55]),
        .Q(Q[55]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][55]_i_1 
       (.CI(\op_mem_91_20_reg[0][51]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][55]_i_1_n_0 ,\op_mem_91_20_reg[0][55]_i_1_n_1 ,\op_mem_91_20_reg[0][55]_i_1_n_2 ,\op_mem_91_20_reg[0][55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [55:52]),
        .O(internal_s_69_5_addsub[55:52]),
        .S({\op_mem_91_20[0][55]_i_2_n_0 ,\op_mem_91_20[0][55]_i_3_n_0 ,\op_mem_91_20[0][55]_i_4_n_0 ,\op_mem_91_20[0][55]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][56] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][57] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][58] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][59] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[59]),
        .Q(Q[59]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][59]_i_1 
       (.CI(\op_mem_91_20_reg[0][55]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][59]_i_1_n_0 ,\op_mem_91_20_reg[0][59]_i_1_n_1 ,\op_mem_91_20_reg[0][59]_i_1_n_2 ,\op_mem_91_20_reg[0][59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [59:56]),
        .O(internal_s_69_5_addsub[59:56]),
        .S({\op_mem_91_20[0][59]_i_2_n_0 ,\op_mem_91_20[0][59]_i_3_n_0 ,\op_mem_91_20[0][59]_i_4_n_0 ,\op_mem_91_20[0][59]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][60] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][61] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][62] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[62]),
        .Q(Q[62]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][62]_i_1 
       (.CI(\op_mem_91_20_reg[0][59]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][62]_i_1_CO_UNCONNECTED [3:2],\op_mem_91_20_reg[0][62]_i_1_n_2 ,\op_mem_91_20_reg[0][62]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_65_20_reg[2]__0 [61:60]}),
        .O({\NLW_op_mem_91_20_reg[0][62]_i_1_O_UNCONNECTED [3],internal_s_69_5_addsub[62:60]}),
        .S({1'b0,\op_mem_91_20[0][62]_i_2_n_0 ,\op_mem_91_20[0][62]_i_3_n_0 ,\op_mem_91_20[0][62]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(Q[7]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][7]_i_1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1_n_0 ,\op_mem_91_20_reg[0][7]_i_1_n_1 ,\op_mem_91_20_reg[0][7]_i_1_n_2 ,\op_mem_91_20_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S({\op_mem_91_20[0][7]_i_2_n_0 ,\op_mem_91_20[0][7]_i_3_n_0 ,\op_mem_91_20[0][7]_i_4_n_0 ,\op_mem_91_20[0][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module system_vv_model_0_0_sysgen_addsub_d81f5800bd
   (Q,
    P,
    \op_mem_91_20_reg[0][63]_0 ,
    clk);
  output [62:0]Q;
  input [62:0]P;
  input [62:0]\op_mem_91_20_reg[0][63]_0 ;
  input clk;

  wire [62:0]P;
  wire [62:0]Q;
  wire clk;
  wire \op_mem_91_20[0][12]_i_2_n_0 ;
  wire \op_mem_91_20[0][12]_i_3_n_0 ;
  wire \op_mem_91_20[0][12]_i_4_n_0 ;
  wire \op_mem_91_20[0][12]_i_5_n_0 ;
  wire \op_mem_91_20[0][16]_i_2_n_0 ;
  wire \op_mem_91_20[0][16]_i_3_n_0 ;
  wire \op_mem_91_20[0][16]_i_4_n_0 ;
  wire \op_mem_91_20[0][16]_i_5_n_0 ;
  wire \op_mem_91_20[0][20]_i_2_n_0 ;
  wire \op_mem_91_20[0][20]_i_3_n_0 ;
  wire \op_mem_91_20[0][20]_i_4_n_0 ;
  wire \op_mem_91_20[0][20]_i_5_n_0 ;
  wire \op_mem_91_20[0][24]_i_2_n_0 ;
  wire \op_mem_91_20[0][24]_i_3_n_0 ;
  wire \op_mem_91_20[0][24]_i_4_n_0 ;
  wire \op_mem_91_20[0][24]_i_5_n_0 ;
  wire \op_mem_91_20[0][28]_i_2_n_0 ;
  wire \op_mem_91_20[0][28]_i_3_n_0 ;
  wire \op_mem_91_20[0][28]_i_4_n_0 ;
  wire \op_mem_91_20[0][28]_i_5_n_0 ;
  wire \op_mem_91_20[0][32]_i_2_n_0 ;
  wire \op_mem_91_20[0][32]_i_3_n_0 ;
  wire \op_mem_91_20[0][32]_i_4_n_0 ;
  wire \op_mem_91_20[0][32]_i_5_n_0 ;
  wire \op_mem_91_20[0][36]_i_2_n_0 ;
  wire \op_mem_91_20[0][36]_i_3_n_0 ;
  wire \op_mem_91_20[0][36]_i_4_n_0 ;
  wire \op_mem_91_20[0][36]_i_5_n_0 ;
  wire \op_mem_91_20[0][40]_i_2_n_0 ;
  wire \op_mem_91_20[0][40]_i_3_n_0 ;
  wire \op_mem_91_20[0][40]_i_4_n_0 ;
  wire \op_mem_91_20[0][40]_i_5_n_0 ;
  wire \op_mem_91_20[0][44]_i_2_n_0 ;
  wire \op_mem_91_20[0][44]_i_3_n_0 ;
  wire \op_mem_91_20[0][44]_i_4_n_0 ;
  wire \op_mem_91_20[0][44]_i_5_n_0 ;
  wire \op_mem_91_20[0][48]_i_2_n_0 ;
  wire \op_mem_91_20[0][48]_i_3_n_0 ;
  wire \op_mem_91_20[0][48]_i_4_n_0 ;
  wire \op_mem_91_20[0][48]_i_5_n_0 ;
  wire \op_mem_91_20[0][4]_i_2_n_0 ;
  wire \op_mem_91_20[0][4]_i_3_n_0 ;
  wire \op_mem_91_20[0][4]_i_4_n_0 ;
  wire \op_mem_91_20[0][4]_i_5_n_0 ;
  wire \op_mem_91_20[0][52]_i_2_n_0 ;
  wire \op_mem_91_20[0][52]_i_3_n_0 ;
  wire \op_mem_91_20[0][52]_i_4_n_0 ;
  wire \op_mem_91_20[0][52]_i_5_n_0 ;
  wire \op_mem_91_20[0][56]_i_2_n_0 ;
  wire \op_mem_91_20[0][56]_i_3_n_0 ;
  wire \op_mem_91_20[0][56]_i_4_n_0 ;
  wire \op_mem_91_20[0][56]_i_5_n_0 ;
  wire \op_mem_91_20[0][60]_i_2_n_0 ;
  wire \op_mem_91_20[0][60]_i_3_n_0 ;
  wire \op_mem_91_20[0][60]_i_4_n_0 ;
  wire \op_mem_91_20[0][60]_i_5_n_0 ;
  wire \op_mem_91_20[0][63]_i_2_n_0 ;
  wire \op_mem_91_20[0][63]_i_3_n_0 ;
  wire \op_mem_91_20[0][63]_i_4_n_0 ;
  wire \op_mem_91_20[0][8]_i_2_n_0 ;
  wire \op_mem_91_20[0][8]_i_3_n_0 ;
  wire \op_mem_91_20[0][8]_i_4_n_0 ;
  wire \op_mem_91_20[0][8]_i_5_n_0 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_7 ;
  wire [62:0]\op_mem_91_20_reg[0][63]_0 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_7 ;
  wire \op_mem_91_20_reg_n_0_[0][10] ;
  wire \op_mem_91_20_reg_n_0_[0][11] ;
  wire \op_mem_91_20_reg_n_0_[0][12] ;
  wire \op_mem_91_20_reg_n_0_[0][13] ;
  wire \op_mem_91_20_reg_n_0_[0][14] ;
  wire \op_mem_91_20_reg_n_0_[0][15] ;
  wire \op_mem_91_20_reg_n_0_[0][16] ;
  wire \op_mem_91_20_reg_n_0_[0][17] ;
  wire \op_mem_91_20_reg_n_0_[0][18] ;
  wire \op_mem_91_20_reg_n_0_[0][19] ;
  wire \op_mem_91_20_reg_n_0_[0][1] ;
  wire \op_mem_91_20_reg_n_0_[0][20] ;
  wire \op_mem_91_20_reg_n_0_[0][21] ;
  wire \op_mem_91_20_reg_n_0_[0][22] ;
  wire \op_mem_91_20_reg_n_0_[0][23] ;
  wire \op_mem_91_20_reg_n_0_[0][24] ;
  wire \op_mem_91_20_reg_n_0_[0][25] ;
  wire \op_mem_91_20_reg_n_0_[0][26] ;
  wire \op_mem_91_20_reg_n_0_[0][27] ;
  wire \op_mem_91_20_reg_n_0_[0][28] ;
  wire \op_mem_91_20_reg_n_0_[0][29] ;
  wire \op_mem_91_20_reg_n_0_[0][2] ;
  wire \op_mem_91_20_reg_n_0_[0][30] ;
  wire \op_mem_91_20_reg_n_0_[0][31] ;
  wire \op_mem_91_20_reg_n_0_[0][32] ;
  wire \op_mem_91_20_reg_n_0_[0][33] ;
  wire \op_mem_91_20_reg_n_0_[0][34] ;
  wire \op_mem_91_20_reg_n_0_[0][35] ;
  wire \op_mem_91_20_reg_n_0_[0][36] ;
  wire \op_mem_91_20_reg_n_0_[0][37] ;
  wire \op_mem_91_20_reg_n_0_[0][38] ;
  wire \op_mem_91_20_reg_n_0_[0][39] ;
  wire \op_mem_91_20_reg_n_0_[0][3] ;
  wire \op_mem_91_20_reg_n_0_[0][40] ;
  wire \op_mem_91_20_reg_n_0_[0][41] ;
  wire \op_mem_91_20_reg_n_0_[0][42] ;
  wire \op_mem_91_20_reg_n_0_[0][43] ;
  wire \op_mem_91_20_reg_n_0_[0][44] ;
  wire \op_mem_91_20_reg_n_0_[0][45] ;
  wire \op_mem_91_20_reg_n_0_[0][46] ;
  wire \op_mem_91_20_reg_n_0_[0][47] ;
  wire \op_mem_91_20_reg_n_0_[0][48] ;
  wire \op_mem_91_20_reg_n_0_[0][49] ;
  wire \op_mem_91_20_reg_n_0_[0][4] ;
  wire \op_mem_91_20_reg_n_0_[0][50] ;
  wire \op_mem_91_20_reg_n_0_[0][51] ;
  wire \op_mem_91_20_reg_n_0_[0][52] ;
  wire \op_mem_91_20_reg_n_0_[0][53] ;
  wire \op_mem_91_20_reg_n_0_[0][54] ;
  wire \op_mem_91_20_reg_n_0_[0][55] ;
  wire \op_mem_91_20_reg_n_0_[0][56] ;
  wire \op_mem_91_20_reg_n_0_[0][57] ;
  wire \op_mem_91_20_reg_n_0_[0][58] ;
  wire \op_mem_91_20_reg_n_0_[0][59] ;
  wire \op_mem_91_20_reg_n_0_[0][5] ;
  wire \op_mem_91_20_reg_n_0_[0][60] ;
  wire \op_mem_91_20_reg_n_0_[0][61] ;
  wire \op_mem_91_20_reg_n_0_[0][62] ;
  wire \op_mem_91_20_reg_n_0_[0][63] ;
  wire \op_mem_91_20_reg_n_0_[0][6] ;
  wire \op_mem_91_20_reg_n_0_[0][7] ;
  wire \op_mem_91_20_reg_n_0_[0][8] ;
  wire \op_mem_91_20_reg_n_0_[0][9] ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][63]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_2 
       (.I0(P[11]),
        .I1(\op_mem_91_20_reg[0][63]_0 [11]),
        .O(\op_mem_91_20[0][12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_3 
       (.I0(P[10]),
        .I1(\op_mem_91_20_reg[0][63]_0 [10]),
        .O(\op_mem_91_20[0][12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_4 
       (.I0(P[9]),
        .I1(\op_mem_91_20_reg[0][63]_0 [9]),
        .O(\op_mem_91_20[0][12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_5 
       (.I0(P[8]),
        .I1(\op_mem_91_20_reg[0][63]_0 [8]),
        .O(\op_mem_91_20[0][12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_2 
       (.I0(P[15]),
        .I1(\op_mem_91_20_reg[0][63]_0 [15]),
        .O(\op_mem_91_20[0][16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_3 
       (.I0(P[14]),
        .I1(\op_mem_91_20_reg[0][63]_0 [14]),
        .O(\op_mem_91_20[0][16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_4 
       (.I0(P[13]),
        .I1(\op_mem_91_20_reg[0][63]_0 [13]),
        .O(\op_mem_91_20[0][16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_5 
       (.I0(P[12]),
        .I1(\op_mem_91_20_reg[0][63]_0 [12]),
        .O(\op_mem_91_20[0][16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_2 
       (.I0(P[19]),
        .I1(\op_mem_91_20_reg[0][63]_0 [19]),
        .O(\op_mem_91_20[0][20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_3 
       (.I0(P[18]),
        .I1(\op_mem_91_20_reg[0][63]_0 [18]),
        .O(\op_mem_91_20[0][20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_4 
       (.I0(P[17]),
        .I1(\op_mem_91_20_reg[0][63]_0 [17]),
        .O(\op_mem_91_20[0][20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_5 
       (.I0(P[16]),
        .I1(\op_mem_91_20_reg[0][63]_0 [16]),
        .O(\op_mem_91_20[0][20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_2 
       (.I0(P[23]),
        .I1(\op_mem_91_20_reg[0][63]_0 [23]),
        .O(\op_mem_91_20[0][24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_3 
       (.I0(P[22]),
        .I1(\op_mem_91_20_reg[0][63]_0 [22]),
        .O(\op_mem_91_20[0][24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_4 
       (.I0(P[21]),
        .I1(\op_mem_91_20_reg[0][63]_0 [21]),
        .O(\op_mem_91_20[0][24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_5 
       (.I0(P[20]),
        .I1(\op_mem_91_20_reg[0][63]_0 [20]),
        .O(\op_mem_91_20[0][24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_2 
       (.I0(P[27]),
        .I1(\op_mem_91_20_reg[0][63]_0 [27]),
        .O(\op_mem_91_20[0][28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_3 
       (.I0(P[26]),
        .I1(\op_mem_91_20_reg[0][63]_0 [26]),
        .O(\op_mem_91_20[0][28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_4 
       (.I0(P[25]),
        .I1(\op_mem_91_20_reg[0][63]_0 [25]),
        .O(\op_mem_91_20[0][28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_5 
       (.I0(P[24]),
        .I1(\op_mem_91_20_reg[0][63]_0 [24]),
        .O(\op_mem_91_20[0][28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_2 
       (.I0(P[31]),
        .I1(\op_mem_91_20_reg[0][63]_0 [31]),
        .O(\op_mem_91_20[0][32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_3 
       (.I0(P[30]),
        .I1(\op_mem_91_20_reg[0][63]_0 [30]),
        .O(\op_mem_91_20[0][32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_4 
       (.I0(P[29]),
        .I1(\op_mem_91_20_reg[0][63]_0 [29]),
        .O(\op_mem_91_20[0][32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_5 
       (.I0(P[28]),
        .I1(\op_mem_91_20_reg[0][63]_0 [28]),
        .O(\op_mem_91_20[0][32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_2 
       (.I0(P[35]),
        .I1(\op_mem_91_20_reg[0][63]_0 [35]),
        .O(\op_mem_91_20[0][36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_3 
       (.I0(P[34]),
        .I1(\op_mem_91_20_reg[0][63]_0 [34]),
        .O(\op_mem_91_20[0][36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_4 
       (.I0(P[33]),
        .I1(\op_mem_91_20_reg[0][63]_0 [33]),
        .O(\op_mem_91_20[0][36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_5 
       (.I0(P[32]),
        .I1(\op_mem_91_20_reg[0][63]_0 [32]),
        .O(\op_mem_91_20[0][36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_2 
       (.I0(P[39]),
        .I1(\op_mem_91_20_reg[0][63]_0 [39]),
        .O(\op_mem_91_20[0][40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_3 
       (.I0(P[38]),
        .I1(\op_mem_91_20_reg[0][63]_0 [38]),
        .O(\op_mem_91_20[0][40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_4 
       (.I0(P[37]),
        .I1(\op_mem_91_20_reg[0][63]_0 [37]),
        .O(\op_mem_91_20[0][40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_5 
       (.I0(P[36]),
        .I1(\op_mem_91_20_reg[0][63]_0 [36]),
        .O(\op_mem_91_20[0][40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_2 
       (.I0(P[43]),
        .I1(\op_mem_91_20_reg[0][63]_0 [43]),
        .O(\op_mem_91_20[0][44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_3 
       (.I0(P[42]),
        .I1(\op_mem_91_20_reg[0][63]_0 [42]),
        .O(\op_mem_91_20[0][44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_4 
       (.I0(P[41]),
        .I1(\op_mem_91_20_reg[0][63]_0 [41]),
        .O(\op_mem_91_20[0][44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_5 
       (.I0(P[40]),
        .I1(\op_mem_91_20_reg[0][63]_0 [40]),
        .O(\op_mem_91_20[0][44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_2 
       (.I0(P[47]),
        .I1(\op_mem_91_20_reg[0][63]_0 [47]),
        .O(\op_mem_91_20[0][48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_3 
       (.I0(P[46]),
        .I1(\op_mem_91_20_reg[0][63]_0 [46]),
        .O(\op_mem_91_20[0][48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_4 
       (.I0(P[45]),
        .I1(\op_mem_91_20_reg[0][63]_0 [45]),
        .O(\op_mem_91_20[0][48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_5 
       (.I0(P[44]),
        .I1(\op_mem_91_20_reg[0][63]_0 [44]),
        .O(\op_mem_91_20[0][48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_2 
       (.I0(P[3]),
        .I1(\op_mem_91_20_reg[0][63]_0 [3]),
        .O(\op_mem_91_20[0][4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_3 
       (.I0(P[2]),
        .I1(\op_mem_91_20_reg[0][63]_0 [2]),
        .O(\op_mem_91_20[0][4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_4 
       (.I0(P[1]),
        .I1(\op_mem_91_20_reg[0][63]_0 [1]),
        .O(\op_mem_91_20[0][4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_5 
       (.I0(P[0]),
        .I1(\op_mem_91_20_reg[0][63]_0 [0]),
        .O(\op_mem_91_20[0][4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_2 
       (.I0(P[51]),
        .I1(\op_mem_91_20_reg[0][63]_0 [51]),
        .O(\op_mem_91_20[0][52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_3 
       (.I0(P[50]),
        .I1(\op_mem_91_20_reg[0][63]_0 [50]),
        .O(\op_mem_91_20[0][52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_4 
       (.I0(P[49]),
        .I1(\op_mem_91_20_reg[0][63]_0 [49]),
        .O(\op_mem_91_20[0][52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_5 
       (.I0(P[48]),
        .I1(\op_mem_91_20_reg[0][63]_0 [48]),
        .O(\op_mem_91_20[0][52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_2 
       (.I0(P[55]),
        .I1(\op_mem_91_20_reg[0][63]_0 [55]),
        .O(\op_mem_91_20[0][56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_3 
       (.I0(P[54]),
        .I1(\op_mem_91_20_reg[0][63]_0 [54]),
        .O(\op_mem_91_20[0][56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_4 
       (.I0(P[53]),
        .I1(\op_mem_91_20_reg[0][63]_0 [53]),
        .O(\op_mem_91_20[0][56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_5 
       (.I0(P[52]),
        .I1(\op_mem_91_20_reg[0][63]_0 [52]),
        .O(\op_mem_91_20[0][56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_2 
       (.I0(P[59]),
        .I1(\op_mem_91_20_reg[0][63]_0 [59]),
        .O(\op_mem_91_20[0][60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_3 
       (.I0(P[58]),
        .I1(\op_mem_91_20_reg[0][63]_0 [58]),
        .O(\op_mem_91_20[0][60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_4 
       (.I0(P[57]),
        .I1(\op_mem_91_20_reg[0][63]_0 [57]),
        .O(\op_mem_91_20[0][60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_5 
       (.I0(P[56]),
        .I1(\op_mem_91_20_reg[0][63]_0 [56]),
        .O(\op_mem_91_20[0][60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][63]_i_2 
       (.I0(P[62]),
        .I1(\op_mem_91_20_reg[0][63]_0 [62]),
        .O(\op_mem_91_20[0][63]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][63]_i_3 
       (.I0(P[61]),
        .I1(\op_mem_91_20_reg[0][63]_0 [61]),
        .O(\op_mem_91_20[0][63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][63]_i_4 
       (.I0(P[60]),
        .I1(\op_mem_91_20_reg[0][63]_0 [60]),
        .O(\op_mem_91_20[0][63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_2 
       (.I0(P[7]),
        .I1(\op_mem_91_20_reg[0][63]_0 [7]),
        .O(\op_mem_91_20[0][8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_3 
       (.I0(P[6]),
        .I1(\op_mem_91_20_reg[0][63]_0 [6]),
        .O(\op_mem_91_20[0][8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_4 
       (.I0(P[5]),
        .I1(\op_mem_91_20_reg[0][63]_0 [5]),
        .O(\op_mem_91_20[0][8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_5 
       (.I0(P[4]),
        .I1(\op_mem_91_20_reg[0][63]_0 [4]),
        .O(\op_mem_91_20[0][8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][12]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][12]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][12]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][12] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][12]_i_1 
       (.CI(\op_mem_91_20_reg[0][8]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][12]_i_1_n_0 ,\op_mem_91_20_reg[0][12]_i_1_n_1 ,\op_mem_91_20_reg[0][12]_i_1_n_2 ,\op_mem_91_20_reg[0][12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[11:8]),
        .O({\op_mem_91_20_reg[0][12]_i_1_n_4 ,\op_mem_91_20_reg[0][12]_i_1_n_5 ,\op_mem_91_20_reg[0][12]_i_1_n_6 ,\op_mem_91_20_reg[0][12]_i_1_n_7 }),
        .S({\op_mem_91_20[0][12]_i_2_n_0 ,\op_mem_91_20[0][12]_i_3_n_0 ,\op_mem_91_20[0][12]_i_4_n_0 ,\op_mem_91_20[0][12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][16] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][16]_i_1 
       (.CI(\op_mem_91_20_reg[0][12]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][16]_i_1_n_0 ,\op_mem_91_20_reg[0][16]_i_1_n_1 ,\op_mem_91_20_reg[0][16]_i_1_n_2 ,\op_mem_91_20_reg[0][16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[15:12]),
        .O({\op_mem_91_20_reg[0][16]_i_1_n_4 ,\op_mem_91_20_reg[0][16]_i_1_n_5 ,\op_mem_91_20_reg[0][16]_i_1_n_6 ,\op_mem_91_20_reg[0][16]_i_1_n_7 }),
        .S({\op_mem_91_20[0][16]_i_2_n_0 ,\op_mem_91_20[0][16]_i_3_n_0 ,\op_mem_91_20[0][16]_i_4_n_0 ,\op_mem_91_20[0][16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][4]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][20] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][20]_i_1 
       (.CI(\op_mem_91_20_reg[0][16]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][20]_i_1_n_0 ,\op_mem_91_20_reg[0][20]_i_1_n_1 ,\op_mem_91_20_reg[0][20]_i_1_n_2 ,\op_mem_91_20_reg[0][20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[19:16]),
        .O({\op_mem_91_20_reg[0][20]_i_1_n_4 ,\op_mem_91_20_reg[0][20]_i_1_n_5 ,\op_mem_91_20_reg[0][20]_i_1_n_6 ,\op_mem_91_20_reg[0][20]_i_1_n_7 }),
        .S({\op_mem_91_20[0][20]_i_2_n_0 ,\op_mem_91_20[0][20]_i_3_n_0 ,\op_mem_91_20[0][20]_i_4_n_0 ,\op_mem_91_20[0][20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][24]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][24]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][24]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][24]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][24] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][24]_i_1 
       (.CI(\op_mem_91_20_reg[0][20]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][24]_i_1_n_0 ,\op_mem_91_20_reg[0][24]_i_1_n_1 ,\op_mem_91_20_reg[0][24]_i_1_n_2 ,\op_mem_91_20_reg[0][24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[23:20]),
        .O({\op_mem_91_20_reg[0][24]_i_1_n_4 ,\op_mem_91_20_reg[0][24]_i_1_n_5 ,\op_mem_91_20_reg[0][24]_i_1_n_6 ,\op_mem_91_20_reg[0][24]_i_1_n_7 }),
        .S({\op_mem_91_20[0][24]_i_2_n_0 ,\op_mem_91_20[0][24]_i_3_n_0 ,\op_mem_91_20[0][24]_i_4_n_0 ,\op_mem_91_20[0][24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][28]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][28]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][28]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][28]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][28] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][28]_i_1 
       (.CI(\op_mem_91_20_reg[0][24]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][28]_i_1_n_0 ,\op_mem_91_20_reg[0][28]_i_1_n_1 ,\op_mem_91_20_reg[0][28]_i_1_n_2 ,\op_mem_91_20_reg[0][28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[27:24]),
        .O({\op_mem_91_20_reg[0][28]_i_1_n_4 ,\op_mem_91_20_reg[0][28]_i_1_n_5 ,\op_mem_91_20_reg[0][28]_i_1_n_6 ,\op_mem_91_20_reg[0][28]_i_1_n_7 }),
        .S({\op_mem_91_20[0][28]_i_2_n_0 ,\op_mem_91_20[0][28]_i_3_n_0 ,\op_mem_91_20[0][28]_i_4_n_0 ,\op_mem_91_20[0][28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][32]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][4]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][32]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][32]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][32] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][32]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][32] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][32]_i_1 
       (.CI(\op_mem_91_20_reg[0][28]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][32]_i_1_n_0 ,\op_mem_91_20_reg[0][32]_i_1_n_1 ,\op_mem_91_20_reg[0][32]_i_1_n_2 ,\op_mem_91_20_reg[0][32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[31:28]),
        .O({\op_mem_91_20_reg[0][32]_i_1_n_4 ,\op_mem_91_20_reg[0][32]_i_1_n_5 ,\op_mem_91_20_reg[0][32]_i_1_n_6 ,\op_mem_91_20_reg[0][32]_i_1_n_7 }),
        .S({\op_mem_91_20[0][32]_i_2_n_0 ,\op_mem_91_20[0][32]_i_3_n_0 ,\op_mem_91_20[0][32]_i_4_n_0 ,\op_mem_91_20[0][32]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][33] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][36]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][34] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][36]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][35] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][36]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][36] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][36]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][36] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][36]_i_1 
       (.CI(\op_mem_91_20_reg[0][32]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][36]_i_1_n_0 ,\op_mem_91_20_reg[0][36]_i_1_n_1 ,\op_mem_91_20_reg[0][36]_i_1_n_2 ,\op_mem_91_20_reg[0][36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[35:32]),
        .O({\op_mem_91_20_reg[0][36]_i_1_n_4 ,\op_mem_91_20_reg[0][36]_i_1_n_5 ,\op_mem_91_20_reg[0][36]_i_1_n_6 ,\op_mem_91_20_reg[0][36]_i_1_n_7 }),
        .S({\op_mem_91_20[0][36]_i_2_n_0 ,\op_mem_91_20[0][36]_i_3_n_0 ,\op_mem_91_20[0][36]_i_4_n_0 ,\op_mem_91_20[0][36]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][37] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][40]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][38] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][40]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][39] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][40]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][4]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][40] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][40]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][40] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][40]_i_1 
       (.CI(\op_mem_91_20_reg[0][36]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][40]_i_1_n_0 ,\op_mem_91_20_reg[0][40]_i_1_n_1 ,\op_mem_91_20_reg[0][40]_i_1_n_2 ,\op_mem_91_20_reg[0][40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[39:36]),
        .O({\op_mem_91_20_reg[0][40]_i_1_n_4 ,\op_mem_91_20_reg[0][40]_i_1_n_5 ,\op_mem_91_20_reg[0][40]_i_1_n_6 ,\op_mem_91_20_reg[0][40]_i_1_n_7 }),
        .S({\op_mem_91_20[0][40]_i_2_n_0 ,\op_mem_91_20[0][40]_i_3_n_0 ,\op_mem_91_20[0][40]_i_4_n_0 ,\op_mem_91_20[0][40]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][41] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][44]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][42] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][44]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][43] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][44]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][44] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][44]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][44] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][44]_i_1 
       (.CI(\op_mem_91_20_reg[0][40]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][44]_i_1_n_0 ,\op_mem_91_20_reg[0][44]_i_1_n_1 ,\op_mem_91_20_reg[0][44]_i_1_n_2 ,\op_mem_91_20_reg[0][44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[43:40]),
        .O({\op_mem_91_20_reg[0][44]_i_1_n_4 ,\op_mem_91_20_reg[0][44]_i_1_n_5 ,\op_mem_91_20_reg[0][44]_i_1_n_6 ,\op_mem_91_20_reg[0][44]_i_1_n_7 }),
        .S({\op_mem_91_20[0][44]_i_2_n_0 ,\op_mem_91_20[0][44]_i_3_n_0 ,\op_mem_91_20[0][44]_i_4_n_0 ,\op_mem_91_20[0][44]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][45] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][48]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][46] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][48]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][47] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][48]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][48] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][48]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][48] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][48]_i_1 
       (.CI(\op_mem_91_20_reg[0][44]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][48]_i_1_n_0 ,\op_mem_91_20_reg[0][48]_i_1_n_1 ,\op_mem_91_20_reg[0][48]_i_1_n_2 ,\op_mem_91_20_reg[0][48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[47:44]),
        .O({\op_mem_91_20_reg[0][48]_i_1_n_4 ,\op_mem_91_20_reg[0][48]_i_1_n_5 ,\op_mem_91_20_reg[0][48]_i_1_n_6 ,\op_mem_91_20_reg[0][48]_i_1_n_7 }),
        .S({\op_mem_91_20[0][48]_i_2_n_0 ,\op_mem_91_20[0][48]_i_3_n_0 ,\op_mem_91_20[0][48]_i_4_n_0 ,\op_mem_91_20[0][48]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][49] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][52]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][4]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][4] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][4]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][4]_i_1_n_0 ,\op_mem_91_20_reg[0][4]_i_1_n_1 ,\op_mem_91_20_reg[0][4]_i_1_n_2 ,\op_mem_91_20_reg[0][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[3:0]),
        .O({\op_mem_91_20_reg[0][4]_i_1_n_4 ,\op_mem_91_20_reg[0][4]_i_1_n_5 ,\op_mem_91_20_reg[0][4]_i_1_n_6 ,\op_mem_91_20_reg[0][4]_i_1_n_7 }),
        .S({\op_mem_91_20[0][4]_i_2_n_0 ,\op_mem_91_20[0][4]_i_3_n_0 ,\op_mem_91_20[0][4]_i_4_n_0 ,\op_mem_91_20[0][4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][50] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][52]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][51] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][52]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][52] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][52]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][52] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][52]_i_1 
       (.CI(\op_mem_91_20_reg[0][48]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][52]_i_1_n_0 ,\op_mem_91_20_reg[0][52]_i_1_n_1 ,\op_mem_91_20_reg[0][52]_i_1_n_2 ,\op_mem_91_20_reg[0][52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[51:48]),
        .O({\op_mem_91_20_reg[0][52]_i_1_n_4 ,\op_mem_91_20_reg[0][52]_i_1_n_5 ,\op_mem_91_20_reg[0][52]_i_1_n_6 ,\op_mem_91_20_reg[0][52]_i_1_n_7 }),
        .S({\op_mem_91_20[0][52]_i_2_n_0 ,\op_mem_91_20[0][52]_i_3_n_0 ,\op_mem_91_20[0][52]_i_4_n_0 ,\op_mem_91_20[0][52]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][53] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][56]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][54] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][56]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][55] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][56]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][56] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][56]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][56] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][56]_i_1 
       (.CI(\op_mem_91_20_reg[0][52]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][56]_i_1_n_0 ,\op_mem_91_20_reg[0][56]_i_1_n_1 ,\op_mem_91_20_reg[0][56]_i_1_n_2 ,\op_mem_91_20_reg[0][56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[55:52]),
        .O({\op_mem_91_20_reg[0][56]_i_1_n_4 ,\op_mem_91_20_reg[0][56]_i_1_n_5 ,\op_mem_91_20_reg[0][56]_i_1_n_6 ,\op_mem_91_20_reg[0][56]_i_1_n_7 }),
        .S({\op_mem_91_20[0][56]_i_2_n_0 ,\op_mem_91_20[0][56]_i_3_n_0 ,\op_mem_91_20[0][56]_i_4_n_0 ,\op_mem_91_20[0][56]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][57] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][60]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][58] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][60]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][59] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][60]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][8]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][60] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][60]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][60] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][60]_i_1 
       (.CI(\op_mem_91_20_reg[0][56]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][60]_i_1_n_0 ,\op_mem_91_20_reg[0][60]_i_1_n_1 ,\op_mem_91_20_reg[0][60]_i_1_n_2 ,\op_mem_91_20_reg[0][60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[59:56]),
        .O({\op_mem_91_20_reg[0][60]_i_1_n_4 ,\op_mem_91_20_reg[0][60]_i_1_n_5 ,\op_mem_91_20_reg[0][60]_i_1_n_6 ,\op_mem_91_20_reg[0][60]_i_1_n_7 }),
        .S({\op_mem_91_20[0][60]_i_2_n_0 ,\op_mem_91_20[0][60]_i_3_n_0 ,\op_mem_91_20[0][60]_i_4_n_0 ,\op_mem_91_20[0][60]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][61] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][63]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][62] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][63]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][63] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][63]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][63] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][63]_i_1 
       (.CI(\op_mem_91_20_reg[0][60]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][63]_i_1_CO_UNCONNECTED [3:2],\op_mem_91_20_reg[0][63]_i_1_n_2 ,\op_mem_91_20_reg[0][63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[61:60]}),
        .O({\NLW_op_mem_91_20_reg[0][63]_i_1_O_UNCONNECTED [3],\op_mem_91_20_reg[0][63]_i_1_n_5 ,\op_mem_91_20_reg[0][63]_i_1_n_6 ,\op_mem_91_20_reg[0][63]_i_1_n_7 }),
        .S({1'b0,\op_mem_91_20[0][63]_i_2_n_0 ,\op_mem_91_20[0][63]_i_3_n_0 ,\op_mem_91_20[0][63]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][8]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][8]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][8]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][8] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][8]_i_1 
       (.CI(\op_mem_91_20_reg[0][4]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][8]_i_1_n_0 ,\op_mem_91_20_reg[0][8]_i_1_n_1 ,\op_mem_91_20_reg[0][8]_i_1_n_2 ,\op_mem_91_20_reg[0][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[7:4]),
        .O({\op_mem_91_20_reg[0][8]_i_1_n_4 ,\op_mem_91_20_reg[0][8]_i_1_n_5 ,\op_mem_91_20_reg[0][8]_i_1_n_6 ,\op_mem_91_20_reg[0][8]_i_1_n_7 }),
        .S({\op_mem_91_20[0][8]_i_2_n_0 ,\op_mem_91_20[0][8]_i_3_n_0 ,\op_mem_91_20[0][8]_i_4_n_0 ,\op_mem_91_20[0][8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][12]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][10] ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][11] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][12] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][13] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][14] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][15] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][16] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][17] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][18] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][19] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][1] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][20] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][21] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][22] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][23] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][24] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][25] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][26] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][27] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][28] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][29] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][2] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][30] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][31] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][32] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][32] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][33] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][33] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][34] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][34] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][35] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][35] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][36] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][36] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][37] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][37] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][38] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][38] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][39] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][39] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][3] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][40] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][40] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][41] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][41] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][42] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][42] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][43] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][43] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][44] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][44] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][45] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][45] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][46] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][46] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][47] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][47] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][48] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][48] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][49] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][49] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][4] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][50] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][50] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][51] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][51] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][52] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][52] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][53] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][53] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][54] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][54] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][55] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][55] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][56] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][56] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][57] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][57] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][58] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][58] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][59] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][59] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][5] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][60] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][60] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][61] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][61] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][62] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][62] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][63] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][63] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][6] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][7] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][8] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][9] ),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_d81f5800bd" *) 
module system_vv_model_0_0_sysgen_addsub_d81f5800bd_23
   (Q,
    P,
    \op_mem_91_20_reg[0][63]_0 ,
    clk);
  output [62:0]Q;
  input [62:0]P;
  input [62:0]\op_mem_91_20_reg[0][63]_0 ;
  input clk;

  wire [62:0]P;
  wire [62:0]Q;
  wire [63:1]cast_internal_s_83_3_convert;
  wire clk;
  wire \op_mem_91_20[0][12]_i_2_n_0 ;
  wire \op_mem_91_20[0][12]_i_3_n_0 ;
  wire \op_mem_91_20[0][12]_i_4_n_0 ;
  wire \op_mem_91_20[0][12]_i_5_n_0 ;
  wire \op_mem_91_20[0][16]_i_2_n_0 ;
  wire \op_mem_91_20[0][16]_i_3_n_0 ;
  wire \op_mem_91_20[0][16]_i_4_n_0 ;
  wire \op_mem_91_20[0][16]_i_5_n_0 ;
  wire \op_mem_91_20[0][20]_i_2_n_0 ;
  wire \op_mem_91_20[0][20]_i_3_n_0 ;
  wire \op_mem_91_20[0][20]_i_4_n_0 ;
  wire \op_mem_91_20[0][20]_i_5_n_0 ;
  wire \op_mem_91_20[0][24]_i_2_n_0 ;
  wire \op_mem_91_20[0][24]_i_3_n_0 ;
  wire \op_mem_91_20[0][24]_i_4_n_0 ;
  wire \op_mem_91_20[0][24]_i_5_n_0 ;
  wire \op_mem_91_20[0][28]_i_2_n_0 ;
  wire \op_mem_91_20[0][28]_i_3_n_0 ;
  wire \op_mem_91_20[0][28]_i_4_n_0 ;
  wire \op_mem_91_20[0][28]_i_5_n_0 ;
  wire \op_mem_91_20[0][32]_i_2_n_0 ;
  wire \op_mem_91_20[0][32]_i_3_n_0 ;
  wire \op_mem_91_20[0][32]_i_4_n_0 ;
  wire \op_mem_91_20[0][32]_i_5_n_0 ;
  wire \op_mem_91_20[0][36]_i_2_n_0 ;
  wire \op_mem_91_20[0][36]_i_3_n_0 ;
  wire \op_mem_91_20[0][36]_i_4_n_0 ;
  wire \op_mem_91_20[0][36]_i_5_n_0 ;
  wire \op_mem_91_20[0][40]_i_2_n_0 ;
  wire \op_mem_91_20[0][40]_i_3_n_0 ;
  wire \op_mem_91_20[0][40]_i_4_n_0 ;
  wire \op_mem_91_20[0][40]_i_5_n_0 ;
  wire \op_mem_91_20[0][44]_i_2_n_0 ;
  wire \op_mem_91_20[0][44]_i_3_n_0 ;
  wire \op_mem_91_20[0][44]_i_4_n_0 ;
  wire \op_mem_91_20[0][44]_i_5_n_0 ;
  wire \op_mem_91_20[0][48]_i_2_n_0 ;
  wire \op_mem_91_20[0][48]_i_3_n_0 ;
  wire \op_mem_91_20[0][48]_i_4_n_0 ;
  wire \op_mem_91_20[0][48]_i_5_n_0 ;
  wire \op_mem_91_20[0][4]_i_2_n_0 ;
  wire \op_mem_91_20[0][4]_i_3_n_0 ;
  wire \op_mem_91_20[0][4]_i_4_n_0 ;
  wire \op_mem_91_20[0][4]_i_5_n_0 ;
  wire \op_mem_91_20[0][52]_i_2_n_0 ;
  wire \op_mem_91_20[0][52]_i_3_n_0 ;
  wire \op_mem_91_20[0][52]_i_4_n_0 ;
  wire \op_mem_91_20[0][52]_i_5_n_0 ;
  wire \op_mem_91_20[0][56]_i_2_n_0 ;
  wire \op_mem_91_20[0][56]_i_3_n_0 ;
  wire \op_mem_91_20[0][56]_i_4_n_0 ;
  wire \op_mem_91_20[0][56]_i_5_n_0 ;
  wire \op_mem_91_20[0][60]_i_2_n_0 ;
  wire \op_mem_91_20[0][60]_i_3_n_0 ;
  wire \op_mem_91_20[0][60]_i_4_n_0 ;
  wire \op_mem_91_20[0][60]_i_5_n_0 ;
  wire \op_mem_91_20[0][63]_i_2_n_0 ;
  wire \op_mem_91_20[0][63]_i_3_n_0 ;
  wire \op_mem_91_20[0][63]_i_4_n_0 ;
  wire \op_mem_91_20[0][8]_i_2_n_0 ;
  wire \op_mem_91_20[0][8]_i_3_n_0 ;
  wire \op_mem_91_20[0][8]_i_4_n_0 ;
  wire \op_mem_91_20[0][8]_i_5_n_0 ;
  wire [63:1]\op_mem_91_20_reg[0] ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_3 ;
  wire [62:0]\op_mem_91_20_reg[0][63]_0 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_3 ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][63]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_2 
       (.I0(P[11]),
        .I1(\op_mem_91_20_reg[0][63]_0 [11]),
        .O(\op_mem_91_20[0][12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_3 
       (.I0(P[10]),
        .I1(\op_mem_91_20_reg[0][63]_0 [10]),
        .O(\op_mem_91_20[0][12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_4 
       (.I0(P[9]),
        .I1(\op_mem_91_20_reg[0][63]_0 [9]),
        .O(\op_mem_91_20[0][12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_5 
       (.I0(P[8]),
        .I1(\op_mem_91_20_reg[0][63]_0 [8]),
        .O(\op_mem_91_20[0][12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_2 
       (.I0(P[15]),
        .I1(\op_mem_91_20_reg[0][63]_0 [15]),
        .O(\op_mem_91_20[0][16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_3 
       (.I0(P[14]),
        .I1(\op_mem_91_20_reg[0][63]_0 [14]),
        .O(\op_mem_91_20[0][16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_4 
       (.I0(P[13]),
        .I1(\op_mem_91_20_reg[0][63]_0 [13]),
        .O(\op_mem_91_20[0][16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_5 
       (.I0(P[12]),
        .I1(\op_mem_91_20_reg[0][63]_0 [12]),
        .O(\op_mem_91_20[0][16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_2 
       (.I0(P[19]),
        .I1(\op_mem_91_20_reg[0][63]_0 [19]),
        .O(\op_mem_91_20[0][20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_3 
       (.I0(P[18]),
        .I1(\op_mem_91_20_reg[0][63]_0 [18]),
        .O(\op_mem_91_20[0][20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_4 
       (.I0(P[17]),
        .I1(\op_mem_91_20_reg[0][63]_0 [17]),
        .O(\op_mem_91_20[0][20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_5 
       (.I0(P[16]),
        .I1(\op_mem_91_20_reg[0][63]_0 [16]),
        .O(\op_mem_91_20[0][20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_2 
       (.I0(P[23]),
        .I1(\op_mem_91_20_reg[0][63]_0 [23]),
        .O(\op_mem_91_20[0][24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_3 
       (.I0(P[22]),
        .I1(\op_mem_91_20_reg[0][63]_0 [22]),
        .O(\op_mem_91_20[0][24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_4 
       (.I0(P[21]),
        .I1(\op_mem_91_20_reg[0][63]_0 [21]),
        .O(\op_mem_91_20[0][24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_5 
       (.I0(P[20]),
        .I1(\op_mem_91_20_reg[0][63]_0 [20]),
        .O(\op_mem_91_20[0][24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_2 
       (.I0(P[27]),
        .I1(\op_mem_91_20_reg[0][63]_0 [27]),
        .O(\op_mem_91_20[0][28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_3 
       (.I0(P[26]),
        .I1(\op_mem_91_20_reg[0][63]_0 [26]),
        .O(\op_mem_91_20[0][28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_4 
       (.I0(P[25]),
        .I1(\op_mem_91_20_reg[0][63]_0 [25]),
        .O(\op_mem_91_20[0][28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_5 
       (.I0(P[24]),
        .I1(\op_mem_91_20_reg[0][63]_0 [24]),
        .O(\op_mem_91_20[0][28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_2 
       (.I0(P[31]),
        .I1(\op_mem_91_20_reg[0][63]_0 [31]),
        .O(\op_mem_91_20[0][32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_3 
       (.I0(P[30]),
        .I1(\op_mem_91_20_reg[0][63]_0 [30]),
        .O(\op_mem_91_20[0][32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_4 
       (.I0(P[29]),
        .I1(\op_mem_91_20_reg[0][63]_0 [29]),
        .O(\op_mem_91_20[0][32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_5 
       (.I0(P[28]),
        .I1(\op_mem_91_20_reg[0][63]_0 [28]),
        .O(\op_mem_91_20[0][32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_2 
       (.I0(P[35]),
        .I1(\op_mem_91_20_reg[0][63]_0 [35]),
        .O(\op_mem_91_20[0][36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_3 
       (.I0(P[34]),
        .I1(\op_mem_91_20_reg[0][63]_0 [34]),
        .O(\op_mem_91_20[0][36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_4 
       (.I0(P[33]),
        .I1(\op_mem_91_20_reg[0][63]_0 [33]),
        .O(\op_mem_91_20[0][36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_5 
       (.I0(P[32]),
        .I1(\op_mem_91_20_reg[0][63]_0 [32]),
        .O(\op_mem_91_20[0][36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_2 
       (.I0(P[39]),
        .I1(\op_mem_91_20_reg[0][63]_0 [39]),
        .O(\op_mem_91_20[0][40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_3 
       (.I0(P[38]),
        .I1(\op_mem_91_20_reg[0][63]_0 [38]),
        .O(\op_mem_91_20[0][40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_4 
       (.I0(P[37]),
        .I1(\op_mem_91_20_reg[0][63]_0 [37]),
        .O(\op_mem_91_20[0][40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_5 
       (.I0(P[36]),
        .I1(\op_mem_91_20_reg[0][63]_0 [36]),
        .O(\op_mem_91_20[0][40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_2 
       (.I0(P[43]),
        .I1(\op_mem_91_20_reg[0][63]_0 [43]),
        .O(\op_mem_91_20[0][44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_3 
       (.I0(P[42]),
        .I1(\op_mem_91_20_reg[0][63]_0 [42]),
        .O(\op_mem_91_20[0][44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_4 
       (.I0(P[41]),
        .I1(\op_mem_91_20_reg[0][63]_0 [41]),
        .O(\op_mem_91_20[0][44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_5 
       (.I0(P[40]),
        .I1(\op_mem_91_20_reg[0][63]_0 [40]),
        .O(\op_mem_91_20[0][44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_2 
       (.I0(P[47]),
        .I1(\op_mem_91_20_reg[0][63]_0 [47]),
        .O(\op_mem_91_20[0][48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_3 
       (.I0(P[46]),
        .I1(\op_mem_91_20_reg[0][63]_0 [46]),
        .O(\op_mem_91_20[0][48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_4 
       (.I0(P[45]),
        .I1(\op_mem_91_20_reg[0][63]_0 [45]),
        .O(\op_mem_91_20[0][48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_5 
       (.I0(P[44]),
        .I1(\op_mem_91_20_reg[0][63]_0 [44]),
        .O(\op_mem_91_20[0][48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_2 
       (.I0(P[3]),
        .I1(\op_mem_91_20_reg[0][63]_0 [3]),
        .O(\op_mem_91_20[0][4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_3 
       (.I0(P[2]),
        .I1(\op_mem_91_20_reg[0][63]_0 [2]),
        .O(\op_mem_91_20[0][4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_4 
       (.I0(P[1]),
        .I1(\op_mem_91_20_reg[0][63]_0 [1]),
        .O(\op_mem_91_20[0][4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_5 
       (.I0(P[0]),
        .I1(\op_mem_91_20_reg[0][63]_0 [0]),
        .O(\op_mem_91_20[0][4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_2 
       (.I0(P[51]),
        .I1(\op_mem_91_20_reg[0][63]_0 [51]),
        .O(\op_mem_91_20[0][52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_3 
       (.I0(P[50]),
        .I1(\op_mem_91_20_reg[0][63]_0 [50]),
        .O(\op_mem_91_20[0][52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_4 
       (.I0(P[49]),
        .I1(\op_mem_91_20_reg[0][63]_0 [49]),
        .O(\op_mem_91_20[0][52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_5 
       (.I0(P[48]),
        .I1(\op_mem_91_20_reg[0][63]_0 [48]),
        .O(\op_mem_91_20[0][52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_2 
       (.I0(P[55]),
        .I1(\op_mem_91_20_reg[0][63]_0 [55]),
        .O(\op_mem_91_20[0][56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_3 
       (.I0(P[54]),
        .I1(\op_mem_91_20_reg[0][63]_0 [54]),
        .O(\op_mem_91_20[0][56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_4 
       (.I0(P[53]),
        .I1(\op_mem_91_20_reg[0][63]_0 [53]),
        .O(\op_mem_91_20[0][56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_5 
       (.I0(P[52]),
        .I1(\op_mem_91_20_reg[0][63]_0 [52]),
        .O(\op_mem_91_20[0][56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_2 
       (.I0(P[59]),
        .I1(\op_mem_91_20_reg[0][63]_0 [59]),
        .O(\op_mem_91_20[0][60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_3 
       (.I0(P[58]),
        .I1(\op_mem_91_20_reg[0][63]_0 [58]),
        .O(\op_mem_91_20[0][60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_4 
       (.I0(P[57]),
        .I1(\op_mem_91_20_reg[0][63]_0 [57]),
        .O(\op_mem_91_20[0][60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_5 
       (.I0(P[56]),
        .I1(\op_mem_91_20_reg[0][63]_0 [56]),
        .O(\op_mem_91_20[0][60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][63]_i_2 
       (.I0(P[62]),
        .I1(\op_mem_91_20_reg[0][63]_0 [62]),
        .O(\op_mem_91_20[0][63]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][63]_i_3 
       (.I0(P[61]),
        .I1(\op_mem_91_20_reg[0][63]_0 [61]),
        .O(\op_mem_91_20[0][63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][63]_i_4 
       (.I0(P[60]),
        .I1(\op_mem_91_20_reg[0][63]_0 [60]),
        .O(\op_mem_91_20[0][63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_2 
       (.I0(P[7]),
        .I1(\op_mem_91_20_reg[0][63]_0 [7]),
        .O(\op_mem_91_20[0][8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_3 
       (.I0(P[6]),
        .I1(\op_mem_91_20_reg[0][63]_0 [6]),
        .O(\op_mem_91_20[0][8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_4 
       (.I0(P[5]),
        .I1(\op_mem_91_20_reg[0][63]_0 [5]),
        .O(\op_mem_91_20[0][8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_5 
       (.I0(P[4]),
        .I1(\op_mem_91_20_reg[0][63]_0 [4]),
        .O(\op_mem_91_20[0][8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[10]),
        .Q(\op_mem_91_20_reg[0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[11]),
        .Q(\op_mem_91_20_reg[0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[12]),
        .Q(\op_mem_91_20_reg[0] [12]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][12]_i_1 
       (.CI(\op_mem_91_20_reg[0][8]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][12]_i_1_n_0 ,\op_mem_91_20_reg[0][12]_i_1_n_1 ,\op_mem_91_20_reg[0][12]_i_1_n_2 ,\op_mem_91_20_reg[0][12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[11:8]),
        .O(cast_internal_s_83_3_convert[12:9]),
        .S({\op_mem_91_20[0][12]_i_2_n_0 ,\op_mem_91_20[0][12]_i_3_n_0 ,\op_mem_91_20[0][12]_i_4_n_0 ,\op_mem_91_20[0][12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[13]),
        .Q(\op_mem_91_20_reg[0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[14]),
        .Q(\op_mem_91_20_reg[0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[15]),
        .Q(\op_mem_91_20_reg[0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[16]),
        .Q(\op_mem_91_20_reg[0] [16]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][16]_i_1 
       (.CI(\op_mem_91_20_reg[0][12]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][16]_i_1_n_0 ,\op_mem_91_20_reg[0][16]_i_1_n_1 ,\op_mem_91_20_reg[0][16]_i_1_n_2 ,\op_mem_91_20_reg[0][16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[15:12]),
        .O(cast_internal_s_83_3_convert[16:13]),
        .S({\op_mem_91_20[0][16]_i_2_n_0 ,\op_mem_91_20[0][16]_i_3_n_0 ,\op_mem_91_20[0][16]_i_4_n_0 ,\op_mem_91_20[0][16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[17]),
        .Q(\op_mem_91_20_reg[0] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[18]),
        .Q(\op_mem_91_20_reg[0] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[19]),
        .Q(\op_mem_91_20_reg[0] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[1]),
        .Q(\op_mem_91_20_reg[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[20]),
        .Q(\op_mem_91_20_reg[0] [20]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][20]_i_1 
       (.CI(\op_mem_91_20_reg[0][16]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][20]_i_1_n_0 ,\op_mem_91_20_reg[0][20]_i_1_n_1 ,\op_mem_91_20_reg[0][20]_i_1_n_2 ,\op_mem_91_20_reg[0][20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[19:16]),
        .O(cast_internal_s_83_3_convert[20:17]),
        .S({\op_mem_91_20[0][20]_i_2_n_0 ,\op_mem_91_20[0][20]_i_3_n_0 ,\op_mem_91_20[0][20]_i_4_n_0 ,\op_mem_91_20[0][20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[21]),
        .Q(\op_mem_91_20_reg[0] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[22]),
        .Q(\op_mem_91_20_reg[0] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[23]),
        .Q(\op_mem_91_20_reg[0] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[24]),
        .Q(\op_mem_91_20_reg[0] [24]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][24]_i_1 
       (.CI(\op_mem_91_20_reg[0][20]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][24]_i_1_n_0 ,\op_mem_91_20_reg[0][24]_i_1_n_1 ,\op_mem_91_20_reg[0][24]_i_1_n_2 ,\op_mem_91_20_reg[0][24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[23:20]),
        .O(cast_internal_s_83_3_convert[24:21]),
        .S({\op_mem_91_20[0][24]_i_2_n_0 ,\op_mem_91_20[0][24]_i_3_n_0 ,\op_mem_91_20[0][24]_i_4_n_0 ,\op_mem_91_20[0][24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[25]),
        .Q(\op_mem_91_20_reg[0] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[26]),
        .Q(\op_mem_91_20_reg[0] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[27]),
        .Q(\op_mem_91_20_reg[0] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[28]),
        .Q(\op_mem_91_20_reg[0] [28]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][28]_i_1 
       (.CI(\op_mem_91_20_reg[0][24]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][28]_i_1_n_0 ,\op_mem_91_20_reg[0][28]_i_1_n_1 ,\op_mem_91_20_reg[0][28]_i_1_n_2 ,\op_mem_91_20_reg[0][28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[27:24]),
        .O(cast_internal_s_83_3_convert[28:25]),
        .S({\op_mem_91_20[0][28]_i_2_n_0 ,\op_mem_91_20[0][28]_i_3_n_0 ,\op_mem_91_20[0][28]_i_4_n_0 ,\op_mem_91_20[0][28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[29]),
        .Q(\op_mem_91_20_reg[0] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[2]),
        .Q(\op_mem_91_20_reg[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[30]),
        .Q(\op_mem_91_20_reg[0] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[31]),
        .Q(\op_mem_91_20_reg[0] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][32] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[32]),
        .Q(\op_mem_91_20_reg[0] [32]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][32]_i_1 
       (.CI(\op_mem_91_20_reg[0][28]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][32]_i_1_n_0 ,\op_mem_91_20_reg[0][32]_i_1_n_1 ,\op_mem_91_20_reg[0][32]_i_1_n_2 ,\op_mem_91_20_reg[0][32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[31:28]),
        .O(cast_internal_s_83_3_convert[32:29]),
        .S({\op_mem_91_20[0][32]_i_2_n_0 ,\op_mem_91_20[0][32]_i_3_n_0 ,\op_mem_91_20[0][32]_i_4_n_0 ,\op_mem_91_20[0][32]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][33] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[33]),
        .Q(\op_mem_91_20_reg[0] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][34] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[34]),
        .Q(\op_mem_91_20_reg[0] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][35] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[35]),
        .Q(\op_mem_91_20_reg[0] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][36] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[36]),
        .Q(\op_mem_91_20_reg[0] [36]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][36]_i_1 
       (.CI(\op_mem_91_20_reg[0][32]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][36]_i_1_n_0 ,\op_mem_91_20_reg[0][36]_i_1_n_1 ,\op_mem_91_20_reg[0][36]_i_1_n_2 ,\op_mem_91_20_reg[0][36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[35:32]),
        .O(cast_internal_s_83_3_convert[36:33]),
        .S({\op_mem_91_20[0][36]_i_2_n_0 ,\op_mem_91_20[0][36]_i_3_n_0 ,\op_mem_91_20[0][36]_i_4_n_0 ,\op_mem_91_20[0][36]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][37] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[37]),
        .Q(\op_mem_91_20_reg[0] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][38] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[38]),
        .Q(\op_mem_91_20_reg[0] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][39] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[39]),
        .Q(\op_mem_91_20_reg[0] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[3]),
        .Q(\op_mem_91_20_reg[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][40] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[40]),
        .Q(\op_mem_91_20_reg[0] [40]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][40]_i_1 
       (.CI(\op_mem_91_20_reg[0][36]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][40]_i_1_n_0 ,\op_mem_91_20_reg[0][40]_i_1_n_1 ,\op_mem_91_20_reg[0][40]_i_1_n_2 ,\op_mem_91_20_reg[0][40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[39:36]),
        .O(cast_internal_s_83_3_convert[40:37]),
        .S({\op_mem_91_20[0][40]_i_2_n_0 ,\op_mem_91_20[0][40]_i_3_n_0 ,\op_mem_91_20[0][40]_i_4_n_0 ,\op_mem_91_20[0][40]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][41] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[41]),
        .Q(\op_mem_91_20_reg[0] [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][42] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[42]),
        .Q(\op_mem_91_20_reg[0] [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][43] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[43]),
        .Q(\op_mem_91_20_reg[0] [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][44] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[44]),
        .Q(\op_mem_91_20_reg[0] [44]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][44]_i_1 
       (.CI(\op_mem_91_20_reg[0][40]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][44]_i_1_n_0 ,\op_mem_91_20_reg[0][44]_i_1_n_1 ,\op_mem_91_20_reg[0][44]_i_1_n_2 ,\op_mem_91_20_reg[0][44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[43:40]),
        .O(cast_internal_s_83_3_convert[44:41]),
        .S({\op_mem_91_20[0][44]_i_2_n_0 ,\op_mem_91_20[0][44]_i_3_n_0 ,\op_mem_91_20[0][44]_i_4_n_0 ,\op_mem_91_20[0][44]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][45] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[45]),
        .Q(\op_mem_91_20_reg[0] [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][46] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[46]),
        .Q(\op_mem_91_20_reg[0] [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][47] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[47]),
        .Q(\op_mem_91_20_reg[0] [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][48] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[48]),
        .Q(\op_mem_91_20_reg[0] [48]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][48]_i_1 
       (.CI(\op_mem_91_20_reg[0][44]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][48]_i_1_n_0 ,\op_mem_91_20_reg[0][48]_i_1_n_1 ,\op_mem_91_20_reg[0][48]_i_1_n_2 ,\op_mem_91_20_reg[0][48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[47:44]),
        .O(cast_internal_s_83_3_convert[48:45]),
        .S({\op_mem_91_20[0][48]_i_2_n_0 ,\op_mem_91_20[0][48]_i_3_n_0 ,\op_mem_91_20[0][48]_i_4_n_0 ,\op_mem_91_20[0][48]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][49] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[49]),
        .Q(\op_mem_91_20_reg[0] [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[4]),
        .Q(\op_mem_91_20_reg[0] [4]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][4]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][4]_i_1_n_0 ,\op_mem_91_20_reg[0][4]_i_1_n_1 ,\op_mem_91_20_reg[0][4]_i_1_n_2 ,\op_mem_91_20_reg[0][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[3:0]),
        .O(cast_internal_s_83_3_convert[4:1]),
        .S({\op_mem_91_20[0][4]_i_2_n_0 ,\op_mem_91_20[0][4]_i_3_n_0 ,\op_mem_91_20[0][4]_i_4_n_0 ,\op_mem_91_20[0][4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][50] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[50]),
        .Q(\op_mem_91_20_reg[0] [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][51] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[51]),
        .Q(\op_mem_91_20_reg[0] [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][52] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[52]),
        .Q(\op_mem_91_20_reg[0] [52]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][52]_i_1 
       (.CI(\op_mem_91_20_reg[0][48]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][52]_i_1_n_0 ,\op_mem_91_20_reg[0][52]_i_1_n_1 ,\op_mem_91_20_reg[0][52]_i_1_n_2 ,\op_mem_91_20_reg[0][52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[51:48]),
        .O(cast_internal_s_83_3_convert[52:49]),
        .S({\op_mem_91_20[0][52]_i_2_n_0 ,\op_mem_91_20[0][52]_i_3_n_0 ,\op_mem_91_20[0][52]_i_4_n_0 ,\op_mem_91_20[0][52]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][53] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[53]),
        .Q(\op_mem_91_20_reg[0] [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][54] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[54]),
        .Q(\op_mem_91_20_reg[0] [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][55] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[55]),
        .Q(\op_mem_91_20_reg[0] [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][56] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[56]),
        .Q(\op_mem_91_20_reg[0] [56]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][56]_i_1 
       (.CI(\op_mem_91_20_reg[0][52]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][56]_i_1_n_0 ,\op_mem_91_20_reg[0][56]_i_1_n_1 ,\op_mem_91_20_reg[0][56]_i_1_n_2 ,\op_mem_91_20_reg[0][56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[55:52]),
        .O(cast_internal_s_83_3_convert[56:53]),
        .S({\op_mem_91_20[0][56]_i_2_n_0 ,\op_mem_91_20[0][56]_i_3_n_0 ,\op_mem_91_20[0][56]_i_4_n_0 ,\op_mem_91_20[0][56]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][57] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[57]),
        .Q(\op_mem_91_20_reg[0] [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][58] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[58]),
        .Q(\op_mem_91_20_reg[0] [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][59] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[59]),
        .Q(\op_mem_91_20_reg[0] [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[5]),
        .Q(\op_mem_91_20_reg[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][60] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[60]),
        .Q(\op_mem_91_20_reg[0] [60]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][60]_i_1 
       (.CI(\op_mem_91_20_reg[0][56]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][60]_i_1_n_0 ,\op_mem_91_20_reg[0][60]_i_1_n_1 ,\op_mem_91_20_reg[0][60]_i_1_n_2 ,\op_mem_91_20_reg[0][60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[59:56]),
        .O(cast_internal_s_83_3_convert[60:57]),
        .S({\op_mem_91_20[0][60]_i_2_n_0 ,\op_mem_91_20[0][60]_i_3_n_0 ,\op_mem_91_20[0][60]_i_4_n_0 ,\op_mem_91_20[0][60]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][61] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[61]),
        .Q(\op_mem_91_20_reg[0] [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][62] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[62]),
        .Q(\op_mem_91_20_reg[0] [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][63] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[63]),
        .Q(\op_mem_91_20_reg[0] [63]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][63]_i_1 
       (.CI(\op_mem_91_20_reg[0][60]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][63]_i_1_CO_UNCONNECTED [3:2],\op_mem_91_20_reg[0][63]_i_1_n_2 ,\op_mem_91_20_reg[0][63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[61:60]}),
        .O({\NLW_op_mem_91_20_reg[0][63]_i_1_O_UNCONNECTED [3],cast_internal_s_83_3_convert[63:61]}),
        .S({1'b0,\op_mem_91_20[0][63]_i_2_n_0 ,\op_mem_91_20[0][63]_i_3_n_0 ,\op_mem_91_20[0][63]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[6]),
        .Q(\op_mem_91_20_reg[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[7]),
        .Q(\op_mem_91_20_reg[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[8]),
        .Q(\op_mem_91_20_reg[0] [8]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][8]_i_1 
       (.CI(\op_mem_91_20_reg[0][4]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][8]_i_1_n_0 ,\op_mem_91_20_reg[0][8]_i_1_n_1 ,\op_mem_91_20_reg[0][8]_i_1_n_2 ,\op_mem_91_20_reg[0][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[7:4]),
        .O(cast_internal_s_83_3_convert[8:5]),
        .S({\op_mem_91_20[0][8]_i_2_n_0 ,\op_mem_91_20[0][8]_i_3_n_0 ,\op_mem_91_20[0][8]_i_4_n_0 ,\op_mem_91_20[0][8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[9]),
        .Q(\op_mem_91_20_reg[0] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [10]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [13]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [14]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [15]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [16]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [17]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [18]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [19]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [20]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [21]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [22]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [23]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [24]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [25]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [26]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [27]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [28]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [29]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [30]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [31]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][32] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [32]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][33] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [33]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][34] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [34]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][35] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [35]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][36] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [36]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][37] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [37]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][38] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [38]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][39] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [39]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][40] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [40]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][41] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [41]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][42] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [42]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][43] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [43]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][44] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [44]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][45] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [45]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][46] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [46]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][47] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [47]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][48] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [48]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][49] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [49]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][50] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [50]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][51] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [51]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][52] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [52]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][53] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [53]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][54] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [54]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][55] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [55]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][56] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [56]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][57] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [57]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][58] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [58]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][59] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [59]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][60] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [60]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][61] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [61]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][62] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [62]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][63] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [63]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [9]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

module system_vv_model_0_0_sysgen_logical_10e6fb78d0
   (d,
    adc_tvalid,
    control_data,
    twidd_tvalid);
  output [0:0]d;
  input [0:0]adc_tvalid;
  input [0:0]control_data;
  input [0:0]twidd_tvalid;

  wire [0:0]adc_tvalid;
  wire [0:0]control_data;
  wire [0:0]d;
  wire [0:0]twidd_tvalid;

  LUT3 #(
    .INIT(8'h80)) 
    fully_2_1_bit
       (.I0(adc_tvalid),
        .I1(control_data),
        .I2(twidd_tvalid),
        .O(d));
endmodule

module system_vv_model_0_0_sysgen_mult_cc9e178922
   (P,
    Q,
    \op_mem_65_20_reg[2][16]__0_0 ,
    clk,
    cast_internal_ip_40_3_convert,
    \op_mem_65_20_reg[1]_0 ,
    \op_mem_65_20_reg[2]_0 );
  output [28:0]P;
  output [16:0]Q;
  output [16:0]\op_mem_65_20_reg[2][16]__0_0 ;
  input clk;
  input [31:0]cast_internal_ip_40_3_convert;
  input [16:0]\op_mem_65_20_reg[1]_0 ;
  input [14:0]\op_mem_65_20_reg[2]_0 ;

  wire [28:0]P;
  wire [16:0]Q;
  wire [31:0]cast_internal_ip_40_3_convert;
  wire clk;
  wire mult_46_56_n_100;
  wire mult_46_56_n_101;
  wire mult_46_56_n_102;
  wire mult_46_56_n_103;
  wire mult_46_56_n_104;
  wire mult_46_56_n_105;
  wire mult_46_56_n_106;
  wire mult_46_56_n_107;
  wire mult_46_56_n_108;
  wire mult_46_56_n_109;
  wire mult_46_56_n_110;
  wire mult_46_56_n_111;
  wire mult_46_56_n_112;
  wire mult_46_56_n_113;
  wire mult_46_56_n_114;
  wire mult_46_56_n_115;
  wire mult_46_56_n_116;
  wire mult_46_56_n_117;
  wire mult_46_56_n_118;
  wire mult_46_56_n_119;
  wire mult_46_56_n_120;
  wire mult_46_56_n_121;
  wire mult_46_56_n_122;
  wire mult_46_56_n_123;
  wire mult_46_56_n_124;
  wire mult_46_56_n_125;
  wire mult_46_56_n_126;
  wire mult_46_56_n_127;
  wire mult_46_56_n_128;
  wire mult_46_56_n_129;
  wire mult_46_56_n_130;
  wire mult_46_56_n_131;
  wire mult_46_56_n_132;
  wire mult_46_56_n_133;
  wire mult_46_56_n_134;
  wire mult_46_56_n_135;
  wire mult_46_56_n_136;
  wire mult_46_56_n_137;
  wire mult_46_56_n_138;
  wire mult_46_56_n_139;
  wire mult_46_56_n_140;
  wire mult_46_56_n_141;
  wire mult_46_56_n_142;
  wire mult_46_56_n_143;
  wire mult_46_56_n_144;
  wire mult_46_56_n_145;
  wire mult_46_56_n_146;
  wire mult_46_56_n_147;
  wire mult_46_56_n_148;
  wire mult_46_56_n_149;
  wire mult_46_56_n_150;
  wire mult_46_56_n_151;
  wire mult_46_56_n_152;
  wire mult_46_56_n_153;
  wire mult_46_56_n_58;
  wire mult_46_56_n_59;
  wire mult_46_56_n_60;
  wire mult_46_56_n_61;
  wire mult_46_56_n_62;
  wire mult_46_56_n_63;
  wire mult_46_56_n_64;
  wire mult_46_56_n_65;
  wire mult_46_56_n_66;
  wire mult_46_56_n_67;
  wire mult_46_56_n_68;
  wire mult_46_56_n_69;
  wire mult_46_56_n_70;
  wire mult_46_56_n_71;
  wire mult_46_56_n_72;
  wire mult_46_56_n_73;
  wire mult_46_56_n_74;
  wire mult_46_56_n_75;
  wire mult_46_56_n_76;
  wire mult_46_56_n_77;
  wire mult_46_56_n_78;
  wire mult_46_56_n_79;
  wire mult_46_56_n_80;
  wire mult_46_56_n_81;
  wire mult_46_56_n_82;
  wire mult_46_56_n_83;
  wire mult_46_56_n_84;
  wire mult_46_56_n_85;
  wire mult_46_56_n_86;
  wire mult_46_56_n_87;
  wire mult_46_56_n_88;
  wire mult_46_56_n_89;
  wire mult_46_56_n_90;
  wire mult_46_56_n_91;
  wire mult_46_56_n_92;
  wire mult_46_56_n_93;
  wire mult_46_56_n_94;
  wire mult_46_56_n_95;
  wire mult_46_56_n_96;
  wire mult_46_56_n_97;
  wire mult_46_56_n_98;
  wire mult_46_56_n_99;
  wire [16:0]\op_mem_65_20_reg[1]_0 ;
  wire [16:0]\op_mem_65_20_reg[2][16]__0_0 ;
  wire [14:0]\op_mem_65_20_reg[2]_0 ;
  wire \op_mem_65_20_reg_n_0_[1][0] ;
  wire \op_mem_65_20_reg_n_0_[1][10] ;
  wire \op_mem_65_20_reg_n_0_[1][11] ;
  wire \op_mem_65_20_reg_n_0_[1][12] ;
  wire \op_mem_65_20_reg_n_0_[1][13] ;
  wire \op_mem_65_20_reg_n_0_[1][14] ;
  wire \op_mem_65_20_reg_n_0_[1][15] ;
  wire \op_mem_65_20_reg_n_0_[1][16] ;
  wire \op_mem_65_20_reg_n_0_[1][1] ;
  wire \op_mem_65_20_reg_n_0_[1][2] ;
  wire \op_mem_65_20_reg_n_0_[1][3] ;
  wire \op_mem_65_20_reg_n_0_[1][4] ;
  wire \op_mem_65_20_reg_n_0_[1][5] ;
  wire \op_mem_65_20_reg_n_0_[1][6] ;
  wire \op_mem_65_20_reg_n_0_[1][7] ;
  wire \op_mem_65_20_reg_n_0_[1][8] ;
  wire \op_mem_65_20_reg_n_0_[1][9] ;
  wire \op_mem_65_20_reg_n_100_[0] ;
  wire \op_mem_65_20_reg_n_101_[0] ;
  wire \op_mem_65_20_reg_n_102_[0] ;
  wire \op_mem_65_20_reg_n_103_[0] ;
  wire \op_mem_65_20_reg_n_104_[0] ;
  wire \op_mem_65_20_reg_n_105_[0] ;
  wire \op_mem_65_20_reg_n_106_[0] ;
  wire \op_mem_65_20_reg_n_106_[1] ;
  wire \op_mem_65_20_reg_n_107_[0] ;
  wire \op_mem_65_20_reg_n_107_[1] ;
  wire \op_mem_65_20_reg_n_108_[0] ;
  wire \op_mem_65_20_reg_n_108_[1] ;
  wire \op_mem_65_20_reg_n_109_[0] ;
  wire \op_mem_65_20_reg_n_109_[1] ;
  wire \op_mem_65_20_reg_n_110_[0] ;
  wire \op_mem_65_20_reg_n_110_[1] ;
  wire \op_mem_65_20_reg_n_111_[0] ;
  wire \op_mem_65_20_reg_n_111_[1] ;
  wire \op_mem_65_20_reg_n_112_[0] ;
  wire \op_mem_65_20_reg_n_112_[1] ;
  wire \op_mem_65_20_reg_n_113_[0] ;
  wire \op_mem_65_20_reg_n_113_[1] ;
  wire \op_mem_65_20_reg_n_114_[0] ;
  wire \op_mem_65_20_reg_n_114_[1] ;
  wire \op_mem_65_20_reg_n_115_[0] ;
  wire \op_mem_65_20_reg_n_115_[1] ;
  wire \op_mem_65_20_reg_n_116_[0] ;
  wire \op_mem_65_20_reg_n_116_[1] ;
  wire \op_mem_65_20_reg_n_117_[0] ;
  wire \op_mem_65_20_reg_n_117_[1] ;
  wire \op_mem_65_20_reg_n_118_[0] ;
  wire \op_mem_65_20_reg_n_118_[1] ;
  wire \op_mem_65_20_reg_n_119_[0] ;
  wire \op_mem_65_20_reg_n_119_[1] ;
  wire \op_mem_65_20_reg_n_120_[0] ;
  wire \op_mem_65_20_reg_n_120_[1] ;
  wire \op_mem_65_20_reg_n_121_[0] ;
  wire \op_mem_65_20_reg_n_121_[1] ;
  wire \op_mem_65_20_reg_n_122_[0] ;
  wire \op_mem_65_20_reg_n_122_[1] ;
  wire \op_mem_65_20_reg_n_123_[0] ;
  wire \op_mem_65_20_reg_n_123_[1] ;
  wire \op_mem_65_20_reg_n_124_[0] ;
  wire \op_mem_65_20_reg_n_124_[1] ;
  wire \op_mem_65_20_reg_n_125_[0] ;
  wire \op_mem_65_20_reg_n_125_[1] ;
  wire \op_mem_65_20_reg_n_126_[0] ;
  wire \op_mem_65_20_reg_n_126_[1] ;
  wire \op_mem_65_20_reg_n_127_[0] ;
  wire \op_mem_65_20_reg_n_127_[1] ;
  wire \op_mem_65_20_reg_n_128_[0] ;
  wire \op_mem_65_20_reg_n_128_[1] ;
  wire \op_mem_65_20_reg_n_129_[0] ;
  wire \op_mem_65_20_reg_n_129_[1] ;
  wire \op_mem_65_20_reg_n_130_[0] ;
  wire \op_mem_65_20_reg_n_130_[1] ;
  wire \op_mem_65_20_reg_n_131_[0] ;
  wire \op_mem_65_20_reg_n_131_[1] ;
  wire \op_mem_65_20_reg_n_132_[0] ;
  wire \op_mem_65_20_reg_n_132_[1] ;
  wire \op_mem_65_20_reg_n_133_[0] ;
  wire \op_mem_65_20_reg_n_133_[1] ;
  wire \op_mem_65_20_reg_n_134_[0] ;
  wire \op_mem_65_20_reg_n_134_[1] ;
  wire \op_mem_65_20_reg_n_135_[0] ;
  wire \op_mem_65_20_reg_n_135_[1] ;
  wire \op_mem_65_20_reg_n_136_[0] ;
  wire \op_mem_65_20_reg_n_136_[1] ;
  wire \op_mem_65_20_reg_n_137_[0] ;
  wire \op_mem_65_20_reg_n_137_[1] ;
  wire \op_mem_65_20_reg_n_138_[0] ;
  wire \op_mem_65_20_reg_n_138_[1] ;
  wire \op_mem_65_20_reg_n_139_[0] ;
  wire \op_mem_65_20_reg_n_139_[1] ;
  wire \op_mem_65_20_reg_n_140_[0] ;
  wire \op_mem_65_20_reg_n_140_[1] ;
  wire \op_mem_65_20_reg_n_141_[0] ;
  wire \op_mem_65_20_reg_n_141_[1] ;
  wire \op_mem_65_20_reg_n_142_[0] ;
  wire \op_mem_65_20_reg_n_142_[1] ;
  wire \op_mem_65_20_reg_n_143_[0] ;
  wire \op_mem_65_20_reg_n_143_[1] ;
  wire \op_mem_65_20_reg_n_144_[0] ;
  wire \op_mem_65_20_reg_n_144_[1] ;
  wire \op_mem_65_20_reg_n_145_[0] ;
  wire \op_mem_65_20_reg_n_145_[1] ;
  wire \op_mem_65_20_reg_n_146_[0] ;
  wire \op_mem_65_20_reg_n_146_[1] ;
  wire \op_mem_65_20_reg_n_147_[0] ;
  wire \op_mem_65_20_reg_n_147_[1] ;
  wire \op_mem_65_20_reg_n_148_[0] ;
  wire \op_mem_65_20_reg_n_148_[1] ;
  wire \op_mem_65_20_reg_n_149_[0] ;
  wire \op_mem_65_20_reg_n_149_[1] ;
  wire \op_mem_65_20_reg_n_150_[0] ;
  wire \op_mem_65_20_reg_n_150_[1] ;
  wire \op_mem_65_20_reg_n_151_[0] ;
  wire \op_mem_65_20_reg_n_151_[1] ;
  wire \op_mem_65_20_reg_n_152_[0] ;
  wire \op_mem_65_20_reg_n_152_[1] ;
  wire \op_mem_65_20_reg_n_153_[0] ;
  wire \op_mem_65_20_reg_n_153_[1] ;
  wire \op_mem_65_20_reg_n_58_[0] ;
  wire \op_mem_65_20_reg_n_58_[2] ;
  wire \op_mem_65_20_reg_n_59_[0] ;
  wire \op_mem_65_20_reg_n_59_[2] ;
  wire \op_mem_65_20_reg_n_60_[0] ;
  wire \op_mem_65_20_reg_n_60_[2] ;
  wire \op_mem_65_20_reg_n_61_[0] ;
  wire \op_mem_65_20_reg_n_61_[2] ;
  wire \op_mem_65_20_reg_n_62_[0] ;
  wire \op_mem_65_20_reg_n_62_[2] ;
  wire \op_mem_65_20_reg_n_63_[0] ;
  wire \op_mem_65_20_reg_n_63_[2] ;
  wire \op_mem_65_20_reg_n_64_[0] ;
  wire \op_mem_65_20_reg_n_64_[2] ;
  wire \op_mem_65_20_reg_n_65_[0] ;
  wire \op_mem_65_20_reg_n_65_[2] ;
  wire \op_mem_65_20_reg_n_66_[0] ;
  wire \op_mem_65_20_reg_n_66_[2] ;
  wire \op_mem_65_20_reg_n_67_[0] ;
  wire \op_mem_65_20_reg_n_67_[2] ;
  wire \op_mem_65_20_reg_n_68_[0] ;
  wire \op_mem_65_20_reg_n_68_[2] ;
  wire \op_mem_65_20_reg_n_69_[0] ;
  wire \op_mem_65_20_reg_n_69_[2] ;
  wire \op_mem_65_20_reg_n_70_[0] ;
  wire \op_mem_65_20_reg_n_70_[2] ;
  wire \op_mem_65_20_reg_n_71_[0] ;
  wire \op_mem_65_20_reg_n_71_[2] ;
  wire \op_mem_65_20_reg_n_72_[0] ;
  wire \op_mem_65_20_reg_n_72_[2] ;
  wire \op_mem_65_20_reg_n_73_[0] ;
  wire \op_mem_65_20_reg_n_73_[2] ;
  wire \op_mem_65_20_reg_n_74_[0] ;
  wire \op_mem_65_20_reg_n_74_[2] ;
  wire \op_mem_65_20_reg_n_75_[0] ;
  wire \op_mem_65_20_reg_n_75_[2] ;
  wire \op_mem_65_20_reg_n_76_[0] ;
  wire \op_mem_65_20_reg_n_76_[2] ;
  wire \op_mem_65_20_reg_n_77_[0] ;
  wire \op_mem_65_20_reg_n_78_[0] ;
  wire \op_mem_65_20_reg_n_79_[0] ;
  wire \op_mem_65_20_reg_n_80_[0] ;
  wire \op_mem_65_20_reg_n_81_[0] ;
  wire \op_mem_65_20_reg_n_82_[0] ;
  wire \op_mem_65_20_reg_n_83_[0] ;
  wire \op_mem_65_20_reg_n_84_[0] ;
  wire \op_mem_65_20_reg_n_85_[0] ;
  wire \op_mem_65_20_reg_n_86_[0] ;
  wire \op_mem_65_20_reg_n_87_[0] ;
  wire \op_mem_65_20_reg_n_88_[0] ;
  wire \op_mem_65_20_reg_n_89_[0] ;
  wire \op_mem_65_20_reg_n_90_[0] ;
  wire \op_mem_65_20_reg_n_91_[0] ;
  wire \op_mem_65_20_reg_n_92_[0] ;
  wire \op_mem_65_20_reg_n_93_[0] ;
  wire \op_mem_65_20_reg_n_94_[0] ;
  wire \op_mem_65_20_reg_n_95_[0] ;
  wire \op_mem_65_20_reg_n_96_[0] ;
  wire \op_mem_65_20_reg_n_97_[0] ;
  wire \op_mem_65_20_reg_n_98_[0] ;
  wire \op_mem_65_20_reg_n_99_[0] ;
  wire NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mult_46_56_OVERFLOW_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNDETECT_UNCONNECTED;
  wire NLW_mult_46_56_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mult_46_56_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mult_46_56_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mult_46_56_CARRYOUT_UNCONNECTED;
  wire \NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_op_mem_65_20_reg[1]_P_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mult_46_56
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cast_internal_ip_40_3_convert[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mult_46_56_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mult_46_56_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mult_46_56_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mult_46_56_OVERFLOW_UNCONNECTED),
        .P({mult_46_56_n_58,mult_46_56_n_59,mult_46_56_n_60,mult_46_56_n_61,mult_46_56_n_62,mult_46_56_n_63,mult_46_56_n_64,mult_46_56_n_65,mult_46_56_n_66,mult_46_56_n_67,mult_46_56_n_68,mult_46_56_n_69,mult_46_56_n_70,mult_46_56_n_71,mult_46_56_n_72,mult_46_56_n_73,mult_46_56_n_74,mult_46_56_n_75,mult_46_56_n_76,mult_46_56_n_77,mult_46_56_n_78,mult_46_56_n_79,mult_46_56_n_80,mult_46_56_n_81,mult_46_56_n_82,mult_46_56_n_83,mult_46_56_n_84,mult_46_56_n_85,mult_46_56_n_86,mult_46_56_n_87,mult_46_56_n_88,mult_46_56_n_89,mult_46_56_n_90,mult_46_56_n_91,mult_46_56_n_92,mult_46_56_n_93,mult_46_56_n_94,mult_46_56_n_95,mult_46_56_n_96,mult_46_56_n_97,mult_46_56_n_98,mult_46_56_n_99,mult_46_56_n_100,mult_46_56_n_101,mult_46_56_n_102,mult_46_56_n_103,mult_46_56_n_104,mult_46_56_n_105}),
        .PATTERNBDETECT(NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mult_46_56_PATTERNDETECT_UNCONNECTED),
        .PCIN({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .PCOUT({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mult_46_56_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\op_mem_65_20_reg[1]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,cast_internal_ip_40_3_convert[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[0] ,\op_mem_65_20_reg_n_59_[0] ,\op_mem_65_20_reg_n_60_[0] ,\op_mem_65_20_reg_n_61_[0] ,\op_mem_65_20_reg_n_62_[0] ,\op_mem_65_20_reg_n_63_[0] ,\op_mem_65_20_reg_n_64_[0] ,\op_mem_65_20_reg_n_65_[0] ,\op_mem_65_20_reg_n_66_[0] ,\op_mem_65_20_reg_n_67_[0] ,\op_mem_65_20_reg_n_68_[0] ,\op_mem_65_20_reg_n_69_[0] ,\op_mem_65_20_reg_n_70_[0] ,\op_mem_65_20_reg_n_71_[0] ,\op_mem_65_20_reg_n_72_[0] ,\op_mem_65_20_reg_n_73_[0] ,\op_mem_65_20_reg_n_74_[0] ,\op_mem_65_20_reg_n_75_[0] ,\op_mem_65_20_reg_n_76_[0] ,\op_mem_65_20_reg_n_77_[0] ,\op_mem_65_20_reg_n_78_[0] ,\op_mem_65_20_reg_n_79_[0] ,\op_mem_65_20_reg_n_80_[0] ,\op_mem_65_20_reg_n_81_[0] ,\op_mem_65_20_reg_n_82_[0] ,\op_mem_65_20_reg_n_83_[0] ,\op_mem_65_20_reg_n_84_[0] ,\op_mem_65_20_reg_n_85_[0] ,\op_mem_65_20_reg_n_86_[0] ,\op_mem_65_20_reg_n_87_[0] ,\op_mem_65_20_reg_n_88_[0] ,\op_mem_65_20_reg_n_89_[0] ,\op_mem_65_20_reg_n_90_[0] ,\op_mem_65_20_reg_n_91_[0] ,\op_mem_65_20_reg_n_92_[0] ,\op_mem_65_20_reg_n_93_[0] ,\op_mem_65_20_reg_n_94_[0] ,\op_mem_65_20_reg_n_95_[0] ,\op_mem_65_20_reg_n_96_[0] ,\op_mem_65_20_reg_n_97_[0] ,\op_mem_65_20_reg_n_98_[0] ,\op_mem_65_20_reg_n_99_[0] ,\op_mem_65_20_reg_n_100_[0] ,\op_mem_65_20_reg_n_101_[0] ,\op_mem_65_20_reg_n_102_[0] ,\op_mem_65_20_reg_n_103_[0] ,\op_mem_65_20_reg_n_104_[0] ,\op_mem_65_20_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[1] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\op_mem_65_20_reg[1]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_op_mem_65_20_reg[1]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .PCOUT({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_105_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_95_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_94_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_93_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_92_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_91_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_90_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_89_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_104_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_103_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_102_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_101_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_100_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_99_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_98_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_97_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_96_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[2] 
       (.A({\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[2] ,\op_mem_65_20_reg_n_59_[2] ,\op_mem_65_20_reg_n_60_[2] ,\op_mem_65_20_reg_n_61_[2] ,\op_mem_65_20_reg_n_62_[2] ,\op_mem_65_20_reg_n_63_[2] ,\op_mem_65_20_reg_n_64_[2] ,\op_mem_65_20_reg_n_65_[2] ,\op_mem_65_20_reg_n_66_[2] ,\op_mem_65_20_reg_n_67_[2] ,\op_mem_65_20_reg_n_68_[2] ,\op_mem_65_20_reg_n_69_[2] ,\op_mem_65_20_reg_n_70_[2] ,\op_mem_65_20_reg_n_71_[2] ,\op_mem_65_20_reg_n_72_[2] ,\op_mem_65_20_reg_n_73_[2] ,\op_mem_65_20_reg_n_74_[2] ,\op_mem_65_20_reg_n_75_[2] ,\op_mem_65_20_reg_n_76_[2] ,P}),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .PCOUT(\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_105),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [0]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_95),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [10]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_94),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [11]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_93),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [12]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_92),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [13]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_91),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [14]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_90),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [15]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_89),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [16]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_104),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [1]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_103),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [2]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_102),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [3]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_101),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [4]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_100),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [5]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_99),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [6]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_98),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [7]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_97),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [8]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][9] ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_96),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mult_cc9e178922" *) 
module system_vv_model_0_0_sysgen_mult_cc9e178922_140
   (\op_mem_65_20_reg[2]__0 ,
    clk,
    \op_mem_65_20_reg[1]_0 ,
    \op_mem_65_20_reg[1]_1 ,
    \op_mem_65_20_reg[2]_0 ,
    \op_mem_65_20_reg[2]_1 );
  output [62:0]\op_mem_65_20_reg[2]__0 ;
  input clk;
  input [31:0]\op_mem_65_20_reg[1]_0 ;
  input [16:0]\op_mem_65_20_reg[1]_1 ;
  input [14:0]\op_mem_65_20_reg[2]_0 ;
  input [31:0]\op_mem_65_20_reg[2]_1 ;

  wire clk;
  wire mult_46_56_n_100;
  wire mult_46_56_n_101;
  wire mult_46_56_n_102;
  wire mult_46_56_n_103;
  wire mult_46_56_n_104;
  wire mult_46_56_n_105;
  wire mult_46_56_n_106;
  wire mult_46_56_n_107;
  wire mult_46_56_n_108;
  wire mult_46_56_n_109;
  wire mult_46_56_n_110;
  wire mult_46_56_n_111;
  wire mult_46_56_n_112;
  wire mult_46_56_n_113;
  wire mult_46_56_n_114;
  wire mult_46_56_n_115;
  wire mult_46_56_n_116;
  wire mult_46_56_n_117;
  wire mult_46_56_n_118;
  wire mult_46_56_n_119;
  wire mult_46_56_n_120;
  wire mult_46_56_n_121;
  wire mult_46_56_n_122;
  wire mult_46_56_n_123;
  wire mult_46_56_n_124;
  wire mult_46_56_n_125;
  wire mult_46_56_n_126;
  wire mult_46_56_n_127;
  wire mult_46_56_n_128;
  wire mult_46_56_n_129;
  wire mult_46_56_n_130;
  wire mult_46_56_n_131;
  wire mult_46_56_n_132;
  wire mult_46_56_n_133;
  wire mult_46_56_n_134;
  wire mult_46_56_n_135;
  wire mult_46_56_n_136;
  wire mult_46_56_n_137;
  wire mult_46_56_n_138;
  wire mult_46_56_n_139;
  wire mult_46_56_n_140;
  wire mult_46_56_n_141;
  wire mult_46_56_n_142;
  wire mult_46_56_n_143;
  wire mult_46_56_n_144;
  wire mult_46_56_n_145;
  wire mult_46_56_n_146;
  wire mult_46_56_n_147;
  wire mult_46_56_n_148;
  wire mult_46_56_n_149;
  wire mult_46_56_n_150;
  wire mult_46_56_n_151;
  wire mult_46_56_n_152;
  wire mult_46_56_n_153;
  wire mult_46_56_n_58;
  wire mult_46_56_n_59;
  wire mult_46_56_n_60;
  wire mult_46_56_n_61;
  wire mult_46_56_n_62;
  wire mult_46_56_n_63;
  wire mult_46_56_n_64;
  wire mult_46_56_n_65;
  wire mult_46_56_n_66;
  wire mult_46_56_n_67;
  wire mult_46_56_n_68;
  wire mult_46_56_n_69;
  wire mult_46_56_n_70;
  wire mult_46_56_n_71;
  wire mult_46_56_n_72;
  wire mult_46_56_n_73;
  wire mult_46_56_n_74;
  wire mult_46_56_n_75;
  wire mult_46_56_n_76;
  wire mult_46_56_n_77;
  wire mult_46_56_n_78;
  wire mult_46_56_n_79;
  wire mult_46_56_n_80;
  wire mult_46_56_n_81;
  wire mult_46_56_n_82;
  wire mult_46_56_n_83;
  wire mult_46_56_n_84;
  wire mult_46_56_n_85;
  wire mult_46_56_n_86;
  wire mult_46_56_n_87;
  wire mult_46_56_n_88;
  wire mult_46_56_n_89;
  wire mult_46_56_n_90;
  wire mult_46_56_n_91;
  wire mult_46_56_n_92;
  wire mult_46_56_n_93;
  wire mult_46_56_n_94;
  wire mult_46_56_n_95;
  wire mult_46_56_n_96;
  wire mult_46_56_n_97;
  wire mult_46_56_n_98;
  wire mult_46_56_n_99;
  wire [31:0]\op_mem_65_20_reg[1]_0 ;
  wire [16:0]\op_mem_65_20_reg[1]_1 ;
  wire [14:0]\op_mem_65_20_reg[2]_0 ;
  wire [31:0]\op_mem_65_20_reg[2]_1 ;
  wire [62:0]\op_mem_65_20_reg[2]__0 ;
  wire \op_mem_65_20_reg_n_0_[1][0] ;
  wire \op_mem_65_20_reg_n_0_[1][10] ;
  wire \op_mem_65_20_reg_n_0_[1][11] ;
  wire \op_mem_65_20_reg_n_0_[1][12] ;
  wire \op_mem_65_20_reg_n_0_[1][13] ;
  wire \op_mem_65_20_reg_n_0_[1][14] ;
  wire \op_mem_65_20_reg_n_0_[1][15] ;
  wire \op_mem_65_20_reg_n_0_[1][16] ;
  wire \op_mem_65_20_reg_n_0_[1][1] ;
  wire \op_mem_65_20_reg_n_0_[1][2] ;
  wire \op_mem_65_20_reg_n_0_[1][3] ;
  wire \op_mem_65_20_reg_n_0_[1][4] ;
  wire \op_mem_65_20_reg_n_0_[1][5] ;
  wire \op_mem_65_20_reg_n_0_[1][6] ;
  wire \op_mem_65_20_reg_n_0_[1][7] ;
  wire \op_mem_65_20_reg_n_0_[1][8] ;
  wire \op_mem_65_20_reg_n_0_[1][9] ;
  wire \op_mem_65_20_reg_n_100_[0] ;
  wire \op_mem_65_20_reg_n_100_[1] ;
  wire \op_mem_65_20_reg_n_101_[0] ;
  wire \op_mem_65_20_reg_n_101_[1] ;
  wire \op_mem_65_20_reg_n_102_[0] ;
  wire \op_mem_65_20_reg_n_102_[1] ;
  wire \op_mem_65_20_reg_n_103_[0] ;
  wire \op_mem_65_20_reg_n_103_[1] ;
  wire \op_mem_65_20_reg_n_104_[0] ;
  wire \op_mem_65_20_reg_n_104_[1] ;
  wire \op_mem_65_20_reg_n_105_[0] ;
  wire \op_mem_65_20_reg_n_105_[1] ;
  wire \op_mem_65_20_reg_n_106_[0] ;
  wire \op_mem_65_20_reg_n_106_[1] ;
  wire \op_mem_65_20_reg_n_107_[0] ;
  wire \op_mem_65_20_reg_n_107_[1] ;
  wire \op_mem_65_20_reg_n_108_[0] ;
  wire \op_mem_65_20_reg_n_108_[1] ;
  wire \op_mem_65_20_reg_n_109_[0] ;
  wire \op_mem_65_20_reg_n_109_[1] ;
  wire \op_mem_65_20_reg_n_110_[0] ;
  wire \op_mem_65_20_reg_n_110_[1] ;
  wire \op_mem_65_20_reg_n_111_[0] ;
  wire \op_mem_65_20_reg_n_111_[1] ;
  wire \op_mem_65_20_reg_n_112_[0] ;
  wire \op_mem_65_20_reg_n_112_[1] ;
  wire \op_mem_65_20_reg_n_113_[0] ;
  wire \op_mem_65_20_reg_n_113_[1] ;
  wire \op_mem_65_20_reg_n_114_[0] ;
  wire \op_mem_65_20_reg_n_114_[1] ;
  wire \op_mem_65_20_reg_n_115_[0] ;
  wire \op_mem_65_20_reg_n_115_[1] ;
  wire \op_mem_65_20_reg_n_116_[0] ;
  wire \op_mem_65_20_reg_n_116_[1] ;
  wire \op_mem_65_20_reg_n_117_[0] ;
  wire \op_mem_65_20_reg_n_117_[1] ;
  wire \op_mem_65_20_reg_n_118_[0] ;
  wire \op_mem_65_20_reg_n_118_[1] ;
  wire \op_mem_65_20_reg_n_119_[0] ;
  wire \op_mem_65_20_reg_n_119_[1] ;
  wire \op_mem_65_20_reg_n_120_[0] ;
  wire \op_mem_65_20_reg_n_120_[1] ;
  wire \op_mem_65_20_reg_n_121_[0] ;
  wire \op_mem_65_20_reg_n_121_[1] ;
  wire \op_mem_65_20_reg_n_122_[0] ;
  wire \op_mem_65_20_reg_n_122_[1] ;
  wire \op_mem_65_20_reg_n_123_[0] ;
  wire \op_mem_65_20_reg_n_123_[1] ;
  wire \op_mem_65_20_reg_n_124_[0] ;
  wire \op_mem_65_20_reg_n_124_[1] ;
  wire \op_mem_65_20_reg_n_125_[0] ;
  wire \op_mem_65_20_reg_n_125_[1] ;
  wire \op_mem_65_20_reg_n_126_[0] ;
  wire \op_mem_65_20_reg_n_126_[1] ;
  wire \op_mem_65_20_reg_n_127_[0] ;
  wire \op_mem_65_20_reg_n_127_[1] ;
  wire \op_mem_65_20_reg_n_128_[0] ;
  wire \op_mem_65_20_reg_n_128_[1] ;
  wire \op_mem_65_20_reg_n_129_[0] ;
  wire \op_mem_65_20_reg_n_129_[1] ;
  wire \op_mem_65_20_reg_n_130_[0] ;
  wire \op_mem_65_20_reg_n_130_[1] ;
  wire \op_mem_65_20_reg_n_131_[0] ;
  wire \op_mem_65_20_reg_n_131_[1] ;
  wire \op_mem_65_20_reg_n_132_[0] ;
  wire \op_mem_65_20_reg_n_132_[1] ;
  wire \op_mem_65_20_reg_n_133_[0] ;
  wire \op_mem_65_20_reg_n_133_[1] ;
  wire \op_mem_65_20_reg_n_134_[0] ;
  wire \op_mem_65_20_reg_n_134_[1] ;
  wire \op_mem_65_20_reg_n_135_[0] ;
  wire \op_mem_65_20_reg_n_135_[1] ;
  wire \op_mem_65_20_reg_n_136_[0] ;
  wire \op_mem_65_20_reg_n_136_[1] ;
  wire \op_mem_65_20_reg_n_137_[0] ;
  wire \op_mem_65_20_reg_n_137_[1] ;
  wire \op_mem_65_20_reg_n_138_[0] ;
  wire \op_mem_65_20_reg_n_138_[1] ;
  wire \op_mem_65_20_reg_n_139_[0] ;
  wire \op_mem_65_20_reg_n_139_[1] ;
  wire \op_mem_65_20_reg_n_140_[0] ;
  wire \op_mem_65_20_reg_n_140_[1] ;
  wire \op_mem_65_20_reg_n_141_[0] ;
  wire \op_mem_65_20_reg_n_141_[1] ;
  wire \op_mem_65_20_reg_n_142_[0] ;
  wire \op_mem_65_20_reg_n_142_[1] ;
  wire \op_mem_65_20_reg_n_143_[0] ;
  wire \op_mem_65_20_reg_n_143_[1] ;
  wire \op_mem_65_20_reg_n_144_[0] ;
  wire \op_mem_65_20_reg_n_144_[1] ;
  wire \op_mem_65_20_reg_n_145_[0] ;
  wire \op_mem_65_20_reg_n_145_[1] ;
  wire \op_mem_65_20_reg_n_146_[0] ;
  wire \op_mem_65_20_reg_n_146_[1] ;
  wire \op_mem_65_20_reg_n_147_[0] ;
  wire \op_mem_65_20_reg_n_147_[1] ;
  wire \op_mem_65_20_reg_n_148_[0] ;
  wire \op_mem_65_20_reg_n_148_[1] ;
  wire \op_mem_65_20_reg_n_149_[0] ;
  wire \op_mem_65_20_reg_n_149_[1] ;
  wire \op_mem_65_20_reg_n_150_[0] ;
  wire \op_mem_65_20_reg_n_150_[1] ;
  wire \op_mem_65_20_reg_n_151_[0] ;
  wire \op_mem_65_20_reg_n_151_[1] ;
  wire \op_mem_65_20_reg_n_152_[0] ;
  wire \op_mem_65_20_reg_n_152_[1] ;
  wire \op_mem_65_20_reg_n_153_[0] ;
  wire \op_mem_65_20_reg_n_153_[1] ;
  wire \op_mem_65_20_reg_n_58_[0] ;
  wire \op_mem_65_20_reg_n_58_[1] ;
  wire \op_mem_65_20_reg_n_58_[2] ;
  wire \op_mem_65_20_reg_n_59_[0] ;
  wire \op_mem_65_20_reg_n_59_[1] ;
  wire \op_mem_65_20_reg_n_59_[2] ;
  wire \op_mem_65_20_reg_n_60_[0] ;
  wire \op_mem_65_20_reg_n_60_[1] ;
  wire \op_mem_65_20_reg_n_60_[2] ;
  wire \op_mem_65_20_reg_n_61_[0] ;
  wire \op_mem_65_20_reg_n_61_[1] ;
  wire \op_mem_65_20_reg_n_61_[2] ;
  wire \op_mem_65_20_reg_n_62_[0] ;
  wire \op_mem_65_20_reg_n_62_[1] ;
  wire \op_mem_65_20_reg_n_62_[2] ;
  wire \op_mem_65_20_reg_n_63_[0] ;
  wire \op_mem_65_20_reg_n_63_[1] ;
  wire \op_mem_65_20_reg_n_63_[2] ;
  wire \op_mem_65_20_reg_n_64_[0] ;
  wire \op_mem_65_20_reg_n_64_[1] ;
  wire \op_mem_65_20_reg_n_64_[2] ;
  wire \op_mem_65_20_reg_n_65_[0] ;
  wire \op_mem_65_20_reg_n_65_[1] ;
  wire \op_mem_65_20_reg_n_65_[2] ;
  wire \op_mem_65_20_reg_n_66_[0] ;
  wire \op_mem_65_20_reg_n_66_[1] ;
  wire \op_mem_65_20_reg_n_66_[2] ;
  wire \op_mem_65_20_reg_n_67_[0] ;
  wire \op_mem_65_20_reg_n_67_[1] ;
  wire \op_mem_65_20_reg_n_67_[2] ;
  wire \op_mem_65_20_reg_n_68_[0] ;
  wire \op_mem_65_20_reg_n_68_[1] ;
  wire \op_mem_65_20_reg_n_68_[2] ;
  wire \op_mem_65_20_reg_n_69_[0] ;
  wire \op_mem_65_20_reg_n_69_[1] ;
  wire \op_mem_65_20_reg_n_69_[2] ;
  wire \op_mem_65_20_reg_n_70_[0] ;
  wire \op_mem_65_20_reg_n_70_[1] ;
  wire \op_mem_65_20_reg_n_70_[2] ;
  wire \op_mem_65_20_reg_n_71_[0] ;
  wire \op_mem_65_20_reg_n_71_[1] ;
  wire \op_mem_65_20_reg_n_71_[2] ;
  wire \op_mem_65_20_reg_n_72_[0] ;
  wire \op_mem_65_20_reg_n_72_[1] ;
  wire \op_mem_65_20_reg_n_72_[2] ;
  wire \op_mem_65_20_reg_n_73_[0] ;
  wire \op_mem_65_20_reg_n_73_[1] ;
  wire \op_mem_65_20_reg_n_73_[2] ;
  wire \op_mem_65_20_reg_n_74_[0] ;
  wire \op_mem_65_20_reg_n_74_[1] ;
  wire \op_mem_65_20_reg_n_74_[2] ;
  wire \op_mem_65_20_reg_n_75_[0] ;
  wire \op_mem_65_20_reg_n_75_[1] ;
  wire \op_mem_65_20_reg_n_75_[2] ;
  wire \op_mem_65_20_reg_n_76_[0] ;
  wire \op_mem_65_20_reg_n_76_[1] ;
  wire \op_mem_65_20_reg_n_76_[2] ;
  wire \op_mem_65_20_reg_n_77_[0] ;
  wire \op_mem_65_20_reg_n_77_[1] ;
  wire \op_mem_65_20_reg_n_78_[0] ;
  wire \op_mem_65_20_reg_n_78_[1] ;
  wire \op_mem_65_20_reg_n_79_[0] ;
  wire \op_mem_65_20_reg_n_79_[1] ;
  wire \op_mem_65_20_reg_n_80_[0] ;
  wire \op_mem_65_20_reg_n_80_[1] ;
  wire \op_mem_65_20_reg_n_81_[0] ;
  wire \op_mem_65_20_reg_n_81_[1] ;
  wire \op_mem_65_20_reg_n_82_[0] ;
  wire \op_mem_65_20_reg_n_82_[1] ;
  wire \op_mem_65_20_reg_n_83_[0] ;
  wire \op_mem_65_20_reg_n_83_[1] ;
  wire \op_mem_65_20_reg_n_84_[0] ;
  wire \op_mem_65_20_reg_n_84_[1] ;
  wire \op_mem_65_20_reg_n_85_[0] ;
  wire \op_mem_65_20_reg_n_85_[1] ;
  wire \op_mem_65_20_reg_n_86_[0] ;
  wire \op_mem_65_20_reg_n_86_[1] ;
  wire \op_mem_65_20_reg_n_87_[0] ;
  wire \op_mem_65_20_reg_n_87_[1] ;
  wire \op_mem_65_20_reg_n_88_[0] ;
  wire \op_mem_65_20_reg_n_88_[1] ;
  wire \op_mem_65_20_reg_n_89_[0] ;
  wire \op_mem_65_20_reg_n_89_[1] ;
  wire \op_mem_65_20_reg_n_90_[0] ;
  wire \op_mem_65_20_reg_n_90_[1] ;
  wire \op_mem_65_20_reg_n_91_[0] ;
  wire \op_mem_65_20_reg_n_91_[1] ;
  wire \op_mem_65_20_reg_n_92_[0] ;
  wire \op_mem_65_20_reg_n_92_[1] ;
  wire \op_mem_65_20_reg_n_93_[0] ;
  wire \op_mem_65_20_reg_n_93_[1] ;
  wire \op_mem_65_20_reg_n_94_[0] ;
  wire \op_mem_65_20_reg_n_94_[1] ;
  wire \op_mem_65_20_reg_n_95_[0] ;
  wire \op_mem_65_20_reg_n_95_[1] ;
  wire \op_mem_65_20_reg_n_96_[0] ;
  wire \op_mem_65_20_reg_n_96_[1] ;
  wire \op_mem_65_20_reg_n_97_[0] ;
  wire \op_mem_65_20_reg_n_97_[1] ;
  wire \op_mem_65_20_reg_n_98_[0] ;
  wire \op_mem_65_20_reg_n_98_[1] ;
  wire \op_mem_65_20_reg_n_99_[0] ;
  wire \op_mem_65_20_reg_n_99_[1] ;
  wire NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mult_46_56_OVERFLOW_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNDETECT_UNCONNECTED;
  wire NLW_mult_46_56_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mult_46_56_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mult_46_56_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mult_46_56_CARRYOUT_UNCONNECTED;
  wire \NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mult_46_56
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\op_mem_65_20_reg[2]_1 [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mult_46_56_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mult_46_56_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mult_46_56_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mult_46_56_OVERFLOW_UNCONNECTED),
        .P({mult_46_56_n_58,mult_46_56_n_59,mult_46_56_n_60,mult_46_56_n_61,mult_46_56_n_62,mult_46_56_n_63,mult_46_56_n_64,mult_46_56_n_65,mult_46_56_n_66,mult_46_56_n_67,mult_46_56_n_68,mult_46_56_n_69,mult_46_56_n_70,mult_46_56_n_71,mult_46_56_n_72,mult_46_56_n_73,mult_46_56_n_74,mult_46_56_n_75,mult_46_56_n_76,mult_46_56_n_77,mult_46_56_n_78,mult_46_56_n_79,mult_46_56_n_80,mult_46_56_n_81,mult_46_56_n_82,mult_46_56_n_83,mult_46_56_n_84,mult_46_56_n_85,mult_46_56_n_86,mult_46_56_n_87,mult_46_56_n_88,mult_46_56_n_89,mult_46_56_n_90,mult_46_56_n_91,mult_46_56_n_92,mult_46_56_n_93,mult_46_56_n_94,mult_46_56_n_95,mult_46_56_n_96,mult_46_56_n_97,mult_46_56_n_98,mult_46_56_n_99,mult_46_56_n_100,mult_46_56_n_101,mult_46_56_n_102,mult_46_56_n_103,mult_46_56_n_104,mult_46_56_n_105}),
        .PATTERNBDETECT(NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mult_46_56_PATTERNDETECT_UNCONNECTED),
        .PCIN({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .PCOUT({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mult_46_56_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\op_mem_65_20_reg[1]_1 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\op_mem_65_20_reg[1]_0 [16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[0] ,\op_mem_65_20_reg_n_59_[0] ,\op_mem_65_20_reg_n_60_[0] ,\op_mem_65_20_reg_n_61_[0] ,\op_mem_65_20_reg_n_62_[0] ,\op_mem_65_20_reg_n_63_[0] ,\op_mem_65_20_reg_n_64_[0] ,\op_mem_65_20_reg_n_65_[0] ,\op_mem_65_20_reg_n_66_[0] ,\op_mem_65_20_reg_n_67_[0] ,\op_mem_65_20_reg_n_68_[0] ,\op_mem_65_20_reg_n_69_[0] ,\op_mem_65_20_reg_n_70_[0] ,\op_mem_65_20_reg_n_71_[0] ,\op_mem_65_20_reg_n_72_[0] ,\op_mem_65_20_reg_n_73_[0] ,\op_mem_65_20_reg_n_74_[0] ,\op_mem_65_20_reg_n_75_[0] ,\op_mem_65_20_reg_n_76_[0] ,\op_mem_65_20_reg_n_77_[0] ,\op_mem_65_20_reg_n_78_[0] ,\op_mem_65_20_reg_n_79_[0] ,\op_mem_65_20_reg_n_80_[0] ,\op_mem_65_20_reg_n_81_[0] ,\op_mem_65_20_reg_n_82_[0] ,\op_mem_65_20_reg_n_83_[0] ,\op_mem_65_20_reg_n_84_[0] ,\op_mem_65_20_reg_n_85_[0] ,\op_mem_65_20_reg_n_86_[0] ,\op_mem_65_20_reg_n_87_[0] ,\op_mem_65_20_reg_n_88_[0] ,\op_mem_65_20_reg_n_89_[0] ,\op_mem_65_20_reg_n_90_[0] ,\op_mem_65_20_reg_n_91_[0] ,\op_mem_65_20_reg_n_92_[0] ,\op_mem_65_20_reg_n_93_[0] ,\op_mem_65_20_reg_n_94_[0] ,\op_mem_65_20_reg_n_95_[0] ,\op_mem_65_20_reg_n_96_[0] ,\op_mem_65_20_reg_n_97_[0] ,\op_mem_65_20_reg_n_98_[0] ,\op_mem_65_20_reg_n_99_[0] ,\op_mem_65_20_reg_n_100_[0] ,\op_mem_65_20_reg_n_101_[0] ,\op_mem_65_20_reg_n_102_[0] ,\op_mem_65_20_reg_n_103_[0] ,\op_mem_65_20_reg_n_104_[0] ,\op_mem_65_20_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[1] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\op_mem_65_20_reg[1]_1 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\op_mem_65_20_reg[1]_0 [31],\op_mem_65_20_reg[1]_0 [31],\op_mem_65_20_reg[1]_0 [31],\op_mem_65_20_reg[1]_0 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[1] ,\op_mem_65_20_reg_n_59_[1] ,\op_mem_65_20_reg_n_60_[1] ,\op_mem_65_20_reg_n_61_[1] ,\op_mem_65_20_reg_n_62_[1] ,\op_mem_65_20_reg_n_63_[1] ,\op_mem_65_20_reg_n_64_[1] ,\op_mem_65_20_reg_n_65_[1] ,\op_mem_65_20_reg_n_66_[1] ,\op_mem_65_20_reg_n_67_[1] ,\op_mem_65_20_reg_n_68_[1] ,\op_mem_65_20_reg_n_69_[1] ,\op_mem_65_20_reg_n_70_[1] ,\op_mem_65_20_reg_n_71_[1] ,\op_mem_65_20_reg_n_72_[1] ,\op_mem_65_20_reg_n_73_[1] ,\op_mem_65_20_reg_n_74_[1] ,\op_mem_65_20_reg_n_75_[1] ,\op_mem_65_20_reg_n_76_[1] ,\op_mem_65_20_reg_n_77_[1] ,\op_mem_65_20_reg_n_78_[1] ,\op_mem_65_20_reg_n_79_[1] ,\op_mem_65_20_reg_n_80_[1] ,\op_mem_65_20_reg_n_81_[1] ,\op_mem_65_20_reg_n_82_[1] ,\op_mem_65_20_reg_n_83_[1] ,\op_mem_65_20_reg_n_84_[1] ,\op_mem_65_20_reg_n_85_[1] ,\op_mem_65_20_reg_n_86_[1] ,\op_mem_65_20_reg_n_87_[1] ,\op_mem_65_20_reg_n_88_[1] ,\op_mem_65_20_reg_n_89_[1] ,\op_mem_65_20_reg_n_90_[1] ,\op_mem_65_20_reg_n_91_[1] ,\op_mem_65_20_reg_n_92_[1] ,\op_mem_65_20_reg_n_93_[1] ,\op_mem_65_20_reg_n_94_[1] ,\op_mem_65_20_reg_n_95_[1] ,\op_mem_65_20_reg_n_96_[1] ,\op_mem_65_20_reg_n_97_[1] ,\op_mem_65_20_reg_n_98_[1] ,\op_mem_65_20_reg_n_99_[1] ,\op_mem_65_20_reg_n_100_[1] ,\op_mem_65_20_reg_n_101_[1] ,\op_mem_65_20_reg_n_102_[1] ,\op_mem_65_20_reg_n_103_[1] ,\op_mem_65_20_reg_n_104_[1] ,\op_mem_65_20_reg_n_105_[1] }),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .PCOUT({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_105_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_95_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_94_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_93_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_92_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_91_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_90_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_89_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_104_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_103_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_102_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_101_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_100_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_99_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_98_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_97_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_96_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[2] 
       (.A({\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\op_mem_65_20_reg[2]_1 [31],\op_mem_65_20_reg[2]_1 [31],\op_mem_65_20_reg[2]_1 [31],\op_mem_65_20_reg[2]_1 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[2] ,\op_mem_65_20_reg_n_59_[2] ,\op_mem_65_20_reg_n_60_[2] ,\op_mem_65_20_reg_n_61_[2] ,\op_mem_65_20_reg_n_62_[2] ,\op_mem_65_20_reg_n_63_[2] ,\op_mem_65_20_reg_n_64_[2] ,\op_mem_65_20_reg_n_65_[2] ,\op_mem_65_20_reg_n_66_[2] ,\op_mem_65_20_reg_n_67_[2] ,\op_mem_65_20_reg_n_68_[2] ,\op_mem_65_20_reg_n_69_[2] ,\op_mem_65_20_reg_n_70_[2] ,\op_mem_65_20_reg_n_71_[2] ,\op_mem_65_20_reg_n_72_[2] ,\op_mem_65_20_reg_n_73_[2] ,\op_mem_65_20_reg_n_74_[2] ,\op_mem_65_20_reg_n_75_[2] ,\op_mem_65_20_reg_n_76_[2] ,\op_mem_65_20_reg[2]__0 [62:34]}),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .PCOUT(\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][0] ),
        .Q(\op_mem_65_20_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_105),
        .Q(\op_mem_65_20_reg[2]__0 [17]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][10] ),
        .Q(\op_mem_65_20_reg[2]__0 [10]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_95),
        .Q(\op_mem_65_20_reg[2]__0 [27]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][11] ),
        .Q(\op_mem_65_20_reg[2]__0 [11]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_94),
        .Q(\op_mem_65_20_reg[2]__0 [28]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][12] ),
        .Q(\op_mem_65_20_reg[2]__0 [12]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_93),
        .Q(\op_mem_65_20_reg[2]__0 [29]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][13] ),
        .Q(\op_mem_65_20_reg[2]__0 [13]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_92),
        .Q(\op_mem_65_20_reg[2]__0 [30]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][14] ),
        .Q(\op_mem_65_20_reg[2]__0 [14]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_91),
        .Q(\op_mem_65_20_reg[2]__0 [31]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][15] ),
        .Q(\op_mem_65_20_reg[2]__0 [15]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_90),
        .Q(\op_mem_65_20_reg[2]__0 [32]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][16] ),
        .Q(\op_mem_65_20_reg[2]__0 [16]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_89),
        .Q(\op_mem_65_20_reg[2]__0 [33]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][1] ),
        .Q(\op_mem_65_20_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_104),
        .Q(\op_mem_65_20_reg[2]__0 [18]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][2] ),
        .Q(\op_mem_65_20_reg[2]__0 [2]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_103),
        .Q(\op_mem_65_20_reg[2]__0 [19]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][3] ),
        .Q(\op_mem_65_20_reg[2]__0 [3]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_102),
        .Q(\op_mem_65_20_reg[2]__0 [20]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][4] ),
        .Q(\op_mem_65_20_reg[2]__0 [4]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_101),
        .Q(\op_mem_65_20_reg[2]__0 [21]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][5] ),
        .Q(\op_mem_65_20_reg[2]__0 [5]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_100),
        .Q(\op_mem_65_20_reg[2]__0 [22]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][6] ),
        .Q(\op_mem_65_20_reg[2]__0 [6]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_99),
        .Q(\op_mem_65_20_reg[2]__0 [23]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][7] ),
        .Q(\op_mem_65_20_reg[2]__0 [7]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_98),
        .Q(\op_mem_65_20_reg[2]__0 [24]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][8] ),
        .Q(\op_mem_65_20_reg[2]__0 [8]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_97),
        .Q(\op_mem_65_20_reg[2]__0 [25]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][9] ),
        .Q(\op_mem_65_20_reg[2]__0 [9]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_96),
        .Q(\op_mem_65_20_reg[2]__0 [26]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mult_cc9e178922" *) 
module system_vv_model_0_0_sysgen_mult_cc9e178922_141
   (\op_mem_65_20_reg[2]__0 ,
    clk,
    cast_internal_ip_40_3_convert,
    o,
    q);
  output [62:0]\op_mem_65_20_reg[2]__0 ;
  input clk;
  input [31:0]cast_internal_ip_40_3_convert;
  input [16:0]o;
  input [14:0]q;

  wire [31:0]cast_internal_ip_40_3_convert;
  wire clk;
  wire mult_46_56_n_100;
  wire mult_46_56_n_101;
  wire mult_46_56_n_102;
  wire mult_46_56_n_103;
  wire mult_46_56_n_104;
  wire mult_46_56_n_105;
  wire mult_46_56_n_106;
  wire mult_46_56_n_107;
  wire mult_46_56_n_108;
  wire mult_46_56_n_109;
  wire mult_46_56_n_110;
  wire mult_46_56_n_111;
  wire mult_46_56_n_112;
  wire mult_46_56_n_113;
  wire mult_46_56_n_114;
  wire mult_46_56_n_115;
  wire mult_46_56_n_116;
  wire mult_46_56_n_117;
  wire mult_46_56_n_118;
  wire mult_46_56_n_119;
  wire mult_46_56_n_120;
  wire mult_46_56_n_121;
  wire mult_46_56_n_122;
  wire mult_46_56_n_123;
  wire mult_46_56_n_124;
  wire mult_46_56_n_125;
  wire mult_46_56_n_126;
  wire mult_46_56_n_127;
  wire mult_46_56_n_128;
  wire mult_46_56_n_129;
  wire mult_46_56_n_130;
  wire mult_46_56_n_131;
  wire mult_46_56_n_132;
  wire mult_46_56_n_133;
  wire mult_46_56_n_134;
  wire mult_46_56_n_135;
  wire mult_46_56_n_136;
  wire mult_46_56_n_137;
  wire mult_46_56_n_138;
  wire mult_46_56_n_139;
  wire mult_46_56_n_140;
  wire mult_46_56_n_141;
  wire mult_46_56_n_142;
  wire mult_46_56_n_143;
  wire mult_46_56_n_144;
  wire mult_46_56_n_145;
  wire mult_46_56_n_146;
  wire mult_46_56_n_147;
  wire mult_46_56_n_148;
  wire mult_46_56_n_149;
  wire mult_46_56_n_150;
  wire mult_46_56_n_151;
  wire mult_46_56_n_152;
  wire mult_46_56_n_153;
  wire mult_46_56_n_58;
  wire mult_46_56_n_59;
  wire mult_46_56_n_60;
  wire mult_46_56_n_61;
  wire mult_46_56_n_62;
  wire mult_46_56_n_63;
  wire mult_46_56_n_64;
  wire mult_46_56_n_65;
  wire mult_46_56_n_66;
  wire mult_46_56_n_67;
  wire mult_46_56_n_68;
  wire mult_46_56_n_69;
  wire mult_46_56_n_70;
  wire mult_46_56_n_71;
  wire mult_46_56_n_72;
  wire mult_46_56_n_73;
  wire mult_46_56_n_74;
  wire mult_46_56_n_75;
  wire mult_46_56_n_76;
  wire mult_46_56_n_77;
  wire mult_46_56_n_78;
  wire mult_46_56_n_79;
  wire mult_46_56_n_80;
  wire mult_46_56_n_81;
  wire mult_46_56_n_82;
  wire mult_46_56_n_83;
  wire mult_46_56_n_84;
  wire mult_46_56_n_85;
  wire mult_46_56_n_86;
  wire mult_46_56_n_87;
  wire mult_46_56_n_88;
  wire mult_46_56_n_89;
  wire mult_46_56_n_90;
  wire mult_46_56_n_91;
  wire mult_46_56_n_92;
  wire mult_46_56_n_93;
  wire mult_46_56_n_94;
  wire mult_46_56_n_95;
  wire mult_46_56_n_96;
  wire mult_46_56_n_97;
  wire mult_46_56_n_98;
  wire mult_46_56_n_99;
  wire [16:0]o;
  wire [62:0]\op_mem_65_20_reg[2]__0 ;
  wire \op_mem_65_20_reg_n_0_[1][0] ;
  wire \op_mem_65_20_reg_n_0_[1][10] ;
  wire \op_mem_65_20_reg_n_0_[1][11] ;
  wire \op_mem_65_20_reg_n_0_[1][12] ;
  wire \op_mem_65_20_reg_n_0_[1][13] ;
  wire \op_mem_65_20_reg_n_0_[1][14] ;
  wire \op_mem_65_20_reg_n_0_[1][15] ;
  wire \op_mem_65_20_reg_n_0_[1][16] ;
  wire \op_mem_65_20_reg_n_0_[1][1] ;
  wire \op_mem_65_20_reg_n_0_[1][2] ;
  wire \op_mem_65_20_reg_n_0_[1][3] ;
  wire \op_mem_65_20_reg_n_0_[1][4] ;
  wire \op_mem_65_20_reg_n_0_[1][5] ;
  wire \op_mem_65_20_reg_n_0_[1][6] ;
  wire \op_mem_65_20_reg_n_0_[1][7] ;
  wire \op_mem_65_20_reg_n_0_[1][8] ;
  wire \op_mem_65_20_reg_n_0_[1][9] ;
  wire \op_mem_65_20_reg_n_100_[0] ;
  wire \op_mem_65_20_reg_n_101_[0] ;
  wire \op_mem_65_20_reg_n_102_[0] ;
  wire \op_mem_65_20_reg_n_103_[0] ;
  wire \op_mem_65_20_reg_n_104_[0] ;
  wire \op_mem_65_20_reg_n_105_[0] ;
  wire \op_mem_65_20_reg_n_106_[0] ;
  wire \op_mem_65_20_reg_n_106_[1] ;
  wire \op_mem_65_20_reg_n_107_[0] ;
  wire \op_mem_65_20_reg_n_107_[1] ;
  wire \op_mem_65_20_reg_n_108_[0] ;
  wire \op_mem_65_20_reg_n_108_[1] ;
  wire \op_mem_65_20_reg_n_109_[0] ;
  wire \op_mem_65_20_reg_n_109_[1] ;
  wire \op_mem_65_20_reg_n_110_[0] ;
  wire \op_mem_65_20_reg_n_110_[1] ;
  wire \op_mem_65_20_reg_n_111_[0] ;
  wire \op_mem_65_20_reg_n_111_[1] ;
  wire \op_mem_65_20_reg_n_112_[0] ;
  wire \op_mem_65_20_reg_n_112_[1] ;
  wire \op_mem_65_20_reg_n_113_[0] ;
  wire \op_mem_65_20_reg_n_113_[1] ;
  wire \op_mem_65_20_reg_n_114_[0] ;
  wire \op_mem_65_20_reg_n_114_[1] ;
  wire \op_mem_65_20_reg_n_115_[0] ;
  wire \op_mem_65_20_reg_n_115_[1] ;
  wire \op_mem_65_20_reg_n_116_[0] ;
  wire \op_mem_65_20_reg_n_116_[1] ;
  wire \op_mem_65_20_reg_n_117_[0] ;
  wire \op_mem_65_20_reg_n_117_[1] ;
  wire \op_mem_65_20_reg_n_118_[0] ;
  wire \op_mem_65_20_reg_n_118_[1] ;
  wire \op_mem_65_20_reg_n_119_[0] ;
  wire \op_mem_65_20_reg_n_119_[1] ;
  wire \op_mem_65_20_reg_n_120_[0] ;
  wire \op_mem_65_20_reg_n_120_[1] ;
  wire \op_mem_65_20_reg_n_121_[0] ;
  wire \op_mem_65_20_reg_n_121_[1] ;
  wire \op_mem_65_20_reg_n_122_[0] ;
  wire \op_mem_65_20_reg_n_122_[1] ;
  wire \op_mem_65_20_reg_n_123_[0] ;
  wire \op_mem_65_20_reg_n_123_[1] ;
  wire \op_mem_65_20_reg_n_124_[0] ;
  wire \op_mem_65_20_reg_n_124_[1] ;
  wire \op_mem_65_20_reg_n_125_[0] ;
  wire \op_mem_65_20_reg_n_125_[1] ;
  wire \op_mem_65_20_reg_n_126_[0] ;
  wire \op_mem_65_20_reg_n_126_[1] ;
  wire \op_mem_65_20_reg_n_127_[0] ;
  wire \op_mem_65_20_reg_n_127_[1] ;
  wire \op_mem_65_20_reg_n_128_[0] ;
  wire \op_mem_65_20_reg_n_128_[1] ;
  wire \op_mem_65_20_reg_n_129_[0] ;
  wire \op_mem_65_20_reg_n_129_[1] ;
  wire \op_mem_65_20_reg_n_130_[0] ;
  wire \op_mem_65_20_reg_n_130_[1] ;
  wire \op_mem_65_20_reg_n_131_[0] ;
  wire \op_mem_65_20_reg_n_131_[1] ;
  wire \op_mem_65_20_reg_n_132_[0] ;
  wire \op_mem_65_20_reg_n_132_[1] ;
  wire \op_mem_65_20_reg_n_133_[0] ;
  wire \op_mem_65_20_reg_n_133_[1] ;
  wire \op_mem_65_20_reg_n_134_[0] ;
  wire \op_mem_65_20_reg_n_134_[1] ;
  wire \op_mem_65_20_reg_n_135_[0] ;
  wire \op_mem_65_20_reg_n_135_[1] ;
  wire \op_mem_65_20_reg_n_136_[0] ;
  wire \op_mem_65_20_reg_n_136_[1] ;
  wire \op_mem_65_20_reg_n_137_[0] ;
  wire \op_mem_65_20_reg_n_137_[1] ;
  wire \op_mem_65_20_reg_n_138_[0] ;
  wire \op_mem_65_20_reg_n_138_[1] ;
  wire \op_mem_65_20_reg_n_139_[0] ;
  wire \op_mem_65_20_reg_n_139_[1] ;
  wire \op_mem_65_20_reg_n_140_[0] ;
  wire \op_mem_65_20_reg_n_140_[1] ;
  wire \op_mem_65_20_reg_n_141_[0] ;
  wire \op_mem_65_20_reg_n_141_[1] ;
  wire \op_mem_65_20_reg_n_142_[0] ;
  wire \op_mem_65_20_reg_n_142_[1] ;
  wire \op_mem_65_20_reg_n_143_[0] ;
  wire \op_mem_65_20_reg_n_143_[1] ;
  wire \op_mem_65_20_reg_n_144_[0] ;
  wire \op_mem_65_20_reg_n_144_[1] ;
  wire \op_mem_65_20_reg_n_145_[0] ;
  wire \op_mem_65_20_reg_n_145_[1] ;
  wire \op_mem_65_20_reg_n_146_[0] ;
  wire \op_mem_65_20_reg_n_146_[1] ;
  wire \op_mem_65_20_reg_n_147_[0] ;
  wire \op_mem_65_20_reg_n_147_[1] ;
  wire \op_mem_65_20_reg_n_148_[0] ;
  wire \op_mem_65_20_reg_n_148_[1] ;
  wire \op_mem_65_20_reg_n_149_[0] ;
  wire \op_mem_65_20_reg_n_149_[1] ;
  wire \op_mem_65_20_reg_n_150_[0] ;
  wire \op_mem_65_20_reg_n_150_[1] ;
  wire \op_mem_65_20_reg_n_151_[0] ;
  wire \op_mem_65_20_reg_n_151_[1] ;
  wire \op_mem_65_20_reg_n_152_[0] ;
  wire \op_mem_65_20_reg_n_152_[1] ;
  wire \op_mem_65_20_reg_n_153_[0] ;
  wire \op_mem_65_20_reg_n_153_[1] ;
  wire \op_mem_65_20_reg_n_58_[0] ;
  wire \op_mem_65_20_reg_n_58_[2] ;
  wire \op_mem_65_20_reg_n_59_[0] ;
  wire \op_mem_65_20_reg_n_59_[2] ;
  wire \op_mem_65_20_reg_n_60_[0] ;
  wire \op_mem_65_20_reg_n_60_[2] ;
  wire \op_mem_65_20_reg_n_61_[0] ;
  wire \op_mem_65_20_reg_n_61_[2] ;
  wire \op_mem_65_20_reg_n_62_[0] ;
  wire \op_mem_65_20_reg_n_62_[2] ;
  wire \op_mem_65_20_reg_n_63_[0] ;
  wire \op_mem_65_20_reg_n_63_[2] ;
  wire \op_mem_65_20_reg_n_64_[0] ;
  wire \op_mem_65_20_reg_n_64_[2] ;
  wire \op_mem_65_20_reg_n_65_[0] ;
  wire \op_mem_65_20_reg_n_65_[2] ;
  wire \op_mem_65_20_reg_n_66_[0] ;
  wire \op_mem_65_20_reg_n_66_[2] ;
  wire \op_mem_65_20_reg_n_67_[0] ;
  wire \op_mem_65_20_reg_n_67_[2] ;
  wire \op_mem_65_20_reg_n_68_[0] ;
  wire \op_mem_65_20_reg_n_68_[2] ;
  wire \op_mem_65_20_reg_n_69_[0] ;
  wire \op_mem_65_20_reg_n_69_[2] ;
  wire \op_mem_65_20_reg_n_70_[0] ;
  wire \op_mem_65_20_reg_n_70_[2] ;
  wire \op_mem_65_20_reg_n_71_[0] ;
  wire \op_mem_65_20_reg_n_71_[2] ;
  wire \op_mem_65_20_reg_n_72_[0] ;
  wire \op_mem_65_20_reg_n_72_[2] ;
  wire \op_mem_65_20_reg_n_73_[0] ;
  wire \op_mem_65_20_reg_n_73_[2] ;
  wire \op_mem_65_20_reg_n_74_[0] ;
  wire \op_mem_65_20_reg_n_74_[2] ;
  wire \op_mem_65_20_reg_n_75_[0] ;
  wire \op_mem_65_20_reg_n_75_[2] ;
  wire \op_mem_65_20_reg_n_76_[0] ;
  wire \op_mem_65_20_reg_n_76_[2] ;
  wire \op_mem_65_20_reg_n_77_[0] ;
  wire \op_mem_65_20_reg_n_78_[0] ;
  wire \op_mem_65_20_reg_n_79_[0] ;
  wire \op_mem_65_20_reg_n_80_[0] ;
  wire \op_mem_65_20_reg_n_81_[0] ;
  wire \op_mem_65_20_reg_n_82_[0] ;
  wire \op_mem_65_20_reg_n_83_[0] ;
  wire \op_mem_65_20_reg_n_84_[0] ;
  wire \op_mem_65_20_reg_n_85_[0] ;
  wire \op_mem_65_20_reg_n_86_[0] ;
  wire \op_mem_65_20_reg_n_87_[0] ;
  wire \op_mem_65_20_reg_n_88_[0] ;
  wire \op_mem_65_20_reg_n_89_[0] ;
  wire \op_mem_65_20_reg_n_90_[0] ;
  wire \op_mem_65_20_reg_n_91_[0] ;
  wire \op_mem_65_20_reg_n_92_[0] ;
  wire \op_mem_65_20_reg_n_93_[0] ;
  wire \op_mem_65_20_reg_n_94_[0] ;
  wire \op_mem_65_20_reg_n_95_[0] ;
  wire \op_mem_65_20_reg_n_96_[0] ;
  wire \op_mem_65_20_reg_n_97_[0] ;
  wire \op_mem_65_20_reg_n_98_[0] ;
  wire \op_mem_65_20_reg_n_99_[0] ;
  wire [14:0]q;
  wire NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mult_46_56_OVERFLOW_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNDETECT_UNCONNECTED;
  wire NLW_mult_46_56_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mult_46_56_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mult_46_56_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mult_46_56_CARRYOUT_UNCONNECTED;
  wire \NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_op_mem_65_20_reg[1]_P_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mult_46_56
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cast_internal_ip_40_3_convert[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mult_46_56_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q[14],q[14],q[14],q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mult_46_56_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mult_46_56_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mult_46_56_OVERFLOW_UNCONNECTED),
        .P({mult_46_56_n_58,mult_46_56_n_59,mult_46_56_n_60,mult_46_56_n_61,mult_46_56_n_62,mult_46_56_n_63,mult_46_56_n_64,mult_46_56_n_65,mult_46_56_n_66,mult_46_56_n_67,mult_46_56_n_68,mult_46_56_n_69,mult_46_56_n_70,mult_46_56_n_71,mult_46_56_n_72,mult_46_56_n_73,mult_46_56_n_74,mult_46_56_n_75,mult_46_56_n_76,mult_46_56_n_77,mult_46_56_n_78,mult_46_56_n_79,mult_46_56_n_80,mult_46_56_n_81,mult_46_56_n_82,mult_46_56_n_83,mult_46_56_n_84,mult_46_56_n_85,mult_46_56_n_86,mult_46_56_n_87,mult_46_56_n_88,mult_46_56_n_89,mult_46_56_n_90,mult_46_56_n_91,mult_46_56_n_92,mult_46_56_n_93,mult_46_56_n_94,mult_46_56_n_95,mult_46_56_n_96,mult_46_56_n_97,mult_46_56_n_98,mult_46_56_n_99,mult_46_56_n_100,mult_46_56_n_101,mult_46_56_n_102,mult_46_56_n_103,mult_46_56_n_104,mult_46_56_n_105}),
        .PATTERNBDETECT(NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mult_46_56_PATTERNDETECT_UNCONNECTED),
        .PCIN({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .PCOUT({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mult_46_56_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,o}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,cast_internal_ip_40_3_convert[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[0] ,\op_mem_65_20_reg_n_59_[0] ,\op_mem_65_20_reg_n_60_[0] ,\op_mem_65_20_reg_n_61_[0] ,\op_mem_65_20_reg_n_62_[0] ,\op_mem_65_20_reg_n_63_[0] ,\op_mem_65_20_reg_n_64_[0] ,\op_mem_65_20_reg_n_65_[0] ,\op_mem_65_20_reg_n_66_[0] ,\op_mem_65_20_reg_n_67_[0] ,\op_mem_65_20_reg_n_68_[0] ,\op_mem_65_20_reg_n_69_[0] ,\op_mem_65_20_reg_n_70_[0] ,\op_mem_65_20_reg_n_71_[0] ,\op_mem_65_20_reg_n_72_[0] ,\op_mem_65_20_reg_n_73_[0] ,\op_mem_65_20_reg_n_74_[0] ,\op_mem_65_20_reg_n_75_[0] ,\op_mem_65_20_reg_n_76_[0] ,\op_mem_65_20_reg_n_77_[0] ,\op_mem_65_20_reg_n_78_[0] ,\op_mem_65_20_reg_n_79_[0] ,\op_mem_65_20_reg_n_80_[0] ,\op_mem_65_20_reg_n_81_[0] ,\op_mem_65_20_reg_n_82_[0] ,\op_mem_65_20_reg_n_83_[0] ,\op_mem_65_20_reg_n_84_[0] ,\op_mem_65_20_reg_n_85_[0] ,\op_mem_65_20_reg_n_86_[0] ,\op_mem_65_20_reg_n_87_[0] ,\op_mem_65_20_reg_n_88_[0] ,\op_mem_65_20_reg_n_89_[0] ,\op_mem_65_20_reg_n_90_[0] ,\op_mem_65_20_reg_n_91_[0] ,\op_mem_65_20_reg_n_92_[0] ,\op_mem_65_20_reg_n_93_[0] ,\op_mem_65_20_reg_n_94_[0] ,\op_mem_65_20_reg_n_95_[0] ,\op_mem_65_20_reg_n_96_[0] ,\op_mem_65_20_reg_n_97_[0] ,\op_mem_65_20_reg_n_98_[0] ,\op_mem_65_20_reg_n_99_[0] ,\op_mem_65_20_reg_n_100_[0] ,\op_mem_65_20_reg_n_101_[0] ,\op_mem_65_20_reg_n_102_[0] ,\op_mem_65_20_reg_n_103_[0] ,\op_mem_65_20_reg_n_104_[0] ,\op_mem_65_20_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[1] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,o}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_op_mem_65_20_reg[1]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .PCOUT({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_105_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_95_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_94_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_93_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_92_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_91_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_90_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_89_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_104_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_103_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_102_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_101_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_100_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_99_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_98_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_97_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_96_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[2] 
       (.A({q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[2] ,\op_mem_65_20_reg_n_59_[2] ,\op_mem_65_20_reg_n_60_[2] ,\op_mem_65_20_reg_n_61_[2] ,\op_mem_65_20_reg_n_62_[2] ,\op_mem_65_20_reg_n_63_[2] ,\op_mem_65_20_reg_n_64_[2] ,\op_mem_65_20_reg_n_65_[2] ,\op_mem_65_20_reg_n_66_[2] ,\op_mem_65_20_reg_n_67_[2] ,\op_mem_65_20_reg_n_68_[2] ,\op_mem_65_20_reg_n_69_[2] ,\op_mem_65_20_reg_n_70_[2] ,\op_mem_65_20_reg_n_71_[2] ,\op_mem_65_20_reg_n_72_[2] ,\op_mem_65_20_reg_n_73_[2] ,\op_mem_65_20_reg_n_74_[2] ,\op_mem_65_20_reg_n_75_[2] ,\op_mem_65_20_reg_n_76_[2] ,\op_mem_65_20_reg[2]__0 [62:34]}),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .PCOUT(\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][0] ),
        .Q(\op_mem_65_20_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_105),
        .Q(\op_mem_65_20_reg[2]__0 [17]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][10] ),
        .Q(\op_mem_65_20_reg[2]__0 [10]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_95),
        .Q(\op_mem_65_20_reg[2]__0 [27]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][11] ),
        .Q(\op_mem_65_20_reg[2]__0 [11]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_94),
        .Q(\op_mem_65_20_reg[2]__0 [28]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][12] ),
        .Q(\op_mem_65_20_reg[2]__0 [12]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_93),
        .Q(\op_mem_65_20_reg[2]__0 [29]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][13] ),
        .Q(\op_mem_65_20_reg[2]__0 [13]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_92),
        .Q(\op_mem_65_20_reg[2]__0 [30]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][14] ),
        .Q(\op_mem_65_20_reg[2]__0 [14]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_91),
        .Q(\op_mem_65_20_reg[2]__0 [31]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][15] ),
        .Q(\op_mem_65_20_reg[2]__0 [15]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_90),
        .Q(\op_mem_65_20_reg[2]__0 [32]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][16] ),
        .Q(\op_mem_65_20_reg[2]__0 [16]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_89),
        .Q(\op_mem_65_20_reg[2]__0 [33]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][1] ),
        .Q(\op_mem_65_20_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_104),
        .Q(\op_mem_65_20_reg[2]__0 [18]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][2] ),
        .Q(\op_mem_65_20_reg[2]__0 [2]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_103),
        .Q(\op_mem_65_20_reg[2]__0 [19]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][3] ),
        .Q(\op_mem_65_20_reg[2]__0 [3]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_102),
        .Q(\op_mem_65_20_reg[2]__0 [20]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][4] ),
        .Q(\op_mem_65_20_reg[2]__0 [4]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_101),
        .Q(\op_mem_65_20_reg[2]__0 [21]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][5] ),
        .Q(\op_mem_65_20_reg[2]__0 [5]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_100),
        .Q(\op_mem_65_20_reg[2]__0 [22]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][6] ),
        .Q(\op_mem_65_20_reg[2]__0 [6]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_99),
        .Q(\op_mem_65_20_reg[2]__0 [23]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][7] ),
        .Q(\op_mem_65_20_reg[2]__0 [7]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_98),
        .Q(\op_mem_65_20_reg[2]__0 [24]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][8] ),
        .Q(\op_mem_65_20_reg[2]__0 [8]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_97),
        .Q(\op_mem_65_20_reg[2]__0 [25]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][9] ),
        .Q(\op_mem_65_20_reg[2]__0 [9]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_96),
        .Q(\op_mem_65_20_reg[2]__0 [26]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mult_cc9e178922" *) 
module system_vv_model_0_0_sysgen_mult_cc9e178922_142
   (\op_mem_65_20_reg[2]_0 ,
    S,
    \op_mem_65_20_reg[2][7]_0 ,
    \op_mem_65_20_reg[2][11]_0 ,
    \op_mem_65_20_reg[2][15]_0 ,
    \op_mem_65_20_reg[2][2]__0_0 ,
    \op_mem_65_20_reg[2][6]__0_0 ,
    \op_mem_65_20_reg[2][10]__0_0 ,
    \op_mem_65_20_reg[2][14]__0_0 ,
    \op_mem_65_20_reg[2]_1 ,
    \op_mem_65_20_reg[2]_2 ,
    \op_mem_65_20_reg[2]_3 ,
    \op_mem_65_20_reg[2]_4 ,
    \op_mem_65_20_reg[2]_5 ,
    \op_mem_65_20_reg[2]_6 ,
    \op_mem_65_20_reg[2]_7 ,
    \op_mem_65_20_reg[2]_8 ,
    clk,
    \op_mem_65_20_reg[1]_0 ,
    o,
    q,
    \op_mem_65_20_reg[2]_9 ,
    Q,
    \op_mem_91_20_reg[0][35] ,
    P);
  output [61:0]\op_mem_65_20_reg[2]_0 ;
  output [3:0]S;
  output [3:0]\op_mem_65_20_reg[2][7]_0 ;
  output [3:0]\op_mem_65_20_reg[2][11]_0 ;
  output [3:0]\op_mem_65_20_reg[2][15]_0 ;
  output [3:0]\op_mem_65_20_reg[2][2]__0_0 ;
  output [3:0]\op_mem_65_20_reg[2][6]__0_0 ;
  output [3:0]\op_mem_65_20_reg[2][10]__0_0 ;
  output [3:0]\op_mem_65_20_reg[2][14]__0_0 ;
  output [3:0]\op_mem_65_20_reg[2]_1 ;
  output [3:0]\op_mem_65_20_reg[2]_2 ;
  output [3:0]\op_mem_65_20_reg[2]_3 ;
  output [3:0]\op_mem_65_20_reg[2]_4 ;
  output [3:0]\op_mem_65_20_reg[2]_5 ;
  output [3:0]\op_mem_65_20_reg[2]_6 ;
  output [3:0]\op_mem_65_20_reg[2]_7 ;
  output [2:0]\op_mem_65_20_reg[2]_8 ;
  input clk;
  input [31:0]\op_mem_65_20_reg[1]_0 ;
  input [16:0]o;
  input [14:0]q;
  input [31:0]\op_mem_65_20_reg[2]_9 ;
  input [16:0]Q;
  input [16:0]\op_mem_91_20_reg[0][35] ;
  input [28:0]P;

  wire [28:0]P;
  wire [16:0]Q;
  wire [3:0]S;
  wire clk;
  wire mult_46_56_n_100;
  wire mult_46_56_n_101;
  wire mult_46_56_n_102;
  wire mult_46_56_n_103;
  wire mult_46_56_n_104;
  wire mult_46_56_n_105;
  wire mult_46_56_n_106;
  wire mult_46_56_n_107;
  wire mult_46_56_n_108;
  wire mult_46_56_n_109;
  wire mult_46_56_n_110;
  wire mult_46_56_n_111;
  wire mult_46_56_n_112;
  wire mult_46_56_n_113;
  wire mult_46_56_n_114;
  wire mult_46_56_n_115;
  wire mult_46_56_n_116;
  wire mult_46_56_n_117;
  wire mult_46_56_n_118;
  wire mult_46_56_n_119;
  wire mult_46_56_n_120;
  wire mult_46_56_n_121;
  wire mult_46_56_n_122;
  wire mult_46_56_n_123;
  wire mult_46_56_n_124;
  wire mult_46_56_n_125;
  wire mult_46_56_n_126;
  wire mult_46_56_n_127;
  wire mult_46_56_n_128;
  wire mult_46_56_n_129;
  wire mult_46_56_n_130;
  wire mult_46_56_n_131;
  wire mult_46_56_n_132;
  wire mult_46_56_n_133;
  wire mult_46_56_n_134;
  wire mult_46_56_n_135;
  wire mult_46_56_n_136;
  wire mult_46_56_n_137;
  wire mult_46_56_n_138;
  wire mult_46_56_n_139;
  wire mult_46_56_n_140;
  wire mult_46_56_n_141;
  wire mult_46_56_n_142;
  wire mult_46_56_n_143;
  wire mult_46_56_n_144;
  wire mult_46_56_n_145;
  wire mult_46_56_n_146;
  wire mult_46_56_n_147;
  wire mult_46_56_n_148;
  wire mult_46_56_n_149;
  wire mult_46_56_n_150;
  wire mult_46_56_n_151;
  wire mult_46_56_n_152;
  wire mult_46_56_n_153;
  wire mult_46_56_n_58;
  wire mult_46_56_n_59;
  wire mult_46_56_n_60;
  wire mult_46_56_n_61;
  wire mult_46_56_n_62;
  wire mult_46_56_n_63;
  wire mult_46_56_n_64;
  wire mult_46_56_n_65;
  wire mult_46_56_n_66;
  wire mult_46_56_n_67;
  wire mult_46_56_n_68;
  wire mult_46_56_n_69;
  wire mult_46_56_n_70;
  wire mult_46_56_n_71;
  wire mult_46_56_n_72;
  wire mult_46_56_n_73;
  wire mult_46_56_n_74;
  wire mult_46_56_n_75;
  wire mult_46_56_n_76;
  wire mult_46_56_n_77;
  wire mult_46_56_n_78;
  wire mult_46_56_n_79;
  wire mult_46_56_n_80;
  wire mult_46_56_n_81;
  wire mult_46_56_n_82;
  wire mult_46_56_n_83;
  wire mult_46_56_n_84;
  wire mult_46_56_n_85;
  wire mult_46_56_n_86;
  wire mult_46_56_n_87;
  wire mult_46_56_n_88;
  wire mult_46_56_n_89;
  wire mult_46_56_n_90;
  wire mult_46_56_n_91;
  wire mult_46_56_n_92;
  wire mult_46_56_n_93;
  wire mult_46_56_n_94;
  wire mult_46_56_n_95;
  wire mult_46_56_n_96;
  wire mult_46_56_n_97;
  wire mult_46_56_n_98;
  wire mult_46_56_n_99;
  wire [16:0]o;
  wire [31:0]\op_mem_65_20_reg[1]_0 ;
  wire [3:0]\op_mem_65_20_reg[2][10]__0_0 ;
  wire [3:0]\op_mem_65_20_reg[2][11]_0 ;
  wire [3:0]\op_mem_65_20_reg[2][14]__0_0 ;
  wire [3:0]\op_mem_65_20_reg[2][15]_0 ;
  wire [3:0]\op_mem_65_20_reg[2][2]__0_0 ;
  wire [3:0]\op_mem_65_20_reg[2][6]__0_0 ;
  wire [3:0]\op_mem_65_20_reg[2][7]_0 ;
  wire [61:0]\op_mem_65_20_reg[2]_0 ;
  wire [3:0]\op_mem_65_20_reg[2]_1 ;
  wire [3:0]\op_mem_65_20_reg[2]_2 ;
  wire [3:0]\op_mem_65_20_reg[2]_3 ;
  wire [3:0]\op_mem_65_20_reg[2]_4 ;
  wire [3:0]\op_mem_65_20_reg[2]_5 ;
  wire [3:0]\op_mem_65_20_reg[2]_6 ;
  wire [3:0]\op_mem_65_20_reg[2]_7 ;
  wire [2:0]\op_mem_65_20_reg[2]_8 ;
  wire [31:0]\op_mem_65_20_reg[2]_9 ;
  wire [62:62]\op_mem_65_20_reg[2]__0 ;
  wire \op_mem_65_20_reg_n_0_[1][0] ;
  wire \op_mem_65_20_reg_n_0_[1][10] ;
  wire \op_mem_65_20_reg_n_0_[1][11] ;
  wire \op_mem_65_20_reg_n_0_[1][12] ;
  wire \op_mem_65_20_reg_n_0_[1][13] ;
  wire \op_mem_65_20_reg_n_0_[1][14] ;
  wire \op_mem_65_20_reg_n_0_[1][15] ;
  wire \op_mem_65_20_reg_n_0_[1][16] ;
  wire \op_mem_65_20_reg_n_0_[1][1] ;
  wire \op_mem_65_20_reg_n_0_[1][2] ;
  wire \op_mem_65_20_reg_n_0_[1][3] ;
  wire \op_mem_65_20_reg_n_0_[1][4] ;
  wire \op_mem_65_20_reg_n_0_[1][5] ;
  wire \op_mem_65_20_reg_n_0_[1][6] ;
  wire \op_mem_65_20_reg_n_0_[1][7] ;
  wire \op_mem_65_20_reg_n_0_[1][8] ;
  wire \op_mem_65_20_reg_n_0_[1][9] ;
  wire \op_mem_65_20_reg_n_100_[0] ;
  wire \op_mem_65_20_reg_n_100_[1] ;
  wire \op_mem_65_20_reg_n_101_[0] ;
  wire \op_mem_65_20_reg_n_101_[1] ;
  wire \op_mem_65_20_reg_n_102_[0] ;
  wire \op_mem_65_20_reg_n_102_[1] ;
  wire \op_mem_65_20_reg_n_103_[0] ;
  wire \op_mem_65_20_reg_n_103_[1] ;
  wire \op_mem_65_20_reg_n_104_[0] ;
  wire \op_mem_65_20_reg_n_104_[1] ;
  wire \op_mem_65_20_reg_n_105_[0] ;
  wire \op_mem_65_20_reg_n_105_[1] ;
  wire \op_mem_65_20_reg_n_106_[0] ;
  wire \op_mem_65_20_reg_n_106_[1] ;
  wire \op_mem_65_20_reg_n_107_[0] ;
  wire \op_mem_65_20_reg_n_107_[1] ;
  wire \op_mem_65_20_reg_n_108_[0] ;
  wire \op_mem_65_20_reg_n_108_[1] ;
  wire \op_mem_65_20_reg_n_109_[0] ;
  wire \op_mem_65_20_reg_n_109_[1] ;
  wire \op_mem_65_20_reg_n_110_[0] ;
  wire \op_mem_65_20_reg_n_110_[1] ;
  wire \op_mem_65_20_reg_n_111_[0] ;
  wire \op_mem_65_20_reg_n_111_[1] ;
  wire \op_mem_65_20_reg_n_112_[0] ;
  wire \op_mem_65_20_reg_n_112_[1] ;
  wire \op_mem_65_20_reg_n_113_[0] ;
  wire \op_mem_65_20_reg_n_113_[1] ;
  wire \op_mem_65_20_reg_n_114_[0] ;
  wire \op_mem_65_20_reg_n_114_[1] ;
  wire \op_mem_65_20_reg_n_115_[0] ;
  wire \op_mem_65_20_reg_n_115_[1] ;
  wire \op_mem_65_20_reg_n_116_[0] ;
  wire \op_mem_65_20_reg_n_116_[1] ;
  wire \op_mem_65_20_reg_n_117_[0] ;
  wire \op_mem_65_20_reg_n_117_[1] ;
  wire \op_mem_65_20_reg_n_118_[0] ;
  wire \op_mem_65_20_reg_n_118_[1] ;
  wire \op_mem_65_20_reg_n_119_[0] ;
  wire \op_mem_65_20_reg_n_119_[1] ;
  wire \op_mem_65_20_reg_n_120_[0] ;
  wire \op_mem_65_20_reg_n_120_[1] ;
  wire \op_mem_65_20_reg_n_121_[0] ;
  wire \op_mem_65_20_reg_n_121_[1] ;
  wire \op_mem_65_20_reg_n_122_[0] ;
  wire \op_mem_65_20_reg_n_122_[1] ;
  wire \op_mem_65_20_reg_n_123_[0] ;
  wire \op_mem_65_20_reg_n_123_[1] ;
  wire \op_mem_65_20_reg_n_124_[0] ;
  wire \op_mem_65_20_reg_n_124_[1] ;
  wire \op_mem_65_20_reg_n_125_[0] ;
  wire \op_mem_65_20_reg_n_125_[1] ;
  wire \op_mem_65_20_reg_n_126_[0] ;
  wire \op_mem_65_20_reg_n_126_[1] ;
  wire \op_mem_65_20_reg_n_127_[0] ;
  wire \op_mem_65_20_reg_n_127_[1] ;
  wire \op_mem_65_20_reg_n_128_[0] ;
  wire \op_mem_65_20_reg_n_128_[1] ;
  wire \op_mem_65_20_reg_n_129_[0] ;
  wire \op_mem_65_20_reg_n_129_[1] ;
  wire \op_mem_65_20_reg_n_130_[0] ;
  wire \op_mem_65_20_reg_n_130_[1] ;
  wire \op_mem_65_20_reg_n_131_[0] ;
  wire \op_mem_65_20_reg_n_131_[1] ;
  wire \op_mem_65_20_reg_n_132_[0] ;
  wire \op_mem_65_20_reg_n_132_[1] ;
  wire \op_mem_65_20_reg_n_133_[0] ;
  wire \op_mem_65_20_reg_n_133_[1] ;
  wire \op_mem_65_20_reg_n_134_[0] ;
  wire \op_mem_65_20_reg_n_134_[1] ;
  wire \op_mem_65_20_reg_n_135_[0] ;
  wire \op_mem_65_20_reg_n_135_[1] ;
  wire \op_mem_65_20_reg_n_136_[0] ;
  wire \op_mem_65_20_reg_n_136_[1] ;
  wire \op_mem_65_20_reg_n_137_[0] ;
  wire \op_mem_65_20_reg_n_137_[1] ;
  wire \op_mem_65_20_reg_n_138_[0] ;
  wire \op_mem_65_20_reg_n_138_[1] ;
  wire \op_mem_65_20_reg_n_139_[0] ;
  wire \op_mem_65_20_reg_n_139_[1] ;
  wire \op_mem_65_20_reg_n_140_[0] ;
  wire \op_mem_65_20_reg_n_140_[1] ;
  wire \op_mem_65_20_reg_n_141_[0] ;
  wire \op_mem_65_20_reg_n_141_[1] ;
  wire \op_mem_65_20_reg_n_142_[0] ;
  wire \op_mem_65_20_reg_n_142_[1] ;
  wire \op_mem_65_20_reg_n_143_[0] ;
  wire \op_mem_65_20_reg_n_143_[1] ;
  wire \op_mem_65_20_reg_n_144_[0] ;
  wire \op_mem_65_20_reg_n_144_[1] ;
  wire \op_mem_65_20_reg_n_145_[0] ;
  wire \op_mem_65_20_reg_n_145_[1] ;
  wire \op_mem_65_20_reg_n_146_[0] ;
  wire \op_mem_65_20_reg_n_146_[1] ;
  wire \op_mem_65_20_reg_n_147_[0] ;
  wire \op_mem_65_20_reg_n_147_[1] ;
  wire \op_mem_65_20_reg_n_148_[0] ;
  wire \op_mem_65_20_reg_n_148_[1] ;
  wire \op_mem_65_20_reg_n_149_[0] ;
  wire \op_mem_65_20_reg_n_149_[1] ;
  wire \op_mem_65_20_reg_n_150_[0] ;
  wire \op_mem_65_20_reg_n_150_[1] ;
  wire \op_mem_65_20_reg_n_151_[0] ;
  wire \op_mem_65_20_reg_n_151_[1] ;
  wire \op_mem_65_20_reg_n_152_[0] ;
  wire \op_mem_65_20_reg_n_152_[1] ;
  wire \op_mem_65_20_reg_n_153_[0] ;
  wire \op_mem_65_20_reg_n_153_[1] ;
  wire \op_mem_65_20_reg_n_58_[0] ;
  wire \op_mem_65_20_reg_n_58_[1] ;
  wire \op_mem_65_20_reg_n_58_[2] ;
  wire \op_mem_65_20_reg_n_59_[0] ;
  wire \op_mem_65_20_reg_n_59_[1] ;
  wire \op_mem_65_20_reg_n_59_[2] ;
  wire \op_mem_65_20_reg_n_60_[0] ;
  wire \op_mem_65_20_reg_n_60_[1] ;
  wire \op_mem_65_20_reg_n_60_[2] ;
  wire \op_mem_65_20_reg_n_61_[0] ;
  wire \op_mem_65_20_reg_n_61_[1] ;
  wire \op_mem_65_20_reg_n_61_[2] ;
  wire \op_mem_65_20_reg_n_62_[0] ;
  wire \op_mem_65_20_reg_n_62_[1] ;
  wire \op_mem_65_20_reg_n_62_[2] ;
  wire \op_mem_65_20_reg_n_63_[0] ;
  wire \op_mem_65_20_reg_n_63_[1] ;
  wire \op_mem_65_20_reg_n_63_[2] ;
  wire \op_mem_65_20_reg_n_64_[0] ;
  wire \op_mem_65_20_reg_n_64_[1] ;
  wire \op_mem_65_20_reg_n_64_[2] ;
  wire \op_mem_65_20_reg_n_65_[0] ;
  wire \op_mem_65_20_reg_n_65_[1] ;
  wire \op_mem_65_20_reg_n_65_[2] ;
  wire \op_mem_65_20_reg_n_66_[0] ;
  wire \op_mem_65_20_reg_n_66_[1] ;
  wire \op_mem_65_20_reg_n_66_[2] ;
  wire \op_mem_65_20_reg_n_67_[0] ;
  wire \op_mem_65_20_reg_n_67_[1] ;
  wire \op_mem_65_20_reg_n_67_[2] ;
  wire \op_mem_65_20_reg_n_68_[0] ;
  wire \op_mem_65_20_reg_n_68_[1] ;
  wire \op_mem_65_20_reg_n_68_[2] ;
  wire \op_mem_65_20_reg_n_69_[0] ;
  wire \op_mem_65_20_reg_n_69_[1] ;
  wire \op_mem_65_20_reg_n_69_[2] ;
  wire \op_mem_65_20_reg_n_70_[0] ;
  wire \op_mem_65_20_reg_n_70_[1] ;
  wire \op_mem_65_20_reg_n_70_[2] ;
  wire \op_mem_65_20_reg_n_71_[0] ;
  wire \op_mem_65_20_reg_n_71_[1] ;
  wire \op_mem_65_20_reg_n_71_[2] ;
  wire \op_mem_65_20_reg_n_72_[0] ;
  wire \op_mem_65_20_reg_n_72_[1] ;
  wire \op_mem_65_20_reg_n_72_[2] ;
  wire \op_mem_65_20_reg_n_73_[0] ;
  wire \op_mem_65_20_reg_n_73_[1] ;
  wire \op_mem_65_20_reg_n_73_[2] ;
  wire \op_mem_65_20_reg_n_74_[0] ;
  wire \op_mem_65_20_reg_n_74_[1] ;
  wire \op_mem_65_20_reg_n_74_[2] ;
  wire \op_mem_65_20_reg_n_75_[0] ;
  wire \op_mem_65_20_reg_n_75_[1] ;
  wire \op_mem_65_20_reg_n_75_[2] ;
  wire \op_mem_65_20_reg_n_76_[0] ;
  wire \op_mem_65_20_reg_n_76_[1] ;
  wire \op_mem_65_20_reg_n_76_[2] ;
  wire \op_mem_65_20_reg_n_77_[0] ;
  wire \op_mem_65_20_reg_n_77_[1] ;
  wire \op_mem_65_20_reg_n_78_[0] ;
  wire \op_mem_65_20_reg_n_78_[1] ;
  wire \op_mem_65_20_reg_n_79_[0] ;
  wire \op_mem_65_20_reg_n_79_[1] ;
  wire \op_mem_65_20_reg_n_80_[0] ;
  wire \op_mem_65_20_reg_n_80_[1] ;
  wire \op_mem_65_20_reg_n_81_[0] ;
  wire \op_mem_65_20_reg_n_81_[1] ;
  wire \op_mem_65_20_reg_n_82_[0] ;
  wire \op_mem_65_20_reg_n_82_[1] ;
  wire \op_mem_65_20_reg_n_83_[0] ;
  wire \op_mem_65_20_reg_n_83_[1] ;
  wire \op_mem_65_20_reg_n_84_[0] ;
  wire \op_mem_65_20_reg_n_84_[1] ;
  wire \op_mem_65_20_reg_n_85_[0] ;
  wire \op_mem_65_20_reg_n_85_[1] ;
  wire \op_mem_65_20_reg_n_86_[0] ;
  wire \op_mem_65_20_reg_n_86_[1] ;
  wire \op_mem_65_20_reg_n_87_[0] ;
  wire \op_mem_65_20_reg_n_87_[1] ;
  wire \op_mem_65_20_reg_n_88_[0] ;
  wire \op_mem_65_20_reg_n_88_[1] ;
  wire \op_mem_65_20_reg_n_89_[0] ;
  wire \op_mem_65_20_reg_n_89_[1] ;
  wire \op_mem_65_20_reg_n_90_[0] ;
  wire \op_mem_65_20_reg_n_90_[1] ;
  wire \op_mem_65_20_reg_n_91_[0] ;
  wire \op_mem_65_20_reg_n_91_[1] ;
  wire \op_mem_65_20_reg_n_92_[0] ;
  wire \op_mem_65_20_reg_n_92_[1] ;
  wire \op_mem_65_20_reg_n_93_[0] ;
  wire \op_mem_65_20_reg_n_93_[1] ;
  wire \op_mem_65_20_reg_n_94_[0] ;
  wire \op_mem_65_20_reg_n_94_[1] ;
  wire \op_mem_65_20_reg_n_95_[0] ;
  wire \op_mem_65_20_reg_n_95_[1] ;
  wire \op_mem_65_20_reg_n_96_[0] ;
  wire \op_mem_65_20_reg_n_96_[1] ;
  wire \op_mem_65_20_reg_n_97_[0] ;
  wire \op_mem_65_20_reg_n_97_[1] ;
  wire \op_mem_65_20_reg_n_98_[0] ;
  wire \op_mem_65_20_reg_n_98_[1] ;
  wire \op_mem_65_20_reg_n_99_[0] ;
  wire \op_mem_65_20_reg_n_99_[1] ;
  wire [16:0]\op_mem_91_20_reg[0][35] ;
  wire [14:0]q;
  wire NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mult_46_56_OVERFLOW_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNDETECT_UNCONNECTED;
  wire NLW_mult_46_56_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mult_46_56_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mult_46_56_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mult_46_56_CARRYOUT_UNCONNECTED;
  wire \NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__0_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [7]),
        .I1(Q[7]),
        .O(\op_mem_65_20_reg[2][7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__0_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [6]),
        .I1(Q[6]),
        .O(\op_mem_65_20_reg[2][7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__0_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [5]),
        .I1(Q[5]),
        .O(\op_mem_65_20_reg[2][7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__0_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [4]),
        .I1(Q[4]),
        .O(\op_mem_65_20_reg[2][7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__10_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [47]),
        .I1(P[13]),
        .O(\op_mem_65_20_reg[2]_4 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__10_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [46]),
        .I1(P[12]),
        .O(\op_mem_65_20_reg[2]_4 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__10_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [45]),
        .I1(P[11]),
        .O(\op_mem_65_20_reg[2]_4 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__10_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [44]),
        .I1(P[10]),
        .O(\op_mem_65_20_reg[2]_4 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__11_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [51]),
        .I1(P[17]),
        .O(\op_mem_65_20_reg[2]_5 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__11_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [50]),
        .I1(P[16]),
        .O(\op_mem_65_20_reg[2]_5 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__11_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [49]),
        .I1(P[15]),
        .O(\op_mem_65_20_reg[2]_5 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__11_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [48]),
        .I1(P[14]),
        .O(\op_mem_65_20_reg[2]_5 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__12_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [55]),
        .I1(P[21]),
        .O(\op_mem_65_20_reg[2]_6 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__12_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [54]),
        .I1(P[20]),
        .O(\op_mem_65_20_reg[2]_6 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__12_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [53]),
        .I1(P[19]),
        .O(\op_mem_65_20_reg[2]_6 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__12_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [52]),
        .I1(P[18]),
        .O(\op_mem_65_20_reg[2]_6 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__13_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [59]),
        .I1(P[25]),
        .O(\op_mem_65_20_reg[2]_7 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__13_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [58]),
        .I1(P[24]),
        .O(\op_mem_65_20_reg[2]_7 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__13_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [57]),
        .I1(P[23]),
        .O(\op_mem_65_20_reg[2]_7 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__13_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [56]),
        .I1(P[22]),
        .O(\op_mem_65_20_reg[2]_7 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__14_i_1
       (.I0(\op_mem_65_20_reg[2]__0 ),
        .I1(P[28]),
        .O(\op_mem_65_20_reg[2]_8 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__14_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [61]),
        .I1(P[27]),
        .O(\op_mem_65_20_reg[2]_8 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__14_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [60]),
        .I1(P[26]),
        .O(\op_mem_65_20_reg[2]_8 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__1_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [11]),
        .I1(Q[11]),
        .O(\op_mem_65_20_reg[2][11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__1_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [10]),
        .I1(Q[10]),
        .O(\op_mem_65_20_reg[2][11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__1_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [9]),
        .I1(Q[9]),
        .O(\op_mem_65_20_reg[2][11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__1_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [8]),
        .I1(Q[8]),
        .O(\op_mem_65_20_reg[2][11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__2_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [15]),
        .I1(Q[15]),
        .O(\op_mem_65_20_reg[2][15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__2_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [14]),
        .I1(Q[14]),
        .O(\op_mem_65_20_reg[2][15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__2_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [13]),
        .I1(Q[13]),
        .O(\op_mem_65_20_reg[2][15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__2_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [12]),
        .I1(Q[12]),
        .O(\op_mem_65_20_reg[2][15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__3_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [19]),
        .I1(\op_mem_91_20_reg[0][35] [2]),
        .O(\op_mem_65_20_reg[2][2]__0_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__3_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [18]),
        .I1(\op_mem_91_20_reg[0][35] [1]),
        .O(\op_mem_65_20_reg[2][2]__0_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__3_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [17]),
        .I1(\op_mem_91_20_reg[0][35] [0]),
        .O(\op_mem_65_20_reg[2][2]__0_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__3_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [16]),
        .I1(Q[16]),
        .O(\op_mem_65_20_reg[2][2]__0_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__4_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [23]),
        .I1(\op_mem_91_20_reg[0][35] [6]),
        .O(\op_mem_65_20_reg[2][6]__0_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__4_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [22]),
        .I1(\op_mem_91_20_reg[0][35] [5]),
        .O(\op_mem_65_20_reg[2][6]__0_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__4_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [21]),
        .I1(\op_mem_91_20_reg[0][35] [4]),
        .O(\op_mem_65_20_reg[2][6]__0_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__4_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [20]),
        .I1(\op_mem_91_20_reg[0][35] [3]),
        .O(\op_mem_65_20_reg[2][6]__0_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__5_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [27]),
        .I1(\op_mem_91_20_reg[0][35] [10]),
        .O(\op_mem_65_20_reg[2][10]__0_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__5_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [26]),
        .I1(\op_mem_91_20_reg[0][35] [9]),
        .O(\op_mem_65_20_reg[2][10]__0_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__5_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [25]),
        .I1(\op_mem_91_20_reg[0][35] [8]),
        .O(\op_mem_65_20_reg[2][10]__0_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__5_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [24]),
        .I1(\op_mem_91_20_reg[0][35] [7]),
        .O(\op_mem_65_20_reg[2][10]__0_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__6_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [31]),
        .I1(\op_mem_91_20_reg[0][35] [14]),
        .O(\op_mem_65_20_reg[2][14]__0_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__6_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [30]),
        .I1(\op_mem_91_20_reg[0][35] [13]),
        .O(\op_mem_65_20_reg[2][14]__0_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__6_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [29]),
        .I1(\op_mem_91_20_reg[0][35] [12]),
        .O(\op_mem_65_20_reg[2][14]__0_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__6_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [28]),
        .I1(\op_mem_91_20_reg[0][35] [11]),
        .O(\op_mem_65_20_reg[2][14]__0_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__7_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [35]),
        .I1(P[1]),
        .O(\op_mem_65_20_reg[2]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__7_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [34]),
        .I1(P[0]),
        .O(\op_mem_65_20_reg[2]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__7_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [33]),
        .I1(\op_mem_91_20_reg[0][35] [16]),
        .O(\op_mem_65_20_reg[2]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__7_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [32]),
        .I1(\op_mem_91_20_reg[0][35] [15]),
        .O(\op_mem_65_20_reg[2]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__8_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [39]),
        .I1(P[5]),
        .O(\op_mem_65_20_reg[2]_2 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__8_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [38]),
        .I1(P[4]),
        .O(\op_mem_65_20_reg[2]_2 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__8_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [37]),
        .I1(P[3]),
        .O(\op_mem_65_20_reg[2]_2 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__8_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [36]),
        .I1(P[2]),
        .O(\op_mem_65_20_reg[2]_2 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__9_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [43]),
        .I1(P[9]),
        .O(\op_mem_65_20_reg[2]_3 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__9_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [42]),
        .I1(P[8]),
        .O(\op_mem_65_20_reg[2]_3 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__9_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [41]),
        .I1(P[7]),
        .O(\op_mem_65_20_reg[2]_3 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__9_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [40]),
        .I1(P[6]),
        .O(\op_mem_65_20_reg[2]_3 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [3]),
        .I1(Q[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [2]),
        .I1(Q[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [1]),
        .I1(Q[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [0]),
        .I1(Q[0]),
        .O(S[0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mult_46_56
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\op_mem_65_20_reg[2]_9 [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mult_46_56_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q[14],q[14],q[14],q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mult_46_56_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mult_46_56_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mult_46_56_OVERFLOW_UNCONNECTED),
        .P({mult_46_56_n_58,mult_46_56_n_59,mult_46_56_n_60,mult_46_56_n_61,mult_46_56_n_62,mult_46_56_n_63,mult_46_56_n_64,mult_46_56_n_65,mult_46_56_n_66,mult_46_56_n_67,mult_46_56_n_68,mult_46_56_n_69,mult_46_56_n_70,mult_46_56_n_71,mult_46_56_n_72,mult_46_56_n_73,mult_46_56_n_74,mult_46_56_n_75,mult_46_56_n_76,mult_46_56_n_77,mult_46_56_n_78,mult_46_56_n_79,mult_46_56_n_80,mult_46_56_n_81,mult_46_56_n_82,mult_46_56_n_83,mult_46_56_n_84,mult_46_56_n_85,mult_46_56_n_86,mult_46_56_n_87,mult_46_56_n_88,mult_46_56_n_89,mult_46_56_n_90,mult_46_56_n_91,mult_46_56_n_92,mult_46_56_n_93,mult_46_56_n_94,mult_46_56_n_95,mult_46_56_n_96,mult_46_56_n_97,mult_46_56_n_98,mult_46_56_n_99,mult_46_56_n_100,mult_46_56_n_101,mult_46_56_n_102,mult_46_56_n_103,mult_46_56_n_104,mult_46_56_n_105}),
        .PATTERNBDETECT(NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mult_46_56_PATTERNDETECT_UNCONNECTED),
        .PCIN({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .PCOUT({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mult_46_56_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,o}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\op_mem_65_20_reg[1]_0 [16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[0] ,\op_mem_65_20_reg_n_59_[0] ,\op_mem_65_20_reg_n_60_[0] ,\op_mem_65_20_reg_n_61_[0] ,\op_mem_65_20_reg_n_62_[0] ,\op_mem_65_20_reg_n_63_[0] ,\op_mem_65_20_reg_n_64_[0] ,\op_mem_65_20_reg_n_65_[0] ,\op_mem_65_20_reg_n_66_[0] ,\op_mem_65_20_reg_n_67_[0] ,\op_mem_65_20_reg_n_68_[0] ,\op_mem_65_20_reg_n_69_[0] ,\op_mem_65_20_reg_n_70_[0] ,\op_mem_65_20_reg_n_71_[0] ,\op_mem_65_20_reg_n_72_[0] ,\op_mem_65_20_reg_n_73_[0] ,\op_mem_65_20_reg_n_74_[0] ,\op_mem_65_20_reg_n_75_[0] ,\op_mem_65_20_reg_n_76_[0] ,\op_mem_65_20_reg_n_77_[0] ,\op_mem_65_20_reg_n_78_[0] ,\op_mem_65_20_reg_n_79_[0] ,\op_mem_65_20_reg_n_80_[0] ,\op_mem_65_20_reg_n_81_[0] ,\op_mem_65_20_reg_n_82_[0] ,\op_mem_65_20_reg_n_83_[0] ,\op_mem_65_20_reg_n_84_[0] ,\op_mem_65_20_reg_n_85_[0] ,\op_mem_65_20_reg_n_86_[0] ,\op_mem_65_20_reg_n_87_[0] ,\op_mem_65_20_reg_n_88_[0] ,\op_mem_65_20_reg_n_89_[0] ,\op_mem_65_20_reg_n_90_[0] ,\op_mem_65_20_reg_n_91_[0] ,\op_mem_65_20_reg_n_92_[0] ,\op_mem_65_20_reg_n_93_[0] ,\op_mem_65_20_reg_n_94_[0] ,\op_mem_65_20_reg_n_95_[0] ,\op_mem_65_20_reg_n_96_[0] ,\op_mem_65_20_reg_n_97_[0] ,\op_mem_65_20_reg_n_98_[0] ,\op_mem_65_20_reg_n_99_[0] ,\op_mem_65_20_reg_n_100_[0] ,\op_mem_65_20_reg_n_101_[0] ,\op_mem_65_20_reg_n_102_[0] ,\op_mem_65_20_reg_n_103_[0] ,\op_mem_65_20_reg_n_104_[0] ,\op_mem_65_20_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[1] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,o}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\op_mem_65_20_reg[1]_0 [31],\op_mem_65_20_reg[1]_0 [31],\op_mem_65_20_reg[1]_0 [31],\op_mem_65_20_reg[1]_0 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[1] ,\op_mem_65_20_reg_n_59_[1] ,\op_mem_65_20_reg_n_60_[1] ,\op_mem_65_20_reg_n_61_[1] ,\op_mem_65_20_reg_n_62_[1] ,\op_mem_65_20_reg_n_63_[1] ,\op_mem_65_20_reg_n_64_[1] ,\op_mem_65_20_reg_n_65_[1] ,\op_mem_65_20_reg_n_66_[1] ,\op_mem_65_20_reg_n_67_[1] ,\op_mem_65_20_reg_n_68_[1] ,\op_mem_65_20_reg_n_69_[1] ,\op_mem_65_20_reg_n_70_[1] ,\op_mem_65_20_reg_n_71_[1] ,\op_mem_65_20_reg_n_72_[1] ,\op_mem_65_20_reg_n_73_[1] ,\op_mem_65_20_reg_n_74_[1] ,\op_mem_65_20_reg_n_75_[1] ,\op_mem_65_20_reg_n_76_[1] ,\op_mem_65_20_reg_n_77_[1] ,\op_mem_65_20_reg_n_78_[1] ,\op_mem_65_20_reg_n_79_[1] ,\op_mem_65_20_reg_n_80_[1] ,\op_mem_65_20_reg_n_81_[1] ,\op_mem_65_20_reg_n_82_[1] ,\op_mem_65_20_reg_n_83_[1] ,\op_mem_65_20_reg_n_84_[1] ,\op_mem_65_20_reg_n_85_[1] ,\op_mem_65_20_reg_n_86_[1] ,\op_mem_65_20_reg_n_87_[1] ,\op_mem_65_20_reg_n_88_[1] ,\op_mem_65_20_reg_n_89_[1] ,\op_mem_65_20_reg_n_90_[1] ,\op_mem_65_20_reg_n_91_[1] ,\op_mem_65_20_reg_n_92_[1] ,\op_mem_65_20_reg_n_93_[1] ,\op_mem_65_20_reg_n_94_[1] ,\op_mem_65_20_reg_n_95_[1] ,\op_mem_65_20_reg_n_96_[1] ,\op_mem_65_20_reg_n_97_[1] ,\op_mem_65_20_reg_n_98_[1] ,\op_mem_65_20_reg_n_99_[1] ,\op_mem_65_20_reg_n_100_[1] ,\op_mem_65_20_reg_n_101_[1] ,\op_mem_65_20_reg_n_102_[1] ,\op_mem_65_20_reg_n_103_[1] ,\op_mem_65_20_reg_n_104_[1] ,\op_mem_65_20_reg_n_105_[1] }),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .PCOUT({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_105_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_95_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_94_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_93_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_92_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_91_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_90_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_89_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_104_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_103_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_102_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_101_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_100_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_99_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_98_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_97_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_96_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[2] 
       (.A({q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\op_mem_65_20_reg[2]_9 [31],\op_mem_65_20_reg[2]_9 [31],\op_mem_65_20_reg[2]_9 [31],\op_mem_65_20_reg[2]_9 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[2] ,\op_mem_65_20_reg_n_59_[2] ,\op_mem_65_20_reg_n_60_[2] ,\op_mem_65_20_reg_n_61_[2] ,\op_mem_65_20_reg_n_62_[2] ,\op_mem_65_20_reg_n_63_[2] ,\op_mem_65_20_reg_n_64_[2] ,\op_mem_65_20_reg_n_65_[2] ,\op_mem_65_20_reg_n_66_[2] ,\op_mem_65_20_reg_n_67_[2] ,\op_mem_65_20_reg_n_68_[2] ,\op_mem_65_20_reg_n_69_[2] ,\op_mem_65_20_reg_n_70_[2] ,\op_mem_65_20_reg_n_71_[2] ,\op_mem_65_20_reg_n_72_[2] ,\op_mem_65_20_reg_n_73_[2] ,\op_mem_65_20_reg_n_74_[2] ,\op_mem_65_20_reg_n_75_[2] ,\op_mem_65_20_reg_n_76_[2] ,\op_mem_65_20_reg[2]__0 ,\op_mem_65_20_reg[2]_0 [61:34]}),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .PCOUT(\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][0] ),
        .Q(\op_mem_65_20_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_105),
        .Q(\op_mem_65_20_reg[2]_0 [17]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][10] ),
        .Q(\op_mem_65_20_reg[2]_0 [10]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_95),
        .Q(\op_mem_65_20_reg[2]_0 [27]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][11] ),
        .Q(\op_mem_65_20_reg[2]_0 [11]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_94),
        .Q(\op_mem_65_20_reg[2]_0 [28]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][12] ),
        .Q(\op_mem_65_20_reg[2]_0 [12]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_93),
        .Q(\op_mem_65_20_reg[2]_0 [29]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][13] ),
        .Q(\op_mem_65_20_reg[2]_0 [13]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_92),
        .Q(\op_mem_65_20_reg[2]_0 [30]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][14] ),
        .Q(\op_mem_65_20_reg[2]_0 [14]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_91),
        .Q(\op_mem_65_20_reg[2]_0 [31]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][15] ),
        .Q(\op_mem_65_20_reg[2]_0 [15]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_90),
        .Q(\op_mem_65_20_reg[2]_0 [32]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][16] ),
        .Q(\op_mem_65_20_reg[2]_0 [16]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_89),
        .Q(\op_mem_65_20_reg[2]_0 [33]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][1] ),
        .Q(\op_mem_65_20_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_104),
        .Q(\op_mem_65_20_reg[2]_0 [18]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][2] ),
        .Q(\op_mem_65_20_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_103),
        .Q(\op_mem_65_20_reg[2]_0 [19]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][3] ),
        .Q(\op_mem_65_20_reg[2]_0 [3]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_102),
        .Q(\op_mem_65_20_reg[2]_0 [20]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][4] ),
        .Q(\op_mem_65_20_reg[2]_0 [4]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_101),
        .Q(\op_mem_65_20_reg[2]_0 [21]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][5] ),
        .Q(\op_mem_65_20_reg[2]_0 [5]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_100),
        .Q(\op_mem_65_20_reg[2]_0 [22]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][6] ),
        .Q(\op_mem_65_20_reg[2]_0 [6]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_99),
        .Q(\op_mem_65_20_reg[2]_0 [23]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][7] ),
        .Q(\op_mem_65_20_reg[2]_0 [7]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_98),
        .Q(\op_mem_65_20_reg[2]_0 [24]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][8] ),
        .Q(\op_mem_65_20_reg[2]_0 [8]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_97),
        .Q(\op_mem_65_20_reg[2]_0 [25]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][9] ),
        .Q(\op_mem_65_20_reg[2]_0 [9]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_96),
        .Q(\op_mem_65_20_reg[2]_0 [26]),
        .R(1'b0));
endmodule

module system_vv_model_0_0_sysgen_negate_d3b3ca0d8e
   (cast_internal_ip_40_3_convert,
    q);
  output [31:0]cast_internal_ip_40_3_convert;
  input [31:0]q;

  wire [31:0]cast_internal_ip_40_3_convert;
  wire \op_mem_65_20_reg[0]_i_10_n_0 ;
  wire \op_mem_65_20_reg[0]_i_11_n_0 ;
  wire \op_mem_65_20_reg[0]_i_12_n_0 ;
  wire \op_mem_65_20_reg[0]_i_13_n_0 ;
  wire \op_mem_65_20_reg[0]_i_14_n_0 ;
  wire \op_mem_65_20_reg[0]_i_15_n_0 ;
  wire \op_mem_65_20_reg[0]_i_16_n_0 ;
  wire \op_mem_65_20_reg[0]_i_17_n_0 ;
  wire \op_mem_65_20_reg[0]_i_18_n_0 ;
  wire \op_mem_65_20_reg[0]_i_19_n_0 ;
  wire \op_mem_65_20_reg[0]_i_1_n_0 ;
  wire \op_mem_65_20_reg[0]_i_1_n_1 ;
  wire \op_mem_65_20_reg[0]_i_1_n_2 ;
  wire \op_mem_65_20_reg[0]_i_1_n_3 ;
  wire \op_mem_65_20_reg[0]_i_20_n_0 ;
  wire \op_mem_65_20_reg[0]_i_21_n_0 ;
  wire \op_mem_65_20_reg[0]_i_22_n_0 ;
  wire \op_mem_65_20_reg[0]_i_23_n_0 ;
  wire \op_mem_65_20_reg[0]_i_24_n_0 ;
  wire \op_mem_65_20_reg[0]_i_2_n_0 ;
  wire \op_mem_65_20_reg[0]_i_2_n_1 ;
  wire \op_mem_65_20_reg[0]_i_2_n_2 ;
  wire \op_mem_65_20_reg[0]_i_2_n_3 ;
  wire \op_mem_65_20_reg[0]_i_3_n_0 ;
  wire \op_mem_65_20_reg[0]_i_3_n_1 ;
  wire \op_mem_65_20_reg[0]_i_3_n_2 ;
  wire \op_mem_65_20_reg[0]_i_3_n_3 ;
  wire \op_mem_65_20_reg[0]_i_4_n_0 ;
  wire \op_mem_65_20_reg[0]_i_4_n_1 ;
  wire \op_mem_65_20_reg[0]_i_4_n_2 ;
  wire \op_mem_65_20_reg[0]_i_4_n_3 ;
  wire \op_mem_65_20_reg[0]_i_5_n_0 ;
  wire \op_mem_65_20_reg[0]_i_5_n_1 ;
  wire \op_mem_65_20_reg[0]_i_5_n_2 ;
  wire \op_mem_65_20_reg[0]_i_5_n_3 ;
  wire \op_mem_65_20_reg[0]_i_6_n_0 ;
  wire \op_mem_65_20_reg[0]_i_7_n_0 ;
  wire \op_mem_65_20_reg[0]_i_8_n_0 ;
  wire \op_mem_65_20_reg[0]_i_9_n_0 ;
  wire \op_mem_65_20_reg[1]_i_10_n_0 ;
  wire \op_mem_65_20_reg[1]_i_11_n_0 ;
  wire \op_mem_65_20_reg[1]_i_12_n_0 ;
  wire \op_mem_65_20_reg[1]_i_13_n_0 ;
  wire \op_mem_65_20_reg[1]_i_14_n_0 ;
  wire \op_mem_65_20_reg[1]_i_15_n_0 ;
  wire \op_mem_65_20_reg[1]_i_1_n_1 ;
  wire \op_mem_65_20_reg[1]_i_1_n_2 ;
  wire \op_mem_65_20_reg[1]_i_1_n_3 ;
  wire \op_mem_65_20_reg[1]_i_2_n_0 ;
  wire \op_mem_65_20_reg[1]_i_2_n_1 ;
  wire \op_mem_65_20_reg[1]_i_2_n_2 ;
  wire \op_mem_65_20_reg[1]_i_2_n_3 ;
  wire \op_mem_65_20_reg[1]_i_3_n_0 ;
  wire \op_mem_65_20_reg[1]_i_3_n_1 ;
  wire \op_mem_65_20_reg[1]_i_3_n_2 ;
  wire \op_mem_65_20_reg[1]_i_3_n_3 ;
  wire \op_mem_65_20_reg[1]_i_4_n_0 ;
  wire \op_mem_65_20_reg[1]_i_5_n_0 ;
  wire \op_mem_65_20_reg[1]_i_6_n_0 ;
  wire \op_mem_65_20_reg[1]_i_7_n_0 ;
  wire \op_mem_65_20_reg[1]_i_8_n_0 ;
  wire \op_mem_65_20_reg[1]_i_9_n_0 ;
  wire [31:0]q;
  wire [3:3]\NLW_op_mem_65_20_reg[1]_i_1_CO_UNCONNECTED ;

  CARRY4 \op_mem_65_20_reg[0]_i_1 
       (.CI(\op_mem_65_20_reg[0]_i_2_n_0 ),
        .CO({\op_mem_65_20_reg[0]_i_1_n_0 ,\op_mem_65_20_reg[0]_i_1_n_1 ,\op_mem_65_20_reg[0]_i_1_n_2 ,\op_mem_65_20_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[19:16]),
        .S({\op_mem_65_20_reg[0]_i_6_n_0 ,\op_mem_65_20_reg[0]_i_7_n_0 ,\op_mem_65_20_reg[0]_i_8_n_0 ,\op_mem_65_20_reg[0]_i_9_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_10 
       (.I0(q[15]),
        .O(\op_mem_65_20_reg[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_11 
       (.I0(q[14]),
        .O(\op_mem_65_20_reg[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_12 
       (.I0(q[13]),
        .O(\op_mem_65_20_reg[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_13 
       (.I0(q[12]),
        .O(\op_mem_65_20_reg[0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_14 
       (.I0(q[11]),
        .O(\op_mem_65_20_reg[0]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_15 
       (.I0(q[10]),
        .O(\op_mem_65_20_reg[0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_16 
       (.I0(q[9]),
        .O(\op_mem_65_20_reg[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_17 
       (.I0(q[8]),
        .O(\op_mem_65_20_reg[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_18 
       (.I0(q[7]),
        .O(\op_mem_65_20_reg[0]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_19 
       (.I0(q[6]),
        .O(\op_mem_65_20_reg[0]_i_19_n_0 ));
  CARRY4 \op_mem_65_20_reg[0]_i_2 
       (.CI(\op_mem_65_20_reg[0]_i_3_n_0 ),
        .CO({\op_mem_65_20_reg[0]_i_2_n_0 ,\op_mem_65_20_reg[0]_i_2_n_1 ,\op_mem_65_20_reg[0]_i_2_n_2 ,\op_mem_65_20_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[15:12]),
        .S({\op_mem_65_20_reg[0]_i_10_n_0 ,\op_mem_65_20_reg[0]_i_11_n_0 ,\op_mem_65_20_reg[0]_i_12_n_0 ,\op_mem_65_20_reg[0]_i_13_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_20 
       (.I0(q[5]),
        .O(\op_mem_65_20_reg[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_21 
       (.I0(q[4]),
        .O(\op_mem_65_20_reg[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_22 
       (.I0(q[3]),
        .O(\op_mem_65_20_reg[0]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_23 
       (.I0(q[2]),
        .O(\op_mem_65_20_reg[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_24 
       (.I0(q[1]),
        .O(\op_mem_65_20_reg[0]_i_24_n_0 ));
  CARRY4 \op_mem_65_20_reg[0]_i_3 
       (.CI(\op_mem_65_20_reg[0]_i_4_n_0 ),
        .CO({\op_mem_65_20_reg[0]_i_3_n_0 ,\op_mem_65_20_reg[0]_i_3_n_1 ,\op_mem_65_20_reg[0]_i_3_n_2 ,\op_mem_65_20_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[11:8]),
        .S({\op_mem_65_20_reg[0]_i_14_n_0 ,\op_mem_65_20_reg[0]_i_15_n_0 ,\op_mem_65_20_reg[0]_i_16_n_0 ,\op_mem_65_20_reg[0]_i_17_n_0 }));
  CARRY4 \op_mem_65_20_reg[0]_i_4 
       (.CI(\op_mem_65_20_reg[0]_i_5_n_0 ),
        .CO({\op_mem_65_20_reg[0]_i_4_n_0 ,\op_mem_65_20_reg[0]_i_4_n_1 ,\op_mem_65_20_reg[0]_i_4_n_2 ,\op_mem_65_20_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[7:4]),
        .S({\op_mem_65_20_reg[0]_i_18_n_0 ,\op_mem_65_20_reg[0]_i_19_n_0 ,\op_mem_65_20_reg[0]_i_20_n_0 ,\op_mem_65_20_reg[0]_i_21_n_0 }));
  CARRY4 \op_mem_65_20_reg[0]_i_5 
       (.CI(1'b0),
        .CO({\op_mem_65_20_reg[0]_i_5_n_0 ,\op_mem_65_20_reg[0]_i_5_n_1 ,\op_mem_65_20_reg[0]_i_5_n_2 ,\op_mem_65_20_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(cast_internal_ip_40_3_convert[3:0]),
        .S({\op_mem_65_20_reg[0]_i_22_n_0 ,\op_mem_65_20_reg[0]_i_23_n_0 ,\op_mem_65_20_reg[0]_i_24_n_0 ,q[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_6 
       (.I0(q[19]),
        .O(\op_mem_65_20_reg[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_7 
       (.I0(q[18]),
        .O(\op_mem_65_20_reg[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_8 
       (.I0(q[17]),
        .O(\op_mem_65_20_reg[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_9 
       (.I0(q[16]),
        .O(\op_mem_65_20_reg[0]_i_9_n_0 ));
  CARRY4 \op_mem_65_20_reg[1]_i_1 
       (.CI(\op_mem_65_20_reg[1]_i_2_n_0 ),
        .CO({\NLW_op_mem_65_20_reg[1]_i_1_CO_UNCONNECTED [3],\op_mem_65_20_reg[1]_i_1_n_1 ,\op_mem_65_20_reg[1]_i_1_n_2 ,\op_mem_65_20_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[31:28]),
        .S({\op_mem_65_20_reg[1]_i_4_n_0 ,\op_mem_65_20_reg[1]_i_5_n_0 ,\op_mem_65_20_reg[1]_i_6_n_0 ,\op_mem_65_20_reg[1]_i_7_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_10 
       (.I0(q[25]),
        .O(\op_mem_65_20_reg[1]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_11 
       (.I0(q[24]),
        .O(\op_mem_65_20_reg[1]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_12 
       (.I0(q[23]),
        .O(\op_mem_65_20_reg[1]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_13 
       (.I0(q[22]),
        .O(\op_mem_65_20_reg[1]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_14 
       (.I0(q[21]),
        .O(\op_mem_65_20_reg[1]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_15 
       (.I0(q[20]),
        .O(\op_mem_65_20_reg[1]_i_15_n_0 ));
  CARRY4 \op_mem_65_20_reg[1]_i_2 
       (.CI(\op_mem_65_20_reg[1]_i_3_n_0 ),
        .CO({\op_mem_65_20_reg[1]_i_2_n_0 ,\op_mem_65_20_reg[1]_i_2_n_1 ,\op_mem_65_20_reg[1]_i_2_n_2 ,\op_mem_65_20_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[27:24]),
        .S({\op_mem_65_20_reg[1]_i_8_n_0 ,\op_mem_65_20_reg[1]_i_9_n_0 ,\op_mem_65_20_reg[1]_i_10_n_0 ,\op_mem_65_20_reg[1]_i_11_n_0 }));
  CARRY4 \op_mem_65_20_reg[1]_i_3 
       (.CI(\op_mem_65_20_reg[0]_i_1_n_0 ),
        .CO({\op_mem_65_20_reg[1]_i_3_n_0 ,\op_mem_65_20_reg[1]_i_3_n_1 ,\op_mem_65_20_reg[1]_i_3_n_2 ,\op_mem_65_20_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[23:20]),
        .S({\op_mem_65_20_reg[1]_i_12_n_0 ,\op_mem_65_20_reg[1]_i_13_n_0 ,\op_mem_65_20_reg[1]_i_14_n_0 ,\op_mem_65_20_reg[1]_i_15_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_4 
       (.I0(q[31]),
        .O(\op_mem_65_20_reg[1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_5 
       (.I0(q[30]),
        .O(\op_mem_65_20_reg[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_6 
       (.I0(q[29]),
        .O(\op_mem_65_20_reg[1]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_7 
       (.I0(q[28]),
        .O(\op_mem_65_20_reg[1]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_8 
       (.I0(q[27]),
        .O(\op_mem_65_20_reg[1]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_9 
       (.I0(q[26]),
        .O(\op_mem_65_20_reg[1]_i_9_n_0 ));
endmodule

(* CHECK_LICENSE_TYPE = "system_vv_model_0_0,vv_model,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "sysgen" *) 
(* X_CORE_INFO = "vv_model,Vivado 2019.1.1" *) 
(* NotValidForBitStream *)
module system_vv_model_0_0
   (adc_tdata,
    adc_tvalid,
    control_data,
    twidd_tdata,
    twidd_tvalid,
    clk,
    corr_tdata,
    corr_tvalid,
    pow0_tdata,
    pow0_tvalid,
    pow1_tdata,
    pow1_tvalid);
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 adc TDATA" *) input [31:0]adc_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 adc TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME adc, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]adc_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 control_data DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME control_data, LAYERED_METADATA undef" *) input [31:0]control_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 twidd TDATA" *) input [31:0]twidd_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 twidd TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME twidd, LAYERED_METADATA undef, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]twidd_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF adc:corr:pow0:pow1:twidd:control_data, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 corr TDATA" *) output [127:0]corr_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 corr TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME corr, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]corr_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 pow0 TDATA" *) output [63:0]pow0_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 pow0 TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pow0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]pow0_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 pow1 TDATA" *) output [63:0]pow1_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 pow1 TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pow1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]pow1_tvalid;

  wire [31:0]adc_tdata;
  wire [0:0]adc_tvalid;
  wire clk;
  wire [31:0]control_data;
  wire [127:0]corr_tdata;
  wire [0:0]corr_tvalid;
  wire [63:0]pow0_tdata;
  wire [0:0]pow0_tvalid;
  wire [63:0]pow1_tdata;
  wire [0:0]pow1_tvalid;
  wire [31:0]twidd_tdata;
  wire [0:0]twidd_tvalid;

  system_vv_model_0_0_vv_model inst
       (.adc_tdata(adc_tdata),
        .adc_tvalid(adc_tvalid),
        .clk(clk),
        .control_data(control_data),
        .corr_tdata(corr_tdata),
        .corr_tvalid(corr_tvalid),
        .pow0_tdata(pow0_tdata),
        .pow0_tvalid(pow0_tvalid),
        .pow1_tdata(pow1_tdata),
        .pow1_tvalid(pow1_tvalid),
        .twidd_tdata(twidd_tdata),
        .twidd_tvalid(twidd_tvalid));
endmodule

module system_vv_model_0_0_vv_model
   (adc_tdata,
    adc_tvalid,
    control_data,
    twidd_tdata,
    twidd_tvalid,
    clk,
    corr_tdata,
    corr_tvalid,
    pow0_tdata,
    pow0_tvalid,
    pow1_tdata,
    pow1_tvalid);
  input [31:0]adc_tdata;
  input [0:0]adc_tvalid;
  input [31:0]control_data;
  input [31:0]twidd_tdata;
  input [0:0]twidd_tvalid;
  input clk;
  output [127:0]corr_tdata;
  output [0:0]corr_tvalid;
  output [63:0]pow0_tdata;
  output [0:0]pow0_tvalid;
  output [63:0]pow1_tdata;
  output [0:0]pow1_tvalid;

  wire \<const0> ;
  wire [31:0]adc_tdata;
  wire [0:0]adc_tvalid;
  wire clk;
  wire [31:0]control_data;
  wire [127:1]\^corr_tdata ;
  wire [63:1]\^pow0_tdata ;
  wire [63:1]\^pow1_tdata ;
  wire [0:0]pow1_tvalid;
  wire [31:0]twidd_tdata;
  wire [0:0]twidd_tvalid;

  assign corr_tdata[127:65] = \^corr_tdata [127:65];
  assign corr_tdata[64] = \<const0> ;
  assign corr_tdata[63:1] = \^corr_tdata [63:1];
  assign corr_tdata[0] = \<const0> ;
  assign corr_tvalid[0] = pow1_tvalid;
  assign pow0_tdata[63:1] = \^pow0_tdata [63:1];
  assign pow0_tdata[0] = \<const0> ;
  assign pow0_tvalid[0] = pow1_tvalid;
  assign pow1_tdata[63:1] = \^pow1_tdata [63:1];
  assign pow1_tdata[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  system_vv_model_0_0_vv_model_struct vv_model_struct
       (.adc_tdata({adc_tdata[29:16],adc_tdata[13:0]}),
        .adc_tvalid(adc_tvalid),
        .clk(clk),
        .control_data(control_data[1:0]),
        .corr_tdata({\^corr_tdata [127:65],\^corr_tdata [63:1]}),
        .pow0_tdata(\^pow0_tdata ),
        .pow1_tdata(\^pow1_tdata ),
        .pow1_tvalid(pow1_tvalid),
        .twidd_tdata(twidd_tdata),
        .twidd_tvalid(twidd_tvalid));
endmodule

module system_vv_model_0_0_vv_model_cmult
   (concat_y_net,
    clk,
    cast_internal_ip_40_3_convert,
    o,
    q,
    \op_mem_65_20_reg[1] ,
    \op_mem_65_20_reg[1]_0 ,
    \op_mem_65_20_reg[2] ,
    \op_mem_65_20_reg[2]_0 );
  output [125:0]concat_y_net;
  input clk;
  input [31:0]cast_internal_ip_40_3_convert;
  input [16:0]o;
  input [14:0]q;
  input [31:0]\op_mem_65_20_reg[1] ;
  input [16:0]\op_mem_65_20_reg[1]_0 ;
  input [14:0]\op_mem_65_20_reg[2] ;
  input [31:0]\op_mem_65_20_reg[2]_0 ;

  wire [62:0]addsub_im_s_net;
  wire [62:0]addsub_re_s_net;
  wire [31:0]cast_internal_ip_40_3_convert;
  wire clk;
  wire [125:0]concat_y_net;
  wire imim_n_0;
  wire imim_n_1;
  wire imim_n_10;
  wire imim_n_11;
  wire imim_n_12;
  wire imim_n_13;
  wire imim_n_14;
  wire imim_n_15;
  wire imim_n_16;
  wire imim_n_17;
  wire imim_n_18;
  wire imim_n_19;
  wire imim_n_2;
  wire imim_n_20;
  wire imim_n_21;
  wire imim_n_22;
  wire imim_n_23;
  wire imim_n_24;
  wire imim_n_25;
  wire imim_n_26;
  wire imim_n_27;
  wire imim_n_28;
  wire imim_n_29;
  wire imim_n_3;
  wire imim_n_30;
  wire imim_n_31;
  wire imim_n_32;
  wire imim_n_33;
  wire imim_n_34;
  wire imim_n_35;
  wire imim_n_36;
  wire imim_n_37;
  wire imim_n_38;
  wire imim_n_39;
  wire imim_n_4;
  wire imim_n_40;
  wire imim_n_41;
  wire imim_n_42;
  wire imim_n_43;
  wire imim_n_44;
  wire imim_n_45;
  wire imim_n_46;
  wire imim_n_47;
  wire imim_n_48;
  wire imim_n_49;
  wire imim_n_5;
  wire imim_n_50;
  wire imim_n_51;
  wire imim_n_52;
  wire imim_n_53;
  wire imim_n_54;
  wire imim_n_55;
  wire imim_n_56;
  wire imim_n_57;
  wire imim_n_58;
  wire imim_n_59;
  wire imim_n_6;
  wire imim_n_60;
  wire imim_n_61;
  wire imim_n_62;
  wire imim_n_7;
  wire imim_n_8;
  wire imim_n_9;
  wire [16:0]o;
  wire [31:0]\op_mem_65_20_reg[1] ;
  wire [16:0]\op_mem_65_20_reg[1]_0 ;
  wire [14:0]\op_mem_65_20_reg[2] ;
  wire [31:0]\op_mem_65_20_reg[2]_0 ;
  wire [62:0]\op_mem_65_20_reg[2]__0 ;
  wire [62:0]\op_mem_65_20_reg[2]__0_0 ;
  wire [61:0]\op_mem_65_20_reg[2]__0_1 ;
  wire [14:0]q;
  wire rere_n_100;
  wire rere_n_101;
  wire rere_n_102;
  wire rere_n_103;
  wire rere_n_104;
  wire rere_n_105;
  wire rere_n_106;
  wire rere_n_107;
  wire rere_n_108;
  wire rere_n_109;
  wire rere_n_110;
  wire rere_n_111;
  wire rere_n_112;
  wire rere_n_113;
  wire rere_n_114;
  wire rere_n_115;
  wire rere_n_116;
  wire rere_n_117;
  wire rere_n_118;
  wire rere_n_119;
  wire rere_n_120;
  wire rere_n_121;
  wire rere_n_122;
  wire rere_n_123;
  wire rere_n_124;
  wire rere_n_62;
  wire rere_n_63;
  wire rere_n_64;
  wire rere_n_65;
  wire rere_n_66;
  wire rere_n_67;
  wire rere_n_68;
  wire rere_n_69;
  wire rere_n_70;
  wire rere_n_71;
  wire rere_n_72;
  wire rere_n_73;
  wire rere_n_74;
  wire rere_n_75;
  wire rere_n_76;
  wire rere_n_77;
  wire rere_n_78;
  wire rere_n_79;
  wire rere_n_80;
  wire rere_n_81;
  wire rere_n_82;
  wire rere_n_83;
  wire rere_n_84;
  wire rere_n_85;
  wire rere_n_86;
  wire rere_n_87;
  wire rere_n_88;
  wire rere_n_89;
  wire rere_n_90;
  wire rere_n_91;
  wire rere_n_92;
  wire rere_n_93;
  wire rere_n_94;
  wire rere_n_95;
  wire rere_n_96;
  wire rere_n_97;
  wire rere_n_98;
  wire rere_n_99;

  system_vv_model_0_0_sysgen_addsub_bab6502b5a addsub_im
       (.Q(addsub_im_s_net),
        .clk(clk),
        .\op_mem_65_20_reg[2]__0 (\op_mem_65_20_reg[2]__0 ),
        .\op_mem_65_20_reg[2]__0_0 (\op_mem_65_20_reg[2]__0_0 ));
  system_vv_model_0_0_sysgen_addsub_44523db23f addsub_re
       (.Q(addsub_re_s_net),
        .S({rere_n_62,rere_n_63,rere_n_64,rere_n_65}),
        .clk(clk),
        .\op_mem_65_20_reg[2]_0 (\op_mem_65_20_reg[2]__0_1 ),
        .\op_mem_91_20_reg[0][11]_0 ({rere_n_70,rere_n_71,rere_n_72,rere_n_73}),
        .\op_mem_91_20_reg[0][15]_0 ({rere_n_74,rere_n_75,rere_n_76,rere_n_77}),
        .\op_mem_91_20_reg[0][19]_0 ({rere_n_78,rere_n_79,rere_n_80,rere_n_81}),
        .\op_mem_91_20_reg[0][23]_0 ({rere_n_82,rere_n_83,rere_n_84,rere_n_85}),
        .\op_mem_91_20_reg[0][27]_0 ({rere_n_86,rere_n_87,rere_n_88,rere_n_89}),
        .\op_mem_91_20_reg[0][31]_0 ({rere_n_90,rere_n_91,rere_n_92,rere_n_93}),
        .\op_mem_91_20_reg[0][35]_0 ({rere_n_94,rere_n_95,rere_n_96,rere_n_97}),
        .\op_mem_91_20_reg[0][39]_0 ({rere_n_98,rere_n_99,rere_n_100,rere_n_101}),
        .\op_mem_91_20_reg[0][43]_0 ({rere_n_102,rere_n_103,rere_n_104,rere_n_105}),
        .\op_mem_91_20_reg[0][47]_0 ({rere_n_106,rere_n_107,rere_n_108,rere_n_109}),
        .\op_mem_91_20_reg[0][51]_0 ({rere_n_110,rere_n_111,rere_n_112,rere_n_113}),
        .\op_mem_91_20_reg[0][55]_0 ({rere_n_114,rere_n_115,rere_n_116,rere_n_117}),
        .\op_mem_91_20_reg[0][59]_0 ({rere_n_118,rere_n_119,rere_n_120,rere_n_121}),
        .\op_mem_91_20_reg[0][62]_0 ({rere_n_122,rere_n_123,rere_n_124}),
        .\op_mem_91_20_reg[0][7]_0 ({rere_n_66,rere_n_67,rere_n_68,rere_n_69}));
  system_vv_model_0_0_vv_model_xlconvert_pipeline convert_im
       (.clk(clk),
        .concat_y_net(concat_y_net[62:0]),
        .d(addsub_im_s_net));
  system_vv_model_0_0_vv_model_xlconvert_pipeline_139 convert_re
       (.clk(clk),
        .concat_y_net(concat_y_net[125:63]),
        .d(addsub_re_s_net));
  system_vv_model_0_0_sysgen_mult_cc9e178922 imim
       (.P({imim_n_0,imim_n_1,imim_n_2,imim_n_3,imim_n_4,imim_n_5,imim_n_6,imim_n_7,imim_n_8,imim_n_9,imim_n_10,imim_n_11,imim_n_12,imim_n_13,imim_n_14,imim_n_15,imim_n_16,imim_n_17,imim_n_18,imim_n_19,imim_n_20,imim_n_21,imim_n_22,imim_n_23,imim_n_24,imim_n_25,imim_n_26,imim_n_27,imim_n_28}),
        .Q({imim_n_29,imim_n_30,imim_n_31,imim_n_32,imim_n_33,imim_n_34,imim_n_35,imim_n_36,imim_n_37,imim_n_38,imim_n_39,imim_n_40,imim_n_41,imim_n_42,imim_n_43,imim_n_44,imim_n_45}),
        .cast_internal_ip_40_3_convert(cast_internal_ip_40_3_convert),
        .clk(clk),
        .\op_mem_65_20_reg[1]_0 (\op_mem_65_20_reg[1]_0 ),
        .\op_mem_65_20_reg[2][16]__0_0 ({imim_n_46,imim_n_47,imim_n_48,imim_n_49,imim_n_50,imim_n_51,imim_n_52,imim_n_53,imim_n_54,imim_n_55,imim_n_56,imim_n_57,imim_n_58,imim_n_59,imim_n_60,imim_n_61,imim_n_62}),
        .\op_mem_65_20_reg[2]_0 (\op_mem_65_20_reg[2] ));
  system_vv_model_0_0_sysgen_mult_cc9e178922_140 imre
       (.clk(clk),
        .\op_mem_65_20_reg[1]_0 (\op_mem_65_20_reg[1] ),
        .\op_mem_65_20_reg[1]_1 (\op_mem_65_20_reg[1]_0 ),
        .\op_mem_65_20_reg[2]_0 (\op_mem_65_20_reg[2] ),
        .\op_mem_65_20_reg[2]_1 (\op_mem_65_20_reg[2]_0 ),
        .\op_mem_65_20_reg[2]__0 (\op_mem_65_20_reg[2]__0 ));
  system_vv_model_0_0_sysgen_mult_cc9e178922_141 reim
       (.cast_internal_ip_40_3_convert(cast_internal_ip_40_3_convert),
        .clk(clk),
        .o(o),
        .\op_mem_65_20_reg[2]__0 (\op_mem_65_20_reg[2]__0_0 ),
        .q(q));
  system_vv_model_0_0_sysgen_mult_cc9e178922_142 rere
       (.P({imim_n_0,imim_n_1,imim_n_2,imim_n_3,imim_n_4,imim_n_5,imim_n_6,imim_n_7,imim_n_8,imim_n_9,imim_n_10,imim_n_11,imim_n_12,imim_n_13,imim_n_14,imim_n_15,imim_n_16,imim_n_17,imim_n_18,imim_n_19,imim_n_20,imim_n_21,imim_n_22,imim_n_23,imim_n_24,imim_n_25,imim_n_26,imim_n_27,imim_n_28}),
        .Q({imim_n_29,imim_n_30,imim_n_31,imim_n_32,imim_n_33,imim_n_34,imim_n_35,imim_n_36,imim_n_37,imim_n_38,imim_n_39,imim_n_40,imim_n_41,imim_n_42,imim_n_43,imim_n_44,imim_n_45}),
        .S({rere_n_62,rere_n_63,rere_n_64,rere_n_65}),
        .clk(clk),
        .o(o),
        .\op_mem_65_20_reg[1]_0 (\op_mem_65_20_reg[1] ),
        .\op_mem_65_20_reg[2][10]__0_0 ({rere_n_86,rere_n_87,rere_n_88,rere_n_89}),
        .\op_mem_65_20_reg[2][11]_0 ({rere_n_70,rere_n_71,rere_n_72,rere_n_73}),
        .\op_mem_65_20_reg[2][14]__0_0 ({rere_n_90,rere_n_91,rere_n_92,rere_n_93}),
        .\op_mem_65_20_reg[2][15]_0 ({rere_n_74,rere_n_75,rere_n_76,rere_n_77}),
        .\op_mem_65_20_reg[2][2]__0_0 ({rere_n_78,rere_n_79,rere_n_80,rere_n_81}),
        .\op_mem_65_20_reg[2][6]__0_0 ({rere_n_82,rere_n_83,rere_n_84,rere_n_85}),
        .\op_mem_65_20_reg[2][7]_0 ({rere_n_66,rere_n_67,rere_n_68,rere_n_69}),
        .\op_mem_65_20_reg[2]_0 (\op_mem_65_20_reg[2]__0_1 ),
        .\op_mem_65_20_reg[2]_1 ({rere_n_94,rere_n_95,rere_n_96,rere_n_97}),
        .\op_mem_65_20_reg[2]_2 ({rere_n_98,rere_n_99,rere_n_100,rere_n_101}),
        .\op_mem_65_20_reg[2]_3 ({rere_n_102,rere_n_103,rere_n_104,rere_n_105}),
        .\op_mem_65_20_reg[2]_4 ({rere_n_106,rere_n_107,rere_n_108,rere_n_109}),
        .\op_mem_65_20_reg[2]_5 ({rere_n_110,rere_n_111,rere_n_112,rere_n_113}),
        .\op_mem_65_20_reg[2]_6 ({rere_n_114,rere_n_115,rere_n_116,rere_n_117}),
        .\op_mem_65_20_reg[2]_7 ({rere_n_118,rere_n_119,rere_n_120,rere_n_121}),
        .\op_mem_65_20_reg[2]_8 ({rere_n_122,rere_n_123,rere_n_124}),
        .\op_mem_65_20_reg[2]_9 (\op_mem_65_20_reg[2]_0 ),
        .\op_mem_91_20_reg[0][35] ({imim_n_46,imim_n_47,imim_n_48,imim_n_49,imim_n_50,imim_n_51,imim_n_52,imim_n_53,imim_n_54,imim_n_55,imim_n_56,imim_n_57,imim_n_58,imim_n_59,imim_n_60,imim_n_61,imim_n_62}),
        .q(q));
endmodule

module system_vv_model_0_0_vv_model_complex_conj
   (cast_internal_ip_40_3_convert,
    q);
  output [31:0]cast_internal_ip_40_3_convert;
  input [31:0]q;

  wire [31:0]cast_internal_ip_40_3_convert;
  wire [31:0]q;

  system_vv_model_0_0_vv_model_imag_negate imag_negate
       (.cast_internal_ip_40_3_convert(cast_internal_ip_40_3_convert),
        .q(q));
endmodule

module system_vv_model_0_0_vv_model_imag_negate
   (cast_internal_ip_40_3_convert,
    q);
  output [31:0]cast_internal_ip_40_3_convert;
  input [31:0]q;

  wire [31:0]cast_internal_ip_40_3_convert;
  wire [31:0]q;

  system_vv_model_0_0_sysgen_negate_d3b3ca0d8e neg1
       (.cast_internal_ip_40_3_convert(cast_internal_ip_40_3_convert),
        .q(q));
endmodule

(* CHECK_LICENSE_TYPE = "vv_model_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
module system_vv_model_0_0_vv_model_mult_gen_v12_0_i0
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [31:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [31:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [63:0]P;

  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  system_vv_model_0_0_mult_gen_v12_0_15 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "vv_model_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "vv_model_mult_gen_v12_0_i0" *) 
(* X_CORE_INFO = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
module system_vv_model_0_0_vv_model_mult_gen_v12_0_i0__4
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [31:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [31:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [63:0]P;

  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  system_vv_model_0_0_mult_gen_v12_0_15__4 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "vv_model_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "vv_model_mult_gen_v12_0_i0" *) 
(* X_CORE_INFO = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
module system_vv_model_0_0_vv_model_mult_gen_v12_0_i0__5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [31:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [31:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [63:0]P;

  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  system_vv_model_0_0_mult_gen_v12_0_15__5 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "vv_model_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "vv_model_mult_gen_v12_0_i0" *) 
(* X_CORE_INFO = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
module system_vv_model_0_0_vv_model_mult_gen_v12_0_i0__6
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [31:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [31:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [63:0]P;

  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  system_vv_model_0_0_mult_gen_v12_0_15__6 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

module system_vv_model_0_0_vv_model_pipeline1
   (pow1_tvalid,
    q,
    clk);
  output [0:0]pow1_tvalid;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]pow1_tvalid;
  wire [0:0]q;
  wire register0_q_net;
  wire register1_q_net;

  system_vv_model_0_0_vv_model_xlregister_120 register0
       (.clk(clk),
        .q(q),
        .register0_q_net(register0_q_net));
  system_vv_model_0_0_vv_model_xlregister_121 register1
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
  system_vv_model_0_0_vv_model_xlregister_122 register2
       (.clk(clk),
        .pow1_tvalid(pow1_tvalid),
        .register1_q_net(register1_q_net));
endmodule

module system_vv_model_0_0_vv_model_pipeline10
   (o,
    \fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [31:0]o;
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;
  wire [31:0]o;
  wire [31:0]register0_q_net;

  system_vv_model_0_0_vv_model_xlregister__parameterized0_111 register0
       (.clk(clk),
        .i(i),
        .o(register0_q_net));
  system_vv_model_0_0_vv_model_xlregister__parameterized0_112 register1
       (.clk(clk),
        .i(register0_q_net),
        .o(o));
  system_vv_model_0_0_vv_model_xlregister__parameterized0_113 register2
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (\fd_prim_array[31].rst_comp.fdre_comp ),
        .o(o));
endmodule

module system_vv_model_0_0_vv_model_pipeline11
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;
  wire [31:0]register0_q_net;
  wire [31:0]register1_q_net;

  system_vv_model_0_0_vv_model_xlregister__parameterized0_102 register0
       (.clk(clk),
        .i(i),
        .o(register0_q_net));
  system_vv_model_0_0_vv_model_xlregister__parameterized0_103 register1
       (.clk(clk),
        .i(register0_q_net),
        .o(register1_q_net));
  system_vv_model_0_0_vv_model_xlregister__parameterized0_104 register2
       (.clk(clk),
        .i(register1_q_net),
        .o(o));
endmodule

module system_vv_model_0_0_vv_model_pipeline2
   (pow0_tdata,
    Q,
    clk);
  output [62:0]pow0_tdata;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]pow0_tdata;
  wire [63:1]register0_q_net;
  wire [63:1]register1_q_net;

  system_vv_model_0_0_vv_model_xlregister__parameterized1_93 register0
       (.Q(Q),
        .clk(clk),
        .o(register0_q_net));
  system_vv_model_0_0_vv_model_xlregister__parameterized1_94 register1
       (.clk(clk),
        .i(register0_q_net),
        .o(register1_q_net));
  system_vv_model_0_0_vv_model_xlregister__parameterized1_95 register2
       (.clk(clk),
        .i(register1_q_net),
        .pow0_tdata(pow0_tdata));
endmodule

module system_vv_model_0_0_vv_model_pipeline3
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;
  wire [63:1]register0_q_net;
  wire [63:1]register1_q_net;

  system_vv_model_0_0_vv_model_xlregister__parameterized1_84 register0
       (.clk(clk),
        .i(i),
        .o(register0_q_net));
  system_vv_model_0_0_vv_model_xlregister__parameterized1_85 register1
       (.clk(clk),
        .i(register0_q_net),
        .o(register1_q_net));
  system_vv_model_0_0_vv_model_xlregister__parameterized1_86 register2
       (.clk(clk),
        .corr_tdata(corr_tdata),
        .i(register1_q_net));
endmodule

module system_vv_model_0_0_vv_model_pipeline4
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;
  wire [63:1]register0_q_net;
  wire [63:1]register1_q_net;

  system_vv_model_0_0_vv_model_xlregister__parameterized1_75 register0
       (.clk(clk),
        .i(i),
        .o(register0_q_net));
  system_vv_model_0_0_vv_model_xlregister__parameterized1_76 register1
       (.clk(clk),
        .i(register0_q_net),
        .o(register1_q_net));
  system_vv_model_0_0_vv_model_xlregister__parameterized1_77 register2
       (.clk(clk),
        .corr_tdata(corr_tdata),
        .i(register1_q_net));
endmodule

module system_vv_model_0_0_vv_model_pipeline5
   (pow1_tdata,
    Q,
    clk);
  output [62:0]pow1_tdata;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]pow1_tdata;
  wire [63:1]register0_q_net;
  wire [63:1]register1_q_net;

  system_vv_model_0_0_vv_model_xlregister__parameterized1 register0
       (.Q(Q),
        .clk(clk),
        .o(register0_q_net));
  system_vv_model_0_0_vv_model_xlregister__parameterized1_69 register1
       (.clk(clk),
        .i(register0_q_net),
        .o(register1_q_net));
  system_vv_model_0_0_vv_model_xlregister__parameterized1_70 register2
       (.clk(clk),
        .i(register1_q_net),
        .pow1_tdata(pow1_tdata));
endmodule

module system_vv_model_0_0_vv_model_pipeline6
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire register0_q_net;
  wire register1_q_net;
  wire register2_q_net;
  wire register3_q_net;

  system_vv_model_0_0_vv_model_xlregister_54 register0
       (.clk(clk),
        .d(d),
        .register0_q_net(register0_q_net));
  system_vv_model_0_0_vv_model_xlregister_55 register1
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
  system_vv_model_0_0_vv_model_xlregister_56 register2
       (.clk(clk),
        .register1_q_net(register1_q_net),
        .register2_q_net(register2_q_net));
  system_vv_model_0_0_vv_model_xlregister_57 register3
       (.clk(clk),
        .register2_q_net(register2_q_net),
        .register3_q_net(register3_q_net));
  system_vv_model_0_0_vv_model_xlregister_58 register4
       (.clk(clk),
        .q(q),
        .register3_q_net(register3_q_net));
endmodule

module system_vv_model_0_0_vv_model_pipeline7
   (o,
    \fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [16:0]o;
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;
  wire [16:0]o;
  wire [31:0]register0_q_net;
  wire [31:17]register1_q_net;

  system_vv_model_0_0_vv_model_xlregister__parameterized0_45 register0
       (.clk(clk),
        .i(i),
        .o(register0_q_net));
  system_vv_model_0_0_vv_model_xlregister__parameterized0_46 register1
       (.clk(clk),
        .i(register0_q_net),
        .o({register1_q_net,o}));
  system_vv_model_0_0_vv_model_xlregister__parameterized0_47 register2
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (\fd_prim_array[31].rst_comp.fdre_comp ),
        .i({register1_q_net,o}));
endmodule

module system_vv_model_0_0_vv_model_pipeline8
   (o,
    \fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [16:0]o;
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;
  wire [16:0]o;
  wire [31:0]register0_q_net;
  wire [31:17]register1_q_net;

  system_vv_model_0_0_vv_model_xlregister__parameterized0 register0
       (.clk(clk),
        .i(i),
        .o(register0_q_net));
  system_vv_model_0_0_vv_model_xlregister__parameterized0_39 register1
       (.clk(clk),
        .i(register0_q_net),
        .o({register1_q_net,o}));
  system_vv_model_0_0_vv_model_xlregister__parameterized0_40 register2
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (\fd_prim_array[31].rst_comp.fdre_comp ),
        .i({register1_q_net,o}));
endmodule

module system_vv_model_0_0_vv_model_pipeline9
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire register0_q_net;
  wire register1_q_net;
  wire register2_q_net;

  system_vv_model_0_0_vv_model_xlregister register0
       (.clk(clk),
        .d(d),
        .register0_q_net(register0_q_net));
  system_vv_model_0_0_vv_model_xlregister_30 register1
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
  system_vv_model_0_0_vv_model_xlregister_31 register2
       (.clk(clk),
        .register1_q_net(register1_q_net),
        .register2_q_net(register2_q_net));
  system_vv_model_0_0_vv_model_xlregister_32 register3
       (.clk(clk),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

module system_vv_model_0_0_vv_model_power
   (Q,
    clk,
    q);
  output [62:0]Q;
  input clk;
  input [63:0]q;

  wire [62:0]Q;
  wire clk;
  wire [63:0]q;
  wire [62:0]tmp_p;
  wire [62:0]tmp_p_0;

  system_vv_model_0_0_vv_model_xlmult__xdcDup__1 imag_square
       (.P(tmp_p),
        .clk(clk),
        .q(q[31:0]));
  system_vv_model_0_0_sysgen_addsub_d81f5800bd_23 power_adder
       (.P(tmp_p_0),
        .Q(Q),
        .clk(clk),
        .\op_mem_91_20_reg[0][63]_0 (tmp_p));
  system_vv_model_0_0_vv_model_xlmult__xdcDup__2 real_square
       (.P(tmp_p_0),
        .clk(clk),
        .q(q[63:32]));
endmodule

module system_vv_model_0_0_vv_model_power1
   (Q,
    clk,
    q);
  output [62:0]Q;
  input clk;
  input [63:0]q;

  wire [62:0]Q;
  wire clk;
  wire [63:0]q;
  wire [62:0]tmp_p;
  wire [62:0]tmp_p_0;

  system_vv_model_0_0_vv_model_xlmult__xdcDup__3 imag_square
       (.P(tmp_p),
        .clk(clk),
        .q(q[31:0]));
  system_vv_model_0_0_sysgen_addsub_d81f5800bd power_adder
       (.P(tmp_p_0),
        .Q(Q),
        .clk(clk),
        .\op_mem_91_20_reg[0][63]_0 (tmp_p));
  system_vv_model_0_0_vv_model_xlmult real_square
       (.P(tmp_p_0),
        .clk(clk),
        .q(q[63:32]));
endmodule

module system_vv_model_0_0_vv_model_struct
   (pow1_tvalid,
    pow0_tdata,
    corr_tdata,
    pow1_tdata,
    clk,
    adc_tdata,
    adc_tvalid,
    control_data,
    twidd_tvalid,
    twidd_tdata);
  output [0:0]pow1_tvalid;
  output [62:0]pow0_tdata;
  output [125:0]corr_tdata;
  output [62:0]pow1_tdata;
  input clk;
  input [27:0]adc_tdata;
  input [0:0]adc_tvalid;
  input [1:0]control_data;
  input [0:0]twidd_tvalid;
  input [31:0]twidd_tdata;

  wire [27:0]adc_tdata;
  wire [0:0]adc_tvalid;
  wire ap_enable_reg_pp0_iter4;
  wire [31:0]cast_internal_ip_40_3_convert;
  wire clk;
  wire [127:1]concat_y_net;
  wire [1:0]control_data;
  wire [31:0]convert1_dout_net;
  wire [31:0]convert2_dout_net;
  wire [31:0]convert3_dout_net;
  wire [31:0]convert_dout_net;
  wire [125:0]corr_tdata;
  wire [13:0]delay20_q_net;
  wire delay22_q_net;
  wire [13:0]delay23_q_net;
  wire [63:0]delay3_q_net;
  wire [63:0]delay6_q_net;
  wire delay8_q_net;
  wire flag;
  wire index_V0;
  wire logical1_y_net;
  wire logical_y_net;
  wire [62:0]pow0_tdata;
  wire [62:0]pow1_tdata;
  wire [0:0]pow1_tvalid;
  wire [63:1]power_adder_s_net;
  wire [63:1]power_adder_s_net_x0;
  wire reg_resona;
  wire [31:0]register1_q_net;
  wire [16:0]register1_q_net_0;
  wire [16:0]register1_q_net_1;
  wire [31:0]register2_q_net_x0;
  wire [31:0]register2_q_net_x1;
  wire [31:0]register2_q_net_x2;
  wire [31:0]register2_q_net_x7;
  wire register3_q_net;
  wire register4_q_net;
  wire res_input_1_reg_4520;
  wire rst_app_re_read_fu_72_p2;
  wire rst_app_re_reg_397_pp0_iter2_reg;
  wire [15:0]twidd_im_V_1_reg_401;
  wire [15:0]twidd_re_V_1_reg_406;
  wire [31:0]twidd_tdata;
  wire [0:0]twidd_tvalid;
  wire [44:13]vivado_hls1_dout_im_v_net;
  wire [44:13]vivado_hls1_dout_re_v_net;
  wire vivado_hls1_n_0;
  wire vivado_hls1_n_100;
  wire vivado_hls1_n_101;
  wire vivado_hls1_n_102;
  wire vivado_hls1_n_103;
  wire vivado_hls1_n_104;
  wire vivado_hls1_n_105;
  wire vivado_hls1_n_106;
  wire vivado_hls1_n_107;
  wire vivado_hls1_n_108;
  wire vivado_hls1_n_109;
  wire vivado_hls1_n_110;
  wire vivado_hls1_n_111;
  wire vivado_hls1_n_112;
  wire vivado_hls1_n_113;
  wire vivado_hls1_n_114;
  wire vivado_hls1_n_115;
  wire vivado_hls1_n_116;
  wire vivado_hls1_n_117;
  wire vivado_hls1_n_118;
  wire vivado_hls1_n_119;
  wire vivado_hls1_n_120;
  wire vivado_hls1_n_121;
  wire vivado_hls1_n_122;
  wire vivado_hls1_n_123;
  wire vivado_hls1_n_124;
  wire vivado_hls1_n_125;
  wire vivado_hls1_n_126;
  wire vivado_hls1_n_127;
  wire vivado_hls1_n_128;
  wire vivado_hls1_n_129;
  wire vivado_hls1_n_130;
  wire vivado_hls1_n_131;
  wire vivado_hls1_n_132;
  wire vivado_hls1_n_133;
  wire vivado_hls1_n_134;
  wire vivado_hls1_n_135;
  wire vivado_hls1_n_98;
  wire [44:13]vivado_hls2_dout_im_v_net;
  wire [44:13]vivado_hls2_dout_re_v_net;
  wire vivado_hls2_n_66;
  wire vivado_hls2_n_67;
  wire vivado_hls2_n_68;
  wire vivado_hls2_n_69;
  wire vivado_hls2_n_70;
  wire vivado_hls2_n_71;
  wire vivado_hls2_n_72;
  wire vivado_hls2_n_73;
  wire vivado_hls2_n_74;
  wire vivado_hls2_n_75;
  wire vivado_hls2_n_76;
  wire vivado_hls2_n_77;
  wire vivado_hls2_n_78;
  wire vivado_hls2_n_79;
  wire vivado_hls2_n_80;
  wire vivado_hls2_n_81;
  wire vivado_hls2_n_82;
  wire vivado_hls2_n_83;
  wire vivado_hls2_n_84;
  wire vivado_hls2_n_85;
  wire vivado_hls2_n_86;
  wire vivado_hls2_n_87;
  wire vivado_hls2_n_88;
  wire vivado_hls2_n_89;
  wire vivado_hls2_n_90;
  wire vivado_hls2_n_91;
  wire vivado_hls2_n_92;
  wire vivado_hls2_n_93;
  wire vivado_hls2_n_94;
  wire vivado_hls2_n_95;

  system_vv_model_0_0_vv_model_cmult cmult
       (.cast_internal_ip_40_3_convert(cast_internal_ip_40_3_convert),
        .clk(clk),
        .concat_y_net({concat_y_net[127:65],concat_y_net[63:1]}),
        .o(register1_q_net_0),
        .\op_mem_65_20_reg[1] (register1_q_net),
        .\op_mem_65_20_reg[1]_0 (register1_q_net_1),
        .\op_mem_65_20_reg[2] (register2_q_net_x1[31:17]),
        .\op_mem_65_20_reg[2]_0 (register2_q_net_x0),
        .q(register2_q_net_x2[31:17]));
  system_vv_model_0_0_vv_model_complex_conj complex_conj
       (.cast_internal_ip_40_3_convert(cast_internal_ip_40_3_convert),
        .q(register2_q_net_x7));
  system_vv_model_0_0_vv_model_xlconvert convert
       (.O29(vivado_hls2_dout_re_v_net),
        .clk(clk),
        .q(convert_dout_net));
  system_vv_model_0_0_vv_model_xlconvert_0 convert1
       (.O30(vivado_hls2_dout_im_v_net),
        .clk(clk),
        .q(convert1_dout_net));
  system_vv_model_0_0_vv_model_xlconvert_1 convert2
       (.O27(vivado_hls1_dout_re_v_net),
        .clk(clk),
        .q(convert2_dout_net));
  system_vv_model_0_0_vv_model_xlconvert_2 convert3
       (.O28(vivado_hls1_dout_im_v_net),
        .clk(clk),
        .q(convert3_dout_net));
  system_vv_model_0_0_vv_model_xldelay delay20
       (.adc_tdata(adc_tdata[13:0]),
        .clk(clk),
        .q(delay20_q_net));
  system_vv_model_0_0_vv_model_xldelay__parameterized0 delay22
       (.clk(clk),
        .control_data(control_data[0]),
        .d(logical_y_net),
        .flag(flag),
        .index_V0(index_V0),
        .q(delay22_q_net));
  system_vv_model_0_0_vv_model_xldelay_3 delay23
       (.adc_tdata(adc_tdata[27:14]),
        .clk(clk),
        .q(delay23_q_net));
  system_vv_model_0_0_vv_model_xldelay__parameterized1 delay3
       (.clk(clk),
        .d({register2_q_net_x0,register2_q_net_x7}),
        .q(delay3_q_net));
  system_vv_model_0_0_vv_model_xldelay__parameterized1_4 delay6
       (.clk(clk),
        .d({register2_q_net_x2,register2_q_net_x1}),
        .q(delay6_q_net));
  system_vv_model_0_0_vv_model_xldelay__parameterized2 delay8
       (.clk(clk),
        .d(delay8_q_net),
        .q(register3_q_net));
  system_vv_model_0_0_sysgen_logical_10e6fb78d0 logical
       (.adc_tvalid(adc_tvalid),
        .control_data(control_data[1]),
        .d(logical_y_net),
        .twidd_tvalid(twidd_tvalid));
  system_vv_model_0_0_vv_model_pipeline1 pipeline1
       (.clk(clk),
        .pow1_tvalid(pow1_tvalid),
        .q(register4_q_net));
  system_vv_model_0_0_vv_model_pipeline10 pipeline10
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (register2_q_net_x0),
        .i(convert2_dout_net),
        .o(register1_q_net));
  system_vv_model_0_0_vv_model_pipeline11 pipeline11
       (.clk(clk),
        .i(convert3_dout_net),
        .o(register2_q_net_x7));
  system_vv_model_0_0_vv_model_pipeline2 pipeline2
       (.Q(power_adder_s_net_x0),
        .clk(clk),
        .pow0_tdata(pow0_tdata));
  system_vv_model_0_0_vv_model_pipeline3 pipeline3
       (.clk(clk),
        .corr_tdata(corr_tdata[125:63]),
        .i(concat_y_net[127:65]));
  system_vv_model_0_0_vv_model_pipeline4 pipeline4
       (.clk(clk),
        .corr_tdata(corr_tdata[62:0]),
        .i(concat_y_net[63:1]));
  system_vv_model_0_0_vv_model_pipeline5 pipeline5
       (.Q(power_adder_s_net),
        .clk(clk),
        .pow1_tdata(pow1_tdata));
  system_vv_model_0_0_vv_model_pipeline6 pipeline6
       (.clk(clk),
        .d(delay8_q_net),
        .q(register4_q_net));
  system_vv_model_0_0_vv_model_pipeline7 pipeline7
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (register2_q_net_x2),
        .i(convert_dout_net),
        .o(register1_q_net_0));
  system_vv_model_0_0_vv_model_pipeline8 pipeline8
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (register2_q_net_x1),
        .i(convert1_dout_net),
        .o(register1_q_net_1));
  system_vv_model_0_0_vv_model_pipeline9 pipeline9
       (.clk(clk),
        .d(logical1_y_net),
        .q(register3_q_net));
  system_vv_model_0_0_vv_model_power power
       (.Q(power_adder_s_net_x0),
        .clk(clk),
        .q(delay6_q_net));
  system_vv_model_0_0_vv_model_power1 power1
       (.Q(power_adder_s_net),
        .clk(clk),
        .q(delay3_q_net));
  system_vv_model_0_0_msdft vivado_hls1
       (.A(twidd_im_V_1_reg_401),
        .B({vivado_hls1_n_106,vivado_hls1_n_107,vivado_hls1_n_108,vivado_hls1_n_109,vivado_hls1_n_110,vivado_hls1_n_111,vivado_hls1_n_112,vivado_hls1_n_113,vivado_hls1_n_114,vivado_hls1_n_115,vivado_hls1_n_116,vivado_hls1_n_117,vivado_hls1_n_118,vivado_hls1_n_119,vivado_hls1_n_120}),
        .CO(vivado_hls2_n_93),
        .E(rst_app_re_read_fu_72_p2),
        .O({vivado_hls2_n_81,vivado_hls2_n_82,vivado_hls2_n_83,vivado_hls2_n_84}),
        .O27(vivado_hls1_dout_re_v_net),
        .O28(vivado_hls1_dout_im_v_net),
        .WEA({vivado_hls1_n_102,vivado_hls1_n_103}),
        .ap_enable_reg_pp0_iter1_reg_0({vivado_hls1_n_121,vivado_hls1_n_122,vivado_hls1_n_123,vivado_hls1_n_124,vivado_hls1_n_125,vivado_hls1_n_126,vivado_hls1_n_127,vivado_hls1_n_128,vivado_hls1_n_129,vivado_hls1_n_130,vivado_hls1_n_131,vivado_hls1_n_132,vivado_hls1_n_133,vivado_hls1_n_134,vivado_hls1_n_135}),
        .ap_enable_reg_pp0_iter1_reg_rep__0_0(vivado_hls1_n_100),
        .ap_enable_reg_pp0_iter1_reg_rep__1_0(vivado_hls1_n_101),
        .ap_enable_reg_pp0_iter1_reg_rep__5_0({vivado_hls1_n_104,vivado_hls1_n_105}),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .clk(clk),
        .control_data(control_data[0]),
        .\din_re_V_r_reg_417_reg[13]_0 (delay23_q_net),
        .flag(flag),
        .index_V0(index_V0),
        .p({vivado_hls2_n_85,vivado_hls2_n_86,vivado_hls2_n_87,vivado_hls2_n_88}),
        .p_0({vivado_hls2_n_89,vivado_hls2_n_90,vivado_hls2_n_91,vivado_hls2_n_92}),
        .p_1({vivado_hls2_n_94,vivado_hls2_n_95}),
        .q(delay22_q_net),
        .r_V_6_reg_119_reg({vivado_hls2_n_66,vivado_hls2_n_67,vivado_hls2_n_68,vivado_hls2_n_69}),
        .r_V_6_reg_119_reg_0({vivado_hls2_n_70,vivado_hls2_n_71,vivado_hls2_n_72,vivado_hls2_n_73}),
        .r_V_6_reg_119_reg_1({vivado_hls2_n_74,vivado_hls2_n_75,vivado_hls2_n_76,vivado_hls2_n_77}),
        .r_V_6_reg_119_reg_2({vivado_hls2_n_79,vivado_hls2_n_80}),
        .r_V_6_reg_119_reg_3(vivado_hls2_n_78),
        .reg_resona(reg_resona),
        .res_input_1_reg_4520(res_input_1_reg_4520),
        .rst_app_re_reg_397_pp0_iter2_reg(rst_app_re_reg_397_pp0_iter2_reg),
        .\rst_app_re_reg_397_reg[0]_0 (vivado_hls1_n_98),
        .\twidd_re_V_1_reg_406_reg[15]_0 (twidd_re_V_1_reg_406),
        .twidd_tdata(twidd_tdata),
        .we1(vivado_hls1_n_0));
  system_vv_model_0_0_msdft_5 vivado_hls2
       (.A(twidd_im_V_1_reg_401),
        .B({vivado_hls1_n_106,vivado_hls1_n_107,vivado_hls1_n_108,vivado_hls1_n_109,vivado_hls1_n_110,vivado_hls1_n_111,vivado_hls1_n_112,vivado_hls1_n_113,vivado_hls1_n_114,vivado_hls1_n_115,vivado_hls1_n_116,vivado_hls1_n_117,vivado_hls1_n_118,vivado_hls1_n_119,vivado_hls1_n_120}),
        .CO(vivado_hls2_n_93),
        .E(rst_app_re_read_fu_72_p2),
        .O({vivado_hls2_n_81,vivado_hls2_n_82,vivado_hls2_n_83,vivado_hls2_n_84}),
        .O29(vivado_hls2_dout_re_v_net),
        .O30(vivado_hls2_dout_im_v_net),
        .WEA({vivado_hls1_n_102,vivado_hls1_n_103}),
        .ap_enable_reg_pp0_iter2_reg_0(vivado_hls1_n_100),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 (vivado_hls1_n_98),
        .clk(clk),
        .control_data(control_data[0]),
        .d(logical1_y_net),
        .\din_re_V_r_reg_417_reg[11]_0 ({vivado_hls2_n_74,vivado_hls2_n_75,vivado_hls2_n_76,vivado_hls2_n_77}),
        .\din_re_V_r_reg_417_reg[12]_0 (vivado_hls2_n_78),
        .\din_re_V_r_reg_417_reg[12]_1 ({vivado_hls2_n_79,vivado_hls2_n_80}),
        .\din_re_V_r_reg_417_reg[13]_0 (delay20_q_net),
        .\din_re_V_r_reg_417_reg[3]_0 ({vivado_hls2_n_66,vivado_hls2_n_67,vivado_hls2_n_68,vivado_hls2_n_69}),
        .\din_re_V_r_reg_417_reg[7]_0 ({vivado_hls2_n_70,vivado_hls2_n_71,vivado_hls2_n_72,vivado_hls2_n_73}),
        .flag(flag),
        .\icmp_ln879_reg_433_reg[0]_0 ({vivado_hls2_n_85,vivado_hls2_n_86,vivado_hls2_n_87,vivado_hls2_n_88}),
        .\icmp_ln879_reg_433_reg[0]_1 ({vivado_hls2_n_89,vivado_hls2_n_90,vivado_hls2_n_91,vivado_hls2_n_92}),
        .\icmp_ln879_reg_433_reg[0]_2 ({vivado_hls2_n_94,vivado_hls2_n_95}),
        .index_V0(index_V0),
        .p(vivado_hls1_n_101),
        .p_0(twidd_re_V_1_reg_406),
        .q(delay22_q_net),
        .r_V_6_reg_119_reg({vivado_hls1_n_121,vivado_hls1_n_122,vivado_hls1_n_123,vivado_hls1_n_124,vivado_hls1_n_125,vivado_hls1_n_126,vivado_hls1_n_127,vivado_hls1_n_128,vivado_hls1_n_129,vivado_hls1_n_130,vivado_hls1_n_131,vivado_hls1_n_132,vivado_hls1_n_133,vivado_hls1_n_134,vivado_hls1_n_135}),
        .ram_reg_6({vivado_hls1_n_104,vivado_hls1_n_105}),
        .reg_resona(reg_resona),
        .res_input_1_reg_4520(res_input_1_reg_4520),
        .rst_app_re_reg_397_pp0_iter2_reg(rst_app_re_reg_397_pp0_iter2_reg),
        .twidd_tdata(twidd_tdata),
        .we1(vivado_hls1_n_0));
endmodule

module system_vv_model_0_0_vv_model_xlconvert
   (q,
    O29,
    clk);
  output [31:0]q;
  input [31:0]O29;
  input clk;

  wire [31:0]O29;
  wire clk;
  wire [31:0]q;

  system_vv_model_0_0_synth_reg__parameterized0_137 \latency_test.reg1 
       (.O29(O29),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_xlconvert" *) 
module system_vv_model_0_0_vv_model_xlconvert_0
   (q,
    O30,
    clk);
  output [31:0]q;
  input [31:0]O30;
  input clk;

  wire [31:0]O30;
  wire clk;
  wire [31:0]q;

  system_vv_model_0_0_synth_reg__parameterized0_135 \latency_test.reg1 
       (.O30(O30),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_xlconvert" *) 
module system_vv_model_0_0_vv_model_xlconvert_1
   (q,
    O27,
    clk);
  output [31:0]q;
  input [31:0]O27;
  input clk;

  wire [31:0]O27;
  wire clk;
  wire [31:0]q;

  system_vv_model_0_0_synth_reg__parameterized0_133 \latency_test.reg1 
       (.O27(O27),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_xlconvert" *) 
module system_vv_model_0_0_vv_model_xlconvert_2
   (q,
    O28,
    clk);
  output [31:0]q;
  input [31:0]O28;
  input clk;

  wire [31:0]O28;
  wire clk;
  wire [31:0]q;

  system_vv_model_0_0_synth_reg__parameterized0 \latency_test.reg1 
       (.O28(O28),
        .clk(clk),
        .q(q));
endmodule

module system_vv_model_0_0_vv_model_xlconvert_pipeline
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  system_vv_model_0_0_sub_module_vv_model_xlconvert_pipeline_145 conv_udp
       (.clk(clk),
        .concat_y_net(concat_y_net),
        .d(d));
endmodule

(* ORIG_REF_NAME = "vv_model_xlconvert_pipeline" *) 
module system_vv_model_0_0_vv_model_xlconvert_pipeline_139
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  system_vv_model_0_0_sub_module_vv_model_xlconvert_pipeline conv_udp
       (.clk(clk),
        .concat_y_net(concat_y_net),
        .d(d));
endmodule

module system_vv_model_0_0_vv_model_xldelay
   (q,
    adc_tdata,
    clk);
  output [13:0]q;
  input [13:0]adc_tdata;
  input clk;

  wire [13:0]adc_tdata;
  wire clk;
  wire [13:0]q;

  system_vv_model_0_0_synth_reg__parameterized1_131 \srl_delay.reg1 
       (.adc_tdata(adc_tdata),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_xldelay" *) 
module system_vv_model_0_0_vv_model_xldelay_3
   (q,
    adc_tdata,
    clk);
  output [13:0]q;
  input [13:0]adc_tdata;
  input clk;

  wire [13:0]adc_tdata;
  wire clk;
  wire [13:0]q;

  system_vv_model_0_0_synth_reg__parameterized1 \srl_delay.reg1 
       (.adc_tdata(adc_tdata),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_xldelay" *) 
module system_vv_model_0_0_vv_model_xldelay__parameterized0
   (flag,
    q,
    index_V0,
    control_data,
    d,
    clk);
  output flag;
  output [0:0]q;
  output index_V0;
  input [0:0]control_data;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]control_data;
  wire [0:0]d;
  wire flag;
  wire index_V0;
  wire [0:0]q;

  system_vv_model_0_0_synth_reg__parameterized2 \srl_delay.reg1 
       (.clk(clk),
        .control_data(control_data),
        .d(d),
        .flag(flag),
        .index_V0(index_V0),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_xldelay" *) 
module system_vv_model_0_0_vv_model_xldelay__parameterized1
   (q,
    d,
    clk);
  output [63:0]q;
  input [63:0]d;
  input clk;

  wire clk;
  wire [63:0]d;
  wire [63:0]q;

  system_vv_model_0_0_synth_reg_129 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_xldelay" *) 
module system_vv_model_0_0_vv_model_xldelay__parameterized1_4
   (q,
    d,
    clk);
  output [63:0]q;
  input [63:0]d;
  input clk;

  wire clk;
  wire [63:0]d;
  wire [63:0]q;

  system_vv_model_0_0_synth_reg \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_xldelay" *) 
module system_vv_model_0_0_vv_model_xldelay__parameterized2
   (d,
    q,
    clk);
  output [0:0]d;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;

  system_vv_model_0_0_synth_reg__parameterized3 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

module system_vv_model_0_0_vv_model_xlmult
   (P,
    clk,
    q);
  output [62:0]P;
  input clk;
  input [31:0]q;

  wire [62:0]P;
  wire clk;
  wire [31:0]q;
  wire [63:63]tmp_p;

  (* CHECK_LICENSE_TYPE = "vv_model_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
  system_vv_model_0_0_vv_model_mult_gen_v12_0_i0 \comp0.core_instance0 
       (.A(q),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P({tmp_p,P}),
        .SCLR(1'b0));
endmodule

(* ORIG_REF_NAME = "vv_model_xlmult" *) 
module system_vv_model_0_0_vv_model_xlmult__xdcDup__1
   (P,
    clk,
    q);
  output [62:0]P;
  input clk;
  input [31:0]q;

  wire [62:0]P;
  wire clk;
  wire [31:0]q;
  wire [63:63]tmp_p;

  (* CHECK_LICENSE_TYPE = "vv_model_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
  system_vv_model_0_0_vv_model_mult_gen_v12_0_i0__4 \comp0.core_instance0 
       (.A(q),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P({tmp_p,P}),
        .SCLR(1'b0));
endmodule

(* ORIG_REF_NAME = "vv_model_xlmult" *) 
module system_vv_model_0_0_vv_model_xlmult__xdcDup__2
   (P,
    clk,
    q);
  output [62:0]P;
  input clk;
  input [31:0]q;

  wire [62:0]P;
  wire clk;
  wire [31:0]q;
  wire [63:63]tmp_p;

  (* CHECK_LICENSE_TYPE = "vv_model_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
  system_vv_model_0_0_vv_model_mult_gen_v12_0_i0__5 \comp0.core_instance0 
       (.A(q),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P({tmp_p,P}),
        .SCLR(1'b0));
endmodule

(* ORIG_REF_NAME = "vv_model_xlmult" *) 
module system_vv_model_0_0_vv_model_xlmult__xdcDup__3
   (P,
    clk,
    q);
  output [62:0]P;
  input clk;
  input [31:0]q;

  wire [62:0]P;
  wire clk;
  wire [31:0]q;
  wire [63:63]tmp_p;

  (* CHECK_LICENSE_TYPE = "vv_model_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
  system_vv_model_0_0_vv_model_mult_gen_v12_0_i0__6 \comp0.core_instance0 
       (.A(q),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P({tmp_p,P}),
        .SCLR(1'b0));
endmodule

module system_vv_model_0_0_vv_model_xlregister
   (register0_q_net,
    d,
    clk);
  output register0_q_net;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire register0_q_net;

  system_vv_model_0_0_synth_reg_w_init__parameterized1_37 synth_reg_inst
       (.clk(clk),
        .d(d),
        .register0_q_net(register0_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister_120
   (register0_q_net,
    q,
    clk);
  output register0_q_net;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register0_q_net;

  system_vv_model_0_0_synth_reg_w_init__parameterized1_127 synth_reg_inst
       (.clk(clk),
        .q(q),
        .register0_q_net(register0_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister_121
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  system_vv_model_0_0_synth_reg_w_init__parameterized1_125 synth_reg_inst
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister_122
   (pow1_tvalid,
    register1_q_net,
    clk);
  output [0:0]pow1_tvalid;
  input register1_q_net;
  input clk;

  wire clk;
  wire [0:0]pow1_tvalid;
  wire register1_q_net;

  system_vv_model_0_0_synth_reg_w_init__parameterized1_123 synth_reg_inst
       (.clk(clk),
        .pow1_tvalid(pow1_tvalid),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister_30
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  system_vv_model_0_0_synth_reg_w_init__parameterized1_35 synth_reg_inst
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister_31
   (register2_q_net,
    register1_q_net,
    clk);
  output register2_q_net;
  input register1_q_net;
  input clk;

  wire clk;
  wire register1_q_net;
  wire register2_q_net;

  system_vv_model_0_0_synth_reg_w_init__parameterized1_33 synth_reg_inst
       (.clk(clk),
        .register1_q_net(register1_q_net),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister_32
   (q,
    register2_q_net,
    clk);
  output [0:0]q;
  input register2_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register2_q_net;

  system_vv_model_0_0_synth_reg_w_init__parameterized1 synth_reg_inst
       (.clk(clk),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister_54
   (register0_q_net,
    d,
    clk);
  output register0_q_net;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire register0_q_net;

  system_vv_model_0_0_synth_reg_w_init__parameterized1_67 synth_reg_inst
       (.clk(clk),
        .d(d),
        .register0_q_net(register0_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister_55
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  system_vv_model_0_0_synth_reg_w_init__parameterized1_65 synth_reg_inst
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister_56
   (register2_q_net,
    register1_q_net,
    clk);
  output register2_q_net;
  input register1_q_net;
  input clk;

  wire clk;
  wire register1_q_net;
  wire register2_q_net;

  system_vv_model_0_0_synth_reg_w_init__parameterized1_63 synth_reg_inst
       (.clk(clk),
        .register1_q_net(register1_q_net),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister_57
   (register3_q_net,
    register2_q_net,
    clk);
  output register3_q_net;
  input register2_q_net;
  input clk;

  wire clk;
  wire register2_q_net;
  wire register3_q_net;

  system_vv_model_0_0_synth_reg_w_init__parameterized1_61 synth_reg_inst
       (.clk(clk),
        .register2_q_net(register2_q_net),
        .register3_q_net(register3_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister_58
   (q,
    register3_q_net,
    clk);
  output [0:0]q;
  input register3_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register3_q_net;

  system_vv_model_0_0_synth_reg_w_init__parameterized1_59 synth_reg_inst
       (.clk(clk),
        .q(q),
        .register3_q_net(register3_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized0
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_0_0_synth_reg_w_init__parameterized2_43 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized0_102
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_0_0_synth_reg_w_init__parameterized2_109 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized0_103
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_0_0_synth_reg_w_init__parameterized2_107 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized0_104
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_0_0_synth_reg_w_init__parameterized2_105 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized0_111
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_0_0_synth_reg_w_init__parameterized2_118 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized0_112
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_0_0_synth_reg_w_init__parameterized2_116 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized0_113
   (\fd_prim_array[31].rst_comp.fdre_comp ,
    o,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]o;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]o;

  system_vv_model_0_0_synth_reg_w_init__parameterized2_114 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (\fd_prim_array[31].rst_comp.fdre_comp ),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized0_39
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_0_0_synth_reg_w_init__parameterized2_41 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized0_40
   (\fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;

  system_vv_model_0_0_synth_reg_w_init__parameterized2 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (\fd_prim_array[31].rst_comp.fdre_comp ),
        .i(i));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized0_45
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_0_0_synth_reg_w_init__parameterized2_52 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized0_46
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_0_0_synth_reg_w_init__parameterized2_50 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized0_47
   (\fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;

  system_vv_model_0_0_synth_reg_w_init__parameterized2_48 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (\fd_prim_array[31].rst_comp.fdre_comp ),
        .i(i));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized1
   (o,
    Q,
    clk);
  output [62:0]o;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]o;

  system_vv_model_0_0_synth_reg_w_init__parameterized3_73 synth_reg_inst
       (.Q(Q),
        .clk(clk),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized1_69
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_0_0_synth_reg_w_init__parameterized3_71 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized1_70
   (pow1_tdata,
    i,
    clk);
  output [62:0]pow1_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]pow1_tdata;

  system_vv_model_0_0_synth_reg_w_init__parameterized3 synth_reg_inst
       (.clk(clk),
        .i(i),
        .pow1_tdata(pow1_tdata));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized1_75
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_0_0_synth_reg_w_init__parameterized3_82 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized1_76
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_0_0_synth_reg_w_init__parameterized3_80 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized1_77
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;

  system_vv_model_0_0_synth_reg_w_init__parameterized3_78 synth_reg_inst
       (.clk(clk),
        .corr_tdata(corr_tdata),
        .i(i));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized1_84
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_0_0_synth_reg_w_init__parameterized3_91 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized1_85
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_0_0_synth_reg_w_init__parameterized3_89 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized1_86
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;

  system_vv_model_0_0_synth_reg_w_init__parameterized3_87 synth_reg_inst
       (.clk(clk),
        .corr_tdata(corr_tdata),
        .i(i));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized1_93
   (o,
    Q,
    clk);
  output [62:0]o;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]o;

  system_vv_model_0_0_synth_reg_w_init__parameterized3_100 synth_reg_inst
       (.Q(Q),
        .clk(clk),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized1_94
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_0_0_synth_reg_w_init__parameterized3_98 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_xlregister" *) 
module system_vv_model_0_0_vv_model_xlregister__parameterized1_95
   (pow0_tdata,
    i,
    clk);
  output [62:0]pow0_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]pow0_tdata;

  system_vv_model_0_0_synth_reg_w_init__parameterized3_96 synth_reg_inst
       (.clk(clk),
        .i(i),
        .pow0_tdata(pow0_tdata));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "3" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "63" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* c_a_type = "0" *) 
(* c_a_width = "32" *) (* c_b_type = "0" *) (* c_b_width = "32" *) 
module system_vv_model_0_0_mult_gen_v12_0_15
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [31:0]A;
  input [31:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [63:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  system_vv_model_0_0_mult_gen_v12_0_15_viv i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "3" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "63" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_15" *) 
(* c_a_type = "0" *) (* c_a_width = "32" *) (* c_b_type = "0" *) 
(* c_b_width = "32" *) 
module system_vv_model_0_0_mult_gen_v12_0_15__4
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [31:0]A;
  input [31:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [63:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  system_vv_model_0_0_mult_gen_v12_0_15_viv__4 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "3" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "63" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_15" *) 
(* c_a_type = "0" *) (* c_a_width = "32" *) (* c_b_type = "0" *) 
(* c_b_width = "32" *) 
module system_vv_model_0_0_mult_gen_v12_0_15__5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [31:0]A;
  input [31:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [63:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  system_vv_model_0_0_mult_gen_v12_0_15_viv__5 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "3" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "63" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_15" *) 
(* c_a_type = "0" *) (* c_a_width = "32" *) (* c_b_type = "0" *) 
(* c_b_width = "32" *) 
module system_vv_model_0_0_mult_gen_v12_0_15__6
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [31:0]A;
  input [31:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [63:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  system_vv_model_0_0_mult_gen_v12_0_15_viv__6 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
C7hzBVI2ovkNFUTeCy598nuPdmivGO1GoXvSg1w9wpyoctQglLs/RE/bYG9h2nD6xddzWvHDEgaJ
O51mOP9qTQ==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
lTx5iIJG6mbUhsGvFnSPfQ6oAA1LqB1aov6zTQpBc2api/yemllfDV9kPcsugtNzib08vIQR3TRO
JWL0/yXPhLaI5MClWMFepVdOQGRcnlGGavXViXYpSllBwsR8VEnBDgqZ+TiMyoO4fyemY8lSZf9Z
UTe/eIw0E6UEWuPmcmQ=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
YAw3VPymj7dSAXjjT8mnP+qbP2onJwdTHs5pjgGnaYgkS+QSyPXNq3/D/vbTFA52YNzajZtDDjSw
IOIHJo297gP3y+yf7K6grRIJxZqqChkBqQ8JpQDY+spjlv6IeRyTuofwngr72/7uusdlSuNJ2xt9
59iK+qCYBVyrY2blmyewz8Koygu7xCxWYB7yhKeLephQ5Q4/97ccU8Gs5ldj4ajJgF4J+5ak94Td
S/NrdFU4Eil1ZP/+5KsDFYTlcJYWGEtUrMwacsobJhc4g6HbCEMrSHRV6SJno7ifkSrMegKZTC52
RJnJWc4kHZnNxAvHVl/AjlW3FHtetwNqoA9mXA==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
klmuD9KvVLwQa3xCmSrtgvzdlHQcbfqMjlhKDUaYVLIPp7nhoalCCD0OnjNNgKqDpXjct5D1SgjN
EYpNwNxuc04vcGwmLrRWZnGhfGvW+qFh18byIHGw8ISvdro6XFqCBqeiu2t+2y+8BDk4ECfkVl1j
xkSPcWqtkD51Jyk184IhC5z3P1cF57GaEqZh6XzaddnyUsuUuJ4B4Y7b47pUqIS+M1CXOtn5uEqP
FPkD3wy98vyruARSXYMlhfrS4eqVFsYSFQrkChN6SAS/MWE1I3R4FAS+loe3aSkqG1/NrYoP6pH+
l27kehqe6fpq25u6cqKwQgdBowMoq+29rt8fng==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
FcN/yURCRLNIql46cHu/sBB3omRRsCyO9W/H8Vunxe+HPi2uUy86pnF+nF1saXtLZSokCQY32G1n
GyEWU01+Zg0yHTVOZnbjTCzEanqF7b0ZentGb9xX3xVhJ95SYlA60C+uO4a7G6NxdgEx9V079pFK
Z9xLCISj57bObGKkj0oQPd6x0hQyMg6eiTV6tcPQkxdgXYoZtjC2ZoxxDUwGF+z7PbS7OVhKyX6r
Zc5LHRBO02xhyou8XDQk0wnIo9qLNBmSvVirBPCv2ySKaso869lKk07n94FqE1nZSSkW1zwT9tak
ZzPVgb4mn9uZ610BX8AaVb7+rzLSYaOIRuD66Q==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
Bhu8uJcLkqtTqY+x5iJvreCAG+HjxudnLrNnhHFJqQ1fHk0+W0An5Ky4Jwf4v4OdYaMuMXtv6g+O
3SDkzjdgUjsKM/W/sB0523KcJxcPrutqb1q9UdTOUWQKnATScj7lsfINkKJg6Az/2d7FyPxhXcTc
1vfet0jOjmx6/tVhxuY=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
b1EcLQX7jdtQ3pNOz+9bZYVVGXW6XXFcN9vxDQzU0q44B0fjj0UNmvR3vXURqfHpoInAZZzO+EWg
QVhWKwXT4Gd5o/VI8tsMH7zErjo/Jl8KB2Gn9Doswoy0F75GiJxGsIOusdw5B/Dj5xl1NfHoHjHV
mXAlNPkQlkkDVaIOCRSGhSOmU52YzGHX8/Dlr1tUAPpWvCfcLhyZCazwcBgnoF0y/q/4B5fLGLdi
1jlake6rzr/HLB//sI67NkYxSGQYg3Fsmc90L4+HIwXyuVzBW9AzQx+2P1fhuU1CmdG2Cw8NCY9p
+7TDUsd2ApjvTid1pvcK80UfZl9nJpDfRdUiBA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
FMLytLytR3MFLT/7tFb4V1Aon9f36i3499qk1PCe7mCe8BUFDNwUSiKTtiO5C/aYWwhv6md5Yj1a
ck/LF5msmq6Pb3wp4qvYhksQMCe7GU/oKI48gcKZTS3NNhJTxBazcA+r2aYD43tAnkAiuXQYO4fX
eJssUm0YppeglIPcw4on9q1S9W3OhlKYwfudkvmVm2PAmH8YVLc9DqOg7lxogbkrZ4Yh69imp/Vw
7xHhF/2tq63PoQw8YMQvWlhaVzWfWK2xcTkE/hfAbh1ujiGp8n9KErdCIBIDL9u+oQeKhgkwFDD2
SV2U3b7fSHR/l418kswmCIBub8VAjnMDdSnTZA==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
niRRnKER4OCaAXY9yQMT8lkK7Z0sMFc0F+DMnmGQcvimSG86pBhNqd++aTYE0ZsXf/jAfFJ/IcUG
4t9uY9n4+nzIZy4mGg/GWJuMrqBceV8Fv9gC6WBpCSr6yys4OaNRlKBHs1ttJ9ERhxMOkAdPad7H
skgsHZSOAKG5FC/db1h0hd1iOkmMMdKglraBlpIXaTLERpLg9G7vlh+rGomNfATq+TZD9GkfNpFE
c+dxerZDEVlptXTa9EkO9XxPwDmDf/RR9Pfwx/qf1ySmN/aWQEdYuWbXXkd26lom4iknCkAi/8H3
D9rwhBi8K3OnuirCcU03lmAJsnyLJzppC/qz2Q==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 142976)
`pragma protect data_block
Z1JvuVmPPIwdEmtzG40bCSybh6shNJei8GgD/wSwo9Mwt6oyLi2btFpNDCbIO4oRKdevBjwtPZJE
KExVumR95DFcK6/jjTUVrBIybIPLDbvEExXY2IDL+ttD4CmpIXYmhbMvRfqf0NZsVQOiq40ua2A+
vjZyZOsy/DqrGnwbnzViJuDNghsC3Mjl7fi7rehAYQdIW8/R5jKYukqfINJm8M8rRUWHhmN1prKf
hOd/30CgROkNcMcklIX/VhT/LMdF/kxY+hgJC/KRIq9qwkTRwVuk5G8KnammuQtMFm5k/Zo8nJH+
QF2Vv8PYpYFHOjZMY9bKpayrmC9ZY1NXKoIwtEikSLmSVmyoJYTIBSo78N+NwiqKRG/Hnz7YRC9O
l/QBydiBKlIJ4jb5acMIFS/dsokAWJtRBo/39OaVI1eDu/VgOTkJn+Akpy7xWRnHTDQupZhw+X5e
VXhrJTEvrJ8zOgqKxDTF2p5jPEPrRJYU6rUY9sQhTgyz6SW+v8Jygo3UI0Y8fLz7cIFbRiM74yJB
t2n6JIwOXiZ0imDW2sQ+p+YoVK2HFdFAPMP0i23lgsvPPYV3eHZudfxQblgqAEdwPn0cYL4WJw0g
LTR5nVQNKI0oMAX29isUO+UkZ4GouPO6lvN9RbNd1lyrUpjnC4Qnyr2s3mQCvWDYxeYYSX25wWx0
DQh9sA4TdEjpyQ7ARA+mqbHmP87jCAjJ3n8U4m7Qqxld+22TbTjYtk8/zGVYQyGQxbHelTzEgX5W
ZBQaxDnx18+xXpRYNA4h+I8gEiDrTfFeCgOTy0GsHnf7k6SpkhBChd2SBIbNtmPDoGwE/V0Gu7Ss
eCjihf0CUxIuf+MiyZliFvH76o3Uy7/Bp3ttf+I2nmKGFdF/VNgd7soe0fzF1B3USTpEYg+EZv7J
3oil1ouA4HA2ofwO6SpvTLdWYMCzvH8h7X1o01R/eIndMnYeqNBTdwqQbFohfXZcrj2I9WRHLFeZ
33vh7QvmXMSDGheKUZVlnqy/3fgXAFbBk9C7VJRqSCjCQ23+P9gLCDi4KUnVCYevw5GqlyqAraYy
faTht5Vse75UHT1BKjIFImWd3tBXR3AVoyJvrqEFAok5QDHIPuH6HE+/hPC7rc/7EATnB9Z8KYgr
7M8npjD9/x5Sl1ydnvcaxjoX5SLS24Qn/sJilCMANcAGUPUoX2Y9VpBqPwotUDOilBOz5Nu5vjKI
i3fYLnpXusWR5uflmeVFlv0LSOI7ks7IzMuNnhBetdHYTc1kt+HEODLaoKFD1vTr7Y8kG+VTSeSe
c31AymjIpKQm0UdCjI8vxL6MPUY8911KzrxHwd2RkE4np0XXFZPNvA/r04vE4NzDYbbBvmbDmI+a
qD9iXVrTBhX0qziH8QCL2xNrPwsdNiXS9AGenjpSrsCfB2fr7OEdoodhysyB0pK3VxAhBIGGyhrE
rfkkzc5WZ1vXj9VpSx7W5G6d7XvSyHaTw8rNZcRIR/0eMUouymvgFUxU3la9UWADUSSQhlDPTbjX
qzouPGUtSBNkeWasDa8tPJF2VwTxkX1zUIt9j8wlOurPfmgndKNkYfJBhCwIbEs5QSBFawJCZhB5
GKMGwlBFi2a5JOm0iZ1ymh1WTLqU60ljscPErHKEy6I+Jpk7iW14HB3Z6NBm2DoICsxu5Jf8/Qgi
fiKLTLm/K83TxPfzR4Sz8785k4rZOV+vDVX6fa0c08XZf13AubGUBQhp3A6oYKjb903gLXniC5gY
Z5e9b5bbu3m0GGTOQXOD3BtZHz414C+0FSxZzzeq1IDKVNt2z0LQvasePpzCZ8sEVo6McKNzx+5s
7oziftEHOr0Qf8sj4pgRu4S2Gz6c0ss4GRcA5b1O4MgAtgLYPYgeC0bigbhQuMA3pruHH4Lnmgsx
I51qzzVR9d/b7sHKX+/d4qR3e71m9be6IonAG9vNWvqQOsxtJuLiNDmLeQXG1MS8ApfqDYR/KfH8
xohxP6qlK2nasMLa7QFpXhX8VJvh9GYhLNevcJDiFLXWyM4d75rDUQqz0ISugrodIbBy2lGvuAMf
02/m0F+svV8e7fKfHkHMaBdp5P04Z5d5n4hddYWPxHh05uo/B2Ibp3UtwoV05bzC5ssh7h9lgrdq
ntT4T9aHliz1yuUxWWzbGQuCefME9ldsuOS51BvZhgD7oPPsWT9vGGu+ZbjrzfANupSndEw1mTgx
ReKM+QPmDfZIJ5SbirXncKvKl228HuS+yvjeOUzKGQRLrWC26eMCI01gKozAX5+ejNSy/ZZNOQ0v
zDGncoXOYd1Srt/pRT1WJdte+nb4fqCyG0qcqa7EMNkncbD+TVzT67SIuaYWE3pXsc3kTGxuxMb+
xeG2C0UtwOu3ijIHvxPoMm0VxNrEaszv2EKdlWOWB0LsmfqFVwewJSN0294y1Rsv9OFNZ+07P2KY
4jKNzSCASNi1giN6WgHbFo9+/WVAGBFAuzIFiDecdgfTBtHZHLBN0/h9c5TVVpVcbMWPA5CA4UQ0
i0HkNcFvGCFFwLtTGGZ0KLNyTIaK/ZkK6F1PjHqkdD0j3Utun9N++JGIfhqKjAthuFsD5qFUrFAX
wGzMM7G/CBmnFTAz5e1esrLJL41iywFVgfvkPE5N5c4m743BRr/xaX9a/Xm7MBG3NxLVEthunWJz
iYE1JGfEgs+fXRjELUTBkUNd2/OWH8XXbCcy/lu2D23joakeCi6KseMH9diHz6MQNoVbXWHtxSVn
QBksC3f3amxEDhIfpydINvQei+DiJoPXIGVQ3v9+owztHopUlRdRWYWZZpwfuYqTieQOGMx7YNNG
Ax1W3FuYKAPJhUTfme6whCHWnfDmvKjHQ8FlPG28JYHIqfUhW6DTUe+N/BR7hjMOxQ/ET2w5rOhC
WNAcc0VnMUabU0jgiFmVqiggoaJn7tm/cSoFoGDJzFa0BnVEwZHJrz2KLL6ZHZ++Zxh4iN2Js9Jq
wRBT9SuF70UCWsi2YCjZQY/SQC/zYB1LDCO/VA9O0GFe/fanUS76EG1kcXUikuAQhiAeKUEVqAG4
mlotRmAen09vsEbIGHATPTtsApsWE8P/NSHFOhlEtg+tiSsp+5q9V5qdhhSgp3XpaooyMg/dwH6b
OmNgumcI81ru+ioly0Gu8mxrqc2Sf5VeQ1AFLYVzZ0bszM2slvC/KIqzKRYbw2DPVCtt/wQ+So/i
+eVt9KTfgj/O/tXD9jo9puaqKOhlZhNLWXhPlaZltrR0FoABCs/3+QCOt0sYeTmiq9x+3jWd1Ebe
lelwW0iyAcmgUZProSa7vmuS3PhSn0PWX1xGa9jeoUPk/c3esG1cgJIIe6hQFaDKEDBxF3CIbmd3
f+oEZiGOPA8ll+0dVwYm/3nHp6xp19Kik3JCxIgx7opSJbkA6aRlm/MQitJxyjG1l+1L4u3K4qHD
2GdBpU6to+FzW2t8M8o7bAAEWWVp610qf4Eg7Ua3m5u0Hj4IcN7vfOAV013q7XyPDHeU8tcggfpN
+ntmrdrqlKcxlQMCQ6E2YbzpGulPQyC7Z/Ww2bDCalUQjtP4j2JXU26aTjx88FFUS2ipV6Rn72+X
fRF3j+zZ19xQLGfZAL2GkOkyJ9g+tbLzrX04ScnKcTtMTdJ83qCdUpdHwpIih6YdcZ/04KuwZplz
hKiUr5zSRcYslDqyk4GCUIoRXafi6Dm8hgYP19LLvnZX+aYzVvmuVp7HUhbLYC83WOX+ZvQOB5+8
UFM+wzb8Axi9T4Yvp1xQIjKeDq7Atylkx3oUXH/M5Fk/3S+lEgwIIrA4f55FURn1Ue5lYybl1Ult
dwuTSV5DSReOZ7Px0N3TlL8dum5iIq8foSGFMz5lweFz8YQpPquoAbfGQga/wpHx2imTss56J5qu
YcifsJ6F599Lk4n5u1cJrWBIrTotizXsSyF3llc7xwMi0w8QxhclE7zTZePIAonvqD23SHwb+ap5
nV9sz8JENvZ2ApTFOE4qadpM49S7mOfb5+0m0WAfduPXGRvF/+IfkGfc7MYKk9FYT1XHGs2yTOJE
1Gy1zIo+XxsUCZRMWr0F0sxthygsgWrvHPktumB8SggT3w6HYOqm0ZIj0c+zYUMa5j1lRdhq8MtA
cScLFnwhJIqxEHlwxxn8W6VqWd+nFTVjUI+BwAEt+Wh7LPu2hKvUqGp2hrWQBvSlRzZvB5Tn9PfB
AyCF0qvVJK7taQ8mwhez31x7fnI6nURwoa6fquo87LIL1b0dRMoK81KLWSAE6b3Xc9U27hh9msE6
5d9yHDXP3BlGZRBHxYtrmsb/I32YkEZIIzh269I04PIKyz4NDndQSPY7W/kDpeAyw0Ne29bFTgJT
qmJFdlY+uj43oLju21Ei8W0wW3QX06Q3b5OYGwJUWSKkL8Xut3uQeCoFVd+zXhyDoHtXWmCBiSvK
6cZZfDlN5u28yIS5XsXrz7EqV2I29ZaKhiC9NBOS5/5I8oqVhFK5fp99my8iL1lMdoMV8hapaf5w
VkRiWnv9NF7QE6g9J9OzNXmRgj4UoA1c48t4G4SySx5Lim8z+ZIzlo6g43bzZ64vy1Lfy3o8aNlX
78Sdl5FBj3sx6XMn5cy8ces03wTNOIeeK8oUgc/nxGPvcctcsr4oXDrxhmIBVXYakN5ht64difNK
X11UTBB2BWvQo6jdwFmsp0fz4i6tljqGXe8ZHVT+Lx5G9yH1TFeawZbk0vj9LzG3rYNmMy0mjnxr
yHs3Sb6tmjPQgPlE3cQJnjiX/6jEbhw1vSLgbHg5UilJpHsItba9fpGwDzKLVwTvXohgihQQSayt
FRIMsjc/pf3R8JJK65zp2XX7V73C0eHXRE46pbZRAPFUxlz7xcP9pQPx/f5bTkH9TZ1s3x7BrLXb
X97KOSA7ykg3pLH/fSeKbhoiwd4/sM8u1f8L2omgqUIBmtHddRn/9PaNPYjk4oxSS7hjEWHAKAi3
JEBor2IglZTQQa0+wWeL31JfsL2fWV2mYg3W5trg5xwSbG15QIvPh6HGoocMs0kidQmBKUwSL8pc
hx3PZlJL+bBx5k23lR+x3+SsqZHfeW6evskO53Kg5LUi2wqr2grKOgY9qW2uzPBw+8494GdEcBqO
wXUwgtewyVrUj4VM09ZuH+gOzBIa7W8p4E+zP4RbDSa7dobU5k9yc2UoIBPo5V2lKmNjLO2LMDTF
IpoYDF7KBqJwAC7AQf3Xa6kkI0N/ABdsYvZ6r4q5J4T4u7GV1J9tD/b8nOtaWfQbIZPWnhx86/GE
GkEC9IxUKLokbu98FSXW71Bl2OCsp8QFF/tATaZWXTZIAf5iXi+Um8PrqCdphaScebR6/EGFsmLL
y3C1XenUc9LKEhpcXII/AevAT1fJN6aFrrwCp+3Y2HAnrCPKgEmiu/cbrRlWrTzh3kf0vvGkjL6R
XJl+ccoI+PCKRZZQcw/rn4rnNDx6GCg9YE5Xs1T5vuZt2EluJgCHk6jzkepH3zvorlAB89oPs+u1
t6k0vJ7iEwMwaWzzYrzEf6fpNc3TZCCr/xt3xa90manWtXXXtAdRr19CZb7JSxZ/0PRHp3vZqga5
R6pqkSgeJBTlCN9izjPpY5QruwFRWAtMc5B9LHAJx9GKqku+X5hxc941JeqdWyuO2Lp4X7ADoE/c
ytFIoFj8C+c4OK3CGH29PxNX9oRn8gMdTQA7oJL4ePZ4aqB5iVccwAnfQJCZbfvgKkdI4xk+MFt0
tAcgDwk0C+Lg0GsBDVBV6SCscPdNDDJ3l9ckUvIDyMStPhcGtfNW63CYsGI3YZ4d7OY55NTczhyQ
4P1z+6GmE5B6aU1byePTpweG4bJdH73cF8bxDCnIhXuafxhyv5dawLXusbA42zBhNLEo6GAn+PnE
jyOfxvw+jsKq7j2TU6Z5MLqTmAK0ETRwnwPTezBe++0ix0xtuGY6ifzB3Y0q0Ri80eeloX4nIVrI
zRMbnSyZdpxmZqN5DUrlcvyIjZZJ0O3bbW4kBNXqYcczgO950WvRPnxOydkkBEDV3gwXYJdqfXSC
MTXrqCAwRstdXWzEK/+4B6tGBa5o6oaVP74m4AroGKEzBenlMWMbcpv9mm1vDDnDNgNLmGpZjJhC
HBkbClz4xcNrIEYErli+XJZR2uylCiTH9rgBHI/8Sq3XfkN3wardcVpY0G51iDE0A5N1LFVKTm2I
UmqHz6KfSqVEXg0dYjYURYA2SI7IPl7e20Pxk59vUsjYYcajfcFIVrxbGCiS5FQZBs9d3bkX+s7A
2UWi4XpVj7x6iM/1no5P7mjFeQqLHlccDnaillepjWFe2CxcRsi8pK4tMbW6fOkxqfM31slQ/s4A
9OXRQW8VPN5hnfKa7k2gNYJMQE2j/bhlvmgBKQpRE332KnXngwf0FpTIe3I3yUmFc8bBBYuAIeGK
HUGszcBvvCpBQkCx5nFDgr1Yy+P5Xgkr8BB+JHVtUJBivJnG1ubYJ9tCqfUEoci2bhMuptQ8+eWZ
8zKGqyEE3SBAV029cUDGRvtqNefvlQ8G5lm3kf1W9vK+diOcbv0JBYsLy0FspZq875JHZKQ2zgrV
pTxD4+DnKC0Kr1EegoxOuE4O34VRByAUIlVQeceEmm5uizjiCEZyXoV/9nX4uPMwc+UhW01kVfxb
fh2Jnv00AqIj3/WiqrBg7ZA4EjfuAtBbR9e++nhR3j6l7vZcNOJ6Ow+bX1mgVifREhIebzxz+nmK
Z8kwC/QfvILem/40cK5dKWggF5nmUgNvrk3F+Axoi4J6wWLe4pzDb2K3S1bodXMRDE8A2c+yqaL0
/iyFQMDper+1DwM1DuaQyOp+rjWpDQpOrAjndxJs+JE9xm5t2rQo/Wmhg7KPIxWCGKnYfCcoR9h1
BnYYKlceH0VU9sxM2EhOgJLkGUdJfKOZP7zb6Z8mh3+TSsHdA5Lfu1crzuXgOV1oQYUXiUr7UC7m
UFQz+uxgFa8+UOo/VcCYl7Hhdurx7wWj1XnMjKWTLLmuyw7giiZ7LGHdLInWkdjdY7A5uCpNyCoq
U7wgSbKlO0hKORhSpN8d5pCk6SFm3F3BjhT0O5SB9fQ6qxrjhi/lydO0/3A2AYl+8DcTW1sYqxV/
m0DfzqJXqd0WdjGUt5MWVC+kUC6jsfOP4XUecpdlALA3fNrONrZMlhQDIobqCfLFJHunxgV5+EHY
WCxQ7cmcdvc4JTk8iflyDs4HUo1ufMJz2KBYJT8UW2ckwb/Y6du3oQ+I1keGptRJtAjfz2krl98T
1OydyA/WTqYlQjab4vQYR3UPfRFSk/qTsrVCPuaYd4jEQ/YNwk/KP1s6Zgf1sHR4k2QD90bj3t8Y
+o6D0vX8ClRN1jdL769VgandxEMCIJIjFF0AsUf4iPVPCO9ezNG+ODVVBfAThI3WnFiGU3Cqrfob
Qbbn2yQQ3bY++iGNTUnYwL92ooBVKukOq0Leh/Bag7NPmLmXKc3EiaHh599GGlwg8PUPTy89jsEO
kx3v9Kpo/ezjRJ51fy2T87SmlYvA/ADhtnJviHWp48dGCBN15zFgACXy9XyWpAp1kO450C8URAOf
jdzbMGrC+sGjdK1QOL4t62Ts7EVF40wMMxAQ0tb4t4mu2XKUQBdNkwSnHtpUcxbxnb/FeD0xVde4
E2wRFmFHIwvwNx1zv4GSuox/jEmGaWaAm62uO9u/omrfhTx/xrtq1dCIYRYBXSrzHJaieecicJnb
nzc21kk3j3NIl+6LyUIwk0p+84m16P8DQwJSh73ZThkmuNqvLlWK5fvUiDl95DFIrbXG3/cL2IS+
cHGNbEL0XxxjOBKtY5OzQUS4rSeBc3nJt5laJYZiWwnL/ll0lB99/gPhkbC7ROFS65kjCR2VbJjp
RmDkSNSi1Xn1w7Dra8pfa2Qw3b+EW0ZQxOygiI93PmcAIptFtrfDyt9lVAt0GKPKjcqR4Hgzp3qL
vAL+izMsZQyFayRXyps6ADZ1WG+5uKb7PnWF519uWH1fSOHMBLZFQADsXeNeNCilRD4EKVWHqp9S
HqfxTUhk5C5uwCF7iY+vwWRGjJLO2hStQpgEy7vlLM/KhDmX8YyAXU48e4a4v/J2d5zt8mL8p054
Iu3bo+InbFo3ebMvMs1zdmouCthmXNv4nmmwxR1BIegqxdzEnIlfWaEVaIWxu8kQKOGm03YTVWXs
iXf+Rz1fTtDaTVqPeABHcMU6amP8xS5gnujJaSfaXUv9L3oxqKfFG/DBMZnFs3+816YiLsnZDAuo
KtON92Kzi9FOHawTp+yrgSnceUVUJm0KRgxnirQ0VvgC8ZcJ8+lgAdBWkkY1wvxISRu2JVvtRL/l
4sOBZNwLFmujNZfD5YWVZOFuh4BUWU9k3uT3njvqKPuDMWIDlhqcauwUC1/pEdad9/IHJnMS+7ta
M6XoWT1C96MSBtAt9g8z9Fjf4eMJ4pctF2xxSe3THJfaBOCG6B6TjGntNFwsQ4/BBTFxLKZy2t5i
p27FZ7RR8oMn4lxjVml42/qcG8sr4DkZPSf5Z9BSgMAYxVHGby2j0hCWiVAJET3Ck5T7mNBYP4fx
K6XaDdj1JtDC1Kqoo56zE8iTIpwLmXejq5K42z4arJ0kn4sODAld3MEsCwBdaixGf+Fc2U5QrQL0
1afJU6YCmuqGuMG4GWFwZRVXpE/0aAJfd+05p14rB+ET7omOZ2XuQzvdwPXw7Qf97jULyPpN/0uV
p5eljxLMNDIzQHBUD7GMEbYfWxiAgRR5pPGK3nBqTLMd+qJuOTS8V1WFe/yXHhOl5bJvrhMwpyN7
mpzDCQzOuA6/5JOogqnpb+4FIZZ8VtXA5fT5hps/OWsqxfCeIG/vJhJ9lgy+2V85mAqLs+FKETcg
w3z/u0sSIWznSX6CePvKod2SoVseDfwDtyCgfsdrJ6vbfWfDcY6Gwi/PjL1rRtsukTFxda1+jPDu
nbAI2CSUu0qc2vzZfHlOW+WABtRruyHQTkYJf3EaPJSZT3HTTCe0KC8EUMUwwammKZJnO2awK17b
782Grw+IJ3WNam7LpRw0MIzYam0pcmlXEBgG8GvP9t+JgP+9D2rGpZIl84v9cc5CbEgMkzJH+ZqZ
Rcn1zFRWJBTd7Sy++77YpJPFiqAvcZjHPAC9beEKoIJXW/s8LuYfxik/EG+wPA7tXJo2pTG2Sm7w
Ag6bBiYtrBJ8ylhXjlQFtUOIvJCZiPd4ZqCtg8q5Kf7c80JoAoV9E7vrUCun6BwNjTucTePaYjhY
1YBHJH96wuNi/LinPOwWabbpK77l1vJxBDoUTAKEZcsgjohF+CpZmhhfCHHbBIEJXzjyaftswKdS
ffn2raZT7RpF/iOt9j5JtR0QQ0L5ERUMO/mnR7+KH3yNT/jm3HWShlgHyYwnrFAwImQO/WLAMyYI
c41EeRr7UEUVQEzbdAx2kUlgbdzFjYw0qet5VgF2yKBAxRpliFsDVEClIXJ1QfdvxXxGoqYR/a6M
z0fMhYncCqm+x2u095yjsnNEUMAH7UAhbCse2/xJdJt+DtJYNIm5pbMQaG9YOZhxj5YRZh8bzECy
sPr2nnfcwLyg6PR3OyxjjLZdStg2VIGteM8N5Hb3cA7alUGLfia+ddvkNfVYzUaNgC85mOSa8l87
9oE1l17c2Kja0DUddeROU42u8uVz4JKazWwhO5gBfmBMg4aAiXpOEcuBzWK204SAgCflmVKb9k4l
4/8AO6rQ1LJNABTWIBztZKsEysdcAvFcVV6fMu38fRQOxK95cELXKoBurBliIcG5lEMCV2sd6u02
1Pr4hh9sJnWEHwy6zFyu3Fv7i8ereD3CrdAbBaeJvXIMIB6roJuQ3nT/v8sr1S3+wHg+tBpwTTt7
Ham/SPQoFCqC1Rv1fuafymmGUilE6NwopmdJ3bSQJGZankuveZvuUI9waFtlSKX7KPjO/3EdwFFd
cSUzFIGGKLZb4aGzMsiy7i4aih/FIIukDKTwM3/xEZOZzYRNX6uxFoXOOC98LzJCSqrRTxx0WAJZ
QYrdUOAU30K41vJGzD7vE0ihLzALC22tLVGmISA2spjSKS3Aogki+Iq5d0M7wp9A6YTcjjKlqq9I
OR/rRlhMtCge9F6RZbNHwGpLdrsxMEBFibwCTkpxzFtrQyui2xewgufsi0pqRFFb0Hy0HFDuzMfH
NewgSeSTTRD3lvdewGCnte+QpvG3dZSDCVqC3diSIpk3K0KrG5zswpKVhPfmzAkKAX8bN13FAAjR
KHcaOSIx+b2ovaQdI34gtPeOszy3HfLlz8H4K+gmqKb5s3tF1FSd/VfapO+Iq8CKWwvpJ81w0qgF
rQee4hlHZiAegA00VoIHsdb3nOJQ4svv0jLuqgVbL96NZ99H9+xsJ+dA/UCHvOSJTn0rE9s6dS5Q
TWSR2VYTtlyJeJsYumQuCPflKsLpQeUIfZsSyCEGMgM+gBXTYz3Wek1MyHP8pj86OllWoCYmBdib
eTp6bwKFjS4t4ZUKa55TaCGAdQL9Dp170HrxncXHKdjFKdgqBiq9QGBLCkbUvzJYhde6CTZ82bXQ
9byQ4Qj+WJlv7JXkL4FCBl8/AP9qB0MBXzcwgFWiT0L0oqTObO1ffu2ZMBvmbxWtbPI+vX/bmS1H
VY1A4wnRJrSAe7URRE1oXg0+u0txzxMFo/nf0T2+yhRtQKNghkq6YRIwd1s0d9NPbwEknwBtt4/z
HLwSA+oYGGOLT8CIdhxPSGBFl7OLwmPw3AXAgCzASRxnAU/p3L8QV4S1IJmvlCIlPqNqKkjFlp4e
jZnNdXwAboQ+2KzYK2eGyOlDN4JG6tgMnColbGYw1cekHenUzltVfvm08TbCUFfh+4BG57weca7l
fceXE+upEUq+LPY95QC744qqSl9errdhDWyxafb5rSaVGr3HXYk6PwPFWnaUUguSrXQ2La5iu0Il
21AOjTYMLwccqgqPPNcB3jI72jzTJdmbFWdZcmzMS2W1zp5NghVh5Fl9wUimFfwshQDd09CZm+5e
w+t+C+3wCRPKC3IMixiG6etCU4BxwWLSGqKtNSW2xtCpQJdoNV8kZ2bqn/5AbmNZPinJ7Z80Bwqz
yIwgycQeAHcCGHuPKKtpsEH5WCd+5fzJGDHqZsQsELCklOc3luSUhHnDvNdcTnAMOPeGraIy7qz+
4R0S4jqbVERv3p+D5u+w9TP+bBY8xYfwYjbTVd5Brr+cu/e9voXxCbLSbaFN4s/w/8gSQbCNFGeA
zd83ourAjRttSeBxeDzgP3LjjCssT5H6vtlGlPKdWOnNfHSAUHDwj3O/YkqXiw0P0YZKp0xLgx4O
9FKTdmCvgF8fp3JjryiPTEpBzoP+ATrKAYC0eQ+INlb4uj2xqZbeUewR8MR1rqLyedNMFjoDxPk5
TkU6kvzVDZcs49JkSbbUj7jVoaCWeSYiqj61uS70YA2Dawn4WsjvJm5E2xwjx5b8sOb4yM8ZDmOf
YwaL6+vH6a79IskAu36zrUTVddNWSOTVyJ6GFK8XIXr0VH5YLCVht7iei54uAUetBLR4xBvV26e8
2yIQs7k2GS9yzR/gMBHIWvfc+jAgasm1L6uRK5sES4OjsT11DaCxGpjTgxW3yghJiJbbIH0WZ5/m
zWBs4CJHBLTVu1WRbvLphMqng/AsalAQEpX2HIHOqi1q72r6zcipDvaAdninyBUMau9Iouo1adaG
szOd9S6DsSZ9rCxeDXmFQASSoOJyxorUPVB0QnsnXSaZ9TWeWAnX4WUDGjw1Cl6qlKUrDiP/X7g5
LZVUvlIGm4RRtee+HsKRSVM5kAjFDLiw843vrfAu2OwFvmpq3JsLJ1RUTkvs8FY7wk2QC3Q/4oas
TdBzJomFjnrb0M1fge0RUxCJabB/2lU1zngXQb147pZcbptdfDESjGwJWm7kWBe3Ph4CC07WdxdX
t/YFlbWUYMkpw/DC+pHrX1ZPmsMe1Kbcql1yGqoMeFDlbIQsF9oiTB9kVPR1rk50buZPVYtsd8Os
aYnrU9lvrIdcgBzUj/srPKnwPoL/8u93C8s9mNO6+wx3au7Kv8zwMM8Jqigx3cack4WGBOpPTEKp
viYqCukHUMQnM33NQfQ5Q2vbjwWnxVtirY6VMZloUeSBLLXvAVBbCe++ExZ6WWTrwnSzXtNrbGVf
9bQXM29088EL6t/yaWwXa7SInNfpiNRxaGrzRLEQmleWVWwCAyhXaI8gwSjQr4HqQiaii06uluEs
cTFksLi4pLabSUdQsg46YjR29nOS802dgpHZSQv4v9Y5+alXLH3f6FbveN6hO1gcjXxwqWruQTQc
Bm/227QYVMGlZC+7Uj1nTHMOEVMYTWNAMihb3dWsnnl1t96lPOgeTyvyEezsyGYkJJSpGTByedeH
v7184ybiq6/WZ0m7bTossgGwj4KevrtdtK6mJxCxrYUmi62lP/BYx7g7o3ELiyIvhZmU//smZI3o
GiTHX3YEBot8TnASafs8+1CbJACBTv29ow1bjbXhumYrSuqJT0yyPmAftOFjyUGhLLF4g/hut8hm
Z8ZSeaC6ibGHYFSST4vGoyTX+dpKrW1ORg0VN9eVYuL/4briqwaBCFsQIUNzI/k48jsZTiHh7Tkz
DUnfxMy9HFD9ZfIi1aNCNhdpL20eUypwym9mzeKYXxjzWXF41cYmthBD4E6QLMmKN8h8wRFYExKs
Hzn37ZqHkg3sU8o9ckrCl1VTDJFxTdqXr0eubnLWbIjNzvoNUBxI5sp/J0OlzN59p0YY8fGa2EKV
p7d9FWbP7Tqm984rNENBxCaT6SB85WOxU9j6rOGbAoWQVAAGbu7VlHiiRpHmZalfd7OOj75yII0z
c0ZrgKjUoqJNRk6MqYiS7FWeYYFbiXgTHRzQ0vIOaOrOVY1V6l4rDTesDnmhdkuNtKjTKvYH8qiA
kKrCTL2IrI+cwkI4KbkSI4NF4a87diLA0042iSpLUZLMBac1jxpOTyiYeA5jyY/pb/AdDsdFWF5+
7d/2+qiruLVQlXhykEK42d6ubS1czcnf7EdxcTj5+xRjbetnr3jE3DhDFsoRnaEi1Aqzqhgrke5P
3xNlmPEj182gVaarNFoGkOAjnSaedjQpE8h7IgmeNAWrsjoUk/aic2M6Bktrk+/mP91qlFpFJxyB
rC84PrTfm6nZpbrEmP8QFBZMbhLNVj24ZYDVd+OV1svThMeJWTub+zBsFOyKGDDPavhNfVcMBQI9
RS5Gp0q4RMS2jd77XL9orKDT4C/tS0ipcpqsMTQ3IXPvpTb6CvA/xhs9iFjQ50Lhw2ZwaerZOOZ5
xcrNSDqigCvFLE/Pp5oPRpyXGKdQFf5JB7zb8IfohUuZVyHYC4hP8HW+tL4HWs9LttxqD3BVQz3Z
/1WdbwbXdEcrswSbkB3GzgisPq2eE4PZyN2q4qG8HsQBQH9o6QYSN7AA4XVe6cmFfI4MwOuc3Pbs
XXJm+FXypyllzwj7BikVm3qMwtzkSxNVkQcQNN7UiUlcKAblhmS+bXiOhOHoBpdxbjz/FDrZauYb
41/cj+fCXA7UgVv6VlSrcwJ8oVZcVJgdOn2CIUhRPkozzZhsrMblUC4gZ49/FCXzAgxTWJp+KhuY
xGso5Z0t5eajh9UMdyYhgpAEgljaKHR1GRqdN4U4eIjf+tiKVV/VHSfUykbZOVwkNUs/RIpzhX1q
JRTObT47KR/wcbwkbXxIQ6K1S8rjcWDdj+HsDmFRNHexHG1b0Tyl8AF4TJg2HxqwpPmx7Oa4LDyP
vwihpbDUpjPFLGyzKjVX7lEGLwaCLgWvdOsR0msqotYuuXmoAG42cqpb/tZud9ME5Iz4bEUbuXBh
dLopmqNnxuqkiUGGtnSlKA702fWz7fgFyeCbLz80HbJACP3016NutboiF+4BUPqd63tXms0i1zJt
uAMCFRqGCFtl3ndh0BFjAU+jJ8whqygFEiWNP855SaGr7itC/p9z8s/1ibnOXcikQB7S0Nr7Whs1
jIAGuQES1X/yhaUI/1/4VFs79tadDhy/x9QT1YMtc/kYcxQwJBtiOebHQ4qycBO6KMghftnJxYRJ
qImsmYmY3N6dWNbvMyB2Guz916GpLzcHMuHxt7RDo9SlVZalgRNJFw24oAp2rUM9NAik7McsGOWp
zL9Mf8eAihsnKR4S7gMY/JAVOJSZu045sEcsSEDHs+0CTFwjfFNqLHe/q8g1rxEW2DGPL/IHSCsW
d65dNRb5R7MMblycIISzH85HnAUZuLvSuY053sS9Wc2RYGXVA4LVWjgHTUmtUJB2tVBtUkldsoBj
w9SzE7SR2hweCA2cO4DIyL26NECzkZaHq8Gk1Enbe7U32cesTFteqdklAPzXYGff8w3Bh/JPXP18
b9C5SNsZTyGrLcpG6wG8HmMFZjXjeuglr85XpnS8hYT8NqVxyAq7Ieq0iS2V1TmeKQ3gmfVPXQeF
BB5l4dh9xJGyIYlkCVrvS7w0tB2zedQoChtLtx0vzmXNsU5SGbBz5bu36lm6XjIi92xraZCj2bEf
EzEnATQHvGwajv58ljg/TOvunC9QtH12zF/BLp16RInPHDwcTDUFv65RTT2z2fJzCizXgea1VSFr
AomVODOWn66GjDL23ke2NNI/2ZRt6l3yijgcebA4k4qfUNZqv50ZQjORowxwsZfNzehn1GohlAua
4ouzTJjNvPp5VziAYcGg4zGrIXoC+CfYWpY6WcMPe2/bgh0yTqwkyBuK+v6v4KJrYmU8g/nFi3Xq
qUMIl9ELnEkw6Ey7i/231rZHXZWyexkVYyr2XyLgn4YmICrQvjg8ddfIRyd+4PQ9Q7tDrCwMrHpo
uXcbyazpPZ/xjWx2RY1LcNay1oiMF/j/Jp7KWnNF2VdsNjJrYpvkVTCWyUFWW8ka4TYnR4YKM98o
Wh642q3kM+TJGr2M+SvtfacpmT1sGWhaGAUwIQpcuRs/hicIiPQG5iifZKT/K+LOj6FdEdWC8ZWQ
IiL9oqwpyPQLQQRDcntOLtvAu7l0825s20j9DaNZ3XDp5pOePyVw+kpgpnRy1iQ2izk55qPQFNjH
3VpJ9VANmtLch2g9Na+NOsKF1WQKamZ/KrHCEltXcBoirUJteRp9k+u6r9PXSC0YIXIso0DnzRh/
BEkAu8ZLUuwC9phhigDJ6SCLDUaG8jmlvGGX0lhQdV+jvUJM+8OAEaNYpSD/H0TwWOGtnituy7Gx
C86XS7H6xqSOHedIMChU2huC9Z0tYqgaqIkhPFVJfPGo6ftlZn5ffoO4CN/ask2faYsVlPAD9THe
6dRezXrOV+hEzLTKbofVr6XE1C8LpFleeOn+ykfmS0CDcg7l0QxGvHXO4SjqX4XHGyGIeqT2MM+i
b3iwozvbPOWF/2GXgqf6ZRXfSnQ5vQWJlSsl9mMR877Ws5dF/UY773d5M8WRAT60qU3firKSSVcT
UfmgZHzUed5RfYh2KBo9lYyU5hlytY6VA2bultYWsovbmPsVqFvpX4MFMSbqwA+PIZ/dqhPusyJX
2hMRSX2s31tHwhZWThHKjHqu3K0Qg//yZrZ/2t5RKTm2ofHVdcsVCCUjWERrgJ0M8dKm2zy7PN0d
85rBPg4Wql5nF7hkqC8HnNSYAqMhgrLm0SBfsZAcoWfYI9MUOdH3i3QH8E+L6eB3TIdJfJCqY0/y
r7PuF1K+tMzyE+N10Hxx83/YwfTxKgpRrAdEJa+YZ9aK2dgwNInYGpLSuaahjHZ3UyhRRWvb1wHE
Pi1zUOg1RjjuaUZelvpFweJnp+5BZbkOVOyu0/IndPeisz+7qvqmAnwHgXc5JX2p23jaEp4E3aSF
0ok0Wdjp3sL9FBxveJUXBoJlTU34IOLHue8J0Ok3jwHc1g5sW6r3FW7JHaGJ8TWwQDWOgFEdaoaM
/Yo+Y7e2rZQQOci7b3lyDfQBgTYLgKSabmXTcesZQ83ol2zCCjCXBNo0WfkRDZpL1h6TLVOtw1du
/6LFIVJals+9PjTTA6VU9LfvsDxekVB65w9zJBlWtNF49zU8akTCcrtYV9HZ1Q6bXwzEN8mFUCLY
Tl+b1u5n7T7PLhTwHwFg3oiGPYi93hw6TtCvP4KWBP+2uCCH9LiuXUhdygRx3+A8XIm8ndLeIBnp
7a3c9x6a7i2RpFIYUBBF0EntNRrmctXyqZoIDulDQQm+SEqrUYOMXS/MammKPQW9eowMJIaFRlQ0
hnufyUwU/CK/WBsPeRHT6GiNR5nd3RR1baWNKYOzRR0Ni2LxGFK1aQJ16HeztNab9SqFGNyJJP/D
kY4QjFUm0ywHygByktRUXlDIsuFxf9j9mlo8r2I38ZxNyZ6t2TtNHaUqM8sdY5jgDldERTLYE0Gf
Ubb/ojkD6r5SuM7DTnKOPD5iWNG2fFToa6DjAMjGShn93pqyF7R+9LbrkVeWe7YT9yhGuTXNM160
DGSzMF8hZz8cFpAFE8VpLQEKyVtX3RVs7e0xJHBbUepbq89jGo8Ve6V5U4sGDqWTrZYNge4YApbi
YGI7ww0nrSnFbSqWvTfBwn1QrLGJLjtoWX85Na0AYUrryn/f7i/fs6iVEtkL9kgK2md+YBSY4LaV
1gHmElB6gxqY1PuQM85OSgq3fpo1u1Cf15KteATO5CGL0nBZ44NLX2Mge+7Q3i8MxYgZxwJ4Tygh
klDHtm/tY41kqhItyVsUR9uIPD3pYZ1HC78U6Fl+uFVHXv1LtQoOgEVgXUZdNpceixYiPElb2PlB
rlgziuoqrLnQMkjUqsjpOqPG9ZGnZpokLN42CD/HGFZH0OFy2hGJl2ccEUgN4rnJ+y3VVzUP1Y/3
c73WauxB/3fDuS1BVALf3rj1q09i2822BwVuWe78z81YzfcvgX5ERUhIByAsUXALZdd7O10K9bF+
6p88zPY/WTcSCAz1zQyWbO6z0n/vqf2u+S3FNkVNbgcBRugbbJTw9ovf8kCoxrr+0o6Iq4KjlWQ2
TZmWWCJAYy4jWqtVyCO51KoXSU1nZk0P5uvjdTzO76ABcopsgKKrnAQeIuvGdf4D66XXMQ9F7Nv6
G5mousfdAjsi08InGrVE0bMjmboOsq7OGcKVPrFHBYTu0AwRpYgbs5k6tPh5Z7QsP5iLCWOCTfDR
EjBBJFs8TVytctmM9dD4G577SKoLU5xXhzR1vpycIFQ3+YnqRVhp0JhvleD6kWcp+PH73Czq+hHW
aW0Ag5YFMIUB97kNdokrlYCxGD7ju/pUNw79CXY7mm/f4oG3z1KjmPHShzpw94JrDQbmrnLpdMnY
q08f/P1QARFRcSJSajl1HjnEYq7lCxpCKy5bdoRjtY4c6KVpCdnDGr89fNNpEaYLXsc6Nvcd97y/
D1/K/jdA91qSvk0W0gn60Jkmlz85NoBpSp6151yduNPUczbw3zZDUFgiRNFHAOuoWSwkr7dKUnBf
MQio+7WoCkdrK/ml8SM/yR0LT/z3Tf+AjMz83N6QZL2xI8dJ+/pDF+C0EBo+eVzftzcD/sHUW4IW
9JQFzdYgXpwgdWnQVEVzFHaWUM0nms3Ue0ZhZzDv0Tx5GwqC86+6oAXFqQoxdQhF+OH18Qxx92T2
ZTvtb6YyDlUmRT4Hl1yErW1SReFrdB7AWi3Myz8+EbRykZXtCy+5rua2d5pbrMjHBWXn6GMAB7vz
OG0wO699h6HkyNq0wwdNYEp+hHGbHRmrar3/mvYwAeCj5LQMluPSJA1VzFfjIrBbVotaQFkuxZby
3aQQQz1uQ1V7tX6Lt/jRGc/2yaX8Mb6q58DjyBeWLxjr621hZGLqWpi5wjhUGiGnYcEDgMYk2bMM
jgE2bBWJRIMDwWqF0MxyooBtf80tGg544p/Wod/7g7MU8Bw2H4EqlOEyWNnaEh4aE19jCDuKiB7v
d5lZP56cv8oKCJMtOdRC5o3jXLAGS8Dv9TC4xFAtQ3JYNk9RiBX8HwTF8G1V9SVjgb/zfeHN+Aew
d0Qtii80l+mZQkGCumod7BpzcfKGLV/rpEzF/dD7LfrRS9yQzSkYBWKqmSawaL8yV3QLFVO4FFKV
3o9oN46Lzozs6AZvEF9LxuAGnJGgdayfgjABM8FmQsfliC8teJeBDq7Ejj31ymaatnIToRy45I7G
O1S3pehCgaC/qHo+8iFLArhhWG8E5oV8mXVXhG2jcfhEAaeqmjIiCpyBY4ecRoiPuQimifwr9/Ce
4ktu8Top7u9RrC4lxHEksjReZ7fkYBB5fhfy9SwncOQ2v65TqUvA1julH8ANL6jqcq7mO7Qaug2/
ENxVNy5cHEPZoTTYnJbU3BK+/qYpXqDZU5CyLCfcUS1+MqlkHbZWiYJWX8f8G3z6uQdf+MQLETsb
vl31/AzLSUubOshjVKRiJiHny7Tqf7P5E+TH+aCFDR1jPm/bLZ+zOMMgigcj0CkjtDuJWwHjkY6a
WiWyAPkSizNDY95Hu/WNnrqoA7diJ3mxuvtZGzLgMwe+bZ/mRRkIlE9fved4uRM4A64PHovfmlWC
7RDCGPvO2zTTbZo/meV7O5NbWLfXQHh6AMYxtXXn6z12S4FdfXPehCLNRQ349clUXIRCOgnvx5rr
Ym/W9aiZ6EsmXuQqK83jgwoFsIj80aPsuw3cM+URcHJM/zPBYrHa9s4+GKfAa+NbSxuDfAdWLRea
yubj+qq/METPWaoCLh0Ge51oyYL2LGej4oBCCJlM3uZ+opbgrXXVrzcvdXDUggMBGGRCt+wuhzK1
3VXd60ITsq6B3lTHjLumvtMYbgzFRCpfqKUaJqZA4pg2cOMPDdB3hj8rZYT00XD1WPs7tp0jgiCX
dgTaOm0OLN+rLF7ySRlh9njoT5CXAlVfTiUyYnrVPu8Q26EmQeXJDCbAANOLvTHBMQSdfVDHOuNZ
GKBtbovdeVpLKOl6EhIpZfCI6SSHdltHvkt3XZ2cDdgUvFEf5Z/9FTfW5OM4vpVdlN4AQ6ccMf/U
oHowGKlDNwUqTumJXI9PtiQ8PmNJPByapQN0WG/2OsdMgioLs0zQk+c+EoaYz0FBSC9v3IYdFi7A
Zggory80gO8ceC8HTcs8Jyj5rHPHeRyq9j+cpNgWbGbYdJuVDNfrSUWsJPhoYvz6vJ69nXDiIkEF
djB5aYE6gUCdssMadai7X9MPIMYB08W/RBCWRneMlUNSbdc7Skfbn4TUuuvNgSHGqxmfK64Nbkmb
bmdKCxdGAH9EW44A6zMhv9+s+p4RFKYb2gn/yIjcXaahc/JUq4wcB8aTOvxaLbvB43beW+VKiacG
7G/KhCOL5f1/j+e/LExjflT5RJ2xyKs+Ev1DyyRjLdIul+0LlO+DKu5n1z6M64muvegsP9GN0Xpy
2QLymuSeJ4N//yBvlpe3aQuUDae1GhS6kueade5GD7N8kpiFB/masmi5V/vBOPwC52LuCob++vnm
oMQmVALjfYue1EGXggWglD79hME8N5ZooBuDnX5ov7A9FrRz6u4ISCSUE1WLqJiIlaZuX8VIaHqO
l7ruszPDahgrui01pdWDJEJtj4fRHT3L76X6pBgDTCHA8LUauLfILujjuwnj9v86BCQ5dQVPkVo6
E85tmh3Xzdud3cAbxRqtrgii3qS8sHJqfsYj/3RO1jdJdmDwvJFS79KU0UcW626d8jOoBon2BpRt
qFmhK5bTGKZ2zMRRJ5h/jpBz3/L2wuiNNuGUd9bg1YLgwZ99MOHDvBpdVBwje9bZdzpSk5vMk0r5
K13JJBMkyr5nGanOzC1Swiyo7dExJscrYUVD3PB6lPh3ynsperdJL5X/go01ovhUp7fEzdyWKgg0
5lNaCr43sS4ahLnuTkoPew68ZVWElvetXJwI7NYOHwL+ptaNZiMdxjL4I06VdKTpLBLFXkfBf3mh
Lyp7ss6A0KNQxyK5HtvVsUOazWW/gHliPD6DDOiHNXj+RsEEWjKs7YLv0Ban1zu8dNSiQBDPLSqd
IKHWPkdD7yn1rvaPLxQZJCFH0Ki5QpTDpM3HGisZvN3dGlK+UhWrteLlqjqp1f8mAtccGKedtuRh
CeUU92ErsMnkVI9ZRMgRvI2NK+qCmTmWTc58N8zx4x/3KJr8fsBraadPj2tbC2nEWsdzy2DNO932
2C32aU5nC8jRXE5lM4yvmk+ifvB6MkdbWaHsNlWHUw6O1MSs3QO0DTrdwWGEmXbGpeC2nAuHveDK
SPkmZ2+KCLOPWwyXc8pwMkxrokPEPyNJm4Ul7BJH1saJhGiNB/9oFykUEri+O4p1LTIhZ/lmkRMP
eKiy2XYSzdmIMmN9xUFVvvQxlLLSPfGV+G5qmkob3iLPjFzaGwyI9tN0uBXNcWcqr48XJPotzPoF
YXAZhcU5enqKhRCLp0zdqlCn9lE3MneY0svcfYlm5FUoePtcAN5TM8APaQFpHSUpgTknORYGByiM
PrIePyY20JL+ke5WeJ88m/G86//Rd5dNK6CiDMO0p+NcuI+tQFpKpJhRKDo7O+4UXGgdlk1Sc/js
dcdir2/EXkA7g+Z3w6FD5vGdVmZOvnDW9a8J4dLwi7hoo1Y+xAac5V3mDQoDOlkbNgy//C7x69o3
indJ5bk9fscgXP0aNVRaam3oYmcaDpsuDaAElXN5MvzXpThXdRn+J90Tc83dw0ttHitTs7Rd4412
JUJ0ffNpez6ediJ3d3SlnGOSTNxPTOsFNgKRK6Msv/ht5uiFYvuULI6fsBOoy3Jc/yMkzmyViHO3
yWoLTUYUtDG2i4HCz80Hz0dHYHzrnwmWkjd3n6Z4shwDZGBIJd7ZjuecjR9mlJ8PP/dpHm1gxuto
JV0tIPv/+Ohpyu7PPJJLbPwBJHou2EWA9pzTrcOVuQJqRfACMIhH0tqQb7EyK5IYzbaAjCt2Tg+F
4UbUTGWNqYkQOQBn/DSSMIWB6RPmW+ieRRWbPAWFaa+66t67XHPxTo9ncjR6AA+bIYiyn1gumXG0
vvXfK0/ArhBUDf3/BAX9k/cTIYdJNeD4CvsxK50DyEYaJANnD824Th9XPSVm3YYBH7EJxUX2Qhcz
mkukEvw5Bsg/5/gqqWVRdARd4EuQlH6YKkD3K3gH/Xv2aGTBU80WRsN42DbhLk1Y5mWvhdHFFcV5
A6x/qBPz+b/+jHDxG5JJunloYUMDvpQWRkIjE0SdDcnsHz9CpJJlAizhiaHYjF41o2AXKcY2UNwe
fWUKqK6I+XB/YqXWhm3XlMrM0qn4hekEKRVWIbvMXs71+qkQz5Zl4f9cwU6Qv3VBQzLTVldmbYSp
YB+eYp+zqLj60jKvjaxp/EgXxlehHzsVpcDAqPkCgBaFVP1qGHvRRsguwCV2xyopsDJmQXdC7sAZ
FBAK3IbrLeiz1mPQulWNabgL2XMS24iCgSQxqW9C7iQdTMQEkfXjdfn+ltTrNJm4hPioyzA9T8QJ
Y7NwlM92Q0L/OAbD+bVRcy3052NzOb1UwQ+sSDesSSX2BgfwfQ1OAqx53H7s5Tt5nqHK2rHa9/6u
HoX6Mkgaj+ivKjKEQsKJIsb2gLy6Tau50f+2Sv9gLyCNOtnXNN2DcfoS6Hn/JIrKK0NbuDkR1KyC
52CnLcW6pH4CwLvgAcdV+yzS/Bbd4g0keLvmhDy+6/HB3AWOlaEYYa2kMdQGxLQp0NDDsr8afpFk
BRRsC+2CM+yWtKctJ0uKDcaOI2uhyCRkjtgaGbPWyvZWS+24o2Lf9PCIrocl5nXGV7Xw53RpVzjw
BBHhHJRJj4ib1Zv7lma6AegV2x8abiSMZGdp/E36aZ+YrQa0u8MEVxN92dBW/75nKMX7qTsvs3Ik
dWpgnX/uCADmQpxkQM7LFrZWelg3aY0oJE22DE0Ja6p7okAe/UTnnOrhlQbfkLN1f3TiUs1zkHvo
10FRYty+PxlpFOHLWLgMbXHGpCy4FHBQQ2hiKYt9UNOMQHjyETSqx3+mGykZgQfFeAQumEaWnUie
DrUiJOAme6W64rbF+Oy7GBul94Mj/aLxT8hDd8j/Q5aiNytN8ZDf4TxUxx+tUYm0WHs91M2awTys
iNayTCB/m8fF4tsAmsiBQcPs+glAM3ow/B2wQkdnrAjMCiq/FrlF2JEGQOeAXj1ja+dEpXetuqdP
HptqQbgPUf6EPo0ijc+SWlQ0Jo5nGgLn3MUKsshqsuqZDYlL0865dUPxDXKc44wtOkjMM1LXwqUA
oYp/pGfh+2x7rRWVoXTO4ZLKIpdIwq3S1lHdyfzi8v8GOCx0BVqrv96lG3vlEpvjPIY6TR6FJdmK
prdHprIzChkNIj68eohahohCC7lNSicPbgDGDNWpPQ2QTQaJX+OW6AfA6dgSXObmBVRVoKi3/VYG
mWaV+A9NrdXsccbHw4+DjdUmWUk5KSaiu5NdMpYp9IXFwY1F6Fnn4j8PJlXRAin2+mNmG4jXmQGU
dyCzwvsuSHohqWBc3hol1oifpzH+CzeucUJsFTgB07Wwp2z38FvMF+NJJqOd7Ao8+KXZsXZ2wP9d
yc16YBxYX+1RDCEEJpIDmYTKgMbXV40pPfhLMizDU9njzQsJHEQU+mjnScVpnSEjWaKZrlj6b/4S
6j+/b58p97gYJtRxa0vruY2EM9EyzN4QPEUiCZNDK54S6H2kdxim04BKGLs3wKHbq/uCLABTv8yL
8A+Qxf6mC0yMhixf8EmfzHd9gx7kIw+Vi9I9Wfs2Zk6qLfbuP6kqIbpPZ3q/+UWTwbgcXh0bPSHq
wqfWCagVofa3Fv4gbV16v4oALFacJgwUWnMC0xvVONezqndBzLvpXIFNw7R2G/UI1D1P9BF8GysG
TUYwGuzmTgYjJGirVMbx1vy4jBSklL+RZNV6BKL2LPbLaEL12IwZibe+ZrCR0UtFHiYiAdxO7TPj
uYq85L2RgZ/u6aTgjn9KSrTbmuSOv/NmnipUDvtyRPquzRnGTKIoJsCT/SsWxjdTnBQ9Q2N/YySp
u29TbtKyNdLLwAP+XXePNCv+11fxSI6BoirIpW2jru13ToFMMPbrNLxYzKbw5huCAG/ZzxyJjSmc
T2rO6YQl5GzVfgtzDRPNr+QjaDTMVERHSlhIh1Vfztae1RbZUyCCRKmpGUM7l2R5erWVLHky4VjJ
XjZgeoEL85FGlvuxgRPsBw9Me9Ww3EO1V+GUzctjVE4zzib520eryGwB8nhDfjrRijkiDniMKDiU
COLQmdQsalkjPYPjUaO+xtaBUtGz1UCWoaViwk9kgqSyJ5J54QiHCUrM87o9kc4s6nKg+BMl1bzL
qc6g2nlQkzFt5JueyFq7MxB+mcFOQ3ZNSeMhZiZyWY27v4R4dDCEdf3sqyg7tnlVFh+vZMlR1yaj
Ju2mZg6ZwyhluWy7p7bxiSHPRqhqHhrnbsL0etCLMAtLsM8Bep6R2SI9o5/C+6DQxr3+kHnDm9wQ
6+FFrNpMzkIL/LFy7ZTlfuKdLL1gGEvZiFtLWqXh9tQDwcYgrsydWF4l2JORU/8zZu2LIaQ5McEz
OcEbNAi8uEA3tpGkeUi+KXwU8PJ36P1gHY3T2fXo5oQ34ndtr4V9eZ12e1znCWfpHgv5kd5k2+dx
JCaSDfrxawdqLIUFHseZn5wBPhRuJRilw+uDJ8WV4IPVhiVEo9E+06bGacVcOyMqy7Ft8syOY43W
+Z3Pv9dQ5B3FiPGymCCxBxHOQMQjH5N6SDZHGZQhzHr4gpt/ELtsfFpdCDi3pXA5CMtaIrzoHd0M
yu5U4nfRB+ffNwlG3nLzY1J///6PDf6AfIDrHmdUJoV7V6aIQ5WEZi8yxk/J98ZCeUv77RmI69ky
7u/A316awqKz1uNHHJHoDhWXOjR0iQyslzJtj07NBKjwZExeqNyhENyCT6+mOghKRCq1uF26N1X7
XyMe6zzPScYia5SSdWVrkPTZhgWUO6JaXmi0Nz7Vq8Old+572dSl03I5dDiVhVpitGyVb/olsQ9i
bmNxlyGPsL9ophNOvxfSjHysjFhoo40jKNE9WF86qBln+1uRPEY9sKY+2MDw4/GrD3oosNHoIymr
+pszfuaeNsu72X7HNKJG+EW+584OffgOlqzDkDZsJUtVBUHoy25Lf43DcZcirhE/wFTht0fUsOIT
968VH/+I4tI+9+1Ac02rMirUtJ6ulXf8p/QfpaD+9IOziyFPCKB81Zsu8FglLFX36X5YVQKLe2kq
C2ABuOI1tZtosdIfHEuqQyWFNRVcSJqECPGrt+IZJ0129ZWXLxoHbtqxVyB/H8dgX5ct43fGXfPt
iN26W7JtZKa8dMGcvFkVicA7gF87IMzN0hRhqZoSb5FGhyhNQUndGH8lR0PwC0qsEoKZytRPVTAm
u2ZxOFII4HfZQv5clDQ3O34oAl6tIf98ys7g/TTIcFxKy98lLEfspx8V9tLAMsPzTbUv0/e5+4Sx
xdCwVL139kBAbVjoenxJi2rfyMEDTntEVUCA35VcTRl1GOwOSmRZriDfVq5TI6m88pdN1ThDwuC9
q3LJx5/dYlaN+Qt4Hhb09UPoUlGR0HVaJetaPX5ERDCtFCLZN0FLoto3iGmFgdntPBjC9A2GIXCb
IoHKWnVCIBqdPqS/DEhYLFwF73bGdJxrGE4VaF9qX6aacTO+iTLeV1UuieyLrP7/6oKBIjEgYbKH
N2HEGaXB1+y62oAeGUmphHtDCDYzqyJxivaul8My3TR5pwASWLqCfCj341nt5dRnT14KHPgGwu2i
jZLOzMzn9QxOJa5zd1NyiBImbimHsoCjNcm1y8sJlpWmZqEwsCN7ac5gF201lTa84NSX+6yJQzAI
s8MDx3a0usEbjUwk4xM5biQg0IUwcg1NkJvYfXa0ISlZYrq4vfyi6u+taJSg9bQ8M2IGU7io3+ia
GW+/kwU1jcEv/f+Q08l7tvP/l9kUnXrUTsNnEAJSVVE2J9nB/ypgN3Rpga4LhhFJOZFJCu5FHFom
eIqnebT4Ja15GJ7L2Ogd6zU3buKW0+ppDTr9Sy1phSiA8uaUEzVXJRBrsHCnLMOpOYeGILntiuCw
2gb/ITfaCqa+WOmpAIY7FkBibmHlf9SFwkVYi2GoxvOeSj+KVALHG5z+DrExVG/PG1VxBUyO2wHF
Sxudb6wGD2jqLmEmoEo6Stcg4iNtdQ1fWKlfTKMarFrIG0jf0Nj2ZRwDQeUeoy9dtEIAmvwFOIfk
5KFRgWOE7dHEjyOhvnuse6Wjlhda+m6P14v0VFvkFCu4gKb6QJR2k9fkzlXIETI56wLMjW4aabgn
grjRNm9zW0LscmY0KRthF53i79IvClHV+zrO23cEhS9OFuIA43Dr7C8az/Dj5R6Y0ntKBRUdCoB4
/rgndCF4rytjc/daTRa/ZgUPa1FF0LamTxXUcU82dU85qBUw35+V0C2zNcv7nuqU924vVcwKFJUt
aAt+4o2n3bCNDKr/AWOdMlV/L76SL0xnxoA82pumz0+lAlR9GhSfuGftAVT0FGgpMon5T4ssRhIG
ip2/MK1N1Gael/CwaXnWwW74Wcawiu/TWsU0A2UcwThmfeML3wduWoF9rvcrHWxLlCaZUq/HHMt+
CZvDfWXAo4i8UU+hyuBrQasPqHXUYnMPX8+A19tDgPlTJ4BnbZi5fs/ihNNtCSePd6XlaWz0+oFw
xUvuAH9w5SKgItsvLN6pZHcdih6vW9BtmBMNlShSe5t9k+Ksb5Nj0aP1w7G92K25IRlI+4QEH/Vq
C6+bTFE6ghSThm0CsjR/BCmC9O5Pmt5rJUzYB7Wvl4QL5TPJffcjqgGp3g9Z33cVtcnfyIXaY719
sgE8HtfztMlNRHYj4NVZTvBtXUVTLnmH4q04tObE/EjW+XYMsrMYBxs3uBsaU3yx44+WuZgw++7y
yNxiMoH4iRRcFUgdM1qtFRaQZeen16dFR2w+iWGXUdW2YGRnewM9kNZUU24Rvs2d3of2axpy8cBu
3hNcIqNLsgqXygAsH2TUKRerQz63oytSmLxE9wr3WhoZL+FJ+JZYEpecKJ3cCt+wMbDWzhEvmRqU
AfvWkoH9iHFohFky+9R4GpfMi5X6jsRVWrTBi1iVPxDpVtaTue0MeYf72st1/9O8XCXc5VFipkK3
7J6nb9z6shD7QcvPsUXdSu2zWJTN2SfDjHTsxuUJIHVtHiiaKc4gts1jqvnjlu6R3q6Pjgns/oTw
Gam6HT/zMlVn8i4pxmpCpmp+Ws4g/lTUVyaO63dnaxqXFLIxgNu60mByhq3y+f7DUHNxcpxu0G77
ifZFvfBv9cki/mZQe7DKMcn73WyAaPKXHD7PGnyqHNogkNoFeu7sb0iv7awzD0YtMak2x9w0c7K8
+NgenT2jIUuKiYrcZdANJCnQSmCNMvDOIFwdivf0T47QnviMJFYPXjYdAisDF+utNR1mF3/vq8M2
A2D8HSv/zHds0OvQcol/C5rzofOuSGS+3uW6mcX7KqSxBDpwz0MkcP6pjYIQwusDPkZ+WJ45C34X
hzUQfVVggni3kM8GlpsuU8qz5ILc+niWTC9f46MRjhSB9duYPFqeytoFWu3rNrRCzLveUh4U/z9e
s0ptnFYNIc2WnutAQxwrMRL3FileDhwFM+EDUfSV5v5GGhgJ98FBVukV4S0tJoI+L5c8Zuz14Gj3
fzyQiPW2g3O34TQX4ZC3pV2lEctLAamhh2uW2vLRT7wlVnQSq7WdIfizmFj45AYyRyctHXJbusrZ
nw9hxstwiy5TYwBlTtizpcBAfi4ziza2jIrtrpl22d8rQRFOrAlfmWHVPo636FBACECpn/p7/jnI
StcSVPgkI/DOWTGStu/fp9hhqLKAqqZ8Bd+4Pn5bjIsM2zAyCLG4W3JIE+8XO5CQLVADD83xf/Un
/djSJ34sq7Y1XoQFvjFJa6avfwXPmW/258My3wk2c8NWona4JFIscv9vFXDjpb6OhNl+RH+EH+RX
h3D0YOSwleFBgdZRUCdxDP6Ug39VjQQRUiFryhsRxXp1tfWABbeYhT8EI27fv6GTTNz1ll89RZi0
vB61I4vK2a+1BToGSXF1MRmFo+TCuJpxBb5AMmVW+2E3twdTPrEWr0O4CbXeAS67dh55YWq9ZGF1
AtNcTp1r07ZTrNN/YAnbteFLanDL5TLbarKySAqt2K+jyb12ofWVAKrZWgkF/bl6BCDRCRZ9/TYP
L6vY7UyhRzFlmJb1hmc7ZPV5FTeS+SAR2aD3HTVjG/wPECKhdvOio/rSRwVb736l5+ZehBPZEX+J
qp8Xhoe1Bv29SOePwzXjoJw2yeAmrN7dAlGw7aomxhShpQfzKeulvJby9/tOxR2gOM5hvHWrQf3A
mV8zc/Tb+WQZlt6e1UEyS0Vv1NY9OqkUrtpR1SWC5+VLc5Sc5qmWAXbAAWK7vHqZ5f2vWkI51YnP
6My9me71lyb0Dzf88ZF4yREl+p9qSo0ooZ2XTdKqfPKgpk956rEcgGJLz3xaEkUshVJVDvqJ62Wl
Wh4HTf2qihSaa97VeV0br51Allt0k5v2VHqwbfAknvbiQry0fqMUyp+iF+LZoHu5l7j/OtZBMLHG
b6ONqpn/GxUCRMdDhlWJdXJmGYnJGH+5oROkrlk3JtiD/Nu/K8arv+Sptq3kxaSWl9nZOLZR/hhs
tKQzAtyYlxrsLyTp517K+Y4KRRx7gKEWsEHPV36elii1bsdFX6ODhHjS17VgobGWqswLcuaGqDXd
YcM9lHSrbJ/lZn/h4fF5ipwmATCFl/609xsDfZUheZ6M8C/LfM2kLIZerA4cbZbiqfZ/tdr3D9MK
BlBnPMFSws2NqYdriFX8SUymfOXMdrP5ofxZP6qWlRzd0VIMArF8zkcei55KqAyn2x1kTmF0i29q
sRURd7CTuw85wpKa3ztMci44e97L+Trg4zQ2am+ICxjpGz3q3wmtCmu2kj8DPAq6x7HTWbN2Euxn
JKeCuVQKzCg0+X/J84YgLD5LQ5v9rCy/tY7sRhP1QPi/Usx9LB4keM1NU33aJTIWW8VOimfssUOQ
XK0lQ8daJ+kZblH6HxmUKI5Y+JOONInHOH3f/veuNfVcG5bVZ6VR5GRVq3mFpzXK+y2cj+ZIKrD0
JhjwUxIKdn3iEjsjBrpEyUt3f3cVjjJK+dHsxQwxTjdE6X/EgJjiqVu8/Dv/M7p5jhCo5slZkZld
iwVOD+Q/UIIxOx/c7HugTpxnw5HrWmEap0hYhTOiVP1NPkT1v0Fvt8bIRw3mAHHOG3rRiIW8RVm3
2xTzhvepY3AyDsnuJjTIhJPzf4w1zYDW7r8I+UpSYxr4R32xNJ0hT0ywOrs1VeohltOzoPtNP/n9
WG0HfEFApuR7uUhkHQfkXYm2s126VBOVuyplv453muP3ASRjBdWrOATkemXhUnXOapvI30r1LzzQ
ZLe7eJ1w+R022ATu2h80yXUlVRSqq+C8i+AWA6fXgBtcIfHh66wWZKTlejiC7M66bgDlJU47XOiP
09Fo06KyyKIQB4p0lZVtC7RhXrpAXRpQpAwaceve87NOTXjKL7jP/7DLg5rjzvjrGvBSq2gCWJda
wOUSJHeFIm7laXQO62MlxtyC2Qqf2ZQSDSBtJ5Kf2ooGe7cIKRqhi+kxWJmILdth5KxNhPl9MPe7
OIxJruOmvhZiHjdxWWdljYMJebhEhXK/W3hrcdEd0bqh6tdodd1i3FbvtP0KpvJuIzzy5yRDzEQ3
yg48gbq0VLc+NRoW4JtQZWm49R/ksc2x63cLTcOiHPcoDvd9exY8qk/2KNwVN8ofSijLvjVdBRoh
q0gO2bdw2xjmVc4Nn39bS8k8+DzCBwws7/UDe3qsqVdLJeJoaueRdy+/pXi7mnSrwcsvEInOlH74
28iQHkcnH7f93v8tdbkKr/dl5MH6UmIub+WLWJSEFTVrIHSkZIOCIewoAHY/hNJXeIIuPhGt/D/4
YQAcALxL2YcEuhYPP5O5rJCyKKzZCEGSTxMhT9tppOhHoDYZmRrmSF1jytucmw5/1ADQ3jgWU2eH
4zxAe1gnOwNqAr+Q4Fj324nNqLVPzOKa/zRFqfNAnIX7R2fhKBHOINFf72l1xrr2SFPGU18k+v77
ucRiNnqwKjy83BPNaSJ9IrQufilOCXG/YfNNjxRbUSWQTyiAruV6ILowN33pTGReKEi4voiYq+Ss
OIScbTkkoIgxJLFVjCEHxH95/NzvjRkXr+0XLggP3vRYRpUW4Tb0K8QDgEahqJCvb7PHJb5Z3ZBP
iv7NyFKZ9RfdBWyGB3mRWaH8bCta0PNAl/VlG+1tcUwc2cw+2dHyukC6WzyXO25Tj3Q2SJYg0KBE
XjaSBOOvdglz4Z13Q7i/v8dxOmeTF91KMI/eLuYmqgfSZnZzqKVopCLJid62BAZbJvW49wORZ677
mCV/HC8T326gDqIq8oqudkVSqCAM7kMCBkayw0khT5NylUfDbAybHUDCGrDGZEPwX6UVXVWmKKBl
666uFcjo/VwcO75R0lQFlwNUS7Wtc3uUc2SIvFZE4OKLqGHBcCXSIMhG7GOtNzVzB47//K5vp4MP
jaAFAs4h1TILYXwrxxCt9fKRxEDg1mnuLVzT/PpGODq3qNv4SKLAjpvVUoCNM2g3uzbg9gRRmky+
alxB58kWGEhh2R+C+SDXSwVX3IT7ERMTxUqjceH4+FaP7AgyPw/zwPTEFQOlj3Hg5sW6YoO/BUOl
CfYs70j6vjFResFYA7x8zpdafCD8/irm3tjrgy+TkONUPNoFhrT/MTASpN1950HtvVFRpYKw97GW
eRz6sl3n9SMZYGB8iiI2srWHoBB46qv6M0F6AG0B0ea+W6zHKqHmn+wp/TCOvd+LdDpPzLj9iW4z
GWSNoeH+ON/enOFQddBRvV53UDa4rOnCiJZRRkj+A06NCdRB2q5PHj358DsEV/NV1w12zYd6GIkP
edd1Q9uuJIB9Qm+SzCh4KXhW6kG0z4oqluFTRD4QJw5IwSrzh6pHynLWF0kP21xlkWmPSjM4Wwo4
n5r5aIcyWDOjmGXSeJ/c0RutI3ax6S0Tj7zE26WnqRtfld78E1S8ocJU3xxyDH7sYKx8hdyZJSxn
lfOwVTruEVt6L2hctRACAaSvfy5v4t3L4BLNXau7ajSWmqdvtqikkYhFMffyYVUfsSr6+8G0h9b2
tkxGU7MMN1AtR9WGIh8pD/cBhndk4+m4fwhbt+cg2a5FWu5vX2l2ezW3Qd9Lz2LDBo2vTI+g9toH
uZP/ycL56peglLlbSB5Xt/sY4dp4tue3DAtGNd46gn+2hdSJvD9tNhTs9M315gxAPoSE1gdGWh3O
ZtVZotgt+IHQ/+CZA93TnIcouiHDbAelX655kjwKgdETLR3JZxGTMbh393EhaarAs2eSoSYr9lJ0
SdGAQzFuFI+nXmnXRRhKe/DgJxco30aeVzSVHC5HRY0BlK01k6wgnFeRYVspa0EDpNZzqEQ4UbbW
nknYczr1ZQEi6QMI90D63idohTWLaaLxJ0o04WdwyzeEWuDgwYxcH5pPbe40hExR4aNuSJtARaok
QMpadvrOfkWqDAwqulFRmYVZ4R36FIdrD9gdwKPND37JrHVHtWQH7o9x7HVpEB6RMhQ2PXHV8wau
tqOpKz4NVzJM7lB+fz+CR/INR8KWhOSHx5zcmwhjR2zhZFcobVKBL0BtoZGFLWp7PBDYhJ6Rcrcw
QDpXcPVVAknyNPS2F2rNrs+Bw14SD+4EHtXE/WH0eNsLHO0RCxynHlnC9SxDVlBunUMdv0Vz5D18
sXtiaWg45b6elRhNY3Rx4UYQktPjksyTK39Mx3IM5MDfesR3GoE2ovXuHUxJ56v3L7l9YEiv4XfK
sEQS8GGGhie2OFhEBdlUittA2wNN8j8cJ/XMlUtHlcYpxPoIIFZuOH5SDp5WcT2D+i9IjDHIu5Kf
A3y8kdR1nJPRSwPmjYFAtLBG3DCYtdJGtP/Ib722f4Kmv+yYCkSeV0DL9EEFStBsERl2Sn5vmy9C
ZAz+573VHokA0ITc2NK913tO+ep1Vbde1Z5jz7U+8m9EtWmfmuAYu2K4HHv91PB6F4h0kZ+TlWQK
lPaAjOs//aVtPuA2fJJV/RI5xii61mP2mkfOGZz79zJVWI0Py9fHcLLZir1zgjNg3U8O7xvO1h4p
XupEMVj/Cnyy7z9q45G9UNWW3fzBFLrQthoBOg5eOCYmYgzjTOTOEOSNvUNql8p29AF8fjQ1GTJl
ReWX2rcHUKTaBH87J/jwcPONyQogptI87wh8IbpYng+2R/0tEEnhKO9EMI9oxR3MqY2AEhOUt7Cj
9ktk5lhSvCQITi6Q3ISeeNdc5GpgkDhCQaE5je6yJ0cXALi39n0bbt2GZC8B/foRbiDk1VBeInxS
Q1d6DqwlMwNHQMYe/b23g+gl5Pw9GkcQr7d601fcDyCp6lOupN4cCx378fIk2K43qeQrw6IyIy87
8uwEafghsieVsH7e7LEyr8vrM8nJopQ4nogHKAU3jjxWCP7IQVRJ4uBt4BAq5qT0+/2VAaFGYP3d
IYEdjeRBgdD22lx4ClFepIQ0YnTydCF+Hd6wB/k7tr5q31TtJ1GlS4p17Frfs5kkI0m+SjiJX7mS
Cb+a/esaMM9BvsVlg8ljxNQh21AuCItmbre00kEeofq00vuwJxvLqdhUphJFeQUdspbLkvh2/U5+
nIPSXk9GzXWgXr+C4IDoOTUVAXpLKKWMuFZnLMozY0g5ETC2NoY/ZIZK00CuOliX71KBzDpQg08T
Kc0bbdSyFeSWRQTiG2b5Ryd1nKn9QIIC5l1GT5upAlaF5Bsmho9h3ORRft0y/iu6KHZWJ+XPBOd2
NtBLFzG+EfjHZP+JPfaAxhWkoC99rA9SUh7zYBc7e4qQZM2LhafHjYASFBijXXnLP8bI4YBUcIpW
en6w14tj9qMw5FRrBae9E7itVjx9sODyLTso7c05BIz7J+BdJU6UkIRHlB5oKBW5ezbSyD/ERKay
5z45c74wNw8g+E2NjTQh6tH9IuQhvwccJGCu4//cimwkp/4mHe+r7m+hp0E7Sa8TznKcOLQ+YB0c
YaGD8HbRGID4OaYSsAr2C4h3t7lpGZqzoBGLBplSjAO/9vgPHWGz1ur5GCGklYyG+/8NO3LRMXP9
DQR3htmUgs9y1Az1URtcoDpEl+jKqyl8tdzvvF1xa0spl8XiseDOiaNHlFcH1Ckp82CrdlZehn9L
edDx8Vg+Q79BIpsvN25bImX9ulH29QnCmjc9CZDnyFR7+soWBFReR8NVm8z7IE5ZCLXc84yMrjnc
dtVlNIZtV6i6kMM5iSiDndvRNmKcYngTDLFH6zhhWnYUIGCtkMjIs1v8thLHh44IMb10VkXNnv6a
jFCv/YUZYalTaA2DuiR1onRXEhXzKn19aVddtwhgRq8iSQzutXIOs+TaFNLpDd/yeJHWK3tgXIDg
3A5CzsWNjagZA9V9Vu9XTUpx2tNOXQsKY6ZtYF3IQvDEnc3SPKK4rffs4zxetAmRLtKSnzZhjNCE
uQe1AV0Xnd4c1GYvaMK6FFNskt1EYkf51UQF4V3AB7FotbbrXzGndiN/jpQVtBMbbLohPGCQYMrL
0vrCDQul9YtAe79Isd9wYtjlFvkISs0+RlHHfxjQQ5LnX40uMY+BfcCuIJaSqveWSrK3s5sEiU4E
nYrJ+QhK1CLIGYiliuh0jvCH4yOtrtqbjUOnoZt68oHshi643rLtwcuqEnT5U8GQtD+ts859Ckqk
WIHtBv6eGh0MvWNRHbXorXyi5+i7VFzNEcR0DxUmCUhLe+Qzr3V8swVd0ZG/ebsOMT8KWiIgXrx7
7GjV4uFfhAD60IlyJ0lwAjG54TqQ6JQSFXx621IdbthhOs1zS6bzq3qUXFYFNNU7TwlCwZE8WXJM
NQ+lIStd0RyGWODVdPYKVYfX7r6uq0qgekY9rm/RrZSipo/qbe6dW9EHkwMtAInllbG0bKkYP1ju
43ojwNVWt0LgKgkglZCfCaXDDuZ4xkEym5/QI1FPnri+d2tB7HM/DRE/nI5T2k2T/XjZuMT9g1/i
tpiVFnLv4/O2GhONOFrzvmvi44h7t/dVAG1917YWHaLvoQecrzXCqv3kh8/yG2FFQTErmSSu99PE
WE5yCwUZ9+NehmNi2pm/6DhAc3ytx+qJAfHNwUYF3Is+v4l8xhawoZetiLWUuYQTPt19xkHTGSYY
5TEkTm88yvZt2eXPlUP7XYT93MwnTeHl/ObO9RFbB+OcbJNM2fdyE1x2/t4zVK4mDxRS+mE+zxFH
odYxXkvSjjwnXVzVXJqcTkj/njJTA9xB8ywuNfe4K/e7MtNm1P1FYEHuSfv2D4GZFrz7yixkyZrX
Bfu+TuylVrlGlREqw6nqPiFAI0zhIdDCi24aSj+pxfxfSjgmon5gDBcXNH+BxEi85tMFUUr9aKOT
Osx2eOls16cmi/si4OGXsshiLcM8+z/U6Sucz/KJ5BA3YTlFXJkHcPlnIZBWjovU3KAGR/VIoKyi
iYFcmUbLYSS7JW+dw49VXqsKhLrGmg+G9jEAyn3cx0c9NgwyavAu1QAbIEXRt/63Icc1wYdPQBAc
k9NmqcB8F0vLHNz8nu3oXwh3Q6JWhmQL+qkrFKa43muQydyegHPWG7Ax2rbNAILtg69H+DJUi+rK
hnr5ZjORatO0aXDtjv0GMo/lQsxa5NSG7hnz/1CVcrH8RF0YErm/ZjBlwqizBStbQjX92Kgtfpcs
a0G5bb3ndIUimSYWVLx1M6gbt0aVGa6Bm3XTbd1D9NrobupChYFJPSMiZ+/cvjZjBd8K4E9l7J/5
ydW8Wd6yX0D4h17at9ylustP8bXhzy3GM1ZSJjIyTPy0IcJdiHW+4QlD6patSyC4NIijaYq9U0jk
j0LsT9QZThu0eleyAJa2OhcEVvMLADmhZuNVF+Zy5KZT6UVydbadY43OqWpdt5FHnT4JJxGwz+v7
loN3Yk6CxM7AwurpG/BRVKuI0DIEG6T/9CG2yiVwTUsWwIrZm5RUVKngO2MWXPcwDvOV2NDouMg6
JQyK9rEMr+qwP3k+z8vDGerVJ/zWX1zpe631GNr4xb5AJmpXBQNGnf+FDwZeAn6S33m0icTIkSEE
dwVFIG3Yqt1EKuFhtandnoE76eqfEFoQ4/oaoC8IHQOdL4ZtyfetbV5v2+TNTWLfoyTfstqdF99N
kNcA9dKGZt9gPW0bXsN4LhSbJvwRPGkvq211c0efodxuRT5Xk1rzBWHsLah/k8yqm8X2L76klxah
Gm5slMCEGq8eIzjkEwCtcE/X1FKOyhGs1IpVOVjI0Jhf6us1S4z4poTT+QqBA1+A/Fg7q7TFeMUM
SGGy/sfNOZOA00LFyG7qfbdpbu+EttiWLDsDqFTZ6yrrN42e+BXPOu3+SMbgtcTqXmukSJJou4aq
PlGE+SdlZW4LOYpPwsGO01jhfx8LVM/lhe9lTIcust3JOhveF/2FxyJpHOf+3Ddv54wr4qBpDpnZ
HLbIBzRVo2ah85MyjVgP8QAI8+vZwXvh5b4uJZV5fHxlSoeJ5fdp7EyQVqC0X0uNk2pWMFAE9yzk
OtRV6V6Y4nfr7sp2CzbU6AwazIq+/Qs9UejVxzlK80LAf8LOpQf8RPF1EvintmHxir52LKV2CkDx
4P03XMFOqp1xJ4fhfFoi3h43KBcyNvxnxmd0u0LdBwL2/nhWxx9enbytngpNjhelmoO0Nj45D06c
JOcgPiV4ugsNoUU8sbSPG/NKYPqOBZktGWSBCT7nlBKgndbicT56LQx4ZWSgc3mjw3Wek85MTk2y
CWoYXA/eyDIDtZUX+0AwTku3B1GvBrZb7mGVfABxFgQwLBhknWhOtYsxMsbPtnyOUDXGCVqoPezE
H/MLvZbZU+wfU6mjoElqa6Q2iqY6+dvkk/jL+p6srkXhjOg8iYUsJyf9y/S63AzIF5hAuScOeaxQ
zKo56Pfs0g01zMwYKo6BBo7ZyiFlDO8gLCsh7EH4/zMADo+2P1k40Feg7I3llmmli7tfnxnj7wqL
FT+jqPcjN8tEqCGva3c2jUr6ptNG8lIXeda3CODBceCogxvMqhoDkdliSPjbwZ2oBApotVd9Ca58
t3OrxlQLunLwmogEjpdqqXTlbSZ3OWc2A6Lbo34GQNuZtSvlszf0CPFZ92ukd06IhhYrY4/luWaA
uRpo6G+DS9N9E4ox0gqCHnPXuPUSlrgmOJuxyqwOVTv/2PJsj3BIUhaLPCUWstIVbaqm9EtCEr5y
d+a4nG9YQf838kHfFdNaXGRdlRpKJscaa5jCs/TMpI3K1CMu12hLP6z7qcVT/2iavEx1Z2h8ZXUz
g0HWYKe53A4NGg2k0M2TdFSxQNNWARuoUaUkWjiN/ebbp2H8Y82XVqY2NMASRDMY1pSGeQJPqs8+
N8AWIJBUca+SN4plI/RpLDup46oL/2pEFMKv/Pj3kbmrSk2B85ieQjhySAZju6FX86/SoNluwCAs
D3em/0EcCC2tM9xSPTrlSYPAXl3+oI3z4DBM83LqwkVtIwv8Zez4S2deBB8gtiqbPwLXQckhOYsm
1mVkIbFwkmbG1kYhKIvYm1LO8Pw4VqeWruKSw9rm+vAzMWZEmvPHeBURqvPKHOkBE/JrPPqThs3u
UgZ1AWnbi6pH7DA54YHD9+ReE3qlCS0tM6uGbGd4xCZy9AdVMyB3WG/mndVw1Nx37qH2/QyaTVxe
/CydWlOg3odnKeBmmOy8f1nmQUHHwaD/q5bNEUvTpZItXcgpKhoX5L0I7XJT9hqSrxGAcL/Iz4+y
xHEU0IsNbq6v11JRWOYWUbq+ELAxIlmpK181Mlczq2SiI2GQdM+cBIsPkBC4MOOJChEmkPLunCtv
FWzRN9LwcWQobNzjq2y0yk4kXQ/0D3TBZpG3ejs7oPbXhS3WexpEC4hU5vwLD9kK80OZL0ulZFzj
6ju5pYFHPHS25fszyEvYj59kvEYZjC6GfcF1wrwRd+WC4a2nn32N9AupsyNZFYD2SNBlnpyTiLsd
FWE91xJ9EF/D11QZv1TYtA2U9RTzVQ400XPaGmgXANH64AIeukMySR8ZCO9tI3nmPAYR48kE/zye
el5oYWgRi1RnQMljP6nAxAXE2tMY+O0eyfkttiw4IUeti7xzsoWStvMSDOUECUWcsDf5mVUURge6
f434HXZeZ54GA4r2iXkKcIKHPoHPy3XTcLfklyL9NfeTjMf21yU/JhmltKzVlAResGwROx/yyREX
uGImMYS7G4e6/xrECUeu7VsBxmxviL4+R2D7f4HBssEXWktUdTAgMnBxP7x8tpmxpbrcQnsPKn91
uajuJrevfb5X1/RTJRP6AH0j1VIt4Qej89PCSKyqRnTWdRSegPgSObQSpNkd1SYc7jgCz+UOWhT+
dlDL1q5ztPwm3WdDQ+6oHDHEg/0wq9A6GVS4YOlmpeNv3q/KvlsUm833SCAKev0JdaAjYy3HOL4p
xzVno4cGKU0INr/W2vUZANJQ8MlMyBqdoSH4L0xml2JKPXgAAmcqJ+oQD3XA9fYAtObf27iRohy0
ZLDKWHcx+q6WD/TvxmxqwH5q/GSREQ9fcf++zJIJ5CCkFMf0PxwigIXEgYMs8CeP+aO/ZgxJ7Hm8
wTx464U3z6s7XBKMEkW2Xp8rHFmehYeQA487rQvBUjwkoR4i23zyFO6ltB83BM78Eqs/csdMFiNQ
HKN6awM8PpAkd08XU1nd8pegwEhmR09y4g6+fdAXLmHCiMrspIezvXGEwqjutR86VJiW3nqLErXf
x4rLTphhmyo/SL79O/F2JtdbmVISi2LhMG+/dGrvBk+U0J28yWD4bfZGUoYySrxyrBMgD3C3XWbp
MCkuQgVHxh4PLyp3dzKdhSpxYOIXYws1MIduYKxggHabdsYi6uSNmBS72UhcXWXfdAt++i12bYyb
eW3Q0V17dys+onZ7/L4yOOiqLxtar9coN+p6ods33yeOU1+x8JuEmZoURzOuhU1MK5G+82OTKCmL
V5yppPpaBt0Al07PYdEzFs074ulPJyGUVjBfz6YZ3SnYlaX9m8K6e0al/1GqKpaP0FqbGAK4SDmv
Sl1OmYCmH/OSU7HupxRV3c9JwxYJWwA9buys6hJmYnKE0y06Ov9PZ/g9CcY7sfDPDq+QZh7M2peX
HlbVeQ9W3P4h/djuLf/ET635rmYPPBA/dwRIhugZlXP75gh8M42QoL1SZWH5d9Wtm6FL6ZThTapc
COyPShkTqTu7VC2EObE+Net1BmraV/1C+dAG/80pe9lsY/DbTFCEIplKTN5FYiFD48kyCobtK0gb
DncKTsvccDxFjRhv0+CsSgTPaEgvM/KUaOKll8Q1J17ZT7YDYd0T90LXD/q/Y6A/Cce9tQ8pzSct
7ttKQSBM/YCmT2Z1V6aclGIrsTpS55QiinmovUoXW1RLSYE19DEFXMtHO0rFZcPo03MrUN/z4RKm
DLv0rjy/klCHoVGGCdiVKFOB6IMQf0a9OTPNFaoBHgZFlMbgP1+Tg/pUaVFjhekXKea4cRBYDz8g
G0t07ahVhWx94umgwON6wyf1YyhROjSPXNr1joI6fQ/p4OgTgUdTVLpCpUWWhXqdAPq9mVQTMrnx
ybCspBp+lQaVpRTuNa214MS+yRmRXoixiraXDBaiVGyzii8DKE6SBx0MGyKavatC4359rodJrehK
KIEA+ALQia6EYNBIvzdRpPRdBDin282en1CqPKtSCKVWAGl4mJ4BZlK+BA/nYP5FNoiU7uF5QDaB
AEgyRdoZsAkcdh8xXQhM6TXEgQcRuPkx0FxhQbC7sLEggxARCvY2/9tTATJHgrfEzKbk0qXtm5fV
2voJorTCL9rJAicgABvAzjy8OipcR3QDeIXf/26qRAZPS/k7bGsgseJnqof0Fdc6xbxEbshestE1
C7lEdIPTgEXInUjJVkNaBOMJf2SUsRjf6nw6fj75k9d0pL2C4EHTVZhsEYMMTbRV8V5OENQZcgIB
ieoBZcfk/JINDiAhXE4v0EbZ4zWz5PTGgfRLW5nTPRlnMbMzf0EZ+yizyJ5bpWu66GmS/vZHGPKM
u6OxdUZhFc4sgfZh4Y+RLPYO9/MOwrRiXiss/vdfizQCnn+pW42cu6jllZSt1GLnOQZTktAu1mgT
nVwCkaFNdyb9qCWk1pjkY3obfFSUyRINJEYFkTqkLDIIPPbahh0UBiIKPv+V8e1BO+5JkysO375s
1OAsmJBpM2fTieX3eoRzqgWj1S8Ng2pNF71d5HOgE2Z3ccVuvksAS1d+y3Gdsqs/BZz3UEnci7Iv
Nkut5us3WtUawm0d1diMq/82PPBZlVVe3lwpEG9N1ry1LBoq8tiJ2bIX0U9788aaUaAx9j2QrQKA
1BXNXFpJ/TzNWUx+87Zbt+54W2diQ9WOmdp4vEPUWO1lt3AfFXtkjzKmZ7pbklyw8iIqCB03UYuH
LTcmUvx6id1AAZHlSkqlVxMa66i9gJk25GxFj0RSXavkLziXZw+rvOoQM0gDA3Nu4VJmx5bDu2jg
VNOrW4rCDyqnQ0p6LZRBdZEgB8q0isJ7oHJxhSKuwOu/EfhzsiMXmkeviB4CJtGsiZwHvBwNYgyn
RSAoF1cjS/YeKtpbzUdjd7NMqsSgM4eDobqZk8OwhCwOCRzaSNEG21IAKYDxRakQEt6x7yX85j1i
wYy8lbtvuvgrdiZqR0mMT/4Q6zzl3j9bVbOG6m8B2XGrxisYVTofk0wC4sTPJ4wNrlcvb9RVgIJ8
0EidRTTJZSo0dIqh88PJ/69Lr1sAKLAIyDDZ7Q9SuWZ8xX8JJW9ehIZibHctpYKusfNLVqem+TnK
1lW7Sd+tEbQSoB/XN0N78g4+gP5U4MBwpTn1jFmnbdgy5VR+DoJByuXivjaZYOJLiSJ2oeLhya5D
JixbtAlDRlsnZCWeGrd7vLDEnS2p2DDdblvkLNUpXtgz0D2cvYa13Iu43seBLkNUiTsjELAYUyR5
HZ4DHl5IvIyMTbKWu+2hQPYtZk66k2dCeTVZmJAi+zyBT0aK5dfrtbceXrhwKhfwrel8cY0Yeh5B
eM6D2wOEoL1qeFKHtTkthsN++KJHB/vTeGcmAbfcN+kFfdRfj3968l2ByN3vMI67+S6Vwv/Jwe0O
BpEVei5RvvrIUMYSevHUYOJdB3y1gCZKJuHxIaEkDHUQ6p18H3uLu3KZVawIAO6EMC8VWxCodh1E
iV+fz1D/pX9ki8mLK7snhHy/UJaVAJQev3D1T4f4l+38oCztEMjTjdgdcYI/sFb/0FDomdK3shfl
qrhMUINOm709D0bVhOOCIoZ15ZgZ/ZDAvBDvpMrekLBrRQ5amh1A5t0P4KELWTkR3fnCS2kh3+Jk
h5Ohn58nTUGTsVMfP8PYEt5m/pCXcisxBBAYjQZi2di0IMHQFNblVtMVyXU35/PfzQM2/j9gRv3U
JuZFG1o/RYJmXVYW3EGMe4Xy2EkphCPfeOefJzgRbmMG9cvy9DHszTpVvWvHZx+g4kHFsYYhZ+KD
+x8Wc/eW3a8LgITnh/YIjdgHwTxcOxQoIORnml32ML5C3MxpKJl6t4gEZ/PX6igNxsFzFcQoi8Zr
lBD0RrPVQzU3XslKy+Ves8TrQOG+AOn86xL4tAvg7BC6b29GookNEFBSxPeVkjCUcNxB8EXMuiae
YKek/BWkLd5TS8elf8ZM90X+T0r6qCK1KkuaORYZGRZdqqRk3vaW4CgCsJp7C2UhOtJ+tW5KKnbI
+IcoGXN9nCDN7dAfRznJ2+/nDzgOWhg4lRU77hHWeQ1yr879h6DUtqyoZiaV3j//Nx3EPPCvEDuh
94avQCwUONEFBetArlcX6DEV1YQSVmv/XvibVI7eZbmBvLppGW2pgdI5MYl+jdAGb8CYu5h2MdXU
QuET2syuugzXA+fU/07JH80UFpkN9fsXFsQjqlUbgH/swOBavxeloeaG7EmLOw9b6TeZoR6Oza6I
+yr0sUJTzQzo/2arWB/UtUabKbU//nhvGdb3eK6LTHVC551XFoHGbBfu1ZJU6fydDCeA/edTBo43
zCZtKF7qrMw8Uftz+glBK4/E0mQxd60VNNHC02rpTaKSedDhCWgakqkxxr6D2w53kVXw0VMbYqS0
YaXa2QRXcS5bHpef46gXl3FlC017/4+ftuPoYgURWiwqccxDS+RDB9/PF/+DsZeY1jEtvt+tOPVs
umCbiQon5sYc9jRfNOnR7jXI1wePGw3JjXeXnv/WuWTV5SSgqGkDJ5aEnbW8weo994MFplxajTmZ
bgUr+sky16KAU5tywELyocY2GqqhI9JWYYyzK4X3XKTMuWv+4++nH6cVRsIlhhCFuPc2MLL8rVMF
igzLgGlley6an10+AG9kFAHuSuXWiscbon4nQAcUUEemuM7urFltAl1qNq/+at7+czG2dduQnMhZ
lOkN4LxSYrWBcJwsD9PGEk42zz6KV6lQhO6M7893qw6J9nIWpr1BBds+frUIPwJcsp7ZsQ8JqwFp
0MkAXjxiRCiJKA10tdTyQmQY0rLK9yPPmqB7FtJPBBkZ+ASPeWarx0gjbWbIVuOFHbhMH7d1IX/r
d8Q0LqjxrjXsjEM2ivEMj30sRQamYt3dqmgfhUwNUGzxHTdC2rIgoydbh6RTeecnW3y7kDX6lUQM
RR6fADALIhCgRxQ9Jegy8wbwkUWsJMzL4cgQSBk5h0EIrlgmmH0WYQdhIHtgqt7kSjkCfIBxpl5w
U2tHCRNdLqN+P90J1o6TiExfX2hLDpNZ6XiuKOApl6KKajOXvjFDe1qKmir3cqpdR8x6YZRjKc4m
TyZEKqRSNNNnQRbrChiweSGOP2cBrQwyrqvSjJm+oqJvjySRmabeyn7za8TVPqaU7eguP8x0iBPs
0+lddc0sm0HxyY6zv4ZS3ldqjC2nu0XLSDSQc167uwM9GrhgspUpVj+FAmWFFY8R3ZJIY4TnlqJO
MVebC2kNDqfQs6JFD/p1o/WmaxkExqYzSk9PB2XjC3Rft1cKlpCUxmzWXcW80fAnchpAx1t526f7
clwF3g9UnMyI3Zsf0XkilYkTWDACDFaFRSZTggN2cg/y3btRfclgCOPPjjmO1gz3tRJ/vXdTcbS/
EqmUfLCIsucB2xusXxEDb0YTdZ3HP9ALfCp3h7LaSS5CBUUYvSz0+auEqwqYoW41aWVfITgebMqD
45Oz9L1/9lldpQdQgbxRKkYMEr4Gub6TtKF3TTDuVs9+J6+dIL/i6yoGVA8Ax0y5Yms8lA2m2lv0
53f/CXYBkiwLoFiIX0LCrNea9Z+uta8vuMdUBrHJZYvfT5fxb8Or0sswnh3hkGL7V5UVjEWArALJ
/q/YaV87VF6c5ezTWhoV/KVLJecBPqTy0hKPF+w04DeHwPzki6AfPzRoH81lL76Ir2WG4BzIZPI8
srcIkFH4KnEn+yzJd5EhfaKJpChgO5kC1dV6N+qlY++jKSiHDVMvG3yMM5oahusjkbp2ahPJnCv/
H3Qo8xk52zMUGE6EhJTVVN6m32B2x5D56dC1t580iDWtGfVU484neIYdAsLKa6xYeZV3+chdICAx
ujNuG3KEbZ2YlGGbrPpOsodTr7WWK/jplFrwgTruLjIuIDp/Ni6VSxQYyrHFPF04MklskQVgcefd
xf9jJ+RhUYWDKC/utJXC0rS3GjVhiGZCfGGeiqjXbsXGlb+WTx1EEypn1YEX/n0KTySInWMcVP38
2AE/VZ8OHioK9IvS27wK7T4qxB+PU7QMg2cIWNB1w0XLfCdgLLdLwLu6aql3RgT+HPh/EHVnQASP
JKivN5s1lc9seVrGkb9/SPIExTb6uZbF4E1DYqdvXG3RAghA2x6qiCzD8hyU0i2aZdqxjEI5BUAn
cFN/wE3QymTLO3SLDsuXpdrY73oOkcqSovpY2KokCstnq7UX5VKBbEF80pqOKgteFpszgF8p9xnc
2noX72hpdevNTnNOOxd2lGZK49hrGgDMjg4dYirldddrR9hx4/1UBzCCS9xdtvAc607/ZIuek+nP
T1e5oa7Q71fxWkPF/hcJm+l8LgSCQhCJwcSNRJyBSG1hCGnIKd5PXV4nlvnjeYp7RQLkcU0nn0KS
sMPN4Spat3zKZIVnQNrdYkOXtTqj+Ig6LWzXPDtbJH7mL4TPTRFFA8qugOyethWAJB5VblFJ0Lr1
1c3nm72WVn+Gc1PRpio8Sp3/ta0F0WIfXgHWujbyap6/6Gbu8HT5e8moW+CiNz5/FeaX26rRZhmb
uYpXpOn4AClD79xW4PBwuEeSa2klywHfsPoTWLh4jQJR8GaEftPjyRTW9YuuMdecKx+yE1OZMOrI
9OCIvLjP5rkQq+F2ObnFPZa+9UBpff42vUsbsxdQcQSIMSqoM7nsqzFHvRauL3zZazE4FlDHjACJ
EfXVjdeldiAPS6M/8dictzHuWC39NDZL2PZZd+R5LkdrdqxCVyPvUJnf9hdKe5/pKv20zGDJM7SW
Q4EQWNj3PkqnpTf8aPx8haHAeIv727XcCrngle0hv3tfI/Uzx2BuWdKV1plosXRBU5Wk5iVty9fV
RKN1YR5mMG+iP9ros+eOKMF3YatG6kGsD0bFHrfszQfhI9SF7FX2FBf9lAcDROkB7KuZeBwdRCVb
Td32lvjDKO1AlI4OknRoZD4EqfIsdtvPjFEm+128/Sj8aUYJtGVJRmhkq+yG8hIRKJSFRZJMYsRd
xAUPpwj+b5CLxzCz/acNG8WeCohM4UFSXG1+Qiktu9wJTYy5tb8eVU3d20IyalehdpgVQGflitoy
nVU1N9yiQjrA9PGejjybxEyd3C6tqcDsNPK+tuF7yf0wtuA81xFzNWlYTviqUg5G8TrTvnE5gDbD
tEmIF9YAEXx9PDqKaqrZyEga6Sy+KY6SqSCGq/HQc4tyR8jewuoNwR3tZk+uE9Ca7xmTDkQFjVUa
sCFYOVt9ptJQxwG0vhbM/38gwHyNfQ62OOwRhQ5OaFXmLQNBMgeprnYja/pBa+gCIkoB6Nw9CAZS
6kCtI8zHHep3WeZdKDLHdIp/xRNwGQC4XthDMPo8AXx/UqnTYA/6e0ViBCkHvzBTERGaTNgT1o5p
0qCxRWG/gBGZG96V40ZnbApDxzFlfWVsMrfFCnSIC/tb7Qlt4RgaJHZjfeK00xzRO+w1xAXuQcVQ
aTNq3f+Nz+VSjPPcBdvlq4DwklU7/rwEyBBTqmFkJizLlK/7BaWwnK4LV2w3tRvqtyZuW42LP4o5
l6e0EHKgOgCueGs+LO1xiptULZoB2VsmfX+dsqn07FqRqT2Dm3uZE52BquaL4u+P/RQD+H2klVzB
zjztDeSPXndGgwV23DWzHkmJGLTaQhn0vQkgADWvXRXQafAShRi0KoNXzqT+5yh3QoRxFbVh1yjx
kPEvnCaaX4YxjDMqB8FRk3dy41h2fBqmu61Jtlrx186FHxDwOy86n7zki2EpR0a+loApLlitakxz
fJKd0vZP40gOxh0MPZH3Zg8ZS3TdofJsvsyutRjKTK7SsK/VOH3dOroxuTsoe8nJyPfpqlwhgaAI
FzUI4tTK+f/L6WltWsK1EmUuMHDbcIal7iEeK2UYYgVLpFIJJAt8YcFGoXdUn5GITnQDKV5p+kuX
3Uq1JtK3PIHS4HpbItyb1tLUzz4j91+Ir5x7aN06pF660kWjmFM1ElexhO3MjPWQAampc8ZoiU7O
wlc34lScELD4L7P483KAqTzSrEFhkrXDwoKPl2C7RDawLcU096yJyTB4BvLXLMFIVFRzmcvzIAlB
QQd+LkGgVN/zDKljJAn3n52LEC5Koakqk3PhPw/eD+QfMFKU0BnzcDtCzy6cAsY4kujqdcUNIJZV
AIxmzy1Fdi9m5su6P2NRkDV/AboTYlnnepXgqChREsE7m62EQk+lzj1hHlHPnFkzIVhRVoKBQG/D
ZmmZQyLNAm/hNooDML3tu9F62e8JSMgDBgEqapgr8rfCz6J0rV0t+/FBnnyMm5FbYkfCGF7j1oz2
m08KbkjN7R5EZK6P/dh5SpFZBSTHWQeZQTUvSOAA26Ju+EMOtYdfVRREmeUNWTWzn0t8QU3WpwBG
Ha+gvUKh+Gj8ClgdvV96udpaq075dIa/dRaNB+ONpo//6PAeGa/xu9oNCFlQFACwSCAsvteLronM
nEetK3GeFueCJ24tADl/ZXaoOXsgOKiaPEK6hnsFYB014//fWUTvnzg7tjh7WgNDwHcqu0BZ4d8m
3sY43DFCrhsq8zEFqhYY6Rn18KI1LEC1ACtsI+2hmZhFeovjfeNPHu2Ge/TMC69Se9u1dZ+2eolX
7QmtoxJTXL+vfXlmglQZ/189PbQ0yuAHx7NiRYxoxSHIdzRtQrj6DHCKLSfjHwFmkpJ4x7I3O2vc
5JpB/9AJtZG49hrjFZ0Dvt/F6tRkg8mMB65Ez7VZPldshCvJSVJGy1ExPSZHBe080wHDx8wVbt0T
+F+sP5qI04J91Ga/MHdP/lH7BP+fWzFzEuRvmJPQTPRJd5M2O6AR2Pk3VzR6xV6Zt/w3FVTSxWmW
My9YhywbQvqcV3Eern+3MtIJw54XgiCwPognDH/qLQ1fWM1zXFYCd5iprTCykvqvUiWXEjqq6ED+
Ysnvr5jVTN63iMs/GDPyisy7GZCOUUbvW/I0ljCUssESqNgi4wXua6Y/7qW403fg7Brhz8JX9YzA
T40p8wdRFEEEilDG53v/jkWDMGLEit4AWm2Za8Gp021rrPZcgTmKolytQgPwwEEYgPuIHcq9kQgS
RM9WqJqpLrXDRCRk1VBhsJahsZU/pFTMTDONdPnzQHgExLk6yDL0N6FPYb/3oinz19SMISfzp64i
tckQRvFEpLF1oafnH1NCKoHKaa/+vlD9siP8HydpyxB2hKeo3RWdyuRM3BMAu32Xy8TZKMfL8VjF
AhQELxBWVAXOhPf6r0ttDuWmT9njj8rzSAu2ixC7O/gLbxTMVfX317tqDn1EDwsNMT5LktgNnteK
bU0Qpn43UdNbm64orsHRw7ZOGWJkb64oJ3ExSSAWwuqZclrI9DispSD9G4gdm1F6eJm9k+vOkxfC
fVUty2EO3ythg6ZHT3qH0CUWo7ObHW7pfw5TxVId41dcIXTGZzxoUqIs60VLIFGch72pVrqK5Met
o6UuwMUjjtzlYeF+RPTH6Q1IjQoAJMBOnGuvg+9Sqj+XdmlZRnmZv73I3Tppe9W6B/8EGM54Z0Yb
/WNJvWpqiw9hO2pjtvoKkdZawaZ8JMdJz7E4btH94UVxTuJu5lx6YdDYRuzPQ34l4+DQubzGgAW3
tlhF6j8/3DSXHQwdn+VnDPjE0hnIP+vrAJ/VZhiqqfH9rRdFu0NOz+tfuWcb2jt3R0Q3vBCPSfpQ
Ygm/OzuB/nc87rDnLRWSgzRgrDlb6jbTif1iHAkzvjoj5Xdggw0BToOHyUSP22ujv3qrdoc+xEeV
5GQX0SSDmsPVPDnQJxsVsOZK9383LUeDYg9XZPNFnpbKds7Y5quMFa/NyxrLgymIEPdJbBQ1bllH
dI9uywjAcdMrQxeZlQ9t2dfyRxfQM5N/W31e9u8BEkL0rkPkyk1wt98NkOOsZRyucA8KeCuubpmh
fRlae8gxadPq/NUEHaMnPPanBJeQZWBVXR0IfnFgDmDklclPJO0vvA9jGXM6FH83Mu7NBKb0RsOW
nInf32gLuu8SWDVW0s9Np0YXV7lk5Di0mBgLiI0KRMBlKWNkubiJ0zNuezea+Xs1tguxZeayFO15
BS/SAmbFUexDsidamiKQ6Vhce8wY17Moeiuz4YlzWlA8KUPg3AQqtPMtaN62EBBUrHCweeBHmqD/
8d4Fn9EjTKMtuDZqStxpIzDAXaLHtvT3/p6+A3bqLSzYIwQp6t0lxubCmL2V9Xz446PJw7LeLI71
LjyFYoP2mnwcBhNHrbAZZ26p1plarqLwMhNWT/Kpu4glyX3i6AxmpYUP2wLf4ofq1OW98SfP0l8j
Wn9VB7F+dcEFkWoUvzUMu6a7MoOAhMzNgk1x+lN/vJxp+tj54SCkVHrcEY+o/H69L/Ulv9jMvqtc
cuBrRHcwzs1wFQ8WyWvIAZKZJiL7jW7Wb7X0OVU6SoqQjnFf/EjveC0PKV7ZwNFxKQvBoZYm/hqm
Cq2yKzXqSoEUs8uPrPjx6qMnQjFTWg4eEd2OZM9cz9JScuDV5ruiU+NUFyCEFobFoKyPi3KznwaA
u7dMbIQp0mfPyPYB4N7DGI47MejQ0iDOqDilxbNJ/3cb2+KEVV8pO5RgiO1q4vgdrYqp8WYOp+8L
1tl3+VSVnI4EjNI17d3UMLuZ193a0tV7uHdQTreHOjmU2i9dAdMF9x8wuLCiMgPXg8gCfqcQ6Ize
cw9J4m4k0lfcdjDZCH7c/MsxT2IGdeIV2SHhqQSYHJJVh4dDyJINl8oOzdHwAYJHZ8qxY1krSdUg
qNQ6jzyJWkcsvYsDraM5fMYjaoxfy0doiPUHn4pH4yStdw0WjChy2IuNwFNTFBxL41gmQF1b/AwZ
c5IZ5kYBF88A+TLkOjnf+41x3ZAqlPjkPUpKGpd7uYeCycRCS+JOPlLfuojf9JjTBt/g2K42luDk
/vSkokxIUoQoV/mRaKNqfoOjRHqUUdA2VA3KuBej0qmBOk3ju+BZx/F6UUvR6hCsDG0xmwlaW1eg
LFN82O8db9s2/+peX9kDSSHkMXJl3sx5A8pUHGwHQbtdeoNJXbE4dJZrlTB9AA5k4hC9g5Dx19lm
a6mE/R0ONBaALLjYZxtPMs/0M3BHR58NCAr1TAj7FbnlHLvPMYb3xTco+HXgRuw4Ip0q5drc5OOw
UXA/4iyDwElPLuRplTWiHEFy+lJMwuchrHu2GCrFFyO7DwU9GRxvGWKwCFB64Tp/L+ATkU3MCvDD
MOixRoN6R2woz42Dzksb462uFmJ3amyDuIc0xVqeUUNAzH+UuxcBOnT+vjOeOGXZTpF4DmGtIAO+
dvEVZf4z7jyV/I9p3WRTxFVk0fDVODYKiTzlzJBx/48AJ9z0NBaMYyX2oXeVTHoVAu/ipwlNE6Lf
/r6dypHdhhTOtGkU2ivkCseaNBi5hLYwJtQUnOzRhYTq3APFU/mGfZykkv5YeBmzniAAiWpsffKe
G9Oxg0slOB6duc2U+y1wtdVusl1hmuvlj1ofFhGaRFgo+/Obd4DVQlK0+KL6akORapn3ft7hyDel
nM4RFcO6TU5Qq3SwpcPaa4vMMefVBtmC51wpExdeWrhaMa4knS7x8vnniIhiA/cuvXSCy1BHszUl
ytdytQ+YVEEmoYhLqyiA/TnOnoti6wH9gZqS5546JEfU/W08WNLlRS3mOY4qxhwGyQOlr2y/oQXH
NNr/aOwJnZqOmL1J9Bp1CvmYJHDXnanFlfH+PAFToTR+JyoLwdhgwlFa6vMaNNELQum6Qq80JDrO
3Avnuhc8w+2XaDjdvGIXMhLFXy2/s07BltDOAJmh1DsAjhdz/5Fi1yG30fnhKGzYzB7kLVBGLVgs
XE30rv+7y/jxOMKGM5ohq2DvYqCE2mPYimxUzAGcPZIxuoq0JfqIIjbgTu0CNHMvgZ+AGBu3OljF
VveV8CqfwaaOBaMA3zY/D0RhGPZDy+cS4o4R21zCaFY2/O1bXl+VOS3lep/OSP0SwuVmCcz++KLC
jIHoD4kDD+4VYBpCbaDII1u8zprmPJ8LbOrpHYSVGIKW+fJQtF/DQN+rI8vondI4VPNNpakMmjNp
kcRbAQ6etylKa5XAdaDt9Z/MkVqUjs6Fl5f9Pr4RgqaRM/kJs6QWV/d7OX3jwjMflFfAn5RdFmaS
NoNBHn2T7voyJZH+PFJRXVVQFoUVsppJ8Vwp/iujVutk4XnEa20BWjUwLtEQXUw04R1frh9cjebl
1++2mFkMlR+LpmrSTPcVsEWMKh8okWf92zKPcXiZfTO0Iu3ks6j9KiLu+I//Muwo3YL0gADigE8+
sbsHBfibONXdNJytyKIdGSD0+am/2IhReKOkFfSalG4jIFZ0P0sphsGMmWvTgmD+ixDZsgKgroJ+
/tidX1Kw3WKLKCG0czWPJtuK30rr7RmpJyb0wz34qXmmeGQN/LW+ZWQrNfkRxCmPBNdglEXoKIIz
s/XgcE2R8Dn1HlUnmTS3tSBB105DCTvRGCGmgVVvPSbpoSpJ4B4yQfv4Rd3Dp2AYDUwvGQlzVPPm
UrqSz54vxmFJ5+d4BdMvDEnhR2mQngBZ87Ygs3QpxAB1AjSVk5QERLlMvzP4snnAsluXN+1gWECK
VNIhWnPCqYalWQTNSl0OONpdglx3ZlMW5bjNGOi6W37wG6scEITY3m35TN9fZw6AWHOh9XU6LivV
q1CO1729DuwD+g9mLFvOTR+oIUvnI3v2GmQ1so0lLnzATd78BZVt1HjOAD2g0susf0SPc9HuQMw6
4chnWrcCOWmZx6pwHzhcY07vZqN5GmVVcJs96vjJvK2PHYco/CZG+8sSWyeJyzCFKcA0VGcV3w2q
1HKgGnLNGxv8qK24Y4nB1IGZlbO5igCfgAwSUxJjkMNcSH26SUcz9teCSYmWIya0jKUeviuFTSBs
aQgSGk2aNJlUyYA70mbKC2x22KA4oB0Az5RixvZEWKV55+Ro2JCBnRmuhu2mCiWc0hj0/UyWBkkJ
5wusfi0m6o+FNQyGSiFXZUALHLC2zL6upgis1qEVajpQmJMsgz5PpA6oQSzI9S0zGHWRrWKzLsW8
HWYhbkbpMpxhes4MRF9KAjakUph+UEEkmJ+0GY4rwmQx0JdFYpP+kojZLQSrXHDCJG+ldb+qxFi+
qS+YngB0mzUgQTStxkhqPcWh/+IOks7jjchZmx//P851T/dXnnxyW/gar6gzrMDw9hviSNy9+7vK
4cuWnyvOlT+yuCukU12YrRhlXMaV5uHGkCMNhFSVnQyslQKiaonGo+ul3tCFrwVimqat64jleYQ8
H7N5agz9qu4NrmuFjGKnnUDVG/tus+DGA5w2vJJXCYi/LYG3nrWt0Wz+zDRApSJs7BcUNpVkZSDp
g96YUkh0zV7yiCfjz3IzBGZye58QCGGFhOoc2PPjBFOsZuH75oZrwdFRQzjABz5yDL0z8ThU8TQZ
7YczPLmYXm/D+JQ0aAIrZFcthetbbfPWBzVn/cYv2adZQJbfSN+8M1eoh9WKEnQZ2M1zLIjwZiPG
x59C+nOkK0ucZ9ELa2KiWHv1a+t4jnMGA5DoD/Ll0d/5f0GnLdHSX+B7gUjt83GvNJezQB2Mkwcn
wMdRUHg1ustcPOcnP4kjnMA+SZJZEn7bh7O9CbZjtHaaZgLj86ImHFyKbwmA05C3NItQk4fW+dlt
IqqFMYVcKG9gHwXgCIRQzx3xTgT3WItC9MoNuAwyo8+nXvaDRLJP948+Y4FAxSpa7YFA6iS79xVo
gbZYW+tgeio6w4wo6B7SoL/603em4toRQxq1I2LBBFwsBdTQtlg/eFbGM95S95j0AibGffuLAA9M
YOSm2lxKWWUIzjA1SiLUi++o4/T/nCIDmT0EKAZxG1ossLPyxVRWcEBzjKvSTjnE+oqUwmsSjqra
AlP76u48Ib/rzv0If5oien4Z2D7K3JReauJlA7bAKH6FFYS13VEXdtGiLF+jrU19JeONOYRtiamS
MSCGtphztpZOra5aVW/vPzDuoBE7s9gnzROwRVj65jrX9N5BXFscvH4j+MRqMKS7LBNeBzROsdr9
O1DuTDhieA1W3+CxoykiUY2t3vW5BhyhTb+nZxA8Vfjg3D3st0kYwmAEOmW3bx6YkPIKdURWdCxJ
JSsGWFnDFmEuPmrP+YUayKYT3dfZLiz+2U8XHZDo2IwwC05G60rHfN1jAxSzwx4e3vFKYrR12siF
6ao5k0wp386N8iuSBT6KQsA7Wlr5sorQ+L7wbSrISK1xJ5l8HohSGktHpKjIibZ63ngzeEwSmzPA
uxWYYKWDg+G5QHhzXXQwwDGJgj1DajOzH7aXfOoAXSCnBetgdR0xj1pniG8GgC4K8lJIJ+q4yXyQ
lfYmiY/woht/7Q9PCV703cDLMsF2m8t2X9JaymaDQo4lVTunUHTb37xosgbzY5ymkWp5wVn7z54u
zU1rsEZdWqFexwASqyxWcfuw8zCjmdm0zURi2ZHgnMIUbWWFplI3HMM2WUHir6RK7OnKh+jNmqCV
R5ioIqSnzw7aoon0sfEavsKpBDKbaH70kPB6rj6YFRspfXr5B+C028qim8EcXYq+Y21Vtzf2t3T5
3n+zyPRct/R38g1UndBKFHiuc2f2XmCkcIpFYPXT3QaO0uBCDZIKPCQwbb008sKbTYt93643Ebys
UvaXdlb0wAgtTV3KtA2L3aE7gR3ONM1hKQdD//d1Eael0weVgM7Bxq5ZY0DGz6OyAdx+av2xyGmg
cJw92bYfS2aPoGToiP7R7B5aj0co3Ap/fSMRdnphjHYNYhkbeh/FwIwJIVyE3R0ovGnUoz60gKtF
C509wCIeidBAq9HGfiO3IlSREzVbRcsO4GSqY/f4pyrLdcDEHiDrnH7GxdLj8sT3GRmk9tgrxKC0
urIhljlntcCNG5GK+3PwAktUpwul8jAtxVPSeyY+VjFbef+sMg9kN1meD2UzAUPGO4BRNOxuYYxi
n+g07oGoJiprhueBqdNpXpP3LD45Rre5/vz4rQ4u5/tSJblmoHCBEC87CHFZKrj7T7nXIMqlGdKV
r4M5vpPa3+6YnUpYg/13oWE2WvrCN9K7dwdwjKk3F5lTsCcgvL4dPXz1AukbJezApp4hkDAvEqoM
37EIf/DqCLGHADOuYywTu60odlUr/K+xya0pQ7xdgRhipN5gff/NUoJDMxDLn8gkQXEPz0GE0vFx
v7VM/h1b0D0GAmu6t1m6MGJz1U8GRqFcb6NaONrL1r2w6dFjljWVijtwx+ZXD5KMSXdJWsI/e7sz
ECxGH7+0wvRInlJyYPZ8Zj7JWR0d72zePqdeBunjKLVf1H4Y+kxEI0L1w/CQ5vGv5Nk8UTQMv8p8
a4SA0H0mKrmDdBXrUv05MnmdJURVWERz4jviShrzX5ZYR+fQ7u44ocAOKrClc+0sN9Qkhntfns1+
W1OmSvvGxGYKo8ra2FLYtYhmThllOIvl3pljxvoz9Xx9MBuazCKSZT9AjC/7szOsJJogIaz0wUjR
O0SOl+PC4yKw92xtWp65gsmEUEExgMQ5/oRorF9ParLXBbD8X9wjhYzyXGFiMoRIYxrfW87qlp14
lgaQVFkLNleEO0QzVocXzrXaI7fqURE2TxR4RJRXbNyhZbvbjdTdJoQjwrvJl1SWKJ1ShKg5FnQy
ZEtI1l/dtabBjYh7A1MqD3kycP0ObfVXt/KlxH1sjycuAmTS4B0Bw0x8E3UszPsC3ZxylytQGxH4
KT0FwMUCyb453CsBsDcMWdrmMnpNbd/2kwyWSB28cog3vbxAoEnaV9u/QbxUqQ7gLwHaqZHpXkTh
xMluko8BZzGTBM5V68IVm/RkoemitxvWOqxgkVQEUWfF3X5wD1regCDCn59eTuANCtIFx5cNsbjc
ljGiVk0TfbhVNoOE4OzqFNSqLaHpfmgvOb0/qYgiScIH/+r4n/bbrc/vYb02sAjNDH/sk/nN765c
idh0TsZDCaAGeYinpozKaG2hFfb/q6/BFMgSi2rzWCBo8eADn1oU5eGnxSldzTtpEfrSWrvaM6TO
V/l2SXQj1e8uYCc5AW4uOff59OLT51xXPk2VLGebqdTqbKp+JWNerohvOsbKSzwRO+SoNJvL1Swz
xdTUkKUT3f4phvefGmQwCfjYjrOJNqg4g+m5WNFRcwOfBX8Q1cNdv1GJun9/dC19ShZjSDgk6GvA
qWMWNTSK1TB7NqvGFzdllQw1lGL5ftUe6/lHPiZBgqR12wPiXgnSO8wegjKBt9jk+re/cRYDnqxu
Q5LchdbRmh5JyMqd+hlWepwEZK2R4G7aLda1Nf4pOqayZEGzuT0U1a7vsYSyVdN5+du04KMXjxvb
ONcA7UHF3PT8mh11e3jNPnKLZT0OsvLGp6NlCyRdJxSFe7El64KJN7sND6av9iZlcfAHmJPWrIhj
LwW/yHFLkOTQAiwpi4eRg+LbccOy7OuDpIasgGzXxKH/k5Goc9t/AWNpadTGBpwtX5CYMQf/RgiO
zQ0/jiKaVxX5eVplS4K/UC3SHQSjgcKzIDukdHhPq9EpnQsSHsAkCSwBM844/EJm9BgtALNPE7f3
VrYscA9wsFwSW8YqJE7pu4myJigVItYtmVo241Ke/TVjpHgRqbeqoy+8Z+gHmkqPy6Ouww0Tjl3o
XsF/2tarSb5H8/m4KW+BulSqEPDSNEjo2EReHEW6L53PvHt2W9jjq4gN9gg3djY6q5+HGnG8YExL
n9jKGRlfdHecXzPVd8wjwKTAWVNm1xSKY15d5VwH5iBetKJbFeQa0J0TOqFRVMSBor0JEvmhSmXX
seFeq/QRX30q4OGqsjuOPNCtpMLgWXsIzu/1H/db9oh2PhHvTopaP6fqlTmsh2s71WDK748QrGRm
/Gr7Zx0KN9lYyenNF73xENP2F5bSaRD8PEyViVEiWOZStBElM7aWVYlSzKFj5iYvADLKGCuKN492
N/40i/ul907ttrQmjWJx85/9uB33OnZyKnRReZF+ZCE6TbFC+7h/+T0eAUHjpdxHTKWxS4C0VkYF
YL20Khkoq/CMauKC781urGUWbPWhYbuUUckVmj9t5gMCLmdYFtCDgyipU8R2NF5MvQPbh1eWoOTK
5H8RImcBqY1CzT3xTsLldZeqLs2VkAO+fAUp6fNf/ccbSuUSAK0wr+Xok8ycRW8Dv7ySs8fIrhnZ
XFYkEjwEF1SSrLCupPNwsye+cJpKZAXE4Vc4nM8lwHtLX/1GXDm09kCXKcsS5lNC31gK2dXay7Q5
CFmFQ7tBbOVKyY2WxLg+rZOXMtgujzZIY7XO/5EXw1FPJqH0Vu8ei1TibZEz1zYrES/SuleC+lK3
vb9La6soLl2yQ352cx9N9QBnAXXMwWV8aUAnSUZ6LJUnY/A69+p2xtXfO4uAUAmQ7iyhhciqSZwl
D362+24P2lQxR/qpFYfJK+cQ9MxI8MBiYvwVEkXYIoh1gLN3bUAusxmMcaMcBcOuSDNmV7uxkaQB
nl6cv8521/ferHa3Ykh1pSr/RQcvFwvIhu/41nUTDlZbT8aNLZWXkZ0Erd20LU6cLLQSLCQ8zGs1
uPnF2hVlg09Twhs/QvL/i4BJWsC3DsPKAK6kkI0LkQ/88WGL+sFdn1sacf7PpNzoqf7c5i8qzjOB
DGsd47nmKdsKzvYg7+mKidKxSP2diztumLBLn3hkoN1VSzKeeCGXeiWq2vHmYeKL3hBrZaiOLVh8
fb/kNZRms5h7XVJj9bhJc17/MF8vQ9ejsq7SRpUoQx3l9O488O8vX4DFKIFAZ+ZbHei6PCyXwdxm
IHdwMjZXuZoKuTlQUNUpo3O1qKVoMA2J/PwlF9pRMpp3ADDAloqdUjL/i1F6wcDjMPnsV5toqapM
iaJhoTCD5FnIBh2doGz3jkYtogxa8StzUudH1ZveVIgZy4vs1WcwvucBNn+xzP/yXDvnrbFtrBmW
9E2nFfaUueuJ0n7nHGDHN5GUaEW6DPN0bPm494/mq201anSC/K0bGbMMxcDaZ8tSMLIxmKjUGeOM
MeuxHomwf09SYIM4octLUN5ByHBkDDZ4cNfuzyo4W/8xMCbW38Oc+Ue0exfB+EEH5KAGa7LXICTL
0p4+EJ76tL5C5R9jbAsxJ+sIYP2JqXZ6hQz5tTAyPCpvF2BqmBH39iS9nf2D+xrrScr2ztO+1VEx
i2ibveFBwt7TbirJ3dSrnBXaUv+0pE3OCEB+UCpC+JzOYjxZOUkl4E2tJd9+CI26F5VR4kU6RStj
lO8Xsxn2bgUnmRiuCrExSBr1Jd9yClkd0irYbVeKjpGsdNKojh/L9/mdiwnGcgf6m9wG2v5b/b7t
h2U2Bte/d4WQtGaBHPwy+tWvTGzi1kF/D1lEGSHEqClQtXZs0Mi7tGkbvD58AnEvJu0rzzXZQY6D
rpJuYSBND/dNp9nepaFZCUUziQmix0otZa98edoOOmo3FFKXhS7qOnCrL7/8328SZHV8nHoIVqYs
O8PLXKu2Mg/nWPHdhH3qBbk0gTMcWLzyK210FxNvZpFaZ/yc2jErQsnRlHpkYQbDgXItraIMB9yJ
zxT/Ffv0Ne/cbu51//qhDggqKezCtQNKCC7+JcK4lbBgvQjOF0lQ1DpaeUZd+SFfyOntPbMWH+DU
+MK0pISFdnFbhi4+GmyK7KJ652EQO8Ig6j7kN8Dg8Pdfubhxi+R3yPpiaHCLpG6G47Jd4oRoEZDs
oaxg9fXReFjSGX5TMmKH3+3H/dhRgTC2/0zEHlVrT4wT3kaXys6HfQJaH0j5juH81Gp9B71F9fhw
zeaPA1pHk8D9VzDIJYUyLHfCqQ9DG3fd7zNUm5W8ebO+s5eTOIiucoPdFTRQiqYel3vFz0OYR9eA
xxZM1fVneUZS4NwZEP+NvbTcJ4Ovs2utpZsAn01uO11RlQhEOuGNaMq5aVOSVoTMYOYdPx0B3Pb5
wgKtc+R477S+6G+KMz55/cnN45AoMpDB/IC3VXOAujDOY+Ge+JILZTNdd2ezIQfjwN4AnCvbnR4D
MLs7EgViA+8Q8TpNtLxShsjmJo1LjZ0E0Nn72BjKbuizwn0DFDnV/cfsk31WBsjm70Sg412SMvgF
7Nn1ilfnATVqNPbyymss0BpO6vcuYm7CaNKakaoh/T125B22fxOVUd33Ads7TNwr/vR5gL85rnFz
DFw/9V1JRKb6YVx/WzPVXry5GHRqEO9HMcWrK72JRkkPpCSQOpgLnbfdN21eipwOQmZCGPDv+wn2
L/HGEOrKNoPS9ngW6jrYSlTlw0q0jFlv+09chH0mBvpHZTKFv4d0MeEj79KO7AZtlxv4fP48mr5k
+ApR/FMfOxQ1pjC/9YzK1Fh3sEkXRnruassnr09ZRT/9UgSMbWiyTzouOQRfJDSiFM9R3YsATTZm
CvtHpw16s0NacyW+1DdgmJ3mYmzppKk7lLmTe1x3J/5Q0yS2HIk6KpePzLBTyLaTZy02hjZ1SIlk
efFZGSnIUwxifAOdFrmFSQIuXnkDnPg6/Odc0WRNem/Yy2GIR7k6D5SA44mbt5TCaPI6Sn1hgJjS
WlGhl6Ywb6PICC5XeJVyQ6UaaicwpUM9mSNTSsyttuszCOXVdS+dzLt8tCY9MqyknU7xY30cPKJ6
dOFW+R/sXfB6+sFpWYyqvOAbbQq4JkGtPhvAziLw1FTbQ10fsQ1ZB7oHO9Ijf0jkJJUUhG3/2XrT
rvHiTnktkWj/p1ITAaoHn3rzIgZnRd0wHlMQGnyUTXI+mcyqwUgqi9zPbnTMbtWq8J4qr7bgJDVA
Nw/wBnxiW3LVUyngvXIParu+ZOspI4z+9xkXtU8WmvCNCl8O+R7ryKc/jQ+mvC8VEx/7liwLptmJ
Isgt8Sn8iayU1VRDVmSa8LjOqmcVZ/mFgWUGpMl1aVrO1T+CMPz/sryVva9GLaUNlfyVRDzY1c3d
PZPtrY+qoJT5AeVzlN993ROlBndH/6dCvbz9RSibJweuOXF9F3LIQpzN/NEBjwTwe53ginhXn21/
GwPTCiHodbqRKKrD/xySHslKvP5KjyknvWkpnlcPcNbm6tgz6hkEwTvD47LKeY8s9Ik8phhiOEWh
Vpmafdjv38zfO8pSWI3Af3cZuB3U4T2b/7UXhvGhsr8SV5KY5qlWbTURc9qHjcMJqyIts3lkyMJB
Q41nt7habKBV9XQh4x1inZlLfrhTDkhLlzlkfMmmccb8msLAlGRlpson+zDD3IAw/e0AbeIIeUOg
fW7/izt/eFYETSTTY+2QF1H9/GPvTOTozy9oY7sa2xuuvfIm2ibi1QIHn38ws9lc8yFog17S45js
6HYarc0tUHkvn2z3tYJQPtqtvtgGfM14R6iDJrlwJTbwAMjsKFDrAx+zysBY2FY577j5AZ5wvtxK
lj6wEhcQonHUi0ohl5XcwSd4yU0eXyWf8Lg0JUcPEYjRDFF51i8lxCpAq/gnhIuA2kEYhYKwI67k
NO3ovOirYbT0tnW0dyB28NBCpJI1gg0d9EzIwuO2jcGdZMGIPisk07VhmAgdKzbSgX3utphlJBqu
P1gDEd95YdkMdS8mXdNPVw0INoO4AxuWMqMoqQDTF224vtD+EY2zONHhKV/KGEToybhJujPOBueo
DmPOkhSsx8uSWqXj1f1PmtXkTwfPifDdr6ZhypNaTtG3l/BDnj3ZTBe4a4M77mv5sFpwcpNhn1/t
DpIOUGLH6J1aOV5PZHqe29V1yX7scNLdkqrlQOP9wYqXMIZ1WEvJAfSmSAx0KrtllBA/Af7xdDG4
jjeiBJwr0MLaDa+NnEx+7OvbXwpueNi4XUBc/dpjg2gPN/3szgT1FR702xM8mAF6LG2TtaMLs3q1
DVPQZ5/K4Bj3CTkmtA3978eHkQozMs6zN3mlM7cXQxyy26421CiHLNgjLRTfb/jSlehADabLTWaV
Pt1iZrkFyff4rHif8yX3shOom5vhC6YcSS2MoPQOvP4Ch8+LM6sp4vDyTF9RdHoQKJKTzCdx57iM
U7WlH81wJG3ArqAmfnrcGCrz4UcxUiieq96HeZNEqgDsr86LF3t4G/51XMqPUpQRBBK9Fr2A5zor
SDqc3krnKzJ4+u+ca5MQ3VZWi4Ba8lXAAcEGaGMPsKoOn49FIof5aZQ005/ymY1GoJhOgGNDMFce
hHT6lXungA61xinLvA58l5CGQnvoKifmBlI4mtre7PQMCzKYXerllfrFIO5acOLO+hLhQucVBey2
Q+82hFPGRLV5ft1IJ1+9yP3Y1uNQnnbMHvCUGnZQyKC/+nZ8QwsTx/nYuLbumBMl8WYZ1MtLeZks
5n5/BUih0BrhkY97x4of9GbezTuLZNEkkbJ1tkjTYmPy5dAEjqo6wkoNa6hG7k7apWzDgH4j9DWW
SD7UcvHFqt0Mf4yFfYpNj8CkemoBBVGYv1nBPUOLpzffNQknwIviDaMQPTJQLlmQEdVnVT0aSBRS
IhG1fpDNnNQLB7/DX18FqsDR5eD846z14K/WXJFumsyw5Xcuyys1PKRRZ6VPZjq4T+k1H7oenqwr
BdPYy8wizcQmXJ+QNH3Nn/ZgZdagy1pWFR/cLEE4zE6vZZPgRo+I6j/Y3BY5qFEmPUM9+VnebLz0
AUUhegFOKWDmToFCSh43eASNfl1+jB+CglifHy7OiIlq/K0KcPlIvVVwsSU6EpLk29Ij4NobepiI
+//pWg37gWdt/Idm3E5Gq+NaOR1djmLZs14lmVybSem9bGDWzf0DTeAuG+GbkcTGJtSUNiUJ0pq5
oiAikEnuoIpp8yhIzfbVkG3j78aLqvcJE7f4fK803UsoTXT03FOgGUgK5MpK61H88SV+L3meMnXx
sztp4LdWWahNCMRYkDd6SEbWY0g3MFIUdhsFCkeKwRP2c2YLW2I0FP06aw8MjMgi1jEYm/C0oe6K
fcu90904ucGkPJNAYmuykPBsiMfJOA34Vt1DvpaoXmiIiBx7qWCd9eTGlhVze7JjEVGdKoYd+iZE
wJFkCmXzq8l+CcUi8rd5UP0F48dQrM+frKFHv4k2SOaQ6aEFZukPj8le8rmeICeTZ9X8Odl/CovC
R34x3iRRf/8F8nW0luZ1KknxQuP3CUKETce/Ubkh+vBDOSw0q3qzdBM35iVYZJMD1I4LL+Jp+9ZY
lQyHOLy6iTyZjz/lKEINgpqWku3XpK3gq/+GgQ33aS1AFfiZBljFCjq1m/GAX23Hk9r4ZkO4B28I
pvUWhUWf2iNZnMvD6w+vMtXUPT0KticxnEPb2Gi9+3R0WVVRJu7CHlZJU706HYgDKX16FsG+3Ejd
szdO0SNa8aToXo9f1EjFPArypH0b0a08dBlSgLLHz3z3s9zomaXyZUeeG0X20vTkXM9Mclr79T/Z
QPXzmwkTNMVo0l5U+RNVSGaUtAcsEr5tIl7QZ67foxxXmdIo8TI+BHQNeX8BupOkV0AiYMfN7+Ij
jFw9qD9q+0g84qLrzIcGBN0nHa6UuzqYVgcqXFjFAgDIfyVJ45+igU3Ity1ArqYTsNgnRUB4/BOL
ViqT9ElKW8NnXM9TX0VYntj99V1YvTBNYMob/f7W/OYcl2D6hBot3Ht4jt46vLtNgz+kS9WvOhBw
S6QPpwb+qcp7CnhdTpjJzJSECDJT20eavHB1qQ/t1dZj/a+CPzk9nLsgyTD8K1I3k1VB8tOEzJ5E
KTSY41HMvXNvvvt7T1JvcUyphmfk9FT8sVVsJlYujWKudeM5oA6bjinTKF8D5V3mj7pdv91hy2NH
Mzn+LStPPZWXjx4dF9482OlK8m1rgEHYs/sOSlbm+ZT/dYFax4QH5n6D7cLh8j5lmKvBNoRG52SV
3Nm37uq3iu99HkhDJjvCcOr2eUeREPX/yOIZvJa7ZAG9gI9VMLXIzxmyIYt2CRGWtpV3k3hzAGqI
GV9KQYvhLFnUH3+3JNQ6pq0rh77EGYnHcu/Yw9q2XrTD1QPcV36mV6zE0CJECYXdIVW4Xz1Jg9nR
F9f9Wltxh/ehF3mXZT+cQUgLOAajaRfjOVNLe7uI3VzfvPycvZAp8VUUxNCPNWDu8OJFzKLnekND
AtEk8RSOsziXbkys8EbNTjk91t4Pph6WDU41vanWT+67Tt2dLXUgt2r8OY/HC0s9x3JnPnRWdyxK
q19JmjQYi80mi8sxZ47UUzUdvMJzFd+AwzgXmPOd51hOb+OoQhx6tdhKQc76VTqv7MmIPNoqRBTi
WYYV/MZ70Wajuuf3ANU7rkT/ZpcFFN2gkd37Bu7MGjWXhJ4i4ms4OF7NrkFj0uyigpGipmjYTwnr
G+4J5w8Bt3kja6mQoeDDDwkQXcSQAPoPPjBsT6PQHCnl6OpCXTl+KxGU3a3u1qoa15JM5Hc/oWfc
NXGkmQLJbEUlkdLi0af1WTeejXVxNI0B30iHtttDMGJEMRsg8exbFIxCitjvbVWQPpdtpyD5j4PE
04NeaQn5ofIY7GYS+HyTdP0wBIqVCttjsYBE8n1WRX3Ubv7OT3xnrbzBNkqcQY9iW/UHjLnWcDnE
mI+58K6CKANdeGRSrPjLhH6f3jXdjEJbKKEXGD8nVIpFRhf3AUYoiTM+Ksd+XRSr4TiUb7x6oUqa
nqds3G/SBp1IhVkf0waCQ9VqTvbhMhk1SZX9VpLAK5cZjgNNePC3vSnnLvUXAxKU4hYtbBSaGSZ4
3+umhqvg/I2FWeKIl0r+tDJF4zN9e0c7v4q3LhtEw8YmmxbGuUTG81ElX0pqPuDKsbrn2KbPpJE9
GImA2TosXh29jI4WVSmH88dn5SZHMNLCf6MwIiX55lphqfQIbQaXB2cI8L3h8Xx0ft1SWPeYr+B6
pNvuOfb20G/xg1+T6YGgQNm1OqAPpOm7CJuPVMAVWQ3xhOPA9tankyieI6+Af791wuZhNW+rPBtk
1wbZyUglrYUZk2OYFw/GIkwaOvrcyfhAa2/J0nSFPScgsWJnOwcsIo6gYwTqVZ9MiYnksnJ3Q1Bl
3wl9v5LnN/rTIT0fh+Ih8aErSjeaRb/hzXebYPlFSTg/7knTOXEKLLmEclipDiiHitHY7UzkJh9v
QKZJN/OItQO9kZpAWTyAQZGZ4okHKuun6WyI0pLZGra+vef8o1a7IeLmnjOZX3hDmGwxIRjCNCM4
zlkNXlYznrlghswhQKLC+pR3ITy6FC8konePSFXPeuNx8IP72sWa3hVJiZlW4sXQtx/Tk1y84Hvm
hGAUsgFwqiRqdJ04B3huTtfFXrKDWnC4O1yd5UfxIyJ/7GX4CoRTSbVU0RhzPVbKLLxLjCTG7SnO
bcLyzxuM70H9Gz5yAAEJ7br6x60gpz4D8SLA0GZd1zs+MJefnlJsA0osXehjqusY9ttjLh82WdRB
KxS+8sIcO2/V7Xd+xCvmBVtMri7UZl/vCeHXaAtBmS8Tg6FRqxi+mKesPK1RM/wM3tx7yxwoENAh
xeKOlqcIrYhPNFIJUcOA998JKTJxP9RWbJ2oFO1jGyXKGmWTVjv5JoyxS3uK50Vz2pX9dvECaDRk
1XMlQ9C5EAgChmLXecSs86AJrfe5a73GFqeZE0m/jPHtPs95zqHLE/XW6dhQN2IaVl/FseNqg49V
M95Q2OSMOPU9uF930hvw2Fiu/lzzgZ+vgn23uQ9tKAY8I/CYKE24tejKBa/evgvLbexjoHEnfD4q
ZiS7D10Q5ZkQTxhqpHErkoXK2hq7B9dJ+p1X+PR7XOGjttDHyA54+Q2Prc3adRJboI/fryGdUtQX
2VG1aTgjdsZF4oQxclSbO2K0hK2SvQ1f7NfAJIViuZktAaP4gm0SaMthInJejhtQuX0xPZ5OKBLY
osDh+Bdy9iNMjX0MjYnh1V7+NRWd5EgmznBNXSOv5DjwGYuxiUEOn06J0wajboDRcf+ty7El1b1k
8ixGTNGX1Yej30CPFhdLs6qdtnMIustzw7wBveHPvUjXQVuYQCrEqcocQkaeSN8kfKyVk8zaJDFh
dZXUATUmZgZ2r0ViWaDyPThTG6wvLE1I9ITBss40TroM+bm7cnl8m5SzkAEBMt215mZh0p5pB9NA
wJBNvpaMlL35DcqS/P7BWmnPnp5IrQAED60wIKRz8gzRRnvfW2BpScC93SHR2npM7fYnOejj+mz5
+hG6C/LcSj81vxr+oLCLBJonkhVwFtXv4As+eHMnGI33dwqAqTjSE6h/LigxvlTtNWwRNysNpRDG
4Jm3hbK6yZpj/bffc9IZTZM8QAVXSHPcoVvNkiCX8tzvvqizJS+lzoD8wDO7mnbU+Kiqg08efsOZ
+oAVeOMewyGWV2dyZP/6cYk8IDT6F+9/54vMcdC3Uh2W3yAyuhEWn51HQfcGZoZT8AgLZTnmVMYN
u4ipNCK7VLehmWklO7RRCEdaOlyKgyd2rwhi0DEXyRlWVpasEVTjhxRWRmRablaEdl65Kd3gPJUn
XRYYOiGatTCVoGMerUVuMb688qK5EeUpEoYRVIFkpX1awVmmKOyvpuGlfyZVt12HQekxmuoikBuk
gsxEyrMzd1K7w2jHaPut8/+CPamNt9Y15QIzbVSrTCMbMqzZzIS3fAZwfTm3yazgX0vKKikshhkO
TvWuTFu7llGAJenAzcR8EUKAVxr7pPVwGAaMRh4zLXbHlGT7vucO+phBLPO773O07YQkwRtq6c+P
1s4Ti5mtKaEYcRQI7BzXYpRmT8Lg8eBw+q0CZWLx1EWpdRThUOypfZpo/Hv7NC++JxhNj9faGiBB
SIl680n6AxcW3HH/NI/BeJuMacHIcoXdgKtPDpWuQ0IGenf8MTlqLTtnf0+yVM4sYy3lGQEY8xDs
J++2GdBuNMK8M+1tEkQjXCQodcN9W8km1kaR8gcSfFiOLQjCkUcSwW/sjzaK/LCBtbPhScMGHtYD
YG/Ws360R3FrJuc3tYSardLzfb3+88vxwyBlC9Q4Oj6GuNNduLtVUSPGxQzur2aKF0uF0r0uUKlu
Cbnud6/MiBGPGDmzRDRIfEoqkHuT8v6a11HEO27KoK2XPV4rrzy++i2yDt8noVbnroaWtT2c8w9m
lFAeiKpnPYg/inAGHYxT1wPb149fHQAb2h8saGWYaC0XK0Jd53O6Kwrw8NtC09hi/pDUbXVDrwoz
1eDwJ/i919CE/ZRqgMyRFqEnc6UjWF8AFjmgwMnCenJyIzRARvkU749dwwN10wjqrg9Sq17IX2LK
xhPjUwKl4aFL/f4KkXHGVX1avnRm0fuqdRaix99Pr0zMezYu1lJZFE+RcuHCT+Ov90Y5diPTVB56
2xnPmiOnIQtBfje6OFJSEKyZvle96Td9aFBF7BuzPP926Ng0ZJAEqA3RIdKfnh7dXwfdisihfzON
4PjvF+SN/HG+R2D6daOasTep86+eeb+JauTp6NMBJgT8vtjJX0P4gPsMEWPT27niu74DvlOYfI6f
O2iJezcL/3PN8kKV2wpTUAbv+ujDsOHwZt8baXNtStJTfmCqEN0blJMyzPWZx6YBzaWxeiGNdVt5
OYloSmKYaoXBMQR4H74MjFw0YcLrtjfFONukUiw7ENRKvMwxSJu0e48GmJAfQmHexJ3rtYtbPzZh
3ZlI8eD9fHun/Xa7Dnrf6Hqt24g0HuXO4bf35T9TocoRR9uZB8mBn1LvmGMHQ3nAw7+khODZQWd4
4IqHKiJbucIxJ9vIscdmMsY1aEP/g2+0CDSpM5/deeg0KIAPFYbNcJUzNPZ5x6Hg6ZgCKFkiCseH
xn0bz41Y5Fw8LSTbVRPqguUVQ1XnZDRRvtWG+SWY5fFZrgHobiJ2TfHPGyCx6/YWzq8ErAiJZM8t
QWQjZ9qh3eIYjUByeb6GSE72a7/32rczgAwPQlHmLEcgWMSQrDVs+WDK4/OePPA3eAP6VQvteWgE
pnj0lNzcwT53ntEo+6PtqxccRUn0tI6XgKYlny8jy0i1jGI7F+nqzaBakwXRXZ4AHHTQDCCvhHML
oqf/pZ3qHNtn4kArKzE6yDVLfeAwxvwr1ydFfpRrW21xpOXCf0DCXMpk2zVJX7uR8FYz6reFGi7r
rjc1UglPAjV3rp773/PF9GqpCz4nzis6OI+2lRu6u8+fXzccW86BckjvCPl6Cv5C4dPSlrXIHnoN
5rs0ZDIkOAJ9DAcYbs7Bh2c8375NxlsQ53O22oW7vUdzkuSlNA0e//MUC39INCl0WSf4/fQPnvIy
TUpzhfTRLo/38jEC+NecUpZSAd4LN73w2y50RBV4dmRUIAJK5lNGQHN9AGChq7bbBDWvaNDFI1gH
/YTyGij5NrbNu5ZNskYV4qNhMY9FCvIqsxnALJxdPDiL01E82ZFj63irWiW2YJS+TYMs31ZvyA4d
J9trWe61GcVdKF28Mk5xmpMtFPBABfrFdsH0cxvdvyLLbh14iWXFVV5RZK7ByC7NcLzCOqVSQsGd
zVKNf0ES8yMN+mFpLIY2yoU2kWE2A200dUHbXY1y2fNswYEQtvbY9GeVQTfftN8mleCFUtvrH9pF
ut7zlk8eTg3vA9ru4ieGZYa0LNN5mKvGcz6YWC361h+Cp6ETsxsioPcJXQyv7jf+/b7YmTWjPzjm
t9hDGVGLlsY9FadRjKlkDXyATpsX/WmtVU6N0WADnFCucWCbnczVC0BuEaDtx6dL+xdHqmBHgcJm
AJ46xzzSoQtOS9irpbOfvYDg+LnVGlSOdCMUhAwH8IrvhvXyxqy8tS+opDDBVBCAtgrfkI9upzcM
Vd86DUp63l6EmQEUV00p+gM7ADaXhs7i9OQ1wGtTFs8MttXyJ5Q80QOusFOBR1peAnooK3dw99mw
yYIvAilLVPBKuVSRSQrvzFRn49dn9hnDYLCPfgNOsQp5Qf7U0oxvqdDN75+z8ZJkFLR4KWrd+CGr
Ph+Wqkpa9HFbohPJGEToB4TlsiYueovUMvLUwRjAkzVAxk5QP31E5iIyUyDbnBsoawFOlL/olCru
jaIV4ONpDFuckE13wbWdTlI19Q5tBIRrHeHp1Krt163D5I58kKhNqe2QEvpxc0PjgT6o4/A02WzD
ImHbPN8uKoo1RBTSAD93OrMzVliB2sbBdluaESlMZg+92tvRUEZVpKowD6kD271M7sgNtYZrt52U
K192dgaVU6tc8ed+DLtgqBhwrF/ToP1mqzRp7soL3PCBbfqTZOHuo6NWj8mcuPp1uQWUT/ps4WLS
o6ElqiAqmlkEJgD7wPzzLonlNrZ1ZnSOffzQJDAycBjBe7QWJHhC6Ad566RgIbfXBejop9yXA8CS
a5B1kheW/QF/Il7LxVIrQHS1l/Rd46GTFNI8qaxH2bp6gLsaDnq4KdxnQlwB2xvzu366SGbYxYhk
kYx41RZX4slOxXdBKYwPvlrDlJ/ziaWfx1ECkSTZGpMnQOt2LxSa03zH31PJi3YdHBjZ8dQ2DtgF
DLcwgfK/zz9uoOD74jO/AMFARhEMKQKSXeu3+GdIXYfff6EBty5v/gYfYXnoYXdi/fOD8lem5Q8d
7eRSoFYZOApmGST40cR0G2XRLZlPsnUC7A7suGt6PyzWc9h97lSB6Mx8c2K02DL+SNcj/chXwFGQ
KDtMvnYEtZJ92fz1kVK8EvVwCtu16hi9GVv4b/7y3gdwpsSsLnjwQsFWQ2kj2e/zdms65GXuUuXa
DpqyibU0Jo6kPzHe9LxrRPQZGApOn4vAR2oYrhFwt8S40xnwWoQTu44LIDtU+BervH+vGkSwt0hs
uCmvphAURG4ujIbhvPCz8AAImk3MqNLcsXWsgk5JT0zVVTL9/FTnvnQ32cMi5kY8AHPm3J+ayEoS
GepIyaICTyKlYrbKxx6gLgYeMUZC/wmXwfbvEFsccLXcAJ1VOS1ZXQjC59He6301GHfb6CQsVei3
YoPLKRBCMcSNxD0gScuHDnBoWzqqsClqu2mDjEyEyw1WnhcIwbL7n7zbp7vqUCGSWJ6avrjF1LWD
IZlbpNzyObb1ZRBgNRpK8XCqdaY5CG/dVGYpC9fCwGjTMVRdwt0qg/4VtUrm3vTFcqBXfpm2Xv+E
mTCVJhdfnGZIxgd0kkPNqVYuEw88VtCAQox3TMe3fApRbUxcGlNMq+S6qpmBzMhcnKYbisb1KXWL
zL67gsgcS/x8dOwP9wgLbo/MU2XxnNJ+xxArE/2vWaMo2hnh/KJ1biLH/dzqGtC7sKeg6QK9EqhH
e74iPIDy2SzJYfT9YQPdCK//VOrxHnf5VG4NCcoXhzPxmzSiOyHi3PX4BXcFa59p+Flkpz1GYfsQ
b1ofONvWSVOIvd/jjQFOtoLBv11fDEk7sparsKgVBwrbvn3M0szMHywNfLz0JyES8sGheMmdj19i
CJJpYr0LS38YEJ/aXDTz/5/U6yWPncdy5pPXUUMkDFEx34ov7i5m/YqN1FL9s8BQg6sSJM0P6a1k
DRzv09mXRGUR0LQYwQ9Hb1qyRaK741WQIZ6men7S8KWzWIjwMnLy9FxSiE6wBfdFpKyYiKIIpR6O
Yi4wGPZUxEqh3hiBWScOp91FqXMjitzp02VROjh6bhiOI/2kDzCi0RBUYSLVlm8sPCE/oG+3HfAa
BpPjCiedmIWMVevkFOQUZIcfdkWEbg1bXzWd/0zc/y4mekyg0F2lSWecS1H1KMEGueaYVSwB3vzb
qgcbLLsUeAS3B+I2wTobgr5aepX3Sb4Z/cm/J5CGGgDzc2ilE5/EH+87x9Jpag6Eo1eLyjY5RuYw
6nkrfrcetP+wKIuiTrNwBd9CuY22MySsf9qR6OoGIGXIqml3JKkTknuHcmmM+gPRgO4FmH1qN0K6
fksLxkdo9mvZzdVZEHtzNqLqfbEe1cATjpNTwCCYK45ueQtp9Vls416aNog9LRagyVHGSfntsZUa
e+vVOiE96cCe+Qs5BbuV+A5v5fahpeAngyacWIJ5sKJN1UojOvIkbKFZmq2XEs7bsZhU4wDQcdFC
LcIJgeHWHEv8TYVYt/9r3uH8J9mPdsNpAsMbwYmJz00f8pcI27U4KcFQdAMAzKRlnyjZUdFbO7TX
KAomd22uMkHt+18Sv+xPYMYH/fJN3mU9tl5ak/UEvPFnO7aCjOEouFll1gQ4jWkJSwQiK4yuzicW
y6jG/yqNPc6k0CM94YHuvBecrpeJurTX9qpw5A4AmhTZ3/oTbvkqTfkHO8nlFiQ1D+k72eXvEVow
oC4JjO3qTjanySqqHtZ0dqWiyHbhVKc2NrXWGWpxdqs7wIzitqIMOErbeoTWmXOnjWngE4IRau0a
zNxh8k9JUH2jhvhX9aR2zSnoj7uCmANu0l7Y5TcqauS7Hpjm05mBG/tRzQR1NjhKKd53lijkQLSY
GHMBVbmfajiAtFldMQYsuJybmoQSLPc/OEC6sKfz/8xllKJG3/z4vQCwUrKSblNAcJdo6WYXhHF5
hiI+TBXHfensBg44ORGyhBP23SRZxl0/pTskbamTszrHhdszG+cZeBgSmdShZHdkZCoHcLU0uUIC
W7XqjR0d2t0oloRtSTAz31Bg2lM76Mc+SJb/t0159G6MQuxPpEZulraYekASpCEpGGaQ69PELpFT
MkOvoUelV8hNxJ3BZVIVtjjNHWXzmh9lZqDoS/nHrJM7F8kL8RBhz2OifRkLoEsbo7bz9laSCmdC
rJysl4HacA6SJRuSnzCOhCZoVGSY2TvZqQ8pySUMPuF4FDjlR0FXDTWmHPDp8faPI3GYXsprGK3O
wRy5LGbbJx7iT/9430O6WffWqT/G2C9eV9yDNTRpes7vDjNprh0CVBJEmrfJ/2dHMpIaJC3aZ7QV
Zn+KAkYo1GQWIBE8EhSv0/uR7fuxojZtm6aJaUHUCNAgoV/sCkzQn9EnFsBN8sY+1kojXC7UtHKv
zJSFgx3mvylPYOZCg37Ye+2TuXClCkTlIUpgxRE7A365vGpiT5etANQMUSxAiEyLsE7hN/723GG3
agMSO6wfibzd0rDJjf6N/PGRo0QXsw6w3dtcSHohDzqERholsPNnPzT4tP2zvxQB2pHERkfoMD8M
dZ9k5omGt5QMRV3SDrKjf4i7qhPwNznz4BlVbEsJjy/+QNkX+vq9JX5kG0WfWS4NYvtwatXzqFmb
P4TystYHaSsqztIIJxlywF6Zj76cmgBC3juLoGt/iHnW2QigMdqf2Jvrf12RvXVvpGLyUs0UzPzJ
xUJDpUddrOh/VW9ZDZWu+tPT5lqQFEA6W6J2qZkZyg0dMD+HLkeRML3xtG9FKgImUiqxtXO0KU6S
RdoJuczHrTXn1839OhkPYIDlkPOru4YsVi/mIL4iGasa6FkP2hOb4GrQvrjGLtKncJrjUtogpv5c
4mko3B2ASPMSSiJ38fxxsoWW3Wgix+F0/mxeI5cvRKc7nxDI/BKdgnqlIEM2heyQHUi4JrBJQb79
TvOJA5fnFOuv/FO3Cu0bYMo05uYT10eV2hEPf05QQNBRhPOT/YQ2DBP2JQeh0mDb0fDbxrvxbCaj
qdWnIsGn4tIj99rpk5f3wB0QNR7f1zU45Iyjbv9MGu75RIrojufFkbHbjy+1NpCgI9aHSiswOH2r
vXPOcj2JO7aAXyaD1ZR9DejOi/eLORYyOytm3j/u1BX+gyj30lOUotWndG3i1eJe+nzNfzA5Daxx
krMgLLXFkAdYMkqbmE5dxAZ4H1iS67hVs9AypQROMeJDzBVfHOu8afI8H1p+Q6OlrVpX5N44hSxX
N+a7zpIw2XhMEDpa8/eJUCr92gQh/qEwDhizlqGLAV4bj/hExIEFapkbNN9mvyvjCFGH3YnEdFC4
vbnF/HqzKWswHCvAAjzE618YcDWhKSgzu8V8p5f/sKQLNI8L7aUtHiMU5+DQQZRf2vNhLmldHA1H
C0wjuKZC4Y26aG3otmM5LWBQpXTo37tcnE2VDfLk8PicEjiGJ5cNvnOXl1a2wz48cMiMJAIFSqEi
SdWOMu/uCCBVG/5n1J2pH5i6WdYD3y26BREkhK36hdcYC4G+d8PUN3ByT6e6r2rNjx7CZoF/UXKP
8Dgx6RGhkhFFNRGFMvDm4FQxRTNdabIDkRENz7uQZ0mRfPyUiwlLOg7nGgAkr9yY/L5Yi2Adkfle
5FHe9y6Caf36qwyIx3rcgi/6wjACEuandp7zB2g9jEZFPV9R06KWizFpmbjTJZ2pFiENBGp/3lJZ
0pkVcK4aM9aNosYoCr/5TL1bbIHsZBQoTAGVAuqSF88it4TyVWe2fgtGlKtAiwwLLpSD+6wvhBMX
YIidxVB3hnv3hNWPIHnULDcDlqyuVvm48yUB7rDMvcNtlIKtD97uolocdqB8gZBWiAJNYZSGPPKT
weDLjTy7IniTDb97LX6Vwnx8kUTd4lX/TbeHVMSGeU1LE1SyfiQldRyvcu3rmL7HMuGgzGiMXsjZ
oXKlEuj8ib+zYCj/1u8pyeqmluU2Ieouj7G44yN25uVb9sHp39FU+l6UrUMK3fFn/tndK2BTMYVM
jFkTAehsTiuOeqszVD52mopYG56RHf4q1VVIF5eyL5cLfYPXfkJm9/h+ONH3arvgqidQsnvXZ+Sm
VmLatOQ6B9gIBYStECqpe22pnkI1NU2bGjohC4O7ZWG1rcNFzQPyzcuZ0E/5MmekOz2DoF/2OMlo
v2O5E7bPeNNOpvARUBNjOcf8S07ZbFmKgPYiX1uL8oSulIxfZr7ivPwmf3pUIaehdqti3WgYSe4z
5AxRbrjYdJ1rrwLJh6aPO+NnH92QDTlS89UJ7eRfSoa8a3AssjQgvkQwdxPfmQDCKV9PEwHl7X7j
tYpiHyZcATh0gq8JVF/Sk3VDSJu/lQH7iOehe2wRoiCS+XDpzJojjNgdvJ/UWlNbg3FXSYv7TscX
Y5KfUBHg/LFNbbA+pPVLJT5OgJqNlZGFgFCibhychqAyduxBQqobNNe+c+sbADmrqUHXxPjF6pA0
8bL8SvcGhx3VqcytATcRZ9kN6OdVPCM/ch/ElMq39YGXtsURUs8UCQfOguCGSfJd5FC7yQ2U6Nh/
x0yP1kzUcyd6hK1bRZXfEft5gy8eMhIgtpSxYZKhxoftBntxmuwrWno9MDF5SMHySfxDy5N/1cf/
ABWweCjv+xFFykE8iLt5CymUiki5fJlUNVqN5G0Zh6WLI6AcH4SecQ2LEU0vJK8T1IqyaXki3SxM
R1fbYIcNEL7ADZPI2kcTRifUKESQ5ezbgtR3NjPrgDUi8I3b1tS175G5wGLYsFT3qDa+T/H6K/QG
yzQG7T5RJQrgh8ELNMw3KcLY7Irn4IuaBkZPosJdcpwms9S0EDgb1bu3OqN66+ZSYBmGwXjXxRdr
Yyvfk4f1LLgLdwKgGqai4dOdMA6OqQntk+tfE8L55MIF17p4YzO7oi5s7LeWFItwXcWtkgxTwP+8
SulEdE7RsKLJHsuQu59ouo2wQzguMI/d6mac+oKfWBhnqIZ1AY6sOqxtDFW9k30SGnOZ2RFHRjiA
69rq1XZVvmmFLE/temn9uEstKIPUK2SC3gdw62xVE3fO+BNashMiZu97hOsg79ZvskbKMkWHOu6d
7b1Rn6PBG0wBlPnf89a0J/zpj+n3SOZfqzdZAYFwrdKxnCquu1979vHlpn9QrU6bmA/aeuCB0Sm9
uY0w7w5QX8Dm9txFyNp05/lambom58vbGuz5I5+rhQRDrjJtjBEExeCbyyr3Ng4bmCA59jW6dTUy
P6PWUyCcXyXQSu4l82J3uDdek7K8t2QEHz8LpqGmyRFkQCWAGg8Ffx54YHYH1Bfpclg9QysPgT1l
A4XUpul61JML7HvI//DCY7OwOWlOvpGUqjpR0x6x3rb6rUUDSYha6K7P1xHJ9z/xX5v8biUGZIm+
BUnqtJSOHGT0MpQEFUoCZnKlOSH0GK5VVrTLJyoWzuUjffnnyOuegCTXh3bzxE4/t/RORlVbV3Cp
lBVUMliYiibaiiYo28KV00DmqxvB03kFy2bsh0nVnpWo9Wkw92a7eti7JnEyx3hzVOYUuhnYup/x
FTLc10/ZuwmSfkTzJSq4yxg7Sgu4j1gYsFW6DjcfpMKeQKIJbLrk6qSt/wcgVBEcy7Nb/p4Xwcj7
K/Ks5kJ2bnDBtx2xdNO53M2rLrDUnsvWJU89CRn7XxHBAN8jL7B90rF44PAoLWOpwPCIEg/bWfV4
E+el9ChAVL8GUJHMSjDv8uME53w7inHtKYZK8CRAtwX2/OMafb3y39v9ps2A6Z6xXlsDUceBDcS/
nsKAjSAarLojQDiWBC/Zjjw5Qsd6YOfjjDW1TS7giLivSYvhxm6K7tvDBFXoRTFi54TUy+qWBnaO
yn+7oYQo4St5iAHsEbe1hjjYsxtl3qzzhkY6jLLPQa78+Fz1DY4bZTZUJvOcRNu9Yulx4vuqm2Lc
SNAG8PWfA8bHmotp/SW3Z5++3A0YOJAGjJhe3YNqEh7xT6dxoyl9kwaaxW4RFBriRvUlK5xh2mQx
HhbkI04YC9ebGVzHn8ZXwV2rRHI978ptnC8vuoqj/BFjNhmzrI9SEaFKJY1UOP+AJjus5+me0ej0
YzCjMjvca8hffxI1T8PufjnLXJj2kQ8YnKT1WGNHFDwv8zvMn39mQrutFvMh9YGg6d/AA8ekNCak
LToqjWTu/jgwWxt7TI5yqXAoQInskSLY9RFX+xtpwsp+JVvXgkEGRhq4fyOOdhtS+xenud4KRNy1
c7qeVtSIDWv76BR7gSQCDmDs4LpGW3PZMgBDua1nCl5rRWobHZ9xM6FL+KZ0Yka3i6cDAECSfveP
zXBC4NOJ0Ri2Z8pTxfavbn2MV0sNXT+cdKKVIdxyWPMH4wjBe4jez6yayQlQoHkpNrf2eXFJl8pF
/fe6sMYmJRpksQwejoHy8OOCtojGjE82zbjEDQtxsfK3Tdb3SPD+j8gmDOiQm046NRqxulYgN7lm
DBbY3yVdBxmg3gV7X53IYmnpsp+JJQmKM47KyzASePCR21HQ2igzCsM25m696RfnVJl40YDlBM/b
2JXR4VfILDqwY6F+FbKEV5fM7RLAzN/FVlQXfUwXFMT8E6xbh2kFIZnahmNqSWin2MBF7mGvL6ck
yvXyU0FSdBZX2jG9kmcsOghEE5e8vbNbMf3QoH3y9cQT5BT/BZBSdbSduhIHYZF5oBePyPOM17co
MRtL/3cuqcRO+5P3T7GY86s4R6T8g+k96J2Oddr3PVUTqgEFLmyTHY4EAayrLpZXCUazAXAEB/Fk
HODFnJI9oUYaEnOeyweT5ahXTjYvtOtm24zFtSxZuZgcIwGblBnerSVaI4ho76Ip8VNvINwRu3Lq
tg3ljR+7yNifcL4/i6RyeI6u5U785rZgmp62Md+M1P3XILGgyIo+oRu3wsE2//4MYt0gg7wLlwU3
fC9lXHXI+6drWnG12Ui8vY+XSWK1dy/PE7PJ0BAz9WHwg7dNwF/+xTTA1UMLohb2j44ST9rwJLWo
IW0qTUazcXIM9/nxDWVTTVO8xKEDnDuxjQ8mC7ewrPgtircWMg6QK0NyDmq23qKylmplx96hnnRC
/uWClxwuoI/rO2i/lIxqy1/CLwDC1iLU6QrLmB1XyZeCwxO2PE8lhDLgTQnb2Hz4NH6YiIi5wblf
pWjpOuGXt3R11fkSuPPJ1gxr9JcqiJzCmFf1bBjy47gIZSBg4qrrUcIHHIMSDqKelM1wqk0f1u/N
AhDlCxiqGHk09a1po7/miFa2gd8RCpZDluVTE6IdDKeG1x7nHKrJl2f57qVQfNbgDOdDumNijq4s
AM3Kfi9KGc7n8JY/OeZxSrsXWaaguciZNqaTPlpk70OIDrWd4gH90pEIg0jYjiEz5PN9TKqfLDM+
kwRjvGjq+Hr26ErjceY97q+b4hTEg0K5frF1lwv5qO0Bg9E/X4++VUrHVqVHhJzYl7WBgBXREjVL
DVd/6Nvfo4f4RlSKLZPdwNt4KeWAN3zb5OEOonjaMFAZ7/dBuUpdhsMugUi6IkIg8hOjdC37u1n+
IWSF/A/e8nkTP8Jqtm9dBE4DhDt3Vk5w1SDH1clDCqxebvBt57N9wm6gH/ng4npiCBo+5PgPHK31
883RpjaMAzbNvYKG3TlpKzgPvaFc34e19fWnaje6ekaws/6xV+ZNPOdv6dtuN48pr6TZZLSPD5Nt
fCau1BMi6Gwt85IcqKTbKputO+yvcHi8amdaHqJsp3rVzu36JDGQ0i5Y0m++zDB7vfqldVMGKbs8
/PO1k7B+mhGWx5ZSFQ74CVSnzHCM38zZUhDnCW5w7dmCkOWrnOq8kbRWKtiTtYSZp/Isk3MmdDOx
LnZmdj+4BfDp99fwACManfC9GQa0SmaQOvb40gyva8c3+8G72XF9iKSy1nFYNDfbCM0CRdZC10Z0
iq0J/pIHRakdFGWkYwiS343v9j2mm8J3iz5wwek7eor8R7ge0O9drISOPgFFI85qhuF+83//0R6M
oeaWCg5TdlfbE3LHIQWH81L83MwSDLXwgS3qLDgMVjNFj5+OVR73A50/YgBITsKWs4kXvY98FNIC
zhIxn9dx5f1mLF8WgloCvJf/9cVZzFWlmXuXGRtzhDO4UWcZEa+Mdd9qI3V3dJGOKyeyScOj6vx2
Qd+JWI/nHT9dqMjQlIqwOh2f7uZfwKyyZxdiFmA9mlfhk81MTK7WBP1y1f4A9ap3LGM6enkLpbs/
rvSok+wkLD8fJW0GDP2TN0kHZfynFLm81R4IkzAM33eJWOhTPZUUaPNVj3+/mpCZ36gDwIf7QOhl
EOWZe1OaFCvDfprSqI0G14I8tJsJTyHXUHuORqHoej5sN9AFJIplVybBTkmxzfCo0SqfB7prbmvj
qN9xeSnXLOODQl6dFflcYEJ1zRETL2SpgvHsiloTpvGS3lzf2sCsP86aKoZU2IE5Lz1bsVcBeuc4
PA61Rpk76GPV+asS2zOKUhbl8oCQbLJuVmLOHZfWi4KRTtPL2dAl5NCaUiZA7U01bfUpQMXATk70
FGU3E3FesBnJHaL0famgH75x7dfMhzV3JrRmtnX0+cIFHcf6HWEyzxcJsJuZEYUYAt2727rw8sdW
BqIRlrZ+jQ0y9fXSEc5KNgnekq4lDNSWEMSQci+fTRIZnYdbgywiaKW6CS6LJaBJe+TajzwrqG40
Aj47TqmFBrjpFbp8maO85urAmhRZ64FmC+pYAnkalrRVTCxaORBdH00Bpz6cSug+LA8kXgeqxvSf
puF+LcaeNYh3qcG9lRX1tF54zXpQeBmYD/oXlDdR5bPm6dqmiE4GmKpOHWwZLz+buQVLxC3PGUY3
AwzKhCqAf233KIi0VsKGgjNj4lBLdsKHRS01Xes8cUd1jWTDmNPCltYVkz+QWYAv6cN7WI5liDIB
ClOmotgNis707feN9aWisRx9yGm4RRvlc5A8QbU5kRnu/3CZAU+xRPfBLmWqq8tw1lj8VjUB8MKK
efVLpJHmtBEEkUESzGaIzyIZ2niiaqNhA4OtCcae21P7pfKUtE3nPYwRKgAIveeZMnQlk489MqyJ
89m2LODv6pWY4dgkNqqlHeRZzQvSFTOxwh0z8jPOMOijXiXhZx92tr0NEx/Pjef5OfgSSQ4uETcu
859/c6HrwU95JTgi21RI4aZMptNJrJl5jPqspfYEhy46FI3UJIp8RBN6szkQTEwbD3GsTC1A7TsQ
OJ0cAKdCQc2jmyCuLdTwAHvS5L5QPVQ/DAGqGJMa4ANuJiggo2miPlfYYWmZkI4AwoocGa3qPxGM
OAe4Fi6LLaT0IcvPgfn3EkZlM63hviz5bd/pR1yWfhI5xYFs3lS8g2OaK2HtsSNlJllEb/mAd59C
JtM9s0AlEV/YO2buddxz1AYwQu3yJjh0ouwoZqxU8fztdpI83kKy2pKhqRl1D+HaSQddGh2fUe2S
U/MZBMdc12W8fo8+G3cEIFGw8Bp0NOTT3uqWsolyztgJZnR5hMbePtLV6VnkFrXJUGWbMEAeg6w8
FzebvSKWuUwlY9HSn9RKr5fGYPFx6qpSDxkRe45/GzyQD9vPAhA2C4/+NckJQAepm4p/xyoypQed
YkfRvi9ybLxjp4S4QE4XXT/uv9ipaSQaF86c9Oy2mINRW1oveB52tAGhfHeF/xLQBtMHkCI+KQmC
ypsx+bd5L56PnkLgMf2HD69Px4u6ZGc43eHJODERToZN1wbauEO7WANsCGgQdhpYfo7VwzjpJV8P
HqQRcp0/Fl/IQI+g0tAXEVfiR3kXIH3ypPuJuSOYE+UTp+unoO2BuDqHcQt8vyzddy4/miUkzSov
LAwZmym/CCnmcvhD6H3An8lYoOVdzKwvtOZwPlFFeJWuCidRe2UEQIIrhLelB9+u6HHwHSW3hPEF
PWTSTMO3+KVvX2FwtfyI885rgN/tC0ZX/iw1vBrK56dzvkmqH2PUqEzLGNf5ID74E775cm4AQBO5
nIXoOpPDhJdrmmD3wkNoWyOiyvJplvqHHQZL/0lnLwZjB0TlRWJE1oQaZ64yj3FMGXO87KMeRC7v
cnNHwkoXk4HvZoR4ovIVcA7zOLYhlGLW0b5niNrnhpkr9QVYqWP0puPGOTeCSqyP4zRxAmWH1/BB
yZP5EItNvw/SpedfEV9khG478FvnPIheY9tuYdmQCqhFiVy9B9tMvJqRuSlG/h9dZRVPa6me4OqS
mgpTVNDbopCPpSfpcErIcdDz/1MOvzALaZcCkAr6QWXy3t07eQRaRRhwoWhJrdzQH722GwNIHT2K
/iqplZ0A5lokqSBbpdiDokK+sD6RwbrQY/YEGnogvzz3vDz8/n2D5P5mk1x5cXlVt5zpMOsYx5ib
746W5iZH49n3CLwlzjW+Fx9XVXqlTtKAnTr9ERMBuPtQAR7vfk0kRbP3K+yGLccyFrqHdk5tuKoe
JZyBxyXvS+7yBpiPFy3aEvsk/sRhgM1NwMJWrk8eL9Ql1mEN0P5TwfhwpKy1xa/xNy6qkw1878SA
5lEiutuTh8Ev6gQEERjUKYO8lHKZsW91PtzdjnyTlE5xngE/cvDhI06N0tTJVACj/PKfugE4y42Q
UxN7zYszh3+X+3BWQnxlfZSYMnXy94ZQT1/zomvElqYO/5k72Rye4cPMzEifuarXi+wlxvoibuoN
CU6KLYb/bvzcmOzWBwhCRgKfxKRegcaYODNnUOcKDpP9qWUYoWrCHVRn/aFTjQqDgfVGQSD9PRo6
97d8GQqHeLQk3f7HGu1DKksoReacqB09T1c8nmHZc5hujagXG4RzApcBk8A+CGIikuDugrla16ds
KMd1lg/hIaAtb9MHffAhhdoZTo3Ni5QD3dK3Lnaf2oQMznvgY7Nu1ZzUYaN5WcGIDdDqzRCJgV8U
y3gPxJYZhj2zUtXfjyeRCbztWHNjxx9sRXQu4efRhL0iUYXUOT49hM4cl8j0xn6858ZNoJd8R0aS
D0R2O5c63IDKjj9vcg85ndzkQrEqZaCUhUF25fOFz2NwJ2PyVGoYycRVfOP+pc9e2u5tVUUVOd5r
QhKd7PY528HSGINqgxMo8vlD3hjml5SpYhXxHf2FgtMfDU2kqu5Ry4guMSg3+xjtEkd3WxaUReZg
p6DDtjoDeOaRJ5iikVSxubMt4uThojIYJbXaHZfRcJQXAYIM09l4dkpMBYVBPTvcUn9l55szPXO0
sz2Rtr+5CmxiSRgcZBzyg8+Rf08DgJOpIIWfJ1SJYNWcnShIYM8aUCyfngZhIWefGSEiag5xQvk4
Ky/8tKQ6yL80RBLwojGcijfKTmoyW1IJwORoP0wtw8SpOj3UFBoukEao+lxbrUI/GCD9BZ5kYwpu
+Ojmd4YkeTiH44jg/8WhYBxYRIcXUVPTG0APg4tkq2DcBaQfwDzX5zt7d5gZzyio5kC5z/2P6dgq
jvZD8YVTYXDsgcZQbNcj0f1KhC30/2QLdMtVDcrT6FB5zDjo0pS84qIGxRT2dEUYpaFT82UTM5fJ
V63UztFhgpeLUmK/TXNKTXoe77X42Li3erQEwrdil+HwFEzOG62UksyZb01y9pIKrOkWsvVJcWh1
pnb1UIRfmhMQnxVMSn++g21FYpyLg+SRcjVj2iWiw5agnQDUb2lU1Gc/44aRv2yqiN6aOT/vmAAp
p8AU9lSBs7USdSZBK4Seh8Yh0NptIJejs/DpuiqOCaSkSoP5hWRJEMieKnQtRGsu1VU0ssT316jV
CmB9/eLqbyJACIT5YBbAzw1kRhLtFA8lrvrbAk3EWvHAnj35lsqc1bmWBMq9grw7gsGNLNuWtOJg
SZV1SIU1Q8KgKkXRBn9ZaNysRsVRwuir1Qn0fmrA4TZLXzRqs52Ncn7Lru3FK89RFcsp/Nqp9Hoj
C8RX5loajkk4bIHjKGT/BY4zOk+KwggcZj2xs2Vnr8WNnI7g0t1w9Rl7ZpL3Ze8JCze6KWIK6gNb
pDg1XsoP2NvdwLNBbqnLFDIXz25oQ3LU0E2P5kl7oY+i2W+aGdv3JZREV/LMAIJ0ISG5zikZSygo
NVzL2GrGk/h4B7VDYHvOGULDMPXIODeytc0MaFif3VTSXWRLy9H+Nwj9ESz6jp0E85oDagx7ShuD
z00hXJD1ywgc+ch7E2BEvaoypc/xpT+yaPMULDH0ZIrGd2CyF7wZuXH318AtrcYQaJ01U36s0Q2d
JU/st77rrp4txoex6BbSFIvHw+xcLINQOHjeJkWAQGe92qQzxkevosSyKCIgQEaIA6s5SOzRYg84
X4fY3nkVKsogh4jxAJZFOLcAPjPxBoqO7Zu3CZ9MfG69Yla9vUf7hUZ/OBcPkb2vpblsjc6ISFyk
eaA4obOSNnIsNGZzaHzcHDEhbYm/xb+TCFRRRjZqMqwNFn571ANJI/fhajSGGbw4LS+htbBQnf9u
V13d3dXlQYA1h6TLsZQNP7by5kVxtYwEq/Ibi8mG2EoRnB1m2WrVG87c+W8JViqGrdlyCW+QKrSS
Oyfs22j7gX7yA0Jjsj3xZMI4xd98Vo5emCPHcB8qxqNjK49YstBO3K6Q42LaIB2cf2h/MotFTLUv
rfns7AY3DCb2orbR48S461CrkKm+9bFaejRpyud+75MsRxBJYXOLTzp74IGY+HevUTzRN7lNElPA
jLevoitGyS8dZX24s5UgNmfdGbCZTfGHb/Inx0m8g6ulKFoi0S7EGg64s0Jw8oOuyJczP/0BreTs
kocawKmrzb73M8+Jf46Gw6dTly1gjqu8rDjxNZQalTUUA38q1OFzO2RWQWc0HCm/aPka1lCGAZl0
mlVAcHqxzoItEPTiFBQ4bP5Ww0gs1qrwXDxn2psSTB21ZWDl4XUSMa7VEmqKL8BSn4e8sHvMEhhY
tq2sKVHZcuqe57Jxcph+6L3qDkRyzGpItsHdqxio6We9wKwK8TpMaPWdy7hNGzT/mkHkLHg8qFXW
Dcti3jqX1sbs9Rmz686SBcYrMn3mGnOfKdgMtA813sMEXXXvKHiWHp0DM3l4wG8QzJO0T70iSpN3
eWBhsnP4ePMObZCQzV4Cg4rqFMEIJJosk+sP2FGhkXmNCCNnTcn+/Vl9nTh3YljscJpaLZ5f0rxi
BTzPeFRvVvzbuqudNe2oKIac5OE21KOHmP0zguvkGFMa2TLgaRAb83crLDyYSR9CzGDIIenfgK9g
OBqpn8yUSYmdr+I+dqmjFDgsg39KyieDdu8yeLSwDnZzd8CyjfI3N2Tj4NuaHx7KZYLEew/8lEPp
/EdXJfjJkK+/p5/P+ZAPrBIv3bMNlf3TFBQAkqlXpOR9sm90KQ8kVg0Rc2NGyf/oJ0iq2lktPJFS
lpKXMaDzQb6pd7x8CVzix2fJq0QbEtzT3LGkFT9dN+N5wUW9qU19e/zTqQ4otdK9UrfGJGJ9TiRQ
pI2vxDQXOJWPZbSXyIVG+FXhHA4UjN0+tg2KyExizKKWeA/yrEzF78G53ZaxKTyKXblRZ2WTbFUv
DU1zQYweENKEE6vHE5+LMtz/jqG1qxP+vagTJ1VZBzU/k+0ZvyM3eHBilVZHOCNCqzMIZIG54Wqj
VS3I6DvQ1WJNlcRsYLdeFn7q6AgS+fvBcPR0yUgffmEuGIuGXMv97xiEOgvHdzIwdUnQuTvRf/Fh
eYxNtoI7lKandeDeIMVOZa/ypXPhEAZcchvv/6mYN/Jqlv87C0WnBwDL/i+jXIB/hykUlk8HmUBh
9ok/KTOaaK3fi+ovgDYcEt/BlVn07nv7Q+sgjQ1QRoRs5Tkdj0kpitV5LVmFaluDO9gv9p15GQDS
pQJ9lSezZQ3wMyn3+Sjk4FO/EFXZuqHupfCvbnATdL0omobZf6/6vNND792TWoJt+vkjOVNduUvN
T6Ycjz8Io/l7PrTkhumBEi4S4SlrrB9f3qvh3EubHj1suVCcsj9JHs/VIajYsA3zfM8DWeg4q7Jb
qa4oUT9gWz1xYbln9rWg28zd7GOg17C0fJ2wMWSXUPzaSNhBoWeptYM1LI3FLo8N54Iw0I3irxXD
5KDYf0TzvCKB/uLgChNnwvftJ+UY2RquB+IleB5jS+ZoiuglvKvn5g9TIaYJZvk+Vo+LuGTprzmP
hKyYpRNOxljOOi8LtH90ZAxIFD/KR+zO8p25zsqbCMs00dSBV+XhVBPJphKqKrPJTmoJ8UE1szmd
3jaAPQr7NGtFrxltnRC406ut3caT3rouRAf3VMdiPHA11pbGxfNzZWMbS45teY8kfAATsYtkWEOK
m5tuVsag7mMW+FWgLXuzuoncoPnh7vm+EPpBRL3hMckhuyMYXct0DVM/jOeJbXcGCnTxgs7RbqKy
NDqpapuLenV2vkz7XZGWFdziWwD0ydO8lpxv51njH+dwdSh3PUAX8pHtrGTkf3Eg5foVHOYolqAc
5JncBLO2dmmx6ML1ZgJ73ZVHWuxEx34goCFTGo7XoFcoIF4EWhgRCVi0HeqHZEEi2EwzwqO/QqeH
WGH/8qyQ2S3DtIAV7jYyY3u7Uh8GfeAHDukYYCXGkJZG2/alv1720plbakEEjDXM4+hyXevYA6c3
Rj7n6FTR25Fhs0JSb5Ydd96exaeXLtAfCxOCsQl/2gl9lkxoxqhIk+MEzchZ9A5/XYGHXsK+zLyM
YmI6xE8svJ2gZOiMMYBKuT7YUrl0VP46X8xSBOq0+EBIptUs+V+ncuAfe/UaHo/UsQUo2aK1CrYJ
++GTcCBlSncc/rO2GZUeqpfiHDiDRlup+TkyLJKKWRqjNF8Jcgbr2RX7l0ihdXr37oPtt6kiY4aL
Y/mGaFi0nWF3Qe9j5aUX1sE7x/fQNdfYe7SbtGsUyBCJUbyzgyHMyJ/U+D/Z8YOUeKyn5NVZs32S
tQFcv7P6Dj35kI7mddeLdBTejDUL/MRPMoGUjn4Uzlb0oSqT7ntJyMdAEb7nQpgGoaPS1DtUes89
ECzAW5B352mf7vBNpoXTnxKLIJBUIz+LZFucayxkES6IYzAK+FR9OhfLgmWkkyCSePupz1NfP/Xg
2wRM9OPEYWi96V2U1MmLXnbi8R2UiTE0UM/AkJyvOXkfQfkQnv0fc+e6Hn+Bwhxn9cbpysOEQiQn
FOUOuMUGv+IDwMV7JlDKnT6r+rre+f1fePa9nfJaYFAXINDEym226Fo5JtL8gOjHCgzHr8A6EsN2
b6hUWrlBnEWNDH3xCPCm6I/xhKijTMGcn2DGnYNjYhtHrrJnQzrJvXnT7M5W/YIXXCya0RTvaqfq
1NBdsfYOMaER0NVUBWZ0YnseZONVkqPxHDVOsEXAPOOckOz4GelAAf5JC0AT+KFnTgW90rOhu1zy
92130ACPdehUC/4nLD8Rp4kVlRA3Xhc0mzpPUYG0UlHMuqM/fprTkLtn3fbXQ63Mida3QJENGM9m
4TkmH6R1S3/ip+rKMc2+Xq67uSfrflbtg+689sRBDNhMJVH4JOu6gVxa47BAVM+sMF5XOKWd60nE
l/2IThrDfr5ioC4ZcX8OOFkBfvUhTIU13oGv7xEYugzfexMDdC9kzhMh/98FJGtnT/Pceupnv/rK
XQxS4rJO84jPfZEtbyboKbpljKJx7XVCmaAKDMSxF6CkQTdxhqrCzk/sKCqZP0iSBKtY9A1Kvo/L
RU6QmRX2mUFKALsObE6bcYY0TCtZqlku9TgGloW14nYhNteWbWJ3Ao9NcudQQ055nHkTvkUYANc1
mVZ8FecdeDOx7atPocuDU4L37XOS23/ddSlFM3He00ME07IZMhateILWzXadZBFEvGFhTAGpKYGo
5r3cRyDcbgXO8XClXj5rd11P343msaG/KuiQfLgoGVicB9qtewf1VbxBDoNvQ+2PmSuPBM5nirYS
73fBs/f8YmGIJSXTLKvE1gVJFlu13jKFzBCWu4uWyo8v35BLRMu41fREeo1iLmxfiPo5hu7PJJbv
hLZBmFGI1hZIN0BrZIyTa1KpPUBsJZ8sNwLGPM2fuYi2j3GVrFfFC9mM06o4EUFc2IWsrS+S5Azq
qb3KftLpcLgGGx5EhDYwGiHsSJzB6l+M10CaNk+eh+rrGyvzaB/DeaglYA0d7UPgZgLeL/13mW4h
RhxIdkoGnO9RGPNfd0YoZq4NtUBujwT8DrpioObSc1VnlCZPNuB3443aq40VCLa138LBSGGrVv9X
oFqMFw9KqBZ7MrsPYpAsMsmxOgrr5P1KlY2NdCb0hx+e5ZiorfhBw5fU0VmN7KLyaq9STZhEcnxE
sWxjaZPK0isrXtUYQfO/Sb28oMCtaVOBjDHyyUarv/+T9lYi//Qdu6wbFkg8TlZrouJRMuaQm1+P
CaW1PAYA/7KdvS6AbKKS5o8RDizfJ/c81djvlXcWhDxlF8zKVaeYDuC6Rmkicq+xm9zklHHBl/E6
kiSXg4JqoAMNkmA1eUYnnu8wW+e7++pkKDN6zadNYVbBkWgz+7Lv9itT40aCYSB1ldM5o0CIcJcO
Tjol/jyuJFV7hX7gIQhtpZWUfHZ/CrLFUPSLAAbqhhoX5AzDGavZuEm/5mX+abbIs0e/dBfR3DbO
q2L4CS4GXi/5hKPUvvyumGcLQQqMepvvQjClBeLkFwFVnfQs/5f/d4ajBKNUivRgQMcLwk+SWVde
aIbMH3qKpMJOgQZSX2mYKwaOis6RY6jXOc8PDajfKMY1/UgHapGR4JU7CzU4QKKv3UqbGSEFVwsU
X4SEsySmer6IW1/VZjDvQq3U6DqekMLEFWA1RmRjKWvUM95tcvZBx78rpFOh1zaxDbV8FncEThfO
0y4Bazy/PtxmuAgDYBvQpwi5pOiwzoSGtyRUUtZIuPsuRhopbJkmbxbXpudj6gOONNSmvl46mhOs
/S4fqfzwk9y5YmJv3ugOnQNZZLG3OX4ZwvfPtOQALg3PzzAcZHjkX2DVbGegOcPdCCuODaOUNdZX
DnAaSXLsMZbGm4i5kLXbXkDk1Qgb0VM+/RrNv6lxJ36Ho2TEd1uAdzbXh2KBg1LhPDvfYVp/wP+T
PNqiJCIQ0mRPSOlC3Ds204ruosuXgOa5ULJjqIoo0eYkt6qnNfEz68tjuhHCpa9veorIoH/NBWR3
9d7pjSXQJB1ZZdetfaEej3vmrctf7y06hq/C/QoM6wVUdRz3Ih8uucxt/XLbEUpK5LYxVi6OPJgk
j3L5CX9+r2+kf3yrjgNx9QdpNOlkyJN5QnnaRJOG8iPJqFb/wF6wJp/dEt1jQ8Q+rcwAmmq4PVdX
PXbt4Tw0nZ8HhVOl2t8cxcvYSEXmwKzj+9qW9ODYajiu3py5eW1Motu5v9TykubQ9mV5Z813Kdq2
NfvHBF3slnDzPot34TcKeAiCaszn/lHG1dbIyfMzohipOB+NbfWM3bCBF9yL6ijG1ImK87pFHDYG
HKuuBdJLUBbsDkHo0q52JLnHQ91gYFNCuUa1Ss72p8/gLWjsdQd5vzfcvh5vcN+9TdC+Vnas5S+U
7uKYmvI7Pg+HL81meOp0HbSS05WpfCyj5nWlYzHsmoSpVUiWPwk64OheaScLudzD1s16DVfOjG/f
FhYTzXDp2zV32KugvWb9ev+dRWvqsKim0sgXSp2QwAozrzohhAMSYnwFhoG87iOMx92Bj3a62THk
8JfHLY2f2vPWd+0GYfBD2H+HMc0ajI+0EdX7hRpL8RHuf57TyVHFcZMEB08DcqebPLFUm4QCe2WA
wMv8X4H5sLXC7qT6ormTGfBiSplcb7SxcBUThG7+1se0PM7w55vBSum8xpxZTr6HIn0mkUccyaPj
a2VxdEKpx+5xo03QZfoBc8BbKTDSAyxLdXE3c5MZjqp+sEViEC1LxwZLITARBaLwEbpkpG9QrRdH
g0V5XvCM6fbb69JTBamqXdtcrkc5l4Y5Z0zUt0AbVoOGhoPXUR8ZBBvd+msnrgUOF4abSSjzOFcM
E3lkeC0auv/YOn2RZEnwQQobm5AA6V7bVkrAZc6G+tmlkZ/eo8WxHR+LClnCzNtvk9UyzQdSnWj3
yYROgenbaEpWLbNwX5gsLUG7PkcTyOdRZHGQSmSbd44iDJEDTdx88++zvNaHhc/p0+6kDBxdYK2A
UW2UBg8tzAjDFFiP/s4roFJnlc1a4u8kODoSrG0UcqkGIART1+2eDau6iWVVFQFQ0JPUnWllKFBw
X/XYKCvNEoVkO3JfkvUJQqLo+JdxpO9jkgQtedSDaaUP1EmfUIvhZmuS8FAwfJC6rs1lpZBFSb5G
IwJQm+t3dvgdPEAfZV9JCaS0UEKyaf+I/zynMrIXxV6PBQMIC4hFVCWbVpRQ4NinO2ETkemXwHRT
bRwoFlpjLIyySqxqhNvH8WvAvPkBqHH9r+bzsigKQNIDr7b7S+Nk8f/dMwwoF/c9q+ZpGAVtmxlW
Z7z88rE+iN5xOSfAfkqH4vwY07wSgnxAKL1buK69jBQH/+s9p4I29YIHseQkzYud4ztRHn88kIBW
p6s5k+mtx9HifGp9ngo1B0w5UmdZNf6OgiSB3Xg7hLMO5zfpGlTrmweqDQzftbPa9rJdVIiUh4Fj
Q6ftgbD1CWQElWdFXrNwuznXE0mz9gtLZ5laSDO1FXevUxZ1s51mqBhQpDNCaEStLqa8GNoaE+PI
BI2nJVs/jskSqigwUNRzZy5HDtsaLoO1PUlVU+KqX9oeo6yMVFH8PbVCxdNFXFJnzb5EUdF/DCVZ
m/3nytvIl1yI7a8KIxUQRurBMqFfPqCFHP7kQMBWn/OBFx3dmnDpCnjSipPaFfjNWvbmAflN+0/2
f1UVh2p/I7rw+3IUs8mj1vPqldwzhH8SwFpwiewLKzaIJeutXKPqN3wzfQyLiJ7AC3UJ4XzxGSz7
sNBX+8V+BxTfWNjXBhKdJXMpuVWHACVdOtStenQslSsETLboKGe2B1ZEQBTJrP+jeaG0dKTweyY+
1tQclyQSLIeKt41sG/9JFJ6H4WJcEp/OaR7m1by2PHETZf01c9knuhj2YzS+teY4JmfcoinFnu+Y
FIFsVcvXGszvKzt3hUO4IUaHF7xcvQ04Q7iGkxW4FtRhdE7bn43IPzd85xi1ROp0+/C/BSIkjp+i
gPNdyCoA55Lg8k2bxNUEk3Wzk4r1DcOm8ugZTcglscAsvVP4jXIszhK5Yg9oX84gO0BPv6b5lewp
8giD1divpnPitdfPjxSoC/+0M8+1eI0LZELqQi6r1boJO2a1S8Q9p5I6KzWyV2oUKuMxLB0YZXIB
4b/sJznahiyzx3SKedW34QMripkj8MotNzhuKDXR9R+VOGiRbH/tvcngGN5W7L5TXVHPXa4GeWXi
SZenZabg9Q+xtfKydnXQJhjV6CJ01RfCQbTIXU/S8ouAef0iQ5i9qkacAVe0DJoavAwKgYXQ+ltY
AfY0mfmxwYv0d4STknBkhPWNVR5jEmDt0q8rnltGc0K+wgQ4j2HcC5nasGGq5TwPRbutv/GMGD7g
Un/Q/BSZ1rqMcjhXzf7qc8Nj1lBDBi2KxXtRxMHCeGwpYivsVVhi0ep2rqyGXjn7BfOs0oDHscKc
EB+mFTYBOIpUDWCdvqhcrB0KtGv4UnS+T8hueoWKp8Y6iHp0HZ/xgtbhTHpzKIem9/oMzobGuezX
Bi8GsEBinlkATwXiBvRcyWgEo8XitXrNftDcRWM3NdsbakPiwLDEnExNdjuEol5W6uzpZ5hUKtJM
7hUQgc1mawlhKzYIszVyq1GqR2C6I0eTmmr42KLp+zPIPtRwSHniBszpIz/x7FdeHoaZ4STqGNJ6
jwks/oSGw/u8MNYquKd25kmYujYuzwkMHWmzuUn558diqvIGILttvaUl8dQfkisCDfZIsj5ZbkAZ
Bx1lo72/45E9jD18AeN0+1pWC/g2jgbqIsvDqc/YmqO0PXJ8EJ7UDIqGJN0y0FTOoS2zVNtMjVr5
9A6doA8kwsSNDOaKGAb3EJhAV+1+8oSIjChpp+IP4uc23N8R5pTB0+SF/XbYNLtR0csyJOnaOwgs
QCdbN4fR2MShrEAmVGPvVJww/yQrg3wCUYf6dQ3DDx3AEJJSFshX4QnuR/dPuBjJY6rf5Mz5yu5h
8VY4VTxWxpFjZrKOzwKr+pEbA11dWdnEfNUwwe8ti8yJ2d6C/E13cYk7avRA7lP03tq6secpLF+H
iauNm/8FNe1uocgi41+YYoGT2PZ5qtm+t7GrGLoXwO9jDsydZX97AnrfJQSbuwBiypiXbE5il7j5
Cj3TyNoQE9GxWrYwCY0k7z0AcNKvSES/GQrrgC4TuX2sUHxSIpBoo71LRAae1zNYh05HHJG7sWqi
cr6k4x0mD+cqygozmBpQ66o66kglu+cz2QIO1rgWc+4L8UnPD0o3h+Ij+5ER8PhhIx6CYLNzIWWQ
BlRzpSkSnSFGtKbSLcU5qbOMCrGkLWxX6zZkhuxVOku+GzLO0BI94JLe3ZLrTLxAwH45Wpv/QuDR
XP0c9nd89trQ4q5Xex8zj15gbPvYyCERXsdynZ3J5LM1TMEqFvq4aqePdocFc9kLc3JfKhbLbArW
tnfVoSH21gePe2c5iwR/TlW/+fwq+NcBssHqCd3ppSpIfhVDtxihJwlWBornB2JEYtyFL4KAHR+o
bURokoYMwNkMk84DVxsVqQr44sFdTcI9Pv1oK3mVPPmh/nmhVtVpKUKcvP/SwtEjRwY0kR0J9YoQ
gstUxu4JvQCsheCy5UN1ITc7Z5HuVd0weOnTWiqQX6tSAoMUSwLYGxb3MzZ7hgQHriwTJvN/Gmip
GQf3AllCXxpIfw+N2JJUDKhH6Dq8SIm96I4sni6fHEi6oz3iKpNOZwoOnaS6Oor5DAEGCr5vdkb2
DQ6GMTIz/e/XehEfStz3bLQoLDFaKGk8CkEavXm7uW7ch3z2i8J2kL5VhYnz/AgcPt0RpXLXSy/F
dDaR2RK0dv7isljh57J17PjRk8cxuEERQLYSB4fL5rQa9+fD3G7aohLcKAGVtOwPBgwPuZII3qTs
kLj50/zAAkkKf1M6nuB2pBz7nfHAQJByy8Gj7WMhKyiSDtjDhkULRScPdcJzxbS/JFkaFJC3ntCB
b/TBtMNSwZAaG6iZNjihs6VLFNfHVenVLwyX6WotKfJZwXegr+EwsBggJ8WAHD2NBtDo9MuMcEOJ
xao4KXj1rGTK4u6MAIfBFkCytrrmkJ7dniPitPFGfwTmCSRCZX7g9+B0AdN8pCexX4T3z94Bdbkv
7/4syEdVmR3M1PztPfUKQQ8b0Ca+nwSWq6cguqh3Q7gcBwinWSUqXormbB9Vpx0+N3yzOW0C5cwA
+tx97XUGcI4At/H/4V1uFOYn8x5urpf4jXK2CF8tq5E+ItwYh/CxouM6zbSSHVv5FlRbFxQ8jkvh
kliWd84qgsS/4VANcxGZkfO0BnXIWIInnVhUPet8B5jXvNdetaImsjmMWp3/5tY83Xas1dnAFa+G
TU20BG+LiXDKttB+M2QSL3a8zAj4xGQVVWUR/iTMoDs6OOPw0u53mpvGjtS3VYiEZp8Hy8Gh5Foy
RxIQKOpk106TUQcfwummOiQl0XkFI1qvKEgNDpzuSuWFEDH4n6VSPALVFbcjkvcVA9P8gSWfIixO
DNG8K/kovgxEzl7wyY5AE7cn1e+sKawrs1CWubV0m/OYBMdEmPmGNrTclrdND48QW0fGFzEVjghO
FfwMUCPF0FXxK150offuDSwGbk21srR1/ocFr7vJVz+Kv30Uc3oXfgJBt/29ABzTpCNqaXvGG4St
0kPWtzY71BPa8in6+0zUOsMRInasm5QklkcZNsXqJ+pwd5HZwhsHyeWf3s6K/MVLCSEnlf9ccCLM
Pay0hqDTKJ7qeXhSl/a4lPBSCDHclmjQoLwi28po5Ryhw7ISX6gVIO8K/snLh7LsoWVHl+bMWzJG
Iwn5Js93TODLmkWTuUaaK8egiiNBaqd45x38dI7LiP/7czKhNE/Notd2/ALPS7z/ZylxX32/0Gko
q6cUHaWG+7+hS2AUfrOrmuI2mWZ2fxMTepiMXhKSkteUSRljQDNHAim4G70md4aAxNyHcuIJTTjK
UhMITj2CIEudUTgbIg2Bj3vj7X/r/2pdReg+Hd3Rdv02aJbAe7IVQgE3HJ5cnhbQGLBsDkAoxPab
XmXoNo9uMd90sWaXoXIg1o43dmIPgZ6OBqMDQEW/NarN1oAHClH19ANsgCVZ2nG4hyCbVyNM2XT3
dP3//61dSMVaDvjQWz3R4moE9J2REG9jhOFJz466g/OVBThO8uYrVzQzsSQ/wzuHLStKgdH1EQJk
FNcxQpHkW3tJfd1J5zt9cRNdVvRyFH7DiJ6tuulqut2QoxMvD45JcEFZJ0kVNHWbSTubAe9PMF93
TSLOeEjFv8kFe8UfN3iF73if7mXVQ/VSJ3+diCboi9BkxeaaKTkXn23+nebpAh3icmNp1zBYqiKV
zXmnC7sC98Jz+aY2oY4hGSdNCma58bGr9ccP279KAmStmqZsazoBiVF1tP4MuEN68SkdX9GPn2kJ
OfoMSq6wkeA+2Bu3kJxYYb41BVbqXJeetQXn4uT/DSpLaqPNv9yCzLVYR2pQaAP1NyX4/Vr6rPfe
zqrMxWkqHHGFeCthPReThUaQtHZcOpynGkkiDFBYcrJpmCKysnSoLkTl+pptx+qJUjwTu1gn6dML
t287NOqLMmYx7YU9IgcY3vtCy1CuM63NMnyGgUbxQXsusGvB2F8I6Lbzw6oZg6FhQYqKL+NPhOi8
UOtV12y6ZhrjTSDlSzIdGwyvIDIF8j0D0wqq+z4t2/1F2Qp/8ZfeylwrHyyq2D2vse77acuAiTMR
wvXpO1h+brkgIyMLIaxSRov2PQxW7GSY4H9QaioHw5BPHpSXWfFCKzhuf2LPQ024bstShuoErUOQ
eqi3iSClzgsYKBlnFEiIYIa6GxjiR2pLIq/oKEOFfl/Rih1WH+hgdp2LnwyUvPFfGYX8WL5PPR41
eJmp3Kp0KEj7DXjiX4LzGYDSMHBB3Lhnps3gB657vvQ5Zn/lYxr2vM4XrUBqmBhj03t7dUg1v2Ti
IlNEAPPCUS22otcIBKoJtDaHQF5jMkg7Zm+8NY7ItPklAFzBwr6JEGj/Ka6OgHiziZQOu1KdTKIQ
fpU2HYysp+ThBOqKEGEUF5ytYOKH/DI5lfFyRd3UMyw733HaH4lzlomrb+7ayMFSjn7ruPC2kdAp
LM3IxgJVHd/5M1Z/TPzCf4MlpdjBalLL7rfF5LNHEZHVO0j430A5mY9nMwEkENLIL18e6TFrzgMB
6l486E13rFPyk8cywG0DDr1UdHCY+Jk66AF4EVegAR+e9NHKne4S3rgH2R2MPUAWR2G4S4zf14EJ
heVOiCT8QXa9jb/0L1I3eRr3kH4nPhSAsDQWrwearNycXbvJyEoPL1VicaZKuJMWJ8poN0oQGm9n
bsrybCpDf3/390FBRrTztMgb5sxy6mj1CztEIeueF3AK7SCPrkXtA25AOH3avKPdKtFr0LaeAzY9
AoY/rz4ecPeYf87ByBHCjFENe6M0nRrjlN2Ii+59FZcJs3OwrIpMOmF0KWq6EHbD5q18jCy/eAuL
3E8D9CGm6sxFsdVs2pY+KVo9VOfK1AnHTohx/fqH84ctK0Zd/SWkjxsy+7l7OVuCAF6Z2+t8h2N4
h8unNW8eyMdCY25/D8+fGuLnVxDlL16sH7GbZ3+egeHSxAaVOV7BcP9Ei/467kpo/TJ65DuYTnO9
TyuSEFYd2I50gYO6PU+TU/tf6q7/KmdI7QDXyjQHND+UuNgkU0UWNOAsJ7Za8TeUog3o+7VtfVxE
fMBDUhUwgSx5AsRP2WWOYGyuJlfa/gyb84TL5k+//V4QoXXVE3p+VcNGZrdmlwSbYhmXnL5UqlkN
KYNrD1d5aBzvM0conXCOt+7AvuJl+nrBO+6uGtyCJKsXQ6wx0tq8+sdIXuQt7UgIqYTenzWMelpi
f1a90B9zkjk19z1BmYEA+D/M4wL569KRAikTzaI37sSlo5lzIOFKqP93RERDXZVRMV5nJENFiswY
aKQ0XDFVZDKV0E03GJklrkC4++m3hZVcletaWssZts03SJ2EwQBY2+r0kOU+kv+sD/BobhjHioP1
cyW9GsfxqR5H1wcwvbfcdxtHrSKwlhCs3wsvm6862DYJEzvP1bND+wchxWTMkwjbT6g8E1gHOSKa
qqMw4RD6VrzZTLPVIDzmml5vTeHJSXw5ReVF2ewZKYT4AwundPD6sdVpIkay1JTA45xNX10WNx3+
Cv0xUO0yM3DVel/j6TfWAJgVkoHtH1xM3RDxEfPn8aNB00q7pZdljBNX6rNCpcsJqU/R9bMJccyf
pcfPW90QkmIvwBKs7IxXovUhOdxsq9YBY3FPEWJ4PSPJugp2ASaUggIonMrBIqCyx2ykVq8qv195
54c2XzNl/s3xp0OwivQyj6I/3egnOuMnqwFDF40BLf3B67eZkYoCh2QcNApK1cu8TFZjv1z462nD
/GY5vxM2SpekbIBRMExwui3OWsvzngf/dfLiYcgbMUo8vq31S7GBTyZu9IghtusKs1ieXtOIaO27
/3vLq9Rx9ZdhRyS4KyvTLz/4+p7L/2dQLgLJH1y3GGUn6CiLl8DNwHp447Ce2WlyG8Nu39/SJZfL
YlKHzOB2CSbiD2FiU/zsMfJ2ovQne/SfQ/olJTBOLsBM1GktTAHQGCbwDz7773B8vhhMUkUNCw5r
EkN2k2Tk7xowY3+vFwfwgmKaL13mVHxHLkiRYjEtBlj2aIiDXHwiYdMLkw/kjDT3F73Cg8mz3+Ea
mLa6a95F60b7E3okG3yKGdhOBlYmi2lIhjRU1Rs6OHDZElscgFI8i3wMnD8zdUqTBBRhQtofaVK3
isnwTMEIT+7TvOL0pcQSyq1gvImlpjvT8OenDjDPekbCUydV+UOuNcGJhnlobbaH5OAYTRBA6MEu
B1mylQudZFz/NtHZOxHu+tjFyl1A00ndRP58QZhAra/OtNOjreqJYMLa0armM0SZxk4wuy742ysP
pxCSbg2u5KonxAlpFiXP5HfyTP1Y2dfbon81uHUIJdTn7Ugaoq6vClmmbuV/98t8T5CNLM43OzIF
jcz8jnhuLILhta/r8cgo5MDWBo1qOy32dUOhROaWIroLVqyOh02ia5XL2FmHuIkEFJaxsKT0UrU8
tI/WkJnp6YqSyRSQaGMFGI1Uqvhh8pwM5UBTuTXj6WjRia/Nzyn3DJTifDt0kb9L82cGNyGQyXhp
uJ+hmrtJobugVVQ6lqYJavXUFTWAYAUUK/9OnHz28IXjgd1cjNroa7By0UVYv8NKTavP/erwv8//
6tizaDcsVRWTm6xlLxxeR3IIARQy8gymz3Xkb3cwhLUQ82uGBy6atJqzTwmSialV+kBaUfZ5EZCZ
w06SONE4lvjADHiZpuJBsnaqQQutGynXh7+amlRw7gsGiA5PlWmzB/Nu0jzr5i2ZskVvo6WmwOIH
AQo+IOhzHzTyR6kPoEvhY3nP1TswOe9wp+907yd35GpICFx37QtVyYG/Dzsk8FMdWcNu7Z1UL1TI
tcEUgFKxqQYDS6KFLSA5VZBT8LYMX3KvwWpjp7CUsntBuFpBvws9KrPukhKMWmRIG+kH+0zR4sz0
KsIJU/OTBRtgyDbYe503gXAtTecyRUqKMnkORZNaC5HLdoXhBQpOAaaJlcSx/Wm1gIb6RjfICGkU
r0vXayzQVO7yihyKLT6mUUzBl2P9NbJyRKQvCtpA2tOFF53fN9yW2NDogDdVuTb1ru0gyamlKi2Z
QnjWd8uCbD+3RVPWYVrwTZegVCBQldKhtMvA01o6exFt1R0mTVIar1SwbrPNJIHiifvYM31+pXqa
asWfEyZKuFGz1p6mJzkBkebHxEGmK5XvBaeB9cGKMNPe7cJ7gVnQxLxblyPe1nGLkSsKmbWYHCtc
UOpeoJPDPQVspozhjta8vyNyB7eWZDA2JAwlEX+NU9m2nmmzI+8wpJNngkueDDVRjXl+ioK9sIff
ihAeUsHlh+N0TouECGtGoaXX1By0vn1PeGRx8Zf4/MxQToD4aRmPGOMESbNPKqRkERxhGCXbGttr
khWGpRjUixM194b9RUTc3ysK33uKeJh8E+TiiQEhAedUeIME7ryM5793nNQbQ1tKN50eX6cXj2vB
eGHCoQYMN1GhFENNWpDuZ8nlRxi9f51x7Ysr/E5dZazGFFRvPzGiw2jFbfjC9S2zj3UMpDcVs+8p
I5tW2rIbsawEMFP4/tFryGLLBUXLNU9JHp89pNOeY0CUJsVeDpubXJ+LJg7Vo6g6E8nIE+F4f30C
oxHB6wSgLlovrt/uKbvV5a+nfTl3kPV3IJa+b4/pdafRly9nOlrMD8+NW9gjjuLGuxIDWglUVKrd
1EtfpOiOc1mp3rzAbTvf5LiWWtkWZAT/+Xx2hr+UKftBwdsR9e5qraixDVe4OxnM08gwmctLpdld
MyOIzP5VWWK4MbBQzY7f6OsTYA9SrIeP40bgjcH5lNsSSaY0gLjsL2jgOKimUDAg9vjVGlUlFPho
ZSZrnCLPzyI86IcepWNvaoq0+mWkCXIydUK43jLIwjFTCI7k6hhPwHCwoyzP5APncuG0Sp+ONpK3
KXDSfKvxv2G8v88Mxw5ORdP5yMLwlib7HUllizIpzqt3fREPjaos7gpLnGiJ3CF799/nt+RnqxRK
6P70ulKM9FzYzH51/asSJ44QfWCO9Lj5AjLpOZL3eMVyfPkmjcXWFz1Tv7mM6DBoMh/IqZJjbpsW
uA+5h3T4oOreMaLAjiQx3xOmaUQ0MF9EKI9puYKLQ1hD6b64+ZuxeMlmCKvCpFIADvgRHQABLWjo
pMcuW8LwmQraUHM6cl4/CzG8HcV5M4jHFU3gyltE54y5afaJowNLv7FWc9WgmvgukCfIaJL4RHZG
6N7NsZ8kB7l+BEOK/uP45Ymhsl7NBMw2GURghavRZrDCsFfmMJKde0yxlHEpoWN1NmC1307FaWss
ztuTqqFpwTYxfEHYnh99KnVS7lvk/2iVrpwZFjTESHgs8fsvb8HLyjWFjD23Akc4U+AgHpdYl/qA
F+wYewaPiHquQfMH91IN+i1fW6oqjKQ5YfooEusAetfREIL+EBP2N9o4wWkGQY0Iyw3rBJT31khA
I4iANbY8O5teTzqrGm0HHfUqTbO4tVGZmVIsrAdGnd6IySjCYuBZbTDNsYYzLZ4TOF9c/pEAfNhg
jjJzgwlvykn5uww0+JixhYN+sI3w5VvOPQCAm6Jjwl8dTUrRXfHEzt9u2dISI/pIexHCatJfh+Kr
zN/ObUTRrmRKdRcaXAhBjx6szhOnDh6roATT5Vp9NsKM+4Xm+opA17bG884HR6AfRoEHWBKWzVO7
6m4dFjg/tMr2Y8HST+FUmGs8/XY4Ds9iIRHm27N7Bz6hw8JVvCX8E/ekHngg9rXNfybCGFEf6X5A
Rgs9igxvRQ9xidjbHa8I8R2DfWwLekM+dVOpA/zQKnUKh0IzKDZx2Q+vVbYZqtABCc8vNP9ARCnq
twcV4f5pjvo1k33Ji2sla7b3+s/bZ8aGewoERXyvdLEpPdq6mEUvFZeM88dKcseD8xsMDIkw7gB+
9gOGOjK632I+p6rSMlZW67HfA+EB/PoPsAua/PP9iXIt4/j32St2oNejvGEjhq0phf9YGmtDSiFo
7dy0xVFzWczN0e+YCdiKb+pGUKmbFB+CQ4nxBOc+sCTTJ7pYVuD7DOY28bgo+h/Z6AEyCzmGRcgU
xjsZjSQ5NwKHCLjNiF7Xv6ZXgpSlluVqrS1+m89pgp14T2R9zuFhNXejgGlepyrgYNTJswTRz8RW
Y8iiz/b6/48b1Hvu/18Ty8FU76fjVYV1XvyTkSz+mUUymEW5j7unR0IzeInHhBgtMDcz9upFMQc9
uGoINjEsRryHuDM8m1+sRZJ30TQRZInjUi+ggghjlcuX0C6hDXNmBwymur8N2sQhQbkhRsgUZh6v
4rwmjX0lHMOOwQyaU8XBQbZQBOplTj1VWTdYzwjnKb9Dfq3aErFiwsJznCd47OISycNcIXVSF6ss
pOcurEoPrRkLcGCpcEJoYpPPVbuZpWj4fcbQcJtFkJpJM/PKm041+sAXhz0J1/+7jxinvyTb4qTI
S//HAq+1S8VuXZaUwaUumlR74XEkF6tmux0H5LP2VaCdxyvh1O3OA57+a9V3STis97E2vvH/FRuq
br0Zm/eXvB1wfv4TzFzi5Gailg1bFplRegVw9BBLF7bkz2O+Jfhp/LskZzs0xLf6TmOegumI5mxW
fE0rW0uj0LR3Z90vks5Yo56y3txDGUpz8QUID3eGUMIAa4qFxzNwJfI6hJxRHtwjETZpAUctY9nf
foknuZQsVBVxlv2X6uLYRWJZnS/48+lF9qfIZL+lEn3uMiwOf1qOBYLeLoAFsFKXFIOXNtXTeFFU
4ygVNW+ovOJiDeBeBW+1qoNeKhoAxIyDBK+eDpmM+HEDzfg0N+7A5waoY2XwinN0XQse12gcbrOR
8O5HgNaZoJ9wLSvSqlBJVw0okwwI/1QAIxh88nvqz/wX1QDQL/bYQSbbiNjEYt0c+eNvsw/ea3EK
hah6R+ub4Y5PMPMiSi2tqndkQW/DfKB0uog/h2+zWhDASBXsZBCXbGZXm4q2A0hKZUw5RbSCvBHE
haF0tUnut3j0CRSfkkyRg2O0fQCR9Oxpv2U46qGSyJNJBB8/Ai7rcHh9rRJZyER/tJ/A8xTjZy2G
YaQM+gES23MrACKboxTKQ/JG1OGPe5hXlHc9MuHsCVlBrx0pKRtsang+vhSKE56pkJ3AtZtsvoMJ
Qjv9hPlsoQeP+W1/Iou5aw3OxIuoEujHco083OmL5Oxx78DWP8pmgc5Fobj3ybzXfMMOYmOx2ak1
aESOllSFvOm40NUvpZapE4xgC0SxE6q//yIF/WgDsQaHFbAB3jVzpG8wzxfsmjsrwq8zWodb28AC
D8P6N02JCMxoSsYgrvl34OZ1mgk266xwJmatGy9KN39w8LkJGYZ9MO6oNPBDas6zMlOjY5ikcQGB
2qNOMOqWG0NrDg8dcZVyz1fiihnnEfFKiS1Hj0g5bJOPZSLtGq7DJIiLJNq+YsFi/pCjCvjTCq0q
gaNs51g+s0op4zMDOVKnPsdxR80kiSynYyJ0xBpqMEEQ5r7BhogQabsGenrrU8GPOhBx0MYsRsvJ
G8qULOsdE7cKJLzh/csHt05rKv5HVDQsf8yNoj2Ii/8n+ff1T1WTJz5jRNVEI8DvwnG3AzTepdYh
NDVdAe/M0/Ki1N9Al5UqXZdZls8Cxmz9fOQPytdnCuwFqLgdIn+dHNeXKqK6D9pyJ3urKaCtF9Sz
p3qmelJLGiVyn41v6G2FqXvRBqXd1CCQZ3htoDm99/d2V9hZwbVajvMCm/7ZdDBVJdKxePqnPLHG
3jAWQwrWE7Jg9RFwV71nJimm4VtOuyIefF7bSguEcueVRqJ/zl86WXfJ5JVwfPFyuCpktUZAEjPc
BurBJfWMw9RdJRpiJBCWLeMuxBMhmmuSU+s74lNxmXaIXsGozw2q2ASW+5ZKE2ebvmVKSqCv3A2c
ZmTo8ywdcOSCvhh1NfECXoMaok622IQ+djt5fqc5JFIk9zkMTGVINwNL6Q4McSE6Pve9ebohxTH4
qfKUbaXLfaebC2+S4576fT1jr3Xsn8IMkraTLWkqzGdwhZ/LwW805trg9IOdvMg8JdQWTKJzNqor
RZTGFb8aKQRhiIThFCZYT1w8tjZuJk7kI5+rdNQIXAtOO47zwwEoJ0ePFrs1o90E6LyJrmkKtF31
3HIleUmtO43Op3THFDZKsW9gYBQOg2AAdd/XsqybXMYnz2dQyHhDOd+KOlqT9J47pjZyQMeP+6vD
q4H/LIpBFX/TUT0/+eJdDH1z+7BFmpaIVl+3mrvdKakWn5geFMcqHbE9lrgKHYwyu04VoiBIcjs7
VGVLjFTONO7Vs+3bMHkgkZ54Xtmfm8kBqUfzOxesK/Gaflu10gw8iS2zxx6NjOHifEEHlnlDXK6m
o8iRWIukRLAuhL8HcG4xi6YmMqMIPsBsHom5C8oZt8FtHFUDjZrmw1Y/f4QL9zs8E/yt7Lg6G9IS
C8ZyD98cbZmXolrnrw4Bmz7/mUafpcFK/+2mu1WsmIgc1gqfTtP6qLUm9LO8Uo+Q+ep6v18Vfno1
0XRIvvHzt3sq6OmHNFeXFVpGgd9jUS2eJvaW4m4OZjDoGJiHzAYH7uOXWx2GIZjZJQknWlwshXmR
9wo0DLToqhtpKNUd+5n6OWwhgyri3Ld2PCPxPCqta6M452GnzsEapUpCWL8hfMjdm1GVGSWgD7pa
4Wliq1w5Rs3LsC7i6QVAbIr9dfY35Mb9m9X90zhtAhEmdcMA+VRTRRNZAENDTp1++r4Bf/rCGIM5
AGPyM7a0AUpKWfmJXc+icTbixOU4AdrkzMqbLLOjYBjO9QdUg0mcWcOZpLL34EAFD7L+nzWwuExg
z7/vYaVbXhmrL0n5thEzQqsyFWMv9IArU4B6mjblPXqOhOMYtgs/2c/Fq2zBFe08TFErnD5o52t2
k9lN13p68JZv1vKs54exGGla5jVPKPnTwyltn0e/h7fi8FcX9xuUbjT/IDFRYTuy8LJJSImwJy/K
Z2NhDco/iW4bNJ5MbidRMWF3UbCGFLmg1vpVLgcePbvVXgHXeYH0NOMKzbBTuJPCoa+t/ycn30Id
/whdftQF7qv52EGH9P6mSOXGLnt6jr7YYFK8NfNFz/kxnalIz0a1ve0aSUuId15UfDsyfz97s2MI
evNAizVT61wuRVOFa048L3Ad7P15cGgST2kzeUM4TFm4mDcVdqe+z18fFGa8/QAeu4K027YApNk5
EirR1jHjxYbWJj1PumLqB9m/OP1xvOEdBrZVqGy6ys6x8fs/YnXJsTTp3Bh6TFfXZO8evkLM4IdV
sA+to74IPHhFV1TiOHz5tXG92ioGtk8rSx2gCJdliKXFSo7NkcbTGt54QJL6lI+dEZgfrRWouOnq
riwNKNhfZfyMqUpCuWubuw6ltzKYFUheVMcTni7EJa2lyK132w6HLrnj+iNpH1fuIkAiJV8Bc4EN
rg1TG0H/J+PtHAHPbFgXrNALgsLoGIiBRleHs9xvmPtWLZIw521lDt3XzjSb4MUHGw2vwy/ipYJO
N/uU+4hZmUi/FDFnprMLcFqW6jqoXzSh15g2V06cMJ01a2Kdd9Ha7u66Ldo3cKwmVWbe4eBY9T0o
dMkcuzMuEtY63if/MCQ3SoN/uBedmR9I9TnIC0oc2esB0czWR9IdeU5euHficBBBroNs0DWUFDPr
PHw8v2GwxctZrveVtX0AUo5XGNMzzOpPl6SpfNihj3uTJeVDanA3YNpZZZ1YtKSJxGEVg1/M8Rms
5V02f1SEQ/KQtBewXSDs0xfsAEq5tqDLDrI3fQSa5SJe/5OELV1axAoQaw+IeosHsmXtWjs7YHVT
Hx77mSOAr0xzZ5xi3mTMo+cYuFPvOhXuQltrxbQbvIeZQlFY6WDYajsWF6GsMMK17XszAwhlGaDO
4LhlzvYng7ISevxtOuiYc355Vb506+/AJ+C2T1IsPnb++W2QrD/xv2wPHNJR93LPJf2zzzI+y1Tb
AAfTXPQSoU5mVv/Eyi1w3X1+F0PVPBzKRDa/KQjNg1m0Ic5eePxk/TuICfmTn8YsAAKOfcREiaCx
CzPYOWGy8varjBd0epX/8uhUnU7N6Smt9IX/DdBOGGW8NRFQ/TnHhv6f9YGysZRJJ4biyKt0C0wR
a2jxdG+oSC2tK4abAaHX9dqmimdi04c7ml386RlGj0bfdOPq+C2DmnOs4PNgYi8ciOdnSweXhq5K
EEMw+lz7CFt9i9S9bRMxlqHslW1XrOPuvEr6FJfw90dskVRpCcqkJXZejzyFsyBCW1VSkMBIOZRf
78fzBgOhDfdMBZc89HjOsKMZ8f5BbQvNmxwVpOVJTnPnYFtSyMzexrsnnfVatXvPGry97lUncrjV
RBr5L5c8NyUxhB9xhr6ofO6TdXZ2qNUVAqkYmCRubnwPf+1jvNRiFEtruALdS6JJ2IC4+Goq7kIN
76KqwDdAYQh2KNWOwtn5Z2NJQeWcHssBM22axq0O2O/VlB5s7Y3j5cd8TtDIN42nvDT5wIT6pApn
F8Lu4I5VzSAPng+BxWvaXb3cEKftHGjdczcEdkN4rY+KkjN0Lr19qiJNNEI2vsfXVQkcgw0VjGPd
lycB5QC2w0aRCcfmGsQDaDHfjx6zTMkuZ4mcAoFmtvmdL4ebDY5AypcHVtWIFPmZdFH9xkv6eKop
ufkRmY1n6kSJISdHum88pKKr3EWZVO0P0tQ0ie87OUt+hlcYBl4vnamNQtkQXkqtWHUESjX9+rC+
nnimxDx70i9i5BsWTNdPDusWU5BVYmicZNofCbeJuekUC34tABlkQnCYtyeZL1qSVmvbSwdekvdO
GP8qnG1f/kmw+TFvYn9L7uBrOw+J0TF/rpteJeAP8gmlITcPKzOzbeAhF0+dEtNXOCayuytwRrlj
CgrItR7axnIHFTd5YiB3r6z6S1TzVP0xKZNnGMlMZI3Ez4Y0qutFrBTeOIc/NMqKLLv3VFdME6xZ
1FGwx+hNYlpIXh8X9EwgcOoimUm87eMxT9ZMqotruiJK7AyssbN21WP4wisRo3EIJ6SZWixPurgE
B9BAD61Xuf7kEstk7WDsyLOZHOiBf92NYrG+opcnJgpSuS95cCeCIyjD7ZY5H4FsSA6jFpEZob6r
fa6YoTTfjySqGYTopGw4O+ToumRRuVwk7/X2nO11qd/fcXCvVMMOxmtB7xrxcB0tLiWANMHvleDY
feUk1HQPVwvKnqgrgc4nxxMBovh6EtJV30prE/1X7K+YvlM495A8fcc3sqx2yq+ME5KcHHr/5ez/
Alj0fq9BS9OAJ9M+jJNI+CNDq+X4Bs+isk4BSVBlrPjuWtPusn7RTV5YwZ/5HaUjN+sp2FHpMujs
q2Au+efP0U47yhmSRSP2Spg49buRLTpiR95Hl6XGFWJunMcpytEzxeTrtATlu62dqCbijxyh6uqF
aJbdFENrfj5z9UqsT2EQxui5aXjUNDnEmkGb62sDg6ajez9zD+5O1rhNnGX0ShjT7x0xshC6f6DO
gLytqdkySjBvDVcuB2GUEAOQi6LrpVwfj9uTYFeCAkFov1cDXHa39/GYQMqJTqVrzvoP8SUbJbWo
NEIL8T2HjHmDxXlk11EGgp3YvV/AjuQbMX1JDqQjkOHSOxy05NljnCEkzBmkEnPFO4pVUgQ1S6gl
756XRJpIltVBevrA+9HevINyxmwh28mdFkY9ZnkgmtBBfzvX2d2piTCHjFXxTKQ4RUowfjWbBp6b
xvWPuzlC7KuKqeyDBtATg0uJegux/fUrphi2LQEBNYz+iOvy30dgLAVJE4q7C05jqbsk832oxP+d
hshHL3tbZ+eamINYPTQcQcvBkTmk9cxb/x5ys27nrOPGPmuFRA8QAeWL3mM4AHBAlZYQDjQ3393C
V3BpAxfAmukdMGKjBlNPk1/J5BmreLlZnbSGEaEMHYgabDFgkKrJ828y4YI25g4WiD8caakGDtrW
/G6XNYbCDFKItV/hEIrytCx72CfmZesDfuBI6MepXEhRtXKpcUu35rVw1tZFEz+KCqM6Z9WdI9IS
T/BWfrG57LnavZi5o94H8vdgaBzstYaSh7vu8EU4XpOSx3mIvPkoh+DEzYuEcFmE7MJqJATSC+4g
xo1+6yiCZ97Kw/e80fBrUp7yF+aKiZ6F/8sliD4mAywHL1C7ScRgjJl65/4UNJCIgYdDkgNomO1H
YMxtV4XoyrybL8I/GsQtEGDdDlMrft50qpeDaCDRDsGgYs5Envd0jl2nt5CP6/Ga6K/wXXUs0cN/
oz994Q9qm748tSHVp7NYbYTWRaAdl6Yk4TF+0/EdLp2f6EZto2tcAH2cwT2kuq/fOgUrcTn+GDFe
NEzo1pbAGpf+N3SgWktEcbMgOFDxHyEt/fY+S1uJxtHZ5YbauQz21G8TBrKy69d5bfHLc6K6V6bD
+HbYD0Aav0YDsXxPGvT62feir1D9nM/gaNQeOxHqrAEQvFdbuGOW4skJC2C8lZVSvl8GTTiEJrEf
tGomLwUxDb39//cGotKTZA7ezeelxEUNGMla9mqX7FINTRkzRWd3iI7Ct2rpRXTpgrXUzDkKbavf
vI+5Vuv5zLaKYoKNS0qZr+gHKFvgIqURk6Umkh3QEaK96BDnJH+2wKCAYodeD21cA46vWBNsTrj0
SkE1pGC3XBsLcNQQCsfls157TUWXEkh7lMxpEJZqw6PzgWxFBqoanKH98eqrLBIH/3ifd7aIU0/2
xG8uxQU4D4tgxDqZUAMp4W4k6NEnPHKhy6CeNWzhHOk+m1vmPQ6Ng6CP+isslcf8Cpu27JFsemRr
PLbccjUcSypnaJ5A/N6i337myCee2liZJdwFEA5dg9sdOLumWOMkER1LlUsIyWbWJn37l/bHI5Kp
wtQ10UoZGxVna0/rpYJv9LHlbCrsoPaEpF+ccg0PWdimekNJhwKqGne8oO1yFUznVIIL2GezWLfk
atbaxPn10QHdICU9nLGIWh7yWRnSYB4d4DokcOMYCftJ7V/+uofJcxTc3PRnbUSfjNnhKFyEAm6u
/QmzNZfgpE2jnC3c/se4V83P0dW8vAhJmDPAiAPN/LCRQN96/AE3u7BhHGy5HLj8v0H2HWWKXMgL
BriQ8BoVF5jS/83JNUtuKT6siT+AvCAS+Szm77ktpHEb/ya/5MbW3vZH3I3Ec0d53DAbGOkNXjfT
om7TODT++LGr5CL8zteL6OXiRDm02Uh/4NDppxfSbRz4g5+4pc8/A2PkKjU4dax6gUUKyXRh8SLw
EnA/4a9Lvw6Lf8pV2bIzhO2lbt7e5Tu9y8gIZ2gqdt2FW661GZJjd2OEgQEu/QRNM/aP6+HF5sL6
v+8EhKK+iQQLKOPS6a2uUuorZdTK5b4Vmadh0gOldCmFdXk4JKJ/pFnWTDTHmVF+HqvYRJ9U+aVE
bM74kEGOQmJ6J7IJaAB2M0Vn88vv4sozSJri/0ezCBOtVHPEdtY23cuSqjqEVFuIRo4pSu/39AfJ
iPOcAjNfKVd1LrRs62HWDZyR3f3vwieDnY/gBk+w08Hh3tLqsPegwVf08i4/AP1LVrPzioBkH4Oy
jurpUzTaXghcgNN+KerDJceiIVQSk1YLt/Xw1qoAp2nxB0Wu3g21PrIIQb1ipzXSQzMD6+5FbS7v
omMF8AWXLnBkjP2I2IeG6I3JaJOQEfRDWJ2JmpxQHA2Bi1eqQU6L5qdwNjhZ6YIs1sM/H9FfaPrn
PgeIlTkCn27rsCgnb/6+MBZ7h5B+R4xZ9NATxa761NxBarRFzno5WcICn/pWBhhyCGxsaVPRM4Gc
/DXBG5NhkhY9njJ9ThvKRqV3YLnWJYfMz20q7DW2tNXIwg5uosWVUbKZzep/UDM6mqQzyc0c4cd1
/AtbkSkupJh2dbKwDsCueZ2aiCMsWqPamjxwC8pHaScDcxRnK122LnQfwUAOX2avF3y1JKsY2ZXc
47QMa1IATXi9l7DPQmfqficyy2OUg2EJ5Yxx6800ZEHoYynyF/4x7fDjA/znj8wIYEy+HT8XS0SO
DgRfKDZrm2WQRyuHpQ6WFf0MviLHSq8hZC+DTsZNMzfDBZd9qWo/sYRjZk6egLmaAaiTXb8YHiNS
Nk85VUdnK+wYVZuIEjKKTS+WbSceIBX8As8Fvg0qLuT3e3qKo+nSOG+IFJSnJOlRcM69BOzFsqSA
LQ7k8rGuza76s9NNSFQjPDdLAgR2bazouDlRLr7U2Hj2I3U2uEhNEHgzzcnkqAMJzWV6GNPosPXJ
sn7nH2KBVcmTojX/YQ8HaK1ukOgUX535Veu2qIADXIh4PGLgWatCIUX8v4sH+I5vrLQ7BNXlzT9J
frghplVEwkq55FVytZAuLcb4G6ToaBlXrEdHmx0wRI1csackg8s/aIpmCZWpWLLTxyvz2gyYDB+u
PHlj+LL1TbwLz5oSMGm8OyUf4U3dwTf5U9kla6RtaoaTflw8luUq9NPRCm9M7uwtkcDYbrGkRRl3
Tgr4Q3psh5sMp1IFUCFE0uV0kJl9xmBNx7oEjhJhm//JPddv4UfX5P539A10ijBziPYnEKcS8Y2N
dV4ZheMWSargGpl/K89Sr0T/cJs8zVqWmNbAx+LYXvf22aUaP9Uh1g3I2q2CTxF/JHGaiu2Bwq74
nlV/pfa6z4zeMwJfLrhedd2JHnMaqdFS8+W0kiNlWerWAe8oo6LkgnrRiaVXfQuQgyirjRTenOVJ
pZXq7o9Q6yZUdpXlD44qELza4RrSmjGDTQjH0STRWjL/gutFVHh5ZUYe6xNuvrn9lyVwpGMTXQNd
c6yij+IVIz5F8wjPcaFOUoIugY5CA6+ad2qmlh2g9gsZ2hLsqHbLbJte8Msr9v+lGwSrkbUkHsLg
jkGEMz/xmMjs41K8+3i81Kh/uEwNDRUS3t0VEMkifNIN1Zz/7Ju6IDQHoJVZM4+aeCfQYG3PXLH0
d4/9qmyGWW9AqpBndcdn9eGwTUbzFBuKh/FVlj4b1cDPz5JBX+7s5sh9zfKmuEthGR9wyjTJNbDg
UJ0/2PO2mf8lViG6/VqOIuIEHHHj74QqrLyt3dxVWS297/r7fPI3MhG7bWBoRLlkW6kNIParizi4
ZOYF0o8Y99wNKjkcaOCt8IBoV6z2SEMY+lMmRD3E53d6k8evMseW5KBnMJ5rd+06FSxluDHLm1G6
uY8++UBCgJAOgGq6Zl9mg59B7UHOkXAagvY2Too9M3leC0eDgsKyelIBLyhlPP0fs0KGcrwo3D/j
QV6iIGP4diq3An2HJenBac7f2WAbguZHbzl+u0HehDeVuVBCBhldc2JMIhpPjCIgSq6Qf+VazXCk
RWUgw6HHyCRU+PUxQvfml0r4yX4LAujTOIk68ZAb6VY3y2o7qpqExb3Q672uq9Gc32BCFOYNZ23d
99aUaxYQ5oJZ1Ig/d7RhFGBcIuPoVTLc4AJkJUXfiUQR5ZWYvzLhKFPfIbRqgykI2G6P3X/eRV06
56FCMXSAD7zQ5sWAsPSt8PIrS0A6C/gODZMMiyTvnEAEpfAYdNXE9BZ9ePUSNAOkDe60T3hYskZP
+mUMxPpayjaPHwAZxJ1ttD6+wZlX5QLxhQfSkaoQJTnUnBmCcp4QWcYUlWXWM6GGrFjy+rZnVZgy
M3wNdpJBgEOcA+cULTt7UiNdqq8UfbR/giHfBghcRs4JGCRJPy46BlvqsKTRCNBmtJW6W2NvcjWa
RB0uvPrjm51mnRmoW4dIAmNcOPz62oaO1R5gvraghTqW4T/yEa+6eaEPoK5vz2XM3QVQNRN2cdLf
A5lZkSXdf3yrLxnURFtO4z/CbsagGj/TAq5yipn38/QTUVOyV+3qXUmnq1+8LFejoEoBhRh8PZFB
AWszaXlxoUZnZEDB/uJ/VmgsqCmUaKvVNvo2xYoy1UdiwM7P84f+qwYjGGZZXh6Ejsr1ycNDk9DN
/URezoG5pwXVw3cbKQ8sqz7s6UEK8yeqvmoT4ZzLtBzhkkXdyPgiNHaNZs/UWm4wGEm4Mx5i7OVJ
gVdmsx5EeB4pHXZqnUXxwYOs6yMddvTpDm+IsFj1hgQnDLOgN2maPdO0m6we8dRCqZ2PAhuktXXp
aFAtFK/DKgpKcz9UaWSDsgIXez2dwvraW/5fm3MdQKSzpu7eRtfv43qRDfILC4xQ23i6ioaCbVII
o1ntLbiOtDQIncCykQIIC3NwNX+CG01uTcgI21eZF5Wl4etnwDUFTCrT5xcZO6DLfrPXxLnETrey
/sjFavUwk6dCwQ2ClvlGYTgej9gwrcwv9Y/OMohh+CrMj5SiGX79oAWHqawj3cxmo5mCEePgvDJs
OpUyHkAcsRJvPzyvLlRA8oo4VdMsUlhGWQtlKyzC+aZaI071SArkh3kkpHJn6cuwl6+1JrR/5P4G
ACq8xbpWLCVtDYH0jeElqMb4Nynv2yGtiftvG275MxysBbSVX07Hn3di41IK0ZDZyCTe9z13ZD5j
EHi4U2v0D8+iK2b7GdONFAwR93S7DLd8Uco24dYL0LSsGrTiZw8rZMxbG35qQVGRcsFUnOtTkyNi
QPChzoXnpuPzmrrKNR2w3fSSxPfFTWucMty1J2c1pH+9Cv+TsMiBfh3EF1jW5O8oaw2MolDg3m7d
HxJxJCu/by2Yfa7Cap9nNEdlxqlY7CJ3eX/IstEq2tuRQisZh7sweTrk0EaQkxo+WDtdtoMwGqd1
4yrMcVmH6p6vPQQWUgwU3/9FAEN3+9DaJeEYouL0v821fIJvBfKvcKIngnPHbWQrPySP0CkgBymQ
X1mWRct5YXpXAVkvyF1wIVxmjb1oxrhfQyUjmvfAOeTB4OGPQQwiDyL7igyCORwRBGIFtI4mx5SB
v7yUe7hCsXDT/NkMoGsgnRc78tPeBCfSspDoARGkx5kHYE8XjQ71Xt7VFEPd4c+cZu9D7kVhzI44
i6Lqvy7DxCBEUUzOrdMMRWV1EZ4xRtazgxb7AhmB4eJyoGPfzg9VutMY8iVqSq3yF54X5ouuAtJg
y0TD6jhtc7YVlySojmItqYi0zJYo5T1aMNXFUK8hm5C20CydWH63zotZRKPhVcFXxV6kPPAcpxt3
65zip/OhV2923pWic1PINSYL35m4jngGdKXuW3AjpnlRofmBRN0V+rukBmXUQZZEi77x3BcedKtP
YZvznaieqqe8hnJX3lxci7VDQe3jQ5rVXAxhfJqZWlJzUB8kJLog8YsTm/hbkcR47tcUjNjWmSpZ
bmXQb3ovpnSVWl65rUBj9qxg89Q9NczJ+cRcYr1yQ7at16JSL2zci6tnDmifWg1gqSvn+8KnYZI+
MMfA2wmIHgms5KopwYUfDn36FGO9EOID67M+QWSx0N+grWuPEhiRO+poXYdUhaEskKWh+ZsRKfms
GtLDsZYfT8geSOiIenNs+bQrrt7zUZQUWvV1PsqCoOh5J1KCAuE2DiWLpKkxRakRx4jRiN28QNI7
JXxDVY+3vz8QB33S8ZQ4SPCfBpkZIdiZZi81LS4HOzEPdVJ1y7I1/PYRM+yPA1PlatDcSJsOJTn5
c47Be1CM4tvS6eGJTEXEvCAnQnD+m7xZ5lNg2dpL03BS4uu/eCuH+M0vGdJZzuC2z+sik7AiReW3
b/P9ggjIwgoownqD3zq+jUwxGsOfTiDOifG97CLORTADpbYx0h3gXOt4Opu3/ndZ/5K0V2JPfyxT
UVY2GsJtPppW/j+1wlZFdnmYE0CyQ37gPNQAwb7E0mBrxwSLonmzn8wCEDqoE5nLZHT5JoSQZqML
PmG+gxk27Bd0XU/fahImg/4RUR1OvxdW5ROH5dsChRDgd1CzH+DsRb3znFyQukXYpCwdQDHTx9zZ
koAsC0XoUvlC3G2kxKX2gLgGRx/5qDOiiSb8fiy6qxQ/KvNklc3njEY4+2lA8+puiaMNKDyLcLzD
Hru2SSsSzhIc8i2v1JmaZvn8lo/+8OHEzndb3V0vaWl+W5WN3IbhpKnNZXnXPMb9ZtueD/MDSKlg
KM8YVc/JO7t7xINlE17nq3cZJ92YB/S9MEPNEHQqi02MP6n/6S8hwZXh1U3DUlCiVrZTZKua8dPe
e5aoVbMo77ksDBldRpWTpgPEZxoFX+1zPm2JLnasSOagImaa6yDleeGBKwohG6CtWoZ0AHr0Zqwc
jS2l/1DcQLzRtU12BWhIB4Op2Xnx6m80QbKynFCP5WcZIGhcL4vrP2V4WD6wIq6+EYthlQnjxq8O
D+oxSvyagYMCDjICMzgsThdaEkveIqWRZDHVXTfX6QE3CBD7sl3dpOVyXMlHR3OBH+ZSq9at6QDL
7KKiLOpYa659WAxMO1HE7BECCKqRJsufwLpd7QSzH0935PjQfZdtAZ8P8ZEfRCpbFo++/AP6TzpZ
bpRQg3RHfF9yuUQxhiK9RnBUnGM3tg1vycBYfKsCu0FaJbjeWJ11py9rXocJUVvB5O9QecXzrG2m
NX38F+MMK0RE4x9mFb++LkXFwIGBKOxXcAx+p/5Svb9uu3oOWAT5BEz1fLc9H76FNEje1GMce463
5rK+BQB2CQ3GKaw6Kgk4aCERutbG7oaB/Vdz2Hrpmwv5hgNTPS6BYujI/M9bYJ8TJzhkMwKv4I5C
vT+B7ao09ozPamlVHtXzGmu9BcOk0CYU7W+C8JPpzeMBnim0vG/u7vkcmAt2IaTARE7XotHzo6WG
gMG05690yzGuXr0mGWUVzoSPFU2nEdRhkPLifCv5jdg1DBS4sX7wMJYIBc+gSum+4cWHcv+LXX0T
Jnak1vif6BE1na9voRHtGZ5yD1W29sUIuKjdHPLHGPXU8k6XpFzXzLKiB0l+iDO9mYYoDG0PY+R0
nOeQPgDeENlOqz5INtke3gmiB48XTNdw5qQeBjZSjCsGfWrXZubcT/4Na8NSy7CKIW3lPw8Dx29i
VOP5cZKcWEm53vgu5fF+fis5Uo51KLwZEkJHvzmZ/q5HYbaiamPKjDEOsk4K5Qbbv1w+8aN790BD
V0Ls3Nt2brtpDBR68RB9SffeOtSN8wJfAK0gHJFdVyKXCYpdIHbSk7A4NtwkXKNlU9g34zhUvCDC
5mr3CS3Gvv4Sz9vb5TL0aMMmJ0kOn3VbO0kjhUnsOhJ2ZrlldLlBitUTnFxJmSFR412D9q4I93ii
oAUIj2GEFoy2Z/lpX7An9qTVmOOULSI8Nnh00aRApxFfPu33wH7PlGihP6cp8tYKEP4gJSK07/7c
2+f1YMeiLDWrAZ7U/05mLpMGHS00Tw9tgODFo9/Gy0jvoyGwainiK7GrtZxNDJnGD1hmsT/gxxc9
G0KgS1PM8a0woHtvrB/iStRWWfE/D90vaZmx0iWa5jY5T9FyH+gfqdlrKqX0lKwbWv3Px8pPaMXt
lXDm/JRyEy1Yf/BPIocJWCHur2S0mrV4cEhQ7bZdkY/9FlpFWUWFP8mtgKZ5RxKqaI4KdgZDOa4y
uQHUwbZfBgi86tNPHjUZ9VXsdjLkeEnIl1J2UySWI4aMSO919g75zAGmQER2uvzmGDtofuveABMi
bV5I5nUkJKAJMc90vLyzTMUlcx7Kf0kg5BIymRUp9mcPbcy/+p/gFoP2yGa9CV2UoyqHNWnXcWVd
ZypX+uE8/KnI2aWmAAvDG1CJzYYlRrqADCJDaFWOK52d1DAVkSp82B1XCHt/kxd0r5lP82wqESH0
dbUvuwIFF/MLskDaURW8hxffgfbOK0EcTMuYI+WI4adEm9TtGbYrxb4CwycxMtguZxJ3sved6aJn
3ePAwGNINfaEkT7hU+wfz4151ROjQbwL9X7JGCHME7Pzf6aYYfvgYeGc77xeeMJlTIIaHw/B0dT9
3jFpdfjy8A+NUXkjPo3zoTiJBJ6g7rHiK3dMvtFFc3j+uMEAy2tq2FWWiYYgQ4SqeErV9NrIEuQ/
0VsAoKariqVykxaaFTi5Mh4AziMJTcGGIpJY4c/b252AmfYps7H7OdLD3iRpul1Jai8Rw44engC/
8B6JXyTgdguJPFeL+18fG3xmrdSclZe8gQzc1ZhDHMUyCXhIW+TWZKH/9sTthKSRRiAZfE876Md1
dAmSPRhTWbRk5D8G1k1VdJ35G8s1W8kjhdvQB8MAGGTcahoIPL4vUC0+nMPwL9nj1PoaURzPQkYa
DHHTG5AJtk5Y6eqOG/5Na57bRQcST6GvseNWLFnMMlPfI2Pe1vrVg8h76qnkC4+jKXG/Qh9fZzYT
cwxSYMFviOKJrJNeFS+xkFmWIN41HQTgIWF1FkFjpjnzljgPXL7dbpeEZxKSACiQ0FokSlShxqqc
Go7YfRMrOHppUAXaijLk11OqukqaUS6udLF8tIh36sGpLIuHqAWsSNyTc28jL1JFMY5av4zQCdLy
4JX+d5c9tjDFR/G4YSxkPd+V7cirRRBcwiPfLZ1DbPxmgVmYIZcnMnxWLT7l9bQG1gdJfQJcoEdP
4JRUTnff+TqivOI8rk1ifHYyGTDPTlj57ownev7REzmIUcLuwg2FUwt/nqAz47+l2ABfw+WYtGiS
jROURP+zob8/+GOZuIaySUaOk9qwMtfVPl/lAHx3+l6VYYm2G0dP+rmU4e9sVwj/X6ilO2SF9FPe
uA1rzHD/QSG4B76ZlAr9Cb3ZEJerWBQ+GF2qVwuxGqEX4KjhX88tPeIzXThNDMD2iOa9DlZr+ylH
30mWV0jusHpIn5NyJ1fkP4RysKSyoRC+xc6hlPqkgxvn3fyDKZOVAVVLIeDTefXb6c/bTMc8sN0S
GapNodYhddwU46v674vWjPldg+V8mVL5fSR9JJZZdDAs8HHEBBX6lVpn3rdOugw/SQ6um6yoiSW1
iUJ4cLyARRuNyLl6YeyS7pOjpZDziTJc1HgR8yW/lG2GsjRzR30CfxrEdIhEM65ZNKsUG447/TDO
FsAlN211yNwOBikX3rqIA+8BfF3tLDzk3DtKuzkjLvzQTvOTJYDdpCbYtlk2Bg6hZkDxQsCPQ0Ic
MXEb+JOO0cPWUyn5VFDmZ6jAJ4uyNvkEjNbO2ICQHMQFpmWPXA7XyHKRusIdmBg9vfUYUD0plbIg
pDSGTRD55goPsJ1hjvDbqtQccNjesbKJJp/uJvqWU4IZsJohW7bm9mx0eTmJDNNTwUSdKFVwoasO
W7v1LC/rw4dz58P+n+1LnGmWCy09b27fBd9aQwyHzqpKnAR+En855lMAL/FuvDB0FbRu7hX6OATX
uPcbEnA3u+iAO/uk7mLk8G/bEGxjF/Nan8vGEqLKLlpczXX2s/PP/GUKN9G1K0rAMi/nZnZk8hmo
f8NNoYWKHhot5z2/E2V8VdvoI/3+yOTM8KCvzlJBCoBK+4CZCKqrZl3tR4/WW76xHdvNkvJCDgWo
L4kg+yIvdjM0lFTvMSEh5C9KMbmdX6X9m3BveBxmU+9mc7VFyioyjLKT3kB/vbuwvoOacfLJVEII
7kIWiXLENDNksYEWWbq5LfYK2O67ImD2ZDN3FSNAd7VN57Bhx7U9tDwfQW75jJqmx61ep9ZAd6za
GCktEvwaGM26QwSN3fyTCjpgnguau1jlqwaIod492W5kMglDjr08NT7HbHDyNN+JDje+RTEJggP9
zVUwuUBIY/f2vj+WhzMLV07IcQQdLNpmfvwQU1nec3+qNEG5BF5wV9qPmBXXM2cQvEU9ADBGSLM8
2NAMHcsQqLrBJQpDk5EPcbf3sq32O3ASyRvnDXjdVW2jfZFWlHyVZv5HelJS03OSbA1lDH7S1l+v
tS/5CmWJ/iRhD+qk9CbDY2ypTxS1BW3wstYV3yApsKU4YGHkbP1saJ1pV7e4O0k1nJO1gJLIrR8R
TfYMPEaYPnASSqrcKA2Vw9nCYc7XDiS74tpmT/+7Xlbm63urXCYh/9H6uZfWpUOOcruwHZTmjtAi
CPN3DvrPSb3Cu96mFNraE7ALWGCavNhzOJNYbRvltUyaSDYw1XtCPLQak3/jlkTD6joY26o/Y2c0
SW0VLWJI11DGO8p0/CLbFTqW6k1IrTSccakkuRQvWGCLcgpA4GR6BdL3VwriMYOPRHfJ0PBUIQ8H
dpubFteJvNQVoaKDpvm+K43i1SD4OE9dvzFJUgi6CS8pKPTm1KM0MeatR4JJs+zr+k/e4X5e6ec8
Py40W60C593E8ZXKe1VScSpc6/aKrJkOkNLWH7BO7VI6E9mWpxzRZ6gGeSgpJdZmS0W17jDmtJY6
Ypf3N0ZEMQ6Zdnfoa2CAkmr+XomENnKA1vO6K/b8nx13a2Gvgt+q1LQTYBdQ/Jx7tyLo0qWs5tE+
a/xSatxdljAeOax1ag2JG+2dSKaOFYDxeqUOLfsy9eyVgqhVbzQi+yhrO4yyryY7bMlis7FERNwu
15IWj4SmaI9jYdMJROOekfXAf/DM7JtQhweLIp2VeYU3SwEShbWPxRodF6E1zvt+/Gb0K3osQJNO
/h94SFoN2bqoE1z3eJy1LSZISPNgTNiSbR2rWkkKoVLhj1a2x8Kn32LyU/LN3K3JL8+HB38853Yu
9Pv/l/R6KWos2zD73mwM+LeAcjQxQDqNWCSBRqM+rJWDVlztBdugGIQthKuQoUhCJdqnXyJZK8k6
AJDkPZPz0mLaYrxIdsNkObbEMdptpmXoAmYjoSwElm1vWIs+cuBaFMwc06STyx+ZAQqxVqWqFNgO
B5t2sY/pD9174AVw+/mZ9bcprCETXvoF7St3I2UcMLUe8u4/TnGnfw7LD9Nd1RM6456T+8/pBrCg
Jn7jsCg+KnaQwSACxDIVzG0tDHjXPikBgjLqXW2gGsSWFWPMM124GrS44SBJlOgOGZAxsgWTKwmW
Te5CsGrw1/v1mpSjHzeYMid3KS3nChzKTVPES4ceW9TX2RjyTkhyMurKyTrrS9oqSc4UFyRo/SKO
DMsuCiy8WQ/qo4zBmeDNTLGrPQLTwGnLDTXL2n/oFNr/FcCTKdBOfjmNZqgMffCIVsNwMVnsyqyZ
THJKIcstSTddmxOdXNnjMO0smpPxo7+MkAaLhMmxQRorsC3lw2F3nQj2UUobksJVcS7rjHH4YwRb
z/7LPPeqDse5vECArrWT66NxsxdYMVzYiizVsiRTiyYVR2Xsjy3EntHGxaB3+1Jj3lP+6VyahTSN
1Wq5HN58TvlEkg4M+lMDH1tB3tzkpx9IR0X1zr5EUpuCKlXlQBGQ0wyS0gtdNOSKuV0sbsoSxA6a
NhAZJ4hwLa77FTwoFQKYrV6vQfMUJDsUkwJ6ztSjdTLIor4QhMpbVDva7Vh7GSODOPOox8Zb0Npt
z/oRb7kAVR74C5ZyB85HP3uc8dc9lF92i8REr0Sre3ah5eNaYO9yPocIm0jA1OuMb5FwCL2ii91s
6fSVSwFYMGNJV66Ps9LHHC//6btHZF0kD/sZw4Q9gJkp55yZsYElSDY0ymHCB35uSYgEWpHpnw7/
R+ljxoYtES3Fjk4PtcL2yIkfCDFCcWcragGK1Ra4Oc8GZJ8zsqiTO4vY4oSkajpWeESMWOOjnCUN
KpqXl2MvkWhNNRl75r6l7NVSkCqwYuv/LICuaYHSKU32LI7AyoqFfyac94GYPjlHfToHqMS8omcf
A8Jdy96ahWULOtpOHmawQNu/bZs02tvI1+6/2eh0S5fbm/MakSi0JZKNVP0j17KV3+ave/gAuPUt
OwgMyzMBr1nE+3ib1iadh7y1BKyttSZgttJxHCWYWzJjm9ovkiq0PAhAgP5rY+sLxWLPcMQ4y2Rw
sAtYZsQtuk+ze354p4/p+SMVqrCE+GK+GsiOIB+HP+MzUOI/ucePUW19vqf7kjMwPdRyuyxU1z11
jVTwloLSxrI10NclWpHuYPLY1LE3zBvpXgk9ThduhKNdQ/9ULXLQtf+I7VJlGK2gnt8KrFD/fmqZ
F7VkjKuCjGe8fnXd5UvrvxQ6UX2J5CPKq0nLNDTI+Dl9irBnEQ2Ib2Z7koBPCQHTITmuC4OW573C
BNcvnfMLNQko+z08PAAJQwO/5WPioLy9EJN+d/81lIs8KUmNmbbskW6XD+Ui37/Z47MR3csHco8x
7sXFRwn+lGj0yD/ji4sLB4+Npp8p3H7yMWoLQcaPEdgelVMYOaiOqFOZ6x/kvFDhNdoYhtC21K84
ZIUyxBvhKOsn2NVKd9tbTESswmmPHv6rHbuKmYiWxCGR3zdlmwsHw0UDpVsaBmUpe+0da+Fwggqc
/AL4wcbUqXSosYz32Rk96YPUyOEM3xLe3TXkPclv8rlGuX3nhBGkQhRU+yQi+gQOYfEDpRvG8n7Y
r0TVjeK8pvqyzuh6zlFyVFwAndzgBYaXD1ZeeVUEl8SVKCtaEw0V37cLH3BMqSxVdneYd4Fiw0uE
vmgayLpaddK93tN9uIPL5m11Ztv13dsgAWDDMhSIwdYA1vT5jEDUBWu18aVYTDkmHsoj4LaliNZ0
/HBIMwDcks3aMKNxs4FGmmPBMSEJJOicJ5JsQcNEC6yh70JOq81Rqu8QOV6OsXrVbkC22UKLdWVi
WU5IYLFSeLqz8txEjCG1xAvmgv9hJ9TU2Dt4gU+mtxPVcZe7TnYo1UzDGcHgh+Koo6RAS819cFpW
R5vpi80Xs1kjzkAB5iHUPTr+UQSJ+83e/eQerGF1D0GEA8Zb+iNweo/3lGeXGKu524nuovaVIZ+n
v0J6gry6rzJYKT7scQDiKqpvelkmkH8khurPzFxFJ4nJJVtyCtpwndCHOMGT/X2h9ANTJVnG+9t/
k9w/r692XDrThy1NUvH3iuC8QadKNK1vjaDbdUuSFrU2yjo9uST1MQP8s8ZCifOM0IFZXMi2Zw3m
NEDzapaZOKhHKiwnKClF+PfSNLQzS2wqQWXq/8uhQ4QvCIPMFijdJ+gLeKX7zH0EegwxXtyWvDty
uxZ2prlDSJc1mv9CLdWsoX0KcJqf4+thS82yzC6Qm/tPVdfCVGl1X4Z/5bqVVeRPwN90TUCJb2An
ojvMZ87/dSOzlPmVusRf68SnTjiDckNA6Zkk/mhDKgasr8DrT5NLP50uHqnW+FZboLeULkwIX9FH
6HUs8nDhNyM8z7FdjP0Dwmlc4vBCFmfbhkcNLHuOpewfcW/loXpbmgiUj/Y+ONl2zzlW1h6rbqWx
zXQsPykyBn3vuETLXcUSvE3LYsasvJguXXw6TbsmaFOQQxuTmNtQPeqDe2nLR0E0joaBEdNX06ZV
PfDXWGBheNLsVBjv6MQULNW0p40xT79le7pxqC6bnSwFgbusVv3lY24b/Kg3tqBG/+/AV+eyHsP4
5O1fXS3pstaZ+YVkpyQRplQDvn/2b9Xj8qqskTmA1dmFURlJxJaSg7869Y/jTFfskqxGPrY6it9z
mCYS41+dLZxAxj4LLrx8xnXD3Igi/hu3fR4y6CiB5h0WVdyHkucWJtDbXMJyhGoYnf60sFQgTS/i
nYRPEjiBxz4ebBZNaZmULhQriiHr3qWPiAKzevh61J484XOy32BFhnDYYDUPNiBS1OxYVgxlFC5X
DDdT+COTjdVNodIqdjss7VdDO0BjeF9HKs2J9zg9OB+T3JoYWuQiQu7K2H6Qdj/43EYaTlE4xTy4
bprYN1J7eiqlHdBZ0/JXoxnQ1M53HquSC7nb2A2WfBqn8u9AmOzrPS1z1TUt9Qe3CwUvfme0SlYH
dBOeBxydZq1aY2HSAoEtIOETI4yaft4sjQdEy3rRHWZwajpptRVQ91QBVx3PpqxD7yjNdXXJBQJO
vjmJDKAOuf4tI3VgeIK1gecXXT5IJ2dy7hK/LZ03lsVe7Iwa+iByMBbmDBCwyKqmpvHS9Cij/K4N
I1L5qr+79KzUFWc0aX1y3RCFUqox2zNfqAC2oRN9zTKbxVHRGzwIJybqKUHOUKrwEceLmoOlgoWj
z/3Q2wI4ris17mwzXhWS/q0SdA4FMFqtjhBPSaH8w62wsZ7alBXPveBpTwg2yqNg0jJoq7QcJaMG
335vp04Xnh2Ti7VF+25pqH4zCvuUlhp+o0cI1nuzpiP0yEkxhjuF2y12t1XRhAh+RS/YDQR0AxoN
HMyMMoLO7tWI3H92a4GjC9Y5iHIw3NTagAyz7qZ0+VLRcotTjvs5VTRqwnkZWRi0dBpQKo1xf511
ANr62dVU6GzFHFAILdp99Urq6RjjTJlPnfJJBspyYg9VztC4EJ13ZetB3VRk1ojUUWuc3i2LsGYl
5Z+AhcZLtsalcyIBGWzFfWRAHu7NEiLoS/HFSIsO8tSCGg1kQBSxP6v1C5xa7y3sjbe7bJkHeAD8
+5Czm7pWywNWeYNOo9OAsp4iIk/TTFESTGwurziXPwxmbcl9xxTW9zaDeb979gxauSU36giDHcvb
kq6hmbdB7ddcyWlA3pbUxNj3dIW8oeJwU+U+ACelBj5LxiALH7MMZhjb2iWmZldt/vxq1vbHVBTy
lW8GasEeavAVHdWGLru/WAAJ12380a2duk4Ul9AklqV3tjWc9kHVh14W4KnuZVy3R2qY4S6r3mfP
HQ49qzmTdChpteQSntn2LaziUux1KFeMlbq+t2Z9aC5c3bhEuFUA6jZtV/E8R+iVfVZ3lxbspMqQ
H8HsuDAieD1NpiDMAKYAtqQPqKH0YHdeJqbWhRQHVoEclSF0xxSLzpovtlQ3D/4dfBNWgMqzxwu8
9en4Cq77Pm443IcxH4tm8bxWFTOAyC1YE6TLiRwZdofZSB+6cMbPYA56hv5CKCeaPu2wVmGa7PD1
GqPLgKU9uy89RWlP4a12H5ONNxmxfCzHtW+pS+hrC1Bv+GaAH/veVaFhF7FhK73Q1ZUhaFbobQVr
Fzx7XNcLin6iQ/Xv2pKl4HWcUO68Z3pNoCvdAdKmmM6Vw+hxCRUPi34QJxSUjWA2eM4jVwTsRP7N
fP3PxrGUEWil+4IHhvcQdEL6Tt2UzZb/EsUCcDEVcoKR5NR3RbxntuzRLkaX2Gh0c32Lkcj8Hete
q2E+wIDOk0S30kTOQG58y9i8hl9fK3oMf8f0HWUS0Yzhu+3LJLqlQNdwqTA7lOU7sCHY4rm+bcxW
VtLXvAMGo3NphJIS2Zqtuq7bD6doVkxmS3V2lvTQkuibtsiALJ0l4kMIEcqVIQAJUZbA2fPEckwN
Q49HbQIQcC2KORphQS6X6kCKqOWRqpsBT9Upg3fnEIJJNm6fssb79ylBSwcpcmvOxPaC9dc6qtMy
GB8EZbM0vXd8pi/XyhPI74vVSUCSNhFwGS0wK/kmK2vprxcrdTKbRSyH4JBMwtNbZEl2y4FWE16H
u0hM5ZLvwZW2+CPFjN6Nm2UYLxSVubcu2pXP51xztaA+TNFjRrJ8ATieUowmnf4rvzVctGmT1JAR
ihk0M07+da9M2RXY1RQsyrk+3n0vvk/8T1MmrGGH0o1aaSU6/R6gaw3zrKNTdwX4NkFvSCCvfVzh
OjcV/g8NXu+MPUAEDyOklxQxYC2L1ZqerDebCH/tQYO7UBtkkuIy1FWaCkcZBqo84OP8bUjmxf4Y
MP8IaDIVd4w2A4anA7tY9mb7SxAmD9VaSC9vXGGYorjhNTmbMhEqs1omMEJ7Yyk3L5IvAA1c664H
7ISV1Lv8fMI/y8GGDCMVl2bQEokcqtl+y2ZSMGn10iHOAINJD34QfVPF/v+ca3dj7Pt+YHQlkO9A
+s+DJRU6PmvGsPeQBy8yIusYwBcXBueGMoiwkLpSV20RkjAstItX+OAGFhTeWJzNvQazwMeNdNZn
7igi02xqj5LwTyeO0i0a7/JCMCeVjrjZTRVQfYuh7ol0fEDfwxjGIErhABFu4UL5iwHVq9r8XrGO
T+eRyzFQdmbp3XyVF2tTtgoWetfCbggZ0Zo2kv2cATgZ/cRVnRVJsihAzxEIpYt+KQoZ9JMAuk7M
+G+xeF+63mlCdjqQvcNn4BrVnS7Z6AdLielS6K1IXNAsEdRsQe8z6+FBbkp5yzVLeX+y90YsUSiw
BUKEzYVfmaI8fekBRpxK+4ZiObPHwqXyHcdZduaKUkuoi2RmojtkHBNZiynRs1Vug0LN9bXj7wCT
bJKEOO/ChoKAP0Z+gh9bg/ndkZXk1Sjbb2iEJ+bRU+MJT9oiao0zlJI1psajlNdPFpAKVVC6+oVB
H0Ww7ixRbIfke7v29gVE+kd0+sibr7ZHztEGcLLsy+uWy6FjAwOCuyM6XxmZs6uxGsxghMDLAF9t
MHVoFiNRRFA5aJZGX+Wed/6xG1Fg+nkuRMYHBuhgcgNn+2uLYxf63VISu2W2Kz/CWVqjWJQDY3GD
rrouzBM1/O2K0VmxZC79Uubghtzxh2KWCttLj3E6IGMr09szksdw4CIKm90cHoOHpQUsabpcW6np
xnsW9PMlq22GfrghaLe+VMy+nF8oJ/NfY6E8QQe3SpQCENXt4a38P6c/GG5Pf+ZJpPDHd6EKrUlE
hN+TGV6SyqzIObTK8uK7K0EVIphi3TZk49vhUvz9xiwD6f2SmyHPZRYHmJ+aCQ8fkHAH9se20B6h
CkdaQbbv0vjVsCxTaG3Ml/x2IyMp/78j4Ty5GOWt2uHVZ/JwW4T3XZU1LLrp0lMErawkbUhE2006
NB65+xoRhgprmCHSvEScBY3PfORC36xJo6ROpfk9+oWYgZOKEoIL2fS5hwc+EU0eADOAEjDucAfh
zbqLHdk5/aV1lnGuFoU+N87PS1WfVQVSrQqQTYlq1XsoOOcSgnrCqrEqod+3gpRyM7NC5vfsVa4O
+r0zugS0A1EQSJSIJHpUNjecLf6tYvCedeCO0awOfnizgPyhpHVMiy0zhWvkgsNru2RcPPrO1weq
yPyZcHZ9zgIRuPp+lqbT+TcSmw7mOyLtqpxHJ+UI2ssnPK9IP34TlDaD+X+BfdTHeNv4LpK6i5d6
uhZ8nFWQ0Gkjcx7F56stYQSbgSUX5qQc+W/0BATHyT2YscQBA7tj3b/NaQAjAKMvQpv8YzeCn1bb
9dFC16zmQX0BKW4kPadXzRsrzGhYqiyBYJfoQMGl0gsDnzEJCo9vKjgtL9fEA/BeYvXwp1+LpvEC
Jwy/P9XZ3sU1+KIJSD6e/ajWHik3OH5q8ZHmpCc3yb5s81/vfrswhqKwAefyGTNfe87Tf7Oe81su
4vw7iV1kpmbX56stVUqKgJyKGpm/pwZ9KoDW7LKP8TWWbB3eh4AQTDT0YFriIPesqH1Jv5/iBu0R
U6E5evprdDjEVb2Rx0aEsN5gpUtonbRLh5liMN7oHM9btaqQFBLC0eyd7YkNTmF47xh1kXFhPF2F
kJqB5sIrFKhPDpBCazo50hZihARH8MO59wxA/AZKChzFhAeqDkgSPgCJDK90tVk9YNaWj2JSnr5G
XmhCgyz75Ff6Q7f/r3eClvh9QWk5fOgjy35sGqScEUGuPPk9L2vnjLxJKt6oDYKPl3TKjm0wqHF0
M5eEBRkhrZlKmYr2cWRwi892/EfaFVEgvzfll3V09O1yTrfg7oKFxDyipOS4cqh3T9wHW5/gCf3p
jd7nW/KEpsPHFwdGkRhdxkpgUBEH5irHLPeU1dctGxP89hkW2RY16yaTW86kGMdTbIbESdMQpk8Q
+KFvbE1qTfsbN5JvAJe0LtUbbQNdSiN97aHONEyVhLqloIPxWyo75/kU6fD85MCzGocOCyivl/VG
7SjXAYdrcNnt8H7DtZt+yDM7/t9j7wI0KgA8zF62tTU+XWocXOVE3d1N4h7QPiwsXMFkYZNh6QEq
kBPtSzekjGRUCTXm6k2ulHvmfu8iReetT4h8LQhGy4P8V+dx2S5z0bd+kptdenmwoz3ihbuJcsNI
4jY7wc78Y5UYGy45YuyFP32gTCD3AgGR521ia3Icaphr3V/dmyxtljW014c56dlaK7OUJzY4AgJ8
Q03xroziE5+gZJz3ysgzJp962ElclgUpWJcRqlxrx7VJrVEhO/k/6ZIuDak9c6GzyXpfL52l0PL1
jUCDUt4ThJV2RD25Uy0+UxbmolMTOmaVl5Vx2hqatFM6oJL2RJKtbo9AgqfwCqwLItsnZ+Mphrpm
NmwzSThnDFM7zLB65rSFkNemp3YkIaez2zZqbVyLNPQdUGG66ZtpXZk4oHR6Pf0ijeZ4PEqDzYnQ
QQ17oKmwvs+QD+ihsnsN8NLx0G6dyQSDHa/ZNmBGQ6by8MHUP/1kHxI1b0/rZhyFVfNl1MitJ0+e
QW881d4KNRzjsP56VPU2/+RAVpr1at1LLPh1CsdvdYq3LHTeytOqDhTgGK9epENOM6O2la0tXFFk
1bQ3tZxkoZgiMoPetUPR6LqXNKil5SkzLxiw2Bi3wZ3BB+xbdvndYMV99YeLDNBq4gkEPsX+1yMs
QYkAzAZs9XZvfV0om1Kzk9R1HLqa6HE3y4Vuqo1x6ZFGxYpBPsX+Ycygy4jFcgX/ZuPx9ZV1vnYl
lZopT7mViauvxO61g01b+fmEiCi3w5GJV7/FmWH56TqqBI9kRdZH6DQ9JQZIpRh6H71ne6E9Y8EI
sETZhXqQOs79sj08zjZ1xOmMr8D33J//tpAtmL83Bv6o5cLPnOdR2exrhURLJVTauW0OCflB0yor
4uWaiIicIswQUWoJjWhRPlHCyZYS/aDM9PgzgACLyCc+JohlX7FQLXvhKH/KEvKKF9gQCt8HrPMo
9ffCpbfKOp4EXwn/o5BYcZ9LBOhlMqKHqZ0WrUe9mCdknW83rKmA33+njkCDTqRy/4+NrdLf5R07
Xpq29XefAh1W8JgKUw2AFYCtHJWnCPVVE+mIJQdjgP6hrg8kyN2w8vMdCDimObqNgAHabj26khMz
tmyOu1lbGwqWCgItXli2EVv61pIeJM/P7eDHHp0KY/Jd8i6OtYx8bRY2RHLaFiyKoGQbpJaHE34S
rcBvyMRosnvP3aH26BiY+gQ/gqoec8iYRPA5PzDDQ/l/rH794SXQIxjgMf0V9vLnkjYdWi4u9qT1
ECtl4rRdo1b+3FHszPrO7W00yleMHYELe5tHuk2Fd+AgLhPAYbshx+ef5tPWXibJhKvz6GZsAvnN
aBrM7r6fxFb3vgkadTXXrbVSIMfVD4mgrDbk8ueM+8SujtydnrswAZcV+fiwwUeLqVVrQioTklBt
HHosnErZ7Vibam33btLN9yg5eyTdzKee09Q9AyIICG3hkwRAlgnTcXGX6gbCUuEc/K3aCA7OApIV
vQqMc7Jy2lUeEVjzUD2f4T2YHRXG706gbg1SisEblHmv1ugH9HKoIioqcKlQMD7xCu8IqI4TmV8Q
PAXa6rJh8I65vZ92ZEs+VJIg4k/g0/vD2WecudKFX4bNOpcSAQuQ5lg+08BI4hl2/8H8Rq+yW/sY
GyNNHlqji9lJA7E2XrL4mai06T+IsbIcuhDIDjAoftfwvZ2U2egYQVsMcVd39MfyRcXcmVCsaIrz
1c2HXMaIS1JFhdFZMgNcQtI5WEIcjLzrqDiC/Hm09fiTioJ+uk/tPZS/N/0i+0OT8eF68x+eKzsG
Y/no9uei8AjQh4qgvKhMgPiYW1BOQURvuk1oDJB+a+FdIQP9MzWb2om/ZQrIjRvcQ5ujtjPRjBV2
9KbGa93RoY8e8sG0JdHNzn3VbvPf8LoZI0drJE98wB2R4p9SgUri+8qffitd0VB0HGn2nEbO2MPQ
gYjht9pop2tK/VA1Qp+CcWDYqWx10Va9jhkInl+oVQOT7rF+88WbHkMTIXfZT+kQ5VQbpKiEwkVZ
FvxsW4ASnP5eHTxz22aHMWbpPJXjC75FU/us8xfZ3rbX45wr8kbXzUjUU83WZW7ybsXHP3aCiQ6e
E3Vaz/ICgdzrbnfbe5dfSbh/LA97bB0Tme5/fFXhNodL/B//rb+jcizc2zSK2wUW8RYudEafp33m
qAZEEhS0GerdANY7Ekd/aagv6gRpsfUKjSZaweqtSMsnm3Vz7RxZ0fkInCI75TPqZ4p2XIPReOYf
9BquoNzTUtFdrDOBbgvi0XNkpN/ufWuahTRfn+GKfsDehUpysxfBpbZZfhXoxIGYlJX+h1/xP9Ca
NXIQ2qZXESIUoT+v2jmFU6xxtCB/H7uKiY4bxmtWzP/VTLl9wvkUW5WAI+ZQQJaZ5tsXQwE8A8YE
NI4ppaEoMzscLhDUGVEGYSSqyNirh0KZuLs3Kre3Ratb7aTh7EzQ05v4bhYCH3cvwwWnsiTyWcwt
gWZPH2TZ/sLySIep1ZeRDfBs4gzJ7Qb03u/d+PF/s99ZfPfB9sMO9OYEprOLIHK174zf7lphRXXi
p+rcioKaVynMizbsPVFRPXlJwoSZ6oGoYjFsnsFsnzVwN72yOCo/S3iwllHjev2ATf9XXmOwXQ8D
wgAkkODi6Zldta2GzCrip9lfo6/hFJqKHivRnFYRvIqFfZJIb2rng3PPUTPNjeD/SKrNKATxpUAR
Yv7sc//rZJg8ZSD5rr4XxAT56jBO8fyrq8TzAzRhE+0cZbhCUn6FN4ucxMpFCkvFoTlR3HKetEl1
AIhKQBiTy7G6svSood9o4MHt09aIxdDZA9ilb+YAQkgGUsUrdN2kE7WOM2narSk83WlWwbrCh9vN
yYwnpgKZs3xaWCFJjoaDtnc1dGHh9r1t8en1urcCmUq/nIfzV7UJeIQF15bHGGXVHSxnTNTOLn4F
1WUbOuyKGDwYOlKFJ4pQpsjJpecL8vCLPwnlgKziD2qjgEXiqhzxBlDTKetzVWP5cwfH3oJ/wl1T
8JQYsElFZ6vhTXThqr191T3DLqEmrfBonGofyiAdOaQvVimGyR/Re+NkcQEZFk+sp/UtauPXfoNS
NEmPPRHs8na/xqy34aocnIk6GLtl2C/x85cFg5ppTYTfVjy1+I7d/SrD0EDUveX9he61day/FYmf
HI/+Ly/1b1a+Ij1ksaxMiET7J6pq1r5JJ6+lTSKbfkRoOVi2ba78FXsBpjYiPOD5oM21jYCCIU8c
aGQo72Bqu36ZtmiKT5q0ARdfIXLe/cCYLC1469EbDlx99C4lCzBwkr2orgmxBRaho2s+Mv6Efrw4
t0xfR6vyHh8N4SahMo1UYuT7sBglVxrML79glafOJk57ipQ7wTCnTw1MjBFEPx+mRb3GLjS0p0du
cTwQ7ybft8oLs5ojwRht+x0bB+WyT2Zx4epVKMMzBrbsaU6EZ4P5jgLHBx+s5SUBa7LE3cvo5N6k
wDwqAKBR61qrbvyHRhEJAz2WlSSYNyP6dhYlaMpE+F4xJk/1MrWNhwHeqF1xPp09HdihMwu8ocuU
yxOpXnH87xfxEK4L+DU0IFF7wSUsdPfvmJjcKaiC0fMlbMwGeUIhMoL78JGo1Ow6+n98CHNTr2XM
x6t/GiDaoWApMi+rhpYAfl4VQAVDS72eR3nRnOKMotPgYOQamrxepoMB6v3dlxR8ssWBswRSxDhP
O9TFbwk94DOs9e426g0qp7p/YX36kEjhnbORnXSPQPK/XK1dWgeRvIxuW9DyvTYGUiSoiwX6nxCz
sQvo6kms9pfJJR0uo91sDRR9P4G3CfWthk6a1h2liflMMWNFnJB/1Se+qoq7YBflDUFL/A6I1T5f
6y93IHkio3/pcIhPyxbc0mLfhxWGwOBZnYGf4b7q5fjuTJ7htMGZEuqHM2Ut+anTJbhig8V1+Tcp
/t13zfdtbNPbHfmn9HwBqjB1Y8vH/QqSkPlK6ZVSaOvSjMxg6mmJVuIX3JkZn4CgQUjrryEGsMAW
TucGgX4VNa0yZvRLyMKURlHvKeiV6U6NWev3k26OrE25ppqU8bHO4nKtRWTaRB0B1iiuS0yRgi6d
6j1eG+y40crM+8PIUrV+bgYVw8T7sdkHs2oO1lQfTiVX5W1ZlUzwY892YJHHL0bwkWwJg8AMKN1S
MkteECBu11pqM/VkBWrF+Xv4gjg4YbO9tYCnpjAdaFfCMwLT2xckP2sVvmhARUaFux/NmWYyDSgb
innFmUA4F/Uu+aMUuDTp0+WYMXTDnfAQYuPqFxi6VDWTkW/PVEfDOJljKozrsIymNZ/VTw2BoQSb
AivMuNsbXpFet0fVcVIk3vnDm4bx5bcu1udIngkA0XUsff2t5IVnT40140IEem54zxLttM2uPo+g
aZqIKIm12vo6Aki+h2F55vEotemRrfCxMIgBgkthSLnOh1daEdqj5THEND/9dOHOvG88Jmh94Dke
B4huUuA1/TKgmfbN3tRrhjpJP0EXOWeFcSCdj4BkZmMDMG/PMmr/xcIxfCJC/iqz6oWPj4MVBJWp
bHCqYXt625AhVR5ayrrJZ9PNmhpQPjxaoYInVlrey7qT8CHkTxqXQGTUuf2VF4KrbIjoRKX9SuJ4
PZhcHXIBLWGSmJZRdX0omyebW2i8lW2erFSZrzN8scLkwXWEigj6i6IPyBfknpC1RvYWyc2voBo+
GY+zeHPyn9wzGsIdtwNxLd+hNKfAQIJZ2moAyTiM7oWbBQktJfph8JZcXsflg1H8pqlu8rNcR4+2
D1jhnT9Ai1glFzqwQSpdzfQ7D0Q9eGaKDgoBN6aZdR9eDmWI4u6BvAScXyDzTPAx4tsrPKDWLiqT
oYX7Ao7RkB/S4zTvtmZDRcneI9XzUSvyG5FA4GRQwUHVZoSC6rKqc49re6uIbips7FnuyqY654XI
wYA2zzUk+dzouiatOmeYLn9wIfywEQGjQiGmg0OXTyKwLzomQn2gbulPOO5PPXdKw8uVD+4cCpyR
q6oSByjdaOEEErfzzxyQJI7jP5RuBQWpoghkcRo+biIAL+pfHtnyZ3wu1EiQR6aGkTuLKxjTD5ZF
3lSvasBiPOrN8npAA/LrCOnKy7GkNiBVQKK8iGS4poMJgL3vS3Sd0xXDM4y4Gp4kG07cNumTq9V/
Y5wldjy1tWf/Uo9psJ8hY82HJ4BwnC8T2IMqvME+IGMlizQzaWoJxQNEsdKybCeLx8ErZ+qeSFwS
91AYtmAV845zKjvRXD2is1I2PIhGQLSMmEiBvalRVQfWuTXNqnwOEsOid9gPb30GFwRsW4YyCyvi
ew+UyuhwlK3qzF406gMNnWr2HlJQHUvl8h/9nxU97JzVNZ9xDdHX5uFyYvgkkIdir59EBJ8f5kP/
sRSIkvc/xj9C74ZMS774z7P5xKQENukbMI6/yM9+oYgna0t+MsPVpA2C0Wvwdymmo7gfqfyFccXX
aEXN9JBGSofh63cfy3PwuBp78hexqWmo0c4l9QcyCbO3dxIqOg1o1JOJcto8WPFgmhCZXl3owSN/
Rn9/pcuLl4EMr++CbrkTbsX0eE5oUCVg9aYSOLFeGaL74sF0/YV49aoCJoDvhHzaYWvlX54RjE7D
kvizbKayy66yEWhkdDFutEnXXni6Zd0SaM3xCg+NxdZmlvrdHNh5BCkzULZFi7a38TuQvG9MMWII
5Qx0KKmsyNODpilo9B25csRo5r7Y4ub5IPz7DFn6H0QW3tVnpQDk4GxKPNXfsAVvZ0OOJNybr0aK
6yv8whlOfuSUBiVMY9PyJoeqBrJscCPFbw9lBTORQgCQUXq9hvH0WO+zspJLt3l2rMUMSkhKMiUo
n81uzuFGr9WiZifqLav2Gj/OOAvaLgCTMd+c1UzBF1ITAUX9hsZX2nPZv2CVjQVJPsiAP1YMYCXy
0G4pTJoo2LzYaJkFZd9XtG7aLW+1lqXh2t5pVRxEOX+QWEufLJ/6xVbFsUQD583Q2B77JTWg70zA
UKzP1MmAEkMv1InWYck2jnnogQti2lU00dF2BFi+C2MWddO+nYEv0uN1q961Saq4OP+B3DLxNyRt
AgAao1sdLnHZCjtChFY7NWki7UwuIRp1V39sqodhERtbWa+XxEDba0lpd/2yzQk5JHfr0YGpnjc1
FHgwnXxuDdcfN5QfxzDEiz74BYDpLI5UJ4S89oKg9SaGUT9rhwOM1QmPAHx1fbhS9AO9uFRni+DQ
rvJMs/f6nQfPYtpocl4DndgKrKnP+X6m3Nioq5UZmEDT//L9ZIqcWQp1tuGRYu38NjwLKi+jhsx1
R+K8f8IZHJErrWoHxcw7gAjIRFwapAOeP6WMwTeLipJ36q1PiijufcD0OMDqkO9J9TBsJk++IeWX
YQyBTkjKNYGRtL/AXAiW7V5vPuLpluoYloCViXRLcYcTPkFkOXlKgbMRBTGkGVeZLWkQbQCUUwsc
Mcv95aicpVCL4aRQGGdQpIc8JEkBrYpVHeYWs+QzM4FXwIg/wqvW57C+nlLcQ1Xr0RnydaR+baU/
87d1u6MOG2Ni4uWQQdRwIMwgHs1s8cAOdO1i0zUnvvpWsbVO/dl0+QhqmC2wW7h5bv02xGIhkr5z
Q3UtKqFM/+M9+HbosSEag87XkKdIbzwvZu5oUlTBSQNVCO5qmeZ2voH/y+wlFKvA9Bu0daigblkZ
w4rSe+eoke6Byp5ZtxRHdQhFjNE38pbxarRjJOuJcnAd+WD9Wk4nnGWpsUygbMeZnd86aAK4h0u7
BHsPobB8wxA/w1L0CWNJIc4WExwTZoVE53a6/OHYLFPbRDxJnbg4B3esKFdui+9nTG55xu295IuX
zWInrtIpGbO7ifUxfxrGpOLLP80CtPJf0gtma59zc1M5nV2th7m1sCpXbqK8ycDIhfvLUut+b4ev
+Yetey5gqfwzneI99St0hUs+9SkoTBnEkgvdaEMLNLOzMmmBpmA6cMNtKwrL/qT8watJIixvUv1Z
qMcWtabGVLhnHA5GUpQKLx4GENvIGt2/KbJwxjjX4wmYp3MJNVKVyM9sBy1hWtCuucNjyv7HKo8i
DpldyojXSbb7QRRsHd/N7yhLVNHQbfmXAT47FdkTcOP1KfjrzcZpmLN7VdvGGqxbD7NdUu0LRffx
4DAEAqADvPKOaT9q1ZKUQiQXCexZQXB6juy5WpvljPPgzvCFVS0OGhBdovbQnLivxv6+5MxkT26F
UUwQmTvuz1tjnBeFXqI/tIc4cio4SPrdatAmfpS6ve8NvTAx9RDmlh4VYCbVXgRLGxLdB/GC5pcf
GLsVaGEjCSiY3/UjmDDZWs2V1qy9cv/TwtZGNHd5A8nOsDlMTrbOEqXmKilVNXP1/cJrEiLsviHY
4JLVGZmFvYd35fpsr1f/vvsa2j+p64bBUIzHEuToBv/tZNdtvZcbfbX6CfRnID1nPMMCndevqFHx
lRDTVCdkMncRbp1iu5KK+ywvUIsvO+KEZJmmXjsa5/opIPTKBgc0juMsvbXX2o5G/K+BGlwuu+Mj
IKmU3AvH+v7QXlFVFHePSAWuiyakl3DpFwNoM5m5AYHvaOTjUzosu0FqM++T0A5gBX4vtIZuiqeN
2Y9RMhvZcBuD8gADGbsack3unHiD75xWi8bW44cSsVitaZKj51mIv7tXb6eu7SCNlJbNc42hq9dp
dC4BNfMHy+JP5Lg694PE0Y1oUTa5oNfP76jUyWJgY7cRvuTg+JfB+1XMBqwfkZG7dTlOnGRguk0o
amGApicZ6CI7KC7n0p+m6p5E88IwMW+Wa5XD0BB2pbPM7c7xDLQcSfA2zFDt4CVzmJLTmDy6pNB2
3WeBnRc+QUkrPP5KuCO87+pLgcmLr5+rSYLKlnz0lPtkexWJrDRfyrcdgh+goYjhbYjI1y1lUOKB
N0eQ2l/z1SMG5kKq0IAI14NKZIeKVbV64VnFyyqOqF5d+d7pYVuD91+W6ugnsTdbxfau7gut7+lD
r9kArEl9W5kh3/EBLB4iAzFs9i4GN2fiETJ02jqL5Y4ThBnLyXqEnvECpxlBWxObItfP00b0TS4/
NfK2fIZJnwAmdch3eJHOqjYOARByiCvgN+G7qouED0xGeGwWEy6hOxktC0KD5Plv9RoBmTgk1ucj
tXhTorAy6Cgh2KTguhQQocnBoJ2uwp+3bbYHkwvk38GSnaz2wuyENuuDcxpA9S5Bgrp2wLueBhcx
3Ego8THzCAt4g3aMY64w+QfVdYDoP6Z3bRzRMyjFrklMCUMgGvAqb2b4kAEdXlYvDk9H/4iYuyQE
76sCWk9yiDw0dqAN3/fxnWkJSND6BNvZdJvCUlM6Ioo/65NAl6ctDH5E6oWtgbVaIQfT0UT2rlEI
mzBfAesR/gmef8Aw1Szl0VK9NDU9fr9Zh/jbuH9CgjTkHmNNpgOUMsomQT/8UGJI+nokt6LsSdSv
t9DEwBa9q6Kjq7I7xpZtjIDc+8nvJSo58a11oexOIOousXuGAIzndOsXHjFb3DnmUwQ27P0M5h+f
sezH5aju4Y3PkMNqWMIor7fP/burkMrHvmi3JB8noH9MUwBgy7UEkR+M2QQNKYvXxkq5PKKfhzAG
UlDwzJoYlD7ozsmh0lSMdn2uiSDjRB60ITRkZEDuOG0P4oI4A1km9PhnFJtm2PHzWWL4pnXx13BU
WCQxdYRP1YcoKzcbU3H/WrBSEyERJtzS8XY+q9wOjLaDz3+NB9HB8JwoVb8h8fKNqSkWLc77MJGQ
qKcX912uocqYKM4BwYg+z6Pz2wTcYLi3MBtzgsyiZTnIVlRrKi27nz0WS4KTMMmhuUfIstkCm3gQ
hcugk8bsE2e5C7Ee1skOpWNx1zKrpEF9iLDNVEsspADoUh7fyPWEqKl+ZLmrVpYztKnZDqhBT+Ka
fv0Ev3JOFAgV6HHnd6Nas+R+gdpRHYvhyEQwwV3lIYBJeJmdYottvd1AdQ4Jfcic8pk8vSr4LJdX
bWxRnSMevXvynb4RuDAK+0iiru7PX9kJZTvjpqCqhQrVRvNjGCXWTQV8eWoX+27C3ifteFuYjW39
WCi/NsQqwyb9JzybpZ30ftHdtT8ND9Uj20sl6ghh4Cji6p4xqOgdv951fDscpq0wqgf8IADyf4ch
Hj/Eb06ZpAj46aEtTLnoiMKEcInnC83mYX3jfLBB7rGOno0sqPgGQJVvuQYxR5g4VKlL3usS46qd
PYUgGMC6tiyt/3rf7pZ03TjdjPymkKvArEZCXTItzL9WlfknC46x5RAbjADQRUp3Q4+NVkSfkx/0
HNtsSTwFyzUG9wCpfZBRMOTPjww/PdDLln2jkipdvsOy98ssIsn++POP0LuuexxkVFIP2AtpakKa
uxzUdnXciLObnYo8vKe+jfoHlQM3lRx3qNK7pEaFA68mlwl48XHvHZYLs66DDY45zqlNa5S+s9Bk
sByj2qzL/iBEFv//8C0KJMOSwdRYp4XTLLDe8Merr3Wd+EwA0Csg/TFL/JL/4dGOoNzMU7JNyCkr
+NCnOrx1y1uAvLpf8O3FmJCRu13pekQdgDp1I4e9tHZrKhL5m2yFTE/HJSf764ju2p/TPBoVTpK4
4fT5agn6VY+3lWsDcbXg2zTJiaT3irQjVE2vf7uZ0sr04QPZ9hEiOpCD6xAVWoifu6FXUz3bTyd5
oLsyzz/j/o+ulyMws+fD0pk8ukBIrwDhEijvjcszzZ7H2C26+JQd/8crMVlpZjV/6idctjak98mz
wFQtrlODCuQS6dtEeeAqMgmW+X5PIcYg2nYqVjc12zDdFJea35+agnkGclcN9X3cas1qd68gn6RV
+QIOdG8Cb7250BiDDdJ+iOwg6srpBUlRXOM3ZO+Nhh5JlPywx1BA0mQsnWFA+S8oDhQ15DeXcMyM
1iTakKVgRPdi1v87Z091gTU+//x7zDXPIAM5gW7VN6gIdSxR1ZyEes7uGTzXkNtni46VPvpu/dLO
g+oUKrEgWhH8Z8wniQhrswCDktf3Im/zXtTBTK6UQ3vjfLOES0SLQS0Cnzy3ijVldNpeGSaiX4mc
WXPBngyadblZAMCMitYz77ztWX1xWwgCGmPCxk7xDoSOevADKr3pKpGW/fAkMbuVcO/HJF0LfDb7
XvaZPa3+8YdZwcKbkrQnCqTsPUNAnMMKG4WAp/0YM/vYb+mBEEn/bfX/sxe6cQ4ntmqygXziIlLA
160mCSTz/dXDQPhssz7vVun2LpuFiGipO7SnrGFnuTWQBui6F1mYu/a9s1EbeGEOOBJ9AwaLTPjq
C4bgF9w8BZQqm0lgW7dKjcMCbbmFbBe2NQcRlZTAI3J0ngcBn6mQ48YKZ6pjcMhhrry/A0a7UQTx
f42kzmUSxvV37Z9aTtlBS6xotuwlzVo/Ry2KPPPBjJyW/En82a8lgHGD73rsk1mZsZyIcIIZWrcT
DKyFjDlCn0ECdmeElRiCCAgwMmXuWZqyylq9zutozI533rVHWR0AxWVzddVQ4eCo7KH+UXbR3T/u
O0VPYscWgUKVpqTFfSarytvzuYDdOJrKUY0Mu5W5D+OBR0L5r0s1SXcB4zo8P4iKBpmzz2NeW4XD
lvceJawBKXg1+vhNuWjuHTe1t7l73C4ZZPqExWDxt6SgCcXTQLD4eizEHZmOXqbDMVo2bn21gkr6
8wfcyuEPjuhhWo9xdRPiH2FYvhYUeGuQr5kWTgzf7f3mqy4ABoXuLBWlWIrIHgGIttuNX+bpgnG0
uD5qe3AJJdTz0yDSO6KkExoE/fiXmM47esTkQ8CFbSNiSEf0c51YyDHrpz5ZupJX72WCOs+dDik+
OLW6T7vbgz6rWk9b8Hh5x7OqFZ9TgadEFVz4oEpZVlWg+VHiymsOm2wQbOX4Sd+0FOLsSO/tLvv3
YZcTvLYxZVGEjR6g6bUj5Vl+h4xoZWZeUfjYmGnVUqRL7jFwFeqBn7nTYygdfHkhKeiTk+0VPSpm
nqRIyTQi5A3PSVgLtiycALZwRkJtuv9nUcAivklfrtNM3OupFzvAp/dbU9Vqod3m1T8LEaT5cfnR
3yXwFkhsEF1f2/ojce+kKbcBGmt0CN+beonmfJEyHMBxoysva2oJufl8R7yQqCTKm7B+j2lAAHmK
Qv72a2JMvfHQEzQKG4JKw5H2y9D1fY2M+yK+PyHjJX4KQyYdV8t7r4szUw9PsRH2BMNimb8pwWbd
1vGrN6ItCz0SZ5XhyU1CqcKZK07MPJLJeWr28BUIHWGzTXgpHP67jU1M6qh9eaKCNT07abihwiMI
7VmZx0L1yHUndpBaojX8r1fUFIUUoeaxuD8NP59xYNydoOxJhorpMAp05WwjDHe16+HuDmsxtI6n
vGH4FvMWUyHZOgL2utAR82fmvGFWvpL4RCHaaNuw2XCBQPxHcfJJkWocdffsAQJTgUKyxmaUulbH
kVM0Ja1AELQHvPzz2YtRMnBYihEbXi9Ue4LT2WJJmRLq/N0Fj/LcV+7G6k0KckCHGanp5iGk8yhm
CtUOZimtSuH/xE5IPKoyQr20ewMuVwQCAgyM5e6HorBNRaX1e022CUoEWeDwXewtPkwuJxTCfiW7
Yp+Fm/HmloskZU1mWQ+SL1Mz2OcTgFRtK9dorK6b2YMRpSFzTcX+fnZT76a5vNmq6JeNeNKaolEP
up1Wd9HC+lu3etxkIo6K3ESLCf4wrJnf2VRp2Zrr4V4yo3xgJEPxj8yM9Tph3PAYOKovgOXauZbC
m4b6Ovxak1c65JxXhhp0Jy1YrrPG6qKoXD1Ikc9qzlFt8fQHgMgmwbuD0MHE9WOdvQ++EM1oedf8
9ICdfKlaRXbID/gqxbxTDdZpwhO5KHpVeeQ+kJtRtuDUINKVUTOz/tqmTFsgPIvmNUfKqo1sd0M0
YoTpoGCmvOON+OLeayuEfUahxiIqHuttgb7mJ0C2HevdsrQFuLBANrHRkYWTwEw4SZgQcQWTSCnY
I0BQZGKM8SuXmuYsRSnNFttZ7IuUDO/ws/J+LTKebmpzpnJLNUvnJvYPLJ8aWcv+lVOfU0ZYbaU5
CvQsszOFT5zTSEbZGAScVqTraKqUW+eAFzYNKeyUFIgqr1ZUXA1D8hqos8+hkC0FEWBLyDHLaMon
ij1YnKsHHSkwcn/1ML24GncUWsGBusY1oy8UYtKrsfElQRa5jNfZ7bpidVIdC8bBgcix7PavpkYm
jX/mMVJCgK/K1n0hGkIq933ENW6l+ib0tHDTz5KrDNg8bq19VQQineeactYKSwrXvkfio60/3ipY
mNAkB2VrEklY5/S+oBw+gdLoYmLwTrBTQ3yIq4fAwL7TTbPCTyOICE2J77JFxbNXbk+ssV6YZ3KH
dO8gvow+ZgwdYlVwUDqqp+Yi29bP63WvSh8m5dYB9uMkllcWrUzgRVR3ioJ+rggoQLId//arLIFF
5YEH6WRYeP0IRKUO/qGjUNUZZv/6hNLtUOb7YJSPC9m/woELMVN4YBPX4fQTNan/urE/TTC846rV
Wsy/juM2vsRLOu2eszQ8Kk1S+wygX9vSa1sxMCLAXaIkpreDa9ye6AK86EFNJUB1xpvJEGa14qrJ
hLjQd57GPYzsc694swodaCFaEAdXbalJrjsQojra2eH7JdN7K+h0/vhS9XOAJUzZ1Mg+F/IFA5kX
IUjtSuthbKsS+pwNwkjbScSJCPaqkn9U1hVNpDwIMJd6UIxqR/qiPIKuP8RPOG3WxRoau0xEfy2K
RtkcXS7WvLHg/+XVj6QypNz0Kx5m2v3A/8cnvWs1GGdY0EXxzb7s6y2QXD3/s7lgJ4cil5RdpNV2
i9iZV+KuQXK/fRfYy44W7OpzJYwPAeMJpYHZPEZb6SmZDe+yAfuFb6I8pHBa/yHoW1eRUKIaNXip
7CRglBjxSXEUaGDJKNI1XbfYRG0M++/nxQ04V6nNwNk3D2A6E+gDl2dHp2IthXYABuxNDVh5vdIA
eF0HyM05hPJQU40t2RWpLkE9c4w4MLhzQLIW2H6m98wG8xXtt2EwwrBYjuZKr/H1MzMjdf+W+yEx
MnOGIDPTqW1KrruhYq8B3PQjbIlVky5ZsxNFC1W+4sceDZnOENQJr72SuRvg8pEWefzmO3ow/JWj
05K4JkP3evsAzcyrcqvknh9ULhy3VKrtFyRr9xRT/2lkkcNq2GFGrLdn6zuUM1ZcAfSFNqYHxVVW
Pa5ujCKgtEHPO1Xn7KMCZJt0omz+uo1YlsWTsz5+uozG4sxvOAsPa8mOVi6OoT+WfbrRZWyASj7U
LNDyLvaWin4+U4KjzdDwNIoTRekSJdTXYRTCb2fPmB1toXUu2rNptxKAVq5DMhhmEiuug2Y+Mixz
qFVy5d43tDT26/YZwftYl/tagkTVW8KtpzNlBquHJuWE+jRrB/YmBYj/rIpCj+UphSDJzHMxpTBu
R8M7Ixi5wmaUZPUoMLNHfS5Yw2ZOk02oWfdg8mDHAab2OkDHKNu2+O4XK/Yx/bLPSOJTJ9hB4aYh
a0/wmOtbK8ng4jY0SB/gt3m+ERhU6rCrhI7HRn9xgiKB5c3fkKj4/sNTkCumBva7Gbk85YK1VP75
s0l7QrwHYbh+qJmsD7Wzq7gZM4aiFUVip2xmsNcfxRh6l7/3ySMriL3wbUJPUXTwMtwJQaIEBbH8
PhWgUlqmqF0F8ODP1KbxU35rbnj0Oeyj7bFMMzv0u/ir/CJjsh+/vEL9NJ+d9r2WSB+FUsoNG0SH
OsvRDJMDsA3PgxF3Kuj4LuRf+EuHoILFl8UBOYwdURm4S1MLEXQ5gUQwe+sTVvJKaxgyjtGd2efR
JvQ+WfislcWYz45g3aZoDLBen644gU6idYnQ3Ug1q8KKtmHyyclJnz3zqrCwadFbpmhb5Qi29OvJ
dJTgUzI00F8ehqml3EM85jMWbM3TPjjn3CN2mxzfmg7BUNQQAWqT0Qnt6HBMlUlWlG7v4qmupK/Z
XsWXH+26a1o6ARHsqX9mlnki3ai50+4OM1hgPSdASBuAq01IdIC/3iTLZdPFwgVrojs4itUZuAtk
6dNBw+ckRTBhPEvPiaUVnegFznhRKKlPl90pIganZeRCo2CttObckL3rieMjB2T/2t18a1rqyWJ2
EOG/t6TnhmsHFWwAknCh9A+b0jz/O3ZwrA6SvxOSGyn2W0J0xVvCPIYxFTrfgJqjDHUzTwL8kytZ
pfqBhagxXQNN0crzq7wgnIlXzU1Xl7xOSaS08feEhH/aWKzkc9295q7HfAqF6Wnd8OXvT7wKKQvu
AfkfnYQ0x+3w5ekYaGApTfqcjN+Kt0uzcKje/qcQhdSdQRrmSu5H9C0QAPx/d8rOvRraMR7HBBez
2SW5CBKa2xGGTq6Pf6uqgKdXQWiR2oUZNqvDdYYDBdb9QmT4RGejz3+vQAuyTffltb9RQ6s4y411
r0n3wSlhpBVWmQFitFvEgc3UzlQjcrCnQ94zTr5GybgE5lnKRa3hZUXaesnUqnLbbZjGfjf2IxWn
Vvq+E6pptxsUGMrDnzzRYVc5yNB2M+yRvaHOjkWxQBgVY94iPcNfEr2UF9NMQHZG3H2tKhbh9k7s
C9XPSL9IBNn5E5KQCB7q7ZIaDI10sjvD5NGnQy4B8eiTv/nG/VKFDUpkyuy14mFoiwGfQzIMdnIP
7MMNRXG55w09qB5o9Mm+HBNI5Vd8ebHczM6sS4UT/EEKNbk7/13qvgleW8DLoSe4btQXvwtoFNi2
R9dpRWIhTurceyOwRzdowa1LdOct/6oM08rPsHsGGcZoVVLVd1aDZEoTr0L7OHvIlfR7BHvaaAh+
AVTPGnUMc8KSci6u4c1Lk12F49oLijzAoy1OUPY/WH6nIA4Oitpb5+4SfekF5rkWrUUy0YmbLflg
qUdhCEp5vsT2sW6KC72mJCm0HyFl6v5yA8Shzwklpxnkt1gl85Kl84FvmwaWeMNhBUvfUOb5FDSE
uUwrERd4N1mACUVSQA6vE5LmMvm/flxkFmd1OlR2CVk7XXrTdcUXyVZ3UYcAMO2tQXGlFxztn4Kq
+UJmdTfFAYVuMAHrWAy+aMXCyH5Y/UMo76tw95hyirbNKH9nIEBZ/s2GQIBwgilX8LFPc8lG19rQ
nV6rzk0M3TiXIPq+GqQSFf/1++YAVKojbuqaKbFHOqHUtaCim47xSsbLweZuyq8jCKy6ruJkt83b
pY7k7htrFtqFhXtqWkCGevGVhPwJYpZjsCYcYNuevs/Eq/zEt8jc1Cg1/SvBT3N7+47shqm5Cc5l
Vv9z8J0n/hmv0a8E461JNSFiGkn948TkdCqtg3pkYkrnrb1S7F68AEuOEqPKFZRmikaTkYPD9toN
NWdobj6DxwhHrwGmIyzG7dz1tnlrzwYXqDKpEwZUI/ySIY5/gn3WIG1ohO9VumaIFL2j6UBfqnOi
N38E2waQuNlvRQqvQFhRqiUWqmDVSj5v48HBntGbLjrT1+C/pqypxiQReVZ+5qrC35Og+Zpe7l1A
rZWg9w+uDlx6luaX3vaIllVrsUbleqzc7n31TYgT9Zughs3OACxSI9F6f/0j+31DXOXsXSUZQQKc
CUXPOjqysVi1wkfK9qB7ZZ5yNuyG1HJaf+3ZmqsRd1dBuXqFbNpOf2oP9Ez65phfJJovzDYkPjNP
QqDsaG3R4LgQYLyvBxx6qZrZnHghIL7M/Mon8OH70FqOAtefIVeZkx+1GR3IKRgPXQ3ekbpz4M6b
UAjfjikd5rX4Qj6gw+fG27Ja54uXsnQKyfLwo71mECzB4+iRfZidlLolV9V9USHMO03zfPWs13Vy
t8vU3YvJeXQQiu6ywFEMGBPiI3W/pLvOEoxQ5Z9oW8auFK+wrL61qKpp93usqU/vgQeQqxUylY9M
5lKgkwNqF0NdtVwji/rrLJ9AObq5jfCXSYcpvri9e0rPRgFCZcaxMVx2dSL01CK9J2uqdZmEWowj
1LxjPIxTkVYiQzaMw0y/+dA55+Y+Q1QvvQGTUM8CJwPNIl3GDlOrK1Lsu25c4AHD77AEK+Pba8Bq
04k+ALvEn6H4kVyStzLKjKkRzWTYOTqZd9wcp5sfi+SPMXGlU53bciDIFMyetGNbcg6kmwxXjkBb
gc6XFrntZyRp5PUZ3jbJOZvaj2X40oym64X3+3QQHoZOscT+qBLi1+ogieGK+Fvzm9FEnbqDYGwk
GRVJAZ4VZk20apg1I2q6bYz4ltClRGCjBw/JUe1mFb6ltafPrxkFsCo6uD1f1wc9R9TmAkGeb8M5
Ez5QiqFWKS0ioJ+CZQyRfTGqTJ8huh24OnE8FsLRVoo5m3g0DkEmviPd74aq2rlSbP+zPbq8MpQF
4xXrEmWQlBNYe+KMlTnzW4akWDvXLL7bP+UF4NnhOD+qeZz1VwHezeqd7xDqyN/KIWwNRhU9HY6F
3y7M7r1iAgG1L3N4Na2+55tymNnWyNcyvqGUxWQ3UoTfTsE5vXXYruTeJWRzNJ/GSBnu8Ki2nfTb
w0Yhe52FzcQBAT5v/Cu8fQPFqrPRd8p6f8IkGAjUeaxFT3ilcDpCG8nJSB1tGlNVaepoaa52yKc9
0vSecCITQWs0cYrYrxM0I7d4xfeP5DDPbwKriTwnc8j/5JeT5ReXg0jaKBwRtIYLKXPFyC7R0AYK
hxkrQ2uG/cSgScUeubb5VEmN9yj2I+tMEzdk0gsp/TcRbBXFLgeB9p+r96SUyJPq2s9i6gOtFheM
ZvcO/km5TLtXlbPfUPzK2MCbGbLemq89pfaQ6UH9OK+drVshfW7DUXtjt33utu+kGinVISaoxzDa
ZhjGSbz0dZiX5HOpwfxdIdDMG+8S9cn0REKEZDY9jxFMAV8/671IsGimuXWMUrXomboRjwj/Q4Wc
VcCd67oLuTAXk05d2EgZdXA55rz/YBOxvF095pZcsDOVaDJ0Xy52SwtLurXM0qDWG1TZMj6N/G6k
+B7gL5kb1G+GrkYJUZJkoixHHXo+cZFWSR40RnnOL2pwLmTNYrZ9xOkC2l1zOem7w1aSHiZ3of5o
JajASS4NW6MGQkli2NGyz7xvBXB6ooZxs5sb1mZyz23hFSxoD11cazMqtDdMmcADD2fIAwNM4gSk
4M07VU6NgueecpHbEqwSCy+otuJNJLbfjxA9jaoUh7TVac7jphbJOBl5Mu/bB+cF/8Do9B/HnFDY
JrWYGbd7XmUrE2PgmMIqmyWsscYc8vCJxAdPGMzGbb26N26/640hPhs27eA2WFo6i/bwvtokeh3s
sktLSJmyH+XsFxFTxqfxeRs3wIqL6T8tkgLexs7kFFekr0IUNwGF5M6eLHDOYeZ9Qwd+I4umWeyf
VZ4qC7CxgTdteLKcY+jFrGSpRJf6bteX8W6r+SJY22ZA2PyyhDa8oQcod/HdE/T4gu+/JHIDWyqO
y1vompQvQpE/6XSDYG3OtmyhIoET/88V/6UW9Ijt6HG8fiTHgy+xegk1Of9gS8uX5ziJShHvrOlo
JzZkFlJsiE+IfLwk2RQ4tDwX+d0zErPLIKajbIUilfd1gRS8iVoFl8zoeUsrL4O0j1m2rv9g5rx5
tZi9znumN/YtGfMNTo1M5oG0Na2aFnRXQ5L+/G83gHi1e0eL9nqPDIGa953FtRnw4prjFM3yAZyP
ruengdhmLHQIPq19iLpVzjZovS3Vs+2Ly7oNxdQHwJX+6XV6b+cS1xbvj4dL22i7tlWnsK+/49Nt
Q2r/b/i7loMMvjJNoVb0iF5SSvP5gqYqjskw3UYf23E96QCnI9gL1tz/2NiGTbWmB4QMPV6Nz2fs
xcUi166h0Bp47F408RqL1rInQURRSWD9b/5PHLshyp0HrfGeESyaHqwHV54C0soyuELXUz2YsYpp
FrAyyE6YlVyfoQNRI4s5A6OpWc8wDEP990RjcG4mgiMU+6Bb4uaeskqnaC/yhc/vy5Mh/tBbkQit
bGjz+s1B0NnCHQVmnb9Ckkj73neXKp2oZxtiRtKTosSBxA0K6wGfJ8DNFTAmMmx8uIHBb78HlMYU
r94SMm4i3O79u7IMuEEm7J0UoSw6G+nJBj9aK4mZdK+HMU7P0I0z7XR2Ygff0tRMaz4lUfzqNIi1
0n+WZrDr+FCy5+sU+ptw0oG1kU+Hro/jikwP1i1uaLLlVzAElyd+rN0Ph+bQs10OaNXwNhTGOK5r
xxxHPc3HQ3Blf8LDduJzCKEbZIJz8/5e9zDKGRvbSR/2ZmhQpKBSEWIx8WKEN0knKzHfFcaabx/S
3opyPLFQGI34x5bWZUJoWTYBDDcJFnLFsBKsNWzjNZoAdr2WJTyvVgjoTYL3l/J7YZe9um4nW+73
nhXDIbtZeuYHQak3phk5T2cB4jFOt34rXa+YuzPEe0obUyhdCVUEenHkMkFnZUyG8ihl9U6yk/GQ
Ttncrx6HghlW2VASEG/CMBqPJOkRvGRWnPh6ECWTUweQBxgHsjKrxNxUDex2fzhTJfGoxUWA/hkR
b0V69DpOHCjQcJxc51egO5kyIOwyVpcGXmfuQkfJ8l1dFshVYHeMKu6U7UTg3Y4HywBNRLWZ5WQj
YLxbmkycVlqqOA2Zen31j3cUe/STJOesXlF9XYy/Z7xmu5m8h6TV3l0SeyhYIIa+DziuOLXeFSqr
aRlzVr5N2iXhlADV8nN8XLWyNPK+oxaYaFEd+Pn5g7tZg4pH01Q6ukG3nMXV7fc6iV9ENX7FDtW0
rqvm7g9a9jaBDHI9foMMSOdju0/t2LC/+wW/AhKcpa4n+QlHPPu4LRnwXMVUrdo3YQujDC4oZqfq
6xFOpmTC/yVf8phaZIvOITW8/zk4bZhKxAgvWHpIe4wdq2RLvrCeHuWDPlBZX52sZUNauhNwEnbm
6Yw1BF/itl4BgwEL5XC6EiKauBKOjaZXa8N7MfImMEASVpL1Ide09GOPpDP4/k6bbJzricXjvsGA
w7mO67h3h1I791s3wZ4RLiLvJUDMnCovwDFVxjFbyD6Ub1aMiDxZ/xcQ0pRlRb2iqLhwoJ3q74U9
OjRplfAEkp+HUi7yb3Z/0LdOZ7qgR05/Agoyvj/8kfPDxpxsAnLFz/UiXDHWFb1JKYRKlSF9LUdQ
hxTQsJhCH+05HVf76eeJzt1wtGC0lrqGgMSdwch2jXLRUVLp5ADB7m8SYQmhCpJfG4K9Y0xHd3gj
2AD4LJjzOwV1DwIdu97gi++eV+jg52DIhw69867kSl9DUwNJ55PV8wFbl91P/+uwtM0kPrnCpKGV
G2QYmTsJctN/pE/TcSsp0bmzSj0xpdI/6nFnrSyNqWpFgTXzhYsPO3BW3B947KI+fxvJHXReWWUT
f12YaE75F95gJfupyjAKG4h2OVEirUx4Zu7G5bZhEEjEjJe8i5HROJEi+pHyPeXqf0q15jebfyFz
svRmF4UAKuC3pkzbqS5+wR0FKEKY/oDRS+MY8EYMLjqXMRK4/POK3z5NTMwzvouUj1iYJO96IH0c
H6Peyz1VQOwZAzlYeBwozUSdHzfta8LbtuLtaMraFEnXADXhK1wv2s5o3UYAyLMZK9c86k6HRGKt
wkQsKuzsVW1WW8IwehzQIhFCYxuutMNv5BMRWFz70u+Ym8CNcWQtG5Pfpvpbp0kO2/q6cib2aNkk
iWDk3tvnWL3RD7FIQVSc5EqjeyBInndvGYyNaTp8ai31O73VMH1ujiS9pBhYFc0dyjrpUQVwv08W
ygJ16Ua4DdUZ9kPnjrOGEzYkirZv9Nb51ZTOGcjTedIDypJlsX626iObPU/bDI8B+KyDjQcclcrY
WWEgabHUXpd+OAHkgbWiPmtEWMNWpc36fYLAPhfrN8V+Iu1MqRdGU6QULB9RPopCF64BqsQjJvb0
fZ8bMEOTLLshJv68grSL0y1jdf4mKl20NJm7ddKMspD7hyi0Uw0ShkHDkYQ5ZddTNLl9Ghj8TjuL
wYpv8OYgZ5eEs4y0QSyzjOOzpDhJ9HlS0OsgvoN1fuHfwsLRkxnqLoQpjtHLBlNCYZTwDYMnRUg3
za1nNeOGC0mG7cBHiF0EUVpP9ycLLQWOpQEYKkGZniayqjMaVYlA+eji+nX89v7ulXXeEcUc1gV4
IdVgNKXpGzqQI77u6406NOqEIZ5gxUmkJQoL0QCi8Dznd0vsZ/JGikaaJ2mxRNOn7Pq1nGu1AXG1
OYivJjpo7ewW+5xB/sHHTsTJFTPI/jwUolHxK51U00+MC51WACMtZ1g8GV+xVOmV5cN+Dqs51zsz
iseJVbqCwxaoWf4exGTbnyoLJuX2oS3rxxCJrsnN/iAyg+KPp1FWZljlyN1QjJAHpjcaNvlVFClt
TSQpn3VSXi7jI6yctF7arCuXWqxYlw+KdbCU8c41u30bI7IZr0WzM9JKhlTW908kBGUm2aJssSxV
hBszkIprCGsJMmFkHENrxvpri1JL3l8V1neeQJNsf8BMYB9Oa/Rm2u09JRQiVriwvYPE4PIrMKi+
LpZya/z5mpUPU4nR//7+It3M1HGHNgpWnhRR0XHEJv7jrr8uv78R/QvXWVKnuZ1gVKnCGzLwE6nC
GDjmfGac64nts+sWRHOwtBM4j4VHkU5y7dIBMFsaOL/j80DTxivvzTooeCUoIg0kC28A0bgI564x
5pFzS9hAPLXwYQe/Ebr64Cf4hlLchQh9KW4Dn5BEZKBVVjErvEUTPfn7jpc8XZP00bpqn9GFZVgV
en29ILiTR87ftPLaZM6ZacpBpqn4Vmw1co/ucSs5krFqIc0jDuNl4wJbfG8JCrEzPAFBtu4AL4LK
zCQEpkkLI9a/y6J08nDfw1pZElSwuUIh2c24j4NVMQ9vimYXjLKbO+Sayx8WpJj9KO8cWadSM7sX
JbOYWB/9NOIcwoqeOAyUW6OWVZdeGGaXuXxwYe4fcos3wEJdEjrfn3HXCy14+5SQm+fjRhLntRP6
kk/ujRAx0M1xul/XDtdFzuwVYHdW5uKP0djK33zS2vesaBqJEeqRaEtOCSpYQ2p5WIohdx56GWFg
yFffOV1pmhqqVIOG7uWrmAaYSsNOZOi9zPYpfffBwY6kO4nYSwq8LEU+CWCIcS1L2Yzs6o0S4Wh9
JgTXVOnAGV9Xdo7INWqB9HfZXeKZMRt6q4GmmyOjYwsDbgrqBII8rAs5N21AOqsbwFUWNIOxBXwL
m37IMni48yKZJloV7FXk8OQbXOd3D0HprpvNek6AQrvMMvzdxjm8Rf2hdYNLK1mw7pFQhd9+dqdh
7mI8aZoaGlHSY+IMLH9C3YKaBBriZsRx3lkeTSG4ugM8VXiKbx3nML4GtaorHMzl2ICl8LdRJND3
kVkfoGOLBGgR00cATJ/ZK+J40yoq1hpIVtocTZrwCrwSLHD/as1IZz/UxhdlJ+3ewkq+nEzg5xvR
kbd93YhOBNuuxkimYZV9Qf4EndTzojogJwD9k7SKgiEc2dFfhtQyVubcwx6yW1akE4RY9O4zoO4k
jwuvqBZYNDclmTZIRAwLhI2txiehOI4KoCLrHq5PpwfiKjIPqzMa1m2pzlGlen9BbG8QyHe6SrRs
z6ByzdjyvU+2mEcnLA0KcQQF4m6m48DC3Blxk02XU2juA95znLvNrOfUcLuX+w0kRirrO3zvzh2f
rfUzYWZOA7YK0ui2TFx8IIwy30OfVdP97+/osf2XAz+YwlpcgwXqHZCSMfG2WOj7DIeNIJsx4R9z
GF/z45OX73cAkIN+1EpjE9sIfpvsZioA5CiwX+4cUhuGlV0OasOBNKwctWAwTsskfVq5PSHBZG6f
7XuJMH0iZnaahmAiMguk6NYWRnVezmbBppnJ0Q5rOPeQeF1OEhMQKNIzbD4fRwISm7c6+9aey6et
tUGFu1tu4U20N3hz2wtHYOJD9KSQtjXLai9XNbcSNezUeuUTaAiHGEeSFgq5oMnLjsedqdOkAwmj
+NrMrsMQrm9/4aQLj0APj5ipQBGBlZiMbS8BUGqd+pVfEDOU9Wota/ZGjfApGB6VB1gI0ECT0ATi
EFlNszXHNysnRncsH8Eu8uUWW09Vt0bJkGxhzWZLe4QSUdHLtlgN8VAuTnne8xPle5uQF1a7gngE
scpQaiY2KuON9SF2AodDo4K9CWEaomfjKseXr3REdmM+jSQKmHxPcgspE96UxEPJS5FpkSMhx20q
kZBOH9OXnse1tguna96fvX4uuYgu1GL7lpauZF3Ry4NkLTuzMaPIVcejM4bD0Lcihz30itW7YEAd
6srcSnel6DAZcZT+1Cg+xA81HPVw++LjWWzNpEursqbQKsw6zcKagUfMqz0pjCtfnx1tB+kyXWw1
0fbk6Asio9GXitTCph2DRULsRUnhwue2ewH/zeqAO97Si1Ge97nNZMLDHgZN19eyuB1iSIG8wmh5
d7twaelOAFylBu3WkfAAUsciG2Q4t8RQNHp1HkQw2DBdcnlLZS652z+g2lGV08cnSY1qBWCNSu1z
n+dmTUqB5q18kJY4DcN3I6TojkKvu3+Bgn/PL7j6cPI72giI35/ygEgOAXHn7omrfGY/7gT6AD26
xrsnJyVkYmBj2UAsqnSEqEJRVHSCdbWZEbCj0VXZ4YKpCGB2uil+VsB7JlhgHdNEfuHe9jmPK0zt
ZhWNtrUiKlVzOkfRFrmvvlG9BUdlV/x9yIgyaC00B3tcUw4xrRc+6/32mJjpH9k6ALKqDMzq8YNg
+A8Auz3wZ1fStcC/7wQLd6GnjSKoUZKVIWX+iMlze3kL7jNMAhLrhca7ywuSlfC44P9kYcG2OMYE
+PyzxHisap+cQCtW4jTpNJ5WlT3VGR/+bQ23eOjpgg/KynyfRWtlb7H4RQR8dozisvTZpOWtJcOM
/XnLBTUacq+LlzdJDm0BLP3K8GgbJKQivFpEB3aKk9gzqufFZ/+egpiSPebC2iK/CazHBJ3hwXk0
xL6gJr8ZaE1TcRO3niSTWfFefNh3Zu4o8+UeiP5osnlzrjokbHT9d5HqPYL3MvWXDkCa0t+Fh1mg
mcLYNdtmwTlmudvjpIEPa1KqiKCZPdtbFW/5iPAQxs37tp7cSdtkEi9TAI1CE9V6PQ92z7AtaAvZ
x8axuJ6tWGW4zB/sho+c5m/sdSbEVFn6hiH5WP2BNyaey569DBVFdkDNWE4XMfpEk7D9InXg8FZp
+dE/cOi6a7YKy4pDVqeMAPn7GsPjrvFdttSCs6s9fSi7bMNd5DKIzr1EKxtKMCcNyoeeSTJzlfFh
5b9EjiX1T16EGA9FL43qRFw64FajN6WwXGvUHHWphALN83hekJycOPmWWfDGsZ9r0ceJaUFyANr+
MuqfXTcdGYlnUtaJ7AbA4bPHURR4prQdXpEyUw1Zw/YutBunoLAXF7BW5vSH8xAT5720hMNTx06E
x6hM0XJFfcY+DGXZmkgmpQERaAHd/8+IZde2pX+wXsowpYgmn61YU1CkAI+cZbx6jcYZsqqKcDS4
W/3QrszakO3Qy6uqQtWcDPPma/hN8eX4yipV2KYoD8i/7EMaJJFoxZUwTkwnLP0vXiXXCD6g46cQ
pUbrRtpGuaWHsB9nboPcTG5kZp2BALnH8bL9feCEfLBmBOWUmHD+8hLoXRW5+bcp7YLTEUJiKsUC
VgYv97I0Rdaf+MpY8nbZMIMrl6BeYRzNmJ9ngI06mQdA/wenhlaZq1iIDJGKrSDhlwGamdS+YRE0
jO90IvT3eq7izcUQ0WxvccpZ3GGpPFg3eu00fYY62muMpO980PH8Y0lm5qz6WM1G66TtcZAUXuCd
hVJrtEU5xFsIihX0GvYdUSHkVTa8NoJmtzceNZNn1ZtP6IeGWu3QSm2YKcBeRIrzsL7gAYG1lvHX
k48zpNi2I7VmA6G5b3eVPVhAsg76gzg0ie6Iuhpz3GPWegnTDncqhWeIqYBcpWEvvCpT/bClgDR0
gNyyjbkLnKrw6649aApOrguW/QPXUupp/xlgUw+mg69zUcFc5CqjD34et9A30sWbVU4F/HrTf+C5
cTTTJa2L4yuwjSwbeeB/BkmZFs0L+C58zpW+5vPlCuHDp/QcN9X8poBQCzffH2xmeX1/l7yzo9k/
JGjTXgAbL5SgACaX0l7MkjWVTLgG0MqQvFs71j1hh8KbD+/Z0TwIrAMrPYxDzflKwFz36/KCuiSp
9dtLe9Lqi232RTJHOdOPVF11LLNBZ6/upIVGV1opeJvrwE2JDiNigCI7u5f79Dajw6J1aZZ+4IwU
eHSzwRU+ZRUDXzSE5zxG93NlZD+EvBV1bURo4xBqElNrQVa6uakA/tQDhJ7EMwI374+ZgIj0o0nk
KE7j8wbvnLD5M04pVc5YsUtVAyly5Gfi4sfUuNukZN1UrFweBns5g23dhwj6VJQ2M5P52G6oxGwU
xfEWZa1NlwlsHFQOYd9nGbZFAtW7OKj8953tUuS+XeKxwq51ipkVsX+txoJXtNIxso8Mx1gj38HL
ik9YdsXz4A/JJJgNTonqnivAUo0h8S3Z1lBL7ZX+obMjsWq7fSf9klil9MdFJN1hNBrQzdypOCaa
sa4kbAX6MzsqugipiC6edXM4bk5ER3AMk/YHGHKDQXixpNG7LjTdRR4jjftdizGgqGHYqRhavltH
4NopC0KQ0M3a5Z8tBznYotGfRL0SYEuUmdGhRBPJoEH+l65P3WUYLCmYez6NMI+bmKXiuMswjHi9
CiSUD6VGDSPrBIZY47oP95J/p+K4cMdRZvYW0VT8lnooI40ApGr6tQ+3O3wjDnAgLKvBXPsD8VTp
V8NtDmY6LXbLIQzv90K+3o3e3XR5h5Xu78VmcobBsqjEbz3r0YN5gHTvCKHKsbBMDgpVuFXPZaUY
3kdTIqRJD8dZNWDyuaGzQtQAbNkcTl6UzDjnErsLsUcmMNIrpXuEt1zCyvscf/8tFVBAtuWuceGz
C9KPGQOlOMt2f6AtNAU6Qbm1j+FgtlTPWG8p9PdsrjxE3M1fmflGxoEH3wTFevSfaLlvl1577ife
hjhPKfl/xBzcnup8RZzC+vwaqpKU3Q+ovZ42D2px5KyyPHkajyQ61+o5V3Po3qw0NWrTdHElm9GV
BQUl/feF3UtKhhcmK2YFYcWuVrTdXaeMntJxOr7dVsxKqkP/x1WRf7qU6bRWTvidiKKCMmPar8EF
IDaVOKSLvG3LZTG4d4Mc6PJmHEtxHR/SzAIzMJwdqjOZTxDGQoNhemhiXYYjVpWunz/imGNUbWq7
OxOkVtPIePfNm37+PEIkaJk4/G2FTP8nTFjIyjk+ojgzSQ1DJj3vzuCEZ2TYxiQYrB1cvQh7solx
PsZ+tsWcVqGhrdwkU2N/Wpqe+oav/jw7FPrwRNbgR269hBteuxp8B4plT+xTFbVDrp6NCc0R4H8Y
wJ7ddE8DpFgBkOk5aGI9L8dgope5X4FAH9U5CgiLO87OyTMAlyweroQs5ipfqUWFb4lXRuKmzh3B
qkqDzNbS5KOXxSxLO616S6P2h/rhAaz/hfsbrI0MRWUS66Ru+wJZtVm789uKWqEKUFbzRde8bUgP
0Zy37ScnmxUXHu5VplL2Lmk7/mzqV7eqREOYQe6fIBhmomthFsSo5HOZEFniooyadWlTGAcFgpFR
WY66TjMDAAROM2w0r0BPD9OO4ebO6n3P9hqiGZPo2Ie5BKoCOG1L9myAl8H+WZPibCQIbcHGSbZP
e0AMrmZRLwWt2ypt3KiF5cMIfkTlvaaqxipSBwa0tuSbCFgMyMpBL1xx6CtUiham3OPHuAzFAifa
w1D0GCfgfcL4oqLJrboChV2A4v2Tl6dB35NjzEbdXX2lsn6gMl9HE2ZVHW8HLWxTvGT8RBp+axHN
YN6l50M44T761NZC4BG0Pz2yK/JNTSSvJu3buVkvSndhnwsLSsXIvdpS1mOb8Yc3PGjRBSLaIJqI
tLhbGq0jh9wxfkV71svhOJKLv7aMkTJFOHnSDywu4ForR537iNr6W3jJ9OiCAZUZ75qvkWKvN7Vb
HiCLFzT0JjSy1HmRaYKCFVf4Gu/z8DsY44Yza/VtzJX2grtPZop4RDQUWUs98e6UISNNL7qyMLq2
u5Ub95EPCu6EOjXmmKvcg5EhNz4DFZz993RA00RQ0L/dBjoAZZ/TzP+NsgzgpwZKLn8iX18h7WNI
AiGw+I+2uLZvgjBBr5cF/UskaVhtJP46vp91NBoVu8uoniprfIZH+c0wiui310Db+MrNnjGnseWp
n9uw/nc4905pogjKhSzN/vpAUpaCWheAdaAImCsBUZeiuJOy5gtNW0qpdzz3uDGL+dB7WxRgudhU
+xeGfnY8dYzDQVSAUPmAYfxn2da0H2c1weGLieNUvbdTyIhOZoY/t2uGdpVWS9E22731bN4jxCab
tXw8QMd+OfSjNbXDQiftgodK5rvpU9U1VVfZjRX6eseA2mGHQd/NDEKyCXjJOI1bUfDe0b+wEOgs
rZRjz9Q8GmU/EGSTc67/pkLc1P1Y4He+cLZsj4Y4Lyv9TCbRbhFfb+0nKtNCHdQTCeGyb0xmQ2pb
gUXyVnu25+uRPQz0bla3kzVLm+OrrP8Rf2z2f2A9kfDySVdb9z15ubbBW5u6tJXkn+tvqWyCnasE
I1y3JgCdx6Uz+TdAxszqgWrh+coF9Xf0MuoJG4pPoSnhT0tocUTYndzqxG+vn3T4LM9svkJciHWn
6+9204zThebw4CDzcOc0BEtI98/3zdqiub1FVpcqhuoPH3fN/ibCXN6gVUvaw/wP0BW53YxizYkU
BxDjAWqgLuhqQ6yOl0geCcgo6CRnSOdIGghzC0yy0NLQwL8L90Sw6MwUOynISjnaR8hGuGV+vq9z
vIk1NAlMrGvNsgXSo6OGlloE9GiesGIFpO0oUcZDlwtxilUNy5RNIjbDG5cqt0ElJ3zZlau2U3Ut
ZRKoKBuK4hbulc0K1/vPjTzXg/xB8x+PMhq6hzWBvdVdFIRTs9O7HKWZChGTbDcMet+kCaVdSDp7
NE8LuRjfHYccuCQCU/fSPsZrw4Gefb9Aa3jv3zTHXgsrlkGztmztl201kSKh+RyHJpvMNLjilh68
EhwFrGPLoWPQZ4KweJtVaTKId8jTe1uDeb6XDuW80Nae++YsfOW20iyaqNWsF5JH92KKlJjNZhBc
DvAuBbLHYrjmoowWk+zWUOo6QbLs2RUYQp03JFoAnVrFs9seFXjDUcMZmSEPBCXRLfDK5SyfnWuz
ljZOxJfme5H3FZdxqJfY/Ul6wdPfxx/y9W5HgSfuzUShig70LZQcL08tExKRR0DILfC6ZAxMesEy
sEZTuvSeFxi18K2A+iFehMFsQbO8vU20gY1+zP0p06Uq9/gPc+ekT82gXLuxLMg+rW1oeKvYiDqN
cj3uTED2daiszjiEIoI6AxNui35cWJDsb8eIVUpqww6yi4DxKOW7PALhImWq/uC2bQ9xmFWSY/s8
84lDNmTbswLQUIQTLMXtfivPbYJcWGKmIGD+IBRL3xGjnufla0zSUUFJrmN+TYzKdI67jDkIe0FD
Ysm4DzdKzOxcMN9knraCEwcFTeKL6j2xgA0CipFdok4fRdEG8b6TjyMZenbay2GKaqEReMb+PW61
lH+jd1EbB8uAdz83TnmgVgdZY4bOt2ss0+dpa2XAdIUHdcMB1enmrM+VzW3MNWj0ai6FGdRj/Kpd
iXWaZRw7gUS2QvNZn2pZBzyRyMn0jULeZ1P3H41CrXyL7YUThp00q2bPPHaj+5pHN6Gt0yvSPzsp
J+ftUx8wQLB1Jk84a5MQR3lYj3vfsFc68X+opGEAYcUjOBIly+v9KMRjigPJrof4YBtEYotN+qdn
yiRRZnzn+PRk+ps752bgaOTyVo7J0CbpvUZLrLvMEosc2KTuCJ352vGON9SPTtvlZHXPMaklxMaP
g4vzjPFjTf4clt45/ziIJw8GCT1OGlWsDLE1JNnlZGcmDLLWBPVjIn3XJOsO+jvS58S9BB7eU8Ut
ZobhSAvb2H4NPPrAPx9polI7kMJgG6tVBbT3p6QqW26iG8olcdRzBAQeJuuhmacMp9hXZyUd8SOP
lyxb+pZrkC0grCC8Mcgv2xcd/xeQZveoPEOCQg+UMK7spQ6kPjpU1q22jVJoKCdpMCwDfenoybMb
a9+mlTfVbZC/2m9YAla7JUH/0QoJxVfTMCrtW6TL14ueBqv0a0nXz+SxvWsyt84vYR+TeMPXLhrN
z8jxVpF2SKkMG3uj14snDQxSN4WkaDCIMkRba3UxyDm7Jy2dGjRURlwO/1HbAzbXS5PboNLSjoGY
NT5mVt1FzZP8igFrj7QzIDxBTzn7o1zejc2urlBkdpFeSQ6cipiqXHy4d6AafT1+Hgqz3/5rniqq
eIgi7J//2vFbfBh5S88XAM2g5fkPZcqy2ReD6x5sx3pg2D6zntwFjQ58X6qQYIy7zL68hgS55TMf
qNOz8IJdty6GnOg8M+r0PCuC4qYgbDAgFmjRYm78dzIUUyRzvJeWiHKJrArmcFRM+dmUIxCSRn0Q
CZQ63IiBsyXmtFq4XFkQ5TrabWu7RPjXq3vFW5eg82qSAL3VM5bp45hU1HSWsJ1YZZ3mKbKNJ+nu
bUwKDVQp4gDkfB4949MSquermFWdWyOyPjfFGpBlin1Z7hq3OiGTAnQJ+qITZqeDg5nbwVYYtYIs
MYUHF/r9AcsIH1GSl3GWna8NusKhND9QNH7myq/pjnOxlraiZZEbmhFT/gFX7m5Boa5cDCCFjyKS
QQU9g95B2AGNhxPVE8rx1Qis0T/Urlvk25MmjFDeXgW27sQK693kT21aB4nBTG0ho7o49RcibJY/
jls+1MC1fftza667OCiuUgTJVxBdNdjG7989s9y2f5hbVA8peyaWNcMQcw0TQeYOlm/toOtbCNx7
dWJNqD+ZM0XmzGDOscySVrYUt+27HaPIszc3rva0GqSpzUr3F8dYzpdnbtvwe+VVjT89hPkNIRze
H/eQ1Zmq62hohufU1mOtFjVCmq8HyxyRgUEMVEZN53MaAAvDi+WtezLvprH00amYXNVeUAqcrjKk
1GR0Ez/bstxXURH9oAjBqOqU08AFmOWjvyXenmAu9eRmRHKu15SYpioEX0wYQ7f0ItugFhu1vrRt
KVvyg4DafZwsqkv2uBtDQBcGA/MsKDM1KAkVkkCTHmL/TThBVtEQHPgPimZf760IyS+pjdR3L/Kt
FonDYhRVTA2pmIRHTuqIMYZVGpMxsmf0T3wJaGMqOZDOUiBYPmn2t0urqqhKyAlUc3qqmO18pwDe
+7i/gP8954uc1X6MGm/2f6BuYqAJMzOIGWEcjUOgyiptE97UBH/6AZ+zURMLDz7zJV5oLD6tshyS
z+BHi/2ZBd63TJ/Biqh0vpo6aoRmUTBajntBBC3BSKqe77curYzkWqa457jaoZq3Q7r2ZHcCkLbh
sD4DykdmPm+q6Rsg+Al8N8agYWf8iR96KTpKwrw32CTjXskvqnHjaGpqJFKXtRfCKK5YpzuX+2Q0
Ye6s5ieQeB3tRgBIq7H+oMG1G5MZBIB8b8hdXun0V6NuakJOQ7ssn3oAtyR11Wpspecn8eC2x3gc
4boB9hS8IWT5wPl6wSEU+WJSM2z7NBGy3JpGoMNpL3hGxNBtX5WI+ecNmb+qbWwxOkR89hCbp6q5
e2LBvbKUWCru/blnhnqZK6bwj9QBITxUPi0pdgxVfj/TfRYyRlu0XJR4ReAgUUJJBqVonyUq+YIG
cVzdJWSXgtLO61KWs0bpiod633TQY2uXqV8rG9OXapqkS8Ex5BZNstj8Urdrjk0S3+ev/XSQjIyf
5bsv7aB5vCP5O5Syhnjym1wZ2snc0zUyG4+QUPMKMsp+iWIrQjUC76TZlVCNF1SoNFXxJxGGBhp0
qQN0NseNGXtmdT98kYP1a+60FC0/FO2BkdXpPtjz/32C2DjrfI24jGigXP6CqcGuzUFTuJj4eHpq
w1Aa4FAUTLaDqH+tI0gWnP+J/SMtHNQGPnxp7L8Mc9F7S+MjMzM2fk9gUXsZgOsm2BlWoajUwWsp
oCDwN5zv9VTlmh7RP3Kwj+rqTU3QGRcyDmL95w3OyCv0LCFb4EOE87HQysvw2BTJGyjw4ADtt4tq
dCBrVrFl4TFNB+kTdMMnU34hDEaG1lQKtZNfEiYE+IYltw1rZ+XgSPesg5AA4uZWak/78ouZu8bT
PZsgdjrQ35G2fQ3WeLLHTrokTbdiyKnxa7Rwo9aRaIDmPNoVKmmSCebNLMtr/dUHKplov2FEPCLb
y+umR+cvEWB7ovQ/LVXsqwo8akTZAP5cPhf2XSpGX/vAdAVX6OUPusyZzLtG99gESxAcNnFPz0CQ
H+178XexzDk0YoCCMgO+UNy+QjEJ6u/lcElai7irSFwIcPXqXrus5JvKg1IuIS7JmiAd5atfdP7l
QlW1QQekVBZGWZ2KQEoogo351Irig9R1AzcLz+Z3UfsWByGfLz8PCDgWPAf3I00DxnHhrO0ce0Q0
SiyUtY9NIkZznRXbX7T7ENa+ahhws5KcAkdDx+JAK+SohbAgglQVD7QisD/zAYdXYcKK4w8Fz1DG
QHz+5iFMgFldauZoNSiMffq3T2UdKmcWXAzqjPVQfTDbHFRpcQYOy6DaNhnWtDdCvrjHUBf95jCj
i216K3QlLXJE/3jV1B7UoushUo6UamXHIZPl3egtydYoQznuArbKjxwWEUDgv6OX3fEm35/HW4Xw
r5Lhc/Fe4ACOzsxfHw4uztn77RiHslSu9OTJYJdRX8+MWAuNo1EYp22Pqumyo8ZQFL/A8mE65ekt
R13FvyaeUDC9ALHbwhosJUVULr8Co+DHP2wBOjO8/ZlGE7hlj3GjLkHvK/6tdcSKonnpuPpzwnZX
8o2pCVLH7g2K59ezkhZIGV/Ra8xjUyNz2seJQIXccs+Y82q/MBI9BFBCQTy6U9nWOMCKikHXdSnd
XIZ2C6btVn2lRcSG7bENnTNem074XOyJRS5KBGIBfcaOZFc3/SKGu50MZp9sQKRGguN7HNlDaRLL
ybUcILSuE6i00zam4SJLwwkdF3oDpGl6xF4lb5fZJLrxJF38egDaZk5SN4RM1ROhzGgzoRsdMI+n
hlQN0ahT/LHYJVlh1+SRCvOaW9TPnH84fHHl+PhvUkPeM//bbzaR4XldWjRtww/dHpknTjnOOi9x
UsQxIXqhExQqpcCvW44kdH53L0v1MgktEobDXBj0Ynp9+Sya9XBrjOtEGvF2boDuORXijcM12hYU
67+t0WyHNIiKpWbEH7umTuOrQ+8hx/umAyVMyYk7tsWMOftwAs7Vd5c2+Z32zGV6FIHaEfWY8EWI
B/S1HfUULl4yQxquXuspZ25VH1fcfGwm3UzjSfJEeSQIHly66iV3H47nntjiGNpfftl9Ehsxqe7m
lxMxRu/d4OCcraSOwr15M8gymRVRiPG9zVsqkkxtgO4DkQrVK9eQIw7bhHRvLWF7x5IMShpmjyOZ
ktUPMC515USmZoOaWj1KP6BBZRHvOIVlVv+AGJr0hl6SR9sxfp0HNGfNqEsQBGQiuvTBINWhxh4c
AR/EQPgT7ZbYp8A486k4jFQjDd1IQ66MLaJn1ucQIy33sLXBJZaGZHB0d8WbKUy5GUY92SDnltVu
TbdfwJnq8vZ6NaOyOy3kFg8UjrcG1lfeieADICz+SadYR6Ob/qf3zxAhndFE8dt04CObrOMtEjPk
xpeTBC3V+Sz7j9PMhjS1lc6xyhuwJ9sX7V5mmJIrdCJWrDNfq9Je8pfHpwqlJ0DaN1k6Glhl2WLw
l78BJZTnsB9lGRHCBhwHj5K0HxTHsWjiCeHLy1N1EYaBloOI5rwFI3nDynKUcLt/Hvxsc3UTke5H
8JZgYYq5hBfJZByVB7MFhvIKZE12tY4PY2wmc3bO3K6P/jphP/zPpYOkLurnhxFXPm+RvYF0tV18
gfQ2QPrpMps/lMfRVsHTET6fq7NXsR/vPbjo5xKm/vcHii2tIwce7MkCATzaxHwUsyTuBM8oiCAf
rzi4dlpVH6yohwriaHmVw7Vx8vC65w84l16WflGjHDVbVvT3n6mAO4jdZpZ18eJm6clvJ6+h+QZt
hrfo5CCUYYi7dUaHFaOJ7QI2yIt+dlhUv1PFU0GVCbokuaL1gftPxPETVi2B36HMK4Uv6Sw2cZeK
Ct+UsvEjlNRUrTXbnW6WcFziKjUJPT9DIEH1k7MrAMs9b6S9sBheX2meLzPnrcFMsRVRv8zBSp06
Ib3E63BfVrqUl1gyyp15YyUYyRIlR8sxmnwZMeruqFKKX36/QgBAmB6O/Kxy5ZAHAk3zI/WmlNt+
2ap0Ae6lsl3jiHfOxsAIQ8ZDHtRRC7JTdS4cfSmsttFj0JkS0lb9DfWJdFgSP7lJ4+X6i/OJHI6i
BqZ5zS5gLWOnw0HTXu7HvCgL236LHMBjcujwV+Tq3WbiajXGiwcW5DHg8dI2NO8t3bKd1UVjs8sX
WDKSeLbAuwaTnlaLB10qddnAVunFnI3ib0xLHiX2mnWqfI+SYq4bc1uqm0OrLElWFrEjM4g0lF/9
/DktGv4E2QHwZVAd4SoMmlUvyuQy8D6P+Tmo0cSvQ9ARFzB6/Lx5Hd4rpCUniVJoMTubjGmkgayN
SCRxt5yU2J1cHPTToP26br93gK/FME8Tj6HLtLVcQO8Sx3zzY05FisvH22CaeokxKp/fCD3X+/7t
5QQMd1/OYGF9RJ/rxm7irTliHPczNrS91bd6f6cD3ajvAhtonnGcXlaxYTA04gGKkHGUUegnDkru
G7dJEVJFxJQIPnuPjQQRVwkwozb93iZXRhOQ9o062k0h4mFedH8fQx85/7Rcii5TJzfL+9cRb1Df
J8EXv1VLsJi5tjpIEnnTHB282UVcexP9TMlYH4uT2uYw7bM6Ant9eui4UdxO/jewxppMLF/URgPH
O3WQheX2/SMRoFb9MOtuV4iK5j5PyklUN6F0RhVXWfw3swUwtO5HM4UrIT4QvqG/lyayeP8QNjix
mUgVDv3nDr6+2ErpRkg27zqhOs7HSG5+C8quOR/I6RUQjZc2bZWNZoOeYqAHksNMCUxxIVFcdtCz
SHYZw5CL8+TAH12d8AaKNO5bPd0wr9hGk9wClif6Hlj2UQ/YfhNkjBqDwe0i0FtdEClozzljLAil
NUuawbdbLLNJeGi1USuK6fAoZEL18lFqar1WKbpAsb+fb27sHUWpTk6/Qi++CDpQIiih2i4F8vVe
Ws3tg3zxueriYayBmCHed6H1bS9FEHitm+TUYm4/9xxuEs+9CEQNHTHzlQzhhlYG6e3ZSzPkWy97
TGZABHvcTiXXzhGZA0dlGS14cnEqco789Q0CjLDDS1vqrrYcJ8sQqYNgM5M6tzKuMGr9qWRUJTws
ob05rUw2U4IKQbzpLhME3zw4eCnrBNep6YbmQ4HKGP8O5+nr32VfvZyE/IwrS65BDlznmJBbCFjJ
sz1IvWHy74j5N/SYaX371rTqR8ll/WjftsjOLe6BHFCQdGLSActxPrfQpM9s9lRboc+XgtYvHFk3
emhkr7k/N47Z0Z0r3zXNCwdSeoiuIX6ICWCsrANfa7Dj3mXwGvDQCcI7uhR46UtNG3zQWGBbpHXO
OjfnvRPe2AQwAMbtIbAvbpZ0TDRyjHzol/0gcfY2MhdaRUvbQNsnI5dFdk+JLL65ZYE7shG3eHfw
b6ETUcczbbvh2i5T22oKWya5dVXcj4cwBg+2P++IYQRlY+Eb4mdf+hzz4k2ktJaVpHNLEXE6XcSs
5H/1DJOUdZD6V2uu/iXPsLP9HpezSaAJOwoNkKG6iaaoeMhZRD8Hi8VNEfQIHqfc/Sr1P9+Dtm35
Ub7vaWsneiBHGyYrDchn/u3AZA81x7tOfeFEA0nKT3rmxg1hCJ1/7uk10eaNfPUEvLvgOlYlhC0g
R1rBars9pKzmod48zhmOO2cS4ECmuPqC6H8cSW4efaAwhk8l6o5sXIHNs2R692+M10bue8gkqLiO
jwcZx2hAUWbFgPYRC3SXpdtY+h4BpmqyYCnEjDWuMnpUPnzPJtODKg1jEPaXoTcdpbHapptiN2a6
BSE35l5O5kFtyiSC2yKhch2ZapwkaTCoB1zl56+HfM4k9w2kEN6KyI5IwBPNtoI+cWoELflA9oVN
EG9YEerqfYByT5C5FlvJQSDzmKIjmZwGUHaGIW5CM167tDeH1dghcHCSW4xetbQNwcB78FHeHQrP
0syS8s/IWwn+t+rI7IPZLnutJ/SJbvoQeIdoIZMeJjH5gs5RndiEOCRumvugNxfo5rZOYFSOs7ru
YawTMlZaH9ZiI2vA9LmFQg42aHGBRT6+UDgs5BrS5dtSV3B7wiMNNhmxXyl4bGJtR1/7O6EaYVLs
RhVXiQVFgPrucBBbW86AN68R950ERAUohjCjQmMitUMzgucL0bEtjbGwG+EAyNB/ARsDDF1N3wJD
ebc7RKisKiZZhBSaPxPaEGuwIjNkVJN+vyNiNTe1ngxGnAt8AzNaMXENLtIq9v+EpD1kwWQcb5lT
I3Bdy218hzupIaowlOY3bPiy5ww7d6+RePbDuEuIqhhsL1FevqOiD3lYuZsribmWqlIOcoQCIpFC
y8VwcNwuBSOecrWTm1gDf5i6yXI+AUvxwBbvDtrBlaejyPShknE5ePLDZe+pu9uIGZvaGAXYup6+
/PRZI0AvssPkU4D9DAlgtjmw1v0Wad+giRRK2txpdnWacA3z7J8Zg7QRTfe4EoN3JUIAtXR+mxiA
qwlHFuHwrSehf554LOt3O2m+VmYeIkVtFESCYnEViZiFaIWaD4nMxebWO2SJBZQMMAohqwUsOE4b
eIIUsYwW7SQRsnaJKWj0drFQNDhaOEABSB2xscJ8NRksf/n2IVCTwTV9Zbn2mjhMf9h7X3QCYEiJ
sX1Jjc/egtB+iOcCNnFha/NrHHiwsM1e3VEbqDZubzSBkLg5tSbN1iIw/v2zbqcZYLAbA30RVW7R
FO2NmOjkHyP9CIPhSZPI7GHBJOfD3fP79YS2/L/W2mhQZyefhdZ4vdNeplShtxfth02SW4JtGu8H
5A/vq6Jd41UDRdt0MGtRx/NBTjoTiAIyYCdYi/6G7kiDTEWWnA+11L81kLRiPHokasqju4dd1KNU
UtamzGYJVz9ghNXOTauL1DyBSnnNeLhdMEgp48VLjCuk3gfMyWJLbaJOYrb8VlpkZJ8q4mNo+IR4
VUv3dWIAoP/zilPBkQSKb/KGVQHizv0d9XbOLAPFXNvgLdYrn0TEdw7+qiuger6G/FZ9i7dC5Xow
R25OcPF04ALCpymMjbOQjlCt9xgX/TppARA63Af/ORJmAClF2yDXAkLkmYEZwXvb5cigYYpjWf/Q
hFkHakClfU2DLkS0uaFaJP4RcVGazlovD2mq5llxSuXENYlKxCWvlMrNzDBjwnkKLNRQeATFngsW
iyKNzeqLMRGvxhwRk18DSFkAE6XB5SeNLrbb6F2daxNd45XZULu0hWDrisRP2Ly/fPvo3rTjkXfT
uyESE+b9rM48G55he118VhrczJdQkk1C+8WQWYAZAddcNSWI1BKv12kDSuIkEL/EuCEqJeW0TrQC
5/wynIpYFdlCaSQLyTmYnPtWXKImrZ4zfYCpKzu0Gtd1ZFWV8DIxgVi3VIIoESwlV1wSNSudnBCP
M7iMGGt8beCAXMWBmBYHk6yiHqfsqAcnM8WRskuXu6pdgKP8fMWv6Vky8P/CpjlL3WJnjlXrRiX5
GRJ4uvgDbQoK5edKfQ2ZOcW+pCD9f4I+LdPSlmthVukz0swtoZE8eTfdAz+4CweFeIufa2Z5hQGZ
THT/HGVTm+aZpLwkSc8oBp3BDmZVehAxIrYecLTjTb/IAot/WeUKUap2Wu8IA35scb5sM4xc0Es5
tIi0t8wh4urN21o6jyXcJ6b5XhpV2YdbBwXMZMD7rPIOvmF4Y2ssybyPezl4fCSZ1ZkX37n6fO18
THCOuInTojAZ0BqRbbJox63PPuVoh3HfUPr63rbkidakmODsKUz8Eezyp8uERq6ZoOdRpOnFa+oI
MYz8ZMh0HQoR8yoqoOJ6oOrNi44eaX7ALDRSEsSpJOT8rUMtUrauKi6D6b0iv4MQXmGoK1rdgslP
Ya8n+rt86jozBqmbbB+3+UFolFui3dskANKOXIKglTVzAOlY/Y30UXWWlGP8bja+ouTmtN3CcWXR
H3+xl6SFKdS4bXEu4K5K+tZK2JkwjEM7sr2vCVs54R6zK3pNBqbv7zG/CkQh9d+K4AinWGNNe2zb
dpxIIFuhnUTJPfsWbDiUqpeV87iru6taiMzfkK+O7g7DiluL+iycF/t/ZbT/3nCfLbTrSwb0xPnJ
ZR0QwKXl9rwMB4d1QUsmyFrBcZOtSOSobah7dhPqtfptNtcOKYqJYENZlOyDZHtIDOwEXo6DTzLW
yYZxnpwuDGT8XTX/b5wAlVQnjqM5CYu96NNbIL17FDt8LpZiMfXNpBly+UStsRGOxJ5k/1RNu5Kc
p3yIFTORYFgHYgG+1UNZC+l8Cr6riGyOUXVrASf6UV8DNDR16+yl1wTrOEw2AkDu9xBRrcGGzOmB
n6UnClEQBx0/iO7NySEQ79tfcBpnbz5yQfXuaJ1VBy2KvJ//rOHQbnft+yDcTb+TKRoCgNqAqM96
FtwbVJA5EmdiM5LflHswuYht5fGb0dYVwWw4Xc7k2C+uMxvxTGdKbMKuozW6KAzLb+sji69+rLy/
Hc1vrrLaarHHdXCLZkpE1I7YciRhT+UwJj+3Al3w6rSGPv0ahG+Qsx7kj4usJJ+KJ8mOQ3y7F80i
Q7GCc2q7KY9cOAyOircKIkBiAoKJqq/aKAMNpvbpphA+Wpk14wrnzTB1iZ/sx1YB6iC81OZMJiGz
QUtmT0kJ4IKLqEigzAYayh5tLGshHyhp9KF6JuMaTVC5pDbH956NlnGJUC1YdIGJTpk0ootWg02D
xAaylRCUmBpCjUeJsf3ce7vYEKeWolp6Xe5oqsqJ1V3jokitC8smz9u/bgwK29whHS7VFQ+e2WYo
a2HGhls7O+83ubr4XysLrl0OoeCdUKuZSONFGOEe6btKOuWl3xiG0k256HEwvmzLumhdmad9/g7s
vYXiRy0HnWKYrBBaglQtExtEcEQToPI6KK13v9X05TR0k69ApVpJcw1XPmcDPhj9Yg8sOGPwfVtO
zL01f9UwVWWhWnPXvUNOVqrRNnlK1gyhbNbks3Qb2sWKyTV17N032mFEHlVOnlrJAT/DrOk6N5uf
v9+85Hv6ig7c7L4ttARzTNcyPtYA474dfCr/nThofrtZfWns9B0VHnQsE+bgnxCNTJR1JosfWVQF
Ti8YtoWv8CQGpmSMNkc2eJgxdG8FmrRd1QKIcey3E43++/8zqM76y2c+GCv7zRYTRCLjgPefm7mN
+J1E0VDQO4I90IdOMt2s4PeiPJmNcc+LGoTcgSw0y9GB7WP1LT4Vxw3XYU4S801vX/4qu66bcsgf
Ah8ek5ZkENiiUGyCFAdkVLKTfqP0G0ADS3F5vIn8L7yGf6J/rPT0S5T/hYhJ5P3VvNRkHDa8MIjy
hms9Zitt1gYEyUP97Tgfx0XI4vUjQp4gfbYTakRgTfUZZxPl8DQgbuw7aQlFaeP47D6Ql+fePY0s
koXpEpc27dXRYXpT4k3X12+TqEX+lGPevAyQEkmSY09fs2pJEyeWWUBo/AE69FIGe9FhrBl+WWOw
1fREQsOKoBMbPhZueASEHPuKkPC40jpD0yaGFiEpc6+0Ud5rpY+qHMvHvmbDk4GJCdTdTzwJUWAZ
BLjh+N3QdDCWVDm+YbOU9lxh8+Qyk9C7uB5aMS2srvkdk7EtJfynzVaHSUwZvQ+ovWm36q9HH45i
Ga300/PsuDtYf05pzWHRy7BXo1nGpn9fH/u6H99yxppghdYH39mJMrr5AmZMTwjE5cjzSeYXS8K9
KjKwbZyufeglkFQ1bbQHtY0Jbv/t4mRdAgUIEpX8BYW2yPKpcfWRmkpr0gqW85ZV5P/ss17OCzjN
UePRUZ4XM9LEiMuAoD0MY0X7FfXge8avb94OYI3WVvRWB5UbkyiYGzxJnIPF6861/Iqa3/nmw2Fo
cSP7J/b/qkCE4geq3CSuc3URQApz2Fq5u+1ex5rgPL4nMbDrLZu/Nymql+Fj0CAVYPyvqT7uNLDJ
agkm4DAIxYozrJWERcZGPdi8BhQdvTZdDSAgKrhddqrOeJsy7ozpxdYW7SN0p6UKjk0D5XPsAz55
dZiu99mnf6E8IH4RZSbxu9M9Z8UIWCNQXy/FdLXXnTKmeWZgB+xZPe5NVxexXUzuKxZIgHz93bSj
NzlVwP+85bD5XrBGm1QC3zrA318mDOj7yw9XSB1+uPDBP2q3nMa6Rp4ct/o8ED5bT7TeFrrc6Xw+
Jb5Rxqd7HZp5uyZfkHuptsp/w4r8ihYnzS0Zgzrp8f2uRhG4omMDjxUt7Qp7mWtSE4pvdWxANiJJ
jdwAPrAYRHzmlx7DO27wogYzrP8UUPOVYaZvqXnhUk/jh16VfPWx80U+uZX5oJ5zPuigWaGXk03T
uSV7/PPXxQnt7GNzh7Y5qrbp3fTmf1oT79obzBgBgjlML2+0HV+OXBOtzGWYFArlwzkaWmeayCpR
XY0XcaDkbCdHc7YxJKJBd7PMW4zoKj/GdM2x1i/uEoCdtRAvmi2NKd0tOGol2NyRmTYxkFd16Z+r
o1kVeFkH7Zbwtzy1MuY8hc0VxE8jE/ayx+KLXMNkGjE2WdlfEo3rr3Sd5DJX/jjGvkgd1j2ZzIYm
XhHf09QSataT5+RakTV0hn99lmSOPVSY7k1bfyYN/U7GHGZ1sWpIkAztVBOWpLhGpreQrXL8XOP7
3FPjGWJDwKV2prt+BmHwkcxAzhyKQwaG9lkN3OMZW+/JI5BY6+l+CwqjjXrCu/fk9cOCA7oHL7HQ
bY/Fw+NAHNzCArohehRXJUnDIdB7C2upYF6agW2r697AP+mU2fl4YYKnQGG27pSD0KAZvb9JWP/W
C51jmpwNYmkZdg5w7lDd6xuVdpdMnc3SLcthfO8d76u1Kxzp8Q4P5Gl8E6VQBSa3yvgRAMAfidtf
8NEq3fAXYaNCjNM/gM1b1hCaA4R5/SmdDnqmXs6xljRgUP1853lycRyK4o7Up+tMhF6JG6JcHA04
0n8HAR38zbkpRCUNBAjaF6mahuTxK9LcxhTWaFU0AXRhtZv2UvwRN/0qqq4k7sk7fhEoElKYI4Cd
0JokWZdt5dz3HPOQqaqr6i1DnSjkmgOyRAVTdYfLiGruJvlJshjiadJvwgiSPb9bGhvjBNWbwmx9
hCUlQ/VTfuvRf9RZJd7wotEoGdXw+4MLYekLLpGTRxhRbSwzEqeLpO9e4Nt8DcIz07RL8QRvpDdu
6cfHwwy31NlV5xBy6nkhMsCHByqE88oJJoS5dCfPolZPSOONaG+7fQr4mwuvxDsMysdzgPFVOWP5
hWJ/39psFfYL72vk3qAxwc2iQ6IDMqLstmTuVAFZn6NGXfKilvmGeuT+4c3xFWghmhrI6NRsiPdM
spfnFRg7Qf6NbTP0ApYvuoIp5k/Wz8u+AOKHvDTq+osJs3WNjKyq09LYKAJ85y9s642VdN4I4pWM
YLOyv8HCs0e8KP90Q6/7htum7M2IwqJeGaRTtHwZQ0VgPi7n1qpt8l0TvCtynnz9ocOdX5Jhn59X
Hw//UPFoQ8UyGxhHK56lE8HnwN/H/3FTUc8P/anJIX92pJiiA+OleAP6c1nyK/YWZC/FjS8nQtnS
cAblCNMEiWLll2DpDVssqO3cm8YyblawMYahczsW3YryzaiKC2zox1tYG1TR0mKPmxDj0pBJz7JB
C/JZmb21wQvzIrnvPv41YObuC21D5dQXDIYoo5u6y1p3881w5ro3nee0VpE+OLmwdm32nB5jHI5y
WhzXPEFWZ5s3cbIjv701lqfbnoz0aWNFOcN/cqmk3s1Tg9uAmN1ClYJuZVEZHtnz5tDDWpX3Pj63
+RiGRp3fDXDk0ttwwsVSJch2CjPqFWMBp+vsj0ZSEngGIeZXqp6FHMfH2k+1zYVYdX9cQ9q0xUgg
GBQRmA/AyS/K4s87X+RINogKxuaEgEhv0xggL4stCZcsmJ7cL1BeUEKDPIBtEZSbiSafGQEXNEqT
D1kEUVDwHpX8+pYjGanBRZV9wBSAr4qsFRL9rgtVaoDr0E5IVY7ltjUInzLf8+w/NLYGoVQS2Kg7
bdT/Tuokrv0mrx+wpz2s6Fa7cI+iNay+tSA4n21e6pnG9kBaa3ij8437BQydhAzrgeSowhRYz+64
RWhS8r2BZYVpQ60+5gr1bQbvFtN64n3PmceD+fDqb2f3Soc52v7WIb5qM2+9MLvIji7S+oy6mDBB
fiM7Dz93CBQaXNkgrunmkAqJ8/PUrYs9mbHuEYtd1HqlN5bALgUihGU8nj/yuhTGdNYoQ2rZzElD
GW4FkbxtRVP28XPpdudXrtXHmlNIN267JRvuvrV3GHy52rKVmm7SlmfL7YRFzLsKQhs8Cn7s1txB
ttzmJHCN6QwTlaUhVKBLpltSJMX9dYk8P3Vm/sJUNkohOkAK6Tcm2gC1qiOzXTm1ldr8n7hhCTSj
jQizVH+t36Hyl1NnCKltH287U2JizVYYxpuevhGePCsxAMpjhlbrBmB1YBlxGn9xS+/nF5ogDown
LRF/HQ4EINRUFp+hop1C5iaZ9j+W/HHZgeykTOnJqKU3ZZ3Du/aELeML1U1qw7GaAsWcxcjkdTDs
GuUfb9+bbQ4bNs7FQScSsIDWlj4ssCKlD81VR5LX/B7Nd0O1RT/F3GuJ05t2Io0cCyxmKLlaMwG1
F9m2u7YGeAuMU4wKfcAtvtQFPzVn0RbeQ6HPWzDzOv2xHiy8NbATqZmu5B/cUHgheGaYjD1Hy6jH
He/Oi8k6EfFv10tTRzSExvsEQYHN6ad9UJWDBHQKNbf3IMW+mP58UYmvERhvZufPynDq7c9DRcdU
ScyrMp7uQnWQRD5Uq5IejPFkbGoRhMqBtWK8ar15X7PpbEq0eXdKw5RtEWypxgfNid3x3mlwW/0Q
xt0ult8tdm4LRbYXoQQ3bAXS6mgL7BJ0/lHh23HUc+AG2WR8Gv15TVJ2lFm0MxaB07NMJP0km92u
FQ81IUAq/FkwPuqdnCUGdZnUr6LFrF0SndhRVdz8vDSmDChk+mZwXIZcLHftVVEWWJ27r7F5QlhW
6Ev0BlE8uubuVzqu9FEdHTtxRfN2VfvqcwYeChHeqIcOQkFYxpn/OJT50YEO0E1It8M8LfR6tSDB
G9dc5MVq7OdZvqUyw0T0Msg+VZ5z7MZtv0QW/7DzHiA5ZzvT59zI13NzLmGybrJCLWZ4k/ihHsv9
7MoXrE4oHQFayBuMlp28rVaAyInmDvM7FUpTKL9yoST3tG+pkGjsytutEu1m7gTXfckyJE8CCQnO
+2H4GYSMsC3fj+CCvbnQkbekBUcH9/cQnNa+0UgkTM7wqHTO9hELlBFWuOuKWkgzzVDBeJUQgN4k
5UK5YcAx5r+waEN9PCTnjAhKg9OPjXCPj2ds4/DwC1HRlisC+58w1MhyKZrz/uUQYW2Lx+TVTSK3
mjansIog5C1dejnobccK6/5gZx0Nl3oJp8gnuwDD3/MMDVrUng2ZOOPmobYBFfexmY3aBmaithl7
hJzMx34kRW3hbH9mb69vYvSeys8hre3SpuvLsKfexYrpPfUHmmfulFqWPW5NMAFN54GBbXO234+C
x+nGZr5Gm0J9SN++b+q2gSYSP1Kt33PRQHf0cnz426KqpbJ3PKFoLl52DEJjCZLvmMa7qYhy6H2J
pcAgsKIIcs1Eq3gIav5RNKVESLvVu8NDDcIGL+aRiGFBvloVmzLkfHvKnWIuC6G2fJYIbBd69OTq
X+Brcc4CYR0YAt1O0FgtdvGS5WtwFl1HzZupeYsmYTzEdlKFnImJmcCLrEclNtPniPaD5OxQ+RnB
4pn3Za8lMXgmLStaNOMG9Ius/6nwW61fGw0LFWNDLdV1Nflc+g/K+JNsqc8QlrrXfF7nOz55Bebk
g8783cZ0uK1is0Ju+LfWzqjjIbRP0FGsdO4j2YoahECyrusw46flUsD1sEQFqyvISPsZDpSVNjPo
F9vBIsK22pQICLdk5Q1QWL9d6Ygy6Cd4Z5GhhZk/SBl9tEZfgo2PXLQBKAkuEQ6lm4rwzgmZS+cb
w+DF3a7Rv3eqlZtdA6mEcckln1exouGBZtfYC9UM1JxoDXWIdNfSFBP1mqqsYEC7qNx+cuu8iCO7
EPBYTHnxyivW60oe7hl3OSVysrYMQ1qwZ9VNQ31vtOf7jo1Vgl1kbFL2U7o9TxV9OGRVjucIlBQ/
HDqMDsQoNMH2bnqaX86AAc2cZ0Lm3/UpIThf1X80Ct4Wa+PTVNcEEIux0ZdzFaezQIE78X3gKa7U
0tFF2WSRGvnGey9lgxmipae8df0qqkZuJv0TIyvsYryMBx1Wsz4gB2nHFL/Xz72u5/dHmsDl8Pt3
e7kdxmgHDg+cFar3l6yt7MbF80XyjXqux7ZpIDd9abSdHfgaaCocMFW/L4BUr7uMl3oA0v0Qekz2
s6Rq3F/sYeiY2E/nDfe6pSQgvp3zb3p3I8xde48anFkEyqVwucL4+BPqKddBx4yAt2yRHkNh+snN
+tKb6ovkb7mgRc328+BBz2UwYzbQo0PxTCHKKtIhIONIHBVC0qQUz6nzqtQLDdTtn2aSsgtZ5c2c
nj/mGysTqElk3F0QnGxk+SAgWpqPD4DFsDVTKDHZydIfuVA/t6Ak0/kKU3T/vY/GCdatcIVVhz2a
iORUCnqrYsVkYKwwoXBjyZywyX4x+6iN3KL8GjZUGJO0tH6GGG3HR1djaQzOiWu0upLR7DSyPGE3
iKxTOyesaBnVFrc9Ux3SRtP/sEeSnD/nq2RtZk44WLho4CmMQ4xXJnQGDV10aDoLT0DxaFGd33HX
TqTtUoODQMBivksgZK1TDolPEEIOBvCoUcAr5JO9ikNXTOeh0D5G902XeJi94ckVBVufzugLWA/L
m8PswUx4eJCQO9OXypCVJp8D/KjPpR/YJZB+3INr2OmfznhxzoOGY2WU3KrYqGCr8DmzmJn45au4
blESlJhPrlte4l38ApV4puUGywC4rC3PBxf8+dLgCa7tcg75zWmMWJNO8Yf0H1sOTGR/KPGx9FF2
zSzASiN4Il4O06vA+NXe76zLNO01+FTW/D5MMGpULhWOYmezv4YRGvseCXhFxigUpo9/qLgRbdzy
vNos2rR0MN+yG9tXHElqsv+WAZa17GC8c0bVkf1BEQIz0x3898pWpUOYJD/OJxqyDYt1D6u/vCiA
SXJUmov/4xK4DSjlc9qQ3S5S/ZWBI6VGAtg21OCTgMrsS9ZXaYUTVMRor0I+di6tQcp38mBESsaz
biiTOlbt+Nuz4KSkat76MwQGhyptwNKSHwz5JBdXGYikjwIAbrl+hz/Fgvmfukr/g1sPpqI02ZhS
+0IN3XGO3RACaFweETTIe6MRhbZsivCbmptF79M+jYclS7ra7IFEEyoHoszDqByMtnu8sY2ikXip
sUq1Zme88ewd/hUxyE3v9yiso3bwnMDNstFbdYH4fR5ZURnuFHdruTbcdA/mFT0Qsz7WWCSlZPtp
vN91SvXd1sLV3yAyysyGCNUMxjkDcMG+XqV6Cb1ZY0iNDigFdp0FiJcdVjl2YDKGspfLaai9KfNj
jji641MM3PzJLvw6HTipDDUDkmdkLpzgsnJOwRHP0Y8kl8vE735DFT8dO1kA3SRObjKRugLNze2e
03aHP+foxRWtadcz4HPZVRNV/McMXjNX/6sP7OPUbLvexRdmWFIsvgYmg7htnCkUrrnAq6wAxUlf
N7CzJy15dXAKULaFiwcd0Q642GNgowZiL8/eICr6VbxBCOmhOCTaw+S3QCNeu1ffx1ZEwNlfvn6m
IxRNMTbjjFyNCc9Lv7qyFnrzWAp0qNYfLarVcUpel/b20spuN+C66Uqtu4eKB/Ua9BjJ2sNuthmM
2u3J7+BbOycNxjtg7SeW5wFMNArVxK24WG+IMSTniybDuatw7r62yeDBjueRNKsuIFIvC94vVuAf
IA1ZKVjJ6VvswXX93EjaMgEaIKly+qxnpD+6MaoWDYaCgd4bXsL2LXoAuYWBWBjPDYYi6IBy37/Q
4v3gz1qkB3vtr+ioMpcOBEDYkTVz8745jOS+jlbhn/B4+kDAVGQZAo028Aoz/P5SVlqQMO+q1nTH
qw+GjH2k2a++w9AzJEmRv90fZlRBlyX7XSW4vFrpbRuUL4lX0lKOsUoOdvGaPIhcmFgJYjB4t6oY
zXhPsRbGMhY20kIxQ5FSNQkcS4El70R78ssYt4uylTP3kcSbOwVfrLKb5nlkZG9yIOCaiG2DAp8k
OwfknBUqHmaDCPl8nEATxsbKt0pMsG1DgujFTig643kEaNv3FOv0w0kuBpYdD/urRaoD6YNOIMpb
N6xK6XcqfeFv3N8SiEnodrEF+oihhuN4tp4zc+P7f3MC8F6OCWLd7ysQBCD5dy5VVxNamVMhVJPc
xDndzMYpz139U+6N/qgznxO/ZoBcXFwd99y0lsyenbpHX0DQk+IYdLarZO9uzgrZ72yFPUBpFVGH
5WISe67Lda7A9KgRzqyZ5nh71SSrQxjznvShLfEwkY3RhO4I1QnXBttq52kuTG1SRxxKSptIXxga
4keryja63wDO/37tJLqjTkWtHlwmjDiS77ob11diaMcupYEEU1Uc0QmxE2OSzfNJVNztrHYvzDHQ
3Y1dMqfg4FPATiZgcNvXP6zHkXqms7q8x6g+c3myyWEll/rzjwMiIPdnxN2JLXfR9NlUfqJteo6l
2A3faX0wRv4TpcT0xfCCj/nXgsc+fmjalruykdaSvWKDBMhfAtgv8zZTE1+s1w6AnIO6I/rWTw0G
tYAj+aXI/AVzEGNbG3IlrRTiaDDdBj8ekncqhukCVk/92otd6cRpzHr9OGHD8bGkAH2i0BV/Bkv0
PqBCg2g5PXNUqi9qKXDSxfldsTrn5hbVLF+xVcNB0tb1tQQrP154IgQNMSsXmfZPc9BmSu2MC2T4
04U0B/0Z3S9CzqlDRKuIjlaOXDBxJCV9LPxGwcyfbPah8ReAFQcy0m1ui4lyfsvfBscZX/0f36E2
gSUa/scyl0fN7+LRaVp4G0p8Ke6oFqPiTQ1MvCkKVWg9ECMhQPODcSye1AnL2tQC1HDVVRuYIutJ
nyIj8cJdPcFu8AZwNVI9F8f9C3lM4BER4KaLf6OTc/8XCfYpxPo8qQ6HfFY5F7/jvVSgnKcSTKTG
xACIBldR4G5UCbSkgNZLohmUgFtwStbfznAdfjlRphxRkao0/BLHFrYXlWK2f1hRLJYxBQL0edUR
DY2aQ/Y5zpsVMfu1ABneTNIgIDjxtxdPe27hoKrbD+0/I71vTMrs+goS9ILBLJSWmyPxRPFsLlSI
UIm4vRvzuB38lQqye+05pYY5gY95DD7LETOk0ctT/TsbrQEezj0XgjPFKnSQN6L627RV79USzbpG
6KIqSyT+2kAFmHFg4AB4oYE4oJUjn9w+w3TSRKvTAQ2INkSzVLejpGqK84ArCW6/XBvY6icqEuLA
cnxsYrXUye9byT9mIutBEUPbsiWrgNYcUlekjPcnwjVfkVJzw60Y4E2k9zRuf7E4iZGdnGeC2mel
as+KhjB30IELQOWpJ33v1gpq5CBxugKWMhNeM52QT/W33+H1VOLHAU9qHVehpliMLhTRpZXxePWT
2SawgWrsTAgfLKySrQD3p7zxx2wvCGlv7OM+kuMplAGSe/0jN/dxqeL8nwkEzjSx39qbzOQcdzKp
8JLZpt4dRV60fXPnb8h1Lu1odNoH1rbqS9TFuX/emwzes/ezthaopxB1S9Pe0B2Dp4HNZqydlwuA
OH8IE/mrgqvvayKGpiWGht3b6MSI1f+55ZLeT1WxqxYE5SrMMiMNjYqZtfeOYIE7lsY3U41/TIRZ
5EthHhy66njwvPyGyVtdNUfCIKjpRwt7Kx3mJk884ici9FgjtlM7Od03q6dh4VBR2xLJYtkYushk
eqWV02vnuI2+OFh4MmZgIa7WbCt3Tpz7PmqTuAQdavzwbnjU+v2NdeFWvKWDYi2gpRReYf4suH/z
dVWWJTsimYQGlOZu6dg2+T6mtUIrQzZV0u15mtpslDvP0cSQRd79IMKSBu7Cnl412ukbSVHG5LaY
Snsij1J/kVhX/ognt8A0MHO4+Kq6PpRqjmrtvq2aO+G0Q0L40lfxrVg5Kh+p7BaL7/aX7Gn8hnnc
n95LfhINz9FQU//rDvW+ba3h19IMMqeKpooht0abP83RGABcBbbM1h0MhUl71pC3e439/AWK5DAL
tnk01FCfaXxlmvXAn5e1H1LH2b2hU05KZubGeavWTkQ7I4ued8U7fH7PEkQvLVzCMx7Ec9bx1J6S
GS80Nxzc4n49EtIj+048omTf326iwgFB3Y+G5A18LzhUQYkN+/lY5se05TObFTIIiydqiiQwgFJs
2cW/EegP2QCxnACor50IroEblZvE9JT43/tB6ojuy6Myz1vFeVqTcQJQ2awkvF9jf3w7rY3a7rna
ZVZS6/ioHTOmSqLFkU/pBuJIoYJkGIn7LHWznu3Zd84aLb5wVdUyCOUjxik2h9xjhM1WYlSuNycx
ZVuYe1Ok+/6ekml2HnRdVOAvxRcnR65zUfXe2XDcwWNcBdNstgpUnY2N/D3CgZL/zBQ7gn611JZu
IK9v9mBZqqq2MD4a92t0LwaCsg+nfsvP5HGGVv0qgj/wkmT1GO72H6ulxhAYZbYQZM+870raaAaS
opqWshPhzVCxPxm2RHVTcyejiik098UyXc3FaCLEWtB7Tu1+6C0+xykZ78lEp4vn6LoA0ZNU5AVm
OzRLo2lkzUj4Z7i59tyaTOCWN2XjLyXtx1RzJqKhqHZ5LH0uXwadmWkJg2eJ5NwK0//c5F4S8YiN
AEptUo9iS+p3pUplbFI7a7sBqsjCtY4GOrUOlw0po9g3mzT+456BwP2CuTMnvzLIpVydlVw+6m/1
vUTPibJroF0RuM0WdhR9yl1Y9iScVBmQ0yeIOq/tVXvehvnBCHVMEUyqGfgLHXhBNon+klIOq15m
O5SRFAh4cJf8yXuB4G2qziA6AR+/Zg1r4VmzBmr1Lm1fzgzf+ca3sraNbZYyK5z3Oaf706AjTlpn
ZQ6WkNu9QqDXHukKCIo5S/6zG6Y2z6mWeMdO6Rn8gv/Wpujrw8dRjfsNMORgWq/22M+QcX1suWDo
pUe68hor5HAe2rG/zMeZJAbR9L7H3+f9Nve8vPyoX4PMhhXd2aQ1Dsf/hIAROprhgCHf7BdUqZwv
q/pfj6QpN8rCFnLm27y39KP1n9e0MA/eOJ7vApGuoax8oMMx4+2y7JRlL8rJSN1YCeAXkpYu3oMQ
P7VEKZ4Z/zBbZZSg6SWmPcPDyAKG6IDpxnSjTNoUeYVU8GMzZsJk1ibk+E1SB0JRCCjeasTjwjJo
+fllQGmqDKtBMovZ7blungpEbJkq2nhinu928nCBWhglNLbbzAraQqajBWKInlxdJqusXwRFQqJG
LEUcmpw+VegUTwH8QYYVVC2WH3U4+rE53bR3exnL6Sb06Wz3gaEsWUkRu3EGBa9ePok7gsLd0Etj
1wbQpJv6ajSOwaQEpSkuLudcJ9eFdZZFiRoBwOyjlkTPSFVDEkclBMTFO6BzDtEBxid78SQot4cs
5k2q4D9Hiptdgvd6iIGidtBdw7DH840mYwkjCllgSgEJmkoYAxb0JZ64jdRo8kYw31DJb3tkJvsv
Z9GPva/pMsj2w9rFwDSHbTGLqN699uC4ulQXs+6dawwYZXZfpjF5KUa9uxPceozVkVzANDqFEq8p
mfLGR9QAPDTg0JhvXZSjUfazog6KwuKa3nIWCd8qMETyJp2B7Xtpr0Uj4yOP/Omkfvqs3oQkgzuQ
Xm/gnES8g5pTfU7ZFBocZI/l7u8YkL7tj7lPvg6hXfkUQPz41B5y3ESRF+4I5V9xcZt/+8hgoAtc
kfzdGCQBR71A6eRga0GSPMx/q4bspQR3bIANLbF6ZZt+OchpQIMyu3/MjObmZh+SxZClNlcPhWSa
r2zfROjMnNf3AXtV6YZZsY5vhkl15N5Y0ptFZk8jZGfK5v1+ZZ25VtTy/wp5d366zXcr0PLY/hv1
HLwl+n95syn9ltROjNEjOGJ3auKOC60aPPyFGqWANC26YMiKf+J5Tn64fCEX0jQWx/1Ap0cDtV0r
LA/zD6FJDi94EOmoE63nbR7wNDlV4MlXKuR1t6OXkm3DLTzo5cG2spWxNp/uNliIdsJJrwD4fT0t
FFebcS62iwjaAAp+HOUwUhshgMT7W4xGr6F3mKJhk+CIVmzVYpUMEOYMLFarLBvGHrbYk5G4xzJ8
6E1kUlrlJNnXUDHBBhn4WOuyn01Dtng2G6xYs4xBirDUHKOlHeaqUTYCyyBJjxvUC8Q+Us3nLf2i
pJEAF20eyRUnFkWa7keagSwGdXJgEQ9HcgYaGotIsu89agEV5W6fcqvWPav/IqqFtCY2ya1EFtKw
MyGKK3yfocdwLLWJhaOdC/wQYe9suEZ+DBuij/xeOhT2dPF4wOhEBU46gV5yRtdYTW8NutcpT3ex
9gkyxXjktqcd9C0oWfCvO7AjuEzIuw4AQRy12mbPpGHMg4/RmMgolq5H9ykhA0kgZkfDSxpnkl+R
29GFDsurGH1OzBYe2cFR1wSB9x1h1Yu7imo+v5L1zuuiwlZceeI2Fy6s7eVqbsq8gJzuJnNqlRG0
VDUnvtSgjbaq+b92rqJq5ef2PUkuBpooX7/nVWA61VpTVw5qpTGB/RogL0bXr3RPna0/3tPCjsD2
HDTtkWOukyl9TgRsvzihcIHxy8kJXtNNi4yj9MeEAQUvAJ8hTGYX4zRQPE8LlnUvejMbpo5Mf4PR
P446rD518uQJqyLPmiSS5FJgerrhILh7463vOsrq9Ky/ed8o4g2z/dB0H7V8F1bk2IskL7RlpZu+
N9a8s/2Symm/mHdt38HsNUFhj4B3Vor/ES5DMdcjDblSinO/0DFa82i6GhpW4WHi34pkBGHJBTnB
7dkFSF5U7yp/lGYgPSZZPVJYBbKzaN0qx4M9rCdeq/l4vFOhAdhAbGmizlfN/J2+M10kPnl1SPTl
Ai0KnJqC4HxzShfHTgSShNqbRcoHimIaXe+dki8OLMXThS5IKyEtwlxn9hzMhS7HQR/pj3K5hIQM
FMUCZh/480+pt+JHK7mDHl1mfzB+iUDr7+/0lqEV5wZ28dgcBL5K4LCUuW59cp7bQ+rbtd9Ufhci
MHuna/KSQEeOctWilqfESylt8mAriYkdmhsV+GzdbpQzk5ODkj4TAD10bfRJe8muwlJ/WpMjYg8W
CQ9Z8AJEduvSq4P8wsfB8ZU9PU1ww0CRpTHMG00K8vmwJSF8SXpUKTHNRxWp7vwJSfAuRypxYkSY
H5SaNS4U2jIQFZ/lAx8bFNr44/4YMHK7t1MN9o8V44nG+9xjssIKKU0WzezJG87j65NjgWU1HARz
9B+jRRCQKAsnUfeIIx6iLMFJbWnIUCRBIWQihzLdGrR4qOdzzFCDe7+/HNV+pO7lT7ogNGNZ4T/W
926MhXfNKf/avGHQZiMZHThGAab4nMx8sUW0cg+MmAZ8xcPqvkz+Ko+1HJkFcqMXr4Y4sp+gbLKl
7VlrtlzBukcPOgeKHMxWUgqomJrn7omLRsKeHRIyCM2xl6GL0qdhE93qM8uC1OvZ/NQet1jTin9W
CtCjF6BJ7CJwHs3+oYtaiRVPRwF9EyyyueLvyjW1xbq7R0OmtpUx2PdTF8jdPRISicwuqYyFPe0d
DMcYC6Fyj+23VoYXyjls+ImNzZMXW8z2yExjCP3XH/ZQmB4BottrCIOMdSITbot1aOr3JTs4NfHM
sV8OS0Hv0MWwTOurTlm1R0LOMVhCqSxCl527uMTNALB9qavaDxhOiRnsIAjxavfbY1VtAI3jEAKC
VA9Y39QxKXLpM8A5s4ZL5rf4rio3fGyf6xP3tIqDtByvMb0XYQoXf13u6RHlWw1BJ2xtp3h2YIe+
8VKCCCJpRI3vKQbdd6/0NGBcyXBzTDF5m4IoEu9JLPxLbWiv25lQRizWuKWKBpz8+u1QDRZN/CHN
V9sHP3zLEgjXyn7FXcE9fRNWeN/+vW4pT3TxuB9QahECurJj8JedqAlqwFLB3eFt9yCyHV2Q9VHD
bBSTUwd/M4ILRvwhbMif4YaeZZNULVJ7iu/E5iMonnfIrFpLChB3kplvBQJ09Y54S9ifso1DcYnK
TaUnMlp90Q/bBViQipckO/x6EDpPp8DsriBQM8MSDvGBtVkeQGbah6qPMePGtB2OZG205UxPrpqo
075MVVy9y9FYOwKlx67XredCgJ/WbO6OX7TmxOzgZg0spFUgNzWNLocP94jgRWquyhAYkQtrF+Lf
utcw1GyXBVKutSQa1gCbPRppOAQkXzEduYa5sCiiSOtMFj4L5268xktjvJn0zt7ljeGBTQULygQg
sE4+JUlMExLsUAxsDIvx/nX6Sk+F+oCIzCMqXfizZN4/sVPIpFH6guwco/sLKgaPMAuxK0++28sp
aOD1Fzg7V+qqgty96IS58ghf4RNb31437kk3oPQ1FRRz7pRUp9GoNg3CEAp7gYMaIGnlK14MRy+k
u2QUn6/RnDXp4fyvy2VN5zyyhryuOAJSxSmuPou/LgziiRH9cdevHDhN901yIQcmpHGLXpSrpfD4
yaZzC8dHk90UbSMkxC/A9LX2agCfEPxhC8de4uNYyEeuVLiWi9fYrlokdqcPT6G0wT0XOXeq0lzq
3kQS9lr3UFym7DGhY/zAgfSeunohfM7CrgiNvclRwHSxCo6xEzZEAfhFl32t/F49jkLtONU6mkpt
mqBfL70OuxVaXLYfxGtIPjG4mnQueJyCBcl3+cF+zVv68k/81pp3sMGpyESpABmBEtfL1CPx3hki
Fr6RJMM1zyHOb13X9t8EcWB0Z924GbHgyBODBpxaK5jUakfT4YRgUptilvI93GR3MI3hr1qyL1ZJ
UqvVBJkrpkIIkHgWhiA7cmNoW894yT1KKdrUfvFUIk9f98kONXWNqVLcrudryQ55C4Ss/wsmzuKg
o+V8ZD49U0c4xEOR3p4tarWYeCoonJtZDw6xoJWx9lxwP1t4szgXjh67vElP836u53RttRUVkxvO
wNUdzKyOvszNF5tZr2qQhQpUKfVNvsaTWG3JVZT4LxahMgRZ0ZmjyH0bzwfoHwsWqe692UnG/bj3
SKiwu1r0ljom1Es/BOT+4Ysouh9W39I4XngLaRhJ3zkATTtWZjz+Gl76khf761Kq3SvlCWQoJ5K7
/nL54vzgh0gxcRZB7lve5mwJ3wf2/Z+XCmlFGqWtKasPoqk/lagSG75cF+1BFMZVX7xKf+IQDQOR
AtXPN800vC/bqkYILFeEXlUxHhJdAHL5E0XrlkBYIjVHyxE8xXnHjaAHubwmGjtO60eKhkGbTq3E
35bQnkzeNDmnNlt72eXOZ88Sk/omM5fX7HtiVFcI4zvcgahdAz7gBiAWoT7isqMFYsdn5GZccvsN
u4TcUUFAYg2wZ91D7RF6AsLlItQGwzAj5gwwDzl9+CHpHMmf+TVYBJSr6OMtcsXXI10t5URvZhNi
aIibqO6ykzCHOHG5NyOiaUMSmZsqexhdi/oOySWnPPUYNz91fzZ6axDwprPUbUlc3TBQK8VEmDgD
J8Khcb4gyyUHe2URjIXUVbkjbAIe4RdxvqGQybDHrE+PrZV3TZSy2zd/lwcZrA346uNHzkHNjUZX
j2ZhsH7s3CbJIH0iJdovbtSCHdWmz6JXrbB1CX/QYSJc1KRRvag3DT93Ejho7U3/hrwQCsf2WMdY
maeJLdzjEtI3JIYNSbc5hVlWcNkB0Up+yBcw4JQd4XfR+hW8PAxS9CV+0DOhIj6DO+cCSNnGGwmK
sv6ZnnLha6i+rl9OIl4DPDMQdzW1uVk+1gvIX8nBGOW/pEfM2pr0iMie2ZhFGJFLlugEE9jg72yo
NbTDrGmpHEGAqMDnbqzAu8oKON65751kNfLgYa957yBGWs+qGWsBIyvJ+ZhX2P1uWQn3yv08u2yb
4THaxq4i0zJnjdt04YexbeUQaMv0sRycfPD/aoyFXYfQbDWj3uIfgcubJzeAXWBU7rMnOWUHzMAQ
NsQ1E2jhyKb4b+gPv9ESHaQLKCr7kaxHyGZ3rcw97YrqkgyJ0Euc1zIdQ+m7o9W8po1M/ILS9kW5
Sosg7VYylwdFFvTOHrd21l1Sxbw7S5yXm5FvnAtq/NfV+P+m/OVi7QKfP1FPEUdTjugkRpnYTnn7
hmxnc4AQuTV7iOJ5a4uJGxdW8x9LDjaSr1ulV6A8epuGbt+xj5A0OfqTQg9Ue85YtAu64HdOnXtB
s2lZSq1FzJzKPlIi2SySTu4/aYD35R/ie1Qt4RjNxfrKVm7LZR0YSEsRBoAqwmI2WKrI+yueNQmX
/veGoTAbmuXDRKVGGpknh9U3GTlncCvB4vncdWzKgvk5j6nifVmdSgPzp1rg/gSu5pySHcNGR6fE
lypkHnB59YsIAvFi535zn0WTEe++GVFbOdGPdbhEbo4JD2wttnQhG1RZFCLjTdP3W+ByxAZRBYa1
toEb4o3AzPaju/gzRrr147bHB7WRva9fSeuIbZAXu/mQTVarVm++/qO56X3+mT3BOxqAYZQxTZLi
U125gpB7evJjski9RCYqJsxRfqf3Z6M0aMylDlu3p2aum1yQMZ4c2byetGM0S8d+BXKooIR0cQ36
KOooO6LiLwcYoZ72aqCFSBTUk5rnBd/0QignvRDWkonZX6A0f/SkSvJoEvWENA0erqxNcuSTxqMZ
P8CC2t/uAsgEj18Pbgn0pu6xSh/t3x94AY/1kT3RnjvxgZtuZzCC2gbpcWlOTHByYGdt7eXi5Far
eqZlm+qVN59IxW15ZNOxMli4SpsaCnPe43WoyJk6+71AbKOgZ5aUVaHWoJfXwKR4SMLgesoqYDUu
SYy3wuB9+HMr14jgsa/k+yRNMo+Y+HaUSu03ARxmp0lV0fCP/eKTa/4mo3G44bUqIYBQErUw9I6w
6O+BBz8anEVtqxR9iKYMuvOUkX65gCSookL+1idaMlN3eIKvOE5QFlpBlSXnw/Z4fE8i9U4Rf2iU
ooTJmmM4U8SeOM0diCuwJ6NlhOgE8xoLeuT/LnPF+ZxorK+9B+6fc5A/lBUmkYxsebQI8DI+oe7x
XhJbmaKX6eQt32JjeuzQ0syw0qcZGptwH0ucgRIqKMVazSmkT0gZM/qjwBBbT5WiRiZtF6+mbu45
CoizJbv4m/y6w6XZOP+i8Rv0ZwFu9RRdH71SiFrJ2XpWhgzt63z9k88vLnk2eBxqq/XjVpxmuxbm
qSHuQhy44rkWvkIdnPjFnjOm8MOKNRWAB8R9ykiYXS6mt5vdMAcN0KghRwslswgUVS4MevDWg1Sc
0G0XO36r9KpYfw7Hby6qIPrPT6IorCfJzy89vn5Tf4+4CLurp1EV1+R51BZY0ZjE29MNL+wqXVN4
/FYV+IJT1TMcwrI7Qi4tF4flJBbt+PcIB9K6RWiVYjGxZlWvQodp8Z/7FJQceoMgkl93MwUXrGmW
SGmKFnLvQrBjmDaImSXQF07XAWvXRBWIkDtEBC3jL1BXvFt8UYCc/30DOsAUSUodeUvbqF8huymP
gY2OpzvhS/x/Ne/+VNl4HiWQZ00EVevWde78rraYop+vyz/iVNJbR8sGd5K8cOilUnVAH6HJy65j
LV29hdHEtF5W329Wdal6I3UtYhIH6VIoMDG/QwbO8v8dlOaE2bbZ11ZhAUlbS/S8kczBy5vVISk0
VQ+6JbYGKf3N0W1/inG/fwBhRf63GSNxBZMee02bO0jm7Bz8dJmG99lxslcoVMGHK646dOBzbxoK
dl1u6OJDa1UNFwTMUpKNrlNWwumBLwtLzZdE14cR5cUKZfibmrNf7IWoIRGO/1fDfnnpVWK7LBd/
0lnM151kJ1BKCQJGLttffLPUXT43/LtIlq/NHQ4mifAwGOGHt3POVnMCPzA6a01gdOcM5pA/wkpZ
dMJuaXE+i42x+5C2dKEAR7wyb1yB8rBCPsHFHBBlgIKgbcuADcrCVOZPpDHZcWcwLWiqJifXeRET
y3uZTFi4FbWYQj+4a2+C50Js8Io4mC30+y7HYE1lCFAO7cHmG95TIgUHJHTf2kx1rovPm+7NwvlB
2pbCCGPUgGlpzdwpP+DKALYXzA4LtUDqxQkGa+n4TU1wy4Xuyx67guEguRZhAbxN8pwpli97qoni
o2xwIsgBuoa0M1v/0xUgJGsrgdsudJqaXnPMMZoQRpwhBNb5SFZ/o9WaJdl+7yw9XLI2gQIHJpCn
qw8gqtRSdajHEjkoNUR44tyBwxyNbuR/ajjliQIuSWs0BXR7wWtJIp6zqwEmKz6R7iUVoNYgmkcu
cBRdL0ljnQdH9EuVPa2J/63vOhEDfViyMCrZoR2IdnQZ1e7u6DphA2zv5hxYTyYmUkAkLcJcbELx
SqtsXCNf9g8jZpfyLLdhVgr31CMjO4zzIpngEoln9qABzwYHFo24nMtOHPOoZw4lE1GeSrTboK+i
ECkvxwgnbNo6W+DE7LPE6JtgbmYZk841oCiFG5rmC6uB2ZZgVD5yDvENCAifjUgKsa0XNm68iGlH
rOaMGa9BdYSHMceBZ47WSf6P2pyOKvK7/Ax8HpFiOO2mShfprKPVtZyb1f7imiY6e9DgDwBdzN1n
YoI2R+brUNkFKYTVCcB04rTZHkrfsMQqYbS+3ZQZqXIFB67Tejte3u1KOGviKDKNmrcw245Pt1GY
p93un0nHljYxtY7RL8ym0sYZcgeJA3BHgBf0cGhS7Pugx54uuDiEehQqR+6W65LPtD3RbOw7p/8q
sQoeIO8upKlWxMwfyvOfAojMrFgHS4zbQIvWbtkgNFe41Y4k7yugCx10oggE8OTleTLsT2iFT8Kr
m4zkW1EiYlPtYB4aNOKn9QFSKXGvy0GAWiSyttWBF4K3YQAHBf9JH2aOQ2Egfx2NxSvMkCVmL1EU
75SyIizhGIIejyXU6KcaIv4AycRfm3egSFaURZqA7dXixZ75YomSYE3DMeC9Ih3Nnlw3/96YIYCU
IsVL7vtDJur0GUETWf9DdOhA8KegH4b5t+qR3bCyKthuaCtQ7gwNv5YKR3icJfeyOl3bFxgopn1W
bIXFQJUzbwOLD2vRhHIjcNCP0hEOohC8WHJap+RvZKzyp8ycWKNesmraY4jOOfq3Be1aGFWn0G2n
qKUpBrnESlJEbzx2N3bG+WKML7cOuuWLQ8gm1L2Q8MzzeaXakFtCey2pM4UqbjTbSc52GJN3m1TF
KTFVSBUFnhZEywn8s0nx/KD4GYd/X00wPW06uKTuxASHPZ7yGugKhB6fPpOlOBj3JRiMqsKaCVfT
m5DaZosD5XMabWPifLQagnmODUlcdA7SmPKnWVE+EbLd5F9FRCj2OiYshkCdNSpmXvWEBFu+DACJ
Es0pyi3dkXs/lBRq/rvJ62BECC16hfLzA2xP+QyZ7iROyoBzAAyEA309a89qVV64rZgO4ae4848w
XUohbI5Bis42Lh4QpnCb6mWj1bzFFQPpBkpUn1+BlSSIad/zaeXR42WrsJPQyS6gJ6kpEOrBsAPm
dlVjXzCV1+iUXHkETmbQ6LZq/zuzlDqfOk7WRmlVW3xs1Z32j/2c0GUBv815xeRJxNAfCex9AvxO
5Fax+Qy0+YkM5PxwkROrTCZxo8D7G8vzco60yzzfosAqIhaZ8ecdIvQj9+Kw7uuokejfFaDxryAS
9jBCFBYVnK5mr4DOPItFn7S2VGZv+uh70GQpUaVo1JOXbHMjPLEKJLtXhMNFFmw1twUqF8RhCuHE
LdaM+pbDpqP5qQlJv2i+3c9lfpbSu3aUvq/MiF49rQZ+N8cG18zGs/ABriGNvAfNsQQVqq/l+MKb
YUbys1HF2NSnWyRX2Eanyn2tATBY1ovABoBf9Y/cT3xfUUqbHFF49A6LXZWGJ63xEeEfecd9/BVz
U9Vf1zsXERN+C1DEuJ7gaPNCNvpKIQTgVrW39/Hzm6lGfENXbSk1Wie8TXrP0g2rgvikxvik0GnB
D3ZaI/zW8COoK2eaxm+jp5VwDMe3f125QlAhyqs2rmN2vD2HiQDnQyDS2Vv/ywOA9l01vZnALATY
ggBg9AiZGnlAzqc96UFm6nCxNCXg2gBCUl6nNqzieOgtfCErFhipB6Be6IXjrAreF8by4E91fSmO
zosqAOjYILTPnxIrNJKNfRyGbVQAz53oBJGVFnCki8aPsxbo9i4Xckzo6u9xvkJ0KlwQYyOzfztz
yOCh8+HisJwUCcE8L0afC17YCsGXKghVlKTYmmskqqgO3d3oNxJhuvxUReC9QhFV9kGgfCgPtTAM
i74jd/fZkXzqR9/eU7fIsrNKi8ZLC0dSmOXx4DbP0LadUEilfJ+Z2m/LAbVP4zZEoypgpsqqh1R6
YwV86v0wzFX7HzmTTWqLGI2/FzhUQUyHE2IJWnPqeZ7gQ3eCfZEljE73yFBddNCvBNm0rv3jQGw0
Lyq2eQTiwlhKU0mE4zYKXYviU9dmZzkmHyqhzB/P/niGd953//lKT7dZwXjIjf1yYgugoCFwtbqj
JoK6ySDQysoAmrpBnLKfbBk7s8ViBodbX1wQ/WdvZsonVbghD700GGRc6u1Daq9h5JVdUMqh56Bh
BZ9dvpuj4h7udi7Y1bT8u9PExKmRHBEkVhNMj6jpGJiFiw3torKboBwk76zR6VxObiDvHjIlV9e5
wxJ0ju2HWsUaRPzQujN93qFYnW6pHhAtdzWB8i2koc7SFb7dpiB7zdZslQTWihzmZ6wWTh7HbLNg
elucqgSvJGFWzfbo5bDhVGKyTxJG37kyOOugbNgPdeXGEoNBpSBzCRce7HMeONXQ5R763DCNa5l0
dI6Hpdla/u4Ki8aqHHEnH0uG7bztVGb120WL71zhk35tIBufWesCjJKXJMrl/076L8Yk5R8AiK4k
n5/6fwLZ99ZTHfxwyXY/U8uLGE2AqLRRx4iBfLS9Nq6QtEXGGWedC4ZeTyMeTIrHt98T+ZppWggL
kC2WI2vw2UMSBypVzmmo7M+i3kT08AnIN+6qgXzKPHTg6GNcwPg5t2hDxR/pWOH/9qnOkIdsr0Hs
26RYWVQS0m3aW+QS2d6DMhGLiIAm+TSckUOs2LIGpRnjnro3K5SgQeYoESIMW82f3Dat4Qk6Y6CR
ZsrISlnrZJwejygdZFs32+3jTntkKdO/wY7xa/R4WgM+b2CC628JqINicbDptiM4uS+FY6CCVkZF
YjqgdiLsXUYFo//VPOF/INnSwfWtV/lxWfYhtr3rdNzDff9FVaKhwZFArzt7D0ihxKwSC97CCKKo
nN7xTt/XvjFVt1cBOTurdAsSOkNpYg5JPTjEPbIFcdDEOf/Ulwr4zQYZwMS5YpJo5igBunjOQot8
LzQZks266/CYyMkg20nj9ZTV6S0R9nqZQNd/uIOhLTiOKMfQqEpKxuTZ2Ca6YG+PRFVeqZ9tUrgg
ADrRQMz/bC9VPOkyY0IzT9Ruo40Zc/L9oP9Iyv2xzwuXBkkEnU/sJWNLY6OimtzGEI6QD27gfZBB
4zcCshO+H7OJxg4Hh2CMm71h1z5G0otzrsRVqN3pJprhuHSsZe+d1ME8eRmkaSzwWbP1ZljzQZi5
Tx9k2dWY1lBrXFooc8YbZwluoQsbLHwN6VaT4IEh8TrS3xBiLE0keEra1zpcLOWm15sezsNbWg0T
sSztjDJLYaDRy0hb5s/ivJG3ihIXUqxZWuqzEk0D3hWabUwkED+qyhJXWZzpWsxSpej3legePFcf
66z2swX/dF1UsDWeLJsKcjDSaV6DYJKEK9hEwvuHzgn4KsDJwCKMn8NPC0jLZ2qFpJOYSbpVoEjU
6EQNZEu2Rgm8z7KOgr+SMbLVH05U1yJf5s1zmn0GvicHUzljjKdlnmppKWqs7ebPawKQnJmXOvbV
iJH5B3GyE22HZsm9RmnFXoOHftHrB8jDmVdUJWzbz8fWINuZxPggrESS3uzruX2BU8csGvbt03V7
HQd5R25W94F1WmQeB5jrUZSDRVNkqiPxxEewHB/YMtZnZAn2UgGR2IZMq0BcgljwItTc+XCkrsjq
AlP6UZGnDiVBZv+C6SfZnJRx01FxnS9YIOSQndUJXTfu63r8n7Xw6i2tMDsNqhU8kn4NzWAO0jzG
LuI0fgil/BsPRAYqQeU378OhB3jiQeXrdsSIgDbTlfPaW5B/DYhYX4hIlvbgE+KIVuksIa9GrEL+
VpueoEmZ8dPRHjvOnLbH0NSg5mM/ceLd3rUqOyGOWGFPUVqcsYp+tJ5EnimgMtyYAf/g5J85sfMT
AYwgmk/OcRknMjLekSyMC44BZdbMEHQdxx3JtxKMPi/dLFiWmOVllwQAyS3ArKW2b60vJljA8txt
blqnMHUrjK07qR6lx2wk6SMBoS5jIUZ3UyH95jd2rq+pYAARAb9vEC7ZY7voFL393DDXTSzdc40U
yUKtLRDJddqvISRolkxfNn0J4Ln9ZRaR+YUu4bjHzs2pM2lYnpCcxGyW805UszSq+ZN3/VrrmuqA
bF48d3YH2VqS7iy51eVhT6rUz8joxAOrREhNpIvX7/ZlHUHEjiR22l1xLm7u3hthmiOHWVNsAeCV
inDSgmCZh2s9YFM3PEnKbZqFvUSu1KuAsaAYFvHPc3HW0hqEoF7fX7QxiN3qPfC5/mVa2CmjRhfB
bQsWGp+xqMnjwXtwW8bwmzSzPUeh1kBBfVzqLWJAqjlmVNjUcHXUv4SYHPDatoa3+nRQSKBI+IhJ
FZJzq4SZjBGZqZyjzKoq4uYV215s6y4r3aiG6+csXQ2rco2QLUrpuEXB4hp3MOjhroRPMOd4n39h
0BzoSaSQ+wTuiU+zds/gSVzRvYKbh8FMdycIDHtpOeasU+kdhidaxA0/eHxYpqmzhZxT3SqJ/5b7
ZWiDR3+hNd/IQCW2/cleTmGTQUKEafO6GdsXaU3G6C2h0pykkSs0oQBvEWrXfPkLxkZ1oge8mTKU
d3NRFwaxRERxkOSsaxvoVZ5lmnIVpH+TgRSqfshmZqHuv8tmTNhsO87y2m7XdwDHqQvinWXGysZM
jR5LveIsdTO9eyroleHru+RAtxoCn1oV5LSgLgGXOYTivuGtmJtDXofIg/Xt4p5qFxt+jdS1mQms
8xoCCDR72eAutmOGoMpjqA8cBrQa7ZwKz6vh4C1kSHHc2vcUqmDaq/3hZ+TA1HJmBDts8jsQ1BX6
L2xakIkPuG64fslbqviO59uJ7efP2bc7MAcNdfHZ3MDP9vvcjs6IkKUYvq9QUxhgzcNTVFJpPJCx
+WR7ENpSHNCLy2siO5OdmJoSQk3ogJS/c7+e5X7XcvTfWxJkcH5W7uCDS1Hy/6g9S+o53verYtIK
NDaCnUUEMFcrsYdrJ3bX329nPtFBndcbKFulm/mPBVE1INogTSkcbasU5VVIvml469O3dbkErVd/
WHsxcUiBPTGRDtHru4Lm/XJnTZTodQ5va3Tk3hSPB4c7IOT3P9PF8KwMXN9dMkctbnGIYKKZZ9hy
xK1Tgw0s3Kj+QW3QLrTPx6qZ2V7/mz74IdQEHw5klz0ObM3COVjInlqLPfb9ME3Mq6XUOoGR6bkK
tOf7rJrYB8RVn22GOqv4KjHj8Ism6MDNpRllw4MsnkDfAnUUPHLWghokDwRATJO/ckCn0wntxKEM
P017vktwbatWqQk2mhSvZkKa1t8mF23Z4HYiXRfTl+OTQymgnViOI/YVX/taETeQyUYlS6Kh0LCc
tqlgSRPMuy6KalXGwMBkB5mc7URXTrCDdAA/q89mGFl9w4RzCX6qKQqiahbMa94yGuECdAUkrNb9
h+T4fMt4TXOuwj/RUIXPqMF1y0Hx46GUkUiB6ASM5ca4gXDI+GVdBmrtrJiTLa6AG8mnlZZ3Z/3w
N+UbcwcLzn4EqbBCtmsGgJ78eKWXAa8pXdbDRVOCICHp+rdHfKXLBXWRIOwtUSBl0FtX65XMRX0e
axxpyr8jUutlier1d8EB2ibVR5QTC7Hkx78c/WSsk9gX29R0lszjT0SrfL4ghQ/I32d94MjN1Kis
t5o3EB04xGeixVdtZnRqCArN2pCTKfBFT0tLGMB2Vtq7dOdAvcZ0noiRepxP3MZ9cDrT0MXOFoyt
8k47908+1tzG5K9w7OZrhoBqW/8qP/Q39VBKiiTXJTCLlqoyf8OoOqLzU8J42QhsGUbRVKc+V0lT
E2E5KdyZyDU7r/xXWw4DH0AtuWSRKmDb3Hq1ZsOZrf0Sm/tDPY+Km4jvJs1x710KaaPyhoHuyea+
DEsK9bhxVDOzdcMWEPj2yIwo7wFunoG6UIroe/arQhQoeTMdYFDfA7pjhKImguI08/rHUasaHhPn
M7cJz2Vj0OCWNwQA4NylbaXQtf8yAuxwV+XCf5o7uUju3T6K2lqhR47BLfPuosgylCYPlBD4DqEQ
DteuPjHIZn7YVt8r/kt2s+Y8kObS5sIVh5Q5DhoTjFWMcMoBif+QZpBKvCicB2cLGXgdn46d+5/W
ZdOtT1vZfdIcCCJ1do8Mb/kuEm+xmr4eZEcNXYFhketady0XdcEIoUXXX40EqtBWBulmhTvS8ync
4LHFP8KRyZH3+BH+bbXqRb9xbjvIAftWay4wGr91JQCU0ghIGfgf9AlZ1vQTdxezsO2gbo/ZkRbV
+Q8obft2fPLhDGtfJZOYoku5AX6xkvgMOCCn/ATWsHBOztTokdybMMeugXtbQ3WxFolEdW4yiGYm
Oy2upbHt/l6LvyW5+v/L0txt6qz6EyoxKzuBq4g9Buap5xUGjsyg9UiN/l9P8j+ryTv/BBRF+0Da
bATqtHwkPfwbtSyPe89dCXjenotppZkgU6GoGvp39d0vejxvsu9Nn5miVL7lK42dHQuKL8S3kb1s
uB13JFlO+dq98EzjPGK6rlmr/OdIoHF3czUSRmQVHunpp7gpmHGzVxlsbzFfgpbqV6QEjJ9H4RF0
p1/pM8zzEnsGKfz3+Wyj86lDdlJsDYVXKu7Nr+7jBl4LLI9bdwU283svczviNUdsQz3Er1IYONWp
SOVyu4UmO0YDWcMxkYT5i3rtDcu3s4TIlOsuUQtiZrrKz6ShsQMH4wYeJKwHk8mhBoWL2Y3UOvjE
KWBWcOAX0eDXvVMA+F1bQBWi8hsb/gG01pLbk3ZAbmRQJHdZjbYrXH59ACIrsq248fSpS0XtfH6u
2hVlwnvtgjoTKq+SER92bQoGKrKbLxZYlHQlS4Llgcae9mHDQzoP+GbkEN+s50G/+dFM6gEA9oPD
sXN7I0yuObM8W0JSoPJVU+tvSMCyoYO60b033cMyGzsR4xFLBuz3ZIIVFMWBtVyFa18RqsSQeJLU
Owc1tgqnE1u5WFfXXdEyal7iT8JI0slRcm6etoXoRpPwb6zMYsUx0V444DfGCvOLh0btF9QdQzQU
63w+LNIBFNe3k/ajbDgIvAABX9ibCAIvzQuQM0wu1h/eJkQllsijn9pphV31P6UuuNoWZyZvVBsv
yIUE2tIersaq3CdwqVJ3FVb3XzibVIKq9UAVhToX2TUt5fIqFMsAKKCF9jPrxfoUyet1nLDeMcXx
A6GlU87lVik5osKlSVIQRslguv9RrW7eOKZwhCd3x8Snlp1gjb2L8lmDcrd0u9tVoJvWaaynGzqg
o1U7BBmEc0sS/nSqjjPQ9OqZl0Fj/GBkiagJKT0/hj2FzhTgtPZr9dPfsWAVR70ZdSo50dDTOKK3
DMJQdSNym5BHBqDjJ8TuBabQssJZs3rfhzLzTxpz/2eK36KqOwWQ/OBlcLf4fzo5nsdGYwpkdEZk
HlMC9+1ZE66gdSm9tN6GAFBZbxh6bDpiqv7HFrXTqTffTpL4dSp+CRvMG05Z+hRWY4EBr20Zz+Ff
DscZkarssWu8wueYsKhFzlQIMUUyTDDUDaxWYQercdAMsO4WxdxhhKJL3Vgwrf5oia6+Frr5pNzt
3UV86utlmxc5JajFw080xLHMjoT54wOUT7VYGtZ5497iovEwG8drNS/jwaOot/46TrI8IOE74wlm
TwFyHThA9RM0UOiqXiUK2SrnDy0ZEifZDRKAdzKrh+TJqO4ZrDfElBH1rnYdyq8lj/+k6JRgOIUz
EjLHyB34kkvZ37VARcQga3PXnzfLmZ1H2joey+Ynug8lHeiyCquc3qoZan146lQMXIAFhKxw1mQD
DRpQOZgSODs1HQStcEdLoVLJI7857pGOe85/8l9T/h4WzruAwaN0Dm6wDeXyzYqmA35f25mpfqzS
x02Ge/abs7Ap66xjCt0MijqNKnqu9NUs3W08DndTosK5FUUHtZZbrqBv2Lz67iIiCMKZzZACDD/Z
qQJabPAbBy8rPDOKWsJ/r81g89WLTYC+NLpBCfunaAxEYdkcFqROLF1rTWptgB9Az6kI7dv3AiH2
fwNWGfS79Nr74uKMKkVP4TkBC1Xc1+DKP5NkM82NI63tbyNBAV+b6SqVvbKtSS4+kAC8lOzk7JIE
bjmEE/ZiJrtOwQRbdlAXsJWjm6UfV0AtKaCIbRL0k1KzxvvxwGon3hgaSBG2ocEL1RzlFkUosGB5
q8rjDl+UYtClSpsq9XmKnbrYp+aHRtDGzE2PJp5TK8Kyb8NXSF+1Osn1H+Zuuu9hu0ykVKRM2DRo
vyIUDiUx2xaG0AgAVMGuMYvdaUGT/PLrAEcsC6A42xIuFch/HRT9wBb96NDi8pcXPaomiV7U9Qh5
4oRh5JX5HO0ZuU/7E3RjuJ3qnzUPW2gjG3Qq6sxpYgmn46dKh1yOgQmn773LBE5fYPA++i+2UxTx
ZVKjO/Pn8mnpA12Tt+ZGb3Ljcc0Mzq8XqD6hmJcszjqWp45dcn3o69fvHt0oXfFFQB+mKF5CSJKP
yGzPPVKSONG+qhy6y0s5s/cU9f58I8uMv8IvBSOjzXAh6YCwNH04GZbabme66PcGCG+T2iiJzEVS
EuzKV3gM/SWeCdBxzyUDGLLW92kjcrpcx0uRhFe0ezwt/tcdqCjS9P1E6o2QiQml3TymTgBr6TvP
nkQIOqenytlTXJUuqRVs46QFvYOUoEZ/MhS6+I2YsDMFW3RR2eZ/pKzmUJhwZCpBgpkky8rCtWf3
C0EwXRPKlZulqylYUxZVx6+0dOzXSN9quIch/I7LvdCQgvwVA+sz9sTXZ/qrIja/zYx4pOlFG1qn
Pgcl1djjh1nrOQJsHQ+QYCwBeRkRZFSjGkzcFEkK5ex7Poo7uzmnixajySXvsffjfbASeSmqD+Xa
4wJAWLtDnP9WqtHhBso6dsAf+Jm+DO+mGYAVrArEELITQ/iIr6K2IeQyj7gquGcXmtPaR9MhwtN8
AW8A8Qu3zeD+Ve0MLuzturc0kwZdyE4PxtFRE8vQq3i2FTxmuPTjr4+Kau6Db9jzYtLs663CJ3yP
X0634tT6s8vAMBahCsiRw4k9BSsKg/P+El9oYkXPck6dem3M5ngswtBWqmDNSpx621Y/7KgjKboq
yaB7fybJ+/KpJYXr1cgM2wyxn2JHqcqNYPQ++wsKI//qKVabuGDlvRcp5ZL6Po3vW6ZEnkZCPaBc
26Y7+dKjggPzNDUivXlvQz48Vz6bQ4nxEgWEoHnVppOZ6TXmV6wvXDHTQsEKDdIFcIWyX1zSMaDs
wCvSpeLPJomWr5P2mLOIuUqOqs91V5LvJi1mQS218du89DSSuHI0mJ2xennnakACOC7k5OoQ4IdD
MJLGp6JX7KhkWal9V9NvQP1T6w6V3G9idLbSBW7votWb9pLqrg4gAQcMlAmHzCCAfsI2o1L/hEK6
AP74R1z4KbkgPuheC1ZoAkJDPFiBdQ5i616cAqhTCgzE6KQvCnBaELL0M97SRoNfrVB+ii6Tm3Iq
h/gxlTZnxnjYRFJncVPSNZrKR5BfpUbB/xZmnip/Omoiin1bT9IyMyd6K2mFDUmwYyOhQDWvaKug
qq1tKiYd746klYh1olEBdaZzgKWb5AnZNUNe0MQBHp1F1WBSlj4YVR4NCN5oKmln89+NQmznvZ4U
qqNx0H/uMi6Y+5nXX5e7c7mREHaVzZxPaGgV2x9GmCOfqqInvuh9kcRnEMLY2NYXtAMUjW1l5T+4
bcUDL9PbxmQcd1SZdb4Yz7UNMUYRQBNSVBQiFS2h0yRn096P55OJFobhnu8NR8d9Ldb/bSUxdJrq
4/1bdNsOnvJ/yl+JdrAjJSF0wpa7845+ciJcdDEsKBIPnqcDtK1ypHwru3Q9znQVX80B25HNvGUP
m4RH+UrvPKtPZO1ea5bAEgPvuw86oxqkyebJUEJuoMjfJmTUGlu/WECL+Kt0T9lUFhZxBbIin666
TFQGvEr2WKefhxnHnZBc0sBRLLlJKTlKhgZKeH4UwF13p9I8R9flgqSr45wAlji2OawbZBydGJJp
M8uy3SOX7Ii1snLfe8eZH6xmMtEWBQk7ndXeB/RqsmEUa2YBJwPgi3R7m6knyI0lm+muVZo14rJf
5mAFQGLUE8k2/sAgzcsK/sdAUY3htqdPC1s4FUskStqNB6T1MFOsI2kFFm4QObkW0iskjweJyn6q
lzKu+SE+yxCxOok1TmGrwwLJMBXZosrJjHLEIIo7J8wpBohL7MzmOOFBLr/0o3YR6Fdf26JIcBVc
e20CeNT3g9hL9vBbgj7nJkJRSouQP7lw9NAg7YkGkRtI8nzlW3IVikmxe0BQgV95RZkjPq2WUbWu
I4z9XBq/l+JI/9FQ3ybiuH+limZajQPalBMs+m1x+jClSocTr/euu54DT4phx079qtQumtpgtI0O
UGxzVIxCiMnoeOrYQ8HCyvSlw45uRX6gskQc0xsgkP+IMOqp1EmXIOgE1Mv6g4ifeli0MCRWszi3
4Qt54HilVmvFu1jqhbur/PRGmrnquZnfc336/JffS5AUXrdcTb3Af5gQtDWTO9BhXZx7q06hUNkF
uQzeZMJ1EH+ym01tS2dwrHmmnF4lj44Xjht3PaQIgFPr4//qqWyMny7C1Iugu8zICVYBVmbzh3Jq
VG/XsDULw8FjAc56xoeiasn9rellgSy6kiDTjksoYW1DOt4eGcwvcIgWEZthTCrWsUXxJQWcGCzk
w4wn/95PEZgqPDjZ/H7evhatphoRKVCJyHz723U6tedZtm7CYMYhRZuLJzRNzlWVW4aL60xleMTG
WALEDFbgtSvjq/OUsc1zsUyIA1lds9ZQfydVUBIzAqxHwWTQXywrVl4C0XSVJlJapY8Ue8gWonc8
kJJbJFGWZXvhQjEhKkXkmIOjS6mZUa6EhtVUTI1OK88ZG9t+SlZoXauIC13ryiju6dWKsjhNQrAN
ipUeBLw/pD5oIvbKjN0HqKigC+Z+++MjWkbdtf09J1YgR1/pNXX+kw8gdQVNV6utaz2EJAC5SEZJ
OZNNKgFrxvrK6+N5ZTXz+W4BCTr3bxOk9JuoyreR30PFONwpjnCI25nva/BvfoaqZ1bhb/V33kc+
FKkkgQ25IWGKclhFdJ6EMc6PpD97fLDuGazpGk/9pXNtI5tRqRpolXUEYQzToIWmiR5N4UNecG34
ab74twRTMudOE+4G2Utx0F7LmvmjD7yayamOL+kZAcV87fCKryNuBA1KUwHGtbbuTkQfjty1oi37
SLwSZq+aKI9yUXexqpmnU78Oa3v8rsDcdMBThKdqkH1ZEOkEUXoLenbgwdBwBJDbdPzwkKBahY6T
n/Sm+fYrqOHZbWwqaMg60LiWynPAxY0hL6cCETQj+Imux2tsbqHKCyibfHifWQXO8pGpov6rLOrF
CpP9wbrkhOYTtBzaMlbf2qgDzejP2+4Hkae8Vtbb/p1ijPtj5LuUI3ZM9df3P4OLpiYBIOO98RJ/
E/8bmIdZTkXOhYKI8Pb7XVgpizeFf5KRuutQwkvrzH2x9Vl0XO/a2oQRRDYuTCin7H//a+XIPG86
2VTuo4bac5uiVlI00j8nuyd5pXgQHkXi5GU2iV/cjGfqdA8q+FenTMz4gZbxyIjeH9SWF50YYlZD
vLSE0LgHnbw2jrdrKzrmvi+QmWAF5IxRcCrsHYojy1cvxQj+G5XYr61kqmPb44h1DRdgvq9uG7Zb
GyZg0FD1jurcyqnjaJXIeSj60Y7nr0H/ywDWu1fi9rSr7XCWSvVrJqBaBQR26M76rrpTBTcWtxlJ
oFjEC/ihIvR3pWMYMr+r4Mfw0T7k+oWh8FOA5uaUp5uw62IcjYnCcyyLSbs0+FVUON8+iU7oVAfO
CbulwwJqLmMmfgzVulMyncQHz5BnG/Z744NJ0vaz1EcK7MhyKIqKF052gcRhEq0KiW8THCyv1RGX
G5TSIzGE67WhMg1ysXMBNzC3J18sVruGapoAJSRONlUc8rwbGGB191Tz4H+splgyuLuD7lNgZyO5
IyrlnV79NxYRiqOjek3P7X32xmENVF2v0qgXp4RxYKpnFc6OMKJByro/q1tbwPl7wQ59oUiWUysE
CPau85ptDicHOBrWJxZtRBNxlxFi9hKHpkItvJ1zagilmUQdHFvcGW/Ue5HJ1QmH0ZXuhakAWG/6
Kdn8PMmAbXJVaEad++q/3HFgZSztcZCEvV/FtclLL4leLgxSecet9ADQ8oPgz3A+kewdq3NYM4oz
G52EUEraWeZD+9oHjoa9Wj/V188u/QxayElWhxbjpynYSU4dPHR9XF3B5Gxt1+Ms67LUe4jof15W
s11zf5mNjmH2O31ZwakYRI4uzDs2woDFhX8zFKIwpkiINXj9YZnu3lySCavT29989EyRme4aEz+h
rUs7ACBt0WPp2wpy5CG6mcwFnV1yDDY/kkKiyr7GjAF6dtu7PQm5Z+rKEy8OC7EsS/KipibTqsX6
Fby060Kev/aERzJ6mD4Lpa5AOfqM7MnN9mO1c4QJMi21Fa2q4QfOYd5onP8TCbWJa/kN16yOOPSE
4t+orY2DTj9/xIMJuZzTAG1+XbntgFcwkOqna+LL+vLzBtSLs49c2Izl+0S4ht+K7sC5cWiMqyL1
aPtOfKhCSJ6zdxaJAsnX1q1qIABYIi7EkWO85oWmyEo5c6PYpk7FH3Ft4RmRBP+aCQ6HMEoNfcWE
Y62bSilcuVFqFhyZynVyJbPztNAgckJIl+ckQl9GKpzu76wAk3h7cMG2u4VxjnA/YOimQmKN8t6D
Tjm/W4KflQJddhgSQb0HLUR7ozHcTNZP8XuMAiH/Aro63O/3U2KrtAY47DtI5CvX+jRE6zIelnup
v88wXcvsNh1OsDkz+9x8zCdln911R1LKvigRbVfN7V3R34KHNsTyAeks101r0aCd1fjhX72sbxG7
qmlT5VEnjDEI9GRtaE9ta59djUn3Ek/xpgQX+kMrh68BKMc0OakcmyHz1DuEf7sCXerNteI5SA9J
Cyxs9s2xuqUN618P2UdbQAw7lnquQLmSVEyEEZTp7O7Qo5c3+X5fLj//a64tWrd9ufeLv82mfFXN
/dVjrlhzkMk3l5N9FjsmCKTqFHTxc94ZqrlSCLLyCiTXGMIlapYw7kbVGufE5oh6GQQbMBeTmnBC
GXexmhDI3+QOe39Jkx59YUxziOkgZ4I+aaz1Z8FWtXVVlk305KLbt/BO9Kcn7fG9c4DblqVfQMT8
hFZNxD8G0pkwusXCKDGD307iSjdCXMuHTxFF65JVLmqp3lAi3by0mOROh7KMlcr5c2ld3lINxZYd
x1zVvEX0iMcdKpYRmSsMr9iQx0UQ0/TgWKNSvWegzGEzptJoy36uhn2rBIN/ACoIRzazWzix2Opn
YkfWOueZlSsxUQlNHyu3E7APQPrUBDb5b4JsGDS5Z+rzGvIXnO4ozXCTj6V3QFpBQBdSxca5aEfR
NrMfGvlX2J3bBxVCImlXYxSwaHPtvvD8yFJbVW5bXc+EQ9dPEcX7VXLwSXt8KCyN0WPniQ+A541a
iVtrRmYOuef97baA/ciXzpbuKW4oPp3IBvpM5VeDEdx8dGW4DRd+83qmWnm22MnQdpAM79B8mY9z
DJrvG9Q7673AZ0C8r58TKTvnvRT15+HVQfNwEBEDVbVQ0HVMX+K13ChbVd2Gui/s9YSWtPgLLUTx
hASOsRjzyjlF1rfvupv+IiDXZB5YnILfnj93qeyVqO1YGQwqo6lnmRyNDlwtfn8O6PdCPRQPUs0I
/cwKCGrxl+wl7dVDxgYklPp5qACZb1SHCyQbF9NmabI5LGEtDPuO0/Fq79fCxgIo83NHM+lgGrNa
m1mmpIThTf0OSyxYNfMViNqFMNv0WdsIDddkIRty/VRea2zUNOHZBiSm3vmxZ98xHJS+oa/4m3aG
S7YINF+4+1FheZ/9KzYY4CDvJrrfQH2DCYdV2it4xrqeuDWq77fqa9gGA+wxv7iel/BXw/lduxae
Cm8ybt/79WM9S70dAi20E6ltgYtZtcx8Wo5md2lnhhvReFxzN7XmXDV98ScVrfig093HC/ENQOQK
6tqo1ANDFcgjmZe1l+1QbLW9eWzwYTxAqjUsylvMNIiDurSb6UOM1p5R9Sns7TAvOpNt0Uo3j7Po
kgSeSXTGPSIP5cxDNyYglQSlhbsMp0m1K/4nHF8E80htrJ8AB2AQBExukecln84jn+7MQn8bSUZR
k76IS34kl+GObsKq74L8RJLsy54OkYYsn36SkHF/dccRhzp+V0nR3i5WHqqTt4O8/Yq+R2Bft87U
FmOA/8nbO7B0mqsEjK1VE742qcUSXZBGHkKhBzH7UUvlRUql1eTxPH086ZxSalV3RkbzoY8yWz6W
nEZ/ZaldAArQkhC4pdUkX9Zf+hGg001SNfoH7YvD6vKwvi3hAGST26Xjucw3mzstsqF4Xh9gXzn6
9Nd0NYRbh2ZwW3PVjoLWzJ2uQXYrSO+cCsBrKjLxPfwxrDOfANWYQ3Ac49fh2po6qUDF7CgSNJfw
CC+cX5o6G6JrYyhvWXRC9UpvZEjx71/lgjd8uTYLei9Ls/7EAaC6weVLt583yfSyGhHbS/WJ0W6d
hUYZS+HK9PgTqUXyxWcY0tgVpqrQv+ipWEktS6L/ja+je9Z3+fbHuanX11+q3JuYSIsEYwFCwZ1N
pDM1WD9E9GlCkAUEa1Hekxuq/VbOj1PNXqlXps6rrQRWf3Bl6fRm2d+q7Odm7MV5Q9gO3HFXQJKh
f8Q4GCUec9v4kcjRhifQqRnke72HLbUpxyUAg/yE0c6lMocjTkmgl7qHd0rdiVQpTkjSVZsU1Nx8
9YKKb1t9R9Wvo6+Ktksu4b7jeTBL7cfWuAHVWkSaTk8BeCiNBKi5STyZp6MvvzyWb8HrrrvMfxNR
L0k0XE8OsTimHwmo32Acvw7/j3uaLatD2hCgog9rAUV6YPxKvaLIqZz4dPgM9f8pQmQv1YHaBtbi
hGzsiP5ff5MpvC0B+RckwvxeqJJTN51dlaA43JmkN3t3aAhEBZxVbwzh+qc0oDUKSdHXk+RwSJUE
eR3iDoPCAnxsRa0/sBy7+jeD/7nqPds1IDE2t1KLuCJjwinH6ouJEnRor8mPujglk6mm6cu6y8aO
vkrZKnVcKI8iW4yrea6ovJAZYHEd466VUjS6xSVgJq4LBUa/OTb9kWmT6slA4OaBtgFC3LID3CAC
xKvMr8lECYKClG16od6KE4v0dvSJgDfIUmwnGKGDdWNLkTVjRrHtumWCkbVfgV4+LJaQsmWYXeAn
/5A5rIA/Zb8oniiYO0RHFRJw9Tt5k6FA5ENK4+7ln8iC9GXyci2htvdtyu9wdkypUo9cqnizzlVb
S9MmqaKTxgB/RrVlayOayqzl1G26I4ruhWJKXdsn6cclfUHLkCXe8W0E6nMnkK+CFAf+gJTeNRWZ
KQzTP6n+d06j58vfRjTqi6Z0oQuG8Mrm+VtS4cWXOgTOR/tuIKPwboII3YoyXZY2cGWO4Lrd9m+q
02xAveYl3gO3kBbf/qYlT84aP3A9SF44l+/NUWbhK4lbO285P9X8MT//qLtNUCtlyzyYVn+1LWtz
JMNZKvX7y33wMslIWDGt/2fEaOM//Az/IE7nTtqoi8wvAZO8dDxV7gLK9rkxEXRYqkSSmlt7Rrnv
I6Tep0W4BG9eJ5XMSxXWD5BZHDRTSiCzYaX/lsmSj1sowRJLZzRfOotogU+F0gBds0n9rHhZQaWC
TRfSNUVSMsKSLmzgk9WHg0/8yTF8ipxR+UmTFpAiDgz1kLP5czYHN0acTcil/keubm7M3SHIYoEB
nUENWnts6QJCm+BxBoD5I0WOb1P5VfcJ7V1yEz+QxfHMbFlARVaYG/TtAUEWXBUjV4XeK7pWs37n
AIlI4JhciG1/Zur+V9zf/IqHQahqtEuJftlUJQkhvUcNxH0YW0suMXpklN/L6gXxUVw6ex2B2WVd
BaT4iMRTDdPU7q0Ju820JjH0GvV6iy8a1ZJUeanvioAYmy1665mNvPG3HQ5cdDDL47JRs2FDF8a1
2XkXwY44/b5R1hGx7Wlh19LBQ4CPKctFBM9mR+nq9hEp09q/1fpBs7fcJXrXjnAbwNr2COn6Pn8y
v2JeC1aMdD4UxTEnrDd7CPuK4Jxzj3T+6oNaJv4D0bR3yhLPxU2fym4c1y8H4FoIXz5MykuYVFuf
sgArjH2D0a8k3uSCBExMbwu3DK2XFJomDYzFB81QQnbsGb8A8BoLRTPPxyX0bxWXljBdB5+J5sj8
jipMyxHPNP1dgjS/o5+EVIoObVCP1d5kCjfFs2B7Kj/t6pDqQRaDeOhLeiDlQnndYORo4gcVH0ys
aXY5oSBcGM+S7+PjXjNd67J/l8TSjKdpRtOMBmjrSnDieve8aJ4fCLB1jJ/sa22SfP9LqvuD63xW
rI7SAAhUGtlAgH/DEv4cULuZHJfXIxEOijQV3JcmywBZxq05qqZJP2vK2S/8Seh+oXtEXSlFdCmB
gR9Xz5eCWDtH9XDRuETG2nqR71Ab/zh2h3atdBrfOT1B7OTodfK7ARWF6In7SS34KTeJMmNrHwYT
wQzFMvsalbAyOTDZyGlDqh4/Q7yQHh0Ejqv07eaZb9sq2N5c9UVLgt+xXKyA62/h485c1k8x5Dlu
gn+qy+DLNDI6uQyks2Qz4e99Jsv08NB+tieswf2CnALEw9MuEtpmuA/sa0nGNcDR+VXIDBy8/Fs3
xIz5N2Axt6m3Uid5Z/3bA61JeHUPn1RS06Nrk/F5RcPYmZXp8wnbO9vzIkzdyyyI2F1qTmbTXfru
BPn4Mz6yrmUKegD6QmVso62PCmCT+z+JLpceVSLom65IA7YBacm2hw8lSf+8QGFi/vG5zW5Vgq6p
doHQHPCn+mGHP4FZguqzx81WUQrabQvqDmiviG/d/1F1YN3EH+tH4a9S5GXiN7lrgqqjVHr6mxXJ
Ce9LkeRlCX3onUQEKj4pnV+AAUMtzBi675rSlMr1TSf8bhTW2MiVfnzMqJevXaJjDzuUBonHF+NX
XRqhMZyodBva6lEhqa3jXnl1CvrGchBLGrVgya8TkvzjM8rHrALU1w/EGaCYx/OSIxKKLySOCTTj
Xjj+yvumgtMEjEcRb+10H0TMDtUV/dFTaHo9k+Rp36zHbvEXnP/9EVqskVGC9o4f/WNgq5sg5Nca
dA/ixHVL6V+iBGmEPwc1/WntDTjae7sJkGGF0JrlowUk/H/cf59jt4FLTg3duyWYqvF8wPzTFM/g
zWZqWr2NAAQ+jls/hXFTe1E7a0Q6wOnAfC7NqyrvZ0xvUdQuLSBIst6v1jnNUP44OFdqfrJn2dq6
o4guavCVFFg0cJDEAIqs4pvTy7oydez3PF+90siCFr6uHM+nXJdNGtAfek0PmIiwH2tWCbygzila
R9KqDlYjkv++gxm9T4Dn8w7rszi0pyOA5GBxhTOXanz+oJJ9UhDeiuvnpKYkFX3FChVHDmuWw98F
emC7vik7y8pjCDxq8m5/07z8SBiMmXV6nBNgdNUuzP47ZaX+OCUvCGp9IWdj5/ABrrNjkOb8ikoC
4KFpbH7RX7U4k4q/vvEW00rONtJEA/slQ9WRbRPRxTqrbxUkayKtazwYLu2aSrJLVcov3xJPe2G0
y3HpCcQKVnad5XXeNG4hmWUppbS4RpiiKDGgsl6Nqu9jfd+WVfCB9p6TZks1NwK7dw0ezR8bCVyl
c4giNrRCZbYFEJpwubk8eABjR8ymnYFltBok8GnM/BeCqW+te/9e9FheGgdHXEMYdM9Bph8Wmjvm
UlwieBZQOcmLkIXLCWNG6QdbhEIbbaL88c9MEL3Kls5COaM35YTE8D3oS4EP3QJKMzyVLxxUkN8g
Hk/FlFAehzYWvx0o05/OyKYgJaX7Cl1ML2sRaTWCChplT+VEGfuLJj9V9QxHPXYJRHx/BkqJuwWj
TqapzY7wBE0V/wV8p8LBRDFVsIHBmFJBW+rrT8woyM4CfDp+CcItyOHGDAcJugT2dgXIhtGLQ7Db
jWHvBFlkgZeFlcPruJfn38TgASjWdHxevIZTK5VSmWcefZhtOiSqo+JXV+JFTvzJvBIF+PuV+Am7
U8bA1naPL+W6nvvSlbhu3FJmh9E1x57HzoNGSQwLkC8jc9LTFpNKZ7v8RAivAhBbTcG9BYy4BYjT
hdambz/a7WZHusKuEUGA5w+POrAFZ+ZkQBKkggETbhBcdyZxSsU3igXpStHG6Po1subDUio7lh0n
lbbchqPNfpAjXKzOfRqwaYvvf3RltofasbhACuNIuFB1OfQVdx/UNVIFyH3iZZS9q1ookK9QDlPx
qeI2SLO9ykmW8rGmGI6CGRrDaeuJMt3BKySUUjUypr0NVlFZ93hC+4zGtwtA6dHef7nsFb8xQuRv
uUlx4VykylXe82eLfyCnfnEpe6EB231WuyXDIqBy/VQG+Dr+LOSBqxu/Vku0RluB2tG+woKsvory
vvifeuRBGO73z8aI4SUADnl/xBEP79HN2+nksesK+u72MB5U50NYRL1ft3tknD/GwqzFIdS3TQ8n
b2SLk8lnm19xL0VpHPf8AwxOvcRTQs3nS4vxYb0cwDdd3dK6Bra2upVviDnavuIsNZ3AqiBxcK1V
+tXXtvOpuezRsnro7cb5ytCHXK6YKBDnBuYcVTlMWTVWZZplpAYLGnKeoG/XM6Njj29sQerrFuem
kys0MSRdBsJ2h2u/AHFagt2VE8JtN6O39VXq7bfHZgGgECBeKjUR2EKwSSvtlrHklDo8q4wVNUUq
U5tYoFz20oosPQ74wUrGSfYKJMYV5Zp3yyhGlIh/9KZc7a4Zr1lAwIB/D9qx2cQ/SaMDim/enB5r
LoZkYh/hqu3QfCX4e5/3n+EkvcGlhM5J4dg1EitocR9Y/77txySxv5C7XlnqlvHCzbpTysaSPVvx
YoUvyNmvGzF6d0/fqxsMLlHr/sOKxQme0p7iq2KW8EOhDrcYNxruIMvGzdgdGRDld2/W/epiPgXW
x9nFmfyvBx8fIB9fT0jSOdKjINTK3coqqWyEn/6Oom/pykDVutov2cQgofgEh92KK518aBQlAXRC
r8KgqOTAIA8MqJzivOcsEUOkJuHO3ZlSJSwnPUchIazhjnRGry0HzZV0PY7TGgQg5bxjoOv3ZaYY
qzHzLcyR5ladkIHdiv8NpwWQzwwnr3SXxPGHtxjxe1uLsFjDplP0GE18sdj05Fn2lNN2cK1znVZE
tlh+x4AjgK8f794EBk33VavyYVkl4nDwM3kWgrayB7++HUBjSwSSib8O8d+bVECnJFOQu399TiB0
D/36QZPz2Bpxe1k9bs2HwfKOTXF0fVxgULZ7T3kBizwrwIgH6W5euhNZ1SYuu8KyXjs9lWxb+DxW
xhAewLsE3bNBqlrHrHzp+b7BqaQZHUEJPwHkM3BvLkdztbYsCxw+kXEcsA1zuM8ZKWBfHiR9brXD
GvM7saVj6RbSP2K7JPavtIAKs9Z6GYXedjn1GvkhSDmS/VPlcTxunmYrUbruTwiZ8LsdOBxuN1Gm
SjAgz3MEIquM9NOJMyMhg3XSIeiwIs/NaY9vEbfqNHNlAMPKBm6XCn8kidHnKF9FYjzHRjXsdUR5
w9rle2IJu5LQATFXigkdkXQjrwNH+Jo4LsHFl5pt1UFL72us5/CpxV9ZSeDSZPk+huk+1Yoc7yDu
tVgvp8Idy9rxeff4a/xdTRG5+zbwPIvUYdhl11VmtKP4CTh8ua1MVuSSBrVFg933rtUTCv2FwCDi
0XQwxdmAJ6lTJiiWgS2sYWi9bLMDpLOhdvR9C2EbAO5vUSIowmMbaWTBmBsWd9w+MLaUoUdAQ6Mg
T4TYQR9yNioLgYYdzAKIhOeOBoTNZFutiC+OqBnk89JzRu/omgxoWWE34ehTxBOFgvq/SAk7lT2b
oNJTRCd2SkmbCzrB4pW/dkzs2bSxzSmMV04dVmqSWdiR5SVrA/ruTvhOXeis9arUBzkqF1YQ4Nh1
QqoZn61MG/eObwQ/YVSaJGww8Rm36oOIlsORkYWcCT4pgi+sX48Ex9j2UkSXqzi1L2M00c0TNJiu
AffiB5Qd72iXHJ8NKmmcaYMOsQe2dOVHtb3+1t1cLjfsenINWiMWs3VnnremwbEPrB0rDRIGV7FV
Jqfi9vqs1J8pXTpIIV3txVEASlxjRZ7vPHplkiiFLxyPL0b1Ynn1boWk6Ps9bhXekV+FHhwWzt7y
6WmiA3Yvxb0lzgUM3fbVQxN3SLQRh80jbE7SUxdy4bY9ySZnlb4rgxZQifa2CvVbY3mPfqKQbpfs
zPTm6ETJ8ErDu6kMCKQBVnjaRcUOcpbHnn5dNiIeiKGtqRH/RqjwQjnk/x9IP2AqC/rHmTO6MuvV
20x8McL4Ro3EVT7D5mFD20iBzoOyMlzP9PH+hRtYQNR2l3h2OjNIJGI0aXP6hXogXrEPzo5hOf9K
BSmVDy5H/8ZWTXIw7NS8t5gs6ZWAN9M6bxLZagyqDdbvuPqaKoF8L3gNZr4UaWQukKhkrezDcg7G
ZjPZp0Uss96SWZEbj2XqVTKtO0z5+ur5SOw71tQX203fuEMWqhCBzkJAop2foVkSpL7zc1KJZX8o
MkDAdKdneRzFfmPLUFa0ywURiVnDMJZRI4PxZKEoBEIKoRuq+YLt
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
