vhdl xil_defaultlib  \
"../../../bd/UART/ip/UART_axi_uartlite_0_0/sim/UART_axi_uartlite_0_0.vhd" \
"../../../bd/UART/ip/UART_rst_ps7_0_50M_0/sim/UART_rst_ps7_0_50M_0.vhd" \

# Do not sort compile order
nosort
