Source Block: hdl/library/util_dacfifo/util_dacfifo.v@92:102@HdlIdDef
  reg     [(ADDRESS_WIDTH-1):0]       dma_waddr = 'b0;
  reg     [(ADDRESS_WIDTH-1):0]       dma_lastaddr = 'b0;
  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_d = 'b0;
  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_2d = 'b0;
  reg                                 dma_xfer_req_ff = 1'b0;
  reg                                 dma_ready_d = 1'b0;

  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;
  reg                                 dma_xfer_out = 1'b0;
  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;


Diff Content:
- 97   reg                                 dma_ready_d = 1'b0;
+ 97   reg     [(ADDRESS_WIDTH-1):0]       dma_waddr_g = 'b0;
+ 97   reg     [(ADDRESS_WIDTH-1):0]       dma_lastaddr_g = 'b0;
+ 97   reg     [(ADDRESS_WIDTH-1):0]       dma_raddr_m1 = 'b0;
+ 97   reg     [(ADDRESS_WIDTH-1):0]       dma_raddr_m2 = 'b0;
+ 97   reg     [(ADDRESS_WIDTH-1):0]       dma_raddr = 'b0;
+ 97   reg     [(ADDRESS_WIDTH-1):0]       dma_addr_diff = 'b0;
+ 97   reg                                 dma_ready = 1'b0;
+ 97   reg                                 dma_ready_fifo = 1'b0;
+ 97   reg                                 dma_ready_bypass = 1'b0;
+ 97   reg                                 dma_bypass = 1'b0;
+ 97   reg                                 dma_bypass_m1 = 1'b0;
+ 97   reg                                 dma_xfer_out_fifo = 1'b0;
+ 97   reg                                 dma_xfer_out_bypass = 1'b0;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_dacfifo/util_dacfifo.v@89:99

  // internal registers

  reg     [(ADDRESS_WIDTH-1):0]       dma_waddr = 'b0;
  reg     [(ADDRESS_WIDTH-1):0]       dma_lastaddr = 'b0;
  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_d = 'b0;
  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_2d = 'b0;
  reg                                 dma_xfer_req_ff = 1'b0;
  reg                                 dma_ready_d = 1'b0;

  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;

Clone Blocks 2:
hdl/library/util_dacfifo/util_dacfifo.v@94:104
  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_d = 'b0;
  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_2d = 'b0;
  reg                                 dma_xfer_req_ff = 1'b0;
  reg                                 dma_ready_d = 1'b0;

  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;
  reg                                 dma_xfer_out = 1'b0;
  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;

  // internal wires


Clone Blocks 3:
hdl/library/util_dacfifo/util_dacfifo.v@90:100
  // internal registers

  reg     [(ADDRESS_WIDTH-1):0]       dma_waddr = 'b0;
  reg     [(ADDRESS_WIDTH-1):0]       dma_lastaddr = 'b0;
  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_d = 'b0;
  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_2d = 'b0;
  reg                                 dma_xfer_req_ff = 1'b0;
  reg                                 dma_ready_d = 1'b0;

  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;
  reg                                 dma_xfer_out = 1'b0;

Clone Blocks 4:
hdl/library/util_dacfifo/util_dacfifo.v@91:101

  reg     [(ADDRESS_WIDTH-1):0]       dma_waddr = 'b0;
  reg     [(ADDRESS_WIDTH-1):0]       dma_lastaddr = 'b0;
  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_d = 'b0;
  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_2d = 'b0;
  reg                                 dma_xfer_req_ff = 1'b0;
  reg                                 dma_ready_d = 1'b0;

  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;
  reg                                 dma_xfer_out = 1'b0;
  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;

