
---------- Begin Simulation Statistics ----------
simSeconds                                   0.019596                       # Number of seconds simulated (Second)
simTicks                                  19596444500                       # Number of ticks simulated (Tick)
finalTick                                 19596444500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     68.77                       # Real time elapsed on the host (Second)
hostTickRate                                284967369                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8757832                       # Number of bytes of host memory used (Byte)
simInsts                                     10000000                       # Number of instructions simulated (Count)
simOps                                       10312994                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   145417                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     149969                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         39192889                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                          10000000                       # Number of instructions committed (Count)
system.cpu.numOps                            10312994                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                     137562                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               3.919289                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.255148                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass           35      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu        5132918     49.77%     49.77% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult       1616187     15.67%     65.44% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv         615667      5.97%     71.41% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd            83      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu           138      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp           140      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc          103      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead       1594908     15.47%     86.88% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite      1352815     13.12%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total        10312994                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                  871063                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            245208                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              4999                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               438638                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  437238                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.996808                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  312358                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 20                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             258                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 90                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              168                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          115                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data        2601079                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           2601079                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       2601131                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          2601131                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       308213                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          308213                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       308216                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         308216                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  25533199500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  25533199500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  25533199500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  25533199500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      2909292                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       2909292                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      2909347                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      2909347                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.105941                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.105941                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.105940                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.105940                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 82842.707803                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 82842.707803                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 82841.901459                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 82841.901459                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       153874                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            153874                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       154029                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        154029                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       154029                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       154029                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       154184                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       154184                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       154187                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       154187                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  12647750000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  12647750000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  12647998500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  12647998500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.052997                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.052997                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.052997                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.052997                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 82030.236600                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 82030.236600                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 82030.252226                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 82030.252226                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 153882                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data          141                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          141                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data        72500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total        72500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data          142                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total          142                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.007042                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.007042                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        72500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        72500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        71500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        71500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.007042                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.007042                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        71500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        71500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      1594963                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1594963                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          135                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           135                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     11262500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     11262500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1595098                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1595098                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000085                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000085                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 83425.925926                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 83425.925926                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           11                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           11                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          124                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          124                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     10212000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     10212000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000078                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000078                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 82354.838710                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 82354.838710                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data           52                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total            52                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data            3                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total            3                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data           55                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total           55                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.054545                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.054545                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data            3                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total            3                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data       248500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total       248500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.054545                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.054545                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 82833.333333                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 82833.333333                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data          142                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          142                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data          142                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          142                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data            7                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total            7                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data       220000                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total       220000                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31428.571429                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31428.571429                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data            7                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total            7                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data       213000                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total       213000                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30428.571429                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30428.571429                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1006116                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1006116                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       308071                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       308071                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  25521717000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  25521717000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1314187                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1314187                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.234419                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.234419                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 82843.620464                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 82843.620464                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       154018                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       154018                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       154053                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       154053                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  12637325000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  12637325000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.117223                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.117223                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 82032.320046                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 82032.320046                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  19596444500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           305.391699                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              2755602                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             154188                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              17.871702                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              249500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   305.391699                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.298234                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.298234                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          306                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           64                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          242                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.298828                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            5973450                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           5973450                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19596444500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions             7457828                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                 590                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            1807434                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           1349839                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst        2627092                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           2627092                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       2627092                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          2627092                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          869                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             869                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          869                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            869                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     57929000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     57929000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     57929000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     57929000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      2627961                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       2627961                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      2627961                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      2627961                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000331                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000331                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000331                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000331                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66661.680092                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66661.680092                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66661.680092                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66661.680092                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          286                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               286                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          869                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          869                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          869                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          869                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     57060000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     57060000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     57060000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     57060000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000331                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000331                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000331                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000331                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 65661.680092                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 65661.680092                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 65661.680092                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 65661.680092                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    286                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      2627092                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         2627092                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          869                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           869                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     57929000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     57929000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      2627961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      2627961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000331                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000331                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66661.680092                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66661.680092                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          869                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          869                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     57060000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     57060000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000331                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000331                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 65661.680092                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 65661.680092                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  19596444500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           582.002584                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              2627961                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                869                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3024.120829                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   582.002584                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.568362                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.568362                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          583                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          583                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.569336                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            5256791                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           5256791                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19596444500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  19596444500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  19596444500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  19596444500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  19596444500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  19596444500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10312994                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    26                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    185                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       186                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   185                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     1                       # number of overall hits (Count)
system.l2.overallHits::total                      186                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  684                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               154180                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  154864                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 684                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              154180                       # number of overall misses (Count)
system.l2.overallMisses::total                 154864                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        51962500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     12416557000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        12468519500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       51962500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    12416557000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       12468519500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                869                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             154181                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                155050                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               869                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            154181                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               155050                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.787112                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999994                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.998800                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.787112                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999994                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.998800                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 75968.567251                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 80532.864185                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    80512.704696                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 75968.567251                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 80532.864185                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   80512.704696                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               148389                       # number of writebacks (Count)
system.l2.writebacks::total                    148389                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              684                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           154180                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              154864                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             684                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          154180                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             154864                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     45122500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  10874757000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    10919879500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     45122500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  10874757000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   10919879500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.787112                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999994                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.998800                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.787112                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999994                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.998800                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 65968.567251                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 70532.864185                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70512.704696                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 65968.567251                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 70532.864185                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70512.704696                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         110749                       # number of replacements (Count)
system.l2.dataExpansions                        37816                       # number of data expansions (Count)
system.l2.dataContractions                          3                       # number of data contractions (Count)
system.l2.InvalidateReq.misses::cpu.data            7                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               7                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            7                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             7                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            7                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            7                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       132500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       132500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18928.571429                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18928.571429                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             185                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                185                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           684                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              684                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     51962500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     51962500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          869                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            869                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.787112                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.787112                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 75968.567251                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 75968.567251                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          684                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          684                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     45122500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     45122500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.787112                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.787112                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 65968.567251                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 65968.567251                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           154052                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              154052                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  12406219000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    12406219000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         154053                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            154053                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.999994                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999994                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80532.670786                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80532.670786                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       154052                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          154052                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  10865699000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  10865699000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.999994                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999994                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70532.670786                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70532.670786                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.misses::cpu.data          128                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             128                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     10338000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     10338000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          128                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           128                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total             1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 80765.625000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 80765.625000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          128                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          128                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data      9058000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total      9058000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 70765.625000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 70765.625000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          286                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              286                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          286                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          286                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       153874                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           153874                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       153874                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       153874                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.compressor.compressions              308734                       # Total number of compressions (Count)
system.l2.compressor.failedCompressions         38558                       # Total number of failed compressions (Count)
system.l2.compressor.compressionSize::0             0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l2.compressor.compressionSize::1             0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l2.compressor.compressionSize::2             0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l2.compressor.compressionSize::4             0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l2.compressor.compressionSize::8             0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l2.compressor.compressionSize::16       154063                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l2.compressor.compressionSize::32            1                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l2.compressor.compressionSize::64           21                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l2.compressor.compressionSize::128           26                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l2.compressor.compressionSize::256       116065                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l2.compressor.compressionSize::512        38558                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l2.compressor.compressionSizeBits     50138268                       # Total compressed data size (Bit)
system.l2.compressor.avgCompressionSizeBits   162.399567                       # Average compression size ((Bit/Count))
system.l2.compressor.decompressions            111910                       # Total number of decompressions (Count)
system.l2.compressor.patterns::ZERO_RUN       3736235                       # Number of data entries that match pattern ZERO_RUN (Count)
system.l2.compressor.patterns::SignExtended4Bits       119438                       # Number of data entries that match pattern SignExtended4Bits (Count)
system.l2.compressor.patterns::SignExtended1Byte         7318                       # Number of data entries that match pattern SignExtended1Byte (Count)
system.l2.compressor.patterns::SignExtendedHalfword       110455                       # Number of data entries that match pattern SignExtendedHalfword (Count)
system.l2.compressor.patterns::ZeroPaddedHalfword        84436                       # Number of data entries that match pattern ZeroPaddedHalfword (Count)
system.l2.compressor.patterns::SignExtendedTwoHalfwords       135644                       # Number of data entries that match pattern SignExtendedTwoHalfwords (Count)
system.l2.compressor.patterns::RepBytes             6                       # Number of data entries that match pattern RepBytes (Count)
system.l2.compressor.patterns::Uncompressed       746212                       # Number of data entries that match pattern Uncompressed (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  19596444500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4813.047505                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       309218                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     154866                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.996681                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.063326                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       639.261851                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      5684.600931                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.004877                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.043370                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.048248                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           6424                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   77                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  543                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 4066                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  862                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  876                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.049011                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2628666                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    309218                       # Number of data accesses (Count)
system.l2.tags.evictionsReplacement::0          81936                       # Number of replacements that caused the eviction of 0 blocks (Count)
system.l2.tags.evictionsReplacement::1          73056                       # Number of replacements that caused the eviction of 1 blocks (Count)
system.l2.tags.evictionsReplacement::2          37693                       # Number of replacements that caused the eviction of 2 blocks (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19596444500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    148389.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       684.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    154180.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000116130500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         9139                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         9139                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              451598                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             139371                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      154864                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     148389                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    154864                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   148389                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                154864                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               148389                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  154737                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     120                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    596                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   7167                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   9155                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   9139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   9139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   9139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   9139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   9139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   9139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   9139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   9495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   9507                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   9656                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  10222                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   9167                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   9140                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   9139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         9139                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.945289                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.092404                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     56.680824                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255          9138     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          9139                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         9139                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.234927                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.223453                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.631885                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             7843     85.82%     85.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              571      6.25%     92.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              622      6.81%     98.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               83      0.91%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               17      0.19%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          9139                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 9911296                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              9496896                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              505770115.59418339                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              484623422.37644178                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   19596184500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      64619.92                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        43776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      9867520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      9495744                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 2233874.619449461810                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 503536240.974733948708                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 484564636.202245771885                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          684                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       154180                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       148389                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     17124500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   4524782484                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 467673319100                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     25035.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29347.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   3151671.07                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        43776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      9867520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        9911296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        43776                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        43776                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      9496896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      9496896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          684                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       154180                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          154864                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       148389                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         148389                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        2233875                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      503536241                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         505770116                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2233875                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2233875                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    484623422                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        484623422                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    484623422                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2233875                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     503536241                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        990393538                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               154864                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              148371                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         9679                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         9684                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         9740                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         9661                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         9660                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         9655                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         9651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         9640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         9762                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         9668                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         9716                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         9634                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         9651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         9714                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         9688                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         9661                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         9286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         9270                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         9254                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         9260                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         9281                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         9271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         9267                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         9270                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         9290                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         9263                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         9294                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         9270                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         9277                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         9281                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         9262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         9275                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1638206984                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             774320000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         4541906984                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10578.36                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29328.36                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              129736                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              77055                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            83.77                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           51.93                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        96435                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   201.232167                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   152.589252                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   155.010515                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        29908     31.01%     31.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        37603     38.99%     70.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        11033     11.44%     81.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         3868      4.01%     85.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        13997     14.51%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            5      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            3      0.00%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            4      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           14      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        96435                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               9911296                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            9495744                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              505.770116                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              484.564636                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    7.74                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.95                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.79                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               68.19                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  19596444500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       344026620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       182839305                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      552421800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     387109980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1546434240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   8255874300                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    572719680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   11841425925                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   604.263999                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1419369640                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    654160000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  17522914860                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       344583540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       183131520                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      553307160                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     387386640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1546434240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   8225784000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    598058880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   11838685980                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   604.124181                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1485102239                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    654160000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  17457182261                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  19596444500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 812                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        148389                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                16                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             154052                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            154052                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            812                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              7                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       458140                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  458140                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     19408192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 19408192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             154871                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   154871    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               154871                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  19596444500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1029186056                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          821462016                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         303276                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       148405                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                997                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       302263                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          286                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict               61                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            154053                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           154053                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            869                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           128                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             7                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            7                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2024                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       462258                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 464282                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        73920                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     19715520                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                19789440                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          148442                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   9496896                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            303499                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000125                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.011189                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  303461     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      38      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              303499                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  19596444500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          308772500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1303500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         231275000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        309225                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       154169                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              37                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           37                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        22862125                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        16330764                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
