{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602715251023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602715251023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 14 16:40:50 2020 " "Processing started: Wed Oct 14 16:40:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602715251023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715251023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_gain -c simple_gain_audiomini " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_gain -c simple_gain_audiomini" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715251023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602715254115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602715254116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiomini.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Audiomini-Audiomini_arch " "Found design unit 1: Audiomini-Audiomini_arch" {  } { { "Audiomini.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/Audiomini.vhd" 205 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264557 ""} { "Info" "ISGN_ENTITY_NAME" "1 Audiomini " "Found entity 1: Audiomini" {  } { { "Audiomini.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/Audiomini.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/audiomini_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiomini_system/synthesis/audiomini_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiomini_system-rtl " "Found design unit 1: audiomini_system-rtl" {  } { { "audiomini_system/synthesis/audiomini_system.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/audiomini_system.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264567 ""} { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system " "Found entity 1: audiomini_system" {  } { { "audiomini_system/synthesis/audiomini_system.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/audiomini_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/audiomini_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiomini_system/synthesis/audiomini_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiomini_system_rst_controller-rtl " "Found design unit 1: audiomini_system_rst_controller-rtl" {  } { { "audiomini_system/synthesis/audiomini_system_rst_controller.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/audiomini_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264575 ""} { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_rst_controller " "Found entity 1: audiomini_system_rst_controller" {  } { { "audiomini_system/synthesis/audiomini_system_rst_controller.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/audiomini_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/audiomini_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiomini_system/synthesis/audiomini_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiomini_system_rst_controller_001-rtl " "Found design unit 1: audiomini_system_rst_controller_001-rtl" {  } { { "audiomini_system/synthesis/audiomini_system_rst_controller_001.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/audiomini_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264582 ""} { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_rst_controller_001 " "Found entity 1: audiomini_system_rst_controller_001" {  } { { "audiomini_system/synthesis/audiomini_system_rst_controller_001.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/audiomini_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "audiomini_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "audiomini_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_avalon_st_adapter_001 " "Found entity 1: audiomini_system_avalon_st_adapter_001" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_avalon_st_adapter_001.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_avalon_st_adapter_001_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_avalon_st_adapter_001_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_avalon_st_adapter_001_channel_adapter_0 " "Found entity 1: audiomini_system_avalon_st_adapter_001_channel_adapter_0" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_avalon_st_adapter_001_channel_adapter_0.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_avalon_st_adapter_001_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_avalon_st_adapter " "Found entity 1: audiomini_system_avalon_st_adapter" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_avalon_st_adapter.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_avalon_st_adapter_channel_adapter_0 " "Found entity 1: audiomini_system_avalon_st_adapter_channel_adapter_0" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_irq_mapper_001 " "Found entity 1: audiomini_system_irq_mapper_001" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_irq_mapper_001.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_irq_mapper " "Found entity 1: audiomini_system_irq_mapper" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_irq_mapper.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_mm_interconnect_1 " "Found entity 1: audiomini_system_mm_interconnect_1" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: audiomini_system_mm_interconnect_1_avalon_st_adapter" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: audiomini_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "audiomini_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "audiomini_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "audiomini_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "audiomini_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_mm_interconnect_1_rsp_mux " "Found entity 1: audiomini_system_mm_interconnect_1_rsp_mux" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file audiomini_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "audiomini_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264704 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "audiomini_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_mm_interconnect_1_rsp_demux_001 " "Found entity 1: audiomini_system_mm_interconnect_1_rsp_demux_001" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_rsp_demux_001.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_mm_interconnect_1_rsp_demux " "Found entity 1: audiomini_system_mm_interconnect_1_rsp_demux" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_mm_interconnect_1_cmd_mux " "Found entity 1: audiomini_system_mm_interconnect_1_cmd_mux" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_mm_interconnect_1_cmd_demux " "Found entity 1: audiomini_system_mm_interconnect_1_cmd_demux" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "audiomini_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264762 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264762 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264762 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264762 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602715264778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "audiomini_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "audiomini_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602715264797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "audiomini_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "audiomini_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "audiomini_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "audiomini_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "audiomini_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file audiomini_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "audiomini_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264824 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "audiomini_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "audiomini_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audiomini_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at audiomini_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602715264829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audiomini_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at audiomini_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602715264830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: audiomini_system_mm_interconnect_1_router_002_default_decode" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264830 ""} { "Info" "ISGN_ENTITY_NAME" "2 audiomini_system_mm_interconnect_1_router_002 " "Found entity 2: audiomini_system_mm_interconnect_1_router_002" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audiomini_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at audiomini_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602715264838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audiomini_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at audiomini_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602715264838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_mm_interconnect_1_router_default_decode " "Found entity 1: audiomini_system_mm_interconnect_1_router_default_decode" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264839 ""} { "Info" "ISGN_ENTITY_NAME" "2 audiomini_system_mm_interconnect_1_router " "Found entity 2: audiomini_system_mm_interconnect_1_router" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "audiomini_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "audiomini_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "audiomini_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "audiomini_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_mm_interconnect_0 " "Found entity 1: audiomini_system_mm_interconnect_0" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: audiomini_system_mm_interconnect_0_avalon_st_adapter" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: audiomini_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_mm_interconnect_0_rsp_mux " "Found entity 1: audiomini_system_mm_interconnect_0_rsp_mux" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_mm_interconnect_0_rsp_demux " "Found entity 1: audiomini_system_mm_interconnect_0_rsp_demux" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_mm_interconnect_0_cmd_mux " "Found entity 1: audiomini_system_mm_interconnect_0_cmd_mux" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_mm_interconnect_0_cmd_demux " "Found entity 1: audiomini_system_mm_interconnect_0_cmd_demux" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audiomini_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at audiomini_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602715264948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audiomini_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at audiomini_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602715264949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: audiomini_system_mm_interconnect_0_router_002_default_decode" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264949 ""} { "Info" "ISGN_ENTITY_NAME" "2 audiomini_system_mm_interconnect_0_router_002 " "Found entity 2: audiomini_system_mm_interconnect_0_router_002" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264949 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel audiomini_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at audiomini_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602715264958 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel audiomini_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at audiomini_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602715264958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_mm_interconnect_0_router_default_decode " "Found entity 1: audiomini_system_mm_interconnect_0_router_default_decode" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264959 ""} { "Info" "ISGN_ENTITY_NAME" "2 audiomini_system_mm_interconnect_0_router " "Found entity 2: audiomini_system_mm_interconnect_0_router" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/fixed_resize_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file audiomini_system/synthesis/submodules/fixed_resize_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_resize_pkg (audiomini_system) " "Found design unit 1: fixed_resize_pkg (audiomini_system)" {  } { { "audiomini_system/synthesis/submodules/fixed_resize_pkg.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/fixed_resize_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264961 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_resize_pkg-body " "Found design unit 2: fixed_resize_pkg-body" {  } { { "audiomini_system/synthesis/submodules/fixed_resize_pkg.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/fixed_resize_pkg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/simple_gain_avalon_data_processing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/simple_gain_avalon_data_processing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_gain_Avalon_Data_Processing-rtl " "Found design unit 1: simple_gain_Avalon_Data_Processing-rtl" {  } { { "audiomini_system/synthesis/submodules/simple_gain_Avalon_Data_Processing.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/simple_gain_Avalon_Data_Processing.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264964 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_gain_Avalon_Data_Processing " "Found entity 1: simple_gain_Avalon_Data_Processing" {  } { { "audiomini_system/synthesis/submodules/simple_gain_Avalon_Data_Processing.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/simple_gain_Avalon_Data_Processing.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/simple_gain_dataplane.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/simple_gain_dataplane.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_gain_dataplane-rtl " "Found design unit 1: simple_gain_dataplane-rtl" {  } { { "audiomini_system/synthesis/submodules/simple_gain_dataplane.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/simple_gain_dataplane.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264972 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_gain_dataplane " "Found entity 1: simple_gain_dataplane" {  } { { "audiomini_system/synthesis/submodules/simple_gain_dataplane.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/simple_gain_dataplane.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/simple_gain_dataplane_tc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/simple_gain_dataplane_tc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_gain_dataplane_tc-rtl " "Found design unit 1: simple_gain_dataplane_tc-rtl" {  } { { "audiomini_system/synthesis/submodules/simple_gain_dataplane_tc.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/simple_gain_dataplane_tc.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264974 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_gain_dataplane_tc " "Found entity 1: simple_gain_dataplane_tc" {  } { { "audiomini_system/synthesis/submodules/simple_gain_dataplane_tc.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/simple_gain_dataplane_tc.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/simple_gain_dataplane_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/simple_gain_dataplane_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_gain_dataplane_avalon-simple_gain_dataplane_avalon_arch " "Found design unit 1: simple_gain_dataplane_avalon-simple_gain_dataplane_avalon_arch" {  } { { "audiomini_system/synthesis/submodules/simple_gain_dataplane_avalon.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/simple_gain_dataplane_avalon.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264977 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_gain_dataplane_avalon " "Found entity 1: simple_gain_dataplane_avalon" {  } { { "audiomini_system/synthesis/submodules/simple_gain_dataplane_avalon.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/simple_gain_dataplane_avalon.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_pll_using_ad1939_mclk.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_pll_using_ad1939_mclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_pll_using_AD1939_MCLK " "Found entity 1: audiomini_system_pll_using_AD1939_MCLK" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_pll_using_AD1939_MCLK.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_pll_using_AD1939_MCLK.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_onchip_memory " "Found entity 1: audiomini_system_onchip_memory" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_onchip_memory.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_jtag_uart_sim_scfifo_w " "Found entity 1: audiomini_system_jtag_uart_sim_scfifo_w" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_jtag_uart.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264998 ""} { "Info" "ISGN_ENTITY_NAME" "2 audiomini_system_jtag_uart_scfifo_w " "Found entity 2: audiomini_system_jtag_uart_scfifo_w" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_jtag_uart.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264998 ""} { "Info" "ISGN_ENTITY_NAME" "3 audiomini_system_jtag_uart_sim_scfifo_r " "Found entity 3: audiomini_system_jtag_uart_sim_scfifo_r" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_jtag_uart.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264998 ""} { "Info" "ISGN_ENTITY_NAME" "4 audiomini_system_jtag_uart_scfifo_r " "Found entity 4: audiomini_system_jtag_uart_scfifo_r" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_jtag_uart.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264998 ""} { "Info" "ISGN_ENTITY_NAME" "5 audiomini_system_jtag_uart " "Found entity 5: audiomini_system_jtag_uart" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_jtag_uart.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715264998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715264998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_hps " "Found entity 1: audiomini_system_hps" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_hps.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_hps_hps_io " "Found entity 1: audiomini_system_hps_hps_io" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_hps_hps_io.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "audiomini_system/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "audiomini_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "audiomini_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "audiomini_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "audiomini_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "audiomini_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "audiomini_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "audiomini_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "audiomini_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "audiomini_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "audiomini_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "audiomini_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "audiomini_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "audiomini_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "audiomini_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "audiomini_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "audiomini_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "audiomini_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "audiomini_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_hps_hps_io_border " "Found entity 1: audiomini_system_hps_hps_io_border" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_hps_hps_io_border.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_hps_fpga_interfaces " "Found entity 1: audiomini_system_hps_fpga_interfaces" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_hps_fpga_interfaces.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/audiomini_system_systemid.v 1 1 " "Found 1 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/audiomini_system_systemid.v" { { "Info" "ISGN_ENTITY_NAME" "1 audiomini_system_SystemID " "Found entity 1: audiomini_system_SystemID" {  } { { "audiomini_system/synthesis/submodules/audiomini_system_SystemID.v" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/audiomini_system_SystemID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/ad1939_hps_audio_mini_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/ad1939_hps_audio_mini_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD1939_hps_audio_mini-behavioral " "Found design unit 1: AD1939_hps_audio_mini-behavioral" {  } { { "audiomini_system/synthesis/submodules/AD1939_hps_audio_mini_v1.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/AD1939_hps_audio_mini_v1.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265205 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD1939_hps_audio_mini " "Found entity 1: AD1939_hps_audio_mini" {  } { { "audiomini_system/synthesis/submodules/AD1939_hps_audio_mini_v1.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/AD1939_hps_audio_mini_v1.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/parallel2serial_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/parallel2serial_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel2serial_32bits-SYN " "Found design unit 1: parallel2serial_32bits-SYN" {  } { { "audiomini_system/synthesis/submodules/Parallel2Serial_32bits.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/Parallel2Serial_32bits.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265207 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parallel2Serial_32bits " "Found entity 1: Parallel2Serial_32bits" {  } { { "audiomini_system/synthesis/submodules/Parallel2Serial_32bits.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/Parallel2Serial_32bits.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiomini_system/synthesis/submodules/serial2parallel_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audiomini_system/synthesis/submodules/serial2parallel_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial2parallel_32bits-SYN " "Found design unit 1: serial2parallel_32bits-SYN" {  } { { "audiomini_system/synthesis/submodules/Serial2Parallel_32bits.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/Serial2Parallel_32bits.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265210 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serial2Parallel_32bits " "Found entity 1: Serial2Parallel_32bits" {  } { { "audiomini_system/synthesis/submodules/Serial2Parallel_32bits.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/Serial2Parallel_32bits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602715265210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265210 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "simple_gain_dataplane_pkg work simple_gain_dataplane_avalon.vhd(7) " "VHDL Use Clause error at simple_gain_dataplane_avalon.vhd(7): design library \"work\" does not contain primary unit \"simple_gain_dataplane_pkg\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "audiomini_system/synthesis/submodules/simple_gain_dataplane_avalon.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/simple_gain_dataplane_avalon.vhd" 7 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1602715265215 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "simple_gain_dataplane_avalon.vhd(7) " "VHDL error at simple_gain_dataplane_avalon.vhd(7): selected name in use clause is not an expanded name" {  } { { "audiomini_system/synthesis/submodules/simple_gain_dataplane_avalon.vhd" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/simple_gain_dataplane_avalon.vhd" 7 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1602715265215 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "audiomini_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/audiomini_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602715265216 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/output_files/simple_gain_audiomini.map.smsg " "Generated suppressed messages file C:/Users/conno/Documents/NIH-GitHub/simulink_models/models/simple_gain/hdlsrc/simple_gain/quartus/output_files/simple_gain_audiomini.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715265319 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602715445230 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 14 16:44:05 2020 " "Processing ended: Wed Oct 14 16:44:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602715445230 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:03:15 " "Elapsed time: 00:03:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602715445230 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:30 " "Total CPU time (on all processors): 00:03:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602715445230 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602715445230 ""}
