* 403 <<<COMPUTER ORGANIZATION AND ARCHITECTURE>>>
:properties:
:author: Dr. K. Lekshmi, Dr. D. Venkatavara Prasad, Dr. K. R. Sarath Chandran
:date: 23-03-2021
:end:

#+startup: showall

{{{credits}}}
| L | T | P | C |
| 3 | 0 | 0 | 3 |

** R2018 CHANGES :noexport:
1. Unit IV of CS8491 COMPUTER ARCHITECTURE in Anna University R2017 is
   moved here as Unit V with the change:
2. Removed: Clusters; Warehouse Scale Computers and other
   Message-Passing Multiprocessors.

** R2021 CHANGES :noexport:
1. Subword parallelism dropped from Unit 2
2. Cache mapping techniques added in Unit 5

** CO PO MAPPING :noexport:
#+NAME: co-po-mapping
|                |    | PO1 | PO2 | PO3 | PO4 | PO5 | PO6 | PO7 | PO8 | PO9 | PO10 | PO11 | PO12 | PSO1 | PSO2 | PSO3 |
|                |    |     |     |     |     |     |   - |   - |   - |   - |    - |    - |    - |      |      |      |
| CO1            | K2 |   2 |   3 |   2 |   0 |   0 |   0 |   0 |   0 |   0 |    0 |    0 |    0 |    3 |    1 |    0 |
| CO2            | K3 |   2 |   3 |   3 |   1 |   0 |   0 |   0 |   0 |   0 |    0 |    0 |    1 |    3 |    0 |    0 |
| CO3            | K3 |   2 |   2 |   3 |   0 |   0 |   0 |   0 |   0 |   0 |    0 |    0 |    0 |    3 |    0 |    0 |
| CO4            | K3 |   2 |   2 |   3 |   0 |   0 |   0 |   0 |   0 |   0 |    0 |    0 |    0 |    3 |    0 |    0 |
| CO5            | K2 |   2 |   3 |   2 |   0 |   0 |   0 |   0 |   0 |   0 |    0 |    0 |    0 |    3 |    0 |    0 |
| CO6            | K3 |   2 |   3 |   3 |   1 |   2 |   0 |   0 |   1 |   2 |    2 |    0 |    1 |    3 |    0 |    0 |
| Score          |    |  12 |  16 |  16 |   2 |   2 |   0 |   0 |   1 |   2 |    2 |    0 |    1 |   18 |    1 |    0 |
| Course Mapping |    |   3 |   3 |   3 |   1 |   1 |   0 |   0 |   1 |   1 |    1 |    0 |    1 |    3 |    1 |    0 |

#+begin_comment
- 1. Almost the same as AU
- 2. For changes, see the comments below the units, Unit IV and Unit V
- 3. Not Applicable
- 4. Five Course outcomes specified and aligned with units
- 5. Not Applicable. 
- 6. Included problems introduced by predictive branching: Spectre and Meltdown.
      Since the text books are not available, website links are provided in References.
#+end_comment

** COMMENT REVISION 2018
   1. Almost the same as AU
   2. For changes, see the comments below the units, Unit IV and Unit V
   3. Not Applicable
   4. Five Course outcomes specified and aligned with units
   5. Not Applicable. 
   6. Included problems introduced by predictive branching: Spectre
      and Meltdown. Since text books are not available, website links
      are provided in References.

** COURSE OBJECTIVES
- To learn the basic structure and operations of a computer 
- To learn the arithmetic and logic unit and implementation of
  fixed-point and floating point arithmetic unit
- To learn the basics of pipelined execution 
- To understand the memory hierarchies, cache and virtual memories and
  communication with I/O devices
- To understand parallelism and multi-core processors. 

{{{unit}}}
| UNIT I | BASIC STRUCTURE OF A COMPUTER SYSTEM | 9 |
Functional Units -- Basic Operational Concepts -- Performance;
Instructions: Language of the computer -- Operations, Operands --
Instruction representation; Logical operations -- Decision making;
MIPS addressing.

{{{unit}}}
| UNIT II | ARITHMETIC FOR COMPUTERS | 9 |
Addition and subtraction; Multiplication; Division; Floating Point
Representation: Floating point operations.

{{{unit}}}
| UNIT III | PROCESSOR AND CONTROL UNIT | 9 |
A Basic MIPS implementation: Building a datapath -- Control
implementation scheme; Pipelining: Pipelined datapath and control --
Handling data hazards & Control hazards -- Exceptions -- Issues in
predictive branching: Spectre and Meltdown.

{{{unit}}}
| UNIT IV | MEMORY & I/O SYSTEMS | 9 |
Memory Hierarchy; Memory technologies; Cache Memory: Basics and cache
mapping techniques; Measuring and improving cache performance; Virtual
Memory: TLBs; Accessing I/O devices -- Interrupts; Direct memory
access; Bus structure -- Bus operation -- Arbitration; Interface
circuits; USB.

{{{unit}}}
| UNIT V | PARALLEL PROCESSORS | 9 |
Parallel processing challenges; Flynn's classification: SISD -- MIMD
-- SIMD -- SPMD and Vector Architectures; Hardware multithreading;
Multi-core processors and other shared memory multiprocessors;
Introduction to Graphics Processing Units.


\hfill *Total Periods: 45*

** COURSE OUTCOMES
After the completion of this course, students will be able to: 
- Explain the basics structure of computers, operations and
  instructions (K2)
- Design arithmetic and logic unit (K3)
- Explain pipelined execution and design its control unit (K3)
- Design of various memory systems and understand I/O communication
  (K3)
- Explain parallel processing architectures (K2).
- Design a multi-functional ALU as per the requirement in teams by applying best practices of system design (K3)


** TEXT BOOKS
1. David A Patterson, John L Hennessy, ``Computer Organization
   and Design: The Hardware/Software Interface'', 5th Edition,
   Morgan Kaufmann / Elsevier, 2014.
2. Carl Hamacher, Zvonko Vranesic, Safwat Zaky, Naraig Manjikian,
   ``Computer Organization and Embedded Systems'', 6th Edition, Tata
   McGraw Hill, 2012.

** REFERENCES
1. William Stallings, ``Computer Organization and Architecture –
   Designing for Performance'', 8th Edition, Pearson
   Education, 2010.
2. John P Hayes, ``Computer Architecture and Organization'', 3rd
   Edition, Tata McGraw Hill, 2012.
3. John L Hennessey, David A Patterson, ``Architecture – A
   Quantitative Approach'', 5th edition, Morgan Kaufmann, Elsevier, 2012 (Units I, III).
4. Morris Mano M, ``Computer System Architecture'', Revised 3rd
   Edition, Pearson Publication, 2017.
5. Chakraborty P, ``Computer Architecture and Organization'', JAICO
   Publishing House, 2010.
6. https://www.techrepublic.com/article/spectre-and-meltdown-explained-a-comprehensive-guide-for-professionals/
7. https://arxiv.org/pdf/1807.07940.pdf   (Spectre Attack)
8. https://meltdownattack.com/meltdown.pdf
