# æ•™ç¨‹ 09 - ç‰¹æƒçº§åˆ«

## tl;dr

- åœ¨æ—©æœŸå¼•å¯¼ä»£ç ä¸­ï¼Œæˆ‘ä»¬ä»`Hypervisor`ç‰¹æƒçº§åˆ«ï¼ˆAArch64ä¸­çš„`EL2`ï¼‰è¿‡æ¸¡åˆ°`Kernel` ï¼ˆ`EL1`ï¼‰ç‰¹æƒçº§åˆ«ã€‚

## ç›®å½•

- [ä»‹ç»](#ä»‹ç»)
- [æœ¬æ•™ç¨‹çš„èŒƒå›´](#æœ¬æ•™ç¨‹çš„èŒƒå›´)
- [åœ¨å…¥å£ç‚¹æ£€æŸ¥EL2](#åœ¨å…¥å£ç‚¹æ£€æŸ¥EL2)
- [è¿‡æ¸¡å‡†å¤‡](#è¿‡æ¸¡å‡†å¤‡)
- [ä»æœªå‘ç”Ÿçš„å¼‚å¸¸ä¸­è¿”å›](#ä»æœªå‘ç”Ÿçš„å¼‚å¸¸ä¸­è¿”å›)
- [æµ‹è¯•](#æµ‹è¯•)
- [ç›¸æ¯”ä¹‹å‰çš„å˜åŒ–ï¼ˆdiffï¼‰](#ç›¸æ¯”ä¹‹å‰çš„å˜åŒ–ï¼ˆdiffï¼‰)

## ä»‹ç»

åº”ç”¨çº§åˆ«çš„CPUå…·æœ‰æ‰€è°“çš„`privilege levels`ï¼Œå®ƒä»¬å…·æœ‰ä¸åŒçš„ç›®çš„ï¼š

| Typically used for | AArch64 | RISC-V | x86 |
| ------------- | ------------- | ------------- | ------------- |
| Userspace applications | EL0 | U/VU | Ring 3 |
| OS Kernel | EL1 | S/VS | Ring 0 |
| Hypervisor | EL2 | HS | Ring -1 |
| Low-Level Firmware | EL3 | M | |

åœ¨AArch64ä¸­ï¼Œ`EL`ä»£è¡¨`Exception Level`ï¼ˆå¼‚å¸¸çº§åˆ«ï¼‰ã€‚å¦‚æœæ‚¨æƒ³è·å–æœ‰å…³å…¶ä»–ä½“ç³»ç»“æ„çš„æ›´å¤šä¿¡æ¯ï¼Œè¯·æŸ¥çœ‹ä»¥ä¸‹é“¾æ¥ï¼š
- [x86 privilege rings](https://en.wikipedia.org/wiki/Protection_ring).
- [RISC-V privilege modes](https://content.riscv.org/wp-content/uploads/2017/12/Tue0942-riscv-hypervisor-waterman.pdf).

åœ¨ç»§ç»­ä¹‹å‰ï¼Œæˆ‘å¼ºçƒˆå»ºè®®æ‚¨å…ˆæµè§ˆä¸€ä¸‹[Programmerâ€™s Guide for ARMv8-A]`çš„ç¬¬3ç« `ã€‚å®ƒæä¾›äº†å…³äºè¯¥ä¸»é¢˜çš„ç®€æ˜æ¦‚è¿°ã€‚

[Programmerâ€™s Guide for ARMv8-A]: http://infocenter.arm.com/help/topic/com.arm.doc.den0024a/DEN0024A_v8_architecture_PG.pdf

## æœ¬æ•™ç¨‹çš„èŒƒå›´

é»˜è®¤æƒ…å†µä¸‹ï¼Œæ ‘è“æ´¾å°†å§‹ç»ˆåœ¨`EL2`ä¸­å¼€å§‹æ‰§è¡Œã€‚ç”±äºæˆ‘ä»¬æ­£åœ¨ç¼–å†™ä¸€ä¸ªä¼ ç»Ÿçš„`Kernel`ï¼Œæˆ‘ä»¬éœ€è¦è¿‡æ¸¡åˆ°æ›´åˆé€‚çš„`EL1`ã€‚

## åœ¨å…¥å£ç‚¹æ£€æŸ¥EL2

é¦–å…ˆï¼Œæˆ‘ä»¬éœ€è¦ç¡®ä¿æˆ‘ä»¬å®é™…ä¸Šæ˜¯åœ¨`EL2`ä¸­æ‰§è¡Œï¼Œç„¶åæ‰èƒ½è°ƒç”¨ç›¸åº”çš„ä»£ç è¿‡æ¸¡åˆ°`EL1`ã€‚
å› æ­¤ï¼Œæˆ‘ä»¬åœ¨`boot.s`çš„é¡¶éƒ¨æ·»åŠ äº†ä¸€ä¸ªæ–°çš„æ£€æŸ¥ï¼Œå¦‚æœCPUæ ¸å¿ƒä¸åœ¨`EL2`ä¸­ï¼Œåˆ™å°†å…¶åœæ­¢ã€‚

```
// Only proceed if the core executes in EL2. Park it otherwise.
mrs	x0, CurrentEL
cmp	x0, {CONST_CURRENTEL_EL2}
b.ne	.L_parking_loop
```

æ¥ä¸‹æ¥ï¼Œåœ¨`boot.rs`ä¸­ç»§ç»­å‡†å¤‡ä»`EL2`åˆ°`EL1`çš„è¿‡æ¸¡ï¼Œé€šè¿‡è°ƒç”¨`prepare_el2_to_el1_transition()`å‡½æ•°ã€‚

```rust
#[no_mangle]
pub unsafe extern "C" fn _start_rust(phys_boot_core_stack_end_exclusive_addr: u64) -> ! {
    prepare_el2_to_el1_transition(phys_boot_core_stack_end_exclusive_addr);

    // Use `eret` to "return" to EL1. This results in execution of kernel_init() in EL1.
    asm::eret()
}
```

## è¿‡æ¸¡å‡†å¤‡

ç”±äº`EL2`æ¯”`EL1`æ›´å…·ç‰¹æƒï¼Œå®ƒå¯ä»¥æ§åˆ¶å„ç§å¤„ç†å™¨åŠŸèƒ½ï¼Œå¹¶å…è®¸æˆ–ç¦æ­¢`EL1`ä»£ç ä½¿ç”¨å®ƒä»¬ã€‚
å…¶ä¸­ä¸€ä¸ªä¾‹å­æ˜¯è®¿é—®è®¡æ—¶å™¨å’Œè®¡æ•°å™¨å¯„å­˜å™¨ã€‚æˆ‘ä»¬å·²ç»åœ¨[tutorial 07](../07_timestamps/)ä¸­ä½¿ç”¨äº†å®ƒä»¬ï¼Œæ‰€ä»¥å½“ç„¶æˆ‘ä»¬å¸Œæœ›ä¿ç•™å®ƒä»¬ã€‚
å› æ­¤ï¼Œæˆ‘ä»¬åœ¨[Counter-timer Hypervisor Control register]ä¸­è®¾ç½®ç›¸åº”çš„æ ‡å¿—ï¼Œå¹¶å°†è™šæ‹Ÿåç§»é‡è®¾ç½®ä¸ºé›¶ï¼Œä»¥è·å–çœŸå®çš„ç‰©ç†å€¼ã€‚

[Counter-timer Hypervisor Control register]:  https://docs.rs/aarch64-cpu/9.0.0/src/aarch64_cpu/registers/cnthctl_el2.rs.html

```rust
// Enable timer counter registers for EL1.
CNTHCTL_EL2.write(CNTHCTL_EL2::EL1PCEN::SET + CNTHCTL_EL2::EL1PCTEN::SET);

// No offset for reading the counters.
CNTVOFF_EL2.set(0);
```

æ¥ä¸‹æ¥ï¼Œæˆ‘ä»¬é…ç½®[Hypervisor Configuration Register]ï¼Œä½¿`EL1`åœ¨`AArch64`æ¨¡å¼ä¸‹è¿è¡Œï¼Œè€Œä¸æ˜¯åœ¨`AArch32`æ¨¡å¼ä¸‹è¿è¡Œï¼Œè¿™ä¹Ÿæ˜¯å¯èƒ½çš„ã€‚

[Hypervisor Configuration Register]: https://docs.rs/aarch64-cpu/9.0.0/src/aarch64_cpu/registers/hcr_el2.rs.html

```rust
// Set EL1 execution state to AArch64.
HCR_EL2.write(HCR_EL2::RW::EL1IsAarch64);
```

## ä»æœªå‘ç”Ÿçš„å¼‚å¸¸ä¸­è¿”å›

å®é™…ä¸Šï¼Œä»è¾ƒé«˜çš„ELè¿‡æ¸¡åˆ°è¾ƒä½çš„ELåªæœ‰ä¸€ç§æ–¹å¼ï¼Œå³é€šè¿‡æ‰§è¡Œ[ERET]æŒ‡ä»¤ã€‚

[ERET]: https://docs.rs/aarch64-cpu/9.0.0/src/aarch64_cpu/asm.rs.html#92-101

åœ¨è¿™ä¸ªæŒ‡ä»¤ä¸­ï¼Œå®ƒå°†ä¼šå°†[Saved Program Status Register - EL2]çš„å†…å®¹å¤åˆ¶åˆ°`Current Program Status Register - EL1`ï¼Œå¹¶è·³è½¬åˆ°å­˜å‚¨åœ¨[Exception Link Register - EL2]ã€‚

è¿™åŸºæœ¬ä¸Šæ˜¯åœ¨å‘ç”Ÿå¼‚å¸¸æ—¶æ‰€å‘ç”Ÿçš„ç›¸åè¿‡ç¨‹ã€‚æ‚¨å°†åœ¨å³å°†å‘å¸ƒçš„æ•™ç¨‹ä¸­äº†è§£æ›´å¤šç›¸å…³å†…å®¹ã€‚

[Saved Program Status Register - EL2]: https://docs.rs/aarch64-cpu/9.0.0/src/aarch64_cpu/registers/spsr_el2.rs.html
[Exception Link Register - EL2]: https://docs.rs/aarch64-cpu/9.0.0/src/aarch64_cpu/registers/elr_el2.rs.html

```rust
// Set up a simulated exception return.
//
// First, fake a saved program status where all interrupts were masked and SP_EL1 was used as a
// stack pointer.
SPSR_EL2.write(
    SPSR_EL2::D::Masked
        + SPSR_EL2::A::Masked
        + SPSR_EL2::I::Masked
        + SPSR_EL2::F::Masked
        + SPSR_EL2::M::EL1h,
);

// Second, let the link register point to kernel_init().
ELR_EL2.set(crate::kernel_init as *const () as u64);

// Set up SP_EL1 (stack pointer), which will be used by EL1 once we "return" to it. Since there
// are no plans to ever return to EL2, just re-use the same stack.
SP_EL1.set(phys_boot_core_stack_end_exclusive_addr);
```

æ­£å¦‚æ‚¨æ‰€çœ‹åˆ°çš„ï¼Œæˆ‘ä»¬å°†`ELR_EL2`çš„å€¼è®¾ç½®ä¸ºä¹‹å‰ç›´æ¥ä»å…¥å£ç‚¹è°ƒç”¨çš„`kernel_init()`å‡½æ•°çš„åœ°å€ã€‚æœ€åï¼Œæˆ‘ä»¬è®¾ç½®äº†`SP_EL1`çš„å †æ ˆæŒ‡é’ˆã€‚

æ‚¨å¯èƒ½å·²ç»æ³¨æ„åˆ°ï¼Œå †æ ˆçš„åœ°å€ä½œä¸ºå‡½æ•°å‚æ•°è¿›è¡Œäº†ä¼ é€’ã€‚æ­£å¦‚æ‚¨å¯èƒ½è®°å¾—çš„ï¼Œåœ¨`boot.s`çš„`_start()`å‡½æ•°ä¸­ï¼Œ
æˆ‘ä»¬å·²ç»ä¸º`EL2`è®¾ç½®äº†å †æ ˆã€‚ç”±äºæ²¡æœ‰è®¡åˆ’è¿”å›åˆ°`EL2`ï¼Œæˆ‘ä»¬å¯ä»¥ç›´æ¥é‡ç”¨ç›¸åŒçš„å †æ ˆä½œä¸º`EL1`çš„å †æ ˆï¼Œ
å› æ­¤ä½¿ç”¨å‡½æ•°å‚æ•°å°†å…¶åœ°å€ä¼ é€’ã€‚

æœ€åï¼Œåœ¨`_start_rust()`å‡½æ•°ä¸­è°ƒç”¨äº†`ERET`æŒ‡ä»¤ã€‚

```rust
#[no_mangle]
pub unsafe extern "C" fn _start_rust(phys_boot_core_stack_end_exclusive_addr: u64) -> ! {
    prepare_el2_to_el1_transition(phys_boot_core_stack_end_exclusive_addr);

    // Use `eret` to "return" to EL1. This results in execution of kernel_init() in EL1.
    asm::eret()
}
```

## æµ‹è¯•

åœ¨`main.rs`ä¸­ï¼Œæˆ‘ä»¬æ‰“å°`current privilege level`ï¼Œå¹¶é¢å¤–æ£€æŸ¥`SPSR_EL2`ä¸­çš„æ©ç ä½æ˜¯å¦ä¼ é€’åˆ°äº†`EL1`ï¼š

```console
$ make chainboot
[...]
Minipush 1.0

[MP] â³ Waiting for /dev/ttyUSB0
[MP] âœ… Serial connected
[MP] ğŸ”Œ Please power the target now

 __  __ _      _ _                 _
|  \/  (_)_ _ (_) |   ___  __ _ __| |
| |\/| | | ' \| | |__/ _ \/ _` / _` |
|_|  |_|_|_||_|_|____\___/\__,_\__,_|

           Raspberry Pi 3

[ML] Requesting binary
[MP] â© Pushing 14 KiB =========================================ğŸ¦€ 100% 0 KiB/s Time: 00:00:00
[ML] Loaded! Executing the payload now

[    0.162546] mingo version 0.9.0
[    0.162745] Booting on: Raspberry Pi 3
[    0.163201] Current privilege level: EL1
[    0.163677] Exception handling state:
[    0.164122]       Debug:  Masked
[    0.164511]       SError: Masked
[    0.164901]       IRQ:    Masked
[    0.165291]       FIQ:    Masked
[    0.165681] Architectural timer resolution: 52 ns
[    0.166255] Drivers loaded:
[    0.166592]       1. BCM PL011 UART
[    0.167014]       2. BCM GPIO
[    0.167371] Timer test, spinning for 1 second
[    1.167904] Echoing input now
```

## ç›¸æ¯”ä¹‹å‰çš„å˜åŒ–ï¼ˆdiffï¼‰
è¯·æ£€æŸ¥[è‹±æ–‡ç‰ˆæœ¬](README.md#diff-to-previous)ï¼Œè¿™æ˜¯æœ€æ–°çš„ã€‚
