# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 6.3 [s].
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\..\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\..\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\..\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\..\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\..\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\..\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\..\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\..\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\..\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\..\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# Compile success 0 Errors 3 Warnings  Analysis time :  4.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/Testbench_BRAM.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work Convolution_Layer -disable87 -2002  $dsn/src/filter_top_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Error: COMP96_0078: src/filter_top_tb.vhd : (158, 22): Unknown identifier "array_type_varx16bit".
# Error: COMP96_0064: src/filter_top_tb.vhd : (158, 22): Unknown type.
# Error: COMP96_0115: src/filter_top_tb.vhd : (199, 27): Actual is not a globally static expression.
# Error: COMP96_0289: src/filter_top_tb.vhd : (314, 3): Prefix of index must be an array.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 28 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
acom -O3 -e 100 -work Convolution_Layer -disable87 -2002  $dsn/src/filter_top_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Error: COMP96_0115: src/filter_top_tb.vhd : (200, 27): Actual is not a globally static expression.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work Convolution_Layer -disable87 -2002  $dsn/src/filter_top_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  3.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -disable87 -2002  $dsn/src/filter_top_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  3.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  2.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/volume_mux.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Error: COMP96_0078: src/volume_mux.vhd : (77, 23): Unknown identifier "get_volume_row".
# Error: COMP96_0133: src/volume_mux.vhd : (77, 23): Cannot find object declaration.
# Error: COMP96_0077: src/volume_mux.vhd : (77, 23): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0078: src/volume_mux.vhd : (80, 138): Unknown identifier "get_volume_row".
# Error: COMP96_0348: src/volume_mux.vhd : (80, 138): Name on sensitivity list must denote a signal.
# Error: COMP96_0078: src/volume_mux.vhd : (83, 3): Unknown identifier "get_volume_row".
# Error: COMP96_0133: src/volume_mux.vhd : (83, 3): Cannot find object declaration.
# Error: COMP96_0078: src/volume_mux.vhd : (88, 4): Unknown identifier "get_volume_row".
# Error: COMP96_0133: src/volume_mux.vhd : (88, 4): Cannot find object declaration.
# Error: COMP96_0078: src/volume_mux.vhd : (98, 4): Unknown identifier "get_volume_row".
# Error: COMP96_0133: src/volume_mux.vhd : (98, 4): Cannot find object declaration.
# Compile failure 11 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/volume_mux.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 28 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work Convolution_Layer -disable87 -2002  $dsn/src/filter_top_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  2.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/input_fifo_net_controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/volume_mux.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  2.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Error: filter_top.bde - 1 error(s), 26 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
comp  
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 26 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  2.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/input_fifo_net_controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Error: COMP96_0015: src/input_fifo_net_controller.vhd : (368, 47): ';' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/input_fifo_net_controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Error: COMP96_0078: src/input_fifo_net_controller.vhd : (210, 32): Unknown identifier "all_channels_processed".
# Error: COMP96_0133: src/input_fifo_net_controller.vhd : (210, 32): Cannot find object declaration.
# Error: COMP96_0077: src/input_fifo_net_controller.vhd : (210, 32): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0078: src/input_fifo_net_controller.vhd : (246, 3): Unknown identifier "all_channels_processed".
# Error: COMP96_0133: src/input_fifo_net_controller.vhd : (246, 3): Cannot find object declaration.
# Compile failure 5 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/input_fifo_net_controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  2.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/input_fifo_net_controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# filter_top.bde: Updating instances of symbol 'input_fifo_net_controller' from library 'Convolution_Layer' (ROW_CONTROLLER)
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 26 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Convolution_Layer_Top.bde: Updating instances of symbol 'filter_top' from library 'Convolution_Layer' (CONVOLUTION)
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/Convolution_Layer_Top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde'.
# DRC: Warning: Convolution_Layer_Top.bde - 0 error(s), 40 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\Convolution_Layer_Top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 26 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -disable87 -2002  $dsn/src/filter_top_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp  
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde'.
# DRC: Warning: normalizer.bde - 0 error(s), 10 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\normalizer.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  2.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/input_fifo_net_controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  2.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/weights_router.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# Error: COMP96_0367: src/weights_router.vhd : (98, 26): Improper array length (9). Expected length is 10.
# Compile failure 1 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/weights_router.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# filter_top.bde: Updating instances of symbol 'weights_router' from library 'Convolution_Layer' (WEIGHTS_ROW_ROUTER)
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 33 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
comp  
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde $dsn/src/Convolution_Controller.vhd $dsn/src/input_fifo_network.bde $dsn/src/conv_input_buffer.vhd $dsn/src/conv_output_buffer.vhd $dsn/src/input_fifo_network.vhd $dsn/src/conv_multiplier.vhd $dsn/src/output_fifo_network.bde $dsn/src/input_network_colors.vhd $dsn/src/multiplier_bank.bde $dsn/src/accumulator.vhd $dsn/src/filter_weight_controller.vhd $dsn/src/input_fifo_network_7.bde $dsn/src/input_fifo_network_11.bde $dsn/src/input_fifo_network_3.bde $dsn/src/types_pkg.vhd $dsn/src/input_fifo_net_controller.vhd $dsn/src/volume_mux.vhd $dsn/src/volume_router.vhd $dsn/src/weight_mux.vhd $dsn/src/weights_router.vhd $dsn/src/weight_fifo.vhd $dsn/src/filter_accumulator.vhd $dsn/src/filter_accumulator_fifo.vhd $dsn/src/accumulator_relay.vhd $dsn/src/division_by_mutiplication.bde $dsn/src/divider_multiplier.vhd $dsn/src/divider_subract_shift.vhd $dsn/src/divider_fp.vhd $dsn/src/conv_fp_multiplier.vhd $dsn/src/square_root_fp.vhd $dsn/src/norm_router.vhd $dsn/src/relu_unit.vhd $dsn/src/normalizer.bde $dsn/src/filter_top.bde $dsn/src/Convolution_Layer_Top.bde $dsn/src/exponential_function.vhd $dsn/src/exponential_multiplier.vhd $dsn/src/Testbench_BRAM.vhd
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde'.
# DRC: Warning: normalizer.bde - 0 error(s), 10 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\normalizer.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde'.
# DRC: Warning: Convolution_Layer_Top.bde - 0 error(s), 40 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\Convolution_Layer_Top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  2.0 [s]
acom -O3 -e 100 -work Convolution_Layer -disable87 -2002  $dsn/src/filter_top_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp  
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 33 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  2.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 28 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 27 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 23 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/compile/filter_top.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/weights_router.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -disable87 -2002  $dsn/src/filter_top_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/input_fifo_net_controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp  
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 22 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  2.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/input_fifo_net_controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -disable87 -2002  $dsn/src/filter_top_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 22 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 22 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Error: filter_top.bde - 5 error(s), 22 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 22 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/compile/filter_top.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Error: filter_top.bde - 4 error(s), 24 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Error: filter_top.bde - 4 error(s), 24 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 24 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/compile/filter_top.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Error: filter_top.bde - 15 error(s), 31 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# DRC: Checking file 'c:/Sourcetree_Local/Thesis_VHDL/Active_HDL_Projects/Convolution_Layer/Convolution_Layer/src/filter_top.bde'.
# DRC: Error: filter_top.bde - 15 error(s), 31 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/compile/filter_top.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Error: filter_top.bde - 15 error(s), 31 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Error: filter_top.bde - 14 error(s), 29 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Error: filter_top.bde - 13 error(s), 27 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Error: filter_top.bde - 12 error(s), 28 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Error: filter_top.bde - 11 error(s), 30 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Error: filter_top.bde - 7 error(s), 31 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/compile/filter_top.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Error: filter_top.bde - 5 error(s), 31 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Error: filter_top.bde - 3 error(s), 31 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Error: filter_top.bde - 2 error(s), 29 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Error: filter_top.bde - 1 error(s), 29 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 27 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Error: COMP96_0100: compile/filter_top.vhd : (727, 10): Actual parameter type in port map does not match the type of the formal port 'i_new_data'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 26 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  2.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 26 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 26 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 26 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# Compile success 0 Errors 3 Warnings  Analysis time :  2.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/input_fifo_net_controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# filter_top.bde: Updating instances of symbol 'input_fifo_net_controller' from library 'Convolution_Layer' (ROW_CONTROLLER)
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 24 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Error: COMP96_0100: compile/filter_top.vhd : (733, 10): Actual parameter type in port map does not match the type of the formal port 'i_prev_data_wr_en'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 24 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# filter_top.bde: Updating instances of symbol 'input_fifo_net_controller' from library 'Convolution_Layer' (ROW_CONTROLLER)
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/input_fifo_net_controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# filter_top.bde: Updating instances of symbol 'input_fifo_net_controller' from library 'Convolution_Layer' (ROW_CONTROLLER)
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 24 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 23 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp  
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde'.
# DRC: Warning: normalizer.bde - 0 error(s), 10 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\normalizer.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde'.
# DRC: Warning: Convolution_Layer_Top.bde - 0 error(s), 40 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\Convolution_Layer_Top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# F