{
    "name": null, 
    "sim_quantum": 0, 
    "system": {
        "have_virtualization": false, 
        "mmap_using_noreserve": false, 
        "kernel_addr_check": true, 
        "highest_el_is_64": false, 
        "kernel": "/u/sgupta45/gem5-SALAM/benchmarks/scheduler/sw/bin_comb_4/canny_4_deblur_4_gru_4_harris_0_lstm_0_scale_0_FCFS.elf", 
        "cpu_clk_domain": {
            "name": "cpu_clk_domain", 
            "clock": [
                625
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.cpu_voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.cpu_clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "redirect_paths": [], 
        "symbolfile": "", 
        "readfile": "", 
        "have_lse": true, 
        "thermal_model": null, 
        "phys_addr_range_64": 40, 
        "have_lpae": true, 
        "cxx_class": "ArmSystem", 
        "load_offset": 0, 
        "pci_ide": {
            "PMCAPNextCapability": 0, 
            "InterruptPin": 1, 
            "HeaderType": 0, 
            "VendorID": 32902, 
            "MSIXMsgCtrl": 0, 
            "MSIXCAPNextCapability": 0, 
            "PXCAPLinkCtrl": 0, 
            "Revision": 0, 
            "LegacyIOBase": 0, 
            "pio_latency": 30000, 
            "PXCAPLinkCap": 0, 
            "CapabilityPtr": 0, 
            "MSIXCAPBaseOffset": 0, 
            "PXCAPDevCapabilities": 0, 
            "MSIXCAPCapId": 0, 
            "BAR3Size": 4, 
            "power_model": [], 
            "PXCAPCapabilities": 0, 
            "SubsystemID": 0, 
            "PXCAPCapId": 0, 
            "BAR4": 1, 
            "BAR1": 1, 
            "BAR0": 1, 
            "BAR3": 1, 
            "BAR2": 1, 
            "BAR5": 1, 
            "PXCAPDevStatus": 0, 
            "disks": [
                "system.cf0"
            ], 
            "BAR2Size": 8, 
            "MSICAPNextCapability": 0, 
            "ExpansionROM": 0, 
            "MSICAPMsgCtrl": 0, 
            "BAR5Size": 0, 
            "CardbusCIS": 0, 
            "MSIXPbaOffset": 0, 
            "MSICAPBaseOffset": 0, 
            "MaximumLatency": 0, 
            "ssid": 0, 
            "BAR2LegacyIO": false, 
            "LatencyTimer": 0, 
            "BAR4LegacyIO": false, 
            "p_state_clk_gate_max": 1000000000000, 
            "PXCAPLinkStatus": 0, 
            "PXCAPDevCap2": 0, 
            "p_state_clk_gate_min": 1000, 
            "PXCAPDevCtrl": 0, 
            "MSICAPMaskBits": 0, 
            "host": "system.realview.pci_host", 
            "Command": 0, 
            "SubClassCode": 1, 
            "pci_func": 0, 
            "BAR5LegacyIO": false, 
            "MSICAPMsgData": 0, 
            "BIST": 0, 
            "PXCAPDevCtrl2": 0, 
            "pci_bus": 0, 
            "InterruptLine": 31, 
            "MSICAPMsgAddr": 0, 
            "BAR3LegacyIO": false, 
            "BAR4Size": 16, 
            "path": "system.pci_ide", 
            "MinimumGrant": 0, 
            "Status": 640, 
            "BAR0Size": 8, 
            "system": "system", 
            "name": "pci_ide", 
            "PXCAPNextCapability": 0, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "type": "IdeController", 
            "ctrl_offset": 0, 
            "PXCAPBaseOffset": 0, 
            "DeviceID": 28945, 
            "io_shift": 0, 
            "CacheLineSize": 0, 
            "dma": {
                "peer": "system.iobus.slave[1]", 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "PMCAPCapId": 0, 
            "config_latency": 20000, 
            "BAR1Size": 4, 
            "pio": {
                "peer": "system.iobus.master[9]", 
                "is_source": "False", 
                "role": "GEM5 RESPONDER"
            }, 
            "pci_dev": 1, 
            "PMCAPCtrlStatus": 0, 
            "cxx_class": "IdeController", 
            "clk_domain": "system.clk_domain", 
            "SubsystemVendorID": 0, 
            "PMCAPBaseOffset": 0, 
            "sid": 0, 
            "MSICAPPendingBits": 0, 
            "MSIXTableOffset": 0, 
            "MSICAPMsgUpperAddr": 0, 
            "MSICAPCapId": 0, 
            "BAR0LegacyIO": false, 
            "ProgIF": 133, 
            "BAR1LegacyIO": false, 
            "PMCAPCapabilities": 0, 
            "ClassCode": 1, 
            "p_state_clk_gate_bins": 20
        }, 
        "vncserver": {
            "name": "vncserver", 
            "number": 0, 
            "frame_capture": false, 
            "eventq_index": 0, 
            "cxx_class": "VncServer", 
            "path": "system.vncserver", 
            "img_format": "Auto", 
            "type": "VncServer", 
            "port": 0
        }, 
        "multi_proc": true, 
        "work_end_ckpt_count": 0, 
        "work_begin_exit_count": 0, 
        "sve_vl": 1, 
        "dtb_filename": "", 
        "have_sve": true, 
        "memories": [
            "system.acctest.canny_non_max0_spm", 
            "system.acctest.convolution0_spm", 
            "system.acctest.convolution1_spm", 
            "system.acctest.edge_tracking0_spm", 
            "system.acctest.elem_matrix0_spm", 
            "system.acctest.elem_matrix1_spm", 
            "system.acctest.elem_matrix2_spm", 
            "system.acctest.elem_matrix3_spm", 
            "system.acctest.grayscale0_spm", 
            "system.acctest.harris_non_max0_spm", 
            "system.acctest.isp0_spm", 
            "system.mem_ctrls", 
            "system.realview.bootmem"
        ], 
        "work_begin_ckpt_count": 0, 
        "have_large_asid_64": false, 
        "mem_ranges": [
            "2147483648:6442450944"
        ], 
        "realview": {
            "hdlcd": {
                "pio": {
                    "peer": "system.membus.master[5]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "system": "system", 
                "virt_refresh_rate": 50000000000, 
                "cxx_class": "HDLcd", 
                "enable_capture": true, 
                "pio_addr": 721420288, 
                "frame_format": "Auto", 
                "pixel_chunk": 32, 
                "ssid": 0, 
                "pio_latency": 10000, 
                "clk_domain": "system.clk_domain", 
                "int_num": 95, 
                "gic": "system.realview.gic", 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "pxl_clk": "system.realview.dcc.osc_pxl", 
                "type": "HDLcd", 
                "vnc": "system.vncserver", 
                "p_state_clk_gate_min": 1000, 
                "sid": 0, 
                "power_model": [], 
                "encoder": {
                    "vback_porch": 4, 
                    "name": "encoder", 
                    "clock_frequency": 148500000, 
                    "hsync_len": 44, 
                    "hactive": 1920, 
                    "eventq_index": 0, 
                    "hback_porch": 88, 
                    "cxx_class": "Display", 
                    "hfront_porch": 148, 
                    "path": "system.realview.hdlcd.encoder", 
                    "vfront_porch": 36, 
                    "vactive": 1080, 
                    "type": "Display", 
                    "vsync_len": 5
                }, 
                "workaround_dma_line_count": true, 
                "pixel_buffer_size": 2048, 
                "path": "system.realview.hdlcd", 
                "workaround_swap_rb": false, 
                "dma": {
                    "peer": "system.membus.slave[0]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "name": "hdlcd", 
                "p_state_clk_gate_bins": 20, 
                "amba_id": 1314816
            }, 
            "rtc": {
                "p_state_clk_gate_min": 1000, 
                "p_state_clk_gate_bins": 20, 
                "name": "rtc", 
                "int_delay": 100000, 
                "pio": {
                    "peer": "system.iobus.master[4]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "amba_id": 3412017, 
                "default_p_state": "UNDEFINED", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "system": "system", 
                "gic": "system.realview.gic", 
                "int_num": 36, 
                "eventq_index": 0, 
                "time": "Thu Jan  1 00:00:00 2009", 
                "cxx_class": "PL031", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.rtc", 
                "pio_addr": 471269376, 
                "type": "PL031"
            }, 
            "vio": [
                {
                    "name": "vio0", 
                    "p_state_clk_gate_min": 1000, 
                    "pio": {
                        "peer": "system.iobus.master[7]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "p_state_clk_gate_bins": 20, 
                    "vio": {
                        "subsystem": 0, 
                        "name": "vio", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "VirtIODummyDevice", 
                        "path": "system.realview.vio0.vio", 
                        "type": "VirtIODummyDevice"
                    }, 
                    "cxx_class": "MmioVirtIO", 
                    "pio_latency": 100000, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "system": "system", 
                    "pio_size": 4096, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "interrupt": {
                        "name": "interrupt", 
                        "platform": "system.realview", 
                        "num": 74, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmSPIGen", 
                        "path": "system.realview.vio0.interrupt", 
                        "type": "ArmSPI"
                    }, 
                    "path": "system.realview.vio0", 
                    "pio_addr": 471007232, 
                    "type": "MmioVirtIO"
                }, 
                {
                    "name": "vio1", 
                    "p_state_clk_gate_min": 1000, 
                    "pio": {
                        "peer": "system.iobus.master[8]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "p_state_clk_gate_bins": 20, 
                    "vio": {
                        "subsystem": 0, 
                        "name": "vio", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "VirtIODummyDevice", 
                        "path": "system.realview.vio1.vio", 
                        "type": "VirtIODummyDevice"
                    }, 
                    "cxx_class": "MmioVirtIO", 
                    "pio_latency": 100000, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "system": "system", 
                    "pio_size": 4096, 
                    "p_state_clk_gate_max": 1000000000000, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "interrupt": {
                        "name": "interrupt", 
                        "platform": "system.realview", 
                        "num": 75, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmSPIGen", 
                        "path": "system.realview.vio1.interrupt", 
                        "type": "ArmSPI"
                    }, 
                    "path": "system.realview.vio1", 
                    "pio_addr": 471072768, 
                    "type": "MmioVirtIO"
                }
            ], 
            "clock24MHz": {
                "name": "clock24MHz", 
                "clock": [
                    41667
                ], 
                "init_perf_level": 0, 
                "voltage_domain": {
                    "name": "voltage_domain", 
                    "eventq_index": 0, 
                    "voltage": [
                        3.3
                    ], 
                    "cxx_class": "VoltageDomain", 
                    "path": "system.realview.clock24MHz.voltage_domain", 
                    "type": "VoltageDomain"
                }, 
                "eventq_index": 0, 
                "cxx_class": "SrcClockDomain", 
                "path": "system.realview.clock24MHz", 
                "type": "SrcClockDomain", 
                "domain_id": -1
            }, 
            "cxx_class": "RealView", 
            "realview_io": {
                "proc_id1": 335544320, 
                "name": "realview_io", 
                "p_state_clk_gate_min": 1000, 
                "pio": {
                    "peer": "system.iobus.master[0]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "cxx_class": "RealViewCtrl", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "system": "system", 
                "proc_id0": 335544320, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.realview_io", 
                "idreg": 35979264, 
                "type": "RealViewCtrl", 
                "pio_addr": 469827584
            }, 
            "bootmem": {
                "range": "0:67108864", 
                "latency": 30000, 
                "name": "bootmem", 
                "p_state_clk_gate_min": 1000, 
                "eventq_index": 0, 
                "p_state_clk_gate_bins": 20, 
                "default_p_state": "UNDEFINED", 
                "kvm_map": true, 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "latency_var": 0, 
                "bandwidth": "73.000000", 
                "conf_table_reported": false, 
                "cxx_class": "SimpleMemory", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.bootmem", 
                "null": false, 
                "type": "SimpleMemory", 
                "port": {
                    "peer": "system.membus.master[1]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "in_addr_map": true
            }, 
            "system": "system", 
            "generic_timer": {
                "int_virt": {
                    "name": "int_virt", 
                    "platform": "system.realview", 
                    "num": 27, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmPPIGen", 
                    "path": "system.realview.generic_timer.int_virt", 
                    "type": "ArmPPI"
                }, 
                "name": "generic_timer", 
                "p_state_clk_gate_min": 1000, 
                "p_state_clk_gate_bins": 20, 
                "cxx_class": "GenericTimer", 
                "freqs": [
                    25165824
                ], 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "system": "system", 
                "int_phys_s": {
                    "name": "int_phys_s", 
                    "platform": "system.realview", 
                    "num": 29, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmPPIGen", 
                    "path": "system.realview.generic_timer.int_phys_s", 
                    "type": "ArmPPI"
                }, 
                "eventq_index": 0, 
                "int_phys_ns": {
                    "name": "int_phys_ns", 
                    "platform": "system.realview", 
                    "num": 30, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmPPIGen", 
                    "path": "system.realview.generic_timer.int_phys_ns", 
                    "type": "ArmPPI"
                }, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.generic_timer", 
                "int_hyp": {
                    "name": "int_hyp", 
                    "platform": "system.realview", 
                    "num": 26, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmPPIGen", 
                    "path": "system.realview.generic_timer.int_hyp", 
                    "type": "ArmPPI"
                }, 
                "type": "GenericTimer"
            }, 
            "gic": {
                "gem5_extensions": false, 
                "pio": {
                    "peer": "system.membus.master[2]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "system": "system", 
                "cpu_addr": 738205696, 
                "cxx_class": "GicV2", 
                "type": "GicV2", 
                "cpu_pio_delay": 10000, 
                "dist_addr": 738201600, 
                "clk_domain": "system.clk_domain", 
                "platform": "system.realview", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "gicd_pidr": 2864272, 
                "gicc_iidr": 33690683, 
                "gicd_iidr": 33559611, 
                "p_state_clk_gate_min": 1000, 
                "it_lines": 512, 
                "cpu_size": 8192, 
                "power_model": [], 
                "int_latency": 10000, 
                "path": "system.realview.gic", 
                "gicv_iidr": 33690683, 
                "name": "gic", 
                "p_state_clk_gate_bins": 20, 
                "dist_pio_delay": 10000
            }, 
            "eventq_index": 0, 
            "energy_ctrl": {
                "name": "energy_ctrl", 
                "p_state_clk_gate_min": 1000, 
                "pio": {
                    "peer": "system.iobus.master[6]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "cxx_class": "EnergyCtrl", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "system": "system", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.energy_ctrl", 
                "dvfs_handler": "system.dvfs_handler", 
                "type": "EnergyCtrl", 
                "pio_addr": 268435456
            }, 
            "type": "RealView", 
            "pci_host": {
                "pio": {
                    "peer": "system.iobus.master[5]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "cxx_class": "GenericArmPciHost", 
                "system": "system", 
                "int_count": 4, 
                "conf_size": 268435456, 
                "pci_mem_base": 0, 
                "conf_device_bits": 12, 
                "clk_domain": "system.clk_domain", 
                "int_policy": "ARM_PCI_INT_DEV", 
                "platform": "system.realview", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "pci_pio_base": 788529152, 
                "type": "GenericArmPciHost", 
                "p_state_clk_gate_min": 1000, 
                "conf_base": 805306368, 
                "power_model": [], 
                "path": "system.realview.pci_host", 
                "name": "pci_host", 
                "p_state_clk_gate_bins": 20, 
                "int_base": 100, 
                "pci_dma_base": 0
            }, 
            "gicv2m": {
                "name": "gicv2m", 
                "p_state_clk_gate_min": 1000, 
                "pio": {
                    "peer": "system.membus.master[4]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "cxx_class": "Gicv2m", 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "system": "system", 
                "gic": "system.realview.gic", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "frames": [
                    {
                        "addr": 740032512, 
                        "spi_len": 64, 
                        "spi_base": 256, 
                        "eventq_index": 0, 
                        "cxx_class": "Gicv2mFrame", 
                        "path": "system.realview.gicv2m.frames", 
                        "type": "Gicv2mFrame", 
                        "name": "frames"
                    }
                ], 
                "path": "system.realview.gicv2m", 
                "type": "Gicv2m", 
                "pio_delay": 10000
            }, 
            "mcc": {
                "osc_peripheral": {
                    "position": 0, 
                    "name": "osc_peripheral", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 0, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 2, 
                    "path": "system.realview.mcc.osc_peripheral", 
                    "freq": 41667, 
                    "type": "RealViewOsc"
                }, 
                "name": "mcc", 
                "osc_mcc": {
                    "position": 0, 
                    "name": "osc_mcc", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 0, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 0, 
                    "path": "system.realview.mcc.osc_mcc", 
                    "freq": 20000, 
                    "type": "RealViewOsc"
                }, 
                "osc_clcd": {
                    "position": 0, 
                    "name": "osc_clcd", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 0, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 1, 
                    "path": "system.realview.mcc.osc_clcd", 
                    "freq": 42105, 
                    "type": "RealViewOsc"
                }, 
                "thermal_domain": null, 
                "eventq_index": 0, 
                "cxx_class": "SubSystem", 
                "path": "system.realview.mcc", 
                "temp_crtl": {
                    "system": "system", 
                    "position": 0, 
                    "name": "temp_crtl", 
                    "parent": "system.realview.realview_io", 
                    "dcc": 0, 
                    "site": 0, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewTemperatureSensor", 
                    "device": 0, 
                    "path": "system.realview.mcc.temp_crtl", 
                    "type": "RealViewTemperatureSensor"
                }, 
                "type": "SubSystem", 
                "osc_system_bus": {
                    "position": 0, 
                    "name": "osc_system_bus", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 0, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 4, 
                    "path": "system.realview.mcc.osc_system_bus", 
                    "freq": 41667, 
                    "type": "RealViewOsc"
                }
            }, 
            "dcc": {
                "name": "dcc", 
                "osc_hsbm": {
                    "position": 0, 
                    "name": "osc_hsbm", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 4, 
                    "path": "system.realview.dcc.osc_hsbm", 
                    "freq": 25000, 
                    "type": "RealViewOsc"
                }, 
                "thermal_domain": null, 
                "osc_sys": {
                    "position": 0, 
                    "name": "osc_sys", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 7, 
                    "path": "system.realview.dcc.osc_sys", 
                    "freq": 16667, 
                    "type": "RealViewOsc"
                }, 
                "osc_ddr": {
                    "position": 0, 
                    "name": "osc_ddr", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 8, 
                    "path": "system.realview.dcc.osc_ddr", 
                    "freq": 25000, 
                    "type": "RealViewOsc"
                }, 
                "eventq_index": 0, 
                "osc_cpu": {
                    "position": 0, 
                    "name": "osc_cpu", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 0, 
                    "path": "system.realview.dcc.osc_cpu", 
                    "freq": 16667, 
                    "type": "RealViewOsc"
                }, 
                "cxx_class": "SubSystem", 
                "path": "system.realview.dcc", 
                "osc_smb": {
                    "position": 0, 
                    "name": "osc_smb", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 6, 
                    "path": "system.realview.dcc.osc_smb", 
                    "freq": 20000, 
                    "type": "RealViewOsc"
                }, 
                "type": "SubSystem", 
                "osc_pxl": {
                    "position": 0, 
                    "name": "osc_pxl", 
                    "parent": "system.realview.realview_io", 
                    "voltage_domain": "system.voltage_domain", 
                    "dcc": 0, 
                    "site": 1, 
                    "eventq_index": 0, 
                    "cxx_class": "RealViewOsc", 
                    "device": 5, 
                    "path": "system.realview.dcc.osc_pxl", 
                    "freq": 42105, 
                    "type": "RealViewOsc"
                }
            }, 
            "path": "system.realview", 
            "name": "realview", 
            "uart": [
                {
                    "p_state_clk_gate_min": 1000, 
                    "pio": {
                        "peer": "system.iobus.master[1]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "name": "uart", 
                    "int_delay": 100000, 
                    "platform": "system.realview", 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "Pl011", 
                    "pio_latency": 100000, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "system": "system", 
                    "gic": "system.realview.gic", 
                    "int_num": 37, 
                    "eventq_index": 0, 
                    "end_on_eot": true, 
                    "default_p_state": "UNDEFINED", 
                    "device": "system.terminal", 
                    "path": "system.realview.uart", 
                    "pio_addr": 470351872, 
                    "type": "Pl011", 
                    "p_state_clk_gate_max": 1000000000000
                }
            ], 
            "intrctrl": "system.intrctrl", 
            "kmi1": {
                "p_state_clk_gate_min": 1000, 
                "p_state_clk_gate_bins": 20, 
                "name": "kmi1", 
                "int_delay": 100000, 
                "pio": {
                    "peer": "system.iobus.master[3]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "amba_id": 1314896, 
                "ps2": {
                    "vnc": "system.vncserver", 
                    "name": "ps2", 
                    "eventq_index": 0, 
                    "cxx_class": "PS2TouchKit", 
                    "path": "system.realview.kmi1.ps2", 
                    "type": "PS2TouchKit"
                }, 
                "default_p_state": "UNDEFINED", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "system": "system", 
                "gic": "system.realview.gic", 
                "int_num": 45, 
                "eventq_index": 0, 
                "cxx_class": "Pl050", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.kmi1", 
                "pio_addr": 470220800, 
                "type": "Pl050"
            }, 
            "kmi0": {
                "p_state_clk_gate_min": 1000, 
                "p_state_clk_gate_bins": 20, 
                "name": "kmi0", 
                "int_delay": 100000, 
                "pio": {
                    "peer": "system.iobus.master[2]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "amba_id": 1314896, 
                "ps2": {
                    "vnc": "system.vncserver", 
                    "name": "ps2", 
                    "eventq_index": 0, 
                    "cxx_class": "PS2Keyboard", 
                    "path": "system.realview.kmi0.ps2", 
                    "type": "PS2Keyboard"
                }, 
                "default_p_state": "UNDEFINED", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "system": "system", 
                "gic": "system.realview.gic", 
                "int_num": 44, 
                "eventq_index": 0, 
                "cxx_class": "Pl050", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.kmi0", 
                "pio_addr": 470155264, 
                "type": "Pl050"
            }, 
            "vgic": {
                "system": "system", 
                "name": "vgic", 
                "p_state_clk_gate_min": 1000, 
                "pio": {
                    "peer": "system.membus.master[3]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "cxx_class": "VGic", 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "hv_addr": 738213888, 
                "gic": "system.realview.gic", 
                "platform": "system.realview", 
                "vcpu_addr": 738222080, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.realview.vgic", 
                "type": "VGic", 
                "pio_delay": 10000, 
                "maint_int": 25, 
                "gicv_iidr": 33690683
            }
        }, 
        "membus": {
            "point_of_coherency": true, 
            "num_resp_layers": 0, 
            "system": "system", 
            "response_latency": 2, 
            "cxx_class": "CoherentXBar", 
            "badaddr_responder": {
                "pio": {
                    "peer": "system.membus.default", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "ret_data64": 18446744073709551615, 
                "fake_mem": false, 
                "clk_domain": "system.clk_domain", 
                "cxx_class": "IsaFake", 
                "pio_addr": 0, 
                "update_data": false, 
                "warn_access": "warn", 
                "pio_latency": 100000, 
                "system": "system", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "type": "IsaFake", 
                "p_state_clk_gate_min": 1000, 
                "power_model": [], 
                "ret_data32": 4294967295, 
                "path": "system.membus.badaddr_responder", 
                "ret_data16": 65535, 
                "ret_data8": 255, 
                "name": "badaddr_responder", 
                "ret_bad_addr": true, 
                "pio_size": 8, 
                "p_state_clk_gate_bins": 20
            }, 
            "max_routing_table_size": 512, 
            "forward_latency": 4, 
            "clk_domain": "system.clk_domain", 
            "max_outstanding_snoops": 512, 
            "point_of_unification": true, 
            "width": 16, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "master": {
                "peer": [
                    "system.bridge.slave", 
                    "system.realview.bootmem.port", 
                    "system.realview.gic.pio", 
                    "system.realview.vgic.pio", 
                    "system.realview.gicv2m.pio", 
                    "system.realview.hdlcd.pio", 
                    "system.mem_ctrls.port", 
                    "system.acctest.mem2cls.slave"
                ], 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "type": "CoherentXBar", 
            "frontend_latency": 3, 
            "slave": {
                "peer": [
                    "system.realview.hdlcd.dma", 
                    "system.system_port", 
                    "system.iocache.mem_side", 
                    "system.cpu.icache.mem_side", 
                    "system.cpu.dcache.mem_side", 
                    "system.cpu.itb.walker.port", 
                    "system.cpu.dtb.walker.port", 
                    "system.acctest.coherency_bus.master[0]"
                ], 
                "is_source": "False", 
                "role": "GEM5 RESPONDER"
            }, 
            "p_state_clk_gate_min": 1000, 
            "snoop_filter": {
                "name": "snoop_filter", 
                "system": "system", 
                "max_capacity": 8388608, 
                "eventq_index": 0, 
                "cxx_class": "SnoopFilter", 
                "path": "system.membus.snoop_filter", 
                "type": "SnoopFilter", 
                "lookup_latency": 1
            }, 
            "power_model": [], 
            "num_req_layers": 0, 
            "path": "system.membus", 
            "snoop_response_latency": 4, 
            "name": "membus", 
            "default": {
                "peer": "system.membus.badaddr_responder.pio", 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "p_state_clk_gate_bins": 20, 
            "use_default_range": false
        }, 
        "multi_thread": false, 
        "eventq_index": 0, 
        "work_begin_cpu_id_exit": -1, 
        "m5ops_base": 0, 
        "iocache": {
            "replacement_policy": {
                "eventq_index": 0, 
                "path": "system.iocache.replacement_policy", 
                "type": "LRURP", 
                "name": "replacement_policy", 
                "cxx_class": "LRURP"
            }, 
            "cpu_side": {
                "peer": "system.iobus.master[10]", 
                "is_source": "False", 
                "role": "GEM5 RESPONDER"
            }, 
            "clusivity": "mostly_incl", 
            "prefetcher": null, 
            "system": "system", 
            "write_buffers": 8, 
            "response_latency": 50, 
            "cxx_class": "Cache", 
            "write_allocator": null, 
            "size": 1024, 
            "type": "Cache", 
            "clk_domain": "system.clk_domain", 
            "max_miss_count": 0, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "mem_side": {
                "peer": "system.membus.slave[2]", 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "mshrs": 20, 
            "writeback_clean": false, 
            "p_state_clk_gate_min": 1000, 
            "tags": {
                "tag_latency": 50, 
                "replacement_policy": "system.iocache.replacement_policy", 
                "name": "tags", 
                "p_state_clk_gate_min": 1000, 
                "eventq_index": 0, 
                "p_state_clk_gate_bins": 20, 
                "default_p_state": "UNDEFINED", 
                "warmup_percentage": 0, 
                "clk_domain": "system.clk_domain", 
                "indexing_policy": {
                    "name": "indexing_policy", 
                    "eventq_index": 0, 
                    "assoc": 8, 
                    "cxx_class": "SetAssociative", 
                    "path": "system.iocache.tags.indexing_policy", 
                    "entry_size": 64, 
                    "type": "SetAssociative", 
                    "size": 1024
                }, 
                "system": "system", 
                "sequential_access": false, 
                "assoc": 8, 
                "power_model": [], 
                "cxx_class": "BaseSetAssoc", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.iocache.tags", 
                "entry_size": 64, 
                "block_size": 64, 
                "type": "BaseSetAssoc", 
                "size": 1024
            }, 
            "tgts_per_mshr": 12, 
            "demand_mshr_reserve": 1, 
            "power_model": [], 
            "compressor": null, 
            "is_read_only": false, 
            "warmup_percentage": 0, 
            "prefetch_on_access": false, 
            "path": "system.iocache", 
            "data_latency": 50, 
            "tag_latency": 50, 
            "name": "iocache", 
            "addr_ranges": [
                "2147483648:6442450944"
            ], 
            "p_state_clk_gate_bins": 20, 
            "sequential_access": false, 
            "assoc": 8
        }, 
        "dvfs_handler": {
            "enable": false, 
            "name": "dvfs_handler", 
            "sys_clk_domain": "system.clk_domain", 
            "transition_latency": 100000000, 
            "eventq_index": 0, 
            "cxx_class": "DVFSHandler", 
            "domains": [], 
            "path": "system.dvfs_handler", 
            "type": "DVFSHandler"
        }, 
        "work_end_exit_count": 0, 
        "type": "ArmSystem", 
        "kernel_extras_addrs": [], 
        "bridge": {
            "ranges": [
                "201326592:536870912"
            ], 
            "slave": {
                "peer": "system.membus.master[0]", 
                "is_source": "False", 
                "role": "GEM5 RESPONDER"
            }, 
            "name": "bridge", 
            "p_state_clk_gate_min": 1000, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "Bridge", 
            "req_size": 16, 
            "clk_domain": "system.clk_domain", 
            "power_model": [], 
            "delay": 50000, 
            "eventq_index": 0, 
            "master": {
                "peer": "system.iobus.slave[0]", 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "system.bridge", 
            "resp_size": 16, 
            "type": "Bridge"
        }, 
        "voltage_domain": {
            "name": "voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                1.0
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "cache_line_size": 64, 
        "boot_osflags": "a", 
        "iobus": {
            "num_req_layers": 0, 
            "forward_latency": 1, 
            "slave": {
                "peer": [
                    "system.bridge.master", 
                    "system.pci_ide.dma"
                ], 
                "is_source": "False", 
                "role": "GEM5 RESPONDER"
            }, 
            "name": "iobus", 
            "p_state_clk_gate_min": 1000, 
            "p_state_clk_gate_bins": 20, 
            "cxx_class": "NoncoherentXBar", 
            "clk_domain": "system.clk_domain", 
            "power_model": [], 
            "num_resp_layers": 0, 
            "width": 16, 
            "eventq_index": 0, 
            "master": {
                "peer": [
                    "system.realview.realview_io.pio", 
                    "system.realview.uart.pio", 
                    "system.realview.kmi0.pio", 
                    "system.realview.kmi1.pio", 
                    "system.realview.rtc.pio", 
                    "system.realview.pci_host.pio", 
                    "system.realview.energy_ctrl.pio", 
                    "system.realview.vio0.pio", 
                    "system.realview.vio1.pio", 
                    "system.pci_ide.pio", 
                    "system.iocache.cpu_side"
                ], 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "response_latency": 2, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "system.iobus", 
            "type": "NoncoherentXBar", 
            "use_default_range": false, 
            "frontend_latency": 2
        }, 
        "clk_domain": {
            "name": "clk_domain", 
            "clock": [
                1000
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "cpu": [
            {
                "max_insts_any_thread": 0, 
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "fetch1LineSnapWidth": 0, 
                "fetch1ToFetch2BackwardDelay": 1, 
                "fetch1FetchLimit": 1, 
                "executeIssueLimit": 2, 
                "power_gating_on_idle": false, 
                "executeLSQMaxStoreBufferStoresPerCycle": 2, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 32768, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[3]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 2, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu.icache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 2, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu.icache.tags.indexing_policy", 
                            "entry_size": 64, 
                            "type": "SetAssociative", 
                            "size": 32768
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu.icache.tags", 
                        "entry_size": 64, 
                        "block_size": 64, 
                        "type": "BaseSetAssoc", 
                        "size": 32768
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 2
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "decodeInputWidth": 2, 
                "cxx_class": "MinorCPU", 
                "executeMemoryIssueLimit": 1, 
                "decodeCycleInput": true, 
                "syscallRetryLatency": 10000, 
                "system": "system", 
                "executeLSQTransfersQueueSize": 2, 
                "p_state_clk_gate_max": 1000000000000, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 0, 
                "checker": null, 
                "eventq_index": 0, 
                "executeMemoryWidth": 0, 
                "default_p_state": "UNDEFINED", 
                "executeBranchDelay": 1, 
                "executeMemoryCommitLimit": 1, 
                "do_quiesce": true, 
                "type": "MinorCPU", 
                "executeCycleInput": true, 
                "executeAllowEarlyMemoryIssue": true, 
                "executeInputBufferSize": 7, 
                "icache_port": {
                    "peer": "system.cpu.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "p_state_clk_gate_bins": 20, 
                "socket_id": 0, 
                "progress_interval": 0, 
                "p_state_clk_gate_min": 1000, 
                "isa": [
                    {
                        "pmu": null, 
                        "id_isar1": 34677009, 
                        "id_isar0": 34607377, 
                        "id_isar3": 17899825, 
                        "id_isar2": 555950401, 
                        "id_isar5": 0, 
                        "id_isar4": 268501314, 
                        "cxx_class": "ArmISA::ISA", 
                        "id_aa64mmfr1_el1": 1052672, 
                        "sve_vl_se": 1, 
                        "system": "system", 
                        "eventq_index": 0, 
                        "impdef_nop": false, 
                        "type": "ArmISA", 
                        "id_aa64dfr1_el1": 0, 
                        "fpsid": 1090793632, 
                        "id_mmfr0": 270536963, 
                        "id_mmfr1": 0, 
                        "id_mmfr2": 19070976, 
                        "id_mmfr3": 34611729, 
                        "id_aa64mmfr0_el1": 15728642, 
                        "id_aa64dfr0_el1": 1052678, 
                        "path": "system.cpu.isa", 
                        "id_aa64isar0_el1": 0, 
                        "decoderFlavour": "Generic", 
                        "id_aa64mmfr2_el1": 0, 
                        "name": "isa", 
                        "id_aa64afr0_el1": 0, 
                        "id_aa64isar1_el1": 0, 
                        "id_aa64afr1_el1": 0, 
                        "midr": 0
                    }
                ], 
                "itb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu.itb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu_clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu.itb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu.itb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu.itb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "itb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu.itb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[5]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu.itb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "interrupts": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu.interrupts", 
                        "type": "ArmInterrupts", 
                        "name": "interrupts", 
                        "cxx_class": "ArmISA::Interrupts"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "executeFuncUnits": {
                    "name": "executeFuncUnits", 
                    "eventq_index": 0, 
                    "cxx_class": "MinorFUPool", 
                    "path": "system.cpu.executeFuncUnits", 
                    "funcUnits": [
                        {
                            "issueLat": 1, 
                            "opLat": 3, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 4, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.executeFuncUnits.funcUnits0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "funcUnits0", 
                            "cantForwardFromFUIndices": [], 
                            "opClasses": {
                                "name": "opClasses", 
                                "opClasses": [
                                    {
                                        "opClass": "IntAlu", 
                                        "name": "opClasses", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses", 
                                        "type": "MinorOpClass"
                                    }
                                ], 
                                "eventq_index": 0, 
                                "cxx_class": "MinorOpClassSet", 
                                "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses", 
                                "type": "MinorOpClassSet"
                            }, 
                            "eventq_index": 0, 
                            "timings": [
                                {
                                    "extraAssumedLat": 0, 
                                    "description": "Int", 
                                    "srcRegsRelativeLats": [
                                        2
                                    ], 
                                    "suppress": false, 
                                    "mask": 0, 
                                    "extraCommitLat": 0, 
                                    "eventq_index": 0, 
                                    "opClasses": {
                                        "name": "opClasses", 
                                        "opClasses": [], 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClassSet", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits0.timings.opClasses", 
                                        "type": "MinorOpClassSet"
                                    }, 
                                    "cxx_class": "MinorFUTiming", 
                                    "path": "system.cpu.executeFuncUnits.funcUnits0.timings", 
                                    "extraCommitLatExpr": null, 
                                    "type": "MinorFUTiming", 
                                    "match": 0, 
                                    "name": "timings"
                                }
                            ], 
                            "cxx_class": "MinorFU", 
                            "path": "system.cpu.executeFuncUnits.funcUnits0", 
                            "type": "MinorFU"
                        }, 
                        {
                            "issueLat": 1, 
                            "opLat": 3, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 4, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.executeFuncUnits.funcUnits1.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "funcUnits1", 
                            "cantForwardFromFUIndices": [], 
                            "opClasses": {
                                "name": "opClasses", 
                                "opClasses": [
                                    {
                                        "opClass": "IntAlu", 
                                        "name": "opClasses", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses", 
                                        "type": "MinorOpClass"
                                    }
                                ], 
                                "eventq_index": 0, 
                                "cxx_class": "MinorOpClassSet", 
                                "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses", 
                                "type": "MinorOpClassSet"
                            }, 
                            "eventq_index": 0, 
                            "timings": [
                                {
                                    "extraAssumedLat": 0, 
                                    "description": "Int", 
                                    "srcRegsRelativeLats": [
                                        2
                                    ], 
                                    "suppress": false, 
                                    "mask": 0, 
                                    "extraCommitLat": 0, 
                                    "eventq_index": 0, 
                                    "opClasses": {
                                        "name": "opClasses", 
                                        "opClasses": [], 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClassSet", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits1.timings.opClasses", 
                                        "type": "MinorOpClassSet"
                                    }, 
                                    "cxx_class": "MinorFUTiming", 
                                    "path": "system.cpu.executeFuncUnits.funcUnits1.timings", 
                                    "extraCommitLatExpr": null, 
                                    "type": "MinorFUTiming", 
                                    "match": 0, 
                                    "name": "timings"
                                }
                            ], 
                            "cxx_class": "MinorFU", 
                            "path": "system.cpu.executeFuncUnits.funcUnits1", 
                            "type": "MinorFU"
                        }, 
                        {
                            "issueLat": 1, 
                            "opLat": 3, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 7, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.executeFuncUnits.funcUnits2.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "funcUnits2", 
                            "cantForwardFromFUIndices": [], 
                            "opClasses": {
                                "name": "opClasses", 
                                "opClasses": [
                                    {
                                        "opClass": "IntMult", 
                                        "name": "opClasses", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses", 
                                        "type": "MinorOpClass"
                                    }
                                ], 
                                "eventq_index": 0, 
                                "cxx_class": "MinorOpClassSet", 
                                "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses", 
                                "type": "MinorOpClassSet"
                            }, 
                            "eventq_index": 0, 
                            "timings": [
                                {
                                    "extraAssumedLat": 0, 
                                    "description": "Mul", 
                                    "srcRegsRelativeLats": [
                                        0
                                    ], 
                                    "suppress": false, 
                                    "mask": 0, 
                                    "extraCommitLat": 0, 
                                    "eventq_index": 0, 
                                    "opClasses": {
                                        "name": "opClasses", 
                                        "opClasses": [], 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClassSet", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits2.timings.opClasses", 
                                        "type": "MinorOpClassSet"
                                    }, 
                                    "cxx_class": "MinorFUTiming", 
                                    "path": "system.cpu.executeFuncUnits.funcUnits2.timings", 
                                    "extraCommitLatExpr": null, 
                                    "type": "MinorFUTiming", 
                                    "match": 0, 
                                    "name": "timings"
                                }
                            ], 
                            "cxx_class": "MinorFU", 
                            "path": "system.cpu.executeFuncUnits.funcUnits2", 
                            "type": "MinorFU"
                        }, 
                        {
                            "issueLat": 9, 
                            "opLat": 9, 
                            "opList": [
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 9, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.executeFuncUnits.funcUnits3.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "funcUnits3", 
                            "cantForwardFromFUIndices": [], 
                            "opClasses": {
                                "name": "opClasses", 
                                "opClasses": [
                                    {
                                        "opClass": "IntDiv", 
                                        "name": "opClasses", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses", 
                                        "type": "MinorOpClass"
                                    }
                                ], 
                                "eventq_index": 0, 
                                "cxx_class": "MinorOpClassSet", 
                                "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses", 
                                "type": "MinorOpClassSet"
                            }, 
                            "eventq_index": 0, 
                            "timings": [], 
                            "cxx_class": "MinorFU", 
                            "path": "system.cpu.executeFuncUnits.funcUnits3", 
                            "type": "MinorFU"
                        }, 
                        {
                            "issueLat": 1, 
                            "opLat": 6, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 8, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 6, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 6, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 15, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 33, 
                                    "name": "opList4", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opList4", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 6, 
                                    "name": "opList5", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.opList5", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "funcUnits4", 
                            "cantForwardFromFUIndices": [], 
                            "opClasses": {
                                "name": "opClasses", 
                                "opClasses": [
                                    {
                                        "opClass": "FloatAdd", 
                                        "name": "opClasses00", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "FloatCmp", 
                                        "name": "opClasses01", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "FloatCvt", 
                                        "name": "opClasses02", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "FloatMisc", 
                                        "name": "opClasses03", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "FloatMult", 
                                        "name": "opClasses04", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "FloatMultAcc", 
                                        "name": "opClasses05", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "FloatDiv", 
                                        "name": "opClasses06", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "FloatSqrt", 
                                        "name": "opClasses07", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdAdd", 
                                        "name": "opClasses08", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdAddAcc", 
                                        "name": "opClasses09", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdAlu", 
                                        "name": "opClasses10", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdCmp", 
                                        "name": "opClasses11", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdCvt", 
                                        "name": "opClasses12", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdMisc", 
                                        "name": "opClasses13", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdMult", 
                                        "name": "opClasses14", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdMultAcc", 
                                        "name": "opClasses15", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdShift", 
                                        "name": "opClasses16", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdShiftAcc", 
                                        "name": "opClasses17", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdDiv", 
                                        "name": "opClasses18", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdSqrt", 
                                        "name": "opClasses19", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdFloatAdd", 
                                        "name": "opClasses20", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdFloatAlu", 
                                        "name": "opClasses21", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdFloatCmp", 
                                        "name": "opClasses22", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdFloatCvt", 
                                        "name": "opClasses23", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdFloatDiv", 
                                        "name": "opClasses24", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdFloatMisc", 
                                        "name": "opClasses25", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdFloatMult", 
                                        "name": "opClasses26", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdFloatMultAcc", 
                                        "name": "opClasses27", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdFloatSqrt", 
                                        "name": "opClasses28", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses28", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdReduceAdd", 
                                        "name": "opClasses29", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses29", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdReduceAlu", 
                                        "name": "opClasses30", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses30", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdReduceCmp", 
                                        "name": "opClasses31", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses31", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdFloatReduceAdd", 
                                        "name": "opClasses32", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses32", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdFloatReduceCmp", 
                                        "name": "opClasses33", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses33", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdAes", 
                                        "name": "opClasses34", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses34", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdAesMix", 
                                        "name": "opClasses35", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses35", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdSha1Hash", 
                                        "name": "opClasses36", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses36", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdSha1Hash2", 
                                        "name": "opClasses37", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses37", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdSha256Hash", 
                                        "name": "opClasses38", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses38", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdSha256Hash2", 
                                        "name": "opClasses39", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses39", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdShaSigma2", 
                                        "name": "opClasses40", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses40", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "SimdShaSigma3", 
                                        "name": "opClasses41", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses41", 
                                        "type": "MinorOpClass"
                                    }
                                ], 
                                "eventq_index": 0, 
                                "cxx_class": "MinorOpClassSet", 
                                "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses", 
                                "type": "MinorOpClassSet"
                            }, 
                            "eventq_index": 0, 
                            "timings": [
                                {
                                    "extraAssumedLat": 0, 
                                    "description": "FloatSimd", 
                                    "srcRegsRelativeLats": [
                                        2
                                    ], 
                                    "suppress": false, 
                                    "mask": 0, 
                                    "extraCommitLat": 0, 
                                    "eventq_index": 0, 
                                    "opClasses": {
                                        "name": "opClasses", 
                                        "opClasses": [], 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClassSet", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits4.timings.opClasses", 
                                        "type": "MinorOpClassSet"
                                    }, 
                                    "cxx_class": "MinorFUTiming", 
                                    "path": "system.cpu.executeFuncUnits.funcUnits4.timings", 
                                    "extraCommitLatExpr": null, 
                                    "type": "MinorFUTiming", 
                                    "match": 0, 
                                    "name": "timings"
                                }
                            ], 
                            "cxx_class": "MinorFU", 
                            "path": "system.cpu.executeFuncUnits.funcUnits4", 
                            "type": "MinorFU"
                        }, 
                        {
                            "issueLat": 1, 
                            "opLat": 1, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.executeFuncUnits.funcUnits5.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.executeFuncUnits.funcUnits5.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "funcUnits5", 
                            "cantForwardFromFUIndices": [], 
                            "opClasses": {
                                "name": "opClasses", 
                                "opClasses": [
                                    {
                                        "opClass": "MemRead", 
                                        "name": "opClasses0", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "MemWrite", 
                                        "name": "opClasses1", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "FloatMemRead", 
                                        "name": "opClasses2", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses2", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "FloatMemWrite", 
                                        "name": "opClasses3", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses3", 
                                        "type": "MinorOpClass"
                                    }
                                ], 
                                "eventq_index": 0, 
                                "cxx_class": "MinorOpClassSet", 
                                "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses", 
                                "type": "MinorOpClassSet"
                            }, 
                            "eventq_index": 0, 
                            "timings": [
                                {
                                    "extraAssumedLat": 2, 
                                    "description": "Mem", 
                                    "srcRegsRelativeLats": [
                                        1
                                    ], 
                                    "suppress": false, 
                                    "mask": 0, 
                                    "extraCommitLat": 0, 
                                    "eventq_index": 0, 
                                    "opClasses": {
                                        "name": "opClasses", 
                                        "opClasses": [], 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClassSet", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits5.timings.opClasses", 
                                        "type": "MinorOpClassSet"
                                    }, 
                                    "cxx_class": "MinorFUTiming", 
                                    "path": "system.cpu.executeFuncUnits.funcUnits5.timings", 
                                    "extraCommitLatExpr": null, 
                                    "type": "MinorFUTiming", 
                                    "match": 0, 
                                    "name": "timings"
                                }
                            ], 
                            "cxx_class": "MinorFU", 
                            "path": "system.cpu.executeFuncUnits.funcUnits5", 
                            "type": "MinorFU"
                        }, 
                        {
                            "issueLat": 1, 
                            "opLat": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.executeFuncUnits.funcUnits6.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "InstPrefetch", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.executeFuncUnits.funcUnits6.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "funcUnits6", 
                            "cantForwardFromFUIndices": [], 
                            "opClasses": {
                                "name": "opClasses", 
                                "opClasses": [
                                    {
                                        "opClass": "IprAccess", 
                                        "name": "opClasses0", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0", 
                                        "type": "MinorOpClass"
                                    }, 
                                    {
                                        "opClass": "InstPrefetch", 
                                        "name": "opClasses1", 
                                        "eventq_index": 0, 
                                        "cxx_class": "MinorOpClass", 
                                        "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1", 
                                        "type": "MinorOpClass"
                                    }
                                ], 
                                "eventq_index": 0, 
                                "cxx_class": "MinorOpClassSet", 
                                "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses", 
                                "type": "MinorOpClassSet"
                            }, 
                            "eventq_index": 0, 
                            "timings": [], 
                            "cxx_class": "MinorFU", 
                            "path": "system.cpu.executeFuncUnits.funcUnits6", 
                            "type": "MinorFU"
                        }
                    ], 
                    "type": "MinorFUPool"
                }, 
                "switched_out": false, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "executeSetTraceTimeOnIssue": false, 
                "fetch2InputBufferSize": 2, 
                "profile": 0, 
                "fetch2ToDecodeForwardDelay": 1, 
                "executeInputWidth": 2, 
                "decodeToExecuteForwardDelay": 1, 
                "executeLSQRequestsQueueSize": 1, 
                "pwr_gating_latency": 300, 
                "fetch2CycleInput": true, 
                "executeMaxAccessesInMemory": 2, 
                "enableIdling": true, 
                "executeLSQStoreBufferSize": 5, 
                "workload": [], 
                "name": "cpu", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "stage2_mmu": {
                        "name": "stage2_mmu", 
                        "tlb": "system.cpu.dtb", 
                        "sys": "system", 
                        "stage2_tlb": {
                            "name": "stage2_tlb", 
                            "is_stage2": true, 
                            "sys": "system", 
                            "eventq_index": 0, 
                            "cxx_class": "ArmISA::TLB", 
                            "walker": {
                                "p_state_clk_gate_min": 1000, 
                                "name": "walker", 
                                "is_stage2": true, 
                                "p_state_clk_gate_bins": 20, 
                                "cxx_class": "ArmISA::TableWalker", 
                                "clk_domain": "system.cpu_clk_domain", 
                                "power_model": [], 
                                "sys": "system", 
                                "eventq_index": 0, 
                                "default_p_state": "UNDEFINED", 
                                "p_state_clk_gate_max": 1000000000000, 
                                "path": "system.cpu.dtb.stage2_mmu.stage2_tlb.walker", 
                                "type": "ArmTableWalker", 
                                "num_squash_per_cycle": 2
                            }, 
                            "path": "system.cpu.dtb.stage2_mmu.stage2_tlb", 
                            "type": "ArmTLB", 
                            "size": 32
                        }, 
                        "eventq_index": 0, 
                        "cxx_class": "ArmISA::Stage2MMU", 
                        "path": "system.cpu.dtb.stage2_mmu", 
                        "type": "ArmStage2MMU"
                    }, 
                    "name": "dtb", 
                    "is_stage2": false, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": false, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu.dtb.walker", 
                        "type": "ArmTableWalker", 
                        "port": {
                            "peer": "system.membus.slave[6]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu.dtb", 
                    "type": "ArmTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "executeSetTraceTimeOnCommit": true, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "threadPolicy": "RoundRobin", 
                "executeCommitLimit": 2, 
                "fetch1LineWidth": 0, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.cpu.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.cpu.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 4, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 32768, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.membus.slave[4]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu.dcache.replacement_policy", 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 4, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu.dcache.tags.indexing_policy", 
                            "entry_size": 64, 
                            "type": "SetAssociative", 
                            "size": 32768
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 4, 
                        "power_model": [], 
                        "cxx_class": "BaseSetAssoc", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu.dcache.tags", 
                        "entry_size": 64, 
                        "block_size": 64, 
                        "type": "BaseSetAssoc", 
                        "size": 32768
                    }, 
                    "tgts_per_mshr": 8, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 4
                }, 
                "path": "system.cpu", 
                "fetch1ToFetch2ForwardDelay": 1, 
                "decodeInputBufferSize": 3
            }
        ], 
        "gic_cpu_addr": 0, 
        "semihosting": null, 
        "work_cpus_ckpt_count": 0, 
        "thermal_components": [], 
        "auto_reset_addr": false, 
        "flags_addr": 0, 
        "path": "system", 
        "acctest": {
            "harris_non_max0_spm": {
                "bandwidth": "78.000000", 
                "cxx_class": "ScratchpadMemory", 
                "null": false, 
                "port": {
                    "peer": "system.acctest.local_bus.master[28]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "latency": 1000, 
                "reset_on_scratchpad_read": false, 
                "in_addr_map": true, 
                "clk_domain": "system.clk_domain", 
                "ready_mode": false, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "spm_ports": {
                    "peer": [
                        "system.acctest.harris_non_max0.spm[0]", 
                        "system.acctest.harris_non_max0.spm[1]"
                    ], 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "type": "ScratchpadMemory", 
                "p_state_clk_gate_min": 1000, 
                "power_model": [], 
                "conf_table_reported": false, 
                "path": "system.acctest.harris_non_max0_spm", 
                "write_on_valid": true, 
                "name": "harris_non_max0_spm", 
                "p_state_clk_gate_bins": 20, 
                "kvm_map": true, 
                "latency_var": 0, 
                "range": "637534240:637730848", 
                "read_on_invalid": false
            }, 
            "elem_matrix2_spm": {
                "bandwidth": "78.000000", 
                "cxx_class": "ScratchpadMemory", 
                "null": false, 
                "port": {
                    "peer": "system.acctest.local_bus.master[19]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "latency": 1000, 
                "reset_on_scratchpad_read": false, 
                "in_addr_map": true, 
                "clk_domain": "system.clk_domain", 
                "ready_mode": false, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "spm_ports": {
                    "peer": [
                        "system.acctest.elem_matrix2.spm[0]", 
                        "system.acctest.elem_matrix2.spm[1]", 
                        "system.acctest.elem_matrix2.spm[2]"
                    ], 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "type": "ScratchpadMemory", 
                "p_state_clk_gate_min": 1000, 
                "power_model": [], 
                "conf_table_reported": false, 
                "path": "system.acctest.elem_matrix2_spm", 
                "write_on_valid": true, 
                "name": "elem_matrix2_spm", 
                "p_state_clk_gate_bins": 20, 
                "kvm_map": true, 
                "latency_var": 0, 
                "range": "606076960:606339104", 
                "read_on_invalid": false
            }, 
            "elem_matrix3_spm": {
                "bandwidth": "78.000000", 
                "cxx_class": "ScratchpadMemory", 
                "null": false, 
                "port": {
                    "peer": "system.acctest.local_bus.master[22]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "latency": 1000, 
                "reset_on_scratchpad_read": false, 
                "in_addr_map": true, 
                "clk_domain": "system.clk_domain", 
                "ready_mode": false, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "spm_ports": {
                    "peer": [
                        "system.acctest.elem_matrix3.spm[0]", 
                        "system.acctest.elem_matrix3.spm[1]", 
                        "system.acctest.elem_matrix3.spm[2]"
                    ], 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "type": "ScratchpadMemory", 
                "p_state_clk_gate_min": 1000, 
                "power_model": [], 
                "conf_table_reported": false, 
                "path": "system.acctest.elem_matrix3_spm", 
                "write_on_valid": true, 
                "name": "elem_matrix3_spm", 
                "p_state_clk_gate_bins": 20, 
                "kvm_map": true, 
                "latency_var": 0, 
                "range": "607125536:607387680", 
                "read_on_invalid": false
            }, 
            "cxx_class": "AccCluster", 
            "isp0": {
                "llvm_interface": {
                    "FU_fp_dp_adder": -1, 
                    "cxx_class": "LLVMInterface", 
                    "FU_pipelined": 1, 
                    "FU_int_multiplier": -1, 
                    "FU_counter": -1, 
                    "FU_int_bit": -1, 
                    "eventq_index": 0, 
                    "in_file": "/u/sgupta45/gem5-SALAM/benchmarks/scheduler/hw/isp0.ll", 
                    "FU_int_adder": -1, 
                    "FU_fp_sp_adder": -1, 
                    "FU_int_shifter": -1, 
                    "sched_threshold": 10000, 
                    "FU_fp_dp_divider": -1, 
                    "FU_fp_sp_multiplier": -1, 
                    "path": "system.acctest.isp0.llvm_interface", 
                    "clock_period": 1, 
                    "cycles": {
                        "load": 0, 
                        "fsub": 5, 
                        "fence": 1, 
                        "ptrtoint": 1, 
                        "addrspacecast": 1, 
                        "catchpad": 1, 
                        "lshr": 1, 
                        "alloca": 1, 
                        "cxx_class": "CycleCounts", 
                        "indirectbr": 1, 
                        "bitcast": 1, 
                        "unreachable": 1, 
                        "or_inst": 1, 
                        "select": 1, 
                        "extractelement": 1, 
                        "switch_inst": 1, 
                        "frem": 16, 
                        "extractvalue": 1, 
                        "ret": 1, 
                        "phi": 0, 
                        "add": 1, 
                        "eventq_index": 0, 
                        "fadd": 5, 
                        "call": 1, 
                        "trunc": 0, 
                        "type": "CycleCounts", 
                        "store": 0, 
                        "insertvalue": 1, 
                        "fpext": 1, 
                        "gep": 0, 
                        "srem": 1, 
                        "and_inst": 1, 
                        "resume": 1, 
                        "fptrunc": 1, 
                        "landingpad": 1, 
                        "urem": 1, 
                        "sext": 0, 
                        "uitofp": 1, 
                        "br": 0, 
                        "cmpxchg": 1, 
                        "path": "system.acctest.isp0.llvm_interface.cycles", 
                        "atomicrmw": 1, 
                        "icmp": 0, 
                        "invoke": 1, 
                        "sub": 1, 
                        "insertelement": 1, 
                        "fmul": 4, 
                        "name": "cycles", 
                        "inttoptr": 1, 
                        "fptosi": 1, 
                        "sdiv": 1, 
                        "vaarg": 1, 
                        "xor_inst": 1, 
                        "counter": 1, 
                        "fcmp": 1, 
                        "shufflevector": 1, 
                        "fdiv": 16, 
                        "mul": 1, 
                        "fptoui": 1, 
                        "udiv": 1, 
                        "zext": 0, 
                        "shl": 1, 
                        "ashr": 1
                    }, 
                    "FU_fp_dp_multiplier": -1, 
                    "name": "llvm_interface", 
                    "type": "LLVMInterface", 
                    "FU_fp_sp_divider": -1, 
                    "lockstep_mode": false, 
                    "FU_conversion": -1, 
                    "comm_int": "system.acctest.isp0", 
                    "FU_clock_period": 1, 
                    "FU_GEP": -1, 
                    "FU_compare": -1
                }, 
                "pio": {
                    "peer": "system.acctest.local_bus.master[30]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "config_size": 0, 
                "system": "system", 
                "spm": {
                    "peer": [
                        "system.acctest.isp0_spm.spm_ports[0]", 
                        "system.acctest.isp0_spm.spm_ports[1]", 
                        "system.acctest.isp0_spm.spm_ports[2]", 
                        "system.acctest.isp0_spm.spm_ports[3]", 
                        "system.acctest.isp0_spm.spm_ports[4]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "cxx_class": "CommInterface", 
                "pio_addr": 654426679, 
                "enable_debug_msgs": false, 
                "devicename": "isp0", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "int_num": 74, 
                "gic": "system.realview.gic", 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "CommInterface", 
                "cache_line_size": 64, 
                "p_state_clk_gate_min": 1000, 
                "local": {
                    "peer": [
                        "system.acctest.local_bus.slave[21]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "power_model": [], 
                "premap_data": false, 
                "flags_size": 1, 
                "path": "system.acctest.isp0", 
                "data_bases": [
                    0
                ], 
                "name": "isp0", 
                "p_state_clk_gate_bins": 20, 
                "reset_spm": true, 
                "pio_size": 25, 
                "clock_period": 1
            }, 
            "edge_tracking0": {
                "llvm_interface": {
                    "FU_fp_dp_adder": -1, 
                    "cxx_class": "LLVMInterface", 
                    "FU_pipelined": 1, 
                    "FU_int_multiplier": -1, 
                    "FU_counter": -1, 
                    "FU_int_bit": -1, 
                    "eventq_index": 0, 
                    "in_file": "/u/sgupta45/gem5-SALAM/benchmarks/scheduler/hw/edge_tracking0.ll", 
                    "FU_int_adder": -1, 
                    "FU_fp_sp_adder": -1, 
                    "FU_int_shifter": -1, 
                    "sched_threshold": 10000, 
                    "FU_fp_dp_divider": -1, 
                    "FU_fp_sp_multiplier": -1, 
                    "path": "system.acctest.edge_tracking0.llvm_interface", 
                    "clock_period": 1, 
                    "cycles": {
                        "load": 0, 
                        "fsub": 5, 
                        "fence": 1, 
                        "ptrtoint": 1, 
                        "addrspacecast": 1, 
                        "catchpad": 1, 
                        "lshr": 1, 
                        "alloca": 1, 
                        "cxx_class": "CycleCounts", 
                        "indirectbr": 1, 
                        "bitcast": 1, 
                        "unreachable": 1, 
                        "or_inst": 1, 
                        "select": 1, 
                        "extractelement": 1, 
                        "switch_inst": 1, 
                        "frem": 16, 
                        "extractvalue": 1, 
                        "ret": 1, 
                        "phi": 0, 
                        "add": 1, 
                        "eventq_index": 0, 
                        "fadd": 5, 
                        "call": 1, 
                        "trunc": 0, 
                        "type": "CycleCounts", 
                        "store": 0, 
                        "insertvalue": 1, 
                        "fpext": 1, 
                        "gep": 0, 
                        "srem": 1, 
                        "and_inst": 1, 
                        "resume": 1, 
                        "fptrunc": 1, 
                        "landingpad": 1, 
                        "urem": 1, 
                        "sext": 0, 
                        "uitofp": 1, 
                        "br": 0, 
                        "cmpxchg": 1, 
                        "path": "system.acctest.edge_tracking0.llvm_interface.cycles", 
                        "atomicrmw": 1, 
                        "icmp": 0, 
                        "invoke": 1, 
                        "sub": 1, 
                        "insertelement": 1, 
                        "fmul": 4, 
                        "name": "cycles", 
                        "inttoptr": 1, 
                        "fptosi": 1, 
                        "sdiv": 1, 
                        "vaarg": 1, 
                        "xor_inst": 1, 
                        "counter": 1, 
                        "fcmp": 1, 
                        "shufflevector": 1, 
                        "fdiv": 16, 
                        "mul": 1, 
                        "fptoui": 1, 
                        "udiv": 1, 
                        "zext": 0, 
                        "shl": 1, 
                        "ashr": 1
                    }, 
                    "FU_fp_dp_multiplier": -1, 
                    "name": "llvm_interface", 
                    "type": "LLVMInterface", 
                    "FU_fp_sp_divider": -1, 
                    "lockstep_mode": false, 
                    "FU_conversion": -1, 
                    "comm_int": "system.acctest.edge_tracking0", 
                    "FU_clock_period": 1, 
                    "FU_GEP": -1, 
                    "FU_compare": -1
                }, 
                "pio": {
                    "peer": "system.acctest.local_bus.master[9]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "config_size": 0, 
                "system": "system", 
                "spm": {
                    "peer": [
                        "system.acctest.edge_tracking0_spm.spm_ports[0]", 
                        "system.acctest.edge_tracking0_spm.spm_ports[1]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "cxx_class": "CommInterface", 
                "pio_addr": 587301031, 
                "enable_debug_msgs": false, 
                "devicename": "edge_tracking0", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "int_num": 67, 
                "gic": "system.realview.gic", 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "CommInterface", 
                "cache_line_size": 64, 
                "p_state_clk_gate_min": 1000, 
                "local": {
                    "peer": [
                        "system.acctest.local_bus.slave[7]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "power_model": [], 
                "premap_data": false, 
                "flags_size": 1, 
                "path": "system.acctest.edge_tracking0", 
                "data_bases": [
                    0
                ], 
                "name": "edge_tracking0", 
                "p_state_clk_gate_bins": 20, 
                "reset_spm": true, 
                "pio_size": 41, 
                "clock_period": 1
            }, 
            "grayscale0_spm": {
                "bandwidth": "78.000000", 
                "cxx_class": "ScratchpadMemory", 
                "null": false, 
                "port": {
                    "peer": "system.acctest.local_bus.master[25]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "latency": 1000, 
                "reset_on_scratchpad_read": false, 
                "in_addr_map": true, 
                "clk_domain": "system.clk_domain", 
                "ready_mode": false, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "spm_ports": {
                    "peer": [
                        "system.acctest.grayscale0.spm[0]", 
                        "system.acctest.grayscale0.spm[1]", 
                        "system.acctest.grayscale0.spm[2]", 
                        "system.acctest.grayscale0.spm[3]", 
                        "system.acctest.grayscale0.spm[4]"
                    ], 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "type": "ScratchpadMemory", 
                "p_state_clk_gate_min": 1000, 
                "power_model": [], 
                "conf_table_reported": false, 
                "path": "system.acctest.grayscale0_spm", 
                "write_on_valid": true, 
                "name": "grayscale0_spm", 
                "p_state_clk_gate_bins": 20, 
                "kvm_map": true, 
                "latency_var": 0, 
                "range": "620757024:620937248", 
                "read_on_invalid": false
            }, 
            "convolution0_spm": {
                "bandwidth": "78.000000", 
                "cxx_class": "ScratchpadMemory", 
                "null": false, 
                "port": {
                    "peer": "system.acctest.local_bus.master[4]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "latency": 1000, 
                "reset_on_scratchpad_read": false, 
                "in_addr_map": true, 
                "clk_domain": "system.clk_domain", 
                "ready_mode": false, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "spm_ports": {
                    "peer": [
                        "system.acctest.convolution0.spm[0]", 
                        "system.acctest.convolution0.spm[1]", 
                        "system.acctest.convolution0.spm[2]"
                    ], 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "type": "ScratchpadMemory", 
                "p_state_clk_gate_min": 1000, 
                "power_model": [], 
                "conf_table_reported": false, 
                "path": "system.acctest.convolution0_spm", 
                "write_on_valid": true, 
                "name": "convolution0_spm", 
                "p_state_clk_gate_bins": 20, 
                "kvm_map": true, 
                "latency_var": 0, 
                "range": "570425376:570622084", 
                "read_on_invalid": false
            }, 
            "mem2cls": {
                "ranges": [
                    "553648128:721420287"
                ], 
                "slave": {
                    "peer": "system.membus.master[7]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "name": "mem2cls", 
                "p_state_clk_gate_min": 1000, 
                "p_state_clk_gate_bins": 20, 
                "cxx_class": "Bridge", 
                "req_size": 16, 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "delay": 1000, 
                "eventq_index": 0, 
                "master": {
                    "peer": "system.acctest.local_bus.slave[0]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.acctest.mem2cls", 
                "resp_size": 16, 
                "type": "Bridge"
            }, 
            "isp0_dma": {
                "system": "system", 
                "pio": {
                    "peer": "system.acctest.local_bus.master[32]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "max_pending": 8, 
                "cxx_class": "NoncoherentDma", 
                "pio_addr": 654311431, 
                "pio_delay": 100000, 
                "devicename": "noncoherent_dma", 
                "max_req_size": 64, 
                "clk_domain": "system.clk_domain", 
                "int_num": 74, 
                "gic": "system.realview.gic", 
                "cluster_dma": {
                    "peer": "system.acctest.local_bus.slave[22]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "NoncoherentDma", 
                "p_state_clk_gate_min": 1000, 
                "sid": 0, 
                "power_model": [], 
                "buffer_size": 1024, 
                "clock_period": 1, 
                "ssid": 0, 
                "dma": {
                    "peer": "system.acctest.coherency_bus.slave[10]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "name": "isp0_dma", 
                "p_state_clk_gate_bins": 20, 
                "pio_size": 21, 
                "path": "system.acctest.isp0_dma"
            }, 
            "grayscale0_dma": {
                "system": "system", 
                "pio": {
                    "peer": "system.acctest.local_bus.master[26]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "max_pending": 8, 
                "cxx_class": "NoncoherentDma", 
                "pio_addr": 620756999, 
                "pio_delay": 100000, 
                "devicename": "noncoherent_dma", 
                "max_req_size": 64, 
                "clk_domain": "system.clk_domain", 
                "int_num": 72, 
                "gic": "system.realview.gic", 
                "cluster_dma": {
                    "peer": "system.acctest.local_bus.slave[18]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "NoncoherentDma", 
                "p_state_clk_gate_min": 1000, 
                "sid": 0, 
                "power_model": [], 
                "buffer_size": 1024, 
                "clock_period": 1, 
                "ssid": 0, 
                "dma": {
                    "peer": "system.acctest.coherency_bus.slave[8]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "name": "grayscale0_dma", 
                "p_state_clk_gate_bins": 20, 
                "pio_size": 21, 
                "path": "system.acctest.grayscale0_dma"
            }, 
            "convolution0": {
                "llvm_interface": {
                    "FU_fp_dp_adder": -1, 
                    "cxx_class": "LLVMInterface", 
                    "FU_pipelined": 1, 
                    "FU_int_multiplier": -1, 
                    "FU_counter": -1, 
                    "FU_int_bit": -1, 
                    "eventq_index": 0, 
                    "in_file": "/u/sgupta45/gem5-SALAM/benchmarks/scheduler/hw/convolution0.ll", 
                    "FU_int_adder": -1, 
                    "FU_fp_sp_adder": -1, 
                    "FU_int_shifter": -1, 
                    "sched_threshold": 10000, 
                    "FU_fp_dp_divider": -1, 
                    "FU_fp_sp_multiplier": -1, 
                    "path": "system.acctest.convolution0.llvm_interface", 
                    "clock_period": 1, 
                    "cycles": {
                        "load": 0, 
                        "fsub": 5, 
                        "fence": 1, 
                        "ptrtoint": 1, 
                        "addrspacecast": 1, 
                        "catchpad": 1, 
                        "lshr": 1, 
                        "alloca": 1, 
                        "cxx_class": "CycleCounts", 
                        "indirectbr": 1, 
                        "bitcast": 1, 
                        "unreachable": 1, 
                        "or_inst": 1, 
                        "select": 1, 
                        "extractelement": 1, 
                        "switch_inst": 1, 
                        "frem": 16, 
                        "extractvalue": 1, 
                        "ret": 1, 
                        "phi": 0, 
                        "add": 1, 
                        "eventq_index": 0, 
                        "fadd": 5, 
                        "call": 1, 
                        "trunc": 0, 
                        "type": "CycleCounts", 
                        "store": 0, 
                        "insertvalue": 1, 
                        "fpext": 1, 
                        "gep": 0, 
                        "srem": 1, 
                        "and_inst": 1, 
                        "resume": 1, 
                        "fptrunc": 1, 
                        "landingpad": 1, 
                        "urem": 1, 
                        "sext": 0, 
                        "uitofp": 1, 
                        "br": 0, 
                        "cmpxchg": 1, 
                        "path": "system.acctest.convolution0.llvm_interface.cycles", 
                        "atomicrmw": 1, 
                        "icmp": 0, 
                        "invoke": 1, 
                        "sub": 1, 
                        "insertelement": 1, 
                        "fmul": 4, 
                        "name": "cycles", 
                        "inttoptr": 1, 
                        "fptosi": 1, 
                        "sdiv": 1, 
                        "vaarg": 1, 
                        "xor_inst": 1, 
                        "counter": 1, 
                        "fcmp": 1, 
                        "shufflevector": 1, 
                        "fdiv": 16, 
                        "mul": 1, 
                        "fptoui": 1, 
                        "udiv": 1, 
                        "zext": 0, 
                        "shl": 1, 
                        "ashr": 1
                    }, 
                    "FU_fp_dp_multiplier": -1, 
                    "name": "llvm_interface", 
                    "type": "LLVMInterface", 
                    "FU_fp_sp_divider": -1, 
                    "lockstep_mode": false, 
                    "FU_conversion": -1, 
                    "comm_int": "system.acctest.convolution0", 
                    "FU_clock_period": 1, 
                    "FU_GEP": -1, 
                    "FU_compare": -1
                }, 
                "pio": {
                    "peer": "system.acctest.local_bus.master[3]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "config_size": 0, 
                "system": "system", 
                "spm": {
                    "peer": [
                        "system.acctest.convolution0_spm.spm_ports[0]", 
                        "system.acctest.convolution0_spm.spm_ports[1]", 
                        "system.acctest.convolution0_spm.spm_ports[2]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "cxx_class": "CommInterface", 
                "pio_addr": 570622103, 
                "enable_debug_msgs": false, 
                "devicename": "convolution0", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "int_num": 65, 
                "gic": "system.realview.gic", 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "CommInterface", 
                "cache_line_size": 64, 
                "p_state_clk_gate_min": 1000, 
                "local": {
                    "peer": [
                        "system.acctest.local_bus.slave[3]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "power_model": [], 
                "premap_data": false, 
                "flags_size": 1, 
                "path": "system.acctest.convolution0", 
                "data_bases": [
                    0
                ], 
                "name": "convolution0", 
                "p_state_clk_gate_bins": 20, 
                "reset_spm": true, 
                "pio_size": 57, 
                "clock_period": 1
            }, 
            "convolution1": {
                "llvm_interface": {
                    "FU_fp_dp_adder": -1, 
                    "cxx_class": "LLVMInterface", 
                    "FU_pipelined": 1, 
                    "FU_int_multiplier": -1, 
                    "FU_counter": -1, 
                    "FU_int_bit": -1, 
                    "eventq_index": 0, 
                    "in_file": "/u/sgupta45/gem5-SALAM/benchmarks/scheduler/hw/convolution1.ll", 
                    "FU_int_adder": -1, 
                    "FU_fp_sp_adder": -1, 
                    "FU_int_shifter": -1, 
                    "sched_threshold": 10000, 
                    "FU_fp_dp_divider": -1, 
                    "FU_fp_sp_multiplier": -1, 
                    "path": "system.acctest.convolution1.llvm_interface", 
                    "clock_period": 1, 
                    "cycles": {
                        "load": 0, 
                        "fsub": 5, 
                        "fence": 1, 
                        "ptrtoint": 1, 
                        "addrspacecast": 1, 
                        "catchpad": 1, 
                        "lshr": 1, 
                        "alloca": 1, 
                        "cxx_class": "CycleCounts", 
                        "indirectbr": 1, 
                        "bitcast": 1, 
                        "unreachable": 1, 
                        "or_inst": 1, 
                        "select": 1, 
                        "extractelement": 1, 
                        "switch_inst": 1, 
                        "frem": 16, 
                        "extractvalue": 1, 
                        "ret": 1, 
                        "phi": 0, 
                        "add": 1, 
                        "eventq_index": 0, 
                        "fadd": 5, 
                        "call": 1, 
                        "trunc": 0, 
                        "type": "CycleCounts", 
                        "store": 0, 
                        "insertvalue": 1, 
                        "fpext": 1, 
                        "gep": 0, 
                        "srem": 1, 
                        "and_inst": 1, 
                        "resume": 1, 
                        "fptrunc": 1, 
                        "landingpad": 1, 
                        "urem": 1, 
                        "sext": 0, 
                        "uitofp": 1, 
                        "br": 0, 
                        "cmpxchg": 1, 
                        "path": "system.acctest.convolution1.llvm_interface.cycles", 
                        "atomicrmw": 1, 
                        "icmp": 0, 
                        "invoke": 1, 
                        "sub": 1, 
                        "insertelement": 1, 
                        "fmul": 4, 
                        "name": "cycles", 
                        "inttoptr": 1, 
                        "fptosi": 1, 
                        "sdiv": 1, 
                        "vaarg": 1, 
                        "xor_inst": 1, 
                        "counter": 1, 
                        "fcmp": 1, 
                        "shufflevector": 1, 
                        "fdiv": 16, 
                        "mul": 1, 
                        "fptoui": 1, 
                        "udiv": 1, 
                        "zext": 0, 
                        "shl": 1, 
                        "ashr": 1
                    }, 
                    "FU_fp_dp_multiplier": -1, 
                    "name": "llvm_interface", 
                    "type": "LLVMInterface", 
                    "FU_fp_sp_divider": -1, 
                    "lockstep_mode": false, 
                    "FU_conversion": -1, 
                    "comm_int": "system.acctest.convolution1", 
                    "FU_clock_period": 1, 
                    "FU_GEP": -1, 
                    "FU_compare": -1
                }, 
                "pio": {
                    "peer": "system.acctest.local_bus.master[6]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "config_size": 0, 
                "system": "system", 
                "spm": {
                    "peer": [
                        "system.acctest.convolution1_spm.spm_ports[0]", 
                        "system.acctest.convolution1_spm.spm_ports[1]", 
                        "system.acctest.convolution1_spm.spm_ports[2]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "cxx_class": "CommInterface", 
                "pio_addr": 571670679, 
                "enable_debug_msgs": false, 
                "devicename": "convolution1", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "int_num": 66, 
                "gic": "system.realview.gic", 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "CommInterface", 
                "cache_line_size": 64, 
                "p_state_clk_gate_min": 1000, 
                "local": {
                    "peer": [
                        "system.acctest.local_bus.slave[5]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "power_model": [], 
                "premap_data": false, 
                "flags_size": 1, 
                "path": "system.acctest.convolution1", 
                "data_bases": [
                    0
                ], 
                "name": "convolution1", 
                "p_state_clk_gate_bins": 20, 
                "reset_spm": true, 
                "pio_size": 57, 
                "clock_period": 1
            }, 
            "isp0_spm": {
                "bandwidth": "78.000000", 
                "cxx_class": "ScratchpadMemory", 
                "null": false, 
                "port": {
                    "peer": "system.acctest.local_bus.master[31]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "latency": 1000, 
                "reset_on_scratchpad_read": false, 
                "in_addr_map": true, 
                "clk_domain": "system.clk_domain", 
                "ready_mode": false, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "spm_ports": {
                    "peer": [
                        "system.acctest.isp0.spm[0]", 
                        "system.acctest.isp0.spm[1]", 
                        "system.acctest.isp0.spm[2]", 
                        "system.acctest.isp0.spm[3]", 
                        "system.acctest.isp0.spm[4]"
                    ], 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "type": "ScratchpadMemory", 
                "p_state_clk_gate_min": 1000, 
                "power_model": [], 
                "conf_table_reported": false, 
                "path": "system.acctest.isp0_spm", 
                "write_on_valid": true, 
                "name": "isp0_spm", 
                "p_state_clk_gate_bins": 20, 
                "kvm_map": true, 
                "latency_var": 0, 
                "range": "654311456:654426660", 
                "read_on_invalid": false
            }, 
            "coherency_bus": {
                "point_of_coherency": true, 
                "num_resp_layers": 0, 
                "system": "system", 
                "response_latency": 1, 
                "cxx_class": "CoherentXBar", 
                "max_routing_table_size": 512, 
                "forward_latency": 0, 
                "clk_domain": "system.clk_domain", 
                "max_outstanding_snoops": 512, 
                "point_of_unification": true, 
                "width": 16, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "master": {
                    "peer": [
                        "system.membus.slave[7]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "type": "CoherentXBar", 
                "frontend_latency": 1, 
                "slave": {
                    "peer": [
                        "system.acctest.canny_non_max0_dma.dma", 
                        "system.acctest.convolution0_dma.dma", 
                        "system.acctest.convolution1_dma.dma", 
                        "system.acctest.edge_tracking0_dma.dma", 
                        "system.acctest.elem_matrix0_dma.dma", 
                        "system.acctest.elem_matrix1_dma.dma", 
                        "system.acctest.elem_matrix2_dma.dma", 
                        "system.acctest.elem_matrix3_dma.dma", 
                        "system.acctest.grayscale0_dma.dma", 
                        "system.acctest.harris_non_max0_dma.dma", 
                        "system.acctest.isp0_dma.dma"
                    ], 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "p_state_clk_gate_min": 1000, 
                "snoop_filter": {
                    "name": "snoop_filter", 
                    "system": "system", 
                    "max_capacity": 8388608, 
                    "eventq_index": 0, 
                    "cxx_class": "SnoopFilter", 
                    "path": "system.acctest.coherency_bus.snoop_filter", 
                    "type": "SnoopFilter", 
                    "lookup_latency": 1
                }, 
                "power_model": [], 
                "num_req_layers": 0, 
                "path": "system.acctest.coherency_bus", 
                "snoop_response_latency": 4, 
                "name": "coherency_bus", 
                "p_state_clk_gate_bins": 20, 
                "use_default_range": false
            }, 
            "system": "system", 
            "elem_matrix0_dma": {
                "system": "system", 
                "pio": {
                    "peer": "system.acctest.local_bus.master[14]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "max_pending": 8, 
                "cxx_class": "NoncoherentDma", 
                "pio_addr": 603979783, 
                "pio_delay": 100000, 
                "devicename": "noncoherent_dma", 
                "max_req_size": 64, 
                "clk_domain": "system.clk_domain", 
                "int_num": 68, 
                "gic": "system.realview.gic", 
                "cluster_dma": {
                    "peer": "system.acctest.local_bus.slave[10]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "NoncoherentDma", 
                "p_state_clk_gate_min": 1000, 
                "sid": 0, 
                "power_model": [], 
                "buffer_size": 1024, 
                "clock_period": 1, 
                "ssid": 0, 
                "dma": {
                    "peer": "system.acctest.coherency_bus.slave[4]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "name": "elem_matrix0_dma", 
                "p_state_clk_gate_bins": 20, 
                "pio_size": 21, 
                "path": "system.acctest.elem_matrix0_dma"
            }, 
            "eventq_index": 0, 
            "grayscale0": {
                "llvm_interface": {
                    "FU_fp_dp_adder": -1, 
                    "cxx_class": "LLVMInterface", 
                    "FU_pipelined": 1, 
                    "FU_int_multiplier": -1, 
                    "FU_counter": -1, 
                    "FU_int_bit": -1, 
                    "eventq_index": 0, 
                    "in_file": "/u/sgupta45/gem5-SALAM/benchmarks/scheduler/hw/grayscale0.ll", 
                    "FU_int_adder": -1, 
                    "FU_fp_sp_adder": -1, 
                    "FU_int_shifter": -1, 
                    "sched_threshold": 10000, 
                    "FU_fp_dp_divider": -1, 
                    "FU_fp_sp_multiplier": -1, 
                    "path": "system.acctest.grayscale0.llvm_interface", 
                    "clock_period": 1, 
                    "cycles": {
                        "load": 0, 
                        "fsub": 5, 
                        "fence": 1, 
                        "ptrtoint": 1, 
                        "addrspacecast": 1, 
                        "catchpad": 1, 
                        "lshr": 1, 
                        "alloca": 1, 
                        "cxx_class": "CycleCounts", 
                        "indirectbr": 1, 
                        "bitcast": 1, 
                        "unreachable": 1, 
                        "or_inst": 1, 
                        "select": 1, 
                        "extractelement": 1, 
                        "switch_inst": 1, 
                        "frem": 16, 
                        "extractvalue": 1, 
                        "ret": 1, 
                        "phi": 0, 
                        "add": 1, 
                        "eventq_index": 0, 
                        "fadd": 5, 
                        "call": 1, 
                        "trunc": 0, 
                        "type": "CycleCounts", 
                        "store": 0, 
                        "insertvalue": 1, 
                        "fpext": 1, 
                        "gep": 0, 
                        "srem": 1, 
                        "and_inst": 1, 
                        "resume": 1, 
                        "fptrunc": 1, 
                        "landingpad": 1, 
                        "urem": 1, 
                        "sext": 0, 
                        "uitofp": 1, 
                        "br": 0, 
                        "cmpxchg": 1, 
                        "path": "system.acctest.grayscale0.llvm_interface.cycles", 
                        "atomicrmw": 1, 
                        "icmp": 0, 
                        "invoke": 1, 
                        "sub": 1, 
                        "insertelement": 1, 
                        "fmul": 4, 
                        "name": "cycles", 
                        "inttoptr": 1, 
                        "fptosi": 1, 
                        "sdiv": 1, 
                        "vaarg": 1, 
                        "xor_inst": 1, 
                        "counter": 1, 
                        "fcmp": 1, 
                        "shufflevector": 1, 
                        "fdiv": 16, 
                        "mul": 1, 
                        "fptoui": 1, 
                        "udiv": 1, 
                        "zext": 0, 
                        "shl": 1, 
                        "ashr": 1
                    }, 
                    "FU_fp_dp_multiplier": -1, 
                    "name": "llvm_interface", 
                    "type": "LLVMInterface", 
                    "FU_fp_sp_divider": -1, 
                    "lockstep_mode": false, 
                    "FU_conversion": -1, 
                    "comm_int": "system.acctest.grayscale0", 
                    "FU_clock_period": 1, 
                    "FU_GEP": -1, 
                    "FU_compare": -1
                }, 
                "pio": {
                    "peer": "system.acctest.local_bus.master[24]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "config_size": 0, 
                "system": "system", 
                "spm": {
                    "peer": [
                        "system.acctest.grayscale0_spm.spm_ports[0]", 
                        "system.acctest.grayscale0_spm.spm_ports[1]", 
                        "system.acctest.grayscale0_spm.spm_ports[2]", 
                        "system.acctest.grayscale0_spm.spm_ports[3]", 
                        "system.acctest.grayscale0_spm.spm_ports[4]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "cxx_class": "CommInterface", 
                "pio_addr": 620937255, 
                "enable_debug_msgs": false, 
                "devicename": "grayscale0", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "int_num": 72, 
                "gic": "system.realview.gic", 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "CommInterface", 
                "cache_line_size": 64, 
                "p_state_clk_gate_min": 1000, 
                "local": {
                    "peer": [
                        "system.acctest.local_bus.slave[17]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "power_model": [], 
                "premap_data": false, 
                "flags_size": 1, 
                "path": "system.acctest.grayscale0", 
                "data_bases": [
                    0
                ], 
                "name": "grayscale0", 
                "p_state_clk_gate_bins": 20, 
                "reset_spm": true, 
                "pio_size": 17, 
                "clock_period": 1
            }, 
            "convolution0_dma": {
                "system": "system", 
                "pio": {
                    "peer": "system.acctest.local_bus.master[5]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "max_pending": 8, 
                "cxx_class": "NoncoherentDma", 
                "pio_addr": 570425351, 
                "pio_delay": 100000, 
                "devicename": "noncoherent_dma", 
                "max_req_size": 64, 
                "clk_domain": "system.clk_domain", 
                "int_num": 65, 
                "gic": "system.realview.gic", 
                "cluster_dma": {
                    "peer": "system.acctest.local_bus.slave[4]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "NoncoherentDma", 
                "p_state_clk_gate_min": 1000, 
                "sid": 0, 
                "power_model": [], 
                "buffer_size": 1024, 
                "clock_period": 1, 
                "ssid": 0, 
                "dma": {
                    "peer": "system.acctest.coherency_bus.slave[1]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "name": "convolution0_dma", 
                "p_state_clk_gate_bins": 20, 
                "pio_size": 21, 
                "path": "system.acctest.convolution0_dma"
            }, 
            "external_range_low_max": 788529151, 
            "type": "AccCluster", 
            "canny_non_max0": {
                "llvm_interface": {
                    "FU_fp_dp_adder": -1, 
                    "cxx_class": "LLVMInterface", 
                    "FU_pipelined": 1, 
                    "FU_int_multiplier": -1, 
                    "FU_counter": -1, 
                    "FU_int_bit": -1, 
                    "eventq_index": 0, 
                    "in_file": "/u/sgupta45/gem5-SALAM/benchmarks/scheduler/hw/canny_non_max0.ll", 
                    "FU_int_adder": -1, 
                    "FU_fp_sp_adder": -1, 
                    "FU_int_shifter": -1, 
                    "sched_threshold": 10000, 
                    "FU_fp_dp_divider": -1, 
                    "FU_fp_sp_multiplier": -1, 
                    "path": "system.acctest.canny_non_max0.llvm_interface", 
                    "clock_period": 1, 
                    "cycles": {
                        "load": 0, 
                        "fsub": 5, 
                        "fence": 1, 
                        "ptrtoint": 1, 
                        "addrspacecast": 1, 
                        "catchpad": 1, 
                        "lshr": 1, 
                        "alloca": 1, 
                        "cxx_class": "CycleCounts", 
                        "indirectbr": 1, 
                        "bitcast": 1, 
                        "unreachable": 1, 
                        "or_inst": 1, 
                        "select": 1, 
                        "extractelement": 1, 
                        "switch_inst": 1, 
                        "frem": 16, 
                        "extractvalue": 1, 
                        "ret": 1, 
                        "phi": 0, 
                        "add": 1, 
                        "eventq_index": 0, 
                        "fadd": 5, 
                        "call": 1, 
                        "trunc": 0, 
                        "type": "CycleCounts", 
                        "store": 0, 
                        "insertvalue": 1, 
                        "fpext": 1, 
                        "gep": 0, 
                        "srem": 1, 
                        "and_inst": 1, 
                        "resume": 1, 
                        "fptrunc": 1, 
                        "landingpad": 1, 
                        "urem": 1, 
                        "sext": 0, 
                        "uitofp": 1, 
                        "br": 0, 
                        "cmpxchg": 1, 
                        "path": "system.acctest.canny_non_max0.llvm_interface.cycles", 
                        "atomicrmw": 1, 
                        "icmp": 0, 
                        "invoke": 1, 
                        "sub": 1, 
                        "insertelement": 1, 
                        "fmul": 4, 
                        "name": "cycles", 
                        "inttoptr": 1, 
                        "fptosi": 1, 
                        "sdiv": 1, 
                        "vaarg": 1, 
                        "xor_inst": 1, 
                        "counter": 1, 
                        "fcmp": 1, 
                        "shufflevector": 1, 
                        "fdiv": 16, 
                        "mul": 1, 
                        "fptoui": 1, 
                        "udiv": 1, 
                        "zext": 0, 
                        "shl": 1, 
                        "ashr": 1
                    }, 
                    "FU_fp_dp_multiplier": -1, 
                    "name": "llvm_interface", 
                    "type": "LLVMInterface", 
                    "FU_fp_sp_divider": -1, 
                    "lockstep_mode": false, 
                    "FU_conversion": -1, 
                    "comm_int": "system.acctest.canny_non_max0", 
                    "FU_clock_period": 1, 
                    "FU_GEP": -1, 
                    "FU_compare": -1
                }, 
                "pio": {
                    "peer": "system.acctest.local_bus.master[0]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "config_size": 0, 
                "system": "system", 
                "spm": {
                    "peer": [
                        "system.acctest.canny_non_max0_spm.spm_ports[0]", 
                        "system.acctest.canny_non_max0_spm.spm_ports[1]", 
                        "system.acctest.canny_non_max0_spm.spm_ports[2]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "cxx_class": "CommInterface", 
                "pio_addr": 553910311, 
                "enable_debug_msgs": false, 
                "devicename": "canny_non_max0", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "int_num": 64, 
                "gic": "system.realview.gic", 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "CommInterface", 
                "cache_line_size": 64, 
                "p_state_clk_gate_min": 1000, 
                "local": {
                    "peer": [
                        "system.acctest.local_bus.slave[1]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "power_model": [], 
                "premap_data": false, 
                "flags_size": 1, 
                "path": "system.acctest.canny_non_max0", 
                "data_bases": [
                    0
                ], 
                "name": "canny_non_max0", 
                "p_state_clk_gate_bins": 20, 
                "reset_spm": true, 
                "pio_size": 25, 
                "clock_period": 1
            }, 
            "elem_matrix0_spm": {
                "bandwidth": "78.000000", 
                "cxx_class": "ScratchpadMemory", 
                "null": false, 
                "port": {
                    "peer": "system.acctest.local_bus.master[13]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "latency": 1000, 
                "reset_on_scratchpad_read": false, 
                "in_addr_map": true, 
                "clk_domain": "system.clk_domain", 
                "ready_mode": false, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "spm_ports": {
                    "peer": [
                        "system.acctest.elem_matrix0.spm[0]", 
                        "system.acctest.elem_matrix0.spm[1]", 
                        "system.acctest.elem_matrix0.spm[2]"
                    ], 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "type": "ScratchpadMemory", 
                "p_state_clk_gate_min": 1000, 
                "power_model": [], 
                "conf_table_reported": false, 
                "path": "system.acctest.elem_matrix0_spm", 
                "write_on_valid": true, 
                "name": "elem_matrix0_spm", 
                "p_state_clk_gate_bins": 20, 
                "kvm_map": true, 
                "latency_var": 0, 
                "range": "603979808:604241952", 
                "read_on_invalid": false
            }, 
            "external_range_low_min": 0, 
            "local_bus": {
                "num_req_layers": 0, 
                "forward_latency": 0, 
                "slave": {
                    "peer": [
                        "system.acctest.mem2cls.master", 
                        "system.acctest.canny_non_max0.local[0]", 
                        "system.acctest.canny_non_max0_dma.cluster_dma", 
                        "system.acctest.convolution0.local[0]", 
                        "system.acctest.convolution0_dma.cluster_dma", 
                        "system.acctest.convolution1.local[0]", 
                        "system.acctest.convolution1_dma.cluster_dma", 
                        "system.acctest.edge_tracking0.local[0]", 
                        "system.acctest.edge_tracking0_dma.cluster_dma", 
                        "system.acctest.elem_matrix0.local[0]", 
                        "system.acctest.elem_matrix0_dma.cluster_dma", 
                        "system.acctest.elem_matrix1.local[0]", 
                        "system.acctest.elem_matrix1_dma.cluster_dma", 
                        "system.acctest.elem_matrix2.local[0]", 
                        "system.acctest.elem_matrix2_dma.cluster_dma", 
                        "system.acctest.elem_matrix3.local[0]", 
                        "system.acctest.elem_matrix3_dma.cluster_dma", 
                        "system.acctest.grayscale0.local[0]", 
                        "system.acctest.grayscale0_dma.cluster_dma", 
                        "system.acctest.harris_non_max0.local[0]", 
                        "system.acctest.harris_non_max0_dma.cluster_dma", 
                        "system.acctest.isp0.local[0]", 
                        "system.acctest.isp0_dma.cluster_dma"
                    ], 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "name": "local_bus", 
                "p_state_clk_gate_min": 1000, 
                "p_state_clk_gate_bins": 20, 
                "cxx_class": "NoncoherentXBar", 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "num_resp_layers": 0, 
                "width": 16, 
                "eventq_index": 0, 
                "master": {
                    "peer": [
                        "system.acctest.canny_non_max0.pio", 
                        "system.acctest.canny_non_max0_spm.port", 
                        "system.acctest.canny_non_max0_dma.pio", 
                        "system.acctest.convolution0.pio", 
                        "system.acctest.convolution0_spm.port", 
                        "system.acctest.convolution0_dma.pio", 
                        "system.acctest.convolution1.pio", 
                        "system.acctest.convolution1_spm.port", 
                        "system.acctest.convolution1_dma.pio", 
                        "system.acctest.edge_tracking0.pio", 
                        "system.acctest.edge_tracking0_spm.port", 
                        "system.acctest.edge_tracking0_dma.pio", 
                        "system.acctest.elem_matrix0.pio", 
                        "system.acctest.elem_matrix0_spm.port", 
                        "system.acctest.elem_matrix0_dma.pio", 
                        "system.acctest.elem_matrix1.pio", 
                        "system.acctest.elem_matrix1_spm.port", 
                        "system.acctest.elem_matrix1_dma.pio", 
                        "system.acctest.elem_matrix2.pio", 
                        "system.acctest.elem_matrix2_spm.port", 
                        "system.acctest.elem_matrix2_dma.pio", 
                        "system.acctest.elem_matrix3.pio", 
                        "system.acctest.elem_matrix3_spm.port", 
                        "system.acctest.elem_matrix3_dma.pio", 
                        "system.acctest.grayscale0.pio", 
                        "system.acctest.grayscale0_spm.port", 
                        "system.acctest.grayscale0_dma.pio", 
                        "system.acctest.harris_non_max0.pio", 
                        "system.acctest.harris_non_max0_spm.port", 
                        "system.acctest.harris_non_max0_dma.pio", 
                        "system.acctest.isp0.pio", 
                        "system.acctest.isp0_spm.port", 
                        "system.acctest.isp0_dma.pio"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "response_latency": 1, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.acctest.local_bus", 
                "type": "NoncoherentXBar", 
                "use_default_range": false, 
                "frontend_latency": 1
            }, 
            "external_range_hi_max": 4294967295, 
            "convolution1_spm": {
                "bandwidth": "78.000000", 
                "cxx_class": "ScratchpadMemory", 
                "null": false, 
                "port": {
                    "peer": "system.acctest.local_bus.master[7]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "latency": 1000, 
                "reset_on_scratchpad_read": false, 
                "in_addr_map": true, 
                "clk_domain": "system.clk_domain", 
                "ready_mode": false, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "spm_ports": {
                    "peer": [
                        "system.acctest.convolution1.spm[0]", 
                        "system.acctest.convolution1.spm[1]", 
                        "system.acctest.convolution1.spm[2]"
                    ], 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "type": "ScratchpadMemory", 
                "p_state_clk_gate_min": 1000, 
                "power_model": [], 
                "conf_table_reported": false, 
                "path": "system.acctest.convolution1_spm", 
                "write_on_valid": true, 
                "name": "convolution1_spm", 
                "p_state_clk_gate_bins": 20, 
                "kvm_map": true, 
                "latency_var": 0, 
                "range": "571473952:571670660", 
                "read_on_invalid": false
            }, 
            "elem_matrix3_dma": {
                "system": "system", 
                "pio": {
                    "peer": "system.acctest.local_bus.master[23]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "max_pending": 8, 
                "cxx_class": "NoncoherentDma", 
                "pio_addr": 607125511, 
                "pio_delay": 100000, 
                "devicename": "noncoherent_dma", 
                "max_req_size": 64, 
                "clk_domain": "system.clk_domain", 
                "int_num": 71, 
                "gic": "system.realview.gic", 
                "cluster_dma": {
                    "peer": "system.acctest.local_bus.slave[16]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "NoncoherentDma", 
                "p_state_clk_gate_min": 1000, 
                "sid": 0, 
                "power_model": [], 
                "buffer_size": 1024, 
                "clock_period": 1, 
                "ssid": 0, 
                "dma": {
                    "peer": "system.acctest.coherency_bus.slave[7]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "name": "elem_matrix3_dma", 
                "p_state_clk_gate_bins": 20, 
                "pio_size": 21, 
                "path": "system.acctest.elem_matrix3_dma"
            }, 
            "elem_matrix1": {
                "llvm_interface": {
                    "FU_fp_dp_adder": -1, 
                    "cxx_class": "LLVMInterface", 
                    "FU_pipelined": 1, 
                    "FU_int_multiplier": -1, 
                    "FU_counter": -1, 
                    "FU_int_bit": -1, 
                    "eventq_index": 0, 
                    "in_file": "/u/sgupta45/gem5-SALAM/benchmarks/scheduler/hw/elem_matrix1.ll", 
                    "FU_int_adder": -1, 
                    "FU_fp_sp_adder": -1, 
                    "FU_int_shifter": -1, 
                    "sched_threshold": 10000, 
                    "FU_fp_dp_divider": -1, 
                    "FU_fp_sp_multiplier": -1, 
                    "path": "system.acctest.elem_matrix1.llvm_interface", 
                    "clock_period": 1, 
                    "cycles": {
                        "load": 0, 
                        "fsub": 5, 
                        "fence": 1, 
                        "ptrtoint": 1, 
                        "addrspacecast": 1, 
                        "catchpad": 1, 
                        "lshr": 1, 
                        "alloca": 1, 
                        "cxx_class": "CycleCounts", 
                        "indirectbr": 1, 
                        "bitcast": 1, 
                        "unreachable": 1, 
                        "or_inst": 1, 
                        "select": 1, 
                        "extractelement": 1, 
                        "switch_inst": 1, 
                        "frem": 16, 
                        "extractvalue": 1, 
                        "ret": 1, 
                        "phi": 0, 
                        "add": 1, 
                        "eventq_index": 0, 
                        "fadd": 5, 
                        "call": 1, 
                        "trunc": 0, 
                        "type": "CycleCounts", 
                        "store": 0, 
                        "insertvalue": 1, 
                        "fpext": 1, 
                        "gep": 0, 
                        "srem": 1, 
                        "and_inst": 1, 
                        "resume": 1, 
                        "fptrunc": 1, 
                        "landingpad": 1, 
                        "urem": 1, 
                        "sext": 0, 
                        "uitofp": 1, 
                        "br": 0, 
                        "cmpxchg": 1, 
                        "path": "system.acctest.elem_matrix1.llvm_interface.cycles", 
                        "atomicrmw": 1, 
                        "icmp": 0, 
                        "invoke": 1, 
                        "sub": 1, 
                        "insertelement": 1, 
                        "fmul": 4, 
                        "name": "cycles", 
                        "inttoptr": 1, 
                        "fptosi": 1, 
                        "sdiv": 1, 
                        "vaarg": 1, 
                        "xor_inst": 1, 
                        "counter": 1, 
                        "fcmp": 1, 
                        "shufflevector": 1, 
                        "fdiv": 16, 
                        "mul": 1, 
                        "fptoui": 1, 
                        "udiv": 1, 
                        "zext": 0, 
                        "shl": 1, 
                        "ashr": 1
                    }, 
                    "FU_fp_dp_multiplier": -1, 
                    "name": "llvm_interface", 
                    "type": "LLVMInterface", 
                    "FU_fp_sp_divider": -1, 
                    "lockstep_mode": false, 
                    "FU_conversion": -1, 
                    "comm_int": "system.acctest.elem_matrix1", 
                    "FU_clock_period": 1, 
                    "FU_GEP": -1, 
                    "FU_compare": -1
                }, 
                "pio": {
                    "peer": "system.acctest.local_bus.master[15]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "config_size": 0, 
                "system": "system", 
                "spm": {
                    "peer": [
                        "system.acctest.elem_matrix1_spm.spm_ports[0]", 
                        "system.acctest.elem_matrix1_spm.spm_ports[1]", 
                        "system.acctest.elem_matrix1_spm.spm_ports[2]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "cxx_class": "CommInterface", 
                "pio_addr": 605290535, 
                "enable_debug_msgs": false, 
                "devicename": "elem_matrix1", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "int_num": 69, 
                "gic": "system.realview.gic", 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "CommInterface", 
                "cache_line_size": 64, 
                "p_state_clk_gate_min": 1000, 
                "local": {
                    "peer": [
                        "system.acctest.local_bus.slave[11]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "power_model": [], 
                "premap_data": false, 
                "flags_size": 1, 
                "path": "system.acctest.elem_matrix1", 
                "data_bases": [
                    0
                ], 
                "name": "elem_matrix1", 
                "p_state_clk_gate_bins": 20, 
                "reset_spm": true, 
                "pio_size": 57, 
                "clock_period": 1
            }, 
            "local_range_min": 788529152, 
            "edge_tracking0_spm": {
                "bandwidth": "78.000000", 
                "cxx_class": "ScratchpadMemory", 
                "null": false, 
                "port": {
                    "peer": "system.acctest.local_bus.master[10]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "latency": 1000, 
                "reset_on_scratchpad_read": false, 
                "in_addr_map": true, 
                "clk_domain": "system.clk_domain", 
                "ready_mode": false, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "spm_ports": {
                    "peer": [
                        "system.acctest.edge_tracking0.spm[0]", 
                        "system.acctest.edge_tracking0.spm[1]"
                    ], 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "type": "ScratchpadMemory", 
                "p_state_clk_gate_min": 1000, 
                "power_model": [], 
                "conf_table_reported": false, 
                "path": "system.acctest.edge_tracking0_spm", 
                "write_on_valid": true, 
                "name": "edge_tracking0_spm", 
                "p_state_clk_gate_bins": 20, 
                "kvm_map": true, 
                "latency_var": 0, 
                "range": "587202592:587301024", 
                "read_on_invalid": false
            }, 
            "path": "system.acctest", 
            "elem_matrix1_dma": {
                "system": "system", 
                "pio": {
                    "peer": "system.acctest.local_bus.master[17]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "max_pending": 8, 
                "cxx_class": "NoncoherentDma", 
                "pio_addr": 605028359, 
                "pio_delay": 100000, 
                "devicename": "noncoherent_dma", 
                "max_req_size": 64, 
                "clk_domain": "system.clk_domain", 
                "int_num": 69, 
                "gic": "system.realview.gic", 
                "cluster_dma": {
                    "peer": "system.acctest.local_bus.slave[12]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "NoncoherentDma", 
                "p_state_clk_gate_min": 1000, 
                "sid": 0, 
                "power_model": [], 
                "buffer_size": 1024, 
                "clock_period": 1, 
                "ssid": 0, 
                "dma": {
                    "peer": "system.acctest.coherency_bus.slave[5]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "name": "elem_matrix1_dma", 
                "p_state_clk_gate_bins": 20, 
                "pio_size": 21, 
                "path": "system.acctest.elem_matrix1_dma"
            }, 
            "canny_non_max0_spm": {
                "bandwidth": "78.000000", 
                "cxx_class": "ScratchpadMemory", 
                "null": false, 
                "port": {
                    "peer": "system.acctest.local_bus.master[1]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "latency": 1000, 
                "reset_on_scratchpad_read": false, 
                "in_addr_map": true, 
                "clk_domain": "system.clk_domain", 
                "ready_mode": false, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "spm_ports": {
                    "peer": [
                        "system.acctest.canny_non_max0.spm[0]", 
                        "system.acctest.canny_non_max0.spm[1]", 
                        "system.acctest.canny_non_max0.spm[2]"
                    ], 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "type": "ScratchpadMemory", 
                "p_state_clk_gate_min": 1000, 
                "power_model": [], 
                "conf_table_reported": false, 
                "path": "system.acctest.canny_non_max0_spm", 
                "write_on_valid": true, 
                "name": "canny_non_max0_spm", 
                "p_state_clk_gate_bins": 20, 
                "kvm_map": true, 
                "latency_var": 0, 
                "range": "553648160:553910304", 
                "read_on_invalid": false
            }, 
            "elem_matrix2": {
                "llvm_interface": {
                    "FU_fp_dp_adder": -1, 
                    "cxx_class": "LLVMInterface", 
                    "FU_pipelined": 1, 
                    "FU_int_multiplier": -1, 
                    "FU_counter": -1, 
                    "FU_int_bit": -1, 
                    "eventq_index": 0, 
                    "in_file": "/u/sgupta45/gem5-SALAM/benchmarks/scheduler/hw/elem_matrix2.ll", 
                    "FU_int_adder": -1, 
                    "FU_fp_sp_adder": -1, 
                    "FU_int_shifter": -1, 
                    "sched_threshold": 10000, 
                    "FU_fp_dp_divider": -1, 
                    "FU_fp_sp_multiplier": -1, 
                    "path": "system.acctest.elem_matrix2.llvm_interface", 
                    "clock_period": 1, 
                    "cycles": {
                        "load": 0, 
                        "fsub": 5, 
                        "fence": 1, 
                        "ptrtoint": 1, 
                        "addrspacecast": 1, 
                        "catchpad": 1, 
                        "lshr": 1, 
                        "alloca": 1, 
                        "cxx_class": "CycleCounts", 
                        "indirectbr": 1, 
                        "bitcast": 1, 
                        "unreachable": 1, 
                        "or_inst": 1, 
                        "select": 1, 
                        "extractelement": 1, 
                        "switch_inst": 1, 
                        "frem": 16, 
                        "extractvalue": 1, 
                        "ret": 1, 
                        "phi": 0, 
                        "add": 1, 
                        "eventq_index": 0, 
                        "fadd": 5, 
                        "call": 1, 
                        "trunc": 0, 
                        "type": "CycleCounts", 
                        "store": 0, 
                        "insertvalue": 1, 
                        "fpext": 1, 
                        "gep": 0, 
                        "srem": 1, 
                        "and_inst": 1, 
                        "resume": 1, 
                        "fptrunc": 1, 
                        "landingpad": 1, 
                        "urem": 1, 
                        "sext": 0, 
                        "uitofp": 1, 
                        "br": 0, 
                        "cmpxchg": 1, 
                        "path": "system.acctest.elem_matrix2.llvm_interface.cycles", 
                        "atomicrmw": 1, 
                        "icmp": 0, 
                        "invoke": 1, 
                        "sub": 1, 
                        "insertelement": 1, 
                        "fmul": 4, 
                        "name": "cycles", 
                        "inttoptr": 1, 
                        "fptosi": 1, 
                        "sdiv": 1, 
                        "vaarg": 1, 
                        "xor_inst": 1, 
                        "counter": 1, 
                        "fcmp": 1, 
                        "shufflevector": 1, 
                        "fdiv": 16, 
                        "mul": 1, 
                        "fptoui": 1, 
                        "udiv": 1, 
                        "zext": 0, 
                        "shl": 1, 
                        "ashr": 1
                    }, 
                    "FU_fp_dp_multiplier": -1, 
                    "name": "llvm_interface", 
                    "type": "LLVMInterface", 
                    "FU_fp_sp_divider": -1, 
                    "lockstep_mode": false, 
                    "FU_conversion": -1, 
                    "comm_int": "system.acctest.elem_matrix2", 
                    "FU_clock_period": 1, 
                    "FU_GEP": -1, 
                    "FU_compare": -1
                }, 
                "pio": {
                    "peer": "system.acctest.local_bus.master[18]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "config_size": 0, 
                "system": "system", 
                "spm": {
                    "peer": [
                        "system.acctest.elem_matrix2_spm.spm_ports[0]", 
                        "system.acctest.elem_matrix2_spm.spm_ports[1]", 
                        "system.acctest.elem_matrix2_spm.spm_ports[2]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "cxx_class": "CommInterface", 
                "pio_addr": 606339111, 
                "enable_debug_msgs": false, 
                "devicename": "elem_matrix2", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "int_num": 70, 
                "gic": "system.realview.gic", 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "CommInterface", 
                "cache_line_size": 64, 
                "p_state_clk_gate_min": 1000, 
                "local": {
                    "peer": [
                        "system.acctest.local_bus.slave[13]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "power_model": [], 
                "premap_data": false, 
                "flags_size": 1, 
                "path": "system.acctest.elem_matrix2", 
                "data_bases": [
                    0
                ], 
                "name": "elem_matrix2", 
                "p_state_clk_gate_bins": 20, 
                "reset_spm": true, 
                "pio_size": 57, 
                "clock_period": 1
            }, 
            "convolution1_dma": {
                "system": "system", 
                "pio": {
                    "peer": "system.acctest.local_bus.master[8]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "max_pending": 8, 
                "cxx_class": "NoncoherentDma", 
                "pio_addr": 571473927, 
                "pio_delay": 100000, 
                "devicename": "noncoherent_dma", 
                "max_req_size": 64, 
                "clk_domain": "system.clk_domain", 
                "int_num": 66, 
                "gic": "system.realview.gic", 
                "cluster_dma": {
                    "peer": "system.acctest.local_bus.slave[6]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "NoncoherentDma", 
                "p_state_clk_gate_min": 1000, 
                "sid": 0, 
                "power_model": [], 
                "buffer_size": 1024, 
                "clock_period": 1, 
                "ssid": 0, 
                "dma": {
                    "peer": "system.acctest.coherency_bus.slave[2]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "name": "convolution1_dma", 
                "p_state_clk_gate_bins": 20, 
                "pio_size": 21, 
                "path": "system.acctest.convolution1_dma"
            }, 
            "name": "acctest", 
            "elem_matrix1_spm": {
                "bandwidth": "78.000000", 
                "cxx_class": "ScratchpadMemory", 
                "null": false, 
                "port": {
                    "peer": "system.acctest.local_bus.master[16]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "latency": 1000, 
                "reset_on_scratchpad_read": false, 
                "in_addr_map": true, 
                "clk_domain": "system.clk_domain", 
                "ready_mode": false, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "spm_ports": {
                    "peer": [
                        "system.acctest.elem_matrix1.spm[0]", 
                        "system.acctest.elem_matrix1.spm[1]", 
                        "system.acctest.elem_matrix1.spm[2]"
                    ], 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "type": "ScratchpadMemory", 
                "p_state_clk_gate_min": 1000, 
                "power_model": [], 
                "conf_table_reported": false, 
                "path": "system.acctest.elem_matrix1_spm", 
                "write_on_valid": true, 
                "name": "elem_matrix1_spm", 
                "p_state_clk_gate_bins": 20, 
                "kvm_map": true, 
                "latency_var": 0, 
                "range": "605028384:605290528", 
                "read_on_invalid": false
            }, 
            "elem_matrix2_dma": {
                "system": "system", 
                "pio": {
                    "peer": "system.acctest.local_bus.master[20]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "max_pending": 8, 
                "cxx_class": "NoncoherentDma", 
                "pio_addr": 606076935, 
                "pio_delay": 100000, 
                "devicename": "noncoherent_dma", 
                "max_req_size": 64, 
                "clk_domain": "system.clk_domain", 
                "int_num": 70, 
                "gic": "system.realview.gic", 
                "cluster_dma": {
                    "peer": "system.acctest.local_bus.slave[14]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "NoncoherentDma", 
                "p_state_clk_gate_min": 1000, 
                "sid": 0, 
                "power_model": [], 
                "buffer_size": 1024, 
                "clock_period": 1, 
                "ssid": 0, 
                "dma": {
                    "peer": "system.acctest.coherency_bus.slave[6]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "name": "elem_matrix2_dma", 
                "p_state_clk_gate_bins": 20, 
                "pio_size": 21, 
                "path": "system.acctest.elem_matrix2_dma"
            }, 
            "local_range_max": 2147483647, 
            "harris_non_max0": {
                "llvm_interface": {
                    "FU_fp_dp_adder": -1, 
                    "cxx_class": "LLVMInterface", 
                    "FU_pipelined": 1, 
                    "FU_int_multiplier": -1, 
                    "FU_counter": -1, 
                    "FU_int_bit": -1, 
                    "eventq_index": 0, 
                    "in_file": "/u/sgupta45/gem5-SALAM/benchmarks/scheduler/hw/harris_non_max0.ll", 
                    "FU_int_adder": -1, 
                    "FU_fp_sp_adder": -1, 
                    "FU_int_shifter": -1, 
                    "sched_threshold": 10000, 
                    "FU_fp_dp_divider": -1, 
                    "FU_fp_sp_multiplier": -1, 
                    "path": "system.acctest.harris_non_max0.llvm_interface", 
                    "clock_period": 1, 
                    "cycles": {
                        "load": 0, 
                        "fsub": 5, 
                        "fence": 1, 
                        "ptrtoint": 1, 
                        "addrspacecast": 1, 
                        "catchpad": 1, 
                        "lshr": 1, 
                        "alloca": 1, 
                        "cxx_class": "CycleCounts", 
                        "indirectbr": 1, 
                        "bitcast": 1, 
                        "unreachable": 1, 
                        "or_inst": 1, 
                        "select": 1, 
                        "extractelement": 1, 
                        "switch_inst": 1, 
                        "frem": 16, 
                        "extractvalue": 1, 
                        "ret": 1, 
                        "phi": 0, 
                        "add": 1, 
                        "eventq_index": 0, 
                        "fadd": 5, 
                        "call": 1, 
                        "trunc": 0, 
                        "type": "CycleCounts", 
                        "store": 0, 
                        "insertvalue": 1, 
                        "fpext": 1, 
                        "gep": 0, 
                        "srem": 1, 
                        "and_inst": 1, 
                        "resume": 1, 
                        "fptrunc": 1, 
                        "landingpad": 1, 
                        "urem": 1, 
                        "sext": 0, 
                        "uitofp": 1, 
                        "br": 0, 
                        "cmpxchg": 1, 
                        "path": "system.acctest.harris_non_max0.llvm_interface.cycles", 
                        "atomicrmw": 1, 
                        "icmp": 0, 
                        "invoke": 1, 
                        "sub": 1, 
                        "insertelement": 1, 
                        "fmul": 4, 
                        "name": "cycles", 
                        "inttoptr": 1, 
                        "fptosi": 1, 
                        "sdiv": 1, 
                        "vaarg": 1, 
                        "xor_inst": 1, 
                        "counter": 1, 
                        "fcmp": 1, 
                        "shufflevector": 1, 
                        "fdiv": 16, 
                        "mul": 1, 
                        "fptoui": 1, 
                        "udiv": 1, 
                        "zext": 0, 
                        "shl": 1, 
                        "ashr": 1
                    }, 
                    "FU_fp_dp_multiplier": -1, 
                    "name": "llvm_interface", 
                    "type": "LLVMInterface", 
                    "FU_fp_sp_divider": -1, 
                    "lockstep_mode": false, 
                    "FU_conversion": -1, 
                    "comm_int": "system.acctest.harris_non_max0", 
                    "FU_clock_period": 1, 
                    "FU_GEP": -1, 
                    "FU_compare": -1
                }, 
                "pio": {
                    "peer": "system.acctest.local_bus.master[27]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "config_size": 0, 
                "system": "system", 
                "spm": {
                    "peer": [
                        "system.acctest.harris_non_max0_spm.spm_ports[0]", 
                        "system.acctest.harris_non_max0_spm.spm_ports[1]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "cxx_class": "CommInterface", 
                "pio_addr": 637730855, 
                "enable_debug_msgs": false, 
                "devicename": "harris_non_max0", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "int_num": 73, 
                "gic": "system.realview.gic", 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "CommInterface", 
                "cache_line_size": 64, 
                "p_state_clk_gate_min": 1000, 
                "local": {
                    "peer": [
                        "system.acctest.local_bus.slave[19]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "power_model": [], 
                "premap_data": false, 
                "flags_size": 1, 
                "path": "system.acctest.harris_non_max0", 
                "data_bases": [
                    0
                ], 
                "name": "harris_non_max0", 
                "p_state_clk_gate_bins": 20, 
                "reset_spm": true, 
                "pio_size": 25, 
                "clock_period": 1
            }, 
            "edge_tracking0_dma": {
                "system": "system", 
                "pio": {
                    "peer": "system.acctest.local_bus.master[11]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "max_pending": 8, 
                "cxx_class": "NoncoherentDma", 
                "pio_addr": 587202567, 
                "pio_delay": 100000, 
                "devicename": "noncoherent_dma", 
                "max_req_size": 64, 
                "clk_domain": "system.clk_domain", 
                "int_num": 67, 
                "gic": "system.realview.gic", 
                "cluster_dma": {
                    "peer": "system.acctest.local_bus.slave[8]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "NoncoherentDma", 
                "p_state_clk_gate_min": 1000, 
                "sid": 0, 
                "power_model": [], 
                "buffer_size": 1024, 
                "clock_period": 1, 
                "ssid": 0, 
                "dma": {
                    "peer": "system.acctest.coherency_bus.slave[3]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "name": "edge_tracking0_dma", 
                "p_state_clk_gate_bins": 20, 
                "pio_size": 21, 
                "path": "system.acctest.edge_tracking0_dma"
            }, 
            "intrctrl": "system.intrctrl", 
            "harris_non_max0_dma": {
                "system": "system", 
                "pio": {
                    "peer": "system.acctest.local_bus.master[29]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "max_pending": 8, 
                "cxx_class": "NoncoherentDma", 
                "pio_addr": 637534215, 
                "pio_delay": 100000, 
                "devicename": "noncoherent_dma", 
                "max_req_size": 64, 
                "clk_domain": "system.clk_domain", 
                "int_num": 73, 
                "gic": "system.realview.gic", 
                "cluster_dma": {
                    "peer": "system.acctest.local_bus.slave[20]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "NoncoherentDma", 
                "p_state_clk_gate_min": 1000, 
                "sid": 0, 
                "power_model": [], 
                "buffer_size": 1024, 
                "clock_period": 1, 
                "ssid": 0, 
                "dma": {
                    "peer": "system.acctest.coherency_bus.slave[9]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "name": "harris_non_max0_dma", 
                "p_state_clk_gate_bins": 20, 
                "pio_size": 21, 
                "path": "system.acctest.harris_non_max0_dma"
            }, 
            "external_range_hi_min": 2147483648, 
            "cache_size": "32kB", 
            "elem_matrix0": {
                "llvm_interface": {
                    "FU_fp_dp_adder": -1, 
                    "cxx_class": "LLVMInterface", 
                    "FU_pipelined": 1, 
                    "FU_int_multiplier": -1, 
                    "FU_counter": -1, 
                    "FU_int_bit": -1, 
                    "eventq_index": 0, 
                    "in_file": "/u/sgupta45/gem5-SALAM/benchmarks/scheduler/hw/elem_matrix0.ll", 
                    "FU_int_adder": -1, 
                    "FU_fp_sp_adder": -1, 
                    "FU_int_shifter": -1, 
                    "sched_threshold": 10000, 
                    "FU_fp_dp_divider": -1, 
                    "FU_fp_sp_multiplier": -1, 
                    "path": "system.acctest.elem_matrix0.llvm_interface", 
                    "clock_period": 1, 
                    "cycles": {
                        "load": 0, 
                        "fsub": 5, 
                        "fence": 1, 
                        "ptrtoint": 1, 
                        "addrspacecast": 1, 
                        "catchpad": 1, 
                        "lshr": 1, 
                        "alloca": 1, 
                        "cxx_class": "CycleCounts", 
                        "indirectbr": 1, 
                        "bitcast": 1, 
                        "unreachable": 1, 
                        "or_inst": 1, 
                        "select": 1, 
                        "extractelement": 1, 
                        "switch_inst": 1, 
                        "frem": 16, 
                        "extractvalue": 1, 
                        "ret": 1, 
                        "phi": 0, 
                        "add": 1, 
                        "eventq_index": 0, 
                        "fadd": 5, 
                        "call": 1, 
                        "trunc": 0, 
                        "type": "CycleCounts", 
                        "store": 0, 
                        "insertvalue": 1, 
                        "fpext": 1, 
                        "gep": 0, 
                        "srem": 1, 
                        "and_inst": 1, 
                        "resume": 1, 
                        "fptrunc": 1, 
                        "landingpad": 1, 
                        "urem": 1, 
                        "sext": 0, 
                        "uitofp": 1, 
                        "br": 0, 
                        "cmpxchg": 1, 
                        "path": "system.acctest.elem_matrix0.llvm_interface.cycles", 
                        "atomicrmw": 1, 
                        "icmp": 0, 
                        "invoke": 1, 
                        "sub": 1, 
                        "insertelement": 1, 
                        "fmul": 4, 
                        "name": "cycles", 
                        "inttoptr": 1, 
                        "fptosi": 1, 
                        "sdiv": 1, 
                        "vaarg": 1, 
                        "xor_inst": 1, 
                        "counter": 1, 
                        "fcmp": 1, 
                        "shufflevector": 1, 
                        "fdiv": 16, 
                        "mul": 1, 
                        "fptoui": 1, 
                        "udiv": 1, 
                        "zext": 0, 
                        "shl": 1, 
                        "ashr": 1
                    }, 
                    "FU_fp_dp_multiplier": -1, 
                    "name": "llvm_interface", 
                    "type": "LLVMInterface", 
                    "FU_fp_sp_divider": -1, 
                    "lockstep_mode": false, 
                    "FU_conversion": -1, 
                    "comm_int": "system.acctest.elem_matrix0", 
                    "FU_clock_period": 1, 
                    "FU_GEP": -1, 
                    "FU_compare": -1
                }, 
                "pio": {
                    "peer": "system.acctest.local_bus.master[12]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "config_size": 0, 
                "system": "system", 
                "spm": {
                    "peer": [
                        "system.acctest.elem_matrix0_spm.spm_ports[0]", 
                        "system.acctest.elem_matrix0_spm.spm_ports[1]", 
                        "system.acctest.elem_matrix0_spm.spm_ports[2]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "cxx_class": "CommInterface", 
                "pio_addr": 604241959, 
                "enable_debug_msgs": false, 
                "devicename": "elem_matrix0", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "int_num": 68, 
                "gic": "system.realview.gic", 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "CommInterface", 
                "cache_line_size": 64, 
                "p_state_clk_gate_min": 1000, 
                "local": {
                    "peer": [
                        "system.acctest.local_bus.slave[9]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "power_model": [], 
                "premap_data": false, 
                "flags_size": 1, 
                "path": "system.acctest.elem_matrix0", 
                "data_bases": [
                    0
                ], 
                "name": "elem_matrix0", 
                "p_state_clk_gate_bins": 20, 
                "reset_spm": true, 
                "pio_size": 57, 
                "clock_period": 1
            }, 
            "elem_matrix3": {
                "llvm_interface": {
                    "FU_fp_dp_adder": -1, 
                    "cxx_class": "LLVMInterface", 
                    "FU_pipelined": 1, 
                    "FU_int_multiplier": -1, 
                    "FU_counter": -1, 
                    "FU_int_bit": -1, 
                    "eventq_index": 0, 
                    "in_file": "/u/sgupta45/gem5-SALAM/benchmarks/scheduler/hw/elem_matrix3.ll", 
                    "FU_int_adder": -1, 
                    "FU_fp_sp_adder": -1, 
                    "FU_int_shifter": -1, 
                    "sched_threshold": 10000, 
                    "FU_fp_dp_divider": -1, 
                    "FU_fp_sp_multiplier": -1, 
                    "path": "system.acctest.elem_matrix3.llvm_interface", 
                    "clock_period": 1, 
                    "cycles": {
                        "load": 0, 
                        "fsub": 5, 
                        "fence": 1, 
                        "ptrtoint": 1, 
                        "addrspacecast": 1, 
                        "catchpad": 1, 
                        "lshr": 1, 
                        "alloca": 1, 
                        "cxx_class": "CycleCounts", 
                        "indirectbr": 1, 
                        "bitcast": 1, 
                        "unreachable": 1, 
                        "or_inst": 1, 
                        "select": 1, 
                        "extractelement": 1, 
                        "switch_inst": 1, 
                        "frem": 16, 
                        "extractvalue": 1, 
                        "ret": 1, 
                        "phi": 0, 
                        "add": 1, 
                        "eventq_index": 0, 
                        "fadd": 5, 
                        "call": 1, 
                        "trunc": 0, 
                        "type": "CycleCounts", 
                        "store": 0, 
                        "insertvalue": 1, 
                        "fpext": 1, 
                        "gep": 0, 
                        "srem": 1, 
                        "and_inst": 1, 
                        "resume": 1, 
                        "fptrunc": 1, 
                        "landingpad": 1, 
                        "urem": 1, 
                        "sext": 0, 
                        "uitofp": 1, 
                        "br": 0, 
                        "cmpxchg": 1, 
                        "path": "system.acctest.elem_matrix3.llvm_interface.cycles", 
                        "atomicrmw": 1, 
                        "icmp": 0, 
                        "invoke": 1, 
                        "sub": 1, 
                        "insertelement": 1, 
                        "fmul": 4, 
                        "name": "cycles", 
                        "inttoptr": 1, 
                        "fptosi": 1, 
                        "sdiv": 1, 
                        "vaarg": 1, 
                        "xor_inst": 1, 
                        "counter": 1, 
                        "fcmp": 1, 
                        "shufflevector": 1, 
                        "fdiv": 16, 
                        "mul": 1, 
                        "fptoui": 1, 
                        "udiv": 1, 
                        "zext": 0, 
                        "shl": 1, 
                        "ashr": 1
                    }, 
                    "FU_fp_dp_multiplier": -1, 
                    "name": "llvm_interface", 
                    "type": "LLVMInterface", 
                    "FU_fp_sp_divider": -1, 
                    "lockstep_mode": false, 
                    "FU_conversion": -1, 
                    "comm_int": "system.acctest.elem_matrix3", 
                    "FU_clock_period": 1, 
                    "FU_GEP": -1, 
                    "FU_compare": -1
                }, 
                "pio": {
                    "peer": "system.acctest.local_bus.master[21]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "config_size": 0, 
                "system": "system", 
                "spm": {
                    "peer": [
                        "system.acctest.elem_matrix3_spm.spm_ports[0]", 
                        "system.acctest.elem_matrix3_spm.spm_ports[1]", 
                        "system.acctest.elem_matrix3_spm.spm_ports[2]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "cxx_class": "CommInterface", 
                "pio_addr": 607387687, 
                "enable_debug_msgs": false, 
                "devicename": "elem_matrix3", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "int_num": 71, 
                "gic": "system.realview.gic", 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "CommInterface", 
                "cache_line_size": 64, 
                "p_state_clk_gate_min": 1000, 
                "local": {
                    "peer": [
                        "system.acctest.local_bus.slave[15]"
                    ], 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "power_model": [], 
                "premap_data": false, 
                "flags_size": 1, 
                "path": "system.acctest.elem_matrix3", 
                "data_bases": [
                    0
                ], 
                "name": "elem_matrix3", 
                "p_state_clk_gate_bins": 20, 
                "reset_spm": true, 
                "pio_size": 57, 
                "clock_period": 1
            }, 
            "canny_non_max0_dma": {
                "system": "system", 
                "pio": {
                    "peer": "system.acctest.local_bus.master[2]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "max_pending": 8, 
                "cxx_class": "NoncoherentDma", 
                "pio_addr": 553648135, 
                "pio_delay": 100000, 
                "devicename": "noncoherent_dma", 
                "max_req_size": 64, 
                "clk_domain": "system.clk_domain", 
                "int_num": 64, 
                "gic": "system.realview.gic", 
                "cluster_dma": {
                    "peer": "system.acctest.local_bus.slave[2]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "eventq_index": 0, 
                "type": "NoncoherentDma", 
                "p_state_clk_gate_min": 1000, 
                "sid": 0, 
                "power_model": [], 
                "buffer_size": 1024, 
                "clock_period": 1, 
                "ssid": 0, 
                "dma": {
                    "peer": "system.acctest.coherency_bus.slave[0]", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "name": "canny_non_max0_dma", 
                "p_state_clk_gate_bins": 20, 
                "pio_size": 21, 
                "path": "system.acctest.canny_non_max0_dma"
            }
        }, 
        "cf0": {
            "driveID": "master", 
            "name": "cf0", 
            "image": {
                "read_only": false, 
                "name": "image", 
                "cxx_class": "CowDiskImage", 
                "eventq_index": 0, 
                "child": {
                    "read_only": true, 
                    "name": "child", 
                    "eventq_index": 0, 
                    "cxx_class": "RawDiskImage", 
                    "path": "system.cf0.image.child", 
                    "image_file": "/u/sgupta45/gem5-SALAM/baremetal/common/fake.iso", 
                    "type": "RawDiskImage"
                }, 
                "path": "system.cf0.image", 
                "image_file": "", 
                "type": "CowDiskImage", 
                "table_size": 65536
            }, 
            "delay": 1000000, 
            "eventq_index": 0, 
            "cxx_class": "IdeDisk", 
            "path": "system.cf0", 
            "type": "IdeDisk"
        }, 
        "have_crypto": false, 
        "terminal": {
            "name": "terminal", 
            "number": 0, 
            "outfile": "file", 
            "eventq_index": 0, 
            "cxx_class": "Terminal", 
            "path": "system.terminal", 
            "type": "Terminal", 
            "port": 3456
        }, 
        "mem_mode": "timing", 
        "name": "system", 
        "have_pan": true, 
        "system_port": {
            "peer": "system.membus.slave[1]", 
            "is_source": "True", 
            "role": "GEM5 REQUESTER"
        }, 
        "kernel_extras": [], 
        "load_addr_mask": 18446744073709551615, 
        "init_param": 0, 
        "work_item_id": -1, 
        "intrctrl": {
            "name": "intrctrl", 
            "sys": "system", 
            "eventq_index": 0, 
            "cxx_class": "IntrControl", 
            "path": "system.intrctrl", 
            "type": "IntrControl"
        }, 
        "have_security": false, 
        "reset_addr": 0, 
        "cpu_voltage_domain": {
            "name": "cpu_voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                1.0
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.cpu_voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "mem_ctrls": [
            {
                "dll": true, 
                "max_accesses_per_row": 16, 
                "static_backend_latency": 10000, 
                "IDD62": 0.0, 
                "tCCD_L": 10000, 
                "IDD2P1": 0.0, 
                "IDD2P0": 0.0, 
                "IDD4W2": 0.0, 
                "tCS": 2500, 
                "power_model": [], 
                "qos_priority_escalation": false, 
                "tCL": 21250, 
                "tCK": 1250, 
                "tBURST": 5000, 
                "IDD3P0": 0.0, 
                "IDD3P1": 0.0, 
                "name": "mem_ctrls", 
                "device_size": 1073741824, 
                "tREFI": 3900000, 
                "qos_policy": null, 
                "tXPDLL": 0, 
                "tRFC": 210000, 
                "qos_priorities": 1, 
                "IDD52": 0.0, 
                "write_low_thresh_perc": 50, 
                "write_buffer_size": 64, 
                "VDD": 0.0, 
                "write_high_thresh_perc": 85, 
                "IDD2N2": 0.0, 
                "port": {
                    "peer": "system.membus.master[6]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "IDD4R": 0.0, 
                "IDD4W": 0.0, 
                "tWR": 34000, 
                "banks_per_rank": 16, 
                "p_state_clk_gate_max": 1000000000000, 
                "VDD2": 0.0, 
                "qos_masters": [
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    ""
                ], 
                "p_state_clk_gate_min": 1000, 
                "ranks_per_channel": 1, 
                "qos_q_policy": "fifo", 
                "tRAS": 42000, 
                "static_frontend_latency": 10000, 
                "devices_per_rank": 1, 
                "range": "2147483648:6442450944", 
                "mem_sched_policy": "frfcfs", 
                "IDD2P12": 0.0, 
                "device_rowbuffer_size": 2048, 
                "activation_limit": 4, 
                "tWTR": 6250, 
                "enable_dram_powerdown": false, 
                "qos_syncro_scheduler": false, 
                "path": "system.mem_ctrls", 
                "bank_groups_per_rank": 4, 
                "IDD2N": 0.0, 
                "qos_turnaround_policy": null, 
                "in_addr_map": true, 
                "tRTW": 2500, 
                "burst_length": 32, 
                "tRTP": 4590, 
                "eventq_index": 0, 
                "IDD2P02": 0.0, 
                "default_p_state": "UNDEFINED", 
                "addr_mapping": "RoRaBaCoCh", 
                "type": "DRAMCtrl", 
                "IDD3P02": 0.0, 
                "conf_table_reported": true, 
                "tXS": 217500, 
                "tXP": 7000, 
                "IDD3N": 0.0, 
                "tCCD_L_WR": 10000, 
                "kvm_map": true, 
                "tXAW": 20000, 
                "IDD3P12": 0.0, 
                "IDD3N2": 0.0, 
                "device_bus_width": 16, 
                "cxx_class": "DRAMCtrl", 
                "null": false, 
                "tRRD_L": 5000, 
                "tRRD": 5000, 
                "clk_domain": "system.clk_domain", 
                "IDD6": 0.0, 
                "IDD5": 0.0, 
                "tRCD": 18000, 
                "IDD0": 0.0, 
                "min_writes_per_switch": 16, 
                "IDD02": 0.0, 
                "page_policy": "open_adaptive", 
                "read_buffer_size": 64, 
                "IDD4R2": 0.0, 
                "tXSDLL": 0, 
                "p_state_clk_gate_bins": 20, 
                "tRP": 18000
            }
        ], 
        "num_work_ids": 16, 
        "boot_loader": [], 
        "exit_on_work_items": false
    }, 
    "time_sync_period": 100000000000, 
    "eventq_index": 0, 
    "time_sync_spin_threshold": 100000000, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": true
}