<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AVR/AVRISelLowering.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_e025955df7d625b5b4f5fd3465d9c8da.html">AVR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AVRISelLowering.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AVRISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AVRISelLowering.h - AVR DAG Lowering Interface ----------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file defines the interfaces that AVR uses to lower LLVM code into a</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// selection DAG.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_AVR_ISEL_LOWERING_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_AVR_ISEL_LOWERING_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html">   22</a></span>&#160;<span class="keyword">namespace </span>AVRISD {</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/// AVR Specific DAG Nodes</span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303b">   25</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303b">NodeType</a> {<span class="comment"></span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">  /// Start the numbering where the builtin ops leave off.</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baa8c9a5e4ac1259c102aec7d932b448c0">   27</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baa8c9a5e4ac1259c102aec7d932b448c0">FIRST_NUMBER</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,<span class="comment"></span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">  /// Return from subroutine.</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bad9eb27c8cd4288cfaeb875d4192a6e13">   29</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bad9eb27c8cd4288cfaeb875d4192a6e13">RET_FLAG</a>,<span class="comment"></span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">  /// Return from ISR.</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba4f21a879b0e66314bf29e6e6f4d7f0a3">   31</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba4f21a879b0e66314bf29e6e6f4d7f0a3">RETI_FLAG</a>,<span class="comment"></span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">  /// Represents an abstract call instruction,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">  /// which includes a bunch of information.</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bacd14559412678950d5d722437202c764">   34</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bacd14559412678950d5d722437202c764">CALL</a>,<span class="comment"></span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">  /// A wrapper node for TargetConstantPool,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">  /// TargetExternalSymbol, and TargetGlobalAddress.</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baf5220b1f83a9fdaeff55655fa5d85240">   37</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baf5220b1f83a9fdaeff55655fa5d85240">WRAPPER</a>,</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bae91912f6ac81186bcd74401ce3dae9e6">   38</a></span>&#160;  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bae91912f6ac81186bcd74401ce3dae9e6">LSL</a>,     <span class="comment">///&lt; Logical shift left.</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba72f2a64dfa362e3deb6b106ebd0af33f">   39</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba72f2a64dfa362e3deb6b106ebd0af33f">LSR</a>,     <span class="comment">///&lt; Logical shift right.</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bad5b417469dcce0a69957433fe19bdf0d">   40</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bad5b417469dcce0a69957433fe19bdf0d">ASR</a>,     <span class="comment">///&lt; Arithmetic shift right.</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303babfcaebe14f3cc66c1974c8cfcbfa077b">   41</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303babfcaebe14f3cc66c1974c8cfcbfa077b">ROR</a>,     <span class="comment">///&lt; Bit rotate right.</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba5c414e366af8994716bbd800f722df1a">   42</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba5c414e366af8994716bbd800f722df1a">ROL</a>,     <span class="comment">///&lt; Bit rotate left.</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bafbb71a53f4a84f5d0319c2936192881a">   43</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bafbb71a53f4a84f5d0319c2936192881a">LSLLOOP</a>, <span class="comment">///&lt; A loop of single logical shift left instructions.</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba5a159f6be4f131400e6ac50caef722f5">   44</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba5a159f6be4f131400e6ac50caef722f5">LSRLOOP</a>, <span class="comment">///&lt; A loop of single logical shift right instructions.</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba23a515309f1d8c3724dce101b42df0e7">   45</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba23a515309f1d8c3724dce101b42df0e7">ROLLOOP</a>, <span class="comment">///&lt; A loop of single left bit rotate instructions.</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baa155a4feb86198741d3bba85789d500d">   46</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baa155a4feb86198741d3bba85789d500d">RORLOOP</a>, <span class="comment">///&lt; A loop of single right bit rotate instructions.</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba52a92c1a49abdeeb5021024a948b5f2c">   47</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba52a92c1a49abdeeb5021024a948b5f2c">ASRLOOP</a>, <span class="comment">///&lt; A loop of single arithmetic shift right instructions.</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span><span class="comment">  /// AVR conditional branches. Operand 0 is the chain operand, operand 1</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"></span><span class="comment">  /// is the block to branch if condition is true, operand 2 is the</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"></span><span class="comment">  /// condition code, and operand 3 is the flag operand produced by a CMP</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"></span><span class="comment">  /// or TEST instruction.</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bafc7a1df4a46f450678066ed7228ffc38">   52</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bafc7a1df4a46f450678066ed7228ffc38">BRCOND</a>,<span class="comment"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">  /// Compare instruction.</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baaa3b80e6e6efc426a0741b6de03fc651">   54</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baaa3b80e6e6efc426a0741b6de03fc651">CMP</a>,<span class="comment"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">  /// Compare with carry instruction.</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba99675982ea8ebe29f488fb7676b92e0d">   56</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba99675982ea8ebe29f488fb7676b92e0d">CMPC</a>,<span class="comment"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">  /// Test for zero or minus instruction.</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba89da6d5941083320a43ff88efc3b31b9">   58</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba89da6d5941083320a43ff88efc3b31b9">TST</a>,<span class="comment"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">  /// Operand 0 and operand 1 are selection variable, operand 2</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">  /// is condition code and operand 3 is flag operand.</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba91b9df7ea090a0af7d41305041a53b49">   61</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba91b9df7ea090a0af7d41305041a53b49">SELECT_CC</a></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;};</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;} <span class="comment">// end of namespace AVRISD</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AVRSubtarget.html">AVRSubtarget</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AVRTargetMachine.html">AVRTargetMachine</a>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/// Performs target lowering for the AVR.</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classllvm_1_1AVRTargetLowering.html">   70</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1AVRTargetLowering.html">AVRTargetLowering</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1AVRTargetLowering.html">AVRTargetLowering</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AVRTargetMachine.html">AVRTargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1AVRSubtarget.html">AVRSubtarget</a> &amp;STI);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classllvm_1_1AVRTargetLowering.html#a910e2fd0f5847a76f9778a37c7bbd422">   76</a></span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1AVRTargetLowering.html#a910e2fd0f5847a76f9778a37c7bbd422">getScalarShiftAmountTy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;, <a class="code" href="structllvm_1_1EVT.html">EVT</a> LHSTy)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classllvm_1_1AVRTargetLowering.html#aab89d14f220c1b4ac5734b30024c46e6">   80</a></span>&#160;  <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">MVT::SimpleValueType</a> <a class="code" href="classllvm_1_1AVRTargetLowering.html#aab89d14f220c1b4ac5734b30024c46e6">getCmpLibcallReturnType</a>()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  }</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *getTargetNodeName(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerOperation(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordtype">void</span> ReplaceNodeResults(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordtype">bool</span> isLegalAddressingMode(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                             <span class="keywordtype">unsigned</span> AS,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                             <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordtype">bool</span> getPreIndexedAddressParts(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                 <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordtype">bool</span> getPostIndexedAddressParts(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Op, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset, <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordtype">bool</span> isOffsetFoldingLegal(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <span class="keyword">const override</span>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> getSetCCResultType(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                         <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  EmitInstrWithCustomInserter(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                              <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const override</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a> getConstraintType(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) <span class="keyword">const override</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  getSingleConstraintMatchWeight(<a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">AsmOperandInfo</a> &amp;<a class="code" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a>,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                 <span class="keyword">const</span> <span class="keywordtype">char</span> *constraint) <span class="keyword">const override</span>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  std::pair&lt;unsigned, const TargetRegisterClass *&gt;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  getRegForInlineAsmConstraint(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                               <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordtype">unsigned</span> getInlineAsmMemConstraint(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ConstraintCode) <span class="keyword">const override</span>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordtype">void</span> LowerAsmOperandForConstraint(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, std::string &amp;Constraint,</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                    std::vector&lt;SDValue&gt; &amp;Ops,</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> getRegisterByName(<span class="keyword">const</span> <span class="keywordtype">char</span>* RegName, <a class="code" href="classllvm_1_1LLT.html">LLT</a> VT,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classllvm_1_1AVRTargetLowering.html#a321855c4c699620eeaa741d7517e7909">  131</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AVRTargetLowering.html#a321855c4c699620eeaa741d7517e7909">shouldSplitFunctionArgumentsAsLittleEndian</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL)<span class="keyword"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="keyword">    const override </span>{</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  }</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getAVRCmp(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> RHS, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;AVRcc,</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl) <span class="keyword">const</span>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerShifts(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerDivRem(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBlockAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SparcISelLowering_8cpp.html#ae41ef252ce9e65a6a0820b3cf73e0575">LowerBR_CC</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINLINEASM(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SparcISelLowering_8cpp.html#aaf4c9cb93dcbb52079a736b5af7482e5">LowerSELECT_CC</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSETCC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ARCISelLowering_8cpp.html#a9ca04dd1028e57cb539334540a46beea">LowerVASTART</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *CCAssignFnForReturn(<a class="code" href="classunsigned.html">CallingConv::ID</a> CC) <span class="keyword">const</span>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordtype">bool</span> CanLowerReturn(<a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                      <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context) <span class="keyword">const override</span>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerReturn(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFormalArguments(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv,</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                               <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCall(<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">TargetLowering::CallLoweringInfo</a> &amp;CLI,</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="XCoreISelLowering_8cpp.html#abb95e482f2b8e9adf4fb0f3a80ccb265">LowerCallResult</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                          <a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classllvm_1_1AVRTargetLowering.html#a54be6a6617929573276a5cffb1b9e355">  175</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AVRSubtarget.html">AVRSubtarget</a> &amp;<a class="code" href="classllvm_1_1AVRTargetLowering.html#a54be6a6617929573276a5cffb1b9e355">Subtarget</a>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *insertShift(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <span class="keyword">const</span>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *insertMul(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <span class="keyword">const</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;};</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#endif // LLVM_AVR_ISEL_LOWERING_H</span></div><div class="ttc" id="XCoreISelLowering_8cpp_html_abb95e482f2b8e9adf4fb0f3a80ccb265"><div class="ttname"><a href="XCoreISelLowering_8cpp.html#abb95e482f2b8e9adf4fb0f3a80ccb265">LowerCallResult</a></div><div class="ttdeci">static SDValue LowerCallResult(SDValue Chain, SDValue InFlag, const SmallVectorImpl&lt; CCValAssign &gt; &amp;RVLocs, const SDLoc &amp;dl, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals)</div><div class="ttdoc">LowerCallResult - Lower the result values of a call into the appropriate copies out of appropriate ph...</div><div class="ttdef"><b>Definition:</b> <a href="XCoreISelLowering_8cpp_source.html#l01061">XCoreISelLowering.cpp:1061</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdoc">BUILTIN_OP_END - This must be the last enum value in this list. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00943">ISDOpcodes.h:943</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it. ...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00111">DataLayout.h:111</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">llvm::TargetLoweringBase::AddrMode</a></div><div class="ttdoc">This represents an addressing mode of: BaseGV + BaseOffs + BaseReg + Scale*ScaleReg If BaseGV is null...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02167">TargetLowering.h:2167</a></div></div>
<div class="ttc" id="classllvm_1_1AVRTargetLowering_html_a910e2fd0f5847a76f9778a37c7bbd422"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#a910e2fd0f5847a76f9778a37c7bbd422">llvm::AVRTargetLowering::getScalarShiftAmountTy</a></div><div class="ttdeci">MVT getScalarShiftAmountTy(const DataLayout &amp;, EVT LHSTy) const override</div><div class="ttdoc">EVT is not used in-tree, but is used by out-of-tree target. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00076">AVRISelLowering.h:76</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00073">NVVMIntrRange.cpp:73</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="namespacellvm_html_aa555cd3eb8141809d16bcfc45ccc3715"><div class="ttname"><a href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">llvm::CCAssignFn</a></div><div class="ttdeci">bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div><div class="ttdoc">CCAssignFn - This function assigns a location for Val, updating State to reflect the change...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00177">CallingConvLower.h:177</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303babfcaebe14f3cc66c1974c8cfcbfa077b"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303babfcaebe14f3cc66c1974c8cfcbfa077b">llvm::AVRISD::ROR</a></div><div class="ttdoc">Bit rotate right. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00041">AVRISelLowering.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303baf5220b1f83a9fdaeff55655fa5d85240"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baf5220b1f83a9fdaeff55655fa5d85240">llvm::AVRISD::WRAPPER</a></div><div class="ttdoc">A wrapper node for TargetConstantPool, TargetExternalSymbol, and TargetGlobalAddress. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00037">AVRISelLowering.h:37</a></div></div>
<div class="ttc" id="AliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00774">AliasAnalysis.cpp:774</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba89da6d5941083320a43ff88efc3b31b9"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba89da6d5941083320a43ff88efc3b31b9">llvm::AVRISD::TST</a></div><div class="ttdoc">Test for zero or minus instruction. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00058">AVRISelLowering.h:58</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba99675982ea8ebe29f488fb7676b92e0d"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba99675982ea8ebe29f488fb7676b92e0d">llvm::AVRISD::CMPC</a></div><div class="ttdoc">Compare with carry instruction. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00056">AVRISelLowering.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01713">SelectionDAGNodes.h:1713</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abc"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">llvm::TargetLowering::ConstraintWeight</a></div><div class="ttdeci">ConstraintWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03865">TargetLowering.h:3865</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303bacd14559412678950d5d722437202c764"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bacd14559412678950d5d722437202c764">llvm::AVRISD::CALL</a></div><div class="ttdoc">Represents an abstract call instruction, which includes a bunch of information. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00034">AVRISelLowering.h:34</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303baa155a4feb86198741d3bba85789d500d"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baa155a4feb86198741d3bba85789d500d">llvm::AVRISD::RORLOOP</a></div><div class="ttdoc">A loop of single right bit rotate instructions. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00046">AVRISelLowering.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00043">Instruction.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02953">TargetLowering.h:2953</a></div></div>
<div class="ttc" id="classllvm_1_1AVRTargetMachine_html"><div class="ttname"><a href="classllvm_1_1AVRTargetMachine.html">llvm::AVRTargetMachine</a></div><div class="ttdoc">A generic AVR implementation. </div><div class="ttdef"><b>Definition:</b> <a href="AVRTargetMachine_8h_source.html#l00028">AVRTargetMachine.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1AVRTargetLowering_html_a54be6a6617929573276a5cffb1b9e355"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#a54be6a6617929573276a5cffb1b9e355">llvm::AVRTargetLowering::Subtarget</a></div><div class="ttdeci">const AVRSubtarget &amp; Subtarget</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00175">AVRISelLowering.h:175</a></div></div>
<div class="ttc" id="CallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303bad9eb27c8cd4288cfaeb875d4192a6e13"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bad9eb27c8cd4288cfaeb875d4192a6e13">llvm::AVRISD::RET_FLAG</a></div><div class="ttdoc">Return from subroutine. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00029">AVRISelLowering.h:29</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1AsmOperandInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">llvm::TargetLowering::AsmOperandInfo</a></div><div class="ttdoc">This contains information for each constraint that we are lowering. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03882">TargetLowering.h:3882</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303b"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303b">llvm::AVRISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdoc">AVR Specific DAG Nodes. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00025">AVRISelLowering.h:25</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">llvm::ISD::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdoc">ISD::CondCode enum - These are ordered carefully to make the bitfields below work out...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01047">ISDOpcodes.h:1047</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00159">MipsISelLowering.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00030">MachineValueType.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1AVRTargetLowering_html_a321855c4c699620eeaa741d7517e7909"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#a321855c4c699620eeaa741d7517e7909">llvm::AVRTargetLowering::shouldSplitFunctionArgumentsAsLittleEndian</a></div><div class="ttdeci">bool shouldSplitFunctionArgumentsAsLittleEndian(const DataLayout &amp;DL) const override</div><div class="ttdoc">For most targets, an LLVM type must be broken down into multiple smaller types. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00131">AVRISelLowering.h:131</a></div></div>
<div class="ttc" id="ARCISelLowering_8cpp_html_a9ca04dd1028e57cb539334540a46beea"><div class="ttname"><a href="ARCISelLowering_8cpp.html#a9ca04dd1028e57cb539334540a46beea">LowerVASTART</a></div><div class="ttdeci">static SDValue LowerVASTART(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="ARCISelLowering_8cpp_source.html#l00733">ARCISelLowering.cpp:733</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00046">Type.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context. </div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00063">LLVMContext.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1Base_html"><div class="ttname"><a href="classllvm_1_1Base.html">Base</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303bafc7a1df4a46f450678066ed7228ffc38"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bafc7a1df4a46f450678066ed7228ffc38">llvm::AVRISD::BRCOND</a></div><div class="ttdoc">AVR conditional branches. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00052">AVRISelLowering.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03856">TargetLowering.h:3856</a></div></div>
<div class="ttc" id="LazyValueInfo_8cpp_html_add11cb1bc38847ce70e526af765dcce7"><div class="ttname"><a href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a></div><div class="ttdeci">lazy value info</div><div class="ttdef"><b>Definition:</b> <a href="LazyValueInfo_8cpp_source.html#l00058">LazyValueInfo.cpp:58</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">llvm::TargetLowering::CallLoweringInfo</a></div><div class="ttdoc">This structure contains all information that is necessary for lowering calls. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03448">TargetLowering.h:3448</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303baaa3b80e6e6efc426a0741b6de03fc651"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baaa3b80e6e6efc426a0741b6de03fc651">llvm::AVRISD::CMP</a></div><div class="ttdoc">Compare instruction. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00054">AVRISelLowering.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba5a159f6be4f131400e6ac50caef722f5"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba5a159f6be4f131400e6ac50caef722f5">llvm::AVRISD::LSRLOOP</a></div><div class="ttdoc">A loop of single logical shift right instructions. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00044">AVRISelLowering.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00223">SelectionDAG.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1AVRTargetLowering_html"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html">llvm::AVRTargetLowering</a></div><div class="ttdoc">Performs target lowering for the AVR. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00070">AVRISelLowering.h:70</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba23a515309f1d8c3724dce101b42df0e7"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba23a515309f1d8c3724dce101b42df0e7">llvm::AVRISD::ROLLOOP</a></div><div class="ttdoc">A loop of single left bit rotate instructions. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00045">AVRISelLowering.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303bae91912f6ac81186bcd74401ce3dae9e6"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bae91912f6ac81186bcd74401ce3dae9e6">llvm::AVRISD::LSL</a></div><div class="ttdoc">Logical shift left. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00038">AVRISelLowering.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">llvm::MVT::i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00041">MachineValueType.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01118">SelectionDAGNodes.h:1118</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00499">SelectionDAGNodes.h:499</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba4f21a879b0e66314bf29e6e6f4d7f0a3"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba4f21a879b0e66314bf29e6e6f4d7f0a3">llvm::AVRISD::RETI_FLAG</a></div><div class="ttdoc">Return from ISR. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00031">AVRISelLowering.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1AVRSubtarget_html"><div class="ttname"><a href="classllvm_1_1AVRSubtarget.html">llvm::AVRSubtarget</a></div><div class="ttdoc">A specific AVR target MCU. </div><div class="ttdef"><b>Definition:</b> <a href="AVRSubtarget_8h_source.html#l00031">AVRSubtarget.h:31</a></div></div>
<div class="ttc" id="SparcISelLowering_8cpp_html_aaf4c9cb93dcbb52079a736b5af7482e5"><div class="ttname"><a href="SparcISelLowering_8cpp.html#aaf4c9cb93dcbb52079a736b5af7482e5">LowerSELECT_CC</a></div><div class="ttdeci">static SDValue LowerSELECT_CC(SDValue Op, SelectionDAG &amp;DAG, const SparcTargetLowering &amp;TLI, bool hasHardQuad)</div><div class="ttdef"><b>Definition:</b> <a href="SparcISelLowering_8cpp_source.html#l02464">SparcISelLowering.cpp:2464</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303bafbb71a53f4a84f5d0319c2936192881a"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bafbb71a53f4a84f5d0319c2936192881a">llvm::AVRISD::LSLLOOP</a></div><div class="ttdoc">A loop of single logical shift left instructions. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00043">AVRISelLowering.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba5c414e366af8994716bbd800f722df1a"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba5c414e366af8994716bbd800f722df1a">llvm::AVRISD::ROL</a></div><div class="ttdoc">Bit rotate left. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00042">AVRISelLowering.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">llvm::MVT::SimpleValueType</a></div><div class="ttdeci">SimpleValueType</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00032">MachineValueType.h:32</a></div></div>
<div class="ttc" id="SparcISelLowering_8cpp_html_ae41ef252ce9e65a6a0820b3cf73e0575"><div class="ttname"><a href="SparcISelLowering_8cpp.html#ae41ef252ce9e65a6a0820b3cf73e0575">LowerBR_CC</a></div><div class="ttdeci">static SDValue LowerBR_CC(SDValue Op, SelectionDAG &amp;DAG, const SparcTargetLowering &amp;TLI, bool hasHardQuad)</div><div class="ttdef"><b>Definition:</b> <a href="SparcISelLowering_8cpp_source.html#l02427">SparcISelLowering.cpp:2427</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303baa8c9a5e4ac1259c102aec7d932b448c0"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303baa8c9a5e4ac1259c102aec7d932b448c0">llvm::AVRISD::FIRST_NUMBER</a></div><div class="ttdoc">Start the numbering where the builtin ops leave off. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00027">AVRISelLowering.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba52a92c1a49abdeeb5021024a948b5f2c"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba52a92c1a49abdeeb5021024a948b5f2c">llvm::AVRISD::ASRLOOP</a></div><div class="ttdoc">A loop of single arithmetic shift right instructions. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00047">AVRISelLowering.h:47</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba72f2a64dfa362e3deb6b106ebd0af33f"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba72f2a64dfa362e3deb6b106ebd0af33f">llvm::AVRISD::LSR</a></div><div class="ttdoc">Logical shift right. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00039">AVRISelLowering.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303bad5b417469dcce0a69957433fe19bdf0d"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303bad5b417469dcce0a69957433fe19bdf0d">llvm::AVRISD::ASR</a></div><div class="ttdoc">Arithmetic shift right. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00040">AVRISelLowering.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVRISD_html_a074d5b8568a8b970d7cea9d14451303ba91b9df7ea090a0af7d41305041a53b49"><div class="ttname"><a href="namespacellvm_1_1AVRISD.html#a074d5b8568a8b970d7cea9d14451303ba91b9df7ea090a0af7d41305041a53b49">llvm::AVRISD::SELECT_CC</a></div><div class="ttdoc">Operand 0 and operand 1 are selection variable, operand 2 is condition code and operand 3 is flag ope...</div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00061">AVRISelLowering.h:61</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1AVRTargetLowering_html_aab89d14f220c1b4ac5734b30024c46e6"><div class="ttname"><a href="classllvm_1_1AVRTargetLowering.html#aab89d14f220c1b4ac5734b30024c46e6">llvm::AVRTargetLowering::getCmpLibcallReturnType</a></div><div class="ttdeci">MVT::SimpleValueType getCmpLibcallReturnType() const override</div><div class="ttdoc">Return the ValueType for comparison libcalls. </div><div class="ttdef"><b>Definition:</b> <a href="AVRISelLowering_8h_source.html#l00080">AVRISelLowering.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00124">SelectionDAGNodes.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="TargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM code to machine code. </div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">llvm::ISD::MemIndexedMode</a></div><div class="ttdeci">MemIndexedMode</div><div class="ttdoc">MemIndexedMode enum - This enum defines the load / store indexed addressing modes. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00985">ISDOpcodes.h:985</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:58 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
