

================================================================
== Vitis HLS Report for 'convolution_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols'
================================================================
* Date:           Tue Jan 28 18:31:34 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.287 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    19639|    19639|  0.196 ms|  0.196 ms|  19639|  19639|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                         Loop Name                         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols  |    19637|    19637|        63|         25|          1|   784|       yes|
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 63


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 1
  Pipeline-0 : II = 25, D = 63, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%pc = alloca i32 1" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 66 'alloca' 'pc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%pr = alloca i32 1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 67 'alloca' 'pr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 68 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 69 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%indvar_flatten11 = alloca i32 1"   --->   Operation 70 'alloca' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 71 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten31 = alloca i32 1"   --->   Operation 72 'alloca' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv_biases_load_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %conv_biases_load_cast"   --->   Operation 73 'read' 'conv_biases_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln40_185_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_185"   --->   Operation 74 'read' 'sext_ln40_185_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln40_184_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_184"   --->   Operation 75 'read' 'sext_ln40_184_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln40_183_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_183"   --->   Operation 76 'read' 'sext_ln40_183_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln40_182_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_182"   --->   Operation 77 'read' 'sext_ln40_182_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln40_181_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sext_ln40_181"   --->   Operation 78 'read' 'sext_ln40_181_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln40_180_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_180"   --->   Operation 79 'read' 'sext_ln40_180_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln40_179_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_179"   --->   Operation 80 'read' 'sext_ln40_179_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln40_178_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_178"   --->   Operation 81 'read' 'sext_ln40_178_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln38_16_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln38_16"   --->   Operation 82 'read' 'sext_ln38_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln40_177_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_177"   --->   Operation 83 'read' 'sext_ln40_177_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln40_176_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_176"   --->   Operation 84 'read' 'sext_ln40_176_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln40_175_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_175"   --->   Operation 85 'read' 'sext_ln40_175_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln40_174_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_174"   --->   Operation 86 'read' 'sext_ln40_174_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln40_173_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_173"   --->   Operation 87 'read' 'sext_ln40_173_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln40_172_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_172"   --->   Operation 88 'read' 'sext_ln40_172_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln40_171_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_171"   --->   Operation 89 'read' 'sext_ln40_171_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln38_15_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_15"   --->   Operation 90 'read' 'sext_ln38_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln40_170_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_170"   --->   Operation 91 'read' 'sext_ln40_170_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln40_169_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_169"   --->   Operation 92 'read' 'sext_ln40_169_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln38_14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_14"   --->   Operation 93 'read' 'sext_ln38_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln38_13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_13"   --->   Operation 94 'read' 'sext_ln38_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln38_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_4"   --->   Operation 95 'read' 'zext_ln38_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln40_168_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_168"   --->   Operation 96 'read' 'sext_ln40_168_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln40_167_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_167"   --->   Operation 97 'read' 'sext_ln40_167_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln38_12_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_12"   --->   Operation 98 'read' 'sext_ln38_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln40_166_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_166"   --->   Operation 99 'read' 'sext_ln40_166_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln40_165_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_165"   --->   Operation 100 'read' 'sext_ln40_165_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln38_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_11"   --->   Operation 101 'read' 'sext_ln38_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln38_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_3"   --->   Operation 102 'read' 'zext_ln38_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln38_10_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_10"   --->   Operation 103 'read' 'sext_ln38_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln40_164_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_164"   --->   Operation 104 'read' 'sext_ln40_164_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln38_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_9"   --->   Operation 105 'read' 'sext_ln38_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln38_8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_8"   --->   Operation 106 'read' 'sext_ln38_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln40_163_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_163"   --->   Operation 107 'read' 'sext_ln40_163_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln38_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_7"   --->   Operation 108 'read' 'sext_ln38_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln38_6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_6"   --->   Operation 109 'read' 'sext_ln38_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln40_162_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_162"   --->   Operation 110 'read' 'sext_ln40_162_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln38_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_5"   --->   Operation 111 'read' 'sext_ln38_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln40_161_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_161"   --->   Operation 112 'read' 'sext_ln40_161_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln38_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_4"   --->   Operation 113 'read' 'sext_ln38_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln40_160_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_160"   --->   Operation 114 'read' 'sext_ln40_160_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln38_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_3"   --->   Operation 115 'read' 'sext_ln38_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln40_159_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40_159"   --->   Operation 116 'read' 'sext_ln40_159_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln38_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_2"   --->   Operation 117 'read' 'sext_ln38_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln40_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln40"   --->   Operation 118 'read' 'sext_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln38_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38_1"   --->   Operation 119 'read' 'sext_ln38_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln38_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln38_2"   --->   Operation 120 'read' 'zext_ln38_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln38_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln38"   --->   Operation 121 'read' 'zext_ln38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln38_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln38"   --->   Operation 122 'read' 'sext_ln38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%conv_biases_load_cast_cast = sext i6 %conv_biases_load_cast_read"   --->   Operation 123 'sext' 'conv_biases_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln40_185_cast = sext i9 %sext_ln40_185_read"   --->   Operation 124 'sext' 'sext_ln40_185_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln40_184_cast = sext i9 %sext_ln40_184_read"   --->   Operation 125 'sext' 'sext_ln40_184_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln40_183_cast = sext i9 %sext_ln40_183_read"   --->   Operation 126 'sext' 'sext_ln40_183_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln40_182_cast = sext i9 %sext_ln40_182_read"   --->   Operation 127 'sext' 'sext_ln40_182_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln40_181_cast = sext i10 %sext_ln40_181_read"   --->   Operation 128 'sext' 'sext_ln40_181_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln40_180_cast = sext i9 %sext_ln40_180_read"   --->   Operation 129 'sext' 'sext_ln40_180_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln40_179_cast = sext i9 %sext_ln40_179_read"   --->   Operation 130 'sext' 'sext_ln40_179_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln40_178_cast = sext i9 %sext_ln40_178_read"   --->   Operation 131 'sext' 'sext_ln40_178_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln38_16_cast = sext i7 %sext_ln38_16_read"   --->   Operation 132 'sext' 'sext_ln38_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln40_177_cast = sext i9 %sext_ln40_177_read"   --->   Operation 133 'sext' 'sext_ln40_177_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln40_176_cast = sext i9 %sext_ln40_176_read"   --->   Operation 134 'sext' 'sext_ln40_176_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln40_175_cast = sext i9 %sext_ln40_175_read"   --->   Operation 135 'sext' 'sext_ln40_175_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln40_174_cast = sext i9 %sext_ln40_174_read"   --->   Operation 136 'sext' 'sext_ln40_174_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln40_173_cast = sext i9 %sext_ln40_173_read"   --->   Operation 137 'sext' 'sext_ln40_173_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln40_172_cast = sext i9 %sext_ln40_172_read"   --->   Operation 138 'sext' 'sext_ln40_172_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln40_171_cast = sext i9 %sext_ln40_171_read"   --->   Operation 139 'sext' 'sext_ln40_171_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln38_15_cast = sext i8 %sext_ln38_15_read"   --->   Operation 140 'sext' 'sext_ln38_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln40_170_cast = sext i9 %sext_ln40_170_read"   --->   Operation 141 'sext' 'sext_ln40_170_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln40_169_cast = sext i9 %sext_ln40_169_read"   --->   Operation 142 'sext' 'sext_ln40_169_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln38_14_cast = sext i8 %sext_ln38_14_read"   --->   Operation 143 'sext' 'sext_ln38_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln38_13_cast = sext i8 %sext_ln38_13_read"   --->   Operation 144 'sext' 'sext_ln38_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln38_4_cast = zext i8 %zext_ln38_4_read"   --->   Operation 145 'zext' 'zext_ln38_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln40_168_cast = sext i9 %sext_ln40_168_read"   --->   Operation 146 'sext' 'sext_ln40_168_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln40_167_cast = sext i9 %sext_ln40_167_read"   --->   Operation 147 'sext' 'sext_ln40_167_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln38_12_cast = sext i8 %sext_ln38_12_read"   --->   Operation 148 'sext' 'sext_ln38_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln40_166_cast = sext i9 %sext_ln40_166_read"   --->   Operation 149 'sext' 'sext_ln40_166_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln40_165_cast = sext i9 %sext_ln40_165_read"   --->   Operation 150 'sext' 'sext_ln40_165_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln38_11_cast = sext i8 %sext_ln38_11_read"   --->   Operation 151 'sext' 'sext_ln38_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln38_3_cast = zext i8 %zext_ln38_3_read"   --->   Operation 152 'zext' 'zext_ln38_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln38_10_cast = sext i8 %sext_ln38_10_read"   --->   Operation 153 'sext' 'sext_ln38_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln40_164_cast = sext i9 %sext_ln40_164_read"   --->   Operation 154 'sext' 'sext_ln40_164_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln38_9_cast = sext i8 %sext_ln38_9_read"   --->   Operation 155 'sext' 'sext_ln38_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln38_8_cast = sext i8 %sext_ln38_8_read"   --->   Operation 156 'sext' 'sext_ln38_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln40_163_cast = sext i9 %sext_ln40_163_read"   --->   Operation 157 'sext' 'sext_ln40_163_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln38_7_cast = sext i8 %sext_ln38_7_read"   --->   Operation 158 'sext' 'sext_ln38_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln38_6_cast = sext i8 %sext_ln38_6_read"   --->   Operation 159 'sext' 'sext_ln38_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln40_162_cast = sext i9 %sext_ln40_162_read"   --->   Operation 160 'sext' 'sext_ln40_162_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln38_5_cast = sext i8 %sext_ln38_5_read"   --->   Operation 161 'sext' 'sext_ln38_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln40_161_cast = sext i9 %sext_ln40_161_read"   --->   Operation 162 'sext' 'sext_ln40_161_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln38_4_cast = sext i8 %sext_ln38_4_read"   --->   Operation 163 'sext' 'sext_ln38_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln40_160_cast = sext i9 %sext_ln40_160_read"   --->   Operation 164 'sext' 'sext_ln40_160_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln38_3_cast = sext i8 %sext_ln38_3_read"   --->   Operation 165 'sext' 'sext_ln38_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln40_159_cast = sext i9 %sext_ln40_159_read"   --->   Operation 166 'sext' 'sext_ln40_159_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln38_2_cast = sext i8 %sext_ln38_2_read"   --->   Operation 167 'sext' 'sext_ln38_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln40_cast = sext i9 %sext_ln40_read"   --->   Operation 168 'sext' 'sext_ln40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln38_1_cast = sext i8 %sext_ln38_1_read"   --->   Operation 169 'sext' 'sext_ln38_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln38_2_cast = zext i8 %zext_ln38_2_read"   --->   Operation 170 'zext' 'zext_ln38_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln38_cast = zext i7 %zext_ln38_read"   --->   Operation 171 'zext' 'zext_ln38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln38_cast = sext i8 %sext_ln38_read"   --->   Operation 172 'sext' 'sext_ln38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %conv_to_pool_streams_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten31"   --->   Operation 174 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 175 [1/1] (1.58ns)   --->   "%store_ln20 = store i5 0, i5 %r" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 175 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 176 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten11"   --->   Operation 176 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 177 [1/1] (1.58ns)   --->   "%store_ln22 = store i5 0, i5 %c" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 177 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 178 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 178 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 179 [1/1] (1.58ns)   --->   "%store_ln26 = store i2 0, i2 %pr" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 179 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 180 [1/1] (1.58ns)   --->   "%store_ln28 = store i2 0, i2 %pc" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 180 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void %krn_for_rows"   --->   Operation 181 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%indvar_flatten31_load = load i10 %indvar_flatten31" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 182 'load' 'indvar_flatten31_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (1.73ns)   --->   "%icmp_ln20 = icmp_eq  i10 %indvar_flatten31_load, i10 784" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 183 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (1.73ns)   --->   "%add_ln20_1 = add i10 %indvar_flatten31_load, i10 1" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 184 'add' 'add_ln20_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc49, void %for.cond.cleanup.exitStub" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 185 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 186 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%indvar_flatten11_load = load i7 %indvar_flatten11" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 187 'load' 'indvar_flatten11_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (1.87ns)   --->   "%icmp_ln22 = icmp_eq  i7 %indvar_flatten11_load, i7 56" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 188 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.97ns)   --->   "%xor_ln20 = xor i1 %icmp_ln22, i1 1" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 189 'xor' 'xor_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (1.73ns)   --->   "%icmp_ln26 = icmp_eq  i4 %indvar_flatten_load, i4 4" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 190 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln20)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (1.58ns)   --->   "%store_ln20 = store i10 %add_ln20_1, i10 %indvar_flatten31" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 191 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.28>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%pc_load = load i2 %pc" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 192 'load' 'pc_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%pr_load = load i2 %pr" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 193 'load' 'pr_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 194 'load' 'c_load' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%r_load = load i5 %r" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 195 'load' 'r_load' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (1.78ns)   --->   "%add_ln20 = add i5 %r_load, i5 2" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 196 'add' 'add_ln20' <Predicate = (!icmp_ln20 & icmp_ln22)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (1.21ns)   --->   "%select_ln20 = select i1 %icmp_ln22, i5 0, i5 %c_load" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 197 'select' 'select_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (1.56ns)   --->   "%icmp_ln28 = icmp_eq  i2 %pc_load, i2 2" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 198 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.97ns)   --->   "%and_ln20_1 = and i1 %icmp_ln26, i1 %xor_ln20" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 199 'and' 'and_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (1.21ns)   --->   "%select_ln20_1 = select i1 %icmp_ln22, i5 %add_ln20, i5 %r_load" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 200 'select' 'select_ln20_1' <Predicate = (!icmp_ln20)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (1.78ns)   --->   "%add_ln22 = add i5 %select_ln20, i5 2" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 201 'add' 'add_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.97ns)   --->   "%or_ln22 = or i1 %and_ln20_1, i1 %icmp_ln22" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 202 'or' 'or_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.99ns)   --->   "%select_ln22 = select i1 %or_ln22, i2 0, i2 %pr_load" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 203 'select' 'select_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%xor_ln22 = xor i1 %icmp_ln26, i1 1" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 204 'xor' 'xor_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%or_ln22_2 = or i1 %icmp_ln22, i1 %xor_ln22" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 205 'or' 'or_ln22_2' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%and_ln20 = and i1 %or_ln22_2, i1 %xor_ln20" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 206 'and' 'and_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln22 = and i1 %and_ln20, i1 %icmp_ln28" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 207 'and' 'and_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (1.21ns)   --->   "%select_ln22_12 = select i1 %and_ln20_1, i5 %add_ln22, i5 %select_ln20" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 208 'select' 'select_ln22_12' <Predicate = (!icmp_ln20)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (1.56ns)   --->   "%add_ln26 = add i2 %select_ln22, i2 1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 209 'add' 'add_ln26' <Predicate = (!icmp_ln20)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln26)   --->   "%or_ln26 = or i1 %and_ln22, i1 %and_ln20_1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 210 'or' 'or_ln26' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln26)   --->   "%or_ln26_1 = or i1 %or_ln26, i1 %icmp_ln22" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 211 'or' 'or_ln26_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln26 = select i1 %or_ln26_1, i2 0, i2 %pc_load" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 212 'select' 'select_ln26' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.99ns)   --->   "%select_ln26_1 = select i1 %and_ln22, i2 %add_ln26, i2 %select_ln22" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 213 'select' 'select_ln26_1' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %select_ln26_1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 214 'zext' 'zext_ln26' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (1.78ns)   --->   "%empty = add i5 %select_ln20_1, i5 %zext_ln26" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 215 'add' 'empty' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i2 %select_ln26" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 216 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (1.78ns)   --->   "%empty_50 = add i5 %select_ln22_12, i5 %zext_ln28_1" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 217 'add' 'empty_50' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (1.58ns)   --->   "%store_ln20 = store i5 %select_ln20_1, i5 %r" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 218 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_2 : Operation 219 [1/1] (1.58ns)   --->   "%store_ln22 = store i5 %select_ln22_12, i5 %c" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 219 'store' 'store_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_2 : Operation 220 [1/1] (1.58ns)   --->   "%store_ln26 = store i2 %select_ln26_1, i2 %pr" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 220 'store' 'store_ln26' <Predicate = (!icmp_ln20)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_2141 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 221 'bitconcatenate' 'tmp_2141' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i10 %tmp_2141" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 222 'zext' 'zext_ln39' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_2142 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty, i1 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 223 'bitconcatenate' 'tmp_2142' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i6 %tmp_2142" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 224 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (1.73ns)   --->   "%add_ln39_6 = add i11 %zext_ln39, i11 %zext_ln39_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 225 'add' 'add_ln39_6' <Predicate = (!icmp_ln20)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i5 %empty_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 226 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (1.63ns)   --->   "%add_ln39_7 = add i11 %add_ln39_6, i11 %zext_ln39_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 227 'add' 'add_ln39_7' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i11 %add_ln39_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 228 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%pad_img_addr = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 229 'getelementptr' 'pad_img_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 230 [2/2] (3.25ns)   --->   "%pixel = load i11 %pad_img_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 230 'load' 'pixel' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_3 : Operation 231 [1/1] (1.78ns)   --->   "%add_ln39 = add i5 %empty_50, i5 1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 231 'add' 'add_ln39' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i5 %add_ln39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 232 'zext' 'zext_ln39_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (1.63ns)   --->   "%add_ln39_8 = add i11 %add_ln39_6, i11 %zext_ln39_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 233 'add' 'add_ln39_8' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln39_5 = zext i11 %add_ln39_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 234 'zext' 'zext_ln39_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%pad_img_addr_1 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 235 'getelementptr' 'pad_img_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 236 [2/2] (3.25ns)   --->   "%pixel_1 = load i11 %pad_img_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 236 'load' 'pixel_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 237 [1/2] (3.25ns)   --->   "%pixel = load i11 %pad_img_addr" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 237 'load' 'pixel' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_4 : Operation 238 [1/2] (3.25ns)   --->   "%pixel_1 = load i11 %pad_img_addr_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 238 'load' 'pixel_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i24 %pixel_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 239 'sext' 'sext_ln40_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 240 [3/3] (1.05ns) (grouped into DSP with root node add_ln40)   --->   "%mul_ln40_1 = mul i31 %sext_ln40_2, i31 %zext_ln38_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 240 'mul' 'mul_ln40_1' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 241 [1/1] (1.78ns)   --->   "%add_ln39_1 = add i5 %empty_50, i5 2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 241 'add' 'add_ln39_1' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln39_6 = zext i5 %add_ln39_1" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 242 'zext' 'zext_ln39_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (1.63ns)   --->   "%add_ln39_9 = add i11 %add_ln39_6, i11 %zext_ln39_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 243 'add' 'add_ln39_9' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln39_7 = zext i11 %add_ln39_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 244 'zext' 'zext_ln39_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%pad_img_addr_2 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 245 'getelementptr' 'pad_img_addr_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 246 [2/2] (3.25ns)   --->   "%pixel_2 = load i11 %pad_img_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 246 'load' 'pixel_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_4 : Operation 247 [1/1] (1.78ns)   --->   "%add_ln39_2 = add i5 %empty_50, i5 3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 247 'add' 'add_ln39_2' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln39_8 = zext i5 %add_ln39_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 248 'zext' 'zext_ln39_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (1.63ns)   --->   "%add_ln39_10 = add i11 %add_ln39_6, i11 %zext_ln39_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 249 'add' 'add_ln39_10' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln39_9 = zext i11 %add_ln39_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 250 'zext' 'zext_ln39_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%pad_img_addr_3 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 251 'getelementptr' 'pad_img_addr_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 252 [2/2] (3.25ns)   --->   "%pixel_3 = load i11 %pad_img_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 252 'load' 'pixel_3' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %empty_50" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 253 'zext' 'p_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i24 %pixel" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 254 'sext' 'sext_ln40_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (6.54ns)   --->   "%mul_ln40 = mul i32 %sext_ln40_1, i32 %sext_ln38_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 255 'mul' 'mul_ln40' <Predicate = (!icmp_ln20)> <Delay = 6.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_2143 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %mul_ln40, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 256 'partselect' 'tmp_2143' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 257 [2/3] (1.05ns) (grouped into DSP with root node add_ln40)   --->   "%mul_ln40_1 = mul i31 %sext_ln40_2, i31 %zext_ln38_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 257 'mul' 'mul_ln40_1' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 258 [1/2] (3.25ns)   --->   "%pixel_2 = load i11 %pad_img_addr_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 258 'load' 'pixel_2' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln40_4 = sext i24 %pixel_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 259 'sext' 'sext_ln40_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 260 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_1)   --->   "%mul_ln40_2 = mul i32 %sext_ln40_4, i32 %zext_ln38_2_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 260 'mul' 'mul_ln40_2' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 261 [1/2] (3.25ns)   --->   "%pixel_3 = load i11 %pad_img_addr_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 261 'load' 'pixel_3' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_5 : Operation 262 [1/1] (1.78ns)   --->   "%add_ln39_3 = add i6 %p_cast, i6 4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 262 'add' 'add_ln39_3' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln39_10 = zext i6 %add_ln39_3" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 263 'zext' 'zext_ln39_10' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (1.63ns)   --->   "%add_ln39_11 = add i11 %add_ln39_6, i11 %zext_ln39_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 264 'add' 'add_ln39_11' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln39_11 = zext i11 %add_ln39_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 265 'zext' 'zext_ln39_11' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%pad_img_addr_4 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 266 'getelementptr' 'pad_img_addr_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 267 [2/2] (3.25ns)   --->   "%pixel_4 = load i11 %pad_img_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 267 'load' 'pixel_4' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_5 : Operation 268 [1/1] (1.78ns)   --->   "%add_ln39_4 = add i6 %p_cast, i6 5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 268 'add' 'add_ln39_4' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln39_12 = zext i6 %add_ln39_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 269 'zext' 'zext_ln39_12' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (1.63ns)   --->   "%add_ln39_12 = add i11 %add_ln39_6, i11 %zext_ln39_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 270 'add' 'add_ln39_12' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln39_13 = zext i11 %add_ln39_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 271 'zext' 'zext_ln39_13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%pad_img_addr_5 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 272 'getelementptr' 'pad_img_addr_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 273 [2/2] (3.25ns)   --->   "%pixel_5 = load i11 %pad_img_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 273 'load' 'pixel_5' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_5 : Operation 274 [1/1] (1.78ns)   --->   "%empty_51 = add i5 %empty, i5 1" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 274 'add' 'empty_51' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2143, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 275 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 276 [1/3] (0.00ns) (grouped into DSP with root node add_ln40)   --->   "%mul_ln40_1 = mul i31 %sext_ln40_2, i31 %zext_ln38_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 276 'mul' 'mul_ln40_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 277 [1/1] (0.00ns) (grouped into DSP with root node add_ln40)   --->   "%sext_ln40_3 = sext i31 %mul_ln40_1" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 277 'sext' 'sext_ln40_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 278 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40 = add i32 %and_ln, i32 %sext_ln40_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 278 'add' 'add_ln40' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 279 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_1)   --->   "%mul_ln40_2 = mul i32 %sext_ln40_4, i32 %zext_ln38_2_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 279 'mul' 'mul_ln40_2' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln40_5 = sext i24 %pixel_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 280 'sext' 'sext_ln40_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 281 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_2)   --->   "%mul_ln40_3 = mul i32 %sext_ln40_5, i32 %sext_ln38_1_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 281 'mul' 'mul_ln40_3' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 282 [1/2] (3.25ns)   --->   "%pixel_4 = load i11 %pad_img_addr_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 282 'load' 'pixel_4' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_6 : Operation 283 [1/2] (3.25ns)   --->   "%pixel_5 = load i11 %pad_img_addr_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 283 'load' 'pixel_5' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_6 : Operation 284 [1/1] (1.78ns)   --->   "%add_ln39_5 = add i6 %p_cast, i6 6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 284 'add' 'add_ln39_5' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln39_14 = zext i6 %add_ln39_5" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 285 'zext' 'zext_ln39_14' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (1.63ns)   --->   "%add_ln39_13 = add i11 %add_ln39_6, i11 %zext_ln39_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 286 'add' 'add_ln39_13' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln39_15 = zext i11 %add_ln39_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 287 'zext' 'zext_ln39_15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%pad_img_addr_6 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 288 'getelementptr' 'pad_img_addr_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 289 [2/2] (3.25ns)   --->   "%pixel_6 = load i11 %pad_img_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 289 'load' 'pixel_6' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_2150 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_51, i5 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 290 'bitconcatenate' 'tmp_2150' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln39_16 = zext i10 %tmp_2150" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 291 'zext' 'zext_ln39_16' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_2151 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_51, i1 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 292 'bitconcatenate' 'tmp_2151' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln39_17 = zext i6 %tmp_2151" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 293 'zext' 'zext_ln39_17' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (1.73ns)   --->   "%add_ln39_14 = add i11 %zext_ln39_16, i11 %zext_ln39_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 294 'add' 'add_ln39_14' <Predicate = (!icmp_ln20)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 295 [1/1] (1.63ns)   --->   "%add_ln39_15 = add i11 %add_ln39_14, i11 %zext_ln39_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 295 'add' 'add_ln39_15' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln39_18 = zext i11 %add_ln39_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 296 'zext' 'zext_ln39_18' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%pad_img_addr_7 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 297 'getelementptr' 'pad_img_addr_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 298 [2/2] (3.25ns)   --->   "%pixel_7 = load i11 %pad_img_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 298 'load' 'pixel_7' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>

State 7 <SV = 6> <Delay = 4.89>
ST_7 : Operation 299 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40 = add i32 %and_ln, i32 %sext_ln40_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 299 'add' 'add_ln40' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_2144 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 300 'partselect' 'tmp_2144' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%and_ln40_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2144, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 301 'bitconcatenate' 'and_ln40_s' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 302 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_1)   --->   "%mul_ln40_2 = mul i32 %sext_ln40_4, i32 %zext_ln38_2_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 302 'mul' 'mul_ln40_2' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 303 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_1 = add i32 %and_ln40_s, i32 %mul_ln40_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 303 'add' 'add_ln40_1' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 304 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_2)   --->   "%mul_ln40_3 = mul i32 %sext_ln40_5, i32 %sext_ln38_1_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 304 'mul' 'mul_ln40_3' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln40_6 = sext i24 %pixel_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 305 'sext' 'sext_ln40_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 306 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_3)   --->   "%mul_ln40_4 = mul i32 %sext_ln40_6, i32 %sext_ln40_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 306 'mul' 'mul_ln40_4' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 307 [1/2] (3.25ns)   --->   "%pixel_6 = load i11 %pad_img_addr_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 307 'load' 'pixel_6' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_7 : Operation 308 [1/1] (1.63ns)   --->   "%add_ln39_16 = add i11 %add_ln39_14, i11 %zext_ln39_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 308 'add' 'add_ln39_16' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln39_19 = zext i11 %add_ln39_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 309 'zext' 'zext_ln39_19' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 310 [1/1] (0.00ns)   --->   "%pad_img_addr_8 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 310 'getelementptr' 'pad_img_addr_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 311 [1/1] (1.63ns)   --->   "%add_ln39_17 = add i11 %add_ln39_14, i11 %zext_ln39_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 311 'add' 'add_ln39_17' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln39_20 = zext i11 %add_ln39_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 312 'zext' 'zext_ln39_20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%pad_img_addr_9 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 313 'getelementptr' 'pad_img_addr_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_7 : Operation 314 [1/2] (3.25ns)   --->   "%pixel_7 = load i11 %pad_img_addr_7" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 314 'load' 'pixel_7' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_7 : Operation 315 [2/2] (3.25ns)   --->   "%pixel_8 = load i11 %pad_img_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 315 'load' 'pixel_8' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_7 : Operation 316 [2/2] (3.25ns)   --->   "%pixel_9 = load i11 %pad_img_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 316 'load' 'pixel_9' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>

State 8 <SV = 7> <Delay = 4.89>
ST_8 : Operation 317 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_1 = add i32 %and_ln40_s, i32 %mul_ln40_2" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 317 'add' 'add_ln40_1' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_2145 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_1, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 318 'partselect' 'tmp_2145' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 319 [1/1] (0.00ns)   --->   "%and_ln40_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2145, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 319 'bitconcatenate' 'and_ln40_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 320 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_2)   --->   "%mul_ln40_3 = mul i32 %sext_ln40_5, i32 %sext_ln38_1_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 320 'mul' 'mul_ln40_3' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 321 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_2 = add i32 %and_ln40_1, i32 %mul_ln40_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 321 'add' 'add_ln40_2' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 322 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_3)   --->   "%mul_ln40_4 = mul i32 %sext_ln40_6, i32 %sext_ln40_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 322 'mul' 'mul_ln40_4' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln40_7 = sext i24 %pixel_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 323 'sext' 'sext_ln40_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 324 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_4)   --->   "%mul_ln40_5 = mul i32 %sext_ln40_7, i32 %sext_ln38_2_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 324 'mul' 'mul_ln40_5' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 325 [1/1] (1.63ns)   --->   "%add_ln39_18 = add i11 %add_ln39_14, i11 %zext_ln39_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 325 'add' 'add_ln39_18' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln39_21 = zext i11 %add_ln39_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 326 'zext' 'zext_ln39_21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (0.00ns)   --->   "%pad_img_addr_10 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 327 'getelementptr' 'pad_img_addr_10' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 328 [1/1] (1.63ns)   --->   "%add_ln39_19 = add i11 %add_ln39_14, i11 %zext_ln39_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 328 'add' 'add_ln39_19' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln39_22 = zext i11 %add_ln39_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 329 'zext' 'zext_ln39_22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%pad_img_addr_11 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 330 'getelementptr' 'pad_img_addr_11' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 331 [1/2] (3.25ns)   --->   "%pixel_8 = load i11 %pad_img_addr_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 331 'load' 'pixel_8' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_8 : Operation 332 [1/2] (3.25ns)   --->   "%pixel_9 = load i11 %pad_img_addr_9" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 332 'load' 'pixel_9' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_8 : Operation 333 [2/2] (3.25ns)   --->   "%pixel_10 = load i11 %pad_img_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 333 'load' 'pixel_10' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_8 : Operation 334 [2/2] (3.25ns)   --->   "%pixel_11 = load i11 %pad_img_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 334 'load' 'pixel_11' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>

State 9 <SV = 8> <Delay = 4.89>
ST_9 : Operation 335 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_2 = add i32 %and_ln40_1, i32 %mul_ln40_3" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 335 'add' 'add_ln40_2' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_2146 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_2, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 336 'partselect' 'tmp_2146' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%and_ln40_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2146, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 337 'bitconcatenate' 'and_ln40_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 338 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_3)   --->   "%mul_ln40_4 = mul i32 %sext_ln40_6, i32 %sext_ln40_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 338 'mul' 'mul_ln40_4' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 339 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_3 = add i32 %and_ln40_2, i32 %mul_ln40_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 339 'add' 'add_ln40_3' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 340 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_4)   --->   "%mul_ln40_5 = mul i32 %sext_ln40_7, i32 %sext_ln38_2_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 340 'mul' 'mul_ln40_5' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln40_8 = sext i24 %pixel_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 341 'sext' 'sext_ln40_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 342 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_5)   --->   "%mul_ln40_6 = mul i32 %sext_ln40_8, i32 %sext_ln40_159_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 342 'mul' 'mul_ln40_6' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 343 [1/1] (1.63ns)   --->   "%add_ln39_20 = add i11 %add_ln39_14, i11 %zext_ln39_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 343 'add' 'add_ln39_20' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln39_23 = zext i11 %add_ln39_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 344 'zext' 'zext_ln39_23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (0.00ns)   --->   "%pad_img_addr_12 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 345 'getelementptr' 'pad_img_addr_12' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 346 [1/1] (1.63ns)   --->   "%add_ln39_21 = add i11 %add_ln39_14, i11 %zext_ln39_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 346 'add' 'add_ln39_21' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln39_24 = zext i11 %add_ln39_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 347 'zext' 'zext_ln39_24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%pad_img_addr_13 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 348 'getelementptr' 'pad_img_addr_13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 349 [1/2] (3.25ns)   --->   "%pixel_10 = load i11 %pad_img_addr_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 349 'load' 'pixel_10' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_9 : Operation 350 [1/2] (3.25ns)   --->   "%pixel_11 = load i11 %pad_img_addr_11" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 350 'load' 'pixel_11' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_9 : Operation 351 [2/2] (3.25ns)   --->   "%pixel_12 = load i11 %pad_img_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 351 'load' 'pixel_12' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_9 : Operation 352 [2/2] (3.25ns)   --->   "%pixel_13 = load i11 %pad_img_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 352 'load' 'pixel_13' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_9 : Operation 353 [1/1] (1.78ns)   --->   "%empty_52 = add i5 %empty, i5 2" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 353 'add' 'empty_52' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.62>
ST_10 : Operation 354 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_3 = add i32 %and_ln40_2, i32 %mul_ln40_4" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 354 'add' 'add_ln40_3' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_2147 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_3, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 355 'partselect' 'tmp_2147' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 356 [1/1] (0.00ns)   --->   "%and_ln40_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2147, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 356 'bitconcatenate' 'and_ln40_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 357 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_4)   --->   "%mul_ln40_5 = mul i32 %sext_ln40_7, i32 %sext_ln38_2_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 357 'mul' 'mul_ln40_5' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 358 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_4 = add i32 %and_ln40_3, i32 %mul_ln40_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 358 'add' 'add_ln40_4' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 359 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_5)   --->   "%mul_ln40_6 = mul i32 %sext_ln40_8, i32 %sext_ln40_159_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 359 'mul' 'mul_ln40_6' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln40_9 = sext i24 %pixel_7" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 360 'sext' 'sext_ln40_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 361 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_6)   --->   "%mul_ln40_7 = mul i32 %sext_ln40_9, i32 %sext_ln38_3_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 361 'mul' 'mul_ln40_7' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 362 [1/2] (3.25ns)   --->   "%pixel_12 = load i11 %pad_img_addr_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 362 'load' 'pixel_12' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_10 : Operation 363 [1/2] (3.25ns)   --->   "%pixel_13 = load i11 %pad_img_addr_13" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 363 'load' 'pixel_13' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_10 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_2159 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_52, i5 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 364 'bitconcatenate' 'tmp_2159' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln39_25 = zext i10 %tmp_2159" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 365 'zext' 'zext_ln39_25' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_2160 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_52, i1 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 366 'bitconcatenate' 'tmp_2160' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln39_26 = zext i6 %tmp_2160" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 367 'zext' 'zext_ln39_26' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 368 [1/1] (1.73ns)   --->   "%add_ln39_22 = add i11 %zext_ln39_25, i11 %zext_ln39_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 368 'add' 'add_ln39_22' <Predicate = (!icmp_ln20)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 369 [1/1] (1.63ns)   --->   "%add_ln39_23 = add i11 %add_ln39_22, i11 %zext_ln39_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 369 'add' 'add_ln39_23' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln39_27 = zext i11 %add_ln39_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 370 'zext' 'zext_ln39_27' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 371 [1/1] (0.00ns)   --->   "%pad_img_addr_14 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 371 'getelementptr' 'pad_img_addr_14' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 372 [1/1] (1.63ns)   --->   "%add_ln39_24 = add i11 %add_ln39_22, i11 %zext_ln39_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 372 'add' 'add_ln39_24' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln39_28 = zext i11 %add_ln39_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 373 'zext' 'zext_ln39_28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 374 [1/1] (0.00ns)   --->   "%pad_img_addr_15 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 374 'getelementptr' 'pad_img_addr_15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 375 [2/2] (3.25ns)   --->   "%pixel_14 = load i11 %pad_img_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 375 'load' 'pixel_14' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_10 : Operation 376 [2/2] (3.25ns)   --->   "%pixel_15 = load i11 %pad_img_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 376 'load' 'pixel_15' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>

State 11 <SV = 10> <Delay = 4.89>
ST_11 : Operation 377 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_4 = add i32 %and_ln40_3, i32 %mul_ln40_5" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 377 'add' 'add_ln40_4' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_2148 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_4, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 378 'partselect' 'tmp_2148' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 379 [1/1] (0.00ns)   --->   "%and_ln40_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2148, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 379 'bitconcatenate' 'and_ln40_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 380 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_5)   --->   "%mul_ln40_6 = mul i32 %sext_ln40_8, i32 %sext_ln40_159_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 380 'mul' 'mul_ln40_6' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 381 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_5 = add i32 %and_ln40_4, i32 %mul_ln40_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 381 'add' 'add_ln40_5' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 382 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_6)   --->   "%mul_ln40_7 = mul i32 %sext_ln40_9, i32 %sext_ln38_3_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 382 'mul' 'mul_ln40_7' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln40_10 = sext i24 %pixel_8" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 383 'sext' 'sext_ln40_10' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 384 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_7)   --->   "%mul_ln40_8 = mul i32 %sext_ln40_10, i32 %sext_ln40_160_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 384 'mul' 'mul_ln40_8' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 385 [1/1] (1.63ns)   --->   "%add_ln39_25 = add i11 %add_ln39_22, i11 %zext_ln39_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 385 'add' 'add_ln39_25' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln39_29 = zext i11 %add_ln39_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 386 'zext' 'zext_ln39_29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 387 [1/1] (0.00ns)   --->   "%pad_img_addr_16 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 387 'getelementptr' 'pad_img_addr_16' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 388 [1/1] (1.63ns)   --->   "%add_ln39_26 = add i11 %add_ln39_22, i11 %zext_ln39_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 388 'add' 'add_ln39_26' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln39_30 = zext i11 %add_ln39_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 389 'zext' 'zext_ln39_30' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 390 [1/1] (0.00ns)   --->   "%pad_img_addr_17 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 390 'getelementptr' 'pad_img_addr_17' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 391 [1/2] (3.25ns)   --->   "%pixel_14 = load i11 %pad_img_addr_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 391 'load' 'pixel_14' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_11 : Operation 392 [1/2] (3.25ns)   --->   "%pixel_15 = load i11 %pad_img_addr_15" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 392 'load' 'pixel_15' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_11 : Operation 393 [2/2] (3.25ns)   --->   "%pixel_16 = load i11 %pad_img_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 393 'load' 'pixel_16' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_11 : Operation 394 [2/2] (3.25ns)   --->   "%pixel_17 = load i11 %pad_img_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 394 'load' 'pixel_17' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>

State 12 <SV = 11> <Delay = 4.89>
ST_12 : Operation 395 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_5 = add i32 %and_ln40_4, i32 %mul_ln40_6" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 395 'add' 'add_ln40_5' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_2149 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_5, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 396 'partselect' 'tmp_2149' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 397 [1/1] (0.00ns)   --->   "%and_ln40_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2149, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 397 'bitconcatenate' 'and_ln40_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 398 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_6)   --->   "%mul_ln40_7 = mul i32 %sext_ln40_9, i32 %sext_ln38_3_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 398 'mul' 'mul_ln40_7' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 399 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_6 = add i32 %and_ln40_5, i32 %mul_ln40_7" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 399 'add' 'add_ln40_6' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 400 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_7)   --->   "%mul_ln40_8 = mul i32 %sext_ln40_10, i32 %sext_ln40_160_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 400 'mul' 'mul_ln40_8' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln40_11 = sext i24 %pixel_9" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 401 'sext' 'sext_ln40_11' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 402 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_8)   --->   "%mul_ln40_9 = mul i32 %sext_ln40_11, i32 %sext_ln38_4_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 402 'mul' 'mul_ln40_9' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 403 [1/1] (1.63ns)   --->   "%add_ln39_27 = add i11 %add_ln39_22, i11 %zext_ln39_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 403 'add' 'add_ln39_27' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln39_31 = zext i11 %add_ln39_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 404 'zext' 'zext_ln39_31' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 405 [1/1] (0.00ns)   --->   "%pad_img_addr_18 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 405 'getelementptr' 'pad_img_addr_18' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 406 [1/1] (1.63ns)   --->   "%add_ln39_28 = add i11 %add_ln39_22, i11 %zext_ln39_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 406 'add' 'add_ln39_28' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln39_32 = zext i11 %add_ln39_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 407 'zext' 'zext_ln39_32' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 408 [1/1] (0.00ns)   --->   "%pad_img_addr_19 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 408 'getelementptr' 'pad_img_addr_19' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 409 [1/2] (3.25ns)   --->   "%pixel_16 = load i11 %pad_img_addr_16" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 409 'load' 'pixel_16' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_12 : Operation 410 [1/2] (3.25ns)   --->   "%pixel_17 = load i11 %pad_img_addr_17" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 410 'load' 'pixel_17' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_12 : Operation 411 [2/2] (3.25ns)   --->   "%pixel_18 = load i11 %pad_img_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 411 'load' 'pixel_18' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_12 : Operation 412 [2/2] (3.25ns)   --->   "%pixel_19 = load i11 %pad_img_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 412 'load' 'pixel_19' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_12 : Operation 413 [1/1] (1.78ns)   --->   "%empty_53 = add i5 %empty, i5 3" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 413 'add' 'empty_53' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.62>
ST_13 : Operation 414 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_6 = add i32 %and_ln40_5, i32 %mul_ln40_7" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 414 'add' 'add_ln40_6' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_2152 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_6, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 415 'partselect' 'tmp_2152' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 416 [1/1] (0.00ns)   --->   "%and_ln40_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2152, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 416 'bitconcatenate' 'and_ln40_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 417 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_7)   --->   "%mul_ln40_8 = mul i32 %sext_ln40_10, i32 %sext_ln40_160_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 417 'mul' 'mul_ln40_8' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 418 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_7 = add i32 %and_ln40_6, i32 %mul_ln40_8" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 418 'add' 'add_ln40_7' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 419 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_8)   --->   "%mul_ln40_9 = mul i32 %sext_ln40_11, i32 %sext_ln38_4_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 419 'mul' 'mul_ln40_9' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln40_12 = sext i24 %pixel_10" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 420 'sext' 'sext_ln40_12' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 421 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_9)   --->   "%mul_ln40_10 = mul i32 %sext_ln40_12, i32 %sext_ln40_161_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 421 'mul' 'mul_ln40_10' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 422 [1/1] (1.63ns)   --->   "%add_ln39_29 = add i11 %add_ln39_22, i11 %zext_ln39_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 422 'add' 'add_ln39_29' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln39_33 = zext i11 %add_ln39_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 423 'zext' 'zext_ln39_33' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 424 [1/1] (0.00ns)   --->   "%pad_img_addr_20 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 424 'getelementptr' 'pad_img_addr_20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 425 [1/2] (3.25ns)   --->   "%pixel_18 = load i11 %pad_img_addr_18" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 425 'load' 'pixel_18' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_13 : Operation 426 [1/2] (3.25ns)   --->   "%pixel_19 = load i11 %pad_img_addr_19" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 426 'load' 'pixel_19' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_13 : Operation 427 [2/2] (3.25ns)   --->   "%pixel_20 = load i11 %pad_img_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 427 'load' 'pixel_20' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_13 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_2168 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_53, i5 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 428 'bitconcatenate' 'tmp_2168' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln39_34 = zext i10 %tmp_2168" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 429 'zext' 'zext_ln39_34' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_2169 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_53, i1 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 430 'bitconcatenate' 'tmp_2169' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln39_35 = zext i6 %tmp_2169" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 431 'zext' 'zext_ln39_35' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 432 [1/1] (1.73ns)   --->   "%add_ln39_30 = add i11 %zext_ln39_34, i11 %zext_ln39_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 432 'add' 'add_ln39_30' <Predicate = (!icmp_ln20)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 433 [1/1] (1.63ns)   --->   "%add_ln39_31 = add i11 %add_ln39_30, i11 %zext_ln39_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 433 'add' 'add_ln39_31' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln39_36 = zext i11 %add_ln39_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 434 'zext' 'zext_ln39_36' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 435 [1/1] (0.00ns)   --->   "%pad_img_addr_21 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 435 'getelementptr' 'pad_img_addr_21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_13 : Operation 436 [2/2] (3.25ns)   --->   "%pixel_21 = load i11 %pad_img_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 436 'load' 'pixel_21' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>

State 14 <SV = 13> <Delay = 4.89>
ST_14 : Operation 437 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_7 = add i32 %and_ln40_6, i32 %mul_ln40_8" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 437 'add' 'add_ln40_7' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_2153 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_7, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 438 'partselect' 'tmp_2153' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 439 [1/1] (0.00ns)   --->   "%and_ln40_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2153, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 439 'bitconcatenate' 'and_ln40_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 440 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_8)   --->   "%mul_ln40_9 = mul i32 %sext_ln40_11, i32 %sext_ln38_4_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 440 'mul' 'mul_ln40_9' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 441 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_8 = add i32 %and_ln40_7, i32 %mul_ln40_9" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 441 'add' 'add_ln40_8' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 442 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_9)   --->   "%mul_ln40_10 = mul i32 %sext_ln40_12, i32 %sext_ln40_161_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 442 'mul' 'mul_ln40_10' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln40_13 = sext i24 %pixel_11" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 443 'sext' 'sext_ln40_13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 444 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_10)   --->   "%mul_ln40_11 = mul i32 %sext_ln40_13, i32 %sext_ln38_5_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 444 'mul' 'mul_ln40_11' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 445 [1/2] (3.25ns)   --->   "%pixel_20 = load i11 %pad_img_addr_20" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 445 'load' 'pixel_20' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_14 : Operation 446 [1/1] (1.63ns)   --->   "%add_ln39_32 = add i11 %add_ln39_30, i11 %zext_ln39_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 446 'add' 'add_ln39_32' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln39_37 = zext i11 %add_ln39_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 447 'zext' 'zext_ln39_37' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 448 [1/1] (0.00ns)   --->   "%pad_img_addr_22 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 448 'getelementptr' 'pad_img_addr_22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 449 [1/1] (1.63ns)   --->   "%add_ln39_33 = add i11 %add_ln39_30, i11 %zext_ln39_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 449 'add' 'add_ln39_33' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln39_38 = zext i11 %add_ln39_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 450 'zext' 'zext_ln39_38' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 451 [1/1] (0.00ns)   --->   "%pad_img_addr_23 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 451 'getelementptr' 'pad_img_addr_23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 452 [1/2] (3.25ns)   --->   "%pixel_21 = load i11 %pad_img_addr_21" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 452 'load' 'pixel_21' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_14 : Operation 453 [2/2] (3.25ns)   --->   "%pixel_22 = load i11 %pad_img_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 453 'load' 'pixel_22' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_14 : Operation 454 [2/2] (3.25ns)   --->   "%pixel_23 = load i11 %pad_img_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 454 'load' 'pixel_23' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>

State 15 <SV = 14> <Delay = 4.89>
ST_15 : Operation 455 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_8 = add i32 %and_ln40_7, i32 %mul_ln40_9" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 455 'add' 'add_ln40_8' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_2154 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_8, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 456 'partselect' 'tmp_2154' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 457 [1/1] (0.00ns)   --->   "%and_ln40_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2154, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 457 'bitconcatenate' 'and_ln40_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 458 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_9)   --->   "%mul_ln40_10 = mul i32 %sext_ln40_12, i32 %sext_ln40_161_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 458 'mul' 'mul_ln40_10' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 459 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_9 = add i32 %and_ln40_8, i32 %mul_ln40_10" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 459 'add' 'add_ln40_9' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 460 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_10)   --->   "%mul_ln40_11 = mul i32 %sext_ln40_13, i32 %sext_ln38_5_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 460 'mul' 'mul_ln40_11' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln40_14 = sext i24 %pixel_12" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 461 'sext' 'sext_ln40_14' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 462 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_11)   --->   "%mul_ln40_12 = mul i32 %sext_ln40_14, i32 %sext_ln40_162_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 462 'mul' 'mul_ln40_12' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 463 [1/1] (1.63ns)   --->   "%add_ln39_34 = add i11 %add_ln39_30, i11 %zext_ln39_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 463 'add' 'add_ln39_34' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln39_39 = zext i11 %add_ln39_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 464 'zext' 'zext_ln39_39' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 465 [1/1] (0.00ns)   --->   "%pad_img_addr_24 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 465 'getelementptr' 'pad_img_addr_24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 466 [1/1] (1.63ns)   --->   "%add_ln39_35 = add i11 %add_ln39_30, i11 %zext_ln39_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 466 'add' 'add_ln39_35' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln39_40 = zext i11 %add_ln39_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 467 'zext' 'zext_ln39_40' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 468 [1/1] (0.00ns)   --->   "%pad_img_addr_25 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 468 'getelementptr' 'pad_img_addr_25' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_15 : Operation 469 [1/2] (3.25ns)   --->   "%pixel_22 = load i11 %pad_img_addr_22" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 469 'load' 'pixel_22' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_15 : Operation 470 [1/2] (3.25ns)   --->   "%pixel_23 = load i11 %pad_img_addr_23" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 470 'load' 'pixel_23' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_15 : Operation 471 [2/2] (3.25ns)   --->   "%pixel_24 = load i11 %pad_img_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 471 'load' 'pixel_24' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_15 : Operation 472 [2/2] (3.25ns)   --->   "%pixel_25 = load i11 %pad_img_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 472 'load' 'pixel_25' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>

State 16 <SV = 15> <Delay = 4.89>
ST_16 : Operation 473 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_9 = add i32 %and_ln40_8, i32 %mul_ln40_10" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 473 'add' 'add_ln40_9' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_2155 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_9, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 474 'partselect' 'tmp_2155' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 475 [1/1] (0.00ns)   --->   "%and_ln40_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2155, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 475 'bitconcatenate' 'and_ln40_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 476 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_10)   --->   "%mul_ln40_11 = mul i32 %sext_ln40_13, i32 %sext_ln38_5_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 476 'mul' 'mul_ln40_11' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 477 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_10 = add i32 %and_ln40_9, i32 %mul_ln40_11" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 477 'add' 'add_ln40_10' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 478 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_11)   --->   "%mul_ln40_12 = mul i32 %sext_ln40_14, i32 %sext_ln40_162_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 478 'mul' 'mul_ln40_12' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln40_15 = sext i24 %pixel_13" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 479 'sext' 'sext_ln40_15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 480 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_12)   --->   "%mul_ln40_13 = mul i32 %sext_ln40_15, i32 %sext_ln38_6_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 480 'mul' 'mul_ln40_13' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 481 [1/1] (1.63ns)   --->   "%add_ln39_36 = add i11 %add_ln39_30, i11 %zext_ln39_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 481 'add' 'add_ln39_36' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln39_41 = zext i11 %add_ln39_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 482 'zext' 'zext_ln39_41' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 483 [1/1] (0.00ns)   --->   "%pad_img_addr_26 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 483 'getelementptr' 'pad_img_addr_26' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 484 [1/1] (1.63ns)   --->   "%add_ln39_37 = add i11 %add_ln39_30, i11 %zext_ln39_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 484 'add' 'add_ln39_37' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln39_42 = zext i11 %add_ln39_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 485 'zext' 'zext_ln39_42' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 486 [1/1] (0.00ns)   --->   "%pad_img_addr_27 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 486 'getelementptr' 'pad_img_addr_27' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_16 : Operation 487 [1/2] (3.25ns)   --->   "%pixel_24 = load i11 %pad_img_addr_24" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 487 'load' 'pixel_24' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_16 : Operation 488 [1/2] (3.25ns)   --->   "%pixel_25 = load i11 %pad_img_addr_25" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 488 'load' 'pixel_25' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_16 : Operation 489 [2/2] (3.25ns)   --->   "%pixel_26 = load i11 %pad_img_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 489 'load' 'pixel_26' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_16 : Operation 490 [2/2] (3.25ns)   --->   "%pixel_27 = load i11 %pad_img_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 490 'load' 'pixel_27' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_16 : Operation 491 [1/1] (1.78ns)   --->   "%empty_54 = add i5 %empty, i5 4" [CNN_Optimal/src/conv.cpp:20]   --->   Operation 491 'add' 'empty_54' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.62>
ST_17 : Operation 492 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_10 = add i32 %and_ln40_9, i32 %mul_ln40_11" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 492 'add' 'add_ln40_10' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_2156 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_10, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 493 'partselect' 'tmp_2156' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 494 [1/1] (0.00ns)   --->   "%and_ln40_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2156, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 494 'bitconcatenate' 'and_ln40_10' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 495 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_11)   --->   "%mul_ln40_12 = mul i32 %sext_ln40_14, i32 %sext_ln40_162_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 495 'mul' 'mul_ln40_12' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 496 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_11 = add i32 %and_ln40_10, i32 %mul_ln40_12" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 496 'add' 'add_ln40_11' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 497 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_12)   --->   "%mul_ln40_13 = mul i32 %sext_ln40_15, i32 %sext_ln38_6_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 497 'mul' 'mul_ln40_13' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln40_16 = sext i24 %pixel_14" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 498 'sext' 'sext_ln40_16' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 499 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_13)   --->   "%mul_ln40_14 = mul i32 %sext_ln40_16, i32 %sext_ln38_7_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 499 'mul' 'mul_ln40_14' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 500 [1/2] (3.25ns)   --->   "%pixel_26 = load i11 %pad_img_addr_26" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 500 'load' 'pixel_26' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_17 : Operation 501 [1/2] (3.25ns)   --->   "%pixel_27 = load i11 %pad_img_addr_27" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 501 'load' 'pixel_27' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_17 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_2177 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_54, i5 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 502 'bitconcatenate' 'tmp_2177' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln39_43 = zext i10 %tmp_2177" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 503 'zext' 'zext_ln39_43' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_2178 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_54, i1 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 504 'bitconcatenate' 'tmp_2178' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln39_44 = zext i6 %tmp_2178" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 505 'zext' 'zext_ln39_44' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 506 [1/1] (1.73ns)   --->   "%add_ln39_38 = add i11 %zext_ln39_43, i11 %zext_ln39_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 506 'add' 'add_ln39_38' <Predicate = (!icmp_ln20)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 507 [1/1] (1.63ns)   --->   "%add_ln39_39 = add i11 %add_ln39_38, i11 %zext_ln39_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 507 'add' 'add_ln39_39' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln39_45 = zext i11 %add_ln39_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 508 'zext' 'zext_ln39_45' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 509 [1/1] (0.00ns)   --->   "%pad_img_addr_28 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 509 'getelementptr' 'pad_img_addr_28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 510 [1/1] (1.63ns)   --->   "%add_ln39_40 = add i11 %add_ln39_38, i11 %zext_ln39_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 510 'add' 'add_ln39_40' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln39_46 = zext i11 %add_ln39_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 511 'zext' 'zext_ln39_46' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 512 [1/1] (0.00ns)   --->   "%pad_img_addr_29 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 512 'getelementptr' 'pad_img_addr_29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 513 [2/2] (3.25ns)   --->   "%pixel_28 = load i11 %pad_img_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 513 'load' 'pixel_28' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_17 : Operation 514 [2/2] (3.25ns)   --->   "%pixel_29 = load i11 %pad_img_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 514 'load' 'pixel_29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>

State 18 <SV = 17> <Delay = 4.89>
ST_18 : Operation 515 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_11 = add i32 %and_ln40_10, i32 %mul_ln40_12" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 515 'add' 'add_ln40_11' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_2157 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_11, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 516 'partselect' 'tmp_2157' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 517 [1/1] (0.00ns)   --->   "%and_ln40_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2157, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 517 'bitconcatenate' 'and_ln40_11' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 518 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_12)   --->   "%mul_ln40_13 = mul i32 %sext_ln40_15, i32 %sext_ln38_6_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 518 'mul' 'mul_ln40_13' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 519 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_12 = add i32 %and_ln40_11, i32 %mul_ln40_13" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 519 'add' 'add_ln40_12' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 520 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_13)   --->   "%mul_ln40_14 = mul i32 %sext_ln40_16, i32 %sext_ln38_7_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 520 'mul' 'mul_ln40_14' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln40_17 = sext i24 %pixel_15" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 521 'sext' 'sext_ln40_17' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 522 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_14)   --->   "%mul_ln40_15 = mul i32 %sext_ln40_17, i32 %sext_ln40_163_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 522 'mul' 'mul_ln40_15' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 523 [1/1] (1.63ns)   --->   "%add_ln39_41 = add i11 %add_ln39_38, i11 %zext_ln39_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 523 'add' 'add_ln39_41' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln39_47 = zext i11 %add_ln39_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 524 'zext' 'zext_ln39_47' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 525 [1/1] (0.00ns)   --->   "%pad_img_addr_30 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 525 'getelementptr' 'pad_img_addr_30' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 526 [1/1] (1.63ns)   --->   "%add_ln39_42 = add i11 %add_ln39_38, i11 %zext_ln39_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 526 'add' 'add_ln39_42' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln39_48 = zext i11 %add_ln39_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 527 'zext' 'zext_ln39_48' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 528 [1/1] (0.00ns)   --->   "%pad_img_addr_31 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 528 'getelementptr' 'pad_img_addr_31' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_18 : Operation 529 [1/2] (3.25ns)   --->   "%pixel_28 = load i11 %pad_img_addr_28" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 529 'load' 'pixel_28' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_18 : Operation 530 [1/2] (3.25ns)   --->   "%pixel_29 = load i11 %pad_img_addr_29" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 530 'load' 'pixel_29' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_18 : Operation 531 [2/2] (3.25ns)   --->   "%pixel_30 = load i11 %pad_img_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 531 'load' 'pixel_30' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_18 : Operation 532 [2/2] (3.25ns)   --->   "%pixel_31 = load i11 %pad_img_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 532 'load' 'pixel_31' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>

State 19 <SV = 18> <Delay = 4.89>
ST_19 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %empty" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 533 'zext' 'zext_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 534 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_12 = add i32 %and_ln40_11, i32 %mul_ln40_13" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 534 'add' 'add_ln40_12' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_2158 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_12, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 535 'partselect' 'tmp_2158' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 536 [1/1] (0.00ns)   --->   "%and_ln40_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2158, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 536 'bitconcatenate' 'and_ln40_12' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 537 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_13)   --->   "%mul_ln40_14 = mul i32 %sext_ln40_16, i32 %sext_ln38_7_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 537 'mul' 'mul_ln40_14' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 538 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_13 = add i32 %and_ln40_12, i32 %mul_ln40_14" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 538 'add' 'add_ln40_13' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 539 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_14)   --->   "%mul_ln40_15 = mul i32 %sext_ln40_17, i32 %sext_ln40_163_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 539 'mul' 'mul_ln40_15' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln40_18 = sext i24 %pixel_16" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 540 'sext' 'sext_ln40_18' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 541 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_15)   --->   "%mul_ln40_16 = mul i32 %sext_ln40_18, i32 %sext_ln38_8_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 541 'mul' 'mul_ln40_16' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 542 [1/1] (1.63ns)   --->   "%add_ln39_43 = add i11 %add_ln39_38, i11 %zext_ln39_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 542 'add' 'add_ln39_43' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln39_49 = zext i11 %add_ln39_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 543 'zext' 'zext_ln39_49' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 544 [1/1] (0.00ns)   --->   "%pad_img_addr_32 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 544 'getelementptr' 'pad_img_addr_32' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 545 [1/1] (1.63ns)   --->   "%add_ln39_44 = add i11 %add_ln39_38, i11 %zext_ln39_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 545 'add' 'add_ln39_44' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln39_50 = zext i11 %add_ln39_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 546 'zext' 'zext_ln39_50' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 547 [1/1] (0.00ns)   --->   "%pad_img_addr_33 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 547 'getelementptr' 'pad_img_addr_33' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 548 [1/2] (3.25ns)   --->   "%pixel_30 = load i11 %pad_img_addr_30" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 548 'load' 'pixel_30' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_19 : Operation 549 [1/2] (3.25ns)   --->   "%pixel_31 = load i11 %pad_img_addr_31" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 549 'load' 'pixel_31' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_19 : Operation 550 [2/2] (3.25ns)   --->   "%pixel_32 = load i11 %pad_img_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 550 'load' 'pixel_32' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_19 : Operation 551 [2/2] (3.25ns)   --->   "%pixel_33 = load i11 %pad_img_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 551 'load' 'pixel_33' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_19 : Operation 552 [1/1] (1.78ns)   --->   "%empty_55 = add i6 %zext_ln28, i6 5" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 552 'add' 'empty_55' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.53>
ST_20 : Operation 553 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_13 = add i32 %and_ln40_12, i32 %mul_ln40_14" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 553 'add' 'add_ln40_13' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_2161 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_13, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 554 'partselect' 'tmp_2161' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 555 [1/1] (0.00ns)   --->   "%and_ln40_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2161, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 555 'bitconcatenate' 'and_ln40_13' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 556 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_14)   --->   "%mul_ln40_15 = mul i32 %sext_ln40_17, i32 %sext_ln40_163_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 556 'mul' 'mul_ln40_15' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 557 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_14 = add i32 %and_ln40_13, i32 %mul_ln40_15" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 557 'add' 'add_ln40_14' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 558 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_15)   --->   "%mul_ln40_16 = mul i32 %sext_ln40_18, i32 %sext_ln38_8_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 558 'mul' 'mul_ln40_16' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln40_19 = sext i24 %pixel_17" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 559 'sext' 'sext_ln40_19' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 560 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_16)   --->   "%mul_ln40_17 = mul i32 %sext_ln40_19, i32 %sext_ln38_9_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 560 'mul' 'mul_ln40_17' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 561 [1/1] (1.63ns)   --->   "%add_ln39_45 = add i11 %add_ln39_38, i11 %zext_ln39_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 561 'add' 'add_ln39_45' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln39_51 = zext i11 %add_ln39_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 562 'zext' 'zext_ln39_51' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 563 [1/1] (0.00ns)   --->   "%pad_img_addr_34 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 563 'getelementptr' 'pad_img_addr_34' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 564 [1/2] (3.25ns)   --->   "%pixel_32 = load i11 %pad_img_addr_32" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 564 'load' 'pixel_32' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_20 : Operation 565 [1/2] (3.25ns)   --->   "%pixel_33 = load i11 %pad_img_addr_33" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 565 'load' 'pixel_33' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_20 : Operation 566 [2/2] (3.25ns)   --->   "%pixel_34 = load i11 %pad_img_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 566 'load' 'pixel_34' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_20 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_2186 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_55, i5 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 567 'bitconcatenate' 'tmp_2186' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_2187 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_55, i1 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 568 'bitconcatenate' 'tmp_2187' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln39_52 = zext i7 %tmp_2187" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 569 'zext' 'zext_ln39_52' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 570 [1/1] (1.63ns)   --->   "%add_ln39_46 = add i11 %tmp_2186, i11 %zext_ln39_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 570 'add' 'add_ln39_46' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 571 [1/1] (1.63ns)   --->   "%add_ln39_47 = add i11 %add_ln39_46, i11 %zext_ln39_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 571 'add' 'add_ln39_47' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln39_53 = zext i11 %add_ln39_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 572 'zext' 'zext_ln39_53' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 573 [1/1] (0.00ns)   --->   "%pad_img_addr_35 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 573 'getelementptr' 'pad_img_addr_35' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_20 : Operation 574 [2/2] (3.25ns)   --->   "%pixel_35 = load i11 %pad_img_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 574 'load' 'pixel_35' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>

State 21 <SV = 20> <Delay = 4.89>
ST_21 : Operation 575 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_14 = add i32 %and_ln40_13, i32 %mul_ln40_15" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 575 'add' 'add_ln40_14' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_2162 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_14, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 576 'partselect' 'tmp_2162' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_21 : Operation 577 [1/1] (0.00ns)   --->   "%and_ln40_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2162, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 577 'bitconcatenate' 'and_ln40_14' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_21 : Operation 578 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_15)   --->   "%mul_ln40_16 = mul i32 %sext_ln40_18, i32 %sext_ln38_8_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 578 'mul' 'mul_ln40_16' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 579 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_15 = add i32 %and_ln40_14, i32 %mul_ln40_16" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 579 'add' 'add_ln40_15' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 580 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_16)   --->   "%mul_ln40_17 = mul i32 %sext_ln40_19, i32 %sext_ln38_9_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 580 'mul' 'mul_ln40_17' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln40_20 = sext i24 %pixel_18" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 581 'sext' 'sext_ln40_20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_21 : Operation 582 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_17)   --->   "%mul_ln40_18 = mul i32 %sext_ln40_20, i32 %sext_ln40_164_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 582 'mul' 'mul_ln40_18' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 583 [1/2] (3.25ns)   --->   "%pixel_34 = load i11 %pad_img_addr_34" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 583 'load' 'pixel_34' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_21 : Operation 584 [1/1] (1.63ns)   --->   "%add_ln39_48 = add i11 %add_ln39_46, i11 %zext_ln39_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 584 'add' 'add_ln39_48' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln39_54 = zext i11 %add_ln39_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 585 'zext' 'zext_ln39_54' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_21 : Operation 586 [1/1] (0.00ns)   --->   "%pad_img_addr_36 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_54" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 586 'getelementptr' 'pad_img_addr_36' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_21 : Operation 587 [1/1] (1.63ns)   --->   "%add_ln39_49 = add i11 %add_ln39_46, i11 %zext_ln39_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 587 'add' 'add_ln39_49' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln39_55 = zext i11 %add_ln39_49" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 588 'zext' 'zext_ln39_55' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_21 : Operation 589 [1/1] (0.00ns)   --->   "%pad_img_addr_37 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 589 'getelementptr' 'pad_img_addr_37' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_21 : Operation 590 [1/2] (3.25ns)   --->   "%pixel_35 = load i11 %pad_img_addr_35" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 590 'load' 'pixel_35' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_21 : Operation 591 [2/2] (3.25ns)   --->   "%pixel_36 = load i11 %pad_img_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 591 'load' 'pixel_36' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_21 : Operation 592 [2/2] (3.25ns)   --->   "%pixel_37 = load i11 %pad_img_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 592 'load' 'pixel_37' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>

State 22 <SV = 21> <Delay = 5.05>
ST_22 : Operation 593 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_15 = add i32 %and_ln40_14, i32 %mul_ln40_16" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 593 'add' 'add_ln40_15' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_2163 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_15, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 594 'partselect' 'tmp_2163' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 595 [1/1] (0.00ns)   --->   "%and_ln40_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2163, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 595 'bitconcatenate' 'and_ln40_15' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 596 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_16)   --->   "%mul_ln40_17 = mul i32 %sext_ln40_19, i32 %sext_ln38_9_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 596 'mul' 'mul_ln40_17' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 597 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_16 = add i32 %and_ln40_15, i32 %mul_ln40_17" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 597 'add' 'add_ln40_16' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 598 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_17)   --->   "%mul_ln40_18 = mul i32 %sext_ln40_20, i32 %sext_ln40_164_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 598 'mul' 'mul_ln40_18' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln40_21 = sext i24 %pixel_19" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 599 'sext' 'sext_ln40_21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 600 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_18)   --->   "%mul_ln40_19 = mul i32 %sext_ln40_21, i32 %sext_ln38_10_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 600 'mul' 'mul_ln40_19' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 601 [1/1] (1.63ns)   --->   "%add_ln39_50 = add i11 %add_ln39_46, i11 %zext_ln39_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 601 'add' 'add_ln39_50' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln39_56 = zext i11 %add_ln39_50" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 602 'zext' 'zext_ln39_56' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 603 [1/1] (0.00ns)   --->   "%pad_img_addr_38 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 603 'getelementptr' 'pad_img_addr_38' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 604 [1/1] (1.63ns)   --->   "%add_ln39_51 = add i11 %add_ln39_46, i11 %zext_ln39_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 604 'add' 'add_ln39_51' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln39_57 = zext i11 %add_ln39_51" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 605 'zext' 'zext_ln39_57' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 606 [1/1] (0.00ns)   --->   "%pad_img_addr_39 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 606 'getelementptr' 'pad_img_addr_39' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 607 [1/1] (1.63ns)   --->   "%add_ln39_52 = add i11 %add_ln39_46, i11 %zext_ln39_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 607 'add' 'add_ln39_52' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 608 [1/1] (1.63ns)   --->   "%add_ln39_53 = add i11 %add_ln39_46, i11 %zext_ln39_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 608 'add' 'add_ln39_53' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 609 [1/2] (3.25ns)   --->   "%pixel_36 = load i11 %pad_img_addr_36" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 609 'load' 'pixel_36' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_22 : Operation 610 [1/2] (3.25ns)   --->   "%pixel_37 = load i11 %pad_img_addr_37" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 610 'load' 'pixel_37' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_22 : Operation 611 [2/2] (3.25ns)   --->   "%pixel_38 = load i11 %pad_img_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 611 'load' 'pixel_38' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_22 : Operation 612 [2/2] (3.25ns)   --->   "%pixel_39 = load i11 %pad_img_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 612 'load' 'pixel_39' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_22 : Operation 613 [1/1] (1.78ns)   --->   "%empty_56 = add i6 %zext_ln28, i6 6" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 613 'add' 'empty_56' <Predicate = (!icmp_ln20)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_2195 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_56, i5 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 614 'bitconcatenate' 'tmp_2195' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_2196 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_56, i1 0" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 615 'bitconcatenate' 'tmp_2196' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln39_60 = zext i7 %tmp_2196" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 616 'zext' 'zext_ln39_60' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 617 [1/1] (1.63ns)   --->   "%add_ln39_54 = add i11 %tmp_2195, i11 %zext_ln39_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 617 'add' 'add_ln39_54' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 618 [1/1] (1.63ns)   --->   "%add_ln39_55 = add i11 %add_ln39_54, i11 %zext_ln39_2" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 618 'add' 'add_ln39_55' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 619 [1/1] (1.63ns)   --->   "%add_ln39_56 = add i11 %add_ln39_54, i11 %zext_ln39_4" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 619 'add' 'add_ln39_56' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 620 [1/1] (1.63ns)   --->   "%add_ln39_57 = add i11 %add_ln39_54, i11 %zext_ln39_6" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 620 'add' 'add_ln39_57' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 621 [1/1] (1.63ns)   --->   "%add_ln39_58 = add i11 %add_ln39_54, i11 %zext_ln39_8" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 621 'add' 'add_ln39_58' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 622 [1/1] (1.63ns)   --->   "%add_ln39_59 = add i11 %add_ln39_54, i11 %zext_ln39_10" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 622 'add' 'add_ln39_59' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 623 [1/1] (1.63ns)   --->   "%add_ln39_60 = add i11 %add_ln39_54, i11 %zext_ln39_12" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 623 'add' 'add_ln39_60' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 624 [1/1] (1.63ns)   --->   "%add_ln39_61 = add i11 %add_ln39_54, i11 %zext_ln39_14" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 624 'add' 'add_ln39_61' <Predicate = (!icmp_ln20)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.20>
ST_23 : Operation 625 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_16 = add i32 %and_ln40_15, i32 %mul_ln40_17" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 625 'add' 'add_ln40_16' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_2164 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_16, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 626 'partselect' 'tmp_2164' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_23 : Operation 627 [1/1] (0.00ns)   --->   "%and_ln40_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2164, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 627 'bitconcatenate' 'and_ln40_16' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_23 : Operation 628 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_17)   --->   "%mul_ln40_18 = mul i32 %sext_ln40_20, i32 %sext_ln40_164_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 628 'mul' 'mul_ln40_18' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 629 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_17 = add i32 %and_ln40_16, i32 %mul_ln40_18" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 629 'add' 'add_ln40_17' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 630 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_18)   --->   "%mul_ln40_19 = mul i32 %sext_ln40_21, i32 %sext_ln38_10_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 630 'mul' 'mul_ln40_19' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln40_22 = sext i24 %pixel_20" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 631 'sext' 'sext_ln40_22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_23 : Operation 632 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_19)   --->   "%mul_ln40_20 = mul i32 %sext_ln40_22, i32 %zext_ln38_3_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 632 'mul' 'mul_ln40_20' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln39_58 = zext i11 %add_ln39_52" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 633 'zext' 'zext_ln39_58' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_23 : Operation 634 [1/1] (0.00ns)   --->   "%pad_img_addr_40 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 634 'getelementptr' 'pad_img_addr_40' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_23 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln39_59 = zext i11 %add_ln39_53" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 635 'zext' 'zext_ln39_59' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_23 : Operation 636 [1/1] (0.00ns)   --->   "%pad_img_addr_41 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 636 'getelementptr' 'pad_img_addr_41' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_23 : Operation 637 [1/2] (3.25ns)   --->   "%pixel_38 = load i11 %pad_img_addr_38" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 637 'load' 'pixel_38' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_23 : Operation 638 [1/2] (3.25ns)   --->   "%pixel_39 = load i11 %pad_img_addr_39" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 638 'load' 'pixel_39' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_23 : Operation 639 [2/2] (3.25ns)   --->   "%pixel_40 = load i11 %pad_img_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 639 'load' 'pixel_40' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_23 : Operation 640 [2/2] (3.25ns)   --->   "%pixel_41 = load i11 %pad_img_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 640 'load' 'pixel_41' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>

State 24 <SV = 23> <Delay = 4.20>
ST_24 : Operation 641 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_17 = add i32 %and_ln40_16, i32 %mul_ln40_18" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 641 'add' 'add_ln40_17' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_2165 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_17, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 642 'partselect' 'tmp_2165' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_24 : Operation 643 [1/1] (0.00ns)   --->   "%and_ln40_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2165, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 643 'bitconcatenate' 'and_ln40_17' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_24 : Operation 644 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_18)   --->   "%mul_ln40_19 = mul i32 %sext_ln40_21, i32 %sext_ln38_10_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 644 'mul' 'mul_ln40_19' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 645 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_18 = add i32 %and_ln40_17, i32 %mul_ln40_19" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 645 'add' 'add_ln40_18' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 646 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_19)   --->   "%mul_ln40_20 = mul i32 %sext_ln40_22, i32 %zext_ln38_3_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 646 'mul' 'mul_ln40_20' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln40_23 = sext i24 %pixel_21" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 647 'sext' 'sext_ln40_23' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_24 : Operation 648 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_20)   --->   "%mul_ln40_21 = mul i32 %sext_ln40_23, i32 %sext_ln38_11_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 648 'mul' 'mul_ln40_21' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 649 [1/2] (3.25ns)   --->   "%pixel_40 = load i11 %pad_img_addr_40" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 649 'load' 'pixel_40' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_24 : Operation 650 [1/2] (3.25ns)   --->   "%pixel_41 = load i11 %pad_img_addr_41" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 650 'load' 'pixel_41' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_24 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln39_61 = zext i11 %add_ln39_55" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 651 'zext' 'zext_ln39_61' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_24 : Operation 652 [1/1] (0.00ns)   --->   "%pad_img_addr_42 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 652 'getelementptr' 'pad_img_addr_42' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_24 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln39_62 = zext i11 %add_ln39_56" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 653 'zext' 'zext_ln39_62' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_24 : Operation 654 [1/1] (0.00ns)   --->   "%pad_img_addr_43 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_62" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 654 'getelementptr' 'pad_img_addr_43' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_24 : Operation 655 [2/2] (3.25ns)   --->   "%pixel_42 = load i11 %pad_img_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 655 'load' 'pixel_42' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_24 : Operation 656 [2/2] (3.25ns)   --->   "%pixel_43 = load i11 %pad_img_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 656 'load' 'pixel_43' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>

State 25 <SV = 24> <Delay = 4.45>
ST_25 : Operation 657 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_18 = add i32 %and_ln40_17, i32 %mul_ln40_19" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 657 'add' 'add_ln40_18' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_2166 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_18, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 658 'partselect' 'tmp_2166' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_25 : Operation 659 [1/1] (0.00ns)   --->   "%and_ln40_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2166, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 659 'bitconcatenate' 'and_ln40_18' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_25 : Operation 660 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_19)   --->   "%mul_ln40_20 = mul i32 %sext_ln40_22, i32 %zext_ln38_3_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 660 'mul' 'mul_ln40_20' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 661 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_19 = add i32 %and_ln40_18, i32 %mul_ln40_20" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 661 'add' 'add_ln40_19' <Predicate = (!icmp_ln20)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 662 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_20)   --->   "%mul_ln40_21 = mul i32 %sext_ln40_23, i32 %sext_ln38_11_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 662 'mul' 'mul_ln40_21' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln40_24 = sext i24 %pixel_22" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 663 'sext' 'sext_ln40_24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_25 : Operation 664 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_21)   --->   "%mul_ln40_22 = mul i32 %sext_ln40_24, i32 %sext_ln40_165_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 664 'mul' 'mul_ln40_22' <Predicate = (!icmp_ln20)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln39_63 = zext i11 %add_ln39_57" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 665 'zext' 'zext_ln39_63' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_25 : Operation 666 [1/1] (0.00ns)   --->   "%pad_img_addr_44 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_63" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 666 'getelementptr' 'pad_img_addr_44' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_25 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln39_64 = zext i11 %add_ln39_58" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 667 'zext' 'zext_ln39_64' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_25 : Operation 668 [1/1] (0.00ns)   --->   "%pad_img_addr_45 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_64" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 668 'getelementptr' 'pad_img_addr_45' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_25 : Operation 669 [1/2] (3.25ns)   --->   "%pixel_42 = load i11 %pad_img_addr_42" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 669 'load' 'pixel_42' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_25 : Operation 670 [1/2] (3.25ns)   --->   "%pixel_43 = load i11 %pad_img_addr_43" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 670 'load' 'pixel_43' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_25 : Operation 671 [2/2] (3.25ns)   --->   "%pixel_44 = load i11 %pad_img_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 671 'load' 'pixel_44' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_25 : Operation 672 [2/2] (3.25ns)   --->   "%pixel_45 = load i11 %pad_img_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 672 'load' 'pixel_45' <Predicate = (!icmp_ln20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_25 : Operation 673 [1/1] (1.56ns)   --->   "%add_ln28 = add i2 %select_ln26, i2 1" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 673 'add' 'add_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 674 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %indvar_flatten_load, i4 1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 674 'add' 'add_ln26_1' <Predicate = (!icmp_ln20 & !or_ln22)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 675 [1/1] (1.02ns)   --->   "%select_ln26_2 = select i1 %or_ln22, i4 1, i4 %add_ln26_1" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 675 'select' 'select_ln26_2' <Predicate = (!icmp_ln20)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 676 [1/1] (1.87ns)   --->   "%add_ln22_6 = add i7 %indvar_flatten11_load, i7 1" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 676 'add' 'add_ln22_6' <Predicate = (!icmp_ln20 & !icmp_ln22)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 677 [1/1] (0.99ns)   --->   "%select_ln22_13 = select i1 %icmp_ln22, i7 1, i7 %add_ln22_6" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 677 'select' 'select_ln22_13' <Predicate = (!icmp_ln20)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 678 [1/1] (1.58ns)   --->   "%store_ln22 = store i7 %select_ln22_13, i7 %indvar_flatten11" [CNN_Optimal/src/conv.cpp:22]   --->   Operation 678 'store' 'store_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_25 : Operation 679 [1/1] (1.58ns)   --->   "%store_ln26 = store i4 %select_ln26_2, i4 %indvar_flatten" [CNN_Optimal/src/conv.cpp:26]   --->   Operation 679 'store' 'store_ln26' <Predicate = (!icmp_ln20)> <Delay = 1.58>
ST_25 : Operation 680 [1/1] (1.58ns)   --->   "%store_ln28 = store i2 %add_ln28, i2 %pc" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 680 'store' 'store_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.58>

State 26 <SV = 25> <Delay = 4.20>
ST_26 : Operation 681 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_19 = add i32 %and_ln40_18, i32 %mul_ln40_20" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 681 'add' 'add_ln40_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_2167 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_19, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 682 'partselect' 'tmp_2167' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 683 [1/1] (0.00ns)   --->   "%and_ln40_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2167, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 683 'bitconcatenate' 'and_ln40_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 684 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_20)   --->   "%mul_ln40_21 = mul i32 %sext_ln40_23, i32 %sext_ln38_11_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 684 'mul' 'mul_ln40_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 685 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_20 = add i32 %and_ln40_19, i32 %mul_ln40_21" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 685 'add' 'add_ln40_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 686 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_21)   --->   "%mul_ln40_22 = mul i32 %sext_ln40_24, i32 %sext_ln40_165_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 686 'mul' 'mul_ln40_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln40_25 = sext i24 %pixel_23" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 687 'sext' 'sext_ln40_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 688 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_22)   --->   "%mul_ln40_23 = mul i32 %sext_ln40_25, i32 %sext_ln40_166_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 688 'mul' 'mul_ln40_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln39_65 = zext i11 %add_ln39_59" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 689 'zext' 'zext_ln39_65' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 690 [1/1] (0.00ns)   --->   "%pad_img_addr_46 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_65" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 690 'getelementptr' 'pad_img_addr_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln39_66 = zext i11 %add_ln39_60" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 691 'zext' 'zext_ln39_66' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 692 [1/1] (0.00ns)   --->   "%pad_img_addr_47 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_66" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 692 'getelementptr' 'pad_img_addr_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 693 [1/2] (3.25ns)   --->   "%pixel_44 = load i11 %pad_img_addr_44" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 693 'load' 'pixel_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_26 : Operation 694 [1/2] (3.25ns)   --->   "%pixel_45 = load i11 %pad_img_addr_45" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 694 'load' 'pixel_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_26 : Operation 695 [2/2] (3.25ns)   --->   "%pixel_46 = load i11 %pad_img_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 695 'load' 'pixel_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_26 : Operation 696 [2/2] (3.25ns)   --->   "%pixel_47 = load i11 %pad_img_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 696 'load' 'pixel_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>

State 27 <SV = 26> <Delay = 4.20>
ST_27 : Operation 697 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_20 = add i32 %and_ln40_19, i32 %mul_ln40_21" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 697 'add' 'add_ln40_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_2170 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_20, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 698 'partselect' 'tmp_2170' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 699 [1/1] (0.00ns)   --->   "%and_ln40_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2170, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 699 'bitconcatenate' 'and_ln40_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 700 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_21)   --->   "%mul_ln40_22 = mul i32 %sext_ln40_24, i32 %sext_ln40_165_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 700 'mul' 'mul_ln40_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 701 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_21 = add i32 %and_ln40_20, i32 %mul_ln40_22" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 701 'add' 'add_ln40_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 702 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_22)   --->   "%mul_ln40_23 = mul i32 %sext_ln40_25, i32 %sext_ln40_166_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 702 'mul' 'mul_ln40_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln40_26 = sext i24 %pixel_24" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 703 'sext' 'sext_ln40_26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 704 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_23)   --->   "%mul_ln40_24 = mul i32 %sext_ln40_26, i32 %sext_ln38_12_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 704 'mul' 'mul_ln40_24' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln39_67 = zext i11 %add_ln39_61" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 705 'zext' 'zext_ln39_67' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 706 [1/1] (0.00ns)   --->   "%pad_img_addr_48 = getelementptr i24 %pad_img, i64 0, i64 %zext_ln39_67" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 706 'getelementptr' 'pad_img_addr_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 707 [1/2] (3.25ns)   --->   "%pixel_46 = load i11 %pad_img_addr_46" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 707 'load' 'pixel_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_27 : Operation 708 [1/2] (3.25ns)   --->   "%pixel_47 = load i11 %pad_img_addr_47" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 708 'load' 'pixel_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>
ST_27 : Operation 709 [2/2] (3.25ns)   --->   "%pixel_48 = load i11 %pad_img_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 709 'load' 'pixel_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>

State 28 <SV = 27> <Delay = 4.20>
ST_28 : Operation 710 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_21 = add i32 %and_ln40_20, i32 %mul_ln40_22" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 710 'add' 'add_ln40_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_2171 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_21, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 711 'partselect' 'tmp_2171' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 712 [1/1] (0.00ns)   --->   "%and_ln40_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2171, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 712 'bitconcatenate' 'and_ln40_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 713 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_22)   --->   "%mul_ln40_23 = mul i32 %sext_ln40_25, i32 %sext_ln40_166_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 713 'mul' 'mul_ln40_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 714 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_22 = add i32 %and_ln40_21, i32 %mul_ln40_23" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 714 'add' 'add_ln40_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 715 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_23)   --->   "%mul_ln40_24 = mul i32 %sext_ln40_26, i32 %sext_ln38_12_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 715 'mul' 'mul_ln40_24' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln40_27 = sext i24 %pixel_25" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 716 'sext' 'sext_ln40_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 717 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_24)   --->   "%mul_ln40_25 = mul i32 %sext_ln40_27, i32 %sext_ln40_167_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 717 'mul' 'mul_ln40_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 718 [1/2] (3.25ns)   --->   "%pixel_48 = load i11 %pad_img_addr_48" [CNN_Optimal/src/conv.cpp:39]   --->   Operation 718 'load' 'pixel_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1156> <RAM>

State 29 <SV = 28> <Delay = 4.20>
ST_29 : Operation 719 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_22 = add i32 %and_ln40_21, i32 %mul_ln40_23" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 719 'add' 'add_ln40_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_2172 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_22, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 720 'partselect' 'tmp_2172' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 721 [1/1] (0.00ns)   --->   "%and_ln40_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2172, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 721 'bitconcatenate' 'and_ln40_22' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 722 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_23)   --->   "%mul_ln40_24 = mul i32 %sext_ln40_26, i32 %sext_ln38_12_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 722 'mul' 'mul_ln40_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 723 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_23 = add i32 %and_ln40_22, i32 %mul_ln40_24" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 723 'add' 'add_ln40_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 724 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_24)   --->   "%mul_ln40_25 = mul i32 %sext_ln40_27, i32 %sext_ln40_167_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 724 'mul' 'mul_ln40_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln40_28 = sext i24 %pixel_26" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 725 'sext' 'sext_ln40_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 726 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_25)   --->   "%mul_ln40_26 = mul i32 %sext_ln40_28, i32 %sext_ln40_168_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 726 'mul' 'mul_ln40_26' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 4.20>
ST_30 : Operation 727 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_23 = add i32 %and_ln40_22, i32 %mul_ln40_24" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 727 'add' 'add_ln40_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_2173 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_23, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 728 'partselect' 'tmp_2173' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 729 [1/1] (0.00ns)   --->   "%and_ln40_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2173, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 729 'bitconcatenate' 'and_ln40_23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 730 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_24)   --->   "%mul_ln40_25 = mul i32 %sext_ln40_27, i32 %sext_ln40_167_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 730 'mul' 'mul_ln40_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 731 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_24 = add i32 %and_ln40_23, i32 %mul_ln40_25" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 731 'add' 'add_ln40_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 732 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_25)   --->   "%mul_ln40_26 = mul i32 %sext_ln40_28, i32 %sext_ln40_168_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 732 'mul' 'mul_ln40_26' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln40_29 = sext i24 %pixel_27" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 733 'sext' 'sext_ln40_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 734 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_26)   --->   "%mul_ln40_27 = mul i32 %sext_ln40_29, i32 %zext_ln38_4_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 734 'mul' 'mul_ln40_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 4.20>
ST_31 : Operation 735 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_24 = add i32 %and_ln40_23, i32 %mul_ln40_25" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 735 'add' 'add_ln40_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_2174 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_24, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 736 'partselect' 'tmp_2174' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 737 [1/1] (0.00ns)   --->   "%and_ln40_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2174, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 737 'bitconcatenate' 'and_ln40_24' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 738 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_25)   --->   "%mul_ln40_26 = mul i32 %sext_ln40_28, i32 %sext_ln40_168_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 738 'mul' 'mul_ln40_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 739 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_25 = add i32 %and_ln40_24, i32 %mul_ln40_26" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 739 'add' 'add_ln40_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 740 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_26)   --->   "%mul_ln40_27 = mul i32 %sext_ln40_29, i32 %zext_ln38_4_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 740 'mul' 'mul_ln40_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln40_30 = sext i24 %pixel_28" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 741 'sext' 'sext_ln40_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 742 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_27)   --->   "%mul_ln40_28 = mul i32 %sext_ln40_30, i32 %sext_ln38_13_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 742 'mul' 'mul_ln40_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 4.20>
ST_32 : Operation 743 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_25 = add i32 %and_ln40_24, i32 %mul_ln40_26" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 743 'add' 'add_ln40_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_2175 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_25, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 744 'partselect' 'tmp_2175' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 745 [1/1] (0.00ns)   --->   "%and_ln40_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2175, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 745 'bitconcatenate' 'and_ln40_25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 746 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_26)   --->   "%mul_ln40_27 = mul i32 %sext_ln40_29, i32 %zext_ln38_4_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 746 'mul' 'mul_ln40_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 747 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_26 = add i32 %and_ln40_25, i32 %mul_ln40_27" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 747 'add' 'add_ln40_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 748 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_27)   --->   "%mul_ln40_28 = mul i32 %sext_ln40_30, i32 %sext_ln38_13_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 748 'mul' 'mul_ln40_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln40_31 = sext i24 %pixel_29" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 749 'sext' 'sext_ln40_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 750 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_28)   --->   "%mul_ln40_29 = mul i32 %sext_ln40_31, i32 %sext_ln38_14_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 750 'mul' 'mul_ln40_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 4.20>
ST_33 : Operation 751 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_26 = add i32 %and_ln40_25, i32 %mul_ln40_27" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 751 'add' 'add_ln40_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_2176 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_26, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 752 'partselect' 'tmp_2176' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 753 [1/1] (0.00ns)   --->   "%and_ln40_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2176, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 753 'bitconcatenate' 'and_ln40_26' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 754 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_27)   --->   "%mul_ln40_28 = mul i32 %sext_ln40_30, i32 %sext_ln38_13_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 754 'mul' 'mul_ln40_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 755 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_27 = add i32 %and_ln40_26, i32 %mul_ln40_28" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 755 'add' 'add_ln40_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 756 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_28)   --->   "%mul_ln40_29 = mul i32 %sext_ln40_31, i32 %sext_ln38_14_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 756 'mul' 'mul_ln40_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln40_32 = sext i24 %pixel_30" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 757 'sext' 'sext_ln40_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 758 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_29)   --->   "%mul_ln40_30 = mul i32 %sext_ln40_32, i32 %sext_ln40_169_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 758 'mul' 'mul_ln40_30' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 4.20>
ST_34 : Operation 759 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_27 = add i32 %and_ln40_26, i32 %mul_ln40_28" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 759 'add' 'add_ln40_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_2179 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_27, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 760 'partselect' 'tmp_2179' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 761 [1/1] (0.00ns)   --->   "%and_ln40_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2179, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 761 'bitconcatenate' 'and_ln40_27' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 762 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_28)   --->   "%mul_ln40_29 = mul i32 %sext_ln40_31, i32 %sext_ln38_14_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 762 'mul' 'mul_ln40_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 763 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_28 = add i32 %and_ln40_27, i32 %mul_ln40_29" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 763 'add' 'add_ln40_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 764 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_29)   --->   "%mul_ln40_30 = mul i32 %sext_ln40_32, i32 %sext_ln40_169_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 764 'mul' 'mul_ln40_30' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln40_33 = sext i24 %pixel_31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 765 'sext' 'sext_ln40_33' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 766 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_30)   --->   "%mul_ln40_31 = mul i32 %sext_ln40_33, i32 %sext_ln40_170_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 766 'mul' 'mul_ln40_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 4.20>
ST_35 : Operation 767 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_28 = add i32 %and_ln40_27, i32 %mul_ln40_29" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 767 'add' 'add_ln40_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_2180 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_28, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 768 'partselect' 'tmp_2180' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 769 [1/1] (0.00ns)   --->   "%and_ln40_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2180, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 769 'bitconcatenate' 'and_ln40_28' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 770 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_29)   --->   "%mul_ln40_30 = mul i32 %sext_ln40_32, i32 %sext_ln40_169_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 770 'mul' 'mul_ln40_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 771 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_29 = add i32 %and_ln40_28, i32 %mul_ln40_30" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 771 'add' 'add_ln40_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 772 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_30)   --->   "%mul_ln40_31 = mul i32 %sext_ln40_33, i32 %sext_ln40_170_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 772 'mul' 'mul_ln40_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln40_34 = sext i24 %pixel_32" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 773 'sext' 'sext_ln40_34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 774 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_31)   --->   "%mul_ln40_32 = mul i32 %sext_ln40_34, i32 %sext_ln38_15_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 774 'mul' 'mul_ln40_32' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 4.20>
ST_36 : Operation 775 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_29 = add i32 %and_ln40_28, i32 %mul_ln40_30" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 775 'add' 'add_ln40_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_2181 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_29, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 776 'partselect' 'tmp_2181' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 777 [1/1] (0.00ns)   --->   "%and_ln40_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2181, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 777 'bitconcatenate' 'and_ln40_29' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 778 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_30)   --->   "%mul_ln40_31 = mul i32 %sext_ln40_33, i32 %sext_ln40_170_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 778 'mul' 'mul_ln40_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 779 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_30 = add i32 %and_ln40_29, i32 %mul_ln40_31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 779 'add' 'add_ln40_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 780 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_31)   --->   "%mul_ln40_32 = mul i32 %sext_ln40_34, i32 %sext_ln38_15_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 780 'mul' 'mul_ln40_32' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln40_35 = sext i24 %pixel_33" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 781 'sext' 'sext_ln40_35' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 782 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_32)   --->   "%mul_ln40_33 = mul i32 %sext_ln40_35, i32 %sext_ln40_171_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 782 'mul' 'mul_ln40_33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 4.20>
ST_37 : Operation 783 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_30 = add i32 %and_ln40_29, i32 %mul_ln40_31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 783 'add' 'add_ln40_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_2182 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_30, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 784 'partselect' 'tmp_2182' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 785 [1/1] (0.00ns)   --->   "%and_ln40_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2182, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 785 'bitconcatenate' 'and_ln40_30' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 786 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_31)   --->   "%mul_ln40_32 = mul i32 %sext_ln40_34, i32 %sext_ln38_15_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 786 'mul' 'mul_ln40_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 787 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_31 = add i32 %and_ln40_30, i32 %mul_ln40_32" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 787 'add' 'add_ln40_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 788 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_32)   --->   "%mul_ln40_33 = mul i32 %sext_ln40_35, i32 %sext_ln40_171_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 788 'mul' 'mul_ln40_33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln40_36 = sext i24 %pixel_34" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 789 'sext' 'sext_ln40_36' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 790 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_33)   --->   "%mul_ln40_34 = mul i32 %sext_ln40_36, i32 %sext_ln40_172_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 790 'mul' 'mul_ln40_34' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 4.20>
ST_38 : Operation 791 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_31 = add i32 %and_ln40_30, i32 %mul_ln40_32" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 791 'add' 'add_ln40_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_2183 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_31, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 792 'partselect' 'tmp_2183' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 793 [1/1] (0.00ns)   --->   "%and_ln40_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2183, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 793 'bitconcatenate' 'and_ln40_31' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 794 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_32)   --->   "%mul_ln40_33 = mul i32 %sext_ln40_35, i32 %sext_ln40_171_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 794 'mul' 'mul_ln40_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 795 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_32 = add i32 %and_ln40_31, i32 %mul_ln40_33" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 795 'add' 'add_ln40_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 796 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_33)   --->   "%mul_ln40_34 = mul i32 %sext_ln40_36, i32 %sext_ln40_172_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 796 'mul' 'mul_ln40_34' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln40_37 = sext i24 %pixel_35" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 797 'sext' 'sext_ln40_37' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 798 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_34)   --->   "%mul_ln40_35 = mul i32 %sext_ln40_37, i32 %sext_ln40_173_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 798 'mul' 'mul_ln40_35' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 979 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 979 'ret' 'ret_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 4.20>
ST_39 : Operation 799 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_32 = add i32 %and_ln40_31, i32 %mul_ln40_33" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 799 'add' 'add_ln40_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_2184 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_32, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 800 'partselect' 'tmp_2184' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 801 [1/1] (0.00ns)   --->   "%and_ln40_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2184, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 801 'bitconcatenate' 'and_ln40_32' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 802 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_33)   --->   "%mul_ln40_34 = mul i32 %sext_ln40_36, i32 %sext_ln40_172_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 802 'mul' 'mul_ln40_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 803 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_33 = add i32 %and_ln40_32, i32 %mul_ln40_34" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 803 'add' 'add_ln40_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 804 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_34)   --->   "%mul_ln40_35 = mul i32 %sext_ln40_37, i32 %sext_ln40_173_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 804 'mul' 'mul_ln40_35' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln40_38 = sext i24 %pixel_36" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 805 'sext' 'sext_ln40_38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 806 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_35)   --->   "%mul_ln40_36 = mul i32 %sext_ln40_38, i32 %sext_ln40_174_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 806 'mul' 'mul_ln40_36' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 4.20>
ST_40 : Operation 807 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_33 = add i32 %and_ln40_32, i32 %mul_ln40_34" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 807 'add' 'add_ln40_33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_2185 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_33, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 808 'partselect' 'tmp_2185' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 809 [1/1] (0.00ns)   --->   "%and_ln40_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2185, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 809 'bitconcatenate' 'and_ln40_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 810 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_34)   --->   "%mul_ln40_35 = mul i32 %sext_ln40_37, i32 %sext_ln40_173_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 810 'mul' 'mul_ln40_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 811 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_34 = add i32 %and_ln40_33, i32 %mul_ln40_35" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 811 'add' 'add_ln40_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 812 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_35)   --->   "%mul_ln40_36 = mul i32 %sext_ln40_38, i32 %sext_ln40_174_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 812 'mul' 'mul_ln40_36' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln40_39 = sext i24 %pixel_37" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 813 'sext' 'sext_ln40_39' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 814 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_36)   --->   "%mul_ln40_37 = mul i32 %sext_ln40_39, i32 %sext_ln40_175_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 814 'mul' 'mul_ln40_37' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 4.20>
ST_41 : Operation 815 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_34 = add i32 %and_ln40_33, i32 %mul_ln40_35" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 815 'add' 'add_ln40_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_2188 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_34, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 816 'partselect' 'tmp_2188' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 817 [1/1] (0.00ns)   --->   "%and_ln40_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2188, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 817 'bitconcatenate' 'and_ln40_34' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 818 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_35)   --->   "%mul_ln40_36 = mul i32 %sext_ln40_38, i32 %sext_ln40_174_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 818 'mul' 'mul_ln40_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 819 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_35 = add i32 %and_ln40_34, i32 %mul_ln40_36" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 819 'add' 'add_ln40_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 820 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_36)   --->   "%mul_ln40_37 = mul i32 %sext_ln40_39, i32 %sext_ln40_175_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 820 'mul' 'mul_ln40_37' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln40_40 = sext i24 %pixel_38" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 821 'sext' 'sext_ln40_40' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 822 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_37)   --->   "%mul_ln40_38 = mul i32 %sext_ln40_40, i32 %sext_ln40_176_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 822 'mul' 'mul_ln40_38' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 4.20>
ST_42 : Operation 823 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_35 = add i32 %and_ln40_34, i32 %mul_ln40_36" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 823 'add' 'add_ln40_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_2189 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_35, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 824 'partselect' 'tmp_2189' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 825 [1/1] (0.00ns)   --->   "%and_ln40_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2189, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 825 'bitconcatenate' 'and_ln40_35' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 826 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_36)   --->   "%mul_ln40_37 = mul i32 %sext_ln40_39, i32 %sext_ln40_175_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 826 'mul' 'mul_ln40_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 827 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_36 = add i32 %and_ln40_35, i32 %mul_ln40_37" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 827 'add' 'add_ln40_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 828 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_37)   --->   "%mul_ln40_38 = mul i32 %sext_ln40_40, i32 %sext_ln40_176_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 828 'mul' 'mul_ln40_38' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln40_41 = sext i24 %pixel_39" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 829 'sext' 'sext_ln40_41' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 830 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_38)   --->   "%mul_ln40_39 = mul i32 %sext_ln40_41, i32 %sext_ln40_177_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 830 'mul' 'mul_ln40_39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 4.20>
ST_43 : Operation 831 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_36 = add i32 %and_ln40_35, i32 %mul_ln40_37" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 831 'add' 'add_ln40_36' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_2190 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_36, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 832 'partselect' 'tmp_2190' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 833 [1/1] (0.00ns)   --->   "%and_ln40_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2190, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 833 'bitconcatenate' 'and_ln40_36' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 834 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_37)   --->   "%mul_ln40_38 = mul i32 %sext_ln40_40, i32 %sext_ln40_176_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 834 'mul' 'mul_ln40_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 835 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_37 = add i32 %and_ln40_36, i32 %mul_ln40_38" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 835 'add' 'add_ln40_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 836 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_38)   --->   "%mul_ln40_39 = mul i32 %sext_ln40_41, i32 %sext_ln40_177_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 836 'mul' 'mul_ln40_39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln40_42 = sext i24 %pixel_40" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 837 'sext' 'sext_ln40_42' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 838 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_39)   --->   "%mul_ln40_40 = mul i31 %sext_ln40_42, i31 %sext_ln38_16_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 838 'mul' 'mul_ln40_40' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 4.20>
ST_44 : Operation 839 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_37 = add i32 %and_ln40_36, i32 %mul_ln40_38" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 839 'add' 'add_ln40_37' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_2191 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_37, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 840 'partselect' 'tmp_2191' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 841 [1/1] (0.00ns)   --->   "%and_ln40_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2191, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 841 'bitconcatenate' 'and_ln40_37' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 842 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_38)   --->   "%mul_ln40_39 = mul i32 %sext_ln40_41, i32 %sext_ln40_177_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 842 'mul' 'mul_ln40_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 843 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_38 = add i32 %and_ln40_37, i32 %mul_ln40_39" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 843 'add' 'add_ln40_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 844 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_39)   --->   "%mul_ln40_40 = mul i31 %sext_ln40_42, i31 %sext_ln38_16_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 844 'mul' 'mul_ln40_40' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln40_44 = sext i24 %pixel_41" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 845 'sext' 'sext_ln40_44' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 846 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_40)   --->   "%mul_ln40_41 = mul i32 %sext_ln40_44, i32 %sext_ln40_178_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 846 'mul' 'mul_ln40_41' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 44> <Delay = 4.20>
ST_45 : Operation 847 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_38 = add i32 %and_ln40_37, i32 %mul_ln40_39" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 847 'add' 'add_ln40_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 848 [1/1] (0.00ns)   --->   "%tmp_2192 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_38, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 848 'partselect' 'tmp_2192' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 849 [1/1] (0.00ns)   --->   "%and_ln40_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2192, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 849 'bitconcatenate' 'and_ln40_38' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 850 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_39)   --->   "%mul_ln40_40 = mul i31 %sext_ln40_42, i31 %sext_ln38_16_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 850 'mul' 'mul_ln40_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 851 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_39)   --->   "%sext_ln40_43 = sext i31 %mul_ln40_40" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 851 'sext' 'sext_ln40_43' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 852 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_39 = add i32 %and_ln40_38, i32 %sext_ln40_43" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 852 'add' 'add_ln40_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 853 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_40)   --->   "%mul_ln40_41 = mul i32 %sext_ln40_44, i32 %sext_ln40_178_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 853 'mul' 'mul_ln40_41' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln40_45 = sext i24 %pixel_42" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 854 'sext' 'sext_ln40_45' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 855 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_41)   --->   "%mul_ln40_42 = mul i32 %sext_ln40_45, i32 %sext_ln40_179_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 855 'mul' 'mul_ln40_42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 46 <SV = 45> <Delay = 4.20>
ST_46 : Operation 856 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_39 = add i32 %and_ln40_38, i32 %sext_ln40_43" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 856 'add' 'add_ln40_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_2193 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_39, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 857 'partselect' 'tmp_2193' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 858 [1/1] (0.00ns)   --->   "%and_ln40_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2193, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 858 'bitconcatenate' 'and_ln40_39' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 859 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_40)   --->   "%mul_ln40_41 = mul i32 %sext_ln40_44, i32 %sext_ln40_178_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 859 'mul' 'mul_ln40_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 860 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_40 = add i32 %and_ln40_39, i32 %mul_ln40_41" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 860 'add' 'add_ln40_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 861 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_41)   --->   "%mul_ln40_42 = mul i32 %sext_ln40_45, i32 %sext_ln40_179_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 861 'mul' 'mul_ln40_42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln40_46 = sext i24 %pixel_43" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 862 'sext' 'sext_ln40_46' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 863 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_42)   --->   "%mul_ln40_43 = mul i32 %sext_ln40_46, i32 %sext_ln40_180_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 863 'mul' 'mul_ln40_43' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 47 <SV = 46> <Delay = 4.20>
ST_47 : Operation 864 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_40 = add i32 %and_ln40_39, i32 %mul_ln40_41" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 864 'add' 'add_ln40_40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_2194 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_40, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 865 'partselect' 'tmp_2194' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 866 [1/1] (0.00ns)   --->   "%and_ln40_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2194, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 866 'bitconcatenate' 'and_ln40_40' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 867 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_41)   --->   "%mul_ln40_42 = mul i32 %sext_ln40_45, i32 %sext_ln40_179_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 867 'mul' 'mul_ln40_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 868 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_41 = add i32 %and_ln40_40, i32 %mul_ln40_42" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 868 'add' 'add_ln40_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 869 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_42)   --->   "%mul_ln40_43 = mul i32 %sext_ln40_46, i32 %sext_ln40_180_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 869 'mul' 'mul_ln40_43' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln40_47 = sext i24 %pixel_44" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 870 'sext' 'sext_ln40_47' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 871 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_43)   --->   "%mul_ln40_44 = mul i32 %sext_ln40_47, i32 %sext_ln40_181_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 871 'mul' 'mul_ln40_44' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 48 <SV = 47> <Delay = 4.20>
ST_48 : Operation 872 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_41 = add i32 %and_ln40_40, i32 %mul_ln40_42" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 872 'add' 'add_ln40_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 873 [1/1] (0.00ns)   --->   "%tmp_2197 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_41, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 873 'partselect' 'tmp_2197' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 874 [1/1] (0.00ns)   --->   "%and_ln40_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2197, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 874 'bitconcatenate' 'and_ln40_41' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 875 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_42)   --->   "%mul_ln40_43 = mul i32 %sext_ln40_46, i32 %sext_ln40_180_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 875 'mul' 'mul_ln40_43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 876 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_42 = add i32 %and_ln40_41, i32 %mul_ln40_43" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 876 'add' 'add_ln40_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 877 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_43)   --->   "%mul_ln40_44 = mul i32 %sext_ln40_47, i32 %sext_ln40_181_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 877 'mul' 'mul_ln40_44' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln40_48 = sext i24 %pixel_45" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 878 'sext' 'sext_ln40_48' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 879 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_44)   --->   "%mul_ln40_45 = mul i32 %sext_ln40_48, i32 %sext_ln40_182_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 879 'mul' 'mul_ln40_45' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 4.20>
ST_49 : Operation 880 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_42 = add i32 %and_ln40_41, i32 %mul_ln40_43" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 880 'add' 'add_ln40_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_2198 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_42, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 881 'partselect' 'tmp_2198' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 882 [1/1] (0.00ns)   --->   "%and_ln40_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2198, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 882 'bitconcatenate' 'and_ln40_42' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 883 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_43)   --->   "%mul_ln40_44 = mul i32 %sext_ln40_47, i32 %sext_ln40_181_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 883 'mul' 'mul_ln40_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 884 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_43 = add i32 %and_ln40_42, i32 %mul_ln40_44" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 884 'add' 'add_ln40_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 885 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_44)   --->   "%mul_ln40_45 = mul i32 %sext_ln40_48, i32 %sext_ln40_182_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 885 'mul' 'mul_ln40_45' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln40_49 = sext i24 %pixel_46" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 886 'sext' 'sext_ln40_49' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 887 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_45)   --->   "%mul_ln40_46 = mul i32 %sext_ln40_49, i32 %sext_ln40_183_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 887 'mul' 'mul_ln40_46' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 49> <Delay = 4.20>
ST_50 : Operation 888 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_43 = add i32 %and_ln40_42, i32 %mul_ln40_44" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 888 'add' 'add_ln40_43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_2199 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_43, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 889 'partselect' 'tmp_2199' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 890 [1/1] (0.00ns)   --->   "%and_ln40_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2199, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 890 'bitconcatenate' 'and_ln40_43' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 891 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_44)   --->   "%mul_ln40_45 = mul i32 %sext_ln40_48, i32 %sext_ln40_182_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 891 'mul' 'mul_ln40_45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 892 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_44 = add i32 %and_ln40_43, i32 %mul_ln40_45" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 892 'add' 'add_ln40_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 893 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_45)   --->   "%mul_ln40_46 = mul i32 %sext_ln40_49, i32 %sext_ln40_183_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 893 'mul' 'mul_ln40_46' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln40_50 = sext i24 %pixel_47" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 894 'sext' 'sext_ln40_50' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 895 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_46)   --->   "%mul_ln40_47 = mul i32 %sext_ln40_50, i32 %sext_ln40_184_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 895 'mul' 'mul_ln40_47' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 50> <Delay = 4.20>
ST_51 : Operation 896 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_44 = add i32 %and_ln40_43, i32 %mul_ln40_45" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 896 'add' 'add_ln40_44' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_2200 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_44, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 897 'partselect' 'tmp_2200' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 898 [1/1] (0.00ns)   --->   "%and_ln40_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2200, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 898 'bitconcatenate' 'and_ln40_44' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 899 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_45)   --->   "%mul_ln40_46 = mul i32 %sext_ln40_49, i32 %sext_ln40_183_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 899 'mul' 'mul_ln40_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 900 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_45 = add i32 %and_ln40_44, i32 %mul_ln40_46" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 900 'add' 'add_ln40_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 901 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_46)   --->   "%mul_ln40_47 = mul i32 %sext_ln40_50, i32 %sext_ln40_184_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 901 'mul' 'mul_ln40_47' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln40_51 = sext i24 %pixel_48" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 902 'sext' 'sext_ln40_51' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 903 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_47)   --->   "%mul_ln40_48 = mul i32 %sext_ln40_51, i32 %sext_ln40_185_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 903 'mul' 'mul_ln40_48' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 51> <Delay = 4.20>
ST_52 : Operation 904 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_45 = add i32 %and_ln40_44, i32 %mul_ln40_46" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 904 'add' 'add_ln40_45' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_2201 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_45, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 905 'partselect' 'tmp_2201' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 906 [1/1] (0.00ns)   --->   "%and_ln40_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2201, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 906 'bitconcatenate' 'and_ln40_45' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 907 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_46)   --->   "%mul_ln40_47 = mul i32 %sext_ln40_50, i32 %sext_ln40_184_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 907 'mul' 'mul_ln40_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 908 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_46 = add i32 %and_ln40_45, i32 %mul_ln40_47" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 908 'add' 'add_ln40_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 909 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_47)   --->   "%mul_ln40_48 = mul i32 %sext_ln40_51, i32 %sext_ln40_185_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 909 'mul' 'mul_ln40_48' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 52> <Delay = 4.20>
ST_53 : Operation 910 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_46 = add i32 %and_ln40_45, i32 %mul_ln40_47" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 910 'add' 'add_ln40_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_2202 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_46, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 911 'partselect' 'tmp_2202' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 912 [1/1] (0.00ns)   --->   "%and_ln40_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i24.i8, i24 %tmp_2202, i8 0" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 912 'bitconcatenate' 'and_ln40_46' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 913 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_47)   --->   "%mul_ln40_48 = mul i32 %sext_ln40_51, i32 %sext_ln40_185_cast" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 913 'mul' 'mul_ln40_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 914 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_47 = add i32 %and_ln40_46, i32 %mul_ln40_48" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 914 'add' 'add_ln40_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 53> <Delay = 4.41>
ST_54 : Operation 915 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_47 = add i32 %and_ln40_46, i32 %mul_ln40_48" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 915 'add' 'add_ln40_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %add_ln40_47, i32 8, i32 31" [CNN_Optimal/src/conv.cpp:40]   --->   Operation 916 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 917 [1/1] (2.31ns)   --->   "%x = add i24 %trunc_ln, i24 %conv_biases_load_cast_cast" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 917 'add' 'x' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %x, i32 23" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 918 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 55 <SV = 54> <Delay = 3.00>
ST_55 : Operation 919 [1/1] (2.31ns)   --->   "%sub_ln7 = sub i24 0, i24 %x" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 919 'sub' 'sub_ln7' <Predicate = (tmp_11)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 920 [1/1] (0.69ns)   --->   "%select_ln7 = select i1 %tmp_11, i24 %sub_ln7, i24 %x" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 920 'select' 'select_ln7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 921 [1/1] (0.00ns)   --->   "%tmp = partselect i24 @llvm.part.select.i24, i24 %select_ln7, i32 23, i32 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 921 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 56 <SV = 55> <Delay = 7.00>
ST_56 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %tmp" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 922 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 923 [1/1] (0.00ns)   --->   "%sext_ln7 = sext i25 %tmp_s" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 923 'sext' 'sext_ln7' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_544 = cttz i32 @llvm.cttz.i32, i32 %sext_ln7, i1 1" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 924 'cttz' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 925 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %tmp_544" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 925 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 926 [1/1] (2.55ns)   --->   "%sub_ln7_1 = sub i32 24, i32 %tmp_544" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 926 'sub' 'sub_ln7_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 927 [1/1] (0.00ns)   --->   "%trunc_ln7_1 = trunc i32 %sub_ln7_1" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 927 'trunc' 'trunc_ln7_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 928 [1/1] (1.78ns)   --->   "%sub_ln7_2 = sub i5 14, i5 %trunc_ln7_1" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 928 'sub' 'sub_ln7_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i5 %sub_ln7_2" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 929 'zext' 'zext_ln7_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 930 [1/1] (2.66ns)   --->   "%lshr_ln7_1 = lshr i24 16777215, i24 %zext_ln7_1" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 930 'lshr' 'lshr_ln7_1' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.97>
ST_57 : Operation 931 [1/1] (2.55ns)   --->   "%add_ln7 = add i32 %sub_ln7_1, i32 4294967243" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 931 'add' 'add_ln7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln7, i32 1, i32 31" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 932 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 933 [1/1] (2.52ns)   --->   "%icmp_ln7_1 = icmp_sgt  i31 %tmp_12, i31 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 933 'icmp' 'icmp_ln7_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln7_2)   --->   "%and_ln7_1 = and i24 %select_ln7, i24 %lshr_ln7_1" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 934 'and' 'and_ln7_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 935 [1/1] (2.31ns) (out node of the LUT)   --->   "%icmp_ln7_2 = icmp_ne  i24 %and_ln7_1, i24 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 935 'icmp' 'icmp_ln7_2' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%and_ln7 = and i1 %icmp_ln7_1, i1 %icmp_ln7_2" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 936 'and' 'and_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln7, i32 31" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 937 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%xor_ln7 = xor i1 %tmp_13, i1 1" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 938 'xor' 'xor_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 939 [1/1] (0.00ns)   --->   "%trunc_ln7_2 = trunc i32 %add_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 939 'trunc' 'trunc_ln7_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 940 [1/1] (0.00ns)   --->   "%bit_select30_i_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i24, i24 %select_ln7, i24 %trunc_ln7_2" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 940 'bitselect' 'bit_select30_i_i_i' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%and_ln7_2 = and i1 %bit_select30_i_i_i, i1 %xor_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 941 'and' 'and_ln7_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node or_ln7)   --->   "%or_ln7_1 = or i1 %and_ln7_2, i1 %and_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 942 'or' 'or_ln7_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 943 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln7_1" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 943 'bitconcatenate' 'or_ln7' <Predicate = true> <Delay = 0.97>
ST_57 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i24 %select_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 944 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 945 [1/1] (2.55ns)   --->   "%icmp_ln7_3 = icmp_sgt  i32 %add_ln7, i32 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 945 'icmp' 'icmp_ln7_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 946 [1/1] (2.55ns)   --->   "%add_ln7_1 = add i32 %sub_ln7_1, i32 4294967242" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 946 'add' 'add_ln7_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln7_2 = zext i32 %add_ln7_1" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 947 'zext' 'zext_ln7_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 948 [1/1] (4.42ns)   --->   "%lshr_ln7 = lshr i64 %zext_ln7, i64 %zext_ln7_2" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 948 'lshr' 'lshr_ln7' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.97>
ST_58 : Operation 949 [1/1] (2.55ns)   --->   "%sub_ln7_3 = sub i32 54, i32 %sub_ln7_1" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 949 'sub' 'sub_ln7_3' <Predicate = (!icmp_ln7_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln7_3 = zext i32 %sub_ln7_3" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 950 'zext' 'zext_ln7_3' <Predicate = (!icmp_ln7_3)> <Delay = 0.00>
ST_58 : Operation 951 [1/1] (4.42ns)   --->   "%shl_ln7 = shl i64 %zext_ln7, i64 %zext_ln7_3" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 951 'shl' 'shl_ln7' <Predicate = (!icmp_ln7_3)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.73>
ST_59 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node add_ln7_2)   --->   "%select_ln7_1 = select i1 %icmp_ln7_3, i64 %lshr_ln7, i64 %shl_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 952 'select' 'select_ln7_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node add_ln7_2)   --->   "%zext_ln7_4 = zext i2 %or_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 953 'zext' 'zext_ln7_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 954 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln7_2 = add i64 %select_ln7_1, i64 %zext_ln7_4" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 954 'add' 'add_ln7_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 955 [1/1] (0.00ns)   --->   "%lshr_ln7_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln7_2, i32 1, i32 63" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 955 'partselect' 'lshr_ln7_3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln7_2, i32 54" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 956 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln7_7 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %add_ln7_2, i32 1, i32 52" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 957 'partselect' 'trunc_ln7_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 958 [1/1] (3.21ns)   --->   "%icmp_ln7_5 = icmp_eq  i52 %trunc_ln7_7, i52 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 958 'icmp' 'icmp_ln7_5' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.08>
ST_60 : Operation 959 [1/1] (2.31ns)   --->   "%icmp_ln7 = icmp_eq  i24 %x, i24 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 959 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln7_5 = zext i63 %lshr_ln7_3" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 960 'zext' 'zext_ln7_5' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 961 [1/1] (0.69ns)   --->   "%select_ln7_2 = select i1 %tmp_14, i11 1023, i11 1022" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 961 'select' 'select_ln7_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 962 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln7_4 = sub i11 16, i11 %trunc_ln7" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 962 'sub' 'sub_ln7_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 963 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln7_3 = add i11 %sub_ln7_4, i11 %select_ln7_2" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 963 'add' 'add_ln7_3' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_546 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %tmp_11, i11 %add_ln7_3" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 964 'bitconcatenate' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 965 [1/1] (0.00ns)   --->   "%LD = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln7_5, i12 %tmp_546, i32 52, i32 63" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 965 'partset' 'LD' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 966 [1/1] (1.63ns)   --->   "%icmp_ln7_4 = icmp_ne  i11 %add_ln7_3, i11 2047" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 966 'icmp' 'icmp_ln7_4' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.46>
ST_61 : Operation 967 [1/1] (0.00ns)   --->   "%bitcast_ln756 = bitcast i64 %LD" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 967 'bitcast' 'bitcast_ln756' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_61 : Operation 968 [2/2] (5.46ns)   --->   "%tmp_547 = fcmp_ogt  i64 %bitcast_ln756, i64 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 968 'dcmp' 'tmp_547' <Predicate = (!icmp_ln7)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_4)   --->   "%or_ln7_2 = or i1 %icmp_ln7_5, i1 %icmp_ln7_4" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 969 'or' 'or_ln7_2' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 970 [1/2] (5.46ns)   --->   "%tmp_547 = fcmp_ogt  i64 %bitcast_ln756, i64 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 970 'dcmp' 'tmp_547' <Predicate = (!icmp_ln7)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_4)   --->   "%and_ln7_3 = and i1 %or_ln7_2, i1 %tmp_547" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 971 'and' 'and_ln7_3' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_4)   --->   "%select_ln7_3 = select i1 %and_ln7_3, i24 %x, i24 0" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 972 'select' 'select_ln7_3' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 973 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln7_4 = select i1 %icmp_ln7, i24 0, i24 %select_ln7_3" [CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44]   --->   Operation 973 'select' 'select_ln7_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.56>
ST_63 : Operation 974 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols_str"   --->   Operation 974 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 975 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 975 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 976 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 976 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 977 [1/1] (3.56ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %conv_to_pool_streams_1, i24 %select_ln7_4" [CNN_Optimal/src/conv.cpp:44]   --->   Operation 977 'write' 'write_ln44' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 784> <FIFO>
ST_63 : Operation 978 [1/1] (0.00ns)   --->   "%br_ln28 = br void %krn_for_rows" [CNN_Optimal/src/conv.cpp:28]   --->   Operation 978 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.907ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten31' [161]  (1.588 ns)
	'load' operation 10 bit ('indvar_flatten31_load', CNN_Optimal/src/conv.cpp:20) on local variable 'indvar_flatten31' [170]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln20', CNN_Optimal/src/conv.cpp:20) [171]  (1.731 ns)
	'store' operation 0 bit ('store_ln20', CNN_Optimal/src/conv.cpp:20) of variable 'add_ln20_1', CNN_Optimal/src/conv.cpp:20 on local variable 'indvar_flatten31' [766]  (1.588 ns)

 <State 2>: 7.287ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln20_1', CNN_Optimal/src/conv.cpp:20) [189]  (0.978 ns)
	'or' operation 1 bit ('or_ln22', CNN_Optimal/src/conv.cpp:22) [192]  (0.978 ns)
	'select' operation 2 bit ('select_ln22', CNN_Optimal/src/conv.cpp:22) [193]  (0.993 ns)
	'add' operation 2 bit ('add_ln26', CNN_Optimal/src/conv.cpp:26) [199]  (1.565 ns)
	'select' operation 2 bit ('select_ln26_1', CNN_Optimal/src/conv.cpp:26) [203]  (0.993 ns)
	'add' operation 5 bit ('empty', CNN_Optimal/src/conv.cpp:20) [205]  (1.780 ns)

 <State 3>: 6.673ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln39', CNN_Optimal/src/conv.cpp:39) [225]  (1.780 ns)
	'add' operation 11 bit ('add_ln39_8', CNN_Optimal/src/conv.cpp:39) [227]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_1', CNN_Optimal/src/conv.cpp:39) [229]  (0.000 ns)
	'load' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [230]  (3.254 ns)

 <State 4>: 6.673ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln39_1', CNN_Optimal/src/conv.cpp:39) [237]  (1.780 ns)
	'add' operation 11 bit ('add_ln39_9', CNN_Optimal/src/conv.cpp:39) [239]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_2', CNN_Optimal/src/conv.cpp:39) [241]  (0.000 ns)
	'load' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [242]  (3.254 ns)

 <State 5>: 6.673ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln39_3', CNN_Optimal/src/conv.cpp:39) [259]  (1.780 ns)
	'add' operation 11 bit ('add_ln39_11', CNN_Optimal/src/conv.cpp:39) [261]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_4', CNN_Optimal/src/conv.cpp:39) [263]  (0.000 ns)
	'load' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [264]  (3.254 ns)

 <State 6>: 6.673ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln39_5', CNN_Optimal/src/conv.cpp:39) [281]  (1.780 ns)
	'add' operation 11 bit ('add_ln39_13', CNN_Optimal/src/conv.cpp:39) [283]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_6', CNN_Optimal/src/conv.cpp:39) [285]  (0.000 ns)
	'load' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [286]  (3.254 ns)

 <State 7>: 4.893ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln39_16', CNN_Optimal/src/conv.cpp:39) [301]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_8', CNN_Optimal/src/conv.cpp:39) [303]  (0.000 ns)
	'load' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [325]  (3.254 ns)

 <State 8>: 4.893ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln39_18', CNN_Optimal/src/conv.cpp:39) [307]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_10', CNN_Optimal/src/conv.cpp:39) [309]  (0.000 ns)
	'load' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [337]  (3.254 ns)

 <State 9>: 4.893ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln39_20', CNN_Optimal/src/conv.cpp:39) [313]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_12', CNN_Optimal/src/conv.cpp:39) [315]  (0.000 ns)
	'load' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [349]  (3.254 ns)

 <State 10>: 6.624ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln39_22', CNN_Optimal/src/conv.cpp:39) [366]  (1.731 ns)
	'add' operation 11 bit ('add_ln39_23', CNN_Optimal/src/conv.cpp:39) [367]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_14', CNN_Optimal/src/conv.cpp:39) [369]  (0.000 ns)
	'load' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [388]  (3.254 ns)

 <State 11>: 4.893ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln39_25', CNN_Optimal/src/conv.cpp:39) [373]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_16', CNN_Optimal/src/conv.cpp:39) [375]  (0.000 ns)
	'load' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [400]  (3.254 ns)

 <State 12>: 4.893ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln39_27', CNN_Optimal/src/conv.cpp:39) [379]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_18', CNN_Optimal/src/conv.cpp:39) [381]  (0.000 ns)
	'load' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [412]  (3.254 ns)

 <State 13>: 6.624ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln39_30', CNN_Optimal/src/conv.cpp:39) [435]  (1.731 ns)
	'add' operation 11 bit ('add_ln39_31', CNN_Optimal/src/conv.cpp:39) [436]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_21', CNN_Optimal/src/conv.cpp:39) [438]  (0.000 ns)
	'load' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [457]  (3.254 ns)

 <State 14>: 4.893ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln39_32', CNN_Optimal/src/conv.cpp:39) [439]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_22', CNN_Optimal/src/conv.cpp:39) [441]  (0.000 ns)
	'load' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [463]  (3.254 ns)

 <State 15>: 4.893ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln39_34', CNN_Optimal/src/conv.cpp:39) [445]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_24', CNN_Optimal/src/conv.cpp:39) [447]  (0.000 ns)
	'load' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [475]  (3.254 ns)

 <State 16>: 4.893ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln39_36', CNN_Optimal/src/conv.cpp:39) [451]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_26', CNN_Optimal/src/conv.cpp:39) [453]  (0.000 ns)
	'load' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [487]  (3.254 ns)

 <State 17>: 6.624ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln39_38', CNN_Optimal/src/conv.cpp:39) [504]  (1.731 ns)
	'add' operation 11 bit ('add_ln39_39', CNN_Optimal/src/conv.cpp:39) [505]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_28', CNN_Optimal/src/conv.cpp:39) [507]  (0.000 ns)
	'load' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [526]  (3.254 ns)

 <State 18>: 4.893ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln39_41', CNN_Optimal/src/conv.cpp:39) [511]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_30', CNN_Optimal/src/conv.cpp:39) [513]  (0.000 ns)
	'load' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [538]  (3.254 ns)

 <State 19>: 4.893ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln39_43', CNN_Optimal/src/conv.cpp:39) [517]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_32', CNN_Optimal/src/conv.cpp:39) [519]  (0.000 ns)
	'load' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [550]  (3.254 ns)

 <State 20>: 6.532ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln39_46', CNN_Optimal/src/conv.cpp:39) [572]  (1.639 ns)
	'add' operation 11 bit ('add_ln39_47', CNN_Optimal/src/conv.cpp:39) [573]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_35', CNN_Optimal/src/conv.cpp:39) [575]  (0.000 ns)
	'load' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [594]  (3.254 ns)

 <State 21>: 4.893ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln39_48', CNN_Optimal/src/conv.cpp:39) [576]  (1.639 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_36', CNN_Optimal/src/conv.cpp:39) [578]  (0.000 ns)
	'load' operation 24 bit ('pixel', CNN_Optimal/src/conv.cpp:39) on array 'pad_img' [600]  (3.254 ns)

 <State 22>: 5.058ns
The critical path consists of the following:
	'add' operation 6 bit ('empty_56', CNN_Optimal/src/conv.cpp:28) [637]  (1.780 ns)
	'add' operation 11 bit ('add_ln39_54', CNN_Optimal/src/conv.cpp:39) [641]  (1.639 ns)
	'add' operation 11 bit ('add_ln39_55', CNN_Optimal/src/conv.cpp:39) [642]  (1.639 ns)

 <State 23>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[409] ('add_ln40_16', CNN_Optimal/src/conv.cpp:40) [409]  (2.100 ns)
	'add' operation 32 bit of DSP[415] ('add_ln40_17', CNN_Optimal/src/conv.cpp:40) [415]  (2.100 ns)

 <State 24>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[415] ('add_ln40_17', CNN_Optimal/src/conv.cpp:40) [415]  (2.100 ns)
	'add' operation 32 bit of DSP[421] ('add_ln40_18', CNN_Optimal/src/conv.cpp:40) [421]  (2.100 ns)

 <State 25>: 4.451ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln22_6', CNN_Optimal/src/conv.cpp:22) [764]  (1.870 ns)
	'select' operation 7 bit ('select_ln22_13', CNN_Optimal/src/conv.cpp:22) [765]  (0.993 ns)
	'store' operation 0 bit ('store_ln22', CNN_Optimal/src/conv.cpp:22) of variable 'select_ln22_13', CNN_Optimal/src/conv.cpp:22 on local variable 'indvar_flatten11' [768]  (1.588 ns)

 <State 26>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[427] ('add_ln40_19', CNN_Optimal/src/conv.cpp:40) [427]  (2.100 ns)
	'add' operation 32 bit of DSP[460] ('add_ln40_20', CNN_Optimal/src/conv.cpp:40) [460]  (2.100 ns)

 <State 27>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[460] ('add_ln40_20', CNN_Optimal/src/conv.cpp:40) [460]  (2.100 ns)
	'add' operation 32 bit of DSP[466] ('add_ln40_21', CNN_Optimal/src/conv.cpp:40) [466]  (2.100 ns)

 <State 28>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[466] ('add_ln40_21', CNN_Optimal/src/conv.cpp:40) [466]  (2.100 ns)
	'add' operation 32 bit of DSP[472] ('add_ln40_22', CNN_Optimal/src/conv.cpp:40) [472]  (2.100 ns)

 <State 29>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[472] ('add_ln40_22', CNN_Optimal/src/conv.cpp:40) [472]  (2.100 ns)
	'add' operation 32 bit of DSP[478] ('add_ln40_23', CNN_Optimal/src/conv.cpp:40) [478]  (2.100 ns)

 <State 30>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[478] ('add_ln40_23', CNN_Optimal/src/conv.cpp:40) [478]  (2.100 ns)
	'add' operation 32 bit of DSP[484] ('add_ln40_24', CNN_Optimal/src/conv.cpp:40) [484]  (2.100 ns)

 <State 31>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[484] ('add_ln40_24', CNN_Optimal/src/conv.cpp:40) [484]  (2.100 ns)
	'add' operation 32 bit of DSP[490] ('add_ln40_25', CNN_Optimal/src/conv.cpp:40) [490]  (2.100 ns)

 <State 32>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[490] ('add_ln40_25', CNN_Optimal/src/conv.cpp:40) [490]  (2.100 ns)
	'add' operation 32 bit of DSP[496] ('add_ln40_26', CNN_Optimal/src/conv.cpp:40) [496]  (2.100 ns)

 <State 33>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[496] ('add_ln40_26', CNN_Optimal/src/conv.cpp:40) [496]  (2.100 ns)
	'add' operation 32 bit of DSP[529] ('add_ln40_27', CNN_Optimal/src/conv.cpp:40) [529]  (2.100 ns)

 <State 34>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[529] ('add_ln40_27', CNN_Optimal/src/conv.cpp:40) [529]  (2.100 ns)
	'add' operation 32 bit of DSP[535] ('add_ln40_28', CNN_Optimal/src/conv.cpp:40) [535]  (2.100 ns)

 <State 35>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[535] ('add_ln40_28', CNN_Optimal/src/conv.cpp:40) [535]  (2.100 ns)
	'add' operation 32 bit of DSP[541] ('add_ln40_29', CNN_Optimal/src/conv.cpp:40) [541]  (2.100 ns)

 <State 36>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[541] ('add_ln40_29', CNN_Optimal/src/conv.cpp:40) [541]  (2.100 ns)
	'add' operation 32 bit of DSP[547] ('add_ln40_30', CNN_Optimal/src/conv.cpp:40) [547]  (2.100 ns)

 <State 37>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[547] ('add_ln40_30', CNN_Optimal/src/conv.cpp:40) [547]  (2.100 ns)
	'add' operation 32 bit of DSP[553] ('add_ln40_31', CNN_Optimal/src/conv.cpp:40) [553]  (2.100 ns)

 <State 38>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[553] ('add_ln40_31', CNN_Optimal/src/conv.cpp:40) [553]  (2.100 ns)
	'add' operation 32 bit of DSP[559] ('add_ln40_32', CNN_Optimal/src/conv.cpp:40) [559]  (2.100 ns)

 <State 39>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[559] ('add_ln40_32', CNN_Optimal/src/conv.cpp:40) [559]  (2.100 ns)
	'add' operation 32 bit of DSP[565] ('add_ln40_33', CNN_Optimal/src/conv.cpp:40) [565]  (2.100 ns)

 <State 40>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[565] ('add_ln40_33', CNN_Optimal/src/conv.cpp:40) [565]  (2.100 ns)
	'add' operation 32 bit of DSP[597] ('add_ln40_34', CNN_Optimal/src/conv.cpp:40) [597]  (2.100 ns)

 <State 41>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[597] ('add_ln40_34', CNN_Optimal/src/conv.cpp:40) [597]  (2.100 ns)
	'add' operation 32 bit of DSP[603] ('add_ln40_35', CNN_Optimal/src/conv.cpp:40) [603]  (2.100 ns)

 <State 42>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[603] ('add_ln40_35', CNN_Optimal/src/conv.cpp:40) [603]  (2.100 ns)
	'add' operation 32 bit of DSP[609] ('add_ln40_36', CNN_Optimal/src/conv.cpp:40) [609]  (2.100 ns)

 <State 43>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[609] ('add_ln40_36', CNN_Optimal/src/conv.cpp:40) [609]  (2.100 ns)
	'add' operation 32 bit of DSP[615] ('add_ln40_37', CNN_Optimal/src/conv.cpp:40) [615]  (2.100 ns)

 <State 44>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[615] ('add_ln40_37', CNN_Optimal/src/conv.cpp:40) [615]  (2.100 ns)
	'add' operation 32 bit of DSP[621] ('add_ln40_38', CNN_Optimal/src/conv.cpp:40) [621]  (2.100 ns)

 <State 45>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[621] ('add_ln40_38', CNN_Optimal/src/conv.cpp:40) [621]  (2.100 ns)
	'add' operation 32 bit of DSP[628] ('add_ln40_39', CNN_Optimal/src/conv.cpp:40) [628]  (2.100 ns)

 <State 46>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[628] ('add_ln40_39', CNN_Optimal/src/conv.cpp:40) [628]  (2.100 ns)
	'add' operation 32 bit of DSP[634] ('add_ln40_40', CNN_Optimal/src/conv.cpp:40) [634]  (2.100 ns)

 <State 47>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[634] ('add_ln40_40', CNN_Optimal/src/conv.cpp:40) [634]  (2.100 ns)
	'add' operation 32 bit of DSP[666] ('add_ln40_41', CNN_Optimal/src/conv.cpp:40) [666]  (2.100 ns)

 <State 48>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[666] ('add_ln40_41', CNN_Optimal/src/conv.cpp:40) [666]  (2.100 ns)
	'add' operation 32 bit of DSP[672] ('add_ln40_42', CNN_Optimal/src/conv.cpp:40) [672]  (2.100 ns)

 <State 49>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[672] ('add_ln40_42', CNN_Optimal/src/conv.cpp:40) [672]  (2.100 ns)
	'add' operation 32 bit of DSP[678] ('add_ln40_43', CNN_Optimal/src/conv.cpp:40) [678]  (2.100 ns)

 <State 50>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[678] ('add_ln40_43', CNN_Optimal/src/conv.cpp:40) [678]  (2.100 ns)
	'add' operation 32 bit of DSP[684] ('add_ln40_44', CNN_Optimal/src/conv.cpp:40) [684]  (2.100 ns)

 <State 51>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[684] ('add_ln40_44', CNN_Optimal/src/conv.cpp:40) [684]  (2.100 ns)
	'add' operation 32 bit of DSP[690] ('add_ln40_45', CNN_Optimal/src/conv.cpp:40) [690]  (2.100 ns)

 <State 52>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[690] ('add_ln40_45', CNN_Optimal/src/conv.cpp:40) [690]  (2.100 ns)
	'add' operation 32 bit of DSP[696] ('add_ln40_46', CNN_Optimal/src/conv.cpp:40) [696]  (2.100 ns)

 <State 53>: 4.200ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[696] ('add_ln40_46', CNN_Optimal/src/conv.cpp:40) [696]  (2.100 ns)
	'add' operation 32 bit of DSP[702] ('add_ln40_47', CNN_Optimal/src/conv.cpp:40) [702]  (2.100 ns)

 <State 54>: 4.415ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[702] ('add_ln40_47', CNN_Optimal/src/conv.cpp:40) [702]  (2.100 ns)
	'add' operation 24 bit ('x', CNN_Optimal/src/conv.cpp:44) [704]  (2.314 ns)

 <State 55>: 3.008ns
The critical path consists of the following:
	'sub' operation 24 bit ('sub_ln7', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [707]  (2.314 ns)
	'select' operation 24 bit ('select_ln7', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [708]  (0.694 ns)

 <State 56>: 7.001ns
The critical path consists of the following:
	'cttz' operation 32 bit ('tmp_544', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [712]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln7_1', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [714]  (2.552 ns)
	'sub' operation 5 bit ('sub_ln7_2', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [719]  (1.780 ns)
	'lshr' operation 24 bit ('lshr_ln7_1', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [721]  (2.669 ns)

 <State 57>: 6.972ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln7_1', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [734]  (2.552 ns)
	'lshr' operation 64 bit ('lshr_ln7', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [736]  (4.420 ns)

 <State 58>: 6.972ns
The critical path consists of the following:
	'sub' operation 32 bit ('sub_ln7_3', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [737]  (2.552 ns)
	'shl' operation 64 bit ('shl_ln7', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [739]  (4.420 ns)

 <State 59>: 6.731ns
The critical path consists of the following:
	'select' operation 64 bit ('select_ln7_1', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [740]  (0.000 ns)
	'add' operation 64 bit ('add_ln7_2', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [742]  (3.520 ns)
	'icmp' operation 1 bit ('icmp_ln7_5', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [754]  (3.211 ns)

 <State 60>: 6.088ns
The critical path consists of the following:
	'select' operation 11 bit ('select_ln7_2', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [746]  (0.692 ns)
	'add' operation 11 bit ('add_ln7_3', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [748]  (3.757 ns)
	'icmp' operation 1 bit ('icmp_ln7_4', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [753]  (1.639 ns)

 <State 61>: 5.460ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_547', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [756]  (5.460 ns)

 <State 62>: 6.438ns
The critical path consists of the following:
	'dcmp' operation 1 bit ('tmp_547', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [756]  (5.460 ns)
	'and' operation 1 bit ('and_ln7_3', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [757]  (0.000 ns)
	'select' operation 24 bit ('select_ln7_3', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [758]  (0.000 ns)
	'select' operation 24 bit ('select_ln7_4', CNN_Optimal/src/conv.cpp:7->CNN_Optimal/src/conv.cpp:44) [759]  (0.978 ns)

 <State 63>: 3.563ns
The critical path consists of the following:
	fifo write operation ('write_ln44', CNN_Optimal/src/conv.cpp:44) on port 'conv_to_pool_streams_1' (CNN_Optimal/src/conv.cpp:44) [760]  (3.563 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
