{
	"finish__design__instance__count__class:antenna_cell": 5,
	"finish__design__instance__area__class:antenna_cell": 28.224,
	"finish__design__instance__count__class:tie_cell": 540,
	"finish__design__instance__area__class:tie_cell": 6096.38,
	"finish__design__instance__count__class:buffer": 571,
	"finish__design__instance__area__class:buffer": 27608.7,
	"finish__design__instance__count__class:clock_buffer": 22,
	"finish__design__instance__area__class:clock_buffer": 3544.93,
	"finish__design__instance__count__class:timing_repair_buffer": 177,
	"finish__design__instance__area__class:timing_repair_buffer": 6567.72,
	"finish__design__instance__count__class:inverter": 55,
	"finish__design__instance__area__class:inverter": 948.326,
	"finish__design__instance__count__class:clock_inverter": 10,
	"finish__design__instance__area__class:clock_inverter": 366.912,
	"finish__design__instance__count__class:sequential_cell": 173,
	"finish__design__instance__area__class:sequential_cell": 16669.1,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1171,
	"finish__design__instance__area__class:multi_input_combinational_cell": 45550.7,
	"finish__design__instance__count": 2724,
	"finish__design__instance__area": 107381,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 5.60151,
	"finish__clock__skew__setup": 0.0265187,
	"finish__clock__skew__hold": 0.0265187,
	"finish__timing__drv__max_slew_limit": 0.537595,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.883189,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.066276,
	"finish__power__switching__total": 0.0287127,
	"finish__power__leakage__total": 1.28411e-06,
	"finish__power__total": 0.09499,
	"finish__design__io": 1107,
	"finish__design__die__area": 894500,
	"finish__design__core__area": 884568,
	"finish__design__instance__count": 3942,
	"finish__design__instance__area": 114256,
	"finish__design__instance__count__stdcell": 3942,
	"finish__design__instance__area__stdcell": 114256,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.129166,
	"finish__design__instance__utilization__stdcell": 0.129166,
	"finish__design__rows": 186,
	"finish__design__rows:GF018hv5v_green_sc9": 186,
	"finish__design__sites": 313410,
	"finish__design__sites:GF018hv5v_green_sc9": 313410,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}