Classic Timing Analyzer report for MY_COUNTER10
Thu Nov 22 20:05:57 2018
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.080 ns                                       ; RES             ; COUNTER[1]~reg0 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.246 ns                                       ; COUNTER[1]~reg0 ; CO              ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.129 ns                                       ; RES             ; COUNTER[1]~reg0 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNTER[1]~reg0 ; COUNTER[1]~reg0 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                 ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNTER[1]~reg0 ; COUNTER[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.572 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNTER[2]~reg0 ; COUNTER[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.517 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNTER[2]~reg0 ; COUNTER[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.517 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNTER[0]~reg0 ; COUNTER[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNTER[1]~reg0 ; COUNTER[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.380 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNTER[1]~reg0 ; COUNTER[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.380 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNTER[0]~reg0 ; COUNTER[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.335 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNTER[2]~reg0 ; COUNTER[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.293 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNTER[2]~reg0 ; COUNTER[0]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.290 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNTER[3]~reg0 ; COUNTER[1]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.284 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNTER[3]~reg0 ; COUNTER[3]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNTER[3]~reg0 ; COUNTER[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNTER[1]~reg0 ; COUNTER[0]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.153 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNTER[0]~reg0 ; COUNTER[2]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNTER[3]~reg0 ; COUNTER[0]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; COUNTER[0]~reg0 ; COUNTER[0]~reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To              ; To Clock ;
+-------+--------------+------------+------+-----------------+----------+
; N/A   ; None         ; 0.080 ns   ; RES  ; COUNTER[0]~reg0 ; CLK      ;
; N/A   ; None         ; 0.080 ns   ; RES  ; COUNTER[3]~reg0 ; CLK      ;
; N/A   ; None         ; 0.080 ns   ; RES  ; COUNTER[2]~reg0 ; CLK      ;
; N/A   ; None         ; 0.080 ns   ; RES  ; COUNTER[1]~reg0 ; CLK      ;
; N/A   ; None         ; -0.057 ns  ; EN   ; COUNTER[0]~reg0 ; CLK      ;
; N/A   ; None         ; -0.057 ns  ; EN   ; COUNTER[3]~reg0 ; CLK      ;
; N/A   ; None         ; -0.057 ns  ; EN   ; COUNTER[2]~reg0 ; CLK      ;
; N/A   ; None         ; -0.057 ns  ; EN   ; COUNTER[1]~reg0 ; CLK      ;
+-------+--------------+------------+------+-----------------+----------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+-----------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To         ; From Clock ;
+-------+--------------+------------+-----------------+------------+------------+
; N/A   ; None         ; 9.246 ns   ; COUNTER[1]~reg0 ; CO         ; CLK        ;
; N/A   ; None         ; 8.999 ns   ; COUNTER[0]~reg0 ; CO         ; CLK        ;
; N/A   ; None         ; 8.716 ns   ; COUNTER[2]~reg0 ; CO         ; CLK        ;
; N/A   ; None         ; 8.589 ns   ; COUNTER[3]~reg0 ; CO         ; CLK        ;
; N/A   ; None         ; 8.001 ns   ; COUNTER[1]~reg0 ; COUNTER[1] ; CLK        ;
; N/A   ; None         ; 7.795 ns   ; COUNTER[0]~reg0 ; COUNTER[0] ; CLK        ;
; N/A   ; None         ; 7.768 ns   ; COUNTER[2]~reg0 ; COUNTER[2] ; CLK        ;
; N/A   ; None         ; 7.766 ns   ; COUNTER[3]~reg0 ; COUNTER[3] ; CLK        ;
+-------+--------------+------------+-----------------+------------+------------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To              ; To Clock ;
+---------------+-------------+-----------+------+-----------------+----------+
; N/A           ; None        ; 1.129 ns  ; RES  ; COUNTER[1]~reg0 ; CLK      ;
; N/A           ; None        ; 0.997 ns  ; RES  ; COUNTER[0]~reg0 ; CLK      ;
; N/A           ; None        ; 0.590 ns  ; RES  ; COUNTER[3]~reg0 ; CLK      ;
; N/A           ; None        ; 0.590 ns  ; RES  ; COUNTER[2]~reg0 ; CLK      ;
; N/A           ; None        ; 0.287 ns  ; EN   ; COUNTER[0]~reg0 ; CLK      ;
; N/A           ; None        ; 0.287 ns  ; EN   ; COUNTER[3]~reg0 ; CLK      ;
; N/A           ; None        ; 0.287 ns  ; EN   ; COUNTER[2]~reg0 ; CLK      ;
; N/A           ; None        ; 0.287 ns  ; EN   ; COUNTER[1]~reg0 ; CLK      ;
+---------------+-------------+-----------+------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Nov 22 20:05:56 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MY_COUNTER10 -c MY_COUNTER10 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 450.05 MHz between source register "COUNTER[1]~reg0" and destination register "COUNTER[1]~reg0"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.572 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y8_N11; Fanout = 6; REG Node = 'COUNTER[1]~reg0'
            Info: 2: + IC(0.342 ns) + CELL(0.438 ns) = 0.780 ns; Loc. = LCCOMB_X59_Y8_N6; Fanout = 1; COMB Node = 'COUNTER~212'
            Info: 3: + IC(0.270 ns) + CELL(0.438 ns) = 1.488 ns; Loc. = LCCOMB_X59_Y8_N10; Fanout = 1; COMB Node = 'COUNTER~213'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.572 ns; Loc. = LCFF_X59_Y8_N11; Fanout = 6; REG Node = 'COUNTER[1]~reg0'
            Info: Total cell delay = 0.960 ns ( 61.07 % )
            Info: Total interconnect delay = 0.612 ns ( 38.93 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 3.702 ns
                Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; CLK Node = 'CLK'
                Info: 2: + IC(2.313 ns) + CELL(0.537 ns) = 3.702 ns; Loc. = LCFF_X59_Y8_N11; Fanout = 6; REG Node = 'COUNTER[1]~reg0'
                Info: Total cell delay = 1.389 ns ( 37.52 % )
                Info: Total interconnect delay = 2.313 ns ( 62.48 % )
            Info: - Longest clock path from clock "CLK" to source register is 3.702 ns
                Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; CLK Node = 'CLK'
                Info: 2: + IC(2.313 ns) + CELL(0.537 ns) = 3.702 ns; Loc. = LCFF_X59_Y8_N11; Fanout = 6; REG Node = 'COUNTER[1]~reg0'
                Info: Total cell delay = 1.389 ns ( 37.52 % )
                Info: Total interconnect delay = 2.313 ns ( 62.48 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "COUNTER[0]~reg0" (data pin = "RES", clock pin = "CLK") is 0.080 ns
    Info: + Longest pin to register delay is 3.818 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; PIN Node = 'RES'
        Info: 2: + IC(1.497 ns) + CELL(0.438 ns) = 2.934 ns; Loc. = LCCOMB_X59_Y8_N4; Fanout = 4; COMB Node = 'COUNTER[0]~211'
        Info: 3: + IC(0.224 ns) + CELL(0.660 ns) = 3.818 ns; Loc. = LCFF_X59_Y8_N25; Fanout = 7; REG Node = 'COUNTER[0]~reg0'
        Info: Total cell delay = 2.097 ns ( 54.92 % )
        Info: Total interconnect delay = 1.721 ns ( 45.08 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 3.702 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(2.313 ns) + CELL(0.537 ns) = 3.702 ns; Loc. = LCFF_X59_Y8_N25; Fanout = 7; REG Node = 'COUNTER[0]~reg0'
        Info: Total cell delay = 1.389 ns ( 37.52 % )
        Info: Total interconnect delay = 2.313 ns ( 62.48 % )
Info: tco from clock "CLK" to destination pin "CO" through register "COUNTER[1]~reg0" is 9.246 ns
    Info: + Longest clock path from clock "CLK" to source register is 3.702 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(2.313 ns) + CELL(0.537 ns) = 3.702 ns; Loc. = LCFF_X59_Y8_N11; Fanout = 6; REG Node = 'COUNTER[1]~reg0'
        Info: Total cell delay = 1.389 ns ( 37.52 % )
        Info: Total interconnect delay = 2.313 ns ( 62.48 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.294 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y8_N11; Fanout = 6; REG Node = 'COUNTER[1]~reg0'
        Info: 2: + IC(0.745 ns) + CELL(0.398 ns) = 1.143 ns; Loc. = LCCOMB_X59_Y8_N16; Fanout = 1; COMB Node = 'Equal0~29'
        Info: 3: + IC(1.333 ns) + CELL(2.818 ns) = 5.294 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'CO'
        Info: Total cell delay = 3.216 ns ( 60.75 % )
        Info: Total interconnect delay = 2.078 ns ( 39.25 % )
Info: th for register "COUNTER[1]~reg0" (data pin = "RES", clock pin = "CLK") is 1.129 ns
    Info: + Longest clock path from clock "CLK" to destination register is 3.702 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(2.313 ns) + CELL(0.537 ns) = 3.702 ns; Loc. = LCFF_X59_Y8_N11; Fanout = 6; REG Node = 'COUNTER[1]~reg0'
        Info: Total cell delay = 1.389 ns ( 37.52 % )
        Info: Total interconnect delay = 2.313 ns ( 62.48 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.839 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; PIN Node = 'RES'
        Info: 2: + IC(1.481 ns) + CELL(0.275 ns) = 2.755 ns; Loc. = LCCOMB_X59_Y8_N10; Fanout = 1; COMB Node = 'COUNTER~213'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.839 ns; Loc. = LCFF_X59_Y8_N11; Fanout = 6; REG Node = 'COUNTER[1]~reg0'
        Info: Total cell delay = 1.358 ns ( 47.83 % )
        Info: Total interconnect delay = 1.481 ns ( 52.17 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 154 megabytes
    Info: Processing ended: Thu Nov 22 20:05:58 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


