// Seed: 206627927
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [-1 'h0 : -1] id_4, id_5 = id_5 & -1;
  always_ff @(1'b0 or posedge 1) {id_4, 1} -= id_1;
  logic [-1 : 1] id_6;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    module_1
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  xor primCall (id_1, id_5, id_2, id_3);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  logic id_10;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_10
  );
  assign id_1[1] = id_2;
endmodule
