// Seed: 2427987716
module module_0 (
    input logic id_0,
    output logic id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    output id_5,
    output logic id_6
);
  assign id_5 = 1;
  type_14(
      1, id_4, 1, id_3, id_2, 1
  ); type_15(
      id_4, 1 ^ id_3 ^ id_2 ^ id_6 << 1, id_5, id_2
  ); type_16(
      1, 1, id_5, 1
  );
  logic id_7;
  logic id_8;
endmodule
