{"name":"InfiniteLoop","timePeriod":500,"clockEnabled":true,"projectId":"tT8oJrneDnl06IRxpLdl","focussedCircuit":40296763770,"orderedTabs":["40296763770"],"scopes":[{"layout":{"width":100,"height":60,"title_x":50,"title_y":13,"titleEnabled":true},"verilogMetadata":{"isVerilogCircuit":false,"isMainCircuit":false,"code":"// Write Some Verilog Code Here!","subCircuitScopeIds":[]},"allNodes":[{"x":-10,"y":0,"type":0,"bitWidth":1,"label":"","connections":[3]},{"x":20,"y":0,"type":1,"bitWidth":1,"label":"","connections":[4]},{"x":620,"y":260,"type":2,"bitWidth":1,"label":"","connections":[3,5]},{"x":620,"y":240,"type":2,"bitWidth":1,"label":"","connections":[2,0,6]},{"x":670,"y":240,"type":2,"bitWidth":1,"label":"","connections":[1,5]},{"x":670,"y":260,"type":2,"bitWidth":1,"label":"","connections":[4,2]},{"x":10,"y":0,"type":1,"bitWidth":1,"label":"","connections":[3]}],"id":40296763770,"name":"Main","Input":[{"x":570,"y":240,"objectType":"Input","label":"inp1","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":0,"customData":{"nodes":{"output1":6},"values":{"state":1},"constructorParamaters":["RIGHT",1,{"x":0,"y":20,"id":"xH4RzTvrfZEoVoz8cefF"}]}}],"NotGate":[{"x":640,"y":240,"objectType":"NotGate","label":"","direction":"RIGHT","labelDirection":"LEFT","propagationDelay":10,"customData":{"constructorParamaters":["RIGHT",1],"nodes":{"output1":1,"inp1":0}}}],"restrictedCircuitElementsUsed":[],"nodes":[2,3,4,5]}]}