// Seed: 1853319617
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    input  tri   id_2,
    input  wor   id_3,
    output tri   id_4,
    output uwire id_5,
    output tri0  id_6,
    output wor   id_7,
    output wor   id_8,
    input  tri   id_9,
    input  wand  id_10,
    input  wire  id_11,
    output tri1  id_12
    , id_20,
    output tri0  id_13,
    output wire  id_14,
    output tri   id_15,
    output tri0  id_16,
    input  tri   id_17,
    output tri1  id_18
);
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output supply0 id_4,
    input tri id_5
    , id_12,
    output tri1 id_6,
    input tri1 id_7,
    input wor id_8,
    output wor id_9,
    output supply0 id_10
);
  wor id_13 = 1;
  module_0(
      id_0,
      id_5,
      id_8,
      id_5,
      id_10,
      id_9,
      id_9,
      id_10,
      id_10,
      id_8,
      id_1,
      id_0,
      id_6,
      id_9,
      id_4,
      id_4,
      id_9,
      id_8,
      id_9
  );
  always disable id_14;
endmodule
