module partsel_00422(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire [24:7] x4;
  wire signed [0:25] x5;
  wire [25:1] x6;
  wire [0:29] x7;
  wire [7:26] x8;
  wire [6:26] x9;
  wire signed [2:24] x10;
  wire signed [4:25] x11;
  wire [2:27] x12;
  wire signed [27:1] x13;
  wire [1:25] x14;
  wire [3:26] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [1:30] p0 = 170851648;
  localparam signed [31:5] p1 = 181037350;
  localparam [3:31] p2 = 196624670;
  localparam signed [2:30] p3 = 794281797;
  assign x4 = ({2{({x1, x0} + {2{{x1[17 + s1 -: 4], x0}}})}} ^ (x0 + ((((x2[31 + s3 +: 6] + p2[11 +: 4]) + x1) ^ {2{x1}}) - {x0[15 +: 2], p0[12]})));
  assign x5 = ((x2 - {2{{2{{p1[13 -: 1], p1[20]}}}}}) | x0[11]);
  assign x6 = x4;
  assign x7 = p2[16 -: 1];
  assign x8 = ((p1[12 -: 4] ^ (!ctrl[3] || !ctrl[1] && ctrl[2] ? (((x0[7 + s3 -: 2] & x6[9 +: 1]) + p2[19 +: 3]) | {x4[18 -: 2], p3}) : p0[4 + s3])) & x0[15 + s2 -: 6]);
  assign x9 = p2[6 + s3 -: 1];
  assign x10 = p0[22 -: 1];
  assign x11 = x9[21 -: 4];
  assign x12 = p1[21];
  assign x13 = p2[25 + s0 +: 3];
  assign x14 = x3[11 +: 3];
  assign x15 = x13[25 + s3 +: 3];
  assign y0 = p3[26 + s0 +: 4];
  assign y1 = x9[19 + s0 +: 5];
  assign y2 = x4[17];
  assign y3 = x10[17];
endmodule
