
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux3/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux3
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux3.v
# synth_design -part xc7z020clg484-3 -top f33m_mux3 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f33m_mux3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27820 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1501.000 ; gain = 75.895 ; free physical = 251577 ; free virtual = 312876
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f33m_mux3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux3.v:11]
INFO: [Synth 8-6155] done synthesizing module 'f33m_mux3' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux3.v:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1568.766 ; gain = 143.660 ; free physical = 252962 ; free virtual = 314133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1568.766 ; gain = 143.660 ; free physical = 252950 ; free virtual = 314122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.766 ; gain = 151.660 ; free physical = 252952 ; free virtual = 314124
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1609.762 ; gain = 184.656 ; free physical = 252888 ; free virtual = 314074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.043 ; gain = 270.938 ; free physical = 252652 ; free virtual = 313817
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1696.047 ; gain = 270.941 ; free physical = 252645 ; free virtual = 313811
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1696.047 ; gain = 270.941 ; free physical = 252507 ; free virtual = 313673
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1696.047 ; gain = 270.941 ; free physical = 252435 ; free virtual = 313601
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1696.047 ; gain = 270.941 ; free physical = 252435 ; free virtual = 313600
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1696.047 ; gain = 270.941 ; free physical = 252434 ; free virtual = 313600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1696.047 ; gain = 270.941 ; free physical = 252433 ; free virtual = 313599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1696.047 ; gain = 270.941 ; free physical = 252431 ; free virtual = 313597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1696.047 ; gain = 270.941 ; free physical = 252423 ; free virtual = 313589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT6 |   582|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   582|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1696.047 ; gain = 270.941 ; free physical = 252430 ; free virtual = 313596
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1696.047 ; gain = 270.941 ; free physical = 252379 ; free virtual = 313545
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1696.051 ; gain = 270.941 ; free physical = 252377 ; free virtual = 313543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1785.211 ; gain = 0.000 ; free physical = 252287 ; free virtual = 313455
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1785.211 ; gain = 360.203 ; free physical = 252330 ; free virtual = 313497
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.902 ; gain = 627.691 ; free physical = 253712 ; free virtual = 314843
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.902 ; gain = 0.000 ; free physical = 253711 ; free virtual = 314842
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.910 ; gain = 0.000 ; free physical = 253676 ; free virtual = 314808
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux3/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux3/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2497.961 ; gain = 0.000 ; free physical = 253233 ; free virtual = 314364

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 020c1c46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2497.961 ; gain = 0.000 ; free physical = 253229 ; free virtual = 314360

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 020c1c46

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2497.961 ; gain = 0.000 ; free physical = 253086 ; free virtual = 314217
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 020c1c46

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2497.961 ; gain = 0.000 ; free physical = 253080 ; free virtual = 314211
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 020c1c46

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2497.961 ; gain = 0.000 ; free physical = 253089 ; free virtual = 314221
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 020c1c46

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2497.961 ; gain = 0.000 ; free physical = 253088 ; free virtual = 314219
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 020c1c46

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2497.961 ; gain = 0.000 ; free physical = 253066 ; free virtual = 314198
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 020c1c46

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2497.961 ; gain = 0.000 ; free physical = 253065 ; free virtual = 314196
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.961 ; gain = 0.000 ; free physical = 253062 ; free virtual = 314193
Ending Logic Optimization Task | Checksum: 020c1c46

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2497.961 ; gain = 0.000 ; free physical = 253061 ; free virtual = 314192

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 020c1c46

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2497.961 ; gain = 0.000 ; free physical = 253046 ; free virtual = 314177

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 020c1c46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.961 ; gain = 0.000 ; free physical = 253045 ; free virtual = 314176

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.961 ; gain = 0.000 ; free physical = 253045 ; free virtual = 314176
Ending Netlist Obfuscation Task | Checksum: 020c1c46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.961 ; gain = 0.000 ; free physical = 253044 ; free virtual = 314175
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2497.961 ; gain = 0.000 ; free physical = 253043 ; free virtual = 314175
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 020c1c46
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f33m_mux3 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2513.941 ; gain = 0.000 ; free physical = 253006 ; free virtual = 314137
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.941 ; gain = 0.000 ; free physical = 253004 ; free virtual = 314135
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.941 ; gain = 0.000 ; free physical = 253002 ; free virtual = 314134
Power optimization passes: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2513.941 ; gain = 0.000 ; free physical = 253002 ; free virtual = 314133
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2513.941 ; gain = 0.000 ; free physical = 253064 ; free virtual = 314195
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 253088 ; free virtual = 314219


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f33m_mux3 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 020c1c46

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 253087 ; free virtual = 314219
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 020c1c46
Power optimization: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2634.000 ; gain = 136.039 ; free physical = 253087 ; free virtual = 314218
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27324816 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 020c1c46

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 253112 ; free virtual = 314244
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 020c1c46

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 253112 ; free virtual = 314243
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 020c1c46

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 253108 ; free virtual = 314239
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 020c1c46

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 253107 ; free virtual = 314239
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 020c1c46

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 253106 ; free virtual = 314237

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 253106 ; free virtual = 314237
Ending Netlist Obfuscation Task | Checksum: 020c1c46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 253106 ; free virtual = 314237
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252811 ; free virtual = 313942
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252811 ; free virtual = 313942
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252809 ; free virtual = 313940

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252744 ; free virtual = 313875

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fb7f4575

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252743 ; free virtual = 313874

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fb7f4575

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252743 ; free virtual = 313874
Phase 1 Placer Initialization | Checksum: fb7f4575

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252742 ; free virtual = 313873

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fb7f4575

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252740 ; free virtual = 313871
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 101ae647

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252686 ; free virtual = 313817

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 101ae647

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252685 ; free virtual = 313816

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f5ca7a9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252685 ; free virtual = 313816

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 3a1fedd2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252683 ; free virtual = 313814

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 3a1fedd2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252684 ; free virtual = 313815

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d2091ee2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252691 ; free virtual = 313823

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d2091ee2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252691 ; free virtual = 313823

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d2091ee2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252692 ; free virtual = 313823
Phase 3 Detail Placement | Checksum: 1d2091ee2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252692 ; free virtual = 313823

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1d2091ee2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252692 ; free virtual = 313823

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d2091ee2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252691 ; free virtual = 313822

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d2091ee2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252691 ; free virtual = 313822

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252691 ; free virtual = 313822
Phase 4.4 Final Placement Cleanup | Checksum: 1d2091ee2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252691 ; free virtual = 313822
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d2091ee2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252691 ; free virtual = 313822
Ending Placer Task | Checksum: f9c51691

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252706 ; free virtual = 313837
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252674 ; free virtual = 313805
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252670 ; free virtual = 313801
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 252649 ; free virtual = 313783
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux3/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f9c51691 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "l1" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "l1". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "l2" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "l2". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "l3" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "l3". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[221]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[221]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[221]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[221]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[221]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[221]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[223]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[223]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[223]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[223]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[223]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[223]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[224]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[224]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[224]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[224]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[224]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[224]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[406]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[406]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[406]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[406]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[406]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[406]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[428]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[428]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[428]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[428]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[428]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[428]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[431]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[431]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[431]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[431]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[431]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[431]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[432]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[432]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[432]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[432]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[432]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[432]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[476]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[476]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[476]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[476]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[476]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[476]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[201]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[201]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[201]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[201]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[201]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[201]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[202]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[202]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[202]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[202]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[202]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[202]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[203]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[203]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[203]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[203]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[203]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[203]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[190]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[190]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[190]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[190]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[190]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[190]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[204]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[204]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[204]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[204]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[204]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[204]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[206]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[206]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[206]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[206]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[206]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[206]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[207]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[207]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[207]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[207]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[207]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[207]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[205]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[205]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[205]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[205]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[205]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[205]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[132]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[132]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[132]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[132]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[132]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[132]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 2f784119

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 254231 ; free virtual = 315362
Post Restoration Checksum: NetGraph: 7162f67 NumContArr: 286211b2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2f784119

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 254222 ; free virtual = 315353

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2f784119

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 254180 ; free virtual = 315310

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2f784119

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 254179 ; free virtual = 315310

Phase 2.4 Timing Verification

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2f784119

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 254169 ; free virtual = 315300
Phase 2.4 Timing Verification | Checksum: 2f784119

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 254169 ; free virtual = 315299
INFO: [Route 35-61] The design met the timing requirement.

Phase 2.5 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2.5 Route finalize | Checksum: 2f784119

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 254168 ; free virtual = 315299

Phase 2.6 Verifying routed nets

 Verification completed successfully
Phase 2.6 Verifying routed nets | Checksum: 2f784119

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 254166 ; free virtual = 315296

Phase 2.7 Depositing Routes
Phase 2.7 Depositing Routes | Checksum: 2f784119

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 254164 ; free virtual = 315295
Phase 2 Router Initialization | Checksum: 2f784119

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 254164 ; free virtual = 315294

Phase 3 Post Router Timing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: 2f784119

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 254156 ; free virtual = 315287
Phase 3 Post Router Timing | Checksum: 2f784119

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 254156 ; free virtual = 315287
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 254195 ; free virtual = 315326

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 254195 ; free virtual = 315326
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 254203 ; free virtual = 315334
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 254180 ; free virtual = 315311
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 254171 ; free virtual = 315303
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux3/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux3/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux3/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mux3/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2767.484 ; gain = 40.023 ; free physical = 252974 ; free virtual = 314199
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:50:08 2022...
