# compile vhdl design source files
vhdl xil_defaultlib  "../../../VGA.srcs/sources_1/new/ClockDivider.vhd"
vhdl xil_defaultlib  "../../../VGA.srcs/sources_1/new/vga.vhd"
vhdl xil_defaultlib  "../../../VGA.srcs/sources_1/new/top.vhd"

# Do not sort compile order
nosort
