
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.59

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: w_reset_i (input port clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     5    0.01    0.00    0.00    0.20 ^ w_reset_i (in)
                                         w_reset_i (net)
                  0.00    0.00    0.20 ^ _35_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.02    0.02    0.22 v _35_/Y (sky130_fd_sc_hd__nor2_1)
                                         _01_ (net)
                  0.02    0.00    0.22 v bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.22   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_r[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bapg.w_ptr_r[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.04    0.28    0.28 v bapg.w_ptr_r[0]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bapg.w_ptr_binary_r_o[0] (net)
                  0.04    0.00    0.28 v _56_/B (sky130_fd_sc_hd__ha_1)
     1    0.00    0.04    0.17    0.45 v _56_/COUT (sky130_fd_sc_hd__ha_1)
                                         _26_ (net)
                  0.04    0.00    0.45 v _57_/B (sky130_fd_sc_hd__ha_1)
     3    0.01    0.09    0.32    0.77 v _57_/SUM (sky130_fd_sc_hd__ha_1)
                                         bapg.w_ptr_n[1] (net)
                  0.09    0.00    0.77 v _33_/B (sky130_fd_sc_hd__xor3_1)
     1    0.00    0.07    0.35    1.12 v _33_/X (sky130_fd_sc_hd__xor3_1)
                                         _11_ (net)
                  0.07    0.00    1.12 v _34_/A1 (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.11    0.13    1.25 ^ _34_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _12_ (net)
                  0.11    0.00    1.25 ^ _35_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.04    1.29 v _35_/Y (sky130_fd_sc_hd__nor2_1)
                                         _01_ (net)
                  0.03    0.00    1.29 v bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.29   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.11    4.89   library setup time
                                  4.89   data required time
-----------------------------------------------------------------------------
                                  4.89   data required time
                                 -1.29   data arrival time
-----------------------------------------------------------------------------
                                  3.59   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_r[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bapg.w_ptr_r[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.04    0.28    0.28 v bapg.w_ptr_r[0]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         bapg.w_ptr_binary_r_o[0] (net)
                  0.04    0.00    0.28 v _56_/B (sky130_fd_sc_hd__ha_1)
     1    0.00    0.04    0.17    0.45 v _56_/COUT (sky130_fd_sc_hd__ha_1)
                                         _26_ (net)
                  0.04    0.00    0.45 v _57_/B (sky130_fd_sc_hd__ha_1)
     3    0.01    0.09    0.32    0.77 v _57_/SUM (sky130_fd_sc_hd__ha_1)
                                         bapg.w_ptr_n[1] (net)
                  0.09    0.00    0.77 v _33_/B (sky130_fd_sc_hd__xor3_1)
     1    0.00    0.07    0.35    1.12 v _33_/X (sky130_fd_sc_hd__xor3_1)
                                         _11_ (net)
                  0.07    0.00    1.12 v _34_/A1 (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.11    0.13    1.25 ^ _34_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _12_ (net)
                  0.11    0.00    1.25 ^ _35_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.04    1.29 v _35_/Y (sky130_fd_sc_hd__nor2_1)
                                         _01_ (net)
                  0.03    0.00    1.29 v bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.29   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.11    4.89   library setup time
                                  4.89   data required time
-----------------------------------------------------------------------------
                                  4.89   data required time
                                 -1.29   data arrival time
-----------------------------------------------------------------------------
                                  3.59   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.09e-05   2.49e-06   1.14e-10   5.34e-05  80.6%
Combinational          8.35e-06   4.49e-06   1.30e-10   1.28e-05  19.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.93e-05   6.98e-06   2.45e-10   6.62e-05 100.0%
                          89.5%      10.5%       0.0%
