

================================================================
== Vivado HLS Report for 'toThreshold_Dilate_0_0_1080_1920_s'
================================================================
* Date:           Fri Jun 26 18:10:40 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        threshold_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.73|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  157|  2096221|  157|  2096221|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |               |    Latency    | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   | min |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |- loop_height  |  156|  2096220| 12 ~ 1932 |          -|          -| 13 ~ 1085 |    no    |
        | + loop_width  |    9|     1929|          9|          1|          1|  2 ~ 1922 |    yes   |
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 1, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_87)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	12  / (!tmp_91)
	9  / (tmp_91)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	3  / true
12 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.84ns
ST_1: src_kernel_win_0_val_0_1 [1/1] 0.00ns
._crit_edge.i.i:0  %src_kernel_win_0_val_0_1 = alloca i8, align 1

ST_1: src_kernel_win_0_val_0_2 [1/1] 0.00ns
._crit_edge.i.i:1  %src_kernel_win_0_val_0_2 = alloca i8, align 1

ST_1: col_buf_0_val_0_0_30 [1/1] 0.00ns
._crit_edge.i.i:2  %col_buf_0_val_0_0_30 = alloca i8, align 1

ST_1: src_kernel_win_0_val_2_1 [1/1] 0.00ns
._crit_edge.i.i:3  %src_kernel_win_0_val_2_1 = alloca i8, align 1

ST_1: src_kernel_win_0_val_1_1 [1/1] 0.00ns
._crit_edge.i.i:4  %src_kernel_win_0_val_1_1 = alloca i8, align 1

ST_1: src_kernel_win_0_val_1_2 [1/1] 0.00ns
._crit_edge.i.i:5  %src_kernel_win_0_val_1_2 = alloca i8, align 1

ST_1: col_buf_0_val_0_0_31 [1/1] 0.00ns
._crit_edge.i.i:6  %col_buf_0_val_0_0_31 = alloca i8, align 1

ST_1: src_kernel_win_0_val_2_2 [1/1] 0.00ns
._crit_edge.i.i:7  %src_kernel_win_0_val_2_2 = alloca i8, align 1

ST_1: col_buf_0_val_0_0_32 [1/1] 0.00ns
._crit_edge.i.i:8  %col_buf_0_val_0_0_32 = alloca i8, align 1

ST_1: right_border_buf_0_val_1_2_1 [1/1] 0.00ns
._crit_edge.i.i:9  %right_border_buf_0_val_1_2_1 = alloca i8, align 1

ST_1: right_border_buf_0_val_1_2_2 [1/1] 0.00ns
._crit_edge.i.i:10  %right_border_buf_0_val_1_2_2 = alloca i8, align 1

ST_1: right_border_buf_0_val_1_2_7 [1/1] 0.00ns
._crit_edge.i.i:11  %right_border_buf_0_val_1_2_7 = alloca i8, align 1

ST_1: stg_25 [1/1] 0.00ns
._crit_edge.i.i:12  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @str232, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str233, [1 x i8]* @str233, [8 x i8]* @str232)

ST_1: stg_26 [1/1] 0.00ns
._crit_edge.i.i:13  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @str228, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str229, [1 x i8]* @str229, [8 x i8]* @str228)

ST_1: p_src_cols_V_read_4 [1/1] 0.00ns
._crit_edge.i.i:14  %p_src_cols_V_read_4 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_cols_V_read)

ST_1: p_src_rows_V_read_4 [1/1] 0.00ns
._crit_edge.i.i:15  %p_src_rows_V_read_4 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %p_src_rows_V_read)

ST_1: k_buf_0_val_0 [1/1] 0.00ns
._crit_edge.i.i:16  %k_buf_0_val_0 = alloca [1920 x i8], align 1

ST_1: k_buf_0_val_1 [1/1] 0.00ns
._crit_edge.i.i:17  %k_buf_0_val_1 = alloca [1920 x i8], align 1

ST_1: k_buf_0_val_2 [1/1] 0.00ns
._crit_edge.i.i:18  %k_buf_0_val_2 = alloca [1920 x i8], align 1

ST_1: right_border_buf_0_val_0_0 [1/1] 0.00ns
._crit_edge.i.i:19  %right_border_buf_0_val_0_0 = alloca i8, align 1

ST_1: right_border_buf_0_val_0_1 [1/1] 0.00ns
._crit_edge.i.i:20  %right_border_buf_0_val_0_1 = alloca i8, align 1

ST_1: right_border_buf_0_val_0_2 [1/1] 0.00ns
._crit_edge.i.i:21  %right_border_buf_0_val_0_2 = alloca i8, align 1

ST_1: col_buf_0_val_0_0 [1/1] 0.00ns
._crit_edge.i.i:22  %col_buf_0_val_0_0 = alloca i8, align 1

ST_1: tmp [1/1] 0.00ns
._crit_edge.i.i:23  %tmp = trunc i12 %p_src_rows_V_read_4 to i11

ST_1: tmp_121 [1/1] 0.00ns
._crit_edge.i.i:24  %tmp_121 = trunc i12 %p_src_cols_V_read_4 to i11

ST_1: stg_38 [1/1] 0.00ns
._crit_edge.i.i:25  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_1: rbegin_i_i_i [1/1] 0.00ns
._crit_edge.i.i:26  %rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([61 x i8]* @p_str1) nounwind

ST_1: rend_i_i_i [1/1] 0.00ns
._crit_edge.i.i:27  %rend_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([61 x i8]* @p_str1, i32 %rbegin_i_i_i) nounwind

ST_1: stg_41 [1/1] 0.00ns
._crit_edge.i.i:28  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_1: rbegin_i250_i_i [1/1] 0.00ns
._crit_edge.i.i:29  %rbegin_i250_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str2) nounwind

ST_1: rend_i251_i_i [1/1] 0.00ns
._crit_edge.i.i:30  %rend_i251_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str2, i32 %rbegin_i250_i_i) nounwind

ST_1: stg_44 [1/1] 0.00ns
._crit_edge.i.i:31  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_1: rbegin_i252_i_i [1/1] 0.00ns
._crit_edge.i.i:32  %rbegin_i252_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([58 x i8]* @p_str15) nounwind

ST_1: rend_i253_i_i [1/1] 0.00ns
._crit_edge.i.i:33  %rend_i253_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([58 x i8]* @p_str15, i32 %rbegin_i252_i_i) nounwind

ST_1: stg_47 [1/1] 0.00ns
._crit_edge.i.i:34  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_1: heightloop [1/1] 1.84ns
._crit_edge.i.i:35  %heightloop = add i11 %tmp, 5

ST_1: widthloop [1/1] 1.84ns
._crit_edge.i.i:36  %widthloop = add i11 %tmp_121, 2

ST_1: tmp_86 [1/1] 1.84ns
._crit_edge.i.i:37  %tmp_86 = add i11 %tmp_121, -3

ST_1: tmp_93_cast [1/1] 0.00ns
._crit_edge.i.i:38  %tmp_93_cast = zext i11 %tmp_86 to i12

ST_1: tmp_122 [1/1] 0.00ns
._crit_edge.i.i:39  %tmp_122 = trunc i12 %p_src_cols_V_read_4 to i2

ST_1: p_neg228_i_i_cast [1/1] 1.37ns
._crit_edge.i.i:40  %p_neg228_i_i_cast = xor i2 %tmp_122, -1

ST_1: ref [1/1] 1.84ns
._crit_edge.i.i:41  %ref = add i11 %tmp, -1

ST_1: ref_cast [1/1] 0.00ns
._crit_edge.i.i:42  %ref_cast = zext i11 %ref to i12

ST_1: stg_56 [1/1] 1.57ns
._crit_edge.i.i:43  br label %0


 <State 2>: 6.72ns
ST_2: p_012_0_i_i [1/1] 0.00ns
:0  %p_012_0_i_i = phi i11 [ 0, %._crit_edge.i.i ], [ %i_V, %5 ]

ST_2: tmp_94_cast_cast3 [1/1] 0.00ns
:1  %tmp_94_cast_cast3 = zext i11 %p_012_0_i_i to i12

ST_2: tmp_87 [1/1] 2.11ns
:2  %tmp_87 = icmp ult i11 %p_012_0_i_i, %heightloop

ST_2: stg_60 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 1085, i64 0)

ST_2: i_V [1/1] 1.84ns
:4  %i_V = add i11 %p_012_0_i_i, 1

ST_2: stg_62 [1/1] 0.00ns
:5  br i1 %tmp_87, label %1, label %"morp_opr<dilate_kernel, BORDER_REPLICATE, 0, 0, 1080, 1920>.exit"

ST_2: stg_63 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

ST_2: tmp_88 [1/1] 2.11ns
:2  %tmp_88 = icmp ugt i11 %p_012_0_i_i, 4

ST_2: ImagLoc_y [1/1] 1.84ns
:3  %ImagLoc_y = add i12 %tmp_94_cast_cast3, -4

ST_2: ImagLoc_y_cast [1/1] 0.00ns
:4  %ImagLoc_y_cast = sext i12 %ImagLoc_y to i13

ST_2: tmp_89 [1/1] 2.14ns
:5  %tmp_89 = icmp slt i12 %ImagLoc_y, -1

ST_2: tmp_123 [1/1] 0.00ns
:6  %tmp_123 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %ImagLoc_y, i32 1, i32 11)

ST_2: icmp [1/1] 2.11ns
:7  %icmp = icmp sgt i11 %tmp_123, 0

ST_2: tmp_90 [1/1] 2.14ns
:8  %tmp_90 = icmp slt i12 %ImagLoc_y, %ref_cast

ST_2: or_cond [1/1] 1.37ns
:9  %or_cond = and i1 %icmp, %tmp_90

ST_2: tmp_124 [1/1] 0.00ns
:10  %tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_y, i32 11)

ST_2: p_i_i [1/1] 1.37ns
:11  %p_i_i = select i1 %tmp_90, i11 2, i11 %ref

ST_2: tmp_125 [1/1] 0.00ns
:12  %tmp_125 = trunc i11 %p_i_i to i2

ST_2: y_1 [1/1] 1.84ns
:13  %y_1 = add i12 %tmp_94_cast_cast3, -5

ST_2: y_1_cast [1/1] 0.00ns
:14  %y_1_cast = sext i12 %y_1 to i13

ST_2: tmp_126 [1/1] 0.00ns
:15  %tmp_126 = trunc i11 %p_i_i to i2

ST_2: y_1_1 [1/1] 1.84ns
:16  %y_1_1 = add i12 %tmp_94_cast_cast3, -6

ST_2: y_1_1_cast [1/1] 0.00ns
:17  %y_1_1_cast = sext i12 %y_1_1 to i13

ST_2: brmerge [1/1] 1.37ns
:18  %brmerge = or i1 %tmp_89, %or_cond

ST_2: stg_82 [1/1] 1.57ns
:19  br label %2

ST_2: stg_83 [1/1] 0.00ns
morp_opr<dilate_kernel, BORDER_REPLICATE, 0, 0, 1080, 1920>.exit:0  ret void


 <State 3>: 8.04ns
ST_3: p_025_0_i_i [1/1] 0.00ns
:0  %p_025_0_i_i = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge245.i.i ]

ST_3: tmp_97_cast [1/1] 0.00ns
:4  %tmp_97_cast = zext i11 %p_025_0_i_i to i12

ST_3: tmp_91 [1/1] 2.11ns
:5  %tmp_91 = icmp ult i11 %p_025_0_i_i, %widthloop

ST_3: j_V [1/1] 1.84ns
:7  %j_V = add i11 %p_025_0_i_i, 1

ST_3: stg_88 [1/1] 0.00ns
:8  br i1 %tmp_91, label %.critedge.i.i, label %5

ST_3: tmp_127 [1/1] 0.00ns
.critedge.i.i:3  %tmp_127 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_025_0_i_i, i32 1, i32 10)

ST_3: icmp3 [1/1] 2.07ns
.critedge.i.i:4  %icmp3 = icmp ne i10 %tmp_127, 0

ST_3: or_cond221_i_i [1/1] 1.37ns
.critedge.i.i:5  %or_cond221_i_i = and i1 %tmp_88, %icmp3

ST_3: ImagLoc_x [1/1] 1.84ns
.critedge.i.i:7  %ImagLoc_x = add i12 %tmp_97_cast, -1

ST_3: tmp_128 [1/1] 0.00ns
.critedge.i.i:8  %tmp_128 = trunc i12 %ImagLoc_x to i2

ST_3: ImagLoc_x_cast1 [1/1] 0.00ns
.critedge.i.i:9  %ImagLoc_x_cast1 = sext i12 %ImagLoc_x to i13

ST_3: x [3/3] 6.20ns
.critedge.i.i:10  %x = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_x_cast1, i12 %p_src_cols_V_read_4, i4 1) nounwind

ST_3: stg_96 [1/1] 0.00ns
.critedge.i.i:21  br i1 %brmerge, label %._crit_edge234.i.i, label %._crit_edge235.i.i

ST_3: stg_97 [1/1] 0.00ns
._crit_edge235.i.i:0  br i1 %tmp_124, label %.loopexit224.i.i, label %._crit_edge243.i.i.0

ST_3: t_2 [3/3] 6.20ns
._crit_edge243.i.i.0:16  %t_2 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_1_1_cast, i12 %p_src_rows_V_read_4, i4 1) nounwind

ST_3: tmp_94 [1/1] 2.11ns
._crit_edge234.i.i:0  %tmp_94 = icmp ne i11 %p_025_0_i_i, 0

ST_3: tmp_95 [1/1] 2.14ns
._crit_edge234.i.i:1  %tmp_95 = icmp slt i12 %ImagLoc_x, %p_src_cols_V_read_4

ST_3: or_cond2 [1/1] 1.37ns
._crit_edge234.i.i:2  %or_cond2 = and i1 %tmp_94, %tmp_95

ST_3: stg_102 [1/1] 0.00ns
._crit_edge234.i.i:3  br i1 %or_cond2, label %3, label %._crit_edge238.i.i

ST_3: tmp_130 [1/1] 0.00ns
._crit_edge238.i.i:0  %tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)

ST_3: stg_104 [1/1] 0.00ns
._crit_edge238.i.i:1  br i1 %tmp_130, label %.loopexit224.i.i.pre, label %4

ST_3: stg_105 [1/1] 0.00ns
:0  br i1 %tmp_95, label %.loopexit224.i.i, label %.preheader.preheader.i.i

ST_3: tmp_96 [1/1] 2.14ns
:0  %tmp_96 = icmp slt i12 %ImagLoc_x, %tmp_93_cast

ST_3: stg_107 [1/1] 0.00ns
:1  br i1 %tmp_96, label %._crit_edge241.i.i.1.critedge.critedge, label %"operator().exit290.i.i"

ST_3: col_assign [1/1] 0.80ns
operator().exit290.i.i:0  %col_assign = add i2 %tmp_128, %p_neg228_i_i_cast

ST_3: stg_109 [1/1] 1.62ns
operator().exit290.i.i:1  switch i2 %col_assign, label %branch14 [
    i2 0, label %branch12
    i2 1, label %branch13
  ]


 <State 4>: 8.25ns
ST_4: x [2/3] 8.25ns
.critedge.i.i:10  %x = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_x_cast1, i12 %p_src_cols_V_read_4, i4 1) nounwind

ST_4: t_2 [2/3] 8.25ns
._crit_edge243.i.i.0:16  %t_2 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_1_1_cast, i12 %p_src_rows_V_read_4, i4 1) nounwind


 <State 5>: 8.22ns
ST_5: x [1/3] 8.22ns
.critedge.i.i:10  %x = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_x_cast1, i12 %p_src_cols_V_read_4, i4 1) nounwind

ST_5: tmp_129 [1/1] 0.00ns
.critedge.i.i:12  %tmp_129 = trunc i15 %x to i2

ST_5: t [3/3] 6.20ns
._crit_edge243.i.i.0:0  %t = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_y_cast, i12 %p_src_rows_V_read_4, i4 1) nounwind

ST_5: t_1 [3/3] 6.20ns
._crit_edge243.i.i.0:8  %t_1 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_1_cast, i12 %p_src_rows_V_read_4, i4 1) nounwind

ST_5: t_2 [1/3] 8.22ns
._crit_edge243.i.i.0:16  %t_2 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_1_1_cast, i12 %p_src_rows_V_read_4, i4 1) nounwind

ST_5: tmp_133 [1/1] 0.00ns
._crit_edge243.i.i.0:17  %tmp_133 = trunc i15 %t_2 to i2


 <State 6>: 8.25ns
ST_6: x_3 [1/1] 0.00ns
.critedge.i.i:11  %x_3 = sext i15 %x to i32

ST_6: tmp_93 [1/1] 0.00ns
.critedge.i.i:13  %tmp_93 = zext i32 %x_3 to i64

ST_6: k_buf_0_val_0_addr [1/1] 0.00ns
.critedge.i.i:14  %k_buf_0_val_0_addr = getelementptr [1920 x i8]* %k_buf_0_val_0, i64 0, i64 %tmp_93

ST_6: right_border_buf_0_val_2_0 [2/2] 2.39ns
.critedge.i.i:15  %right_border_buf_0_val_2_0 = load i8* %k_buf_0_val_0_addr, align 1

ST_6: k_buf_0_val_1_addr [1/1] 0.00ns
.critedge.i.i:17  %k_buf_0_val_1_addr = getelementptr [1920 x i8]* %k_buf_0_val_1, i64 0, i64 %tmp_93

ST_6: right_border_buf_0_val_1_0 [2/2] 2.39ns
.critedge.i.i:18  %right_border_buf_0_val_1_0 = load i8* %k_buf_0_val_1_addr, align 1

ST_6: k_buf_0_val_2_addr [1/1] 0.00ns
.critedge.i.i:19  %k_buf_0_val_2_addr = getelementptr [1920 x i8]* %k_buf_0_val_2, i64 0, i64 %tmp_93

ST_6: src_kernel_win_0_val_2_0 [2/2] 2.39ns
.critedge.i.i:20  %src_kernel_win_0_val_2_0 = load i8* %k_buf_0_val_2_addr, align 1

ST_6: t [2/3] 8.25ns
._crit_edge243.i.i.0:0  %t = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_y_cast, i12 %p_src_rows_V_read_4, i4 1) nounwind

ST_6: t_1 [2/3] 8.25ns
._crit_edge243.i.i.0:8  %t_1 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_1_cast, i12 %p_src_rows_V_read_4, i4 1) nounwind

ST_6: locy_2_t [1/1] 0.80ns
._crit_edge243.i.i.0:18  %locy_2_t = sub i2 %tmp_126, %tmp_133

ST_6: stg_129 [1/1] 1.62ns
._crit_edge243.i.i.0:19  switch i2 %locy_2_t, label %branch8 [
    i2 0, label %branch6
    i2 1, label %.loopexit224.i.i.pre80
  ]

ST_6: stg_130 [1/1] 0.00ns
.loopexit224.i.i.pre80:3  br label %.loopexit224.i.i

ST_6: stg_131 [1/1] 0.00ns
branch6:4  br label %.loopexit224.i.i

ST_6: stg_132 [1/1] 0.00ns
branch8:3  br label %.loopexit224.i.i

ST_6: col_assign_2 [1/1] 0.80ns
.preheader.preheader.i.i:6  %col_assign_2 = add i2 %tmp_129, %p_neg228_i_i_cast

ST_6: stg_134 [1/1] 0.00ns
branch10:4  br label %.loopexit224.i.i

ST_6: stg_135 [1/1] 0.00ns
branch9:4  br label %.loopexit224.i.i

ST_6: stg_136 [1/1] 0.00ns
branch11:4  br label %.loopexit224.i.i

ST_6: stg_137 [1/1] 0.00ns
.loopexit224.i.i.pre:3  br label %.loopexit224.i.i

ST_6: stg_138 [1/1] 0.00ns
._crit_edge241.i.i.1:5  br label %.loopexit224.i.i


 <State 7>: 8.22ns
ST_7: stg_139 [1/1] 0.00ns
.critedge.i.i:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

ST_7: tmp_92 [1/1] 0.00ns
.critedge.i.i:1  %tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

ST_7: stg_141 [1/1] 0.00ns
.critedge.i.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: stg_142 [1/1] 0.00ns
.critedge.i.i:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1833) nounwind

ST_7: right_border_buf_0_val_2_0 [1/2] 2.39ns
.critedge.i.i:15  %right_border_buf_0_val_2_0 = load i8* %k_buf_0_val_0_addr, align 1

ST_7: stg_144 [1/1] 0.00ns
.critedge.i.i:16  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0, align 1

ST_7: right_border_buf_0_val_1_0 [1/2] 2.39ns
.critedge.i.i:18  %right_border_buf_0_val_1_0 = load i8* %k_buf_0_val_1_addr, align 1

ST_7: src_kernel_win_0_val_2_0 [1/2] 2.39ns
.critedge.i.i:20  %src_kernel_win_0_val_2_0 = load i8* %k_buf_0_val_2_addr, align 1

ST_7: t [1/3] 8.22ns
._crit_edge243.i.i.0:0  %t = call fastcc i15 @toThreshold_borderInterpolate(i13 %ImagLoc_y_cast, i12 %p_src_rows_V_read_4, i4 1) nounwind

ST_7: tmp_131 [1/1] 0.00ns
._crit_edge243.i.i.0:1  %tmp_131 = trunc i15 %t to i2

ST_7: t_1 [1/3] 8.22ns
._crit_edge243.i.i.0:8  %t_1 = call fastcc i15 @toThreshold_borderInterpolate(i13 %y_1_cast, i12 %p_src_rows_V_read_4, i4 1) nounwind

ST_7: tmp_132 [1/1] 0.00ns
._crit_edge243.i.i.0:9  %tmp_132 = trunc i15 %t_1 to i2

ST_7: stg_151 [1/1] 0.00ns
branch13:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_1, align 1

ST_7: stg_152 [1/1] 0.00ns
branch13:1  br label %"operator().exit290.i.i250"

ST_7: stg_153 [1/1] 0.00ns
branch12:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_0, align 1

ST_7: stg_154 [1/1] 0.00ns
branch12:1  br label %"operator().exit290.i.i250"

ST_7: stg_155 [1/1] 0.00ns
branch14:0  store i8 %src_kernel_win_0_val_2_0, i8* %right_border_buf_0_val_0_2, align 1

ST_7: stg_156 [1/1] 0.00ns
branch14:1  br label %"operator().exit290.i.i250"

ST_7: right_border_buf_0_val_1_2_s [1/1] 0.00ns
operator().exit290.i.i250:0  %right_border_buf_0_val_1_2_s = load i8* %right_border_buf_0_val_1_2_1, align 1

ST_7: right_border_buf_0_val_1_2_1_92 [1/1] 0.00ns
operator().exit290.i.i250:1  %right_border_buf_0_val_1_2_1_92 = load i8* %right_border_buf_0_val_1_2_2, align 1

ST_7: right_border_buf_0_val_1_2_2_93 [1/1] 0.00ns
operator().exit290.i.i250:2  %right_border_buf_0_val_1_2_2_93 = load i8* %right_border_buf_0_val_1_2_7, align 1

ST_7: stg_160 [1/1] 2.39ns
operator().exit290.i.i250:3  store i8 %right_border_buf_0_val_1_0, i8* %k_buf_0_val_2_addr, align 1

ST_7: sel_tmp16 [1/1] 1.36ns
operator().exit290.i.i250:4  %sel_tmp16 = icmp eq i2 %col_assign, 1

ST_7: right_border_buf_0_val_1_2_3 [1/1] 1.37ns
operator().exit290.i.i250:5  %right_border_buf_0_val_1_2_3 = select i1 %sel_tmp16, i8 %right_border_buf_0_val_1_2_2_93, i8 %right_border_buf_0_val_1_0

ST_7: sel_tmp18 [1/1] 1.36ns
operator().exit290.i.i250:6  %sel_tmp18 = icmp eq i2 %col_assign, 0

ST_7: right_border_buf_0_val_1_2_4 [1/1] 1.37ns
operator().exit290.i.i250:7  %right_border_buf_0_val_1_2_4 = select i1 %sel_tmp18, i8 %right_border_buf_0_val_1_2_2_93, i8 %right_border_buf_0_val_1_2_3

ST_7: right_border_buf_0_val_1_2_5 [1/1] 1.37ns
operator().exit290.i.i250:8  %right_border_buf_0_val_1_2_5 = select i1 %sel_tmp16, i8 %right_border_buf_0_val_1_0, i8 %right_border_buf_0_val_1_2_1_92

ST_7: right_border_buf_0_val_1_2_6 [1/1] 1.37ns
operator().exit290.i.i250:9  %right_border_buf_0_val_1_2_6 = select i1 %sel_tmp18, i8 %right_border_buf_0_val_1_2_1_92, i8 %right_border_buf_0_val_1_2_5

ST_7: right_border_buf_0_val_1_2_8 [1/1] 1.37ns
operator().exit290.i.i250:10  %right_border_buf_0_val_1_2_8 = select i1 %sel_tmp18, i8 %right_border_buf_0_val_1_0, i8 %right_border_buf_0_val_1_2_s

ST_7: stg_168 [1/1] 2.39ns
operator().exit290.i.i250:11  store i8 %right_border_buf_0_val_2_0, i8* %k_buf_0_val_1_addr, align 1

ST_7: stg_169 [1/1] 1.62ns
operator().exit290.i.i250:12  switch i2 %col_assign, label %branch26 [
    i2 0, label %._crit_edge241.i.i.1.pre
    i2 1, label %branch25
  ]

ST_7: stg_170 [1/1] 0.00ns
branch25:0  store i8 %right_border_buf_0_val_1_2_4, i8* %right_border_buf_0_val_1_2_7, align 1

ST_7: stg_171 [1/1] 0.00ns
branch25:1  store i8 %right_border_buf_0_val_1_2_6, i8* %right_border_buf_0_val_1_2_2, align 1

ST_7: stg_172 [1/1] 0.00ns
branch25:2  store i8 %right_border_buf_0_val_1_2_8, i8* %right_border_buf_0_val_1_2_1, align 1

ST_7: stg_173 [1/1] 0.00ns
branch25:3  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_31, align 1

ST_7: stg_174 [1/1] 0.00ns
branch25:4  br label %._crit_edge241.i.i.1

ST_7: stg_175 [1/1] 0.00ns
._crit_edge241.i.i.1.pre:0  store i8 %right_border_buf_0_val_1_2_4, i8* %right_border_buf_0_val_1_2_7, align 1

ST_7: stg_176 [1/1] 0.00ns
._crit_edge241.i.i.1.pre:1  store i8 %right_border_buf_0_val_1_2_6, i8* %right_border_buf_0_val_1_2_2, align 1

ST_7: stg_177 [1/1] 0.00ns
._crit_edge241.i.i.1.pre:2  store i8 %right_border_buf_0_val_1_2_8, i8* %right_border_buf_0_val_1_2_1, align 1

ST_7: stg_178 [1/1] 0.00ns
._crit_edge241.i.i.1.pre:3  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_32, align 1

ST_7: stg_179 [1/1] 0.00ns
._crit_edge241.i.i.1.pre:4  br label %._crit_edge241.i.i.1

ST_7: stg_180 [1/1] 0.00ns
branch26:0  store i8 %right_border_buf_0_val_1_2_4, i8* %right_border_buf_0_val_1_2_7, align 1

ST_7: stg_181 [1/1] 0.00ns
branch26:1  store i8 %right_border_buf_0_val_1_2_6, i8* %right_border_buf_0_val_1_2_2, align 1

ST_7: stg_182 [1/1] 0.00ns
branch26:2  store i8 %right_border_buf_0_val_1_2_8, i8* %right_border_buf_0_val_1_2_1, align 1

ST_7: stg_183 [1/1] 0.00ns
branch26:3  store i8 %right_border_buf_0_val_2_0, i8* %col_buf_0_val_0_0_30, align 1

ST_7: stg_184 [1/1] 0.00ns
branch26:4  br label %._crit_edge241.i.i.1

ST_7: stg_185 [1/1] 2.39ns
._crit_edge241.i.i.1.critedge.critedge:0  store i8 %right_border_buf_0_val_1_0, i8* %k_buf_0_val_2_addr, align 1

ST_7: stg_186 [1/1] 2.39ns
._crit_edge241.i.i.1.critedge.critedge:1  store i8 %right_border_buf_0_val_2_0, i8* %k_buf_0_val_1_addr, align 1

ST_7: stg_187 [1/1] 0.00ns
._crit_edge241.i.i.1.critedge.critedge:2  br label %._crit_edge241.i.i.1

ST_7: tmp_135 [1/1] 1.70ns
._crit_edge241.i.i.1:0  %tmp_135 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)

ST_7: stg_189 [1/1] 2.39ns
._crit_edge241.i.i.1:1  store i8 %tmp_135, i8* %k_buf_0_val_0_addr, align 1

ST_7: stg_190 [1/1] 0.00ns
.loopexit224.i.i:0  br i1 %or_cond221_i_i, label %._crit_edge2.i292.i.i.0.0, label %._crit_edge245.i.i


 <State 8>: 5.67ns
ST_8: src_kernel_win_0_val_0_1_18 [1/1] 0.00ns
:1  %src_kernel_win_0_val_0_1_18 = load i8* %src_kernel_win_0_val_0_1, align 1

ST_8: src_kernel_win_0_val_2_1_21 [1/1] 0.00ns
:2  %src_kernel_win_0_val_2_1_21 = load i8* %src_kernel_win_0_val_2_1, align 1

ST_8: src_kernel_win_0_val_1_1_18 [1/1] 0.00ns
:3  %src_kernel_win_0_val_1_1_18 = load i8* %src_kernel_win_0_val_1_1, align 1

ST_8: stg_194 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 1922, i64 0)

ST_8: locy [1/1] 0.80ns
._crit_edge243.i.i.0:2  %locy = sub i2 %tmp_125, %tmp_131

ST_8: col_buf_0_val_0_0_load [1/1] 0.00ns
._crit_edge243.i.i.0:3  %col_buf_0_val_0_0_load = load i8* %col_buf_0_val_0_0, align 1

ST_8: sel_tmp8 [1/1] 1.36ns
._crit_edge243.i.i.0:4  %sel_tmp8 = icmp eq i2 %tmp_125, %tmp_131

ST_8: sel_tmp9 [1/1] 1.37ns
._crit_edge243.i.i.0:5  %sel_tmp9 = select i1 %sel_tmp8, i8 %col_buf_0_val_0_0_load, i8 %src_kernel_win_0_val_2_0

ST_8: sel_tmp10 [1/1] 1.36ns
._crit_edge243.i.i.0:6  %sel_tmp10 = icmp eq i2 %locy, 1

ST_8: src_kernel_win_0_val_0_0 [1/1] 1.37ns
._crit_edge243.i.i.0:7  %src_kernel_win_0_val_0_0 = select i1 %sel_tmp10, i8 %right_border_buf_0_val_1_0, i8 %sel_tmp9

ST_8: locy_1_t [1/1] 0.80ns
._crit_edge243.i.i.0:10  %locy_1_t = sub i2 %tmp_126, %tmp_132

ST_8: col_buf_0_val_0_0_load_1 [1/1] 0.00ns
._crit_edge243.i.i.0:11  %col_buf_0_val_0_0_load_1 = load i8* %col_buf_0_val_0_0, align 1

ST_8: sel_tmp12 [1/1] 1.36ns
._crit_edge243.i.i.0:12  %sel_tmp12 = icmp eq i2 %tmp_126, %tmp_132

ST_8: sel_tmp13 [1/1] 1.37ns
._crit_edge243.i.i.0:13  %sel_tmp13 = select i1 %sel_tmp12, i8 %col_buf_0_val_0_0_load_1, i8 %src_kernel_win_0_val_2_0

ST_8: sel_tmp14 [1/1] 1.36ns
._crit_edge243.i.i.0:14  %sel_tmp14 = icmp eq i2 %locy_1_t, 1

ST_8: src_kernel_win_0_val_1_0 [1/1] 1.37ns
._crit_edge243.i.i.0:15  %src_kernel_win_0_val_1_0 = select i1 %sel_tmp14, i8 %right_border_buf_0_val_1_0, i8 %sel_tmp13

ST_8: stg_207 [1/1] 1.57ns
.loopexit224.i.i.pre80:0  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_8: stg_208 [1/1] 1.94ns
.loopexit224.i.i.pre80:1  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_8: stg_209 [1/1] 1.57ns
.loopexit224.i.i.pre80:2  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_8: src_kernel_win_0_val_2_1_15 [1/1] 0.00ns
branch6:0  %src_kernel_win_0_val_2_1_15 = load i8* %col_buf_0_val_0_0, align 1

ST_8: stg_211 [1/1] 1.57ns
branch6:1  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_8: stg_212 [1/1] 1.94ns
branch6:2  store i8 %src_kernel_win_0_val_2_1_15, i8* %src_kernel_win_0_val_2_1, align 1

ST_8: stg_213 [1/1] 1.57ns
branch6:3  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_8: stg_214 [1/1] 1.57ns
branch8:0  store i8 %src_kernel_win_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_8: stg_215 [1/1] 1.94ns
branch8:1  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_8: stg_216 [1/1] 1.57ns
branch8:2  store i8 %src_kernel_win_0_val_0_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_8: col_buf_0_val_0_0_30_load [1/1] 0.00ns
.preheader.preheader.i.i:0  %col_buf_0_val_0_0_30_load = load i8* %col_buf_0_val_0_0_30, align 1

ST_8: col_buf_0_val_0_0_31_load [1/1] 0.00ns
.preheader.preheader.i.i:1  %col_buf_0_val_0_0_31_load = load i8* %col_buf_0_val_0_0_31, align 1

ST_8: col_buf_0_val_0_0_32_load [1/1] 0.00ns
.preheader.preheader.i.i:2  %col_buf_0_val_0_0_32_load = load i8* %col_buf_0_val_0_0_32, align 1

ST_8: right_border_buf_0_val_1_2_3_94 [1/1] 0.00ns
.preheader.preheader.i.i:3  %right_border_buf_0_val_1_2_3_94 = load i8* %right_border_buf_0_val_1_2_1, align 1

ST_8: right_border_buf_0_val_1_2_4_95 [1/1] 0.00ns
.preheader.preheader.i.i:4  %right_border_buf_0_val_1_2_4_95 = load i8* %right_border_buf_0_val_1_2_2, align 1

ST_8: right_border_buf_0_val_1_2_5_96 [1/1] 0.00ns
.preheader.preheader.i.i:5  %right_border_buf_0_val_1_2_5_96 = load i8* %right_border_buf_0_val_1_2_7, align 1

ST_8: sel_tmp [1/1] 1.36ns
.preheader.preheader.i.i:7  %sel_tmp = icmp eq i2 %col_assign_2, 1

ST_8: col_buf_0_val_0_0_33 [1/1] 1.37ns
.preheader.preheader.i.i:8  %col_buf_0_val_0_0_33 = select i1 %sel_tmp, i8 %col_buf_0_val_0_0_31_load, i8 %col_buf_0_val_0_0_30_load

ST_8: sel_tmp2 [1/1] 1.36ns
.preheader.preheader.i.i:9  %sel_tmp2 = icmp eq i2 %col_assign_2, 0

ST_8: col_buf_0_val_0_0_37 [1/1] 1.37ns
.preheader.preheader.i.i:10  %col_buf_0_val_0_0_37 = select i1 %sel_tmp2, i8 %col_buf_0_val_0_0_32_load, i8 %col_buf_0_val_0_0_33

ST_8: right_border_buf_0_val_1_2 [1/1] 1.37ns
.preheader.preheader.i.i:11  %right_border_buf_0_val_1_2 = select i1 %sel_tmp, i8 %right_border_buf_0_val_1_2_4_95, i8 %right_border_buf_0_val_1_2_5_96

ST_8: right_border_buf_0_val_1_2_11 [1/1] 1.37ns
.preheader.preheader.i.i:12  %right_border_buf_0_val_1_2_11 = select i1 %sel_tmp2, i8 %right_border_buf_0_val_1_2_3_94, i8 %right_border_buf_0_val_1_2

ST_8: stg_229 [1/1] 1.62ns
.preheader.preheader.i.i:13  switch i2 %col_assign_2, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]

ST_8: src_kernel_win_0_val_2_1_19 [1/1] 0.00ns
branch10:0  %src_kernel_win_0_val_2_1_19 = load i8* %right_border_buf_0_val_0_1, align 1

ST_8: stg_231 [1/1] 1.57ns
branch10:1  store i8 %right_border_buf_0_val_1_2_11, i8* %src_kernel_win_0_val_1_1, align 1

ST_8: stg_232 [1/1] 1.94ns
branch10:2  store i8 %src_kernel_win_0_val_2_1_19, i8* %src_kernel_win_0_val_2_1, align 1

ST_8: stg_233 [1/1] 1.57ns
branch10:3  store i8 %col_buf_0_val_0_0_37, i8* %src_kernel_win_0_val_0_1, align 1

ST_8: src_kernel_win_0_val_2_1_18 [1/1] 0.00ns
branch9:0  %src_kernel_win_0_val_2_1_18 = load i8* %right_border_buf_0_val_0_0, align 1

ST_8: stg_235 [1/1] 1.57ns
branch9:1  store i8 %right_border_buf_0_val_1_2_11, i8* %src_kernel_win_0_val_1_1, align 1

ST_8: stg_236 [1/1] 1.94ns
branch9:2  store i8 %src_kernel_win_0_val_2_1_18, i8* %src_kernel_win_0_val_2_1, align 1

ST_8: stg_237 [1/1] 1.57ns
branch9:3  store i8 %col_buf_0_val_0_0_37, i8* %src_kernel_win_0_val_0_1, align 1

ST_8: src_kernel_win_0_val_2_1_17 [1/1] 0.00ns
branch11:0  %src_kernel_win_0_val_2_1_17 = load i8* %right_border_buf_0_val_0_2, align 1

ST_8: stg_239 [1/1] 1.57ns
branch11:1  store i8 %right_border_buf_0_val_1_2_11, i8* %src_kernel_win_0_val_1_1, align 1

ST_8: stg_240 [1/1] 1.94ns
branch11:2  store i8 %src_kernel_win_0_val_2_1_17, i8* %src_kernel_win_0_val_2_1, align 1

ST_8: stg_241 [1/1] 1.57ns
branch11:3  store i8 %col_buf_0_val_0_0_37, i8* %src_kernel_win_0_val_0_1, align 1

ST_8: stg_242 [1/1] 1.57ns
.loopexit224.i.i.pre:0  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_8: stg_243 [1/1] 1.94ns
.loopexit224.i.i.pre:1  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_8: stg_244 [1/1] 1.57ns
.loopexit224.i.i.pre:2  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_8: stg_245 [1/1] 1.57ns
._crit_edge241.i.i.1:2  store i8 %right_border_buf_0_val_1_0, i8* %src_kernel_win_0_val_1_1, align 1

ST_8: stg_246 [1/1] 1.94ns
._crit_edge241.i.i.1:3  store i8 %src_kernel_win_0_val_2_0, i8* %src_kernel_win_0_val_2_1, align 1

ST_8: stg_247 [1/1] 1.57ns
._crit_edge241.i.i.1:4  store i8 %right_border_buf_0_val_2_0, i8* %src_kernel_win_0_val_0_1, align 1

ST_8: src_kernel_win_0_val_2_2_lo [1/1] 0.00ns
._crit_edge2.i292.i.i.0.0:5  %src_kernel_win_0_val_2_2_lo = load i8* %src_kernel_win_0_val_2_2, align 1

ST_8: tmp_192_0_1 [1/1] 2.00ns
._crit_edge2.i292.i.i.0.0:6  %tmp_192_0_1 = icmp ugt i8 %src_kernel_win_0_val_2_1_21, %src_kernel_win_0_val_2_2_lo

ST_8: temp_0_i_i_i_057_i_i_1_0_1 [1/1] 1.37ns
._crit_edge2.i292.i.i.0.0:7  %temp_0_i_i_i_057_i_i_1_0_1 = select i1 %tmp_192_0_1, i8 %src_kernel_win_0_val_2_1_21, i8 %src_kernel_win_0_val_2_2_lo

ST_8: stg_251 [1/1] 0.00ns
._crit_edge245.i.i:1  store i8 %src_kernel_win_0_val_2_1_21, i8* %src_kernel_win_0_val_2_2, align 1


 <State 9>: 8.73ns
ST_9: src_kernel_win_0_val_0_1_lo [1/1] 0.00ns
._crit_edge2.i292.i.i.0.0:0  %src_kernel_win_0_val_0_1_lo = load i8* %src_kernel_win_0_val_0_1, align 1

ST_9: src_kernel_win_0_val_2_1_lo [1/1] 0.00ns
._crit_edge2.i292.i.i.0.0:2  %src_kernel_win_0_val_2_1_lo = load i8* %src_kernel_win_0_val_2_1, align 1

ST_9: src_kernel_win_0_val_1_1_lo [1/1] 0.00ns
._crit_edge2.i292.i.i.0.0:3  %src_kernel_win_0_val_1_1_lo = load i8* %src_kernel_win_0_val_1_1, align 1

ST_9: src_kernel_win_0_val_1_2_lo [1/1] 0.00ns
._crit_edge2.i292.i.i.0.0:4  %src_kernel_win_0_val_1_2_lo = load i8* %src_kernel_win_0_val_1_2, align 1

ST_9: tmp_192_0_2 [1/1] 2.00ns
._crit_edge2.i292.i.i.0.0:8  %tmp_192_0_2 = icmp ugt i8 %src_kernel_win_0_val_2_1_lo, %temp_0_i_i_i_057_i_i_1_0_1

ST_9: temp_0_i_i_i_057_i_i_1_0_2 [1/1] 1.37ns
._crit_edge2.i292.i.i.0.0:9  %temp_0_i_i_i_057_i_i_1_0_2 = select i1 %tmp_192_0_2, i8 %src_kernel_win_0_val_2_1_lo, i8 %temp_0_i_i_i_057_i_i_1_0_1

ST_9: tmp_192_1 [1/1] 2.00ns
._crit_edge2.i292.i.i.0.0:10  %tmp_192_1 = icmp ugt i8 %src_kernel_win_0_val_1_2_lo, %temp_0_i_i_i_057_i_i_1_0_2

ST_9: temp_0_i_i_i_057_i_i_1_1 [1/1] 1.37ns
._crit_edge2.i292.i.i.0.0:11  %temp_0_i_i_i_057_i_i_1_1 = select i1 %tmp_192_1, i8 %src_kernel_win_0_val_1_2_lo, i8 %temp_0_i_i_i_057_i_i_1_0_2

ST_9: tmp_192_1_1 [1/1] 2.00ns
._crit_edge2.i292.i.i.0.0:12  %tmp_192_1_1 = icmp ugt i8 %src_kernel_win_0_val_1_1_18, %temp_0_i_i_i_057_i_i_1_1

ST_9: stg_261 [1/1] 0.00ns
._crit_edge245.i.i:2  store i8 %src_kernel_win_0_val_1_1_18, i8* %src_kernel_win_0_val_1_2, align 1


 <State 10>: 8.11ns
ST_10: src_kernel_win_0_val_0_2_lo [1/1] 0.00ns
._crit_edge2.i292.i.i.0.0:1  %src_kernel_win_0_val_0_2_lo = load i8* %src_kernel_win_0_val_0_2, align 1

ST_10: temp_0_i_i_i_057_i_i_1_1_1 [1/1] 1.37ns
._crit_edge2.i292.i.i.0.0:13  %temp_0_i_i_i_057_i_i_1_1_1 = select i1 %tmp_192_1_1, i8 %src_kernel_win_0_val_1_1_18, i8 %temp_0_i_i_i_057_i_i_1_1

ST_10: tmp_192_1_2 [1/1] 2.00ns
._crit_edge2.i292.i.i.0.0:14  %tmp_192_1_2 = icmp ugt i8 %src_kernel_win_0_val_1_1_lo, %temp_0_i_i_i_057_i_i_1_1_1

ST_10: temp_0_i_i_i_057_i_i_1_1_2 [1/1] 1.37ns
._crit_edge2.i292.i.i.0.0:15  %temp_0_i_i_i_057_i_i_1_1_2 = select i1 %tmp_192_1_2, i8 %src_kernel_win_0_val_1_1_lo, i8 %temp_0_i_i_i_057_i_i_1_1_1

ST_10: tmp_192_2 [1/1] 2.00ns
._crit_edge2.i292.i.i.0.0:16  %tmp_192_2 = icmp ugt i8 %src_kernel_win_0_val_0_2_lo, %temp_0_i_i_i_057_i_i_1_1_2

ST_10: temp_0_i_i_i_057_i_i_1_2 [1/1] 1.37ns
._crit_edge2.i292.i.i.0.0:17  %temp_0_i_i_i_057_i_i_1_2 = select i1 %tmp_192_2, i8 %src_kernel_win_0_val_0_2_lo, i8 %temp_0_i_i_i_057_i_i_1_1_2

ST_10: empty [1/1] 0.00ns
._crit_edge245.i.i:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_92)

ST_10: stg_269 [1/1] 0.00ns
._crit_edge245.i.i:3  store i8 %src_kernel_win_0_val_0_1_18, i8* %src_kernel_win_0_val_0_2, align 1

ST_10: stg_270 [1/1] 0.00ns
._crit_edge245.i.i:4  br label %2


 <State 11>: 8.44ns
ST_11: tmp_192_2_1 [1/1] 2.00ns
._crit_edge2.i292.i.i.0.0:18  %tmp_192_2_1 = icmp ugt i8 %src_kernel_win_0_val_0_1_18, %temp_0_i_i_i_057_i_i_1_2

ST_11: temp_0_i_i_i_057_i_i_1_2_1 [1/1] 1.37ns
._crit_edge2.i292.i.i.0.0:19  %temp_0_i_i_i_057_i_i_1_2_1 = select i1 %tmp_192_2_1, i8 %src_kernel_win_0_val_0_1_18, i8 %temp_0_i_i_i_057_i_i_1_2

ST_11: tmp_192_2_2 [1/1] 2.00ns
._crit_edge2.i292.i.i.0.0:20  %tmp_192_2_2 = icmp ugt i8 %src_kernel_win_0_val_0_1_lo, %temp_0_i_i_i_057_i_i_1_2_1

ST_11: tmp_45 [1/1] 1.37ns
._crit_edge2.i292.i.i.0.0:21  %tmp_45 = select i1 %tmp_192_2_2, i8 %src_kernel_win_0_val_0_1_lo, i8 %temp_0_i_i_i_057_i_i_1_2_1

ST_11: stg_275 [1/1] 1.70ns
._crit_edge2.i292.i.i.0.0:22  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %tmp_45)

ST_11: stg_276 [1/1] 0.00ns
._crit_edge2.i292.i.i.0.0:23  br label %._crit_edge245.i.i


 <State 12>: 0.00ns
ST_12: empty_97 [1/1] 0.00ns
:0  %empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_s)

ST_12: stg_278 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
