# 6 AVR Advanced Assembly Language Programming

## 6.0 Objectives and content:

- addressing mode
  - contrast and compare
  - code ASM instructions
  - access the data RAM file reg
- Code AVR instructions to manipulate a look-up table
- Access fixed data residing in the program Flash ROM space
- Macros
- Read/Write EEPROM memory
- Checksum byte
- ASCII data conversion
---
- 6.1 New assembler directives
- 6.2-6.4 ways to access program/data memories
- 6.5 bit-addressability of data memory space
- 6.6 access EEPROM
- 6.7 Checksum generation & BCD-ASCII conversion
- 6.8 Macro

## 6.1 More assembler directives
Ch2
- .ORG
- .SET
- .INCLUDE
### 6.1.1 Arithmetic and logic expressions with constant values
* .EQU define constant value
* Arithmetic operations
ASM support arithmetic operations between expressions

T6-1: Arithmetic Operators
|Symbol|Action|
|:-:|:-|
+|Addition
-|Substraction
*|Multiplication
/|Division
%|Modulo

```
.EQU ALFA = 50
.EQU BETA = 40
LDI R23, ALFA               ; R23= ALFA=50
LDI R24, ((ALFA-BETA)*2)+9  ; R24 = ((50-40)*2)+9 = 29
```
* Logic operations
ASM support logic operations between expressions

T6-2: Logic Operators
|Symbol|Action|
|:-:|:-|
&|Bitwise AND
\||Bitwise OR
^|Bitwise XOR
~|Bitwise NOT

```
.EQU C1 = 0x50
.EQU C2 = 0x10
.EQU C3 = 0x04
LDI R21, (C1&C2)|C3 ; R21=(0x10&0x50)|0x04 = 0x10|0x04 = 0x14
```
* Shift operations
ASM support shift operations to shift left/right a constant value.

T6-3: Shift Operators
|Symbol|Action|Example
|:-:|:-|:-|
<<|Shift left the left expressions by the number of places given by the right expressions|LDI R20,0b101<<2 ; R20=0b10100
>>||

`LDI R16, 0b 0000 0111 << 1 ; R16 = 0b 0000 1110`

Shift for usage, initial the register.

FIG_6-1 Bits of the Status Register
|Bit|D7|D6|D5|D4|D3|D2|D1|D0|
|-:|:-:|:-:|:-:|:-:|:-:|:-:|:-:|:-:|:-:|
SREG|I|T|H|S|V|N|Z|C

Set Z and C bits of SREG and clear the others.
Directly way, to load 0b0000-0011 to SREG, need to check datasheet and refer book to check the structure of the SREG
```
LDI R20, 0b0000 0011  ; Z=1, C=1
OUT SREG, R20
```
Simple way, SREG define in header file M328PDEF.INC, use the names of the bits instead of remembering the structure of SREG or finding in DS.
```
.equ	SREG	= 0x3f
; ***** CPU **************************
; SREG - Status Register
.equ	SREG_C	= 0	; Carry Flag
.equ	SREG_Z	= 1	; Zero Flag
.equ	SREG_N	= 2	; Negative Flag
.equ	SREG_V	= 3	; Two's Complement Overflow Flag
.equ	SREG_S	= 4	; Sign Bit
.equ	SREG_H	= 5	; Half Carry Flag
.equ	SREG_T	= 6	; Bit Copy Storage
.equ	SREG_I	= 7	; Global Interrupt Enable
```
Example:
```
LDI R16, 1<<SREG_Z  ; R16=1<<1 = 0b0000 0010
OUT SREG, R16       ; SREG = 0b 0000 0010 (set Z and clear others)
```
Example:
```
LDI R16, (1<<SREG_V)|(1<<SREG_S)  ; R16=0b1000|0b11000
OUT SREG, r16                     ; SREG=0b0001-1000 (set V/S)
```
