Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Sep 14 17:16:25 2019
| Host         : DESKTOP-18L2VEF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pipeline_timing_summary_routed.rpt -pb pipeline_timing_summary_routed.pb -rpx pipeline_timing_summary_routed.rpx -warn_on_violation
| Design       : pipeline
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.686        0.000                      0                  484        0.099        0.000                      0                  484        4.220        0.000                       0                   250  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.686        0.000                      0                  484        0.099        0.000                      0                  484        4.220        0.000                       0                   250  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 sum_reg[37]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[37]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 2.644ns (61.955%)  route 1.624ns (38.045%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.010ns
  Clock Path Skew:        -5.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.002ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.930     5.002    clk_IBUF_BUFG
    SLICE_X46Y81         FDRE                                         r  sum_reg[37]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDRE (Prop_fdre_C_Q)         0.308     5.310 r  sum_reg[37]_lopt_replica/Q
                         net (fo=1, routed)           1.624     6.933    sum_reg[37]_lopt_replica_1
    AN32                 OBUF (Prop_obuf_I_O)         2.336     9.269 r  sum_OBUF[37]_inst/O
                         net (fo=0)                   0.000     9.269    sum[37]
    AN32                                                              r  sum[37] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.010     9.955    
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 sum_reg[45]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[45]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 2.619ns (61.733%)  route 1.623ns (38.267%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.010ns
  Clock Path Skew:        -5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.939     5.011    clk_IBUF_BUFG
    SLICE_X44Y90         FDRE                                         r  sum_reg[45]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.269     5.280 r  sum_reg[45]_lopt_replica/Q
                         net (fo=1, routed)           1.623     6.903    sum_reg[45]_lopt_replica_1
    AN34                 OBUF (Prop_obuf_I_O)         2.350     9.252 r  sum_OBUF[45]_inst/O
                         net (fo=0)                   0.000     9.252    sum[45]
    AN34                                                              r  sum[45] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.010     9.955    
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 sum_reg[41]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[41]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 2.619ns (62.348%)  route 1.582ns (37.652%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.010ns
  Clock Path Skew:        -5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.939     5.011    clk_IBUF_BUFG
    SLICE_X44Y90         FDRE                                         r  sum_reg[41]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.269     5.280 r  sum_reg[41]_lopt_replica/Q
                         net (fo=1, routed)           1.582     6.861    sum_reg[41]_lopt_replica_1
    AP33                 OBUF (Prop_obuf_I_O)         2.350     9.211 r  sum_OBUF[41]_inst/O
                         net (fo=0)                   0.000     9.211    sum[41]
    AP33                                                              r  sum[41] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.010     9.955    
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 sum_reg[35]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[35]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 2.639ns (62.907%)  route 1.556ns (37.093%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.010ns
  Clock Path Skew:        -5.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.002ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.930     5.002    clk_IBUF_BUFG
    SLICE_X46Y81         FDRE                                         r  sum_reg[35]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDRE (Prop_fdre_C_Q)         0.308     5.310 r  sum_reg[35]_lopt_replica/Q
                         net (fo=1, routed)           1.556     6.866    sum_reg[35]_lopt_replica_1
    AM33                 OBUF (Prop_obuf_I_O)         2.331     9.197 r  sum_OBUF[35]_inst/O
                         net (fo=0)                   0.000     9.197    sum[35]
    AM33                                                              r  sum[35] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.010     9.955    
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 sum_reg[46]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[46]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 2.613ns (62.439%)  route 1.572ns (37.561%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.010ns
  Clock Path Skew:        -5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.940     5.012    clk_IBUF_BUFG
    SLICE_X44Y92         FDRE                                         r  sum_reg[46]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.269     5.281 r  sum_reg[46]_lopt_replica/Q
                         net (fo=1, routed)           1.572     6.852    sum_reg[46]_lopt_replica_1
    AN33                 OBUF (Prop_obuf_I_O)         2.344     9.196 r  sum_OBUF[46]_inst/O
                         net (fo=0)                   0.000     9.196    sum[46]
    AN33                                                              r  sum[46] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.010     9.955    
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 sum_reg[20]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[20]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 2.644ns (63.091%)  route 1.547ns (36.909%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.010ns
  Clock Path Skew:        -5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.929     5.001    clk_IBUF_BUFG
    SLICE_X45Y69         FDRE                                         r  sum_reg[20]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.246     5.247 r  sum_reg[20]_lopt_replica/Q
                         net (fo=1, routed)           1.547     6.793    sum_reg[20]_lopt_replica_1
    AK26                 OBUF (Prop_obuf_I_O)         2.398     9.191 r  sum_OBUF[20]_inst/O
                         net (fo=0)                   0.000     9.191    sum[20]
    AK26                                                              r  sum[20] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.010     9.955    
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 sum_reg[34]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[34]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 2.660ns (63.514%)  route 1.528ns (36.486%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.010ns
  Clock Path Skew:        -5.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.002ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.930     5.002    clk_IBUF_BUFG
    SLICE_X46Y81         FDRE                                         r  sum_reg[34]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDRE (Prop_fdre_C_Q)         0.308     5.310 r  sum_reg[34]_lopt_replica/Q
                         net (fo=1, routed)           1.528     6.838    sum_reg[34]_lopt_replica_1
    AP30                 OBUF (Prop_obuf_I_O)         2.352     9.190 r  sum_OBUF[34]_inst/O
                         net (fo=0)                   0.000     9.190    sum[34]
    AP30                                                              r  sum[34] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.010     9.955    
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 sum_reg[19]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[19]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 2.639ns (63.072%)  route 1.545ns (36.928%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.010ns
  Clock Path Skew:        -5.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.002ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.930     5.002    clk_IBUF_BUFG
    SLICE_X45Y68         FDRE                                         r  sum_reg[19]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.246     5.248 r  sum_reg[19]_lopt_replica/Q
                         net (fo=1, routed)           1.545     6.793    sum_reg[19]_lopt_replica_1
    AK27                 OBUF (Prop_obuf_I_O)         2.393     9.186 r  sum_OBUF[19]_inst/O
                         net (fo=0)                   0.000     9.186    sum[19]
    AK27                                                              r  sum[19] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.010     9.955    
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 sum_reg[29]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[29]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 2.629ns (62.746%)  route 1.561ns (37.254%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.010ns
  Clock Path Skew:        -4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.922     4.994    clk_IBUF_BUFG
    SLICE_X46Y75         FDRE                                         r  sum_reg[29]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.308     5.302 r  sum_reg[29]_lopt_replica/Q
                         net (fo=1, routed)           1.561     6.863    sum_reg[29]_lopt_replica_1
    AN30                 OBUF (Prop_obuf_I_O)         2.321     9.184 r  sum_OBUF[29]_inst/O
                         net (fo=0)                   0.000     9.184    sum[29]
    AN30                                                              r  sum[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.010     9.955    
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 sum_reg[22]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum[22]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 2.564ns (61.536%)  route 1.602ns (38.464%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.010ns
  Clock Path Skew:        -5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.928     5.000    clk_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  sum_reg[22]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.269     5.269 r  sum_reg[22]_lopt_replica/Q
                         net (fo=1, routed)           1.602     6.871    sum_reg[22]_lopt_replica_1
    AK28                 OBUF (Prop_obuf_I_O)         2.295     9.166 r  sum_OBUF[22]_inst/O
                         net (fo=0)                   0.000     9.166    sum[22]
    AK28                                                              r  sum[22] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.010     9.955    
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -9.166    
  -------------------------------------------------------------------
                         slack                                  0.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 addrw_qmax_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qmaxt0/memory_array_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.100ns (26.506%)  route 0.277ns (73.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.737     1.805    clk_IBUF_BUFG
    SLICE_X44Y65         FDRE                                         r  addrw_qmax_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.100     1.905 r  addrw_qmax_reg[3]/Q
                         net (fo=1, routed)           0.277     2.182    qmaxt0/memory_array_reg_0[3]
    RAMB18_X3Y26         RAMB18E1                                     r  qmaxt0/memory_array_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.041     2.347    qmaxt0/clk_IBUF_BUFG
    RAMB18_X3Y26         RAMB18E1                                     r  qmaxt0/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.446     1.901    
    RAMB18_X3Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.084    qmaxt0/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 data_in_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qt0/memory_array_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.781%)  route 0.205ns (67.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.765     1.833    clk_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  data_in_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.100     1.933 r  data_in_q_reg[18]/Q
                         net (fo=1, routed)           0.205     2.138    qt0/Q[18]
    RAMB18_X3Y27         RAMB18E1                                     r  qt0/memory_array_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.041     2.347    qt0/clk_IBUF_BUFG
    RAMB18_X3Y27         RAMB18E1                                     r  qt0/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.466     1.881    
    RAMB18_X3Y27         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     2.036    qt0/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 addrw_q_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qt0/memory_array_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.118ns (29.642%)  route 0.280ns (70.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.737     1.805    clk_IBUF_BUFG
    SLICE_X46Y65         FDRE                                         r  addrw_q_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.118     1.923 r  addrw_q_reg[1]__0/Q
                         net (fo=1, routed)           0.280     2.203    qt0/ADDRBWRADDR[1]
    RAMB18_X3Y27         RAMB18E1                                     r  qt0/memory_array_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.041     2.347    qt0/clk_IBUF_BUFG
    RAMB18_X3Y27         RAMB18E1                                     r  qt0/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.446     1.901    
    RAMB18_X3Y27         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.084    qt0/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 addrw_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qt0/memory_array_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.100ns (28.729%)  route 0.248ns (71.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.768     1.836    clk_IBUF_BUFG
    SLICE_X43Y65         FDRE                                         r  addrw_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.100     1.936 r  addrw_q_reg[4]/Q
                         net (fo=1, routed)           0.248     2.184    qt0/ADDRBWRADDR[4]
    RAMB18_X3Y27         RAMB18E1                                     r  qt0/memory_array_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.041     2.347    qt0/clk_IBUF_BUFG
    RAMB18_X3Y27         RAMB18E1                                     r  qt0/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.466     1.881    
    RAMB18_X3Y27         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.064    qt0/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 data_in_qmax_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qmaxt0/memory_array_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.091ns (27.223%)  route 0.243ns (72.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.736     1.804    clk_IBUF_BUFG
    SLICE_X44Y66         FDRE                                         r  data_in_qmax_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.091     1.895 r  data_in_qmax_reg[24]/Q
                         net (fo=1, routed)           0.243     2.138    qmaxt0/memory_array_reg_1[24]
    RAMB18_X3Y26         RAMB18E1                                     r  qmaxt0/memory_array_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.041     2.347    qmaxt0/clk_IBUF_BUFG
    RAMB18_X3Y26         RAMB18E1                                     r  qmaxt0/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.446     1.901    
    RAMB18_X3Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.117     2.018    qmaxt0/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 addrw_qmax_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qmaxt0/memory_array_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.091ns (25.092%)  route 0.272ns (74.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.737     1.805    clk_IBUF_BUFG
    SLICE_X44Y65         FDRE                                         r  addrw_qmax_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.091     1.896 r  addrw_qmax_reg[4]/Q
                         net (fo=1, routed)           0.272     2.168    qmaxt0/memory_array_reg_0[4]
    RAMB18_X3Y26         RAMB18E1                                     r  qmaxt0/memory_array_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.041     2.347    qmaxt0/clk_IBUF_BUFG
    RAMB18_X3Y26         RAMB18E1                                     r  qmaxt0/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.446     1.901    
    RAMB18_X3Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.145     2.046    qmaxt0/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 data_in_qmax_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qmaxt0/memory_array_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.100ns (26.510%)  route 0.277ns (73.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.735     1.803    clk_IBUF_BUFG
    SLICE_X44Y67         FDRE                                         r  data_in_qmax_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.100     1.903 r  data_in_qmax_reg[28]/Q
                         net (fo=1, routed)           0.277     2.180    qmaxt0/memory_array_reg_1[28]
    RAMB18_X3Y26         RAMB18E1                                     r  qmaxt0/memory_array_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.041     2.347    qmaxt0/clk_IBUF_BUFG
    RAMB18_X3Y26         RAMB18E1                                     r  qmaxt0/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.446     1.901    
    RAMB18_X3Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     2.056    qmaxt0/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 addrw_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qt0/memory_array_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.118ns (32.721%)  route 0.243ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.768     1.836    clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  addrw_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.118     1.954 r  addrw_q_reg[2]/Q
                         net (fo=1, routed)           0.243     2.197    qt0/ADDRBWRADDR[2]
    RAMB18_X3Y27         RAMB18E1                                     r  qt0/memory_array_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.041     2.347    qt0/clk_IBUF_BUFG
    RAMB18_X3Y27         RAMB18E1                                     r  qt0/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.466     1.881    
    RAMB18_X3Y27         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.064    qt0/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 addrr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qt0/memory_array_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.100ns (24.344%)  route 0.311ns (75.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.737     1.805    clk_IBUF_BUFG
    SLICE_X45Y64         FDRE                                         r  addrr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.100     1.905 r  addrr_q_reg[5]/Q
                         net (fo=4, routed)           0.311     2.216    qt0/addrr_q[5]
    RAMB18_X3Y27         RAMB18E1                                     r  qt0/memory_array_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.039     2.345    qt0/clk_IBUF_BUFG
    RAMB18_X3Y27         RAMB18E1                                     r  qt0/memory_array_reg/CLKARDCLK
                         clock pessimism             -0.446     1.899    
    RAMB18_X3Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.082    qt0/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 data_in_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qt0/memory_array_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.091ns (25.464%)  route 0.266ns (74.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.733     1.801    clk_IBUF_BUFG
    SLICE_X44Y69         FDRE                                         r  data_in_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.091     1.892 r  data_in_q_reg[5]/Q
                         net (fo=1, routed)           0.266     2.158    qt0/Q[5]
    RAMB18_X3Y27         RAMB18E1                                     r  qt0/memory_array_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.041     2.347    qt0/clk_IBUF_BUFG
    RAMB18_X3Y27         RAMB18E1                                     r  qt0/memory_array_reg/CLKBWRCLK
                         clock pessimism             -0.446     1.901    
    RAMB18_X3Y27         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.119     2.020    qt0/memory_array_reg
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB18_X3Y26   qmaxt0/memory_array_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB18_X3Y26   qmaxt0/memory_array_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB18_X3Y27   qt0/memory_array_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB18_X3Y27   qt0/memory_array_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.825         10.000      8.175      DSP48_X2Y26    sum2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.825         10.000      8.175      DSP48_X2Y27    sum2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.825         10.000      8.175      DSP48_X2Y24    sum2__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.825         10.000      8.175      DSP48_X2Y25    sum2__2/CLK
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X44Y64   addrr_q_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y65   current_a3_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y65   current_a3_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y65   current_s2_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y65   current_s2_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y65   current_s2_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y65   current_s2_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y65   current_s2_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y65   current_s2_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y65   current_a3_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y65   current_a3_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y65   current_a3_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y65   current_a3_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y65   current_s2_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y65   current_s2_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y65   current_s2_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y65   current_s2_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y65   current_s2_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y65   current_s2_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y65   current_a3_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X46Y65   current_a3_reg[1]_srl3/CLK



