Protel Design System Design Rule Check
PCB File : D:\Documents\GitHub\RearControllerRev3\Rear_Controller-main\Rear_Controller.PcbDoc
Date     : 2022-03-31
Time     : 1:08:41 PM

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: NONET_L01_P004 In net Board_GND On Top Layer
   Polygon named: NONET_L02_P005 In net Board_GND On Bottom Layer

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (32.137mil < 50mil) Between Pad A1-AD0(6855mil,1285mil) on Multi-Layer And Pad R30-1(6920.945mil,1240mil) on Top Layer 
   Violation between Clearance Constraint: (41.157mil < 50mil) Between Pad A1-VIN(7055mil,1285mil) on Multi-Layer And Pad R27-2(6979.055mil,1330mil) on Top Layer 
   Violation between Clearance Constraint: (40.293mil < 50mil) Between Pad A1-VIN(7055mil,1285mil) on Multi-Layer And Pad R30-2(6980mil,1240mil) on Top Layer 
   Violation between Clearance Constraint: (39.764mil < 50mil) Between Pad P1-1(10000mil,2805mil) on Multi-Layer And Pad P1-B2(10098.425mil,2805mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 50mil) Between Pad P1-2(10098.425mil,2805mil) on Multi-Layer And Pad P1-B2(10098.425mil,2805mil) on Top Layer 
   Violation between Clearance Constraint: (39.764mil < 50mil) Between Pad P1-2(10098.425mil,2805mil) on Multi-Layer And Pad P1-B3(10196.85mil,2805mil) on Top Layer 
   Violation between Clearance Constraint: (39.764mil < 50mil) Between Pad P1-3(10196.85mil,2805mil) on Multi-Layer And Pad P1-B2(10098.425mil,2805mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 50mil) Between Pad P1-3(10196.85mil,2805mil) on Multi-Layer And Pad P1-B3(10196.85mil,2805mil) on Top Layer 
   Violation between Clearance Constraint: (39.764mil < 50mil) Between Pad P1-3(10196.85mil,2805mil) on Multi-Layer And Pad P1-B4(10295.276mil,2805mil) on Top Layer 
   Violation between Clearance Constraint: (39.764mil < 50mil) Between Pad P1-4(10295.276mil,2805mil) on Multi-Layer And Pad P1-B3(10196.85mil,2805mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 50mil) Between Pad P1-4(10295.276mil,2805mil) on Multi-Layer And Pad P1-B4(10295.276mil,2805mil) on Top Layer 
   Violation between Clearance Constraint: (39.764mil < 50mil) Between Pad P1-4(10295.276mil,2805mil) on Multi-Layer And Pad P1-B5(10393.701mil,2805mil) on Top Layer 
   Violation between Clearance Constraint: (39.764mil < 50mil) Between Pad P1-5(10393.701mil,2805mil) on Multi-Layer And Pad P1-B4(10295.276mil,2805mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 50mil) Between Pad P1-5(10393.701mil,2805mil) on Multi-Layer And Pad P1-B5(10393.701mil,2805mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Pad P1-B2(10098.425mil,2805mil) on Top Layer And Track (10098.425mil,2786.612mil)(10098.425mil,2805mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Pad P1-B2(10098.425mil,2805mil) on Top Layer And Track (10098.425mil,2786.612mil)(10175.037mil,2710mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Pad P1-B3(10196.85mil,2805mil) on Top Layer And Track (10196.85mil,2798.15mil)(10196.85mil,2805mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Pad P1-B3(10196.85mil,2805mil) on Top Layer And Track (10196.85mil,2798.15mil)(10270mil,2725mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Pad P1-B4(10295.276mil,2805mil) on Top Layer And Track (10295.276mil,2805mil)(10308.278mil,2791.998mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Pad P1-B4(10295.276mil,2805mil) on Top Layer And Track (10308.278mil,2791.998mil)(10326.666mil,2791.998mil) on Top Layer 
   Violation between Clearance Constraint: (9.291mil < 10mil) Between Pad P1-B4(10295.276mil,2805mil) on Top Layer And Track (10326.666mil,2791.998mil)(10378.664mil,2740mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Pad P1-B5(10393.701mil,2805mil) on Top Layer And Track (10393.701mil,2805mil)(10921.213mil,2805mil) on Top Layer 
   Violation between Clearance Constraint: (39.764mil < 50mil) Between Pad P2-1(10000mil,3095mil) on Multi-Layer And Pad P2-B2(10098.425mil,3095mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 50mil) Between Pad P2-2(10098.425mil,3095mil) on Multi-Layer And Pad P2-B2(10098.425mil,3095mil) on Top Layer 
   Violation between Clearance Constraint: (39.764mil < 50mil) Between Pad P2-2(10098.425mil,3095mil) on Multi-Layer And Pad P2-B3(10196.85mil,3095mil) on Top Layer 
   Violation between Clearance Constraint: (39.764mil < 50mil) Between Pad P2-3(10196.85mil,3095mil) on Multi-Layer And Pad P2-B2(10098.425mil,3095mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 50mil) Between Pad P2-3(10196.85mil,3095mil) on Multi-Layer And Pad P2-B3(10196.85mil,3095mil) on Top Layer 
   Violation between Clearance Constraint: (39.764mil < 50mil) Between Pad P2-3(10196.85mil,3095mil) on Multi-Layer And Pad P2-B4(10295.276mil,3095mil) on Top Layer 
   Violation between Clearance Constraint: (39.764mil < 50mil) Between Pad P2-4(10295.276mil,3095mil) on Multi-Layer And Pad P2-B3(10196.85mil,3095mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 50mil) Between Pad P2-4(10295.276mil,3095mil) on Multi-Layer And Pad P2-B4(10295.276mil,3095mil) on Top Layer 
   Violation between Clearance Constraint: (39.764mil < 50mil) Between Pad P2-4(10295.276mil,3095mil) on Multi-Layer And Pad P2-B5(10393.701mil,3095mil) on Top Layer 
   Violation between Clearance Constraint: (39.764mil < 50mil) Between Pad P2-5(10393.701mil,3095mil) on Multi-Layer And Pad P2-B4(10295.276mil,3095mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 50mil) Between Pad P2-5(10393.701mil,3095mil) on Multi-Layer And Pad P2-B5(10393.701mil,3095mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Pad P2-B2(10098.425mil,3095mil) on Top Layer And Track (10098.425mil,3095mil)(10116.813mil,3095mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Pad P2-B2(10098.425mil,3095mil) on Top Layer And Track (10116.813mil,3095mil)(10226.813mil,2985mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Pad P2-B3(10196.85mil,3095mil) on Top Layer And Track (10196.85mil,3095mil)(10209.853mil,3081.998mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Pad P2-B3(10196.85mil,3095mil) on Top Layer And Track (10209.853mil,3081.998mil)(10228.24mil,3081.998mil) on Top Layer 
   Violation between Clearance Constraint: (9.291mil < 10mil) Between Pad P2-B3(10196.85mil,3095mil) on Top Layer And Track (10228.24mil,3081.998mil)(10310.238mil,3000mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Pad P2-B4(10295.276mil,3095mil) on Top Layer And Track (10295.276mil,3095mil)(10295.276mil,3095mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Pad P2-B4(10295.276mil,3095mil) on Top Layer And Track (10295.276mil,3095mil)(10375mil,3015.276mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Pad P2-B5(10393.701mil,3095mil) on Top Layer And Track (10393.701mil,3095mil)(10412.089mil,3095mil) on Top Layer 
   Violation between Clearance Constraint: (Collision < 10mil) Between Pad P2-B5(10393.701mil,3095mil) on Top Layer And Track (10412.089mil,3095mil)(10475.875mil,3031.213mil) on Top Layer 
Rule Violations :42

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Pad A1-16(5955mil,3185mil) on Multi-Layer And Track (5795mil,3325mil)(5926.684mil,3193.316mil) on Top Layer Location : [X = 5930.124mil][Y = 3192.417mil]
   Violation between Short-Circuit Constraint: Between Pad A1-16(5955mil,3185mil) on Multi-Layer And Track (5926.684mil,3193.316mil)(5934.922mil,3193.316mil) on Top Layer Location : [X = 5934.229mil][Y = 3193.316mil]
   Violation between Short-Circuit Constraint: Between Pad A1-16(5955mil,3185mil) on Multi-Layer And Track (5934.922mil,3193.316mil)(5950mil,3178.238mil) on Top Layer Location : [X = 5942.461mil][Y = 3185.778mil]
   Violation between Short-Circuit Constraint: Between Pad A1-17(5855mil,3185mil) on Multi-Layer And Track (5855mil,3175mil)(5855mil,3243.787mil) on Top Layer Location : [X = 5855mil][Y = 3190.858mil]
   Violation between Short-Circuit Constraint: Between Pad P1-2(10098.425mil,2805mil) on Multi-Layer And Pad P1-B2(10098.425mil,2805mil) on Top Layer Location : [X = 10098.425mil][Y = 2805mil]
   Violation between Short-Circuit Constraint: Between Pad P1-3(10196.85mil,2805mil) on Multi-Layer And Pad P1-B3(10196.85mil,2805mil) on Top Layer Location : [X = 10196.85mil][Y = 2805mil]
   Violation between Short-Circuit Constraint: Between Pad P1-4(10295.276mil,2805mil) on Multi-Layer And Pad P1-B4(10295.276mil,2805mil) on Top Layer Location : [X = 10295.276mil][Y = 2805mil]
   Violation between Short-Circuit Constraint: Between Pad P1-5(10393.701mil,2805mil) on Multi-Layer And Pad P1-B5(10393.701mil,2805mil) on Top Layer Location : [X = 10393.701mil][Y = 2805mil]
   Violation between Short-Circuit Constraint: Between Pad P1-B2(10098.425mil,2805mil) on Top Layer And Track (10098.425mil,2786.612mil)(10098.425mil,2805mil) on Top Layer Location : [X = 10098.425mil][Y = 2797.659mil]
   Violation between Short-Circuit Constraint: Between Pad P1-B2(10098.425mil,2805mil) on Top Layer And Track (10098.425mil,2786.612mil)(10175.037mil,2710mil) on Top Layer Location : [X = 10099.479mil][Y = 2788.465mil]
   Violation between Short-Circuit Constraint: Between Pad P1-B3(10196.85mil,2805mil) on Top Layer And Track (10196.85mil,2798.15mil)(10196.85mil,2805mil) on Top Layer Location : [X = 10196.85mil][Y = 2801.575mil]
   Violation between Short-Circuit Constraint: Between Pad P1-B3(10196.85mil,2805mil) on Top Layer And Track (10196.85mil,2798.15mil)(10270mil,2725mil) on Top Layer Location : [X = 10201.376mil][Y = 2794.596mil]
   Violation between Short-Circuit Constraint: Between Pad P1-B4(10295.276mil,2805mil) on Top Layer And Track (10295.276mil,2805mil)(10308.278mil,2791.998mil) on Top Layer Location : [X = 10301.222mil][Y = 2799.054mil]
   Violation between Short-Circuit Constraint: Between Pad P1-B4(10295.276mil,2805mil) on Top Layer And Track (10308.278mil,2791.998mil)(10326.666mil,2791.998mil) on Top Layer Location : [X = 10308.275mil][Y = 2792.553mil]
   Violation between Short-Circuit Constraint: Between Pad P1-B5(10393.701mil,2805mil) on Top Layer And Track (10393.701mil,2805mil)(10921.213mil,2805mil) on Top Layer Location : [X = 10401.042mil][Y = 2805mil]
   Violation between Short-Circuit Constraint: Between Pad P2-2(10098.425mil,3095mil) on Multi-Layer And Pad P2-B2(10098.425mil,3095mil) on Top Layer Location : [X = 10098.425mil][Y = 3095mil]
   Violation between Short-Circuit Constraint: Between Pad P2-3(10196.85mil,3095mil) on Multi-Layer And Pad P2-B3(10196.85mil,3095mil) on Top Layer Location : [X = 10196.85mil][Y = 3095mil]
   Violation between Short-Circuit Constraint: Between Pad P2-4(10295.276mil,3095mil) on Multi-Layer And Pad P2-B4(10295.276mil,3095mil) on Top Layer Location : [X = 10295.276mil][Y = 3095mil]
   Violation between Short-Circuit Constraint: Between Pad P2-5(10393.701mil,3095mil) on Multi-Layer And Pad P2-B5(10393.701mil,3095mil) on Top Layer Location : [X = 10393.701mil][Y = 3095mil]
   Violation between Short-Circuit Constraint: Between Pad P2-B2(10098.425mil,3095mil) on Top Layer And Track (10098.425mil,3095mil)(10116.813mil,3095mil) on Top Layer Location : [X = 10105.766mil][Y = 3095mil]
   Violation between Short-Circuit Constraint: Between Pad P2-B2(10098.425mil,3095mil) on Top Layer And Track (10116.813mil,3095mil)(10226.813mil,2985mil) on Top Layer Location : [X = 10114.96mil][Y = 3093.946mil]
   Violation between Short-Circuit Constraint: Between Pad P2-B3(10196.85mil,3095mil) on Top Layer And Track (10196.85mil,3095mil)(10209.853mil,3081.998mil) on Top Layer Location : [X = 10202.797mil][Y = 3089.054mil]
   Violation between Short-Circuit Constraint: Between Pad P2-B3(10196.85mil,3095mil) on Top Layer And Track (10209.853mil,3081.998mil)(10228.24mil,3081.998mil) on Top Layer Location : [X = 10209.85mil][Y = 3082.553mil]
   Violation between Short-Circuit Constraint: Between Pad P2-B4(10295.276mil,3095mil) on Top Layer And Track (10295.276mil,3095mil)(10295.276mil,3095mil) on Top Layer Location : [X = 10295.276mil][Y = 3095mil]
   Violation between Short-Circuit Constraint: Between Pad P2-B4(10295.276mil,3095mil) on Top Layer And Track (10295.276mil,3095mil)(10375mil,3015.276mil) on Top Layer Location : [X = 10301.255mil][Y = 3089.02mil]
   Violation between Short-Circuit Constraint: Between Pad P2-B5(10393.701mil,3095mil) on Top Layer And Track (10393.701mil,3095mil)(10412.089mil,3095mil) on Top Layer Location : [X = 10401.042mil][Y = 3095mil]
   Violation between Short-Circuit Constraint: Between Pad P2-B5(10393.701mil,3095mil) on Top Layer And Track (10412.089mil,3095mil)(10475.875mil,3031.213mil) on Top Layer Location : [X = 10410.236mil][Y = 3093.946mil]
Rule Violations :27

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net SDC_AMP Between Pad A1-AD13(5455mil,1285mil) on Multi-Layer And Pad R19-1(5455mil,1375mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Board_GND Between Pad C13-2(15020mil,615mil) on Top Layer And Pad R48-1(15335mil,645mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Board_GND Between Pad R52-1(13090mil,1360mil) on Top Layer And Pad C19-2(13143.15mil,1205mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Board_GND Between Track (4575mil,1806.772mil)(4575mil,1823.996mil) on Top Layer And Pad C6-2(4580mil,1910mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Board_GND Between Pad IC4-4(4015mil,1824.764mil) on Top Layer [Unplated] And Pad C7-2(4058.701mil,1430mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_12V Between Pad D6-1(865mil,1989.882mil) on Multi-Layer And Pad D1-1(865mil,2655mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net Board_GND Between Pad IC3-6(4575mil,1806.772mil) on Top Layer And Pad IC3-5(4625mil,1806.772mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Board_GND Between Pad Q7-2(6757.362mil,525mil) on Top Layer And Pad J1-1(6988.11mil,1005mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net Board_GND Between Pad J6-10(7535mil,2800mil) on Multi-Layer And Pad Q2-2(7535mil,2935.197mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD2_2 Between Pad K2-5(10077.126mil,1815.551mil) on Multi-Layer And Pad Q4-3(10246.693mil,1815mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Board_GND Between Pad R19-2(5455mil,1434.055mil) on Top Layer And Pad Q5-2(5688.307mil,992.402mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_5V Between Pad R22-2(15405mil,2295.945mil) on Top Layer And Track (15690mil,2303.308mil)(15815mil,2428.308mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Board_GND Between Pad R24-1(5354.055mil,2900mil) on Top Layer And Via (5540mil,3045mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net INV_AGND Between Pad X1-6(3346.772mil,2457.716mil) on Multi-Layer And Pad X1-3(3819.213mil,2457.716mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net HV_Box_14.8V Between Track (12943.07mil,2770mil)(13072.933mil,2640.137mil) on Top Layer And Pad X2-2(13397.362mil,2455.039mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net INV_AGND Between Pad X2-31(12452.48mil,2770mil) on Multi-Layer And Track (16316.516mil,2866.634mil)(16713.366mil,2866.634mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Board_GND Between Track (7033.346mil,3012.402mil)(7035.945mil,3015mil) on Top Layer And Via (7305mil,3010mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net Board_GND Between Via (8555mil,2943.051mil) from Top Layer to Bottom Layer And Via (8905mil,2330mil) from Top Layer to Bottom Layer 
Rule Violations :18

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (NONET_L01_P004) on Top Layer 
   Violation between Modified Polygon: Polygon Shelved  (NONET_L02_P005) on Bottom Layer 
Rule Violations :2

Processing Rule : Width Constraint (Min=10mil) (Max=1000mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=200mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=20mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.693mil < 10mil) Between Pad R23-2(12375mil,2929.528mil) on Top Layer And Via (12370mil,2985mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.973mil < 10mil) Between Pad R38-2(9955mil,1222.401mil) on Top Layer And Via (9980mil,1275mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.973mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.22mil < 10mil) Between Pad R60-1(10775mil,2735mil) on Top Layer And Via (10720mil,2720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.284mil < 10mil) Between Pad R60-2(10834.055mil,2735mil) on Top Layer And Via (10835mil,2675mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.284mil]
Rule Violations :4

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.587mil < 10mil) Between Arc (12551.791mil,1760mil) on Top Overlay And Pad IC8-1(12595mil,1760mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.587mil < 10mil) Between Arc (13536.791mil,1745mil) on Top Overlay And Pad IC7-1(13580mil,1745mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.587mil < 10mil) Between Arc (15675mil,1103.209mil) on Top Overlay And Pad IC6-1(15675mil,1060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.587mil < 10mil) Between Arc (15675mil,1718.209mil) on Top Overlay And Pad IC5-1(15675mil,1675mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.353mil < 10mil) Between Pad C23-1(5735mil,2150mil) on Top Layer And Text "C23" (5676.684mil,2075.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.353mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D1-1(865mil,2655mil) on Multi-Layer And Track (865mil,2701.26mil)(865mil,2840.039mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.828mil < 10mil) Between Pad D1-2(865mil,3210.118mil) on Multi-Layer And Track (865mil,3025.079mil)(865mil,3163.858mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D2-1(9610mil,2105mil) on Multi-Layer And Track (9656.26mil,2105mil)(9795.039mil,2105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.828mil < 10mil) Between Pad D2-2(10165.118mil,2105mil) on Multi-Layer And Track (9980.079mil,2105mil)(10118.858mil,2105mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D3-1(5415mil,405mil) on Multi-Layer And Track (5415mil,451.26mil)(5415mil,590.039mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.828mil < 10mil) Between Pad D3-2(5415mil,960.118mil) on Multi-Layer And Track (5415mil,775.079mil)(5415mil,913.858mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D5-1(9568.425mil,1188.976mil) on Multi-Layer And Track (9383.386mil,1188.976mil)(9522.165mil,1188.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.828mil < 10mil) Between Pad D5-2(9013.307mil,1188.976mil) on Multi-Layer And Track (9059.567mil,1188.976mil)(9198.346mil,1188.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D6-1(865mil,1989.882mil) on Multi-Layer And Track (865mil,2036.142mil)(865mil,2174.921mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.828mil < 10mil) Between Pad D6-2(865mil,2545mil) on Multi-Layer And Track (865mil,2359.961mil)(865mil,2498.74mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.718mil < 10mil) Between Pad F1-1(4799.921mil,670mil) on Multi-Layer And Track (4743.032mil,576.496mil)(4743.032mil,763.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.718mil < 10mil) Between Pad F1-4(5264.095mil,670mil) on Multi-Layer And Track (5320.984mil,576.496mil)(5320.984mil,763.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.718mil < 10mil) Between Pad F2-1(1055mil,1389.921mil) on Multi-Layer And Track (961.496mil,1333.032mil)(1148.504mil,1333.032mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.718mil < 10mil) Between Pad F2-4(1055mil,1854.094mil) on Multi-Layer And Track (961.496mil,1910.984mil)(1148.504mil,1910.984mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.718mil < 10mil) Between Pad F3-1(1360mil,1390.906mil) on Multi-Layer And Track (1266.496mil,1334.016mil)(1453.504mil,1334.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.718mil < 10mil) Between Pad F3-4(1360mil,1855.079mil) on Multi-Layer And Track (1266.496mil,1911.968mil)(1453.504mil,1911.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.718mil < 10mil) Between Pad F4-1(4799.921mil,460mil) on Multi-Layer And Track (4743.032mil,366.496mil)(4743.032mil,553.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.718mil < 10mil) Between Pad F4-4(5264.095mil,460mil) on Multi-Layer And Track (5320.984mil,366.496mil)(5320.984mil,553.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.718mil < 10mil) Between Pad F5-1(4615mil,909.095mil) on Multi-Layer And Track (4521.496mil,965.984mil)(4708.504mil,965.984mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.718mil < 10mil) Between Pad F5-4(4615mil,444.921mil) on Multi-Layer And Track (4521.496mil,388.031mil)(4708.504mil,388.031mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.718mil < 10mil) Between Pad F6-1(4400mil,915.079mil) on Multi-Layer And Track (4306.496mil,971.968mil)(4493.504mil,971.968mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.718mil < 10mil) Between Pad F6-4(4400mil,450.906mil) on Multi-Layer And Track (4306.496mil,394.016mil)(4493.504mil,394.016mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.718mil < 10mil) Between Pad F7-1(820mil,1389.921mil) on Multi-Layer And Track (726.496mil,1333.032mil)(913.504mil,1333.032mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.718mil < 10mil) Between Pad F7-4(820mil,1854.094mil) on Multi-Layer And Track (726.496mil,1910.984mil)(913.504mil,1910.984mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.718mil < 10mil) Between Pad F8-1(1365mil,1235mil) on Multi-Layer And Track (1271.496mil,1291.89mil)(1458.504mil,1291.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.718mil < 10mil) Between Pad F8-4(1365mil,770.827mil) on Multi-Layer And Track (1271.496mil,713.937mil)(1458.504mil,713.937mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.718mil < 10mil) Between Pad F9-1(4800mil,880mil) on Multi-Layer And Track (4743.11mil,786.496mil)(4743.11mil,973.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.718mil < 10mil) Between Pad F9-4(5264.173mil,880mil) on Multi-Layer And Track (5321.063mil,786.496mil)(5321.063mil,973.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.718mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-1(17095mil,1533.543mil) on Top Layer And Track (16923.543mil,1489.764mil)(17116.457mil,1489.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC1-1(17095mil,1533.543mil) on Top Layer And Track (17121.575mil,1503.543mil)(17121.575mil,1563.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-2(17045mil,1533.543mil) on Top Layer And Track (16923.543mil,1489.764mil)(17116.457mil,1489.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-3(16995mil,1533.543mil) on Top Layer And Track (16923.543mil,1489.764mil)(17116.457mil,1489.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-4(16945mil,1533.543mil) on Top Layer And Track (16923.543mil,1489.764mil)(17116.457mil,1489.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-5(16945mil,1320mil) on Top Layer And Track (16923.543mil,1363.78mil)(17116.457mil,1363.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-6(16995mil,1320mil) on Top Layer And Track (16923.543mil,1363.78mil)(17116.457mil,1363.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-7(17045mil,1320mil) on Top Layer And Track (16923.543mil,1363.78mil)(17116.457mil,1363.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC1-8(17095mil,1320mil) on Top Layer And Track (16923.543mil,1363.78mil)(17116.457mil,1363.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC2-1(16470mil,1511.772mil) on Top Layer And Track (16298.543mil,1467.992mil)(16491.457mil,1467.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC2-1(16470mil,1511.772mil) on Top Layer And Track (16496.575mil,1481.772mil)(16496.575mil,1541.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC2-2(16420mil,1511.772mil) on Top Layer And Track (16298.543mil,1467.992mil)(16491.457mil,1467.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC2-3(16370mil,1511.772mil) on Top Layer And Track (16298.543mil,1467.992mil)(16491.457mil,1467.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC2-4(16320mil,1511.772mil) on Top Layer And Track (16298.543mil,1467.992mil)(16491.457mil,1467.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC2-5(16320mil,1298.228mil) on Top Layer And Track (16298.543mil,1342.008mil)(16491.457mil,1342.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC2-6(16370mil,1298.228mil) on Top Layer And Track (16298.543mil,1342.008mil)(16491.457mil,1342.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC2-7(16420mil,1298.228mil) on Top Layer And Track (16298.543mil,1342.008mil)(16491.457mil,1342.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC2-8(16470mil,1298.228mil) on Top Layer And Track (16298.543mil,1342.008mil)(16491.457mil,1342.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC3-1(4475mil,1593.228mil) on Top Layer And Track (4448.425mil,1563.189mil)(4448.425mil,1623.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-1(4475mil,1593.228mil) on Top Layer And Track (4453.543mil,1637.008mil)(4646.457mil,1637.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-2(4525mil,1593.228mil) on Top Layer And Track (4453.543mil,1637.008mil)(4646.457mil,1637.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-3(4575mil,1593.228mil) on Top Layer And Track (4453.543mil,1637.008mil)(4646.457mil,1637.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-4(4625mil,1593.228mil) on Top Layer And Track (4453.543mil,1637.008mil)(4646.457mil,1637.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-5(4625mil,1806.772mil) on Top Layer And Track (4453.543mil,1762.992mil)(4646.457mil,1762.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-6(4575mil,1806.772mil) on Top Layer And Track (4453.543mil,1762.992mil)(4646.457mil,1762.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-7(4525mil,1806.772mil) on Top Layer And Track (4453.543mil,1762.992mil)(4646.457mil,1762.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC3-8(4475mil,1806.772mil) on Top Layer And Track (4453.543mil,1762.992mil)(4646.457mil,1762.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC4-1(4165mil,1824.764mil) on Top Layer And Track (3967.953mil,1775.551mil)(4212.047mil,1775.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC4-1(4165mil,1824.764mil) on Top Layer And Track (4192.559mil,1789.331mil)(4192.559mil,1860.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC4-2(4115mil,1824.764mil) on Top Layer And Track (3967.953mil,1775.551mil)(4212.047mil,1775.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC4-3(4065mil,1824.764mil) on Top Layer And Track (3967.953mil,1775.551mil)(4212.047mil,1775.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC4-4(4015mil,1824.764mil) on Top Layer And Track (3967.953mil,1775.551mil)(4212.047mil,1775.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC4-5(4015mil,1545.236mil) on Top Layer And Track (3967.953mil,1594.449mil)(4212.047mil,1594.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC4-6(4065mil,1545.236mil) on Top Layer And Track (3967.953mil,1594.449mil)(4212.047mil,1594.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC4-7(4115mil,1545.236mil) on Top Layer And Track (3967.953mil,1594.449mil)(4212.047mil,1594.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC4-8(4165mil,1545.236mil) on Top Layer And Track (3967.953mil,1594.449mil)(4212.047mil,1594.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J3-5(6925mil,2810mil) on Multi-Layer And Text "Q1" (6883.342mil,2869.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.924mil < 10mil) Between Pad J6-10(7535mil,2800mil) on Multi-Layer And Text "Q2" (7496.677mil,2874.994mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R10-1(16609.528mil,1175mil) on Top Layer And Track (16572.126mil,1161.22mil)(16587.874mil,1161.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R10-1(16609.528mil,1175mil) on Top Layer And Track (16572.126mil,1188.78mil)(16587.874mil,1188.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R10-2(16550.472mil,1175mil) on Top Layer And Track (16572.126mil,1161.22mil)(16587.874mil,1161.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R10-2(16550.472mil,1175mil) on Top Layer And Track (16572.126mil,1188.78mil)(16587.874mil,1188.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R1-1(6735.945mil,2980mil) on Top Layer And Track (6757.598mil,2966.22mil)(6773.346mil,2966.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R1-1(6735.945mil,2980mil) on Top Layer And Track (6757.598mil,2993.78mil)(6773.346mil,2993.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R11-1(16895mil,1160.945mil) on Top Layer And Track (16881.22mil,1182.598mil)(16881.22mil,1198.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R11-1(16895mil,1160.945mil) on Top Layer And Track (16908.78mil,1182.598mil)(16908.78mil,1198.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R11-2(16895mil,1220mil) on Top Layer And Track (16881.22mil,1182.598mil)(16881.22mil,1198.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R11-2(16895mil,1220mil) on Top Layer And Track (16908.78mil,1182.598mil)(16908.78mil,1198.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R1-2(6795mil,2980mil) on Top Layer And Track (6757.598mil,2966.22mil)(6773.346mil,2966.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R1-2(6795mil,2980mil) on Top Layer And Track (6757.598mil,2993.78mil)(6773.346mil,2993.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R12-1(16275mil,1135.945mil) on Top Layer And Track (16261.22mil,1157.598mil)(16261.22mil,1173.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.228mil < 10mil) Between Pad R12-1(16275mil,1135.945mil) on Top Layer And Track (16285mil,1015mil)(16285mil,1115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.228mil < 10mil) Between Pad R12-1(16275mil,1135.945mil) on Top Layer And Track (16285mil,1115mil)(17294.842mil,1115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.228mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R12-1(16275mil,1135.945mil) on Top Layer And Track (16288.78mil,1157.598mil)(16288.78mil,1173.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R12-2(16275mil,1195mil) on Top Layer And Track (16261.22mil,1157.598mil)(16261.22mil,1173.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R12-2(16275mil,1195mil) on Top Layer And Track (16288.78mil,1157.598mil)(16288.78mil,1173.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R13-1(8930.945mil,850mil) on Top Layer And Track (8952.598mil,836.221mil)(8968.346mil,836.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R13-1(8930.945mil,850mil) on Top Layer And Track (8952.598mil,863.78mil)(8968.346mil,863.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R13-2(8990mil,850mil) on Top Layer And Track (8952.598mil,836.221mil)(8968.346mil,836.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R13-2(8990mil,850mil) on Top Layer And Track (8952.598mil,863.78mil)(8968.346mil,863.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R14-1(12600mil,2250mil) on Top Layer And Track (12586.22mil,2212.598mil)(12586.22mil,2228.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R14-1(12600mil,2250mil) on Top Layer And Track (12613.78mil,2212.598mil)(12613.78mil,2228.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R14-2(12600mil,2190.945mil) on Top Layer And Track (12586.22mil,2212.598mil)(12586.22mil,2228.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R14-2(12600mil,2190.945mil) on Top Layer And Track (12613.78mil,2212.598mil)(12613.78mil,2228.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R15-1(5315mil,3039.055mil) on Top Layer And Track (5301.22mil,3001.653mil)(5301.22mil,3017.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R15-1(5315mil,3039.055mil) on Top Layer And Track (5328.779mil,3001.653mil)(5328.779mil,3017.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R15-2(5315mil,2980mil) on Top Layer And Track (5301.22mil,3001.653mil)(5301.22mil,3017.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R15-2(5315mil,2980mil) on Top Layer And Track (5328.779mil,3001.653mil)(5328.779mil,3017.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R16-1(5752.339mil,2984.725mil) on Top Layer And Track (5738.559mil,3006.378mil)(5738.559mil,3022.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R16-1(5752.339mil,2984.725mil) on Top Layer And Track (5766.118mil,3006.378mil)(5766.118mil,3022.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R16-2(5752.339mil,3043.78mil) on Top Layer And Track (5738.559mil,3006.378mil)(5738.559mil,3022.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R16-2(5752.339mil,3043.78mil) on Top Layer And Track (5766.118mil,3006.378mil)(5766.118mil,3022.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R17-1(8785mil,640mil) on Top Layer And Track (8747.598mil,626.22mil)(8763.346mil,626.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R17-1(8785mil,640mil) on Top Layer And Track (8747.598mil,653.779mil)(8763.346mil,653.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R17-2(8725.945mil,640mil) on Top Layer And Track (8747.598mil,626.22mil)(8763.346mil,626.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R17-2(8725.945mil,640mil) on Top Layer And Track (8747.598mil,653.779mil)(8763.346mil,653.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R18-1(12535mil,2250mil) on Top Layer And Track (12521.22mil,2212.598mil)(12521.22mil,2228.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R18-1(12535mil,2250mil) on Top Layer And Track (12548.78mil,2212.598mil)(12548.78mil,2228.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R18-2(12535mil,2190.945mil) on Top Layer And Track (12521.22mil,2212.598mil)(12521.22mil,2228.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R18-2(12535mil,2190.945mil) on Top Layer And Track (12548.78mil,2212.598mil)(12548.78mil,2228.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R19-1(5455mil,1375mil) on Top Layer And Track (5441.221mil,1396.653mil)(5441.221mil,1412.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R19-1(5455mil,1375mil) on Top Layer And Track (5468.78mil,1396.653mil)(5468.78mil,1412.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R19-2(5455mil,1434.055mil) on Top Layer And Track (5441.221mil,1396.653mil)(5441.221mil,1412.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R19-2(5455mil,1434.055mil) on Top Layer And Track (5468.78mil,1396.653mil)(5468.78mil,1412.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R20-1(5630mil,2960.945mil) on Top Layer And Track (5616.221mil,2982.598mil)(5616.221mil,2998.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R20-1(5630mil,2960.945mil) on Top Layer And Track (5643.78mil,2982.598mil)(5643.78mil,2998.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R20-2(5630mil,3020mil) on Top Layer And Track (5616.221mil,2982.598mil)(5616.221mil,2998.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R20-2(5630mil,3020mil) on Top Layer And Track (5643.78mil,2982.598mil)(5643.78mil,2998.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R2-1(7769.055mil,2980mil) on Top Layer And Track (7731.654mil,2966.22mil)(7747.402mil,2966.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R2-1(7769.055mil,2980mil) on Top Layer And Track (7731.654mil,2993.78mil)(7747.402mil,2993.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R21-1(9225.945mil,850mil) on Top Layer And Track (9247.598mil,836.221mil)(9263.346mil,836.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R21-1(9225.945mil,850mil) on Top Layer And Track (9247.598mil,863.78mil)(9263.346mil,863.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R21-2(9285mil,850mil) on Top Layer And Track (9247.598mil,836.221mil)(9263.346mil,836.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R21-2(9285mil,850mil) on Top Layer And Track (9247.598mil,863.78mil)(9263.346mil,863.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R2-2(7710mil,2980mil) on Top Layer And Track (7731.654mil,2966.22mil)(7747.402mil,2966.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R2-2(7710mil,2980mil) on Top Layer And Track (7731.654mil,2993.78mil)(7747.402mil,2993.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R22-1(15405mil,2355mil) on Top Layer And Track (15391.22mil,2317.598mil)(15391.22mil,2333.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R22-1(15405mil,2355mil) on Top Layer And Track (15418.78mil,2317.598mil)(15418.78mil,2333.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R22-2(15405mil,2295.945mil) on Top Layer And Track (15391.22mil,2317.598mil)(15391.22mil,2333.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R22-2(15405mil,2295.945mil) on Top Layer And Track (15418.78mil,2317.598mil)(15418.78mil,2333.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R23-1(12375mil,2870.472mil) on Top Layer And Track (12361.22mil,2892.126mil)(12361.22mil,2907.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R23-1(12375mil,2870.472mil) on Top Layer And Track (12388.78mil,2892.126mil)(12388.78mil,2907.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R23-2(12375mil,2929.528mil) on Top Layer And Track (12361.22mil,2892.126mil)(12361.22mil,2907.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R23-2(12375mil,2929.528mil) on Top Layer And Track (12388.78mil,2892.126mil)(12388.78mil,2907.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R24-1(5354.055mil,2900mil) on Top Layer And Track (5316.654mil,2886.22mil)(5332.402mil,2886.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R24-1(5354.055mil,2900mil) on Top Layer And Track (5316.654mil,2913.78mil)(5332.402mil,2913.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R24-2(5295mil,2900mil) on Top Layer And Track (5316.654mil,2886.22mil)(5332.402mil,2886.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R24-2(5295mil,2900mil) on Top Layer And Track (5316.654mil,2913.78mil)(5332.402mil,2913.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R25-1(12235mil,2880.945mil) on Top Layer And Track (12221.22mil,2902.598mil)(12221.22mil,2918.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R25-1(12235mil,2880.945mil) on Top Layer And Track (12248.78mil,2902.598mil)(12248.78mil,2918.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R25-2(12235mil,2940mil) on Top Layer And Track (12221.22mil,2902.598mil)(12221.22mil,2918.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R25-2(12235mil,2940mil) on Top Layer And Track (12248.78mil,2902.598mil)(12248.78mil,2918.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.967mil < 10mil) Between Pad R26-1(9800mil,1295mil) on Top Layer And Text "R37" (9831.684mil,1255.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.967mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R26-1(9800mil,1295mil) on Top Layer And Track (9786.22mil,1316.653mil)(9786.22mil,1332.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R26-1(9800mil,1295mil) on Top Layer And Track (9813.78mil,1316.653mil)(9813.78mil,1332.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R26-2(9800mil,1354.055mil) on Top Layer And Track (9786.22mil,1316.653mil)(9786.22mil,1332.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R26-2(9800mil,1354.055mil) on Top Layer And Track (9813.78mil,1316.653mil)(9813.78mil,1332.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R27-1(6920mil,1330mil) on Top Layer And Track (6941.654mil,1316.22mil)(6957.402mil,1316.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R27-1(6920mil,1330mil) on Top Layer And Track (6941.654mil,1343.78mil)(6957.402mil,1343.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R27-2(6979.055mil,1330mil) on Top Layer And Track (6941.654mil,1316.22mil)(6957.402mil,1316.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R27-2(6979.055mil,1330mil) on Top Layer And Track (6941.654mil,1343.78mil)(6957.402mil,1343.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R28-1(15810mil,1675mil) on Top Layer And Track (15831.654mil,1661.22mil)(15847.402mil,1661.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R28-1(15810mil,1675mil) on Top Layer And Track (15831.654mil,1688.78mil)(15847.402mil,1688.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R28-2(15869.055mil,1675mil) on Top Layer And Track (15831.654mil,1661.22mil)(15847.402mil,1661.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R28-2(15869.055mil,1675mil) on Top Layer And Track (15831.654mil,1688.78mil)(15847.402mil,1688.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R29-1(15805mil,1060mil) on Top Layer And Track (15826.654mil,1046.22mil)(15842.402mil,1046.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R29-1(15805mil,1060mil) on Top Layer And Track (15826.654mil,1073.78mil)(15842.402mil,1073.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R29-2(15864.055mil,1060mil) on Top Layer And Track (15826.654mil,1046.22mil)(15842.402mil,1046.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R29-2(15864.055mil,1060mil) on Top Layer And Track (15826.654mil,1073.78mil)(15842.402mil,1073.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R30-1(6920.945mil,1240mil) on Top Layer And Track (6942.598mil,1226.22mil)(6958.346mil,1226.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R30-1(6920.945mil,1240mil) on Top Layer And Track (6942.598mil,1253.78mil)(6958.346mil,1253.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R30-2(6980mil,1240mil) on Top Layer And Track (6942.598mil,1226.22mil)(6958.346mil,1226.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R30-2(6980mil,1240mil) on Top Layer And Track (6942.598mil,1253.78mil)(6958.346mil,1253.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R3-1(7095mil,2935mil) on Top Layer And Track (7057.598mil,2921.22mil)(7073.346mil,2921.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R3-1(7095mil,2935mil) on Top Layer And Track (7057.598mil,2948.78mil)(7073.346mil,2948.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R31-1(665mil,2970mil) on Top Layer And Track (651.221mil,2991.653mil)(651.221mil,3007.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R31-1(665mil,2970mil) on Top Layer And Track (678.78mil,2991.653mil)(678.78mil,3007.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R31-2(665mil,3029.055mil) on Top Layer And Track (651.221mil,2991.653mil)(651.221mil,3007.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R31-2(665mil,3029.055mil) on Top Layer And Track (678.78mil,2991.653mil)(678.78mil,3007.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R3-2(7035.945mil,2935mil) on Top Layer And Track (7057.598mil,2921.22mil)(7073.346mil,2921.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R3-2(7035.945mil,2935mil) on Top Layer And Track (7057.598mil,2948.78mil)(7073.346mil,2948.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R32-1(750mil,2970.945mil) on Top Layer And Track (736.221mil,2992.598mil)(736.221mil,3008.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R32-1(750mil,2970.945mil) on Top Layer And Track (763.78mil,2992.598mil)(763.78mil,3008.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R32-2(750mil,3030mil) on Top Layer And Track (736.221mil,2992.598mil)(736.221mil,3008.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R32-2(750mil,3030mil) on Top Layer And Track (763.78mil,2992.598mil)(763.78mil,3008.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R33-1(10400mil,2010mil) on Top Layer And Track (10386.22mil,1972.598mil)(10386.22mil,1988.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R33-1(10400mil,2010mil) on Top Layer And Track (10413.78mil,1972.598mil)(10413.78mil,1988.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R33-2(10400mil,1950.945mil) on Top Layer And Track (10386.22mil,1972.598mil)(10386.22mil,1988.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R33-2(10400mil,1950.945mil) on Top Layer And Track (10413.78mil,1972.598mil)(10413.78mil,1988.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R34-1(5824.055mil,915mil) on Top Layer And Track (5786.654mil,901.221mil)(5802.402mil,901.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R34-1(5824.055mil,915mil) on Top Layer And Track (5786.654mil,928.78mil)(5802.402mil,928.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R34-2(5765mil,915mil) on Top Layer And Track (5786.654mil,901.221mil)(5802.402mil,901.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R34-2(5765mil,915mil) on Top Layer And Track (5786.654mil,928.78mil)(5802.402mil,928.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R35-1(10320mil,2010mil) on Top Layer And Track (10306.22mil,1972.598mil)(10306.22mil,1988.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R35-1(10320mil,2010mil) on Top Layer And Track (10333.78mil,1972.598mil)(10333.78mil,1988.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R35-2(10320mil,1950.945mil) on Top Layer And Track (10306.22mil,1972.598mil)(10306.22mil,1988.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R35-2(10320mil,1950.945mil) on Top Layer And Track (10333.78mil,1972.598mil)(10333.78mil,1988.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R36-1(5825mil,990mil) on Top Layer And Track (5787.598mil,1003.78mil)(5803.346mil,1003.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R36-1(5825mil,990mil) on Top Layer And Track (5787.598mil,976.221mil)(5803.346mil,976.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R36-2(5765.945mil,990mil) on Top Layer And Track (5787.598mil,1003.78mil)(5803.346mil,1003.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R36-2(5765.945mil,990mil) on Top Layer And Track (5787.598mil,976.221mil)(5803.346mil,976.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R37-1(9875mil,1222.401mil) on Top Layer And Track (9861.22mil,1185mil)(9861.22mil,1200.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R37-1(9875mil,1222.401mil) on Top Layer And Track (9888.78mil,1185mil)(9888.78mil,1200.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R37-2(9875mil,1163.346mil) on Top Layer And Track (9861.22mil,1185mil)(9861.22mil,1200.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R37-2(9875mil,1163.346mil) on Top Layer And Track (9888.78mil,1185mil)(9888.78mil,1200.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R38-1(9955mil,1163.346mil) on Top Layer And Track (9941.22mil,1185mil)(9941.22mil,1200.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R38-1(9955mil,1163.346mil) on Top Layer And Track (9968.78mil,1185mil)(9968.78mil,1200.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R38-2(9955mil,1222.401mil) on Top Layer And Track (9941.22mil,1185mil)(9941.22mil,1200.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R38-2(9955mil,1222.401mil) on Top Layer And Track (9968.78mil,1185mil)(9968.78mil,1200.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.825mil < 10mil) Between Pad R39-1(9725mil,1222.401mil) on Top Layer And Text "R39" (9621.684mil,1250.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.825mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R39-1(9725mil,1222.401mil) on Top Layer And Track (9711.22mil,1185mil)(9711.22mil,1200.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R39-1(9725mil,1222.401mil) on Top Layer And Track (9738.78mil,1185mil)(9738.78mil,1200.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R39-2(9725mil,1163.346mil) on Top Layer And Track (9711.22mil,1185mil)(9711.22mil,1200.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R39-2(9725mil,1163.346mil) on Top Layer And Track (9738.78mil,1185mil)(9738.78mil,1200.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R40-1(660mil,2330.945mil) on Top Layer And Track (646.221mil,2352.598mil)(646.221mil,2368.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R40-1(660mil,2330.945mil) on Top Layer And Track (673.78mil,2352.598mil)(673.78mil,2368.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R40-2(660mil,2390mil) on Top Layer And Track (646.221mil,2352.598mil)(646.221mil,2368.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R40-2(660mil,2390mil) on Top Layer And Track (673.78mil,2352.598mil)(673.78mil,2368.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R4-1(7400.472mil,3010mil) on Top Layer And Track (7422.126mil,2996.22mil)(7437.874mil,2996.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R4-1(7400.472mil,3010mil) on Top Layer And Track (7422.126mil,3023.78mil)(7437.874mil,3023.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R41-1(730mil,2330mil) on Top Layer And Track (716.221mil,2351.653mil)(716.221mil,2367.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R41-1(730mil,2330mil) on Top Layer And Track (743.78mil,2351.653mil)(743.78mil,2367.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R41-2(730mil,2389.055mil) on Top Layer And Track (716.221mil,2351.653mil)(716.221mil,2367.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R41-2(730mil,2389.055mil) on Top Layer And Track (743.78mil,2351.653mil)(743.78mil,2367.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R4-2(7459.528mil,3010mil) on Top Layer And Track (7422.126mil,2996.22mil)(7437.874mil,2996.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R4-2(7459.528mil,3010mil) on Top Layer And Track (7422.126mil,3023.78mil)(7437.874mil,3023.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R42-1(4330mil,1765.473mil) on Top Layer And Track (4316.22mil,1787.126mil)(4316.22mil,1802.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R42-1(4330mil,1765.473mil) on Top Layer And Track (4343.779mil,1787.126mil)(4343.779mil,1802.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R42-2(4330mil,1824.528mil) on Top Layer And Track (4316.22mil,1787.126mil)(4316.22mil,1802.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R42-2(4330mil,1824.528mil) on Top Layer And Track (4343.779mil,1787.126mil)(4343.779mil,1802.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R43-1(4129.055mil,1920mil) on Top Layer And Track (4091.653mil,1906.22mil)(4107.402mil,1906.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R43-1(4129.055mil,1920mil) on Top Layer And Track (4091.653mil,1933.78mil)(4107.402mil,1933.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R43-2(4070mil,1920mil) on Top Layer And Track (4091.653mil,1906.22mil)(4107.402mil,1906.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R43-2(4070mil,1920mil) on Top Layer And Track (4091.653mil,1933.78mil)(4107.402mil,1933.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R44-1(4005mil,1920mil) on Top Layer And Track (3967.598mil,1906.22mil)(3983.347mil,1906.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R44-1(4005mil,1920mil) on Top Layer And Track (3967.598mil,1933.78mil)(3983.347mil,1933.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R44-2(3945.945mil,1920mil) on Top Layer And Track (3967.598mil,1906.22mil)(3983.347mil,1906.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R44-2(3945.945mil,1920mil) on Top Layer And Track (3967.598mil,1933.78mil)(3983.347mil,1933.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R45-1(15245.945mil,1785mil) on Top Layer And Track (15267.598mil,1771.22mil)(15283.346mil,1771.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R45-1(15245.945mil,1785mil) on Top Layer And Track (15267.598mil,1798.78mil)(15283.346mil,1798.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R45-2(15305mil,1785mil) on Top Layer And Track (15267.598mil,1771.22mil)(15283.346mil,1771.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R45-2(15305mil,1785mil) on Top Layer And Track (15267.598mil,1798.78mil)(15283.346mil,1798.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R46-1(15275.945mil,1180mil) on Top Layer And Track (15297.598mil,1166.22mil)(15313.346mil,1166.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R46-1(15275.945mil,1180mil) on Top Layer And Track (15297.598mil,1193.78mil)(15313.346mil,1193.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R46-2(15335mil,1180mil) on Top Layer And Track (15297.598mil,1166.22mil)(15313.346mil,1166.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R46-2(15335mil,1180mil) on Top Layer And Track (15297.598mil,1193.78mil)(15313.346mil,1193.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R47-1(15335mil,1260mil) on Top Layer And Track (15297.598mil,1246.22mil)(15313.346mil,1246.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R47-1(15335mil,1260mil) on Top Layer And Track (15297.598mil,1273.78mil)(15313.346mil,1273.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R47-2(15275.945mil,1260mil) on Top Layer And Track (15297.598mil,1246.22mil)(15313.346mil,1246.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R47-2(15275.945mil,1260mil) on Top Layer And Track (15297.598mil,1273.78mil)(15313.346mil,1273.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R48-1(15335mil,645mil) on Top Layer And Track (15297.598mil,631.221mil)(15313.346mil,631.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R48-1(15335mil,645mil) on Top Layer And Track (15297.598mil,658.78mil)(15313.346mil,658.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R48-2(15275.945mil,645mil) on Top Layer And Track (15297.598mil,631.221mil)(15313.346mil,631.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R48-2(15275.945mil,645mil) on Top Layer And Track (15297.598mil,658.78mil)(15313.346mil,658.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R49-1(13360mil,1325.945mil) on Top Layer And Track (13346.22mil,1347.598mil)(13346.22mil,1363.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R49-1(13360mil,1325.945mil) on Top Layer And Track (13373.78mil,1347.598mil)(13373.78mil,1363.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R49-2(13360mil,1385mil) on Top Layer And Track (13346.22mil,1347.598mil)(13346.22mil,1363.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R49-2(13360mil,1385mil) on Top Layer And Track (13373.78mil,1347.598mil)(13373.78mil,1363.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R50-1(12365mil,1330.945mil) on Top Layer And Track (12351.22mil,1352.598mil)(12351.22mil,1368.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R50-1(12365mil,1330.945mil) on Top Layer And Track (12378.78mil,1352.598mil)(12378.78mil,1368.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R50-2(12365mil,1390mil) on Top Layer And Track (12351.22mil,1352.598mil)(12351.22mil,1368.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R50-2(12365mil,1390mil) on Top Layer And Track (12378.78mil,1352.598mil)(12378.78mil,1368.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R5-1(7095mil,3015mil) on Top Layer And Track (7057.598mil,3001.22mil)(7073.346mil,3001.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R5-1(7095mil,3015mil) on Top Layer And Track (7057.598mil,3028.78mil)(7073.346mil,3028.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R51-1(14075mil,1345mil) on Top Layer And Track (14037.598mil,1331.22mil)(14053.346mil,1331.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R51-1(14075mil,1345mil) on Top Layer And Track (14037.598mil,1358.78mil)(14053.346mil,1358.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R51-2(14015.945mil,1345mil) on Top Layer And Track (14037.598mil,1331.22mil)(14053.346mil,1331.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R51-2(14015.945mil,1345mil) on Top Layer And Track (14037.598mil,1358.78mil)(14053.346mil,1358.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R5-2(7035.945mil,3015mil) on Top Layer And Track (7057.598mil,3001.22mil)(7073.346mil,3001.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R5-2(7035.945mil,3015mil) on Top Layer And Track (7057.598mil,3028.78mil)(7073.346mil,3028.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R52-1(13090mil,1360mil) on Top Layer And Track (13052.598mil,1346.22mil)(13068.346mil,1346.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R52-1(13090mil,1360mil) on Top Layer And Track (13052.598mil,1373.78mil)(13068.346mil,1373.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R52-2(13030.945mil,1360mil) on Top Layer And Track (13052.598mil,1346.22mil)(13068.346mil,1346.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R52-2(13030.945mil,1360mil) on Top Layer And Track (13052.598mil,1373.78mil)(13068.346mil,1373.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R53-1(2559.37mil,1907.52mil) on Top Layer And Track (2545.591mil,1929.173mil)(2545.591mil,1944.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R53-1(2559.37mil,1907.52mil) on Top Layer And Track (2573.15mil,1929.173mil)(2573.15mil,1944.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.984mil < 10mil) Between Pad R53-2(2559.37mil,1966.575mil) on Top Layer And Track (1754.252mil,1983.307mil)(4781.811mil,1983.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R53-2(2559.37mil,1966.575mil) on Top Layer And Track (2545.591mil,1929.173mil)(2545.591mil,1944.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R53-2(2559.37mil,1966.575mil) on Top Layer And Track (2573.15mil,1929.173mil)(2573.15mil,1944.921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R54-1(2560mil,1790.945mil) on Top Layer And Track (2546.22mil,1812.598mil)(2546.22mil,1828.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R54-1(2560mil,1790.945mil) on Top Layer And Track (2573.78mil,1812.598mil)(2573.78mil,1828.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R54-2(2560mil,1850mil) on Top Layer And Track (2546.22mil,1812.598mil)(2546.22mil,1828.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R54-2(2560mil,1850mil) on Top Layer And Track (2573.78mil,1812.598mil)(2573.78mil,1828.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R55-1(7220mil,435mil) on Top Layer And Track (7182.598mil,421.221mil)(7198.346mil,421.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R55-1(7220mil,435mil) on Top Layer And Track (7182.598mil,448.78mil)(7198.346mil,448.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R55-2(7160.945mil,435mil) on Top Layer And Track (7182.598mil,421.221mil)(7198.346mil,421.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R55-2(7160.945mil,435mil) on Top Layer And Track (7182.598mil,448.78mil)(7198.346mil,448.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R56-1(7214.055mil,615mil) on Top Layer And Track (7176.654mil,601.221mil)(7192.402mil,601.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R56-1(7214.055mil,615mil) on Top Layer And Track (7176.654mil,628.78mil)(7192.402mil,628.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R56-2(7155mil,615mil) on Top Layer And Track (7176.654mil,601.221mil)(7192.402mil,601.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R56-2(7155mil,615mil) on Top Layer And Track (7176.654mil,628.78mil)(7192.402mil,628.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R57-1(5495.945mil,2150mil) on Top Layer And Track (5517.598mil,2136.22mil)(5533.346mil,2136.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R57-1(5495.945mil,2150mil) on Top Layer And Track (5517.598mil,2163.78mil)(5533.346mil,2163.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R57-2(5555mil,2150mil) on Top Layer And Track (5517.598mil,2136.22mil)(5533.346mil,2136.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R57-2(5555mil,2150mil) on Top Layer And Track (5517.598mil,2163.78mil)(5533.346mil,2163.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R58-1(10905mil,2740mil) on Top Layer And Track (10891.22mil,2702.598mil)(10891.22mil,2718.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R58-1(10905mil,2740mil) on Top Layer And Track (10918.78mil,2702.598mil)(10918.78mil,2718.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R58-2(10905mil,2680.945mil) on Top Layer And Track (10891.22mil,2702.598mil)(10891.22mil,2718.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R58-2(10905mil,2680.945mil) on Top Layer And Track (10918.78mil,2702.598mil)(10918.78mil,2718.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R59-1(5635mil,2209.055mil) on Top Layer And Track (5621.22mil,2171.653mil)(5621.22mil,2187.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R59-1(5635mil,2209.055mil) on Top Layer And Track (5648.779mil,2171.653mil)(5648.779mil,2187.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R59-2(5635mil,2150mil) on Top Layer And Track (5621.22mil,2171.653mil)(5621.22mil,2187.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R59-2(5635mil,2150mil) on Top Layer And Track (5648.779mil,2171.653mil)(5648.779mil,2187.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R60-1(10775mil,2735mil) on Top Layer And Track (10796.654mil,2721.22mil)(10812.402mil,2721.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R60-1(10775mil,2735mil) on Top Layer And Track (10796.654mil,2748.78mil)(10812.402mil,2748.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R60-2(10834.055mil,2735mil) on Top Layer And Track (10796.654mil,2721.22mil)(10812.402mil,2721.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R60-2(10834.055mil,2735mil) on Top Layer And Track (10796.654mil,2748.78mil)(10812.402mil,2748.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R6-1(7400.945mil,2935mil) on Top Layer And Track (7422.598mil,2921.22mil)(7438.346mil,2921.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R6-1(7400.945mil,2935mil) on Top Layer And Track (7422.598mil,2948.78mil)(7438.346mil,2948.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R61-1(5695.945mil,2345mil) on Top Layer And Track (5717.598mil,2331.22mil)(5733.346mil,2331.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R61-1(5695.945mil,2345mil) on Top Layer And Track (5717.598mil,2358.78mil)(5733.346mil,2358.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R61-2(5755mil,2345mil) on Top Layer And Track (5717.598mil,2331.22mil)(5733.346mil,2331.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R61-2(5755mil,2345mil) on Top Layer And Track (5717.598mil,2358.78mil)(5733.346mil,2358.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R6-2(7460mil,2935mil) on Top Layer And Track (7422.598mil,2921.22mil)(7438.346mil,2921.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R6-2(7460mil,2935mil) on Top Layer And Track (7422.598mil,2948.78mil)(7438.346mil,2948.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R7-1(17095mil,1725mil) on Top Layer And Track (17081.22mil,1746.653mil)(17081.22mil,1762.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R7-1(17095mil,1725mil) on Top Layer And Track (17108.78mil,1746.653mil)(17108.78mil,1762.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R7-2(17095mil,1784.055mil) on Top Layer And Track (17081.22mil,1746.653mil)(17081.22mil,1762.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R7-2(17095mil,1784.055mil) on Top Layer And Track (17108.78mil,1746.653mil)(17108.78mil,1762.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R8-1(16475mil,1700.945mil) on Top Layer And Track (16461.22mil,1722.598mil)(16461.22mil,1738.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R8-1(16475mil,1700.945mil) on Top Layer And Track (16488.78mil,1722.598mil)(16488.78mil,1738.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R8-2(16475mil,1760mil) on Top Layer And Track (16461.22mil,1722.598mil)(16461.22mil,1738.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R8-2(16475mil,1760mil) on Top Layer And Track (16488.78mil,1722.598mil)(16488.78mil,1738.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R9-1(17225mil,1185mil) on Top Layer And Track (17187.598mil,1171.22mil)(17203.346mil,1171.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R9-1(17225mil,1185mil) on Top Layer And Track (17187.598mil,1198.78mil)(17203.346mil,1198.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R9-2(17165.945mil,1185mil) on Top Layer And Track (17187.598mil,1171.22mil)(17203.346mil,1171.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R9-2(17165.945mil,1185mil) on Top Layer And Track (17187.598mil,1198.78mil)(17203.346mil,1198.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.596mil < 10mil) Between Pad X1-16(3582.992mil,2615.197mil) on Multi-Layer And Text "16" (3615mil,2680mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.596mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.22mil < 10mil) Between Pad X1-17(3425.512mil,2615.197mil) on Multi-Layer And Text "17" (3455mil,2680mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.958mil < 10mil) Between Pad X2-17(12846.181mil,2612.52mil) on Multi-Layer And Text "17" (12875mil,2675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.958mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.28mil < 10mil) Between Pad X2-25(13397.362mil,2770mil) on Multi-Layer And Text "14" (13360mil,2685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.28mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Pad X2-27(13082.402mil,2770mil) on Multi-Layer And Text "16" (13045mil,2680mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.129mil < 10mil) Between Pad X2-32(12295mil,2770mil) on Multi-Layer And Text "21" (12255mil,2685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.129mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.911mil < 10mil) Between Pad X2-33(12137.52mil,2770mil) on Multi-Layer And Text "22" (12095mil,2685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.911mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.201mil < 10mil) Between Pad X3-15(16298.583mil,2612.48mil) on Multi-Layer And Text "15" (16325mil,2675mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.201mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.585mil < 10mil) Between Pad X3-29(15904.882mil,2769.961mil) on Multi-Layer And Text "17" (16005mil,2685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.585mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.747mil < 10mil) Between Pad X3-32(15432.441mil,2769.961mil) on Multi-Layer And Text "20" (15540mil,2685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.719mil < 10mil) Between Pad X3-34(15117.48mil,2769.961mil) on Multi-Layer And Text "22" (15225mil,2685mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.719mil]
Rule Violations :331

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (5.514mil < 10mil) Between Text "3.3V" (10105mil,2730mil) on Bottom Overlay And Track (9899.606mil,2669.173mil)(10494.094mil,2669.173mil) on Bottom Overlay Silk Text to Silk Clearance [5.514mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C20" (11114.834mil,2255.006mil) on Top Overlay And Track (11174.921mil,1980.63mil)(11174.921mil,3244.41mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.405mil < 10mil) Between Text "F1" (5396.658mil,520.006mil) on Bottom Overlay And Track (5415mil,451.26mil)(5415mil,590.039mil) on Bottom Overlay Silk Text to Silk Clearance [9.405mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q1" (6883.342mil,2869.994mil) on Top Overlay And Track (6365.158mil,2860mil)(7325mil,2860mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q2" (7496.677mil,2874.994mil) on Top Overlay And Track (7475.158mil,2850mil)(8435mil,2850mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R14" (12586mil,2300mil) on Top Overlay And Text "R18" (12521mil,2300mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.062mil < 10mil) Between Text "R37" (9831.684mil,1255.006mil) on Top Overlay And Track (9784.252mil,1258.779mil)(9815.748mil,1258.779mil) on Top Overlay Silk Text to Silk Clearance [3.062mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R44" (3921.684mil,1965.006mil) on Top Overlay And Track (1754.252mil,1983.307mil)(4781.811mil,1983.307mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :8

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Track (14268.787mil,815mil)(14315mil,861.213mil) on Bottom Layer 
   Violation between Net Antennae: Track (15690mil,2303.308mil)(15815mil,2428.308mil) on Top Layer 
   Violation between Net Antennae: Track (16316.516mil,2866.634mil)(16713.366mil,2866.634mil) on Top Layer 
   Violation between Net Antennae: Track (680mil,3350.001mil)(16060mil,3350mil) on Top Layer 
   Violation between Net Antennae: Track (8070mil,3026.535mil)(8116.063mil,2980.472mil) on Top Layer 
   Violation between Net Antennae: Track (9851.07mil,1251.181mil)(9864.393mil,1251.181mil) on Top Layer 
   Violation between Net Antennae: Via (10200mil,980mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (10395mil,1140mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (10505mil,1800mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (11635mil,1720mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (12065mil,1725mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15605mil,3015mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15705mil,2875mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (16200mil,890mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (16965mil,2520mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5540mil,3045mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (5615mil,2810mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (6131.391mil,2511.391mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (7305mil,3010mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (7890mil,2970mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (8555mil,2943.051mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (8905mil,2330mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (9410mil,2385mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (9800mil,1470mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (9800mil,1655mil) from Top Layer to Bottom Layer 
Rule Violations :25

Processing Rule : Height Constraint (Min=0mil) (Max=99999mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 457
Waived Violations : 0
Time Elapsed        : 00:00:01