VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {myiir}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {min}
  {Tree Type} {balanced}
  {Process} {1.000}
  {Voltage} {1.100}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 fF}
  {resistance unit} {1.000 MOhm}
  {TOOL} {v17.11-s080_1 ((64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5))}
  {DATE} {November 04, 2020}
END_BANNER
PATH 1
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {DOUT_reg_3_} {CK}
  ENDPT {DOUT_reg_3_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {DOUT_reg_3_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.074} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DOUT_reg_3_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.008} {} {2} {(61.20, 43.26) (58.09, 43.24)} 
    NET {} {} {} {} {} {n87} {} {0.000} {0.000} {0.010} {1.898} {0.066} {-0.008} {} {} {} 
    INST {U197} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.077} {0.003} {} {1} {(59.27, 45.12) (59.41, 45.25)} 
    NET {} {} {} {} {} {n182} {} {0.000} {0.000} {0.006} {1.315} {0.077} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.074} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {DOUT_reg_7_} {CK}
  ENDPT {DOUT_reg_7_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {DOUT_reg_7_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.074} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DOUT_reg_7_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.008} {} {2} {(69.56, 46.06) (66.45, 46.04)} 
    NET {} {} {} {} {} {n91} {} {0.000} {0.000} {0.010} {1.850} {0.066} {-0.008} {} {} {} 
    INST {U205} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.077} {0.003} {} {1} {(66.88, 47.91) (67.01, 48.05)} 
    NET {} {} {} {} {} {n186} {} {0.000} {0.000} {0.006} {1.391} {0.077} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.074} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {DOUT_reg_6_} {CK}
  ENDPT {DOUT_reg_6_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {DOUT_reg_6_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.074}
  END_SLK_CLC
  SLK 0.074
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.074} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DOUT_reg_6_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.008} {} {2} {(65.38, 46.06) (62.27, 46.04)} 
    NET {} {} {} {} {} {n90} {} {0.000} {0.000} {0.010} {2.005} {0.066} {-0.008} {} {} {} 
    INST {U203} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.077} {0.003} {} {1} {(64.59, 47.91) (64.73, 48.05)} 
    NET {} {} {} {} {} {n185} {} {0.000} {0.000} {0.005} {1.224} {0.077} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.074} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {DOUT_reg_5_} {CK}
  ENDPT {DOUT_reg_5_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {DOUT_reg_5_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.075} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DOUT_reg_5_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.008} {} {2} {(65.38, 43.26) (62.27, 43.24)} 
    NET {} {} {} {} {} {n89} {} {0.000} {0.000} {0.010} {2.016} {0.066} {-0.008} {} {} {} 
    INST {U201} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.077} {0.003} {} {1} {(63.84, 45.12) (63.71, 45.25)} 
    NET {} {} {} {} {} {n184} {} {0.000} {0.000} {0.006} {1.274} {0.077} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.075} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {DOUT_reg_0_} {CK}
  ENDPT {DOUT_reg_0_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {DOUT_reg_0_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.075} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DOUT_reg_0_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.011} {} {0.067} {-0.008} {} {2} {(53.79, 45.22) (50.68, 45.24)} 
    NET {} {} {} {} {} {n84} {} {0.000} {0.000} {0.011} {2.100} {0.067} {-0.008} {} {} {} 
    INST {U216} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.005} {} {0.077} {0.003} {} {1} {(53.40, 46.16) (53.26, 46.03)} 
    NET {} {} {} {} {} {n179} {} {0.000} {0.000} {0.005} {1.151} {0.077} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.075} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {DOUT_reg_8_} {CK}
  ENDPT {DOUT_reg_8_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {DOUT_reg_8_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.077}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.075} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DOUT_reg_8_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.008} {} {2} {(68.61, 45.22) (65.50, 45.24)} 
    NET {} {} {} {} {} {n92} {} {0.000} {0.000} {0.010} {2.003} {0.066} {-0.008} {} {} {} 
    INST {U207} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.077} {0.003} {} {1} {(67.08, 43.37) (66.94, 43.23)} 
    NET {} {} {} {} {} {n187} {} {0.000} {0.000} {0.006} {1.325} {0.077} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.075} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {DOUT_reg_2_} {CK}
  ENDPT {DOUT_reg_2_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {DOUT_reg_2_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.075} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DOUT_reg_2_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.009} {} {2} {(59.11, 42.42) (56.00, 42.44)} 
    NET {} {} {} {} {} {n86} {} {0.000} {0.000} {0.010} {2.019} {0.066} {-0.009} {} {} {} 
    INST {U195} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.078} {0.003} {} {1} {(57.19, 45.12) (57.32, 45.25)} 
    NET {} {} {} {} {} {n181} {} {0.000} {0.000} {0.006} {1.404} {0.078} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.075} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {DOUT_reg_1_} {CK}
  ENDPT {DOUT_reg_1_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {DOUT_reg_1_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.075}
  END_SLK_CLC
  SLK 0.075
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.075} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.075} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DOUT_reg_1_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.011} {} {0.067} {-0.009} {} {2} {(57.20, 43.26) (54.09, 43.24)} 
    NET {} {} {} {} {} {n85} {} {0.000} {0.000} {0.011} {2.111} {0.067} {-0.009} {} {} {} 
    INST {U214} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.078} {0.003} {} {1} {(55.30, 46.16) (55.16, 46.03)} 
    NET {} {} {} {} {} {n180} {} {0.000} {0.000} {0.006} {1.437} {0.078} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.075} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {DOUT_reg_4_} {CK}
  ENDPT {DOUT_reg_4_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {DOUT_reg_4_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.078}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DOUT_reg_4_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.011} {} {0.067} {-0.009} {} {2} {(63.09, 42.42) (59.98, 42.44)} 
    NET {} {} {} {} {} {n88} {} {0.000} {0.000} {0.011} {2.203} {0.067} {-0.009} {} {} {} 
    INST {U199} {A1} {^} {ZN} {v} {} {OAI22_X1} {0.011} {0.000} {0.006} {} {0.078} {0.003} {} {1} {(61.57, 45.12) (61.43, 45.25)} 
    NET {} {} {} {} {} {n183} {} {0.000} {0.000} {0.006} {1.391} {0.078} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B1_reg_reg_7_} {CK}
  ENDPT {B1_reg_reg_7_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B1_reg_reg_7_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B1_reg_reg_7_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(72.78, 20.02) (69.67, 20.04)} 
    NET {} {} {} {} {} {n135} {} {0.000} {0.000} {0.010} {1.909} {0.066} {-0.010} {} {} {} 
    INST {U291} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(71.83, 18.16) (71.69, 17.93)} 
    NET {} {} {} {} {} {n230} {} {0.000} {0.000} {0.005} {1.187} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B0_reg_reg_1_} {CK}
  ENDPT {B0_reg_reg_1_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B0_reg_reg_1_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B0_reg_reg_1_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {3} {(28.68, 70.42) (31.79, 70.44)} 
    NET {} {} {} {} {} {n139} {} {0.000} {0.000} {0.010} {1.805} {0.066} {-0.010} {} {} {} 
    INST {U249} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(32.11, 71.36) (32.24, 71.12)} 
    NET {} {} {} {} {} {n234} {} {0.000} {0.000} {0.005} {1.393} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B0_reg_reg_4_} {CK}
  ENDPT {B0_reg_reg_4_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B0_reg_reg_4_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B0_reg_reg_4_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(54.70, 70.42) (57.81, 70.44)} 
    NET {} {} {} {} {} {n142} {} {0.000} {0.000} {0.010} {1.802} {0.066} {-0.010} {} {} {} 
    INST {U255} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(58.13, 71.36) (58.27, 71.12)} 
    NET {} {} {} {} {} {n237} {} {0.000} {0.000} {0.005} {1.392} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B0_reg_reg_5_} {CK}
  ENDPT {B0_reg_reg_5_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B0_reg_reg_5_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B0_reg_reg_5_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(58.51, 70.42) (61.62, 70.44)} 
    NET {} {} {} {} {} {n143} {} {0.000} {0.000} {0.010} {1.793} {0.066} {-0.010} {} {} {} 
    INST {U299} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(61.94, 71.36) (62.07, 71.12)} 
    NET {} {} {} {} {} {n238} {} {0.000} {0.000} {0.005} {1.382} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B2_reg_reg_7_} {CK}
  ENDPT {B2_reg_reg_7_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B2_reg_reg_7_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B2_reg_reg_7_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(26.23, 70.42) (23.12, 70.44)} 
    NET {} {} {} {} {} {n125} {} {0.000} {0.000} {0.010} {1.959} {0.066} {-0.010} {} {} {} 
    INST {U271} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(25.46, 71.36) (25.59, 71.12)} 
    NET {} {} {} {} {} {n220} {} {0.000} {0.000} {0.005} {1.172} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B2_reg_reg_0_} {CK}
  ENDPT {B2_reg_reg_0_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B2_reg_reg_0_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B2_reg_reg_0_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {8} {(5.30, 68.46) (8.42, 68.44)} 
    NET {} {} {} {} {} {n118} {} {0.000} {0.000} {0.010} {1.886} {0.066} {-0.010} {} {} {} 
    INST {U257} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(6.83, 70.31) (6.97, 70.56)} 
    NET {} {} {} {} {} {n213} {} {0.000} {0.000} {0.005} {1.277} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B2_reg_reg_6_} {CK}
  ENDPT {B2_reg_reg_6_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B2_reg_reg_6_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B2_reg_reg_6_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(18.41, 68.46) (21.53, 68.44)} 
    NET {} {} {} {} {} {n124} {} {0.000} {0.000} {0.010} {1.806} {0.066} {-0.010} {} {} {} 
    INST {U269} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(21.86, 70.31) (21.72, 70.56)} 
    NET {} {} {} {} {} {n219} {} {0.000} {0.000} {0.005} {1.431} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {IN_reg_reg_6_} {CK}
  ENDPT {IN_reg_reg_6_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {IN_reg_reg_6_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IN_reg_reg_6_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {2} {(48.84, 48.02) (45.73, 48.04)} 
    NET {} {} {} {} {} {n174} {} {0.000} {0.000} {0.010} {1.801} {0.066} {-0.010} {} {} {} 
    INST {U361} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(45.79, 48.97) (45.92, 48.73)} 
    NET {} {} {} {} {} {n269} {} {0.000} {0.000} {0.005} {1.431} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B1_reg_reg_6_} {CK}
  ENDPT {B1_reg_reg_6_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B1_reg_reg_6_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B1_reg_reg_6_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(70.89, 18.06) (67.78, 18.04)} 
    NET {} {} {} {} {} {n134} {} {0.000} {0.000} {0.010} {1.830} {0.066} {-0.010} {} {} {} 
    INST {U289} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(68.39, 19.91) (68.53, 20.16)} 
    NET {} {} {} {} {} {n229} {} {0.000} {0.000} {0.005} {1.366} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B0_reg_reg_6_} {CK}
  ENDPT {B0_reg_reg_6_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B0_reg_reg_6_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B0_reg_reg_6_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(69.17, 70.42) (66.06, 70.44)} 
    NET {} {} {} {} {} {n144} {} {0.000} {0.000} {0.010} {1.812} {0.066} {-0.010} {} {} {} 
    INST {U301} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(65.92, 71.36) (66.06, 71.12)} 
    NET {} {} {} {} {} {n239} {} {0.000} {0.000} {0.005} {1.358} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A2_reg_reg_7_} {CK}
  ENDPT {A2_reg_reg_7_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A2_reg_reg_7_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A2_reg_reg_7_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(5.50, 12.46) (8.61, 12.44)} 
    NET {} {} {} {} {} {n155} {} {0.000} {0.000} {0.010} {1.827} {0.066} {-0.010} {} {} {} 
    INST {U323} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(8.17, 11.52) (8.30, 11.76)} 
    NET {} {} {} {} {} {n250} {} {0.000} {0.000} {0.005} {1.373} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {IN_reg_reg_1_} {CK}
  ENDPT {IN_reg_reg_1_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {IN_reg_reg_1_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IN_reg_reg_1_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {2} {(32.88, 34.02) (29.78, 34.04)} 
    NET {} {} {} {} {} {n169} {} {0.000} {0.000} {0.010} {1.825} {0.066} {-0.010} {} {} {} 
    INST {U351} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(30.21, 32.16) (30.08, 31.93)} 
    NET {} {} {} {} {} {n264} {} {0.000} {0.000} {0.005} {1.386} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A1_reg_reg_3_} {CK}
  ENDPT {A1_reg_reg_3_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A1_reg_reg_3_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A1_reg_reg_3_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(32.86, 6.86) (35.97, 6.84)} 
    NET {} {} {} {} {} {n161} {} {0.000} {0.000} {0.010} {1.788} {0.066} {-0.010} {} {} {} 
    INST {U335} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(36.29, 5.92) (36.42, 6.16)} 
    NET {} {} {} {} {} {n256} {} {0.000} {0.000} {0.005} {1.437} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B2_reg_reg_3_} {CK}
  ENDPT {B2_reg_reg_3_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B2_reg_reg_3_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B2_reg_reg_3_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(10.25, 70.42) (13.36, 70.44)} 
    NET {} {} {} {} {} {n121} {} {0.000} {0.000} {0.010} {1.916} {0.066} {-0.010} {} {} {} 
    INST {U263} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(11.59, 71.36) (11.72, 71.12)} 
    NET {} {} {} {} {} {n216} {} {0.000} {0.000} {0.005} {1.278} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B0_reg_reg_8_} {CK}
  ENDPT {B0_reg_reg_8_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B0_reg_reg_8_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B0_reg_reg_8_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(72.59, 68.46) (69.48, 68.44)} 
    NET {} {} {} {} {} {n146} {} {0.000} {0.000} {0.010} {1.900} {0.066} {-0.010} {} {} {} 
    INST {U305} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(70.86, 70.31) (71.00, 70.56)} 
    NET {} {} {} {} {} {n241} {} {0.000} {0.000} {0.005} {1.304} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {IN_reg_reg_8_} {CK}
  ENDPT {IN_reg_reg_8_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {IN_reg_reg_8_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IN_reg_reg_8_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {2} {(53.02, 39.62) (49.91, 39.64)} 
    NET {} {} {} {} {} {n176} {} {0.000} {0.000} {0.010} {1.896} {0.066} {-0.010} {} {} {} 
    INST {U365} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(50.91, 40.56) (51.05, 40.33)} 
    NET {} {} {} {} {} {n271} {} {0.000} {0.000} {0.005} {1.310} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {IN_reg_reg_9_} {CK}
  ENDPT {IN_reg_reg_9_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {IN_reg_reg_9_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IN_reg_reg_9_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {2} {(52.84, 37.66) (49.73, 37.64)} 
    NET {} {} {} {} {} {n177} {} {0.000} {0.000} {0.010} {1.863} {0.066} {-0.010} {} {} {} 
    INST {U367} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(49.20, 36.72) (49.34, 36.95)} 
    NET {} {} {} {} {} {n272} {} {0.000} {0.000} {0.005} {1.363} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B0_reg_reg_0_} {CK}
  ENDPT {B0_reg_reg_0_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B0_reg_reg_0_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B0_reg_reg_0_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {8} {(32.66, 70.42) (35.77, 70.44)} 
    NET {} {} {} {} {} {n138} {} {0.000} {0.000} {0.010} {1.806} {0.066} {-0.010} {} {} {} 
    INST {U297} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(36.09, 71.36) (36.23, 71.12)} 
    NET {} {} {} {} {} {n233} {} {0.000} {0.000} {0.005} {1.467} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B2_reg_reg_9_} {CK}
  ENDPT {B2_reg_reg_9_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B2_reg_reg_9_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B2_reg_reg_9_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(31.55, 67.62) (28.45, 67.64)} 
    NET {} {} {} {} {} {n127} {} {0.000} {0.000} {0.010} {1.893} {0.066} {-0.010} {} {} {} 
    INST {U275} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(29.45, 68.56) (29.58, 68.33)} 
    NET {} {} {} {} {} {n222} {} {0.000} {0.000} {0.005} {1.313} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B1_reg_reg_2_} {CK}
  ENDPT {B1_reg_reg_2_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B1_reg_reg_2_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B1_reg_reg_2_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(72.41, 6.86) (69.30, 6.84)} 
    NET {} {} {} {} {} {n130} {} {0.000} {0.000} {0.010} {1.980} {0.066} {-0.010} {} {} {} 
    INST {U281} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(71.44, 5.92) (71.57, 6.16)} 
    NET {} {} {} {} {} {n225} {} {0.000} {0.000} {0.005} {1.192} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A2_reg_reg_2_} {CK}
  ENDPT {A2_reg_reg_2_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A2_reg_reg_2_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A2_reg_reg_2_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(5.30, 26.46) (8.42, 26.44)} 
    NET {} {} {} {} {} {n150} {} {0.000} {0.000} {0.010} {1.964} {0.066} {-0.010} {} {} {} 
    INST {U313} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(6.28, 25.52) (6.14, 25.75)} 
    NET {} {} {} {} {} {n245} {} {0.000} {0.000} {0.005} {1.218} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {IN_reg_reg_5_} {CK}
  ENDPT {IN_reg_reg_5_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {IN_reg_reg_5_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IN_reg_reg_5_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {2} {(42.95, 48.02) (39.84, 48.04)} 
    NET {} {} {} {} {} {n173} {} {0.000} {0.000} {0.010} {1.929} {0.066} {-0.010} {} {} {} 
    INST {U359} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(41.80, 48.97) (41.67, 48.73)} 
    NET {} {} {} {} {} {n268} {} {0.000} {0.000} {0.005} {1.276} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B2_reg_reg_5_} {CK}
  ENDPT {B2_reg_reg_5_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B2_reg_reg_5_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B2_reg_reg_5_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(20.34, 70.42) (17.23, 70.44)} 
    NET {} {} {} {} {} {n123} {} {0.000} {0.000} {0.010} {1.924} {0.066} {-0.010} {} {} {} 
    INST {U267} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(18.62, 71.36) (18.75, 71.12)} 
    NET {} {} {} {} {} {n218} {} {0.000} {0.000} {0.005} {1.309} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A1_reg_reg_6_} {CK}
  ENDPT {A1_reg_reg_6_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A1_reg_reg_6_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A1_reg_reg_6_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(21.27, 6.86) (24.38, 6.84)} 
    NET {} {} {} {} {} {n164} {} {0.000} {0.000} {0.010} {1.928} {0.066} {-0.010} {} {} {} 
    INST {U341} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(22.98, 5.92) (23.12, 6.16)} 
    NET {} {} {} {} {} {n259} {} {0.000} {0.000} {0.005} {1.301} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A1_reg_reg_4_} {CK}
  ENDPT {A1_reg_reg_4_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A1_reg_reg_4_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A1_reg_reg_4_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(29.05, 6.86) (32.16, 6.84)} 
    NET {} {} {} {} {} {n162} {} {0.000} {0.000} {0.010} {1.895} {0.066} {-0.010} {} {} {} 
    INST {U337} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(31.16, 5.92) (31.29, 6.16)} 
    NET {} {} {} {} {} {n257} {} {0.000} {0.000} {0.005} {1.351} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B1_reg_reg_8_} {CK}
  ENDPT {B1_reg_reg_8_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B1_reg_reg_8_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B1_reg_reg_8_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(72.41, 20.86) (69.30, 20.84)} 
    NET {} {} {} {} {} {n136} {} {0.000} {0.000} {0.010} {2.003} {0.066} {-0.010} {} {} {} 
    INST {U293} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(72.00, 22.71) (72.14, 22.96)} 
    NET {} {} {} {} {} {n231} {} {0.000} {0.000} {0.005} {1.178} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A2_reg_reg_4_} {CK}
  ENDPT {A2_reg_reg_4_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A2_reg_reg_4_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A2_reg_reg_4_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(5.50, 20.02) (8.61, 20.04)} 
    NET {} {} {} {} {} {n152} {} {0.000} {0.000} {0.010} {1.914} {0.066} {-0.010} {} {} {} 
    INST {U317} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(7.59, 18.16) (7.73, 17.93)} 
    NET {} {} {} {} {} {n247} {} {0.000} {0.000} {0.005} {1.347} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A1_reg_reg_5_} {CK}
  ENDPT {A1_reg_reg_5_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A1_reg_reg_5_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A1_reg_reg_5_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(25.25, 6.86) (28.37, 6.84)} 
    NET {} {} {} {} {} {n163} {} {0.000} {0.000} {0.010} {1.928} {0.066} {-0.010} {} {} {} 
    INST {U339} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(26.98, 5.92) (27.11, 6.16)} 
    NET {} {} {} {} {} {n258} {} {0.000} {0.000} {0.005} {1.322} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A1_reg_reg_8_} {CK}
  ENDPT {A1_reg_reg_8_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A1_reg_reg_8_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A1_reg_reg_8_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(15.76, 9.66) (18.87, 9.64)} 
    NET {} {} {} {} {} {n166} {} {0.000} {0.000} {0.010} {1.928} {0.066} {-0.010} {} {} {} 
    INST {U345} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(17.68, 8.71) (17.54, 8.96)} 
    NET {} {} {} {} {} {n261} {} {0.000} {0.000} {0.005} {1.313} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A2_reg_reg_0_} {CK}
  ENDPT {A2_reg_reg_0_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A2_reg_reg_0_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A2_reg_reg_0_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {8} {(12.94, 46.06) (9.83, 46.04)} 
    NET {} {} {} {} {} {n148} {} {0.000} {0.000} {0.010} {1.891} {0.066} {-0.010} {} {} {} 
    INST {U309} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(10.83, 47.91) (10.96, 48.16)} 
    NET {} {} {} {} {} {n243} {} {0.000} {0.000} {0.005} {1.369} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A2_reg_reg_3_} {CK}
  ENDPT {A2_reg_reg_3_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A2_reg_reg_3_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A2_reg_reg_3_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(5.50, 22.82) (8.61, 22.84)} 
    NET {} {} {} {} {} {n151} {} {0.000} {0.000} {0.010} {1.917} {0.066} {-0.010} {} {} {} 
    INST {U315} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(7.59, 20.96) (7.73, 20.73)} 
    NET {} {} {} {} {} {n246} {} {0.000} {0.000} {0.005} {1.351} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {IN_reg_reg_2_} {CK}
  ENDPT {IN_reg_reg_2_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {IN_reg_reg_2_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IN_reg_reg_2_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {2} {(26.59, 40.46) (29.70, 40.44)} 
    NET {} {} {} {} {} {n170} {} {0.000} {0.000} {0.010} {1.925} {0.066} {-0.010} {} {} {} 
    INST {U353} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(28.69, 39.52) (28.82, 39.76)} 
    NET {} {} {} {} {} {n265} {} {0.000} {0.000} {0.005} {1.361} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {IN_reg_reg_3_} {CK}
  ENDPT {IN_reg_reg_3_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {IN_reg_reg_3_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IN_reg_reg_3_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {2} {(33.84, 40.46) (30.73, 40.44)} 
    NET {} {} {} {} {} {n171} {} {0.000} {0.000} {0.010} {1.905} {0.066} {-0.010} {} {} {} 
    INST {U355} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(32.11, 42.31) (32.24, 42.55)} 
    NET {} {} {} {} {} {n266} {} {0.000} {0.000} {0.005} {1.326} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {DOUT_reg_10_} {CK}
  ENDPT {DOUT_reg_10_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {DOUT_reg_10_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DOUT_reg_10_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {2} {(72.78, 42.42) (69.67, 42.44)} 
    NET {} {} {} {} {} {n94} {} {0.000} {0.000} {0.010} {1.939} {0.066} {-0.010} {} {} {} 
    INST {U210} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.007} {} {0.079} {0.003} {} {1} {(71.44, 40.56) (71.57, 40.33)} 
    NET {} {} {} {} {} {n189} {} {0.000} {0.000} {0.007} {1.274} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {DOUT_reg_9_} {CK}
  ENDPT {DOUT_reg_9_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {DOUT_reg_9_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DOUT_reg_9_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {2} {(69.75, 40.46) (66.64, 40.44)} 
    NET {} {} {} {} {} {n93} {} {0.000} {0.000} {0.010} {1.920} {0.066} {-0.010} {} {} {} 
    INST {U209} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.007} {} {0.079} {0.003} {} {1} {(68.22, 42.31) (68.08, 42.55)} 
    NET {} {} {} {} {} {n188} {} {0.000} {0.000} {0.007} {1.336} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A2_reg_reg_9_} {CK}
  ENDPT {A2_reg_reg_9_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A2_reg_reg_9_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A2_reg_reg_9_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(15.97, 8.82) (12.87, 8.84)} 
    NET {} {} {} {} {} {n157} {} {0.000} {0.000} {0.010} {2.021} {0.066} {-0.010} {} {} {} 
    INST {U327} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(15.96, 6.96) (16.09, 6.73)} 
    NET {} {} {} {} {} {n252} {} {0.000} {0.000} {0.005} {1.213} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A1_reg_reg_9_} {CK}
  ENDPT {A1_reg_reg_9_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A1_reg_reg_9_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A1_reg_reg_9_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(19.55, 9.66) (22.66, 9.64)} 
    NET {} {} {} {} {} {n167} {} {0.000} {0.000} {0.010} {2.014} {0.066} {-0.010} {} {} {} 
    INST {U347} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(19.57, 8.71) (19.70, 8.96)} 
    NET {} {} {} {} {} {n262} {} {0.000} {0.000} {0.005} {1.218} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B1_reg_reg_9_} {CK}
  ENDPT {B1_reg_reg_9_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B1_reg_reg_9_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B1_reg_reg_9_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(72.78, 26.46) (69.67, 26.44)} 
    NET {} {} {} {} {} {n137} {} {0.000} {0.000} {0.010} {1.965} {0.066} {-0.010} {} {} {} 
    INST {U295} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(71.45, 25.52) (71.31, 25.75)} 
    NET {} {} {} {} {} {n232} {} {0.000} {0.000} {0.005} {1.273} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A2_reg_reg_8_} {CK}
  ENDPT {A2_reg_reg_8_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A2_reg_reg_8_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A2_reg_reg_8_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(9.48, 9.66) (12.60, 9.64)} 
    NET {} {} {} {} {} {n156} {} {0.000} {0.000} {0.010} {1.953} {0.066} {-0.010} {} {} {} 
    INST {U325} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(11.21, 8.71) (11.08, 8.96)} 
    NET {} {} {} {} {} {n251} {} {0.000} {0.000} {0.005} {1.317} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {IN_reg_reg_0_} {CK}
  ENDPT {IN_reg_reg_0_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {IN_reg_reg_0_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IN_reg_reg_0_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {3} {(26.02, 34.86) (29.12, 34.84)} 
    NET {} {} {} {} {} {n168} {} {0.000} {0.000} {0.010} {1.946} {0.066} {-0.010} {} {} {} 
    INST {U349} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(27.93, 33.91) (28.06, 34.16)} 
    NET {} {} {} {} {} {n263} {} {0.000} {0.000} {0.005} {1.319} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A2_reg_reg_6_} {CK}
  ENDPT {A2_reg_reg_6_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A2_reg_reg_6_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A2_reg_reg_6_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(8.35, 14.42) (11.46, 14.44)} 
    NET {} {} {} {} {} {n154} {} {0.000} {0.000} {0.010} {1.922} {0.066} {-0.010} {} {} {} 
    INST {U321} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(10.06, 11.52) (10.20, 11.76)} 
    NET {} {} {} {} {} {n249} {} {0.000} {0.000} {0.005} {1.399} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B1_reg_reg_1_} {CK}
  ENDPT {B1_reg_reg_1_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B1_reg_reg_1_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B1_reg_reg_1_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.010} {} {0.067} {-0.010} {} {3} {(68.42, 6.86) (65.31, 6.84)} 
    NET {} {} {} {} {} {n129} {} {0.000} {0.000} {0.010} {2.061} {0.067} {-0.010} {} {} {} 
    INST {U279} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(68.02, 5.92) (68.15, 6.16)} 
    NET {} {} {} {} {} {n224} {} {0.000} {0.000} {0.005} {1.169} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B2_reg_reg_1_} {CK}
  ENDPT {B2_reg_reg_1_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B2_reg_reg_1_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B2_reg_reg_1_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {3} {(5.30, 64.82) (8.42, 64.84)} 
    NET {} {} {} {} {} {n119} {} {0.000} {0.000} {0.010} {2.008} {0.066} {-0.010} {} {} {} 
    INST {U259} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(6.83, 65.77) (6.97, 65.53)} 
    NET {} {} {} {} {} {n214} {} {0.000} {0.000} {0.005} {1.278} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A1_reg_reg_7_} {CK}
  ENDPT {A1_reg_reg_7_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A1_reg_reg_7_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.076}
  END_SLK_CLC
  SLK 0.076
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A1_reg_reg_7_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(21.27, 8.82) (24.38, 8.84)} 
    NET {} {} {} {} {} {n165} {} {0.000} {0.000} {0.010} {1.911} {0.066} {-0.010} {} {} {} 
    INST {U343} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(25.46, 9.77) (25.33, 9.53)} 
    NET {} {} {} {} {} {n260} {} {0.000} {0.000} {0.005} {1.431} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.076} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {DOUT_reg_13_} {CK}
  ENDPT {DOUT_reg_13_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {DOUT_reg_13_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DOUT_reg_13_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.011} {} {2} {(72.78, 48.02) (69.67, 48.04)} 
    NET {} {} {} {} {} {n97} {} {0.000} {0.000} {0.010} {1.921} {0.066} {-0.011} {} {} {} 
    INST {U213} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.007} {} {0.079} {0.003} {} {1} {(69.16, 48.97) (69.29, 48.73)} 
    NET {} {} {} {} {} {n192} {} {0.000} {0.000} {0.007} {1.430} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B1_reg_reg_0_} {CK}
  ENDPT {B1_reg_reg_0_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B1_reg_reg_0_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B1_reg_reg_0_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.010} {} {0.067} {-0.010} {} {8} {(64.42, 6.86) (61.31, 6.84)} 
    NET {} {} {} {} {} {n128} {} {0.000} {0.000} {0.010} {2.055} {0.067} {-0.010} {} {} {} 
    INST {U277} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(64.41, 5.92) (64.54, 6.16)} 
    NET {} {} {} {} {} {n223} {} {0.000} {0.000} {0.005} {1.212} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B1_reg_reg_3_} {CK}
  ENDPT {B1_reg_reg_3_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B1_reg_reg_3_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B1_reg_reg_3_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.010} {} {0.067} {-0.010} {} {6} {(72.03, 9.66) (68.92, 9.64)} 
    NET {} {} {} {} {} {n131} {} {0.000} {0.000} {0.010} {2.058} {0.067} {-0.010} {} {} {} 
    INST {U283} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(72.00, 8.71) (72.14, 8.96)} 
    NET {} {} {} {} {} {n226} {} {0.000} {0.000} {0.005} {1.227} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B0_reg_reg_2_} {CK}
  ENDPT {B0_reg_reg_2_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B0_reg_reg_2_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B0_reg_reg_2_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.010} {} {0.067} {-0.010} {} {6} {(33.99, 67.62) (37.11, 67.64)} 
    NET {} {} {} {} {} {n140} {} {0.000} {0.000} {0.010} {2.055} {0.067} {-0.010} {} {} {} 
    INST {U251} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(34.01, 65.77) (34.14, 65.53)} 
    NET {} {} {} {} {} {n235} {} {0.000} {0.000} {0.005} {1.224} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B2_reg_reg_4_} {CK}
  ENDPT {B2_reg_reg_4_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B2_reg_reg_4_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B2_reg_reg_4_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {6} {(13.29, 68.46) (16.39, 68.44)} 
    NET {} {} {} {} {} {n122} {} {0.000} {0.000} {0.010} {1.931} {0.066} {-0.010} {} {} {} 
    INST {U265} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(15.01, 71.36) (15.14, 71.12)} 
    NET {} {} {} {} {} {n217} {} {0.000} {0.000} {0.005} {1.422} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A2_reg_reg_1_} {CK}
  ENDPT {A2_reg_reg_1_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A2_reg_reg_1_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A2_reg_reg_1_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {3} {(5.50, 48.02) (8.61, 48.04)} 
    NET {} {} {} {} {} {n149} {} {0.000} {0.000} {0.010} {1.970} {0.066} {-0.010} {} {} {} 
    INST {U311} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(7.21, 48.97) (7.35, 48.73)} 
    NET {} {} {} {} {} {n244} {} {0.000} {0.000} {0.005} {1.391} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B2_reg_reg_8_} {CK}
  ENDPT {B2_reg_reg_8_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B2_reg_reg_8_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B2_reg_reg_8_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.011} {} {6} {(24.30, 67.62) (27.41, 67.64)} 
    NET {} {} {} {} {} {n126} {} {0.000} {0.000} {0.010} {1.854} {0.066} {-0.011} {} {} {} 
    INST {U273} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(27.73, 70.31) (27.87, 70.56)} 
    NET {} {} {} {} {} {n221} {} {0.000} {0.000} {0.005} {1.552} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B2_reg_reg_2_} {CK}
  ENDPT {B2_reg_reg_2_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B2_reg_reg_2_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B2_reg_reg_2_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.010} {} {0.067} {-0.010} {} {6} {(9.11, 68.46) (12.21, 68.44)} 
    NET {} {} {} {} {} {n120} {} {0.000} {0.000} {0.010} {2.062} {0.067} {-0.010} {} {} {} 
    INST {U261} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(8.93, 70.31) (9.06, 70.56)} 
    NET {} {} {} {} {} {n215} {} {0.000} {0.000} {0.005} {1.243} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B1_reg_reg_4_} {CK}
  ENDPT {B1_reg_reg_4_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B1_reg_reg_4_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B1_reg_reg_4_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.011} {} {0.067} {-0.010} {} {6} {(72.03, 12.46) (68.92, 12.44)} 
    NET {} {} {} {} {} {n132} {} {0.000} {0.000} {0.011} {2.075} {0.067} {-0.010} {} {} {} 
    INST {U285} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(72.00, 11.52) (72.14, 11.76)} 
    NET {} {} {} {} {} {n227} {} {0.000} {0.000} {0.005} {1.229} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B0_reg_reg_7_} {CK}
  ENDPT {B0_reg_reg_7_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B0_reg_reg_7_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B0_reg_reg_7_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.011} {} {6} {(68.80, 68.46) (65.69, 68.44)} 
    NET {} {} {} {} {} {n145} {} {0.000} {0.000} {0.010} {1.938} {0.066} {-0.011} {} {} {} 
    INST {U303} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(64.03, 70.31) (64.16, 70.56)} 
    NET {} {} {} {} {} {n240} {} {0.000} {0.000} {0.005} {1.467} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {IN_reg_reg_7_} {CK}
  ENDPT {IN_reg_reg_7_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {IN_reg_reg_7_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IN_reg_reg_7_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.011} {} {2} {(48.27, 46.06) (45.16, 46.04)} 
    NET {} {} {} {} {} {n175} {} {0.000} {0.000} {0.010} {1.907} {0.066} {-0.011} {} {} {} 
    INST {U363} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(43.70, 47.91) (43.83, 48.16)} 
    NET {} {} {} {} {} {n270} {} {0.000} {0.000} {0.005} {1.494} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {DOUT_reg_12_} {CK}
  ENDPT {DOUT_reg_12_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {DOUT_reg_12_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DOUT_reg_12_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.011} {} {0.067} {-0.010} {} {2} {(72.41, 45.22) (69.30, 45.24)} 
    NET {} {} {} {} {} {n96} {} {0.000} {0.000} {0.011} {2.088} {0.067} {-0.010} {} {} {} 
    INST {U212} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.007} {} {0.079} {0.003} {} {1} {(71.81, 46.16) (71.95, 45.93)} 
    NET {} {} {} {} {} {n191} {} {0.000} {0.000} {0.007} {1.197} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B0_reg_reg_3_} {CK}
  ENDPT {B0_reg_reg_3_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B0_reg_reg_3_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B0_reg_reg_3_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.011} {} {0.067} {-0.010} {} {6} {(33.80, 68.46) (36.91, 68.44)} 
    NET {} {} {} {} {} {n141} {} {0.000} {0.000} {0.011} {2.096} {0.067} {-0.010} {} {} {} 
    INST {U253} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.080} {0.003} {} {1} {(33.05, 68.56) (33.19, 68.33)} 
    NET {} {} {} {} {} {n236} {} {0.000} {0.000} {0.005} {1.262} {0.080} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A1_reg_reg_0_} {CK}
  ENDPT {A1_reg_reg_0_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A1_reg_reg_0_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A1_reg_reg_0_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.011} {} {0.067} {-0.010} {} {8} {(60.44, 6.86) (57.33, 6.84)} 
    NET {} {} {} {} {} {n158} {} {0.000} {0.000} {0.011} {2.102} {0.067} {-0.010} {} {} {} 
    INST {U329} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.080} {0.003} {} {1} {(60.61, 5.92) (60.74, 6.16)} 
    NET {} {} {} {} {} {n253} {} {0.000} {0.000} {0.005} {1.262} {0.080} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {IN_reg_reg_4_} {CK}
  ENDPT {IN_reg_reg_4_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {IN_reg_reg_4_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {IN_reg_reg_4_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.010} {} {2} {(33.80, 45.22) (36.91, 45.24)} 
    NET {} {} {} {} {} {n172} {} {0.000} {0.000} {0.010} {2.003} {0.066} {-0.010} {} {} {} 
    INST {U357} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.079} {0.003} {} {1} {(35.54, 47.91) (35.40, 48.16)} 
    NET {} {} {} {} {} {n267} {} {0.000} {0.000} {0.005} {1.382} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {DOUT_reg_11_} {CK}
  ENDPT {DOUT_reg_11_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {DOUT_reg_11_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.079}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {DOUT_reg_11_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.011} {} {2} {(72.41, 43.26) (69.30, 43.24)} 
    NET {} {} {} {} {} {n95} {} {0.000} {0.000} {0.010} {2.002} {0.066} {-0.011} {} {} {} 
    INST {U211} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.007} {} {0.079} {0.003} {} {1} {(71.06, 46.16) (71.19, 45.93)} 
    NET {} {} {} {} {} {n190} {} {0.000} {0.000} {0.007} {1.381} {0.079} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A1_reg_reg_2_} {CK}
  ENDPT {A1_reg_reg_2_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A1_reg_reg_2_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A1_reg_reg_2_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.011} {} {0.067} {-0.010} {} {6} {(52.84, 6.86) (49.73, 6.84)} 
    NET {} {} {} {} {} {n160} {} {0.000} {0.000} {0.011} {2.104} {0.067} {-0.010} {} {} {} 
    INST {U333} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.080} {0.003} {} {1} {(53.01, 5.92) (53.14, 6.16)} 
    NET {} {} {} {} {} {n255} {} {0.000} {0.000} {0.005} {1.276} {0.080} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A1_reg_reg_1_} {CK}
  ENDPT {A1_reg_reg_1_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A1_reg_reg_1_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A1_reg_reg_1_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.011} {} {0.067} {-0.010} {} {3} {(56.63, 6.86) (53.52, 6.84)} 
    NET {} {} {} {} {} {n159} {} {0.000} {0.000} {0.011} {2.130} {0.067} {-0.010} {} {} {} 
    INST {U331} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.080} {0.003} {} {1} {(56.80, 5.92) (56.94, 6.16)} 
    NET {} {} {} {} {} {n254} {} {0.000} {0.000} {0.005} {1.266} {0.080} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {A2_reg_reg_5_} {CK}
  ENDPT {A2_reg_reg_5_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {A2_reg_reg_5_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {A2_reg_reg_5_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.011} {} {0.067} {-0.010} {} {6} {(5.50, 17.22) (8.61, 17.24)} 
    NET {} {} {} {} {} {n153} {} {0.000} {0.000} {0.011} {2.081} {0.067} {-0.010} {} {} {} 
    INST {U319} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.080} {0.003} {} {1} {(7.41, 14.31) (7.54, 14.55)} 
    NET {} {} {} {} {} {n248} {} {0.000} {0.000} {0.005} {1.385} {0.080} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B0_reg_reg_9_} {CK}
  ENDPT {B0_reg_reg_9_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B0_reg_reg_9_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B0_reg_reg_9_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.011} {} {0.067} {-0.010} {} {6} {(72.41, 67.62) (69.30, 67.64)} 
    NET {} {} {} {} {} {n147} {} {0.000} {0.000} {0.011} {2.168} {0.067} {-0.010} {} {} {} 
    INST {U307} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.080} {0.003} {} {1} {(72.00, 64.72) (72.14, 64.95)} 
    NET {} {} {} {} {} {n242} {} {0.000} {0.000} {0.005} {1.255} {0.080} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_2d_reg_9_} {CK}
  ENDPT {int_reg_2d_reg_9_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_2d_reg_9_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_2d_reg_9_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.011} {} {5} {(36.49, 42.42) (33.38, 42.44)} 
    NET {} {} {} {} {} {n98} {} {0.000} {0.000} {0.010} {1.828} {0.066} {-0.011} {} {} {} 
    INST {U247} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.080} {0.003} {} {1} {(33.50, 43.37) (33.69, 43.23)} 
    NET {} {} {} {} {} {n193} {} {0.000} {0.000} {0.006} {1.452} {0.080} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_2d_reg_1_} {CK}
  ENDPT {int_reg_2d_reg_1_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_2d_reg_1_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_2d_reg_1_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.011} {} {2} {(25.66, 34.86) (22.55, 34.84)} 
    NET {} {} {} {} {} {n114} {} {0.000} {0.000} {0.010} {1.945} {0.066} {-0.011} {} {} {} 
    INST {U245} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.080} {0.003} {} {1} {(24.38, 33.91) (24.57, 34.05)} 
    NET {} {} {} {} {} {n209} {} {0.000} {0.000} {0.005} {1.214} {0.080} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {B1_reg_reg_5_} {CK}
  ENDPT {B1_reg_reg_5_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {B1_reg_reg_5_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.077}
  END_SLK_CLC
  SLK 0.077
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.077} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {B1_reg_reg_5_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.011} {} {0.067} {-0.010} {} {6} {(70.89, 15.26) (67.78, 15.24)} 
    NET {} {} {} {} {} {n133} {} {0.000} {0.000} {0.011} {2.168} {0.067} {-0.010} {} {} {} 
    INST {U287} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.013} {0.000} {0.005} {} {0.080} {0.003} {} {1} {(72.00, 14.31) (72.14, 14.55)} 
    NET {} {} {} {} {} {n228} {} {0.000} {0.000} {0.005} {1.352} {0.080} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.077} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.077} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_2d_reg_3_} {CK}
  ENDPT {int_reg_2d_reg_3_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_2d_reg_3_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.078} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_2d_reg_3_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.011} {} {16} {(26.80, 39.62) (23.70, 39.64)} 
    NET {} {} {} {} {} {n110} {} {0.000} {0.000} {0.010} {2.007} {0.066} {-0.011} {} {} {} 
    INST {U248} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.080} {0.003} {} {1} {(26.66, 37.77) (26.85, 37.63)} 
    NET {} {} {} {} {} {n205} {} {0.000} {0.000} {0.005} {1.240} {0.080} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.078} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_2d_reg_2_} {CK}
  ENDPT {int_reg_2d_reg_2_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_2d_reg_2_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.078} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_2d_reg_2_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.066} {0.000} {0.010} {} {0.066} {-0.011} {} {5} {(23.00, 46.06) (19.89, 46.04)} 
    NET {} {} {} {} {} {n112} {} {0.000} {0.000} {0.010} {2.021} {0.066} {-0.011} {} {} {} 
    INST {U244} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.080} {0.003} {} {1} {(22.67, 45.12) (22.86, 45.25)} 
    NET {} {} {} {} {} {n207} {} {0.000} {0.000} {0.005} {1.237} {0.080} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.078} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_2d_reg_0_} {CK}
  ENDPT {int_reg_2d_reg_0_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_2d_reg_0_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.080}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.078} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_2d_reg_0_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.011} {} {0.067} {-0.011} {} {2} {(26.05, 36.82) (22.93, 36.84)} 
    NET {} {} {} {} {} {n117} {} {0.000} {0.000} {0.011} {2.072} {0.067} {-0.011} {} {} {} 
    INST {U246} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.080} {0.003} {} {1} {(26.85, 36.72) (27.04, 36.85)} 
    NET {} {} {} {} {} {n212} {} {0.000} {0.000} {0.005} {1.223} {0.080} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.078} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_2d_reg_8_} {CK}
  ENDPT {int_reg_2d_reg_8_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_2d_reg_8_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.078} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_2d_reg_8_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.011} {} {0.067} {-0.011} {} {4} {(37.63, 40.46) (34.52, 40.44)} 
    NET {} {} {} {} {} {n100} {} {0.000} {0.000} {0.011} {2.085} {0.067} {-0.011} {} {} {} 
    INST {U239} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.081} {0.003} {} {1} {(37.49, 42.31) (37.68, 42.45)} 
    NET {} {} {} {} {} {n195} {} {0.000} {0.000} {0.005} {1.261} {0.081} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.078} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_2d_reg_6_} {CK}
  ENDPT {int_reg_2d_reg_6_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_2d_reg_6_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.078} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_2d_reg_6_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.011} {} {0.067} {-0.011} {} {4} {(28.14, 42.42) (25.03, 42.44)} 
    NET {} {} {} {} {} {n104} {} {0.000} {0.000} {0.011} {2.077} {0.067} {-0.011} {} {} {} 
    INST {U241} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.081} {0.003} {} {1} {(29.32, 42.31) (29.51, 42.45)} 
    NET {} {} {} {} {} {n199} {} {0.000} {0.000} {0.005} {1.346} {0.081} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.078} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_2d_reg_4_} {CK}
  ENDPT {int_reg_2d_reg_4_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_2d_reg_4_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.078} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_2d_reg_4_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.011} {} {0.067} {-0.011} {} {4} {(26.80, 46.06) (23.70, 46.04)} 
    NET {} {} {} {} {} {n108} {} {0.000} {0.000} {0.011} {2.146} {0.067} {-0.011} {} {} {} 
    INST {U243} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.081} {0.003} {} {1} {(26.66, 45.12) (26.85, 45.25)} 
    NET {} {} {} {} {} {n203} {} {0.000} {0.000} {0.005} {1.236} {0.081} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.078} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_2d_reg_5_} {CK}
  ENDPT {int_reg_2d_reg_5_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_2d_reg_5_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.078} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_2d_reg_5_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.011} {} {0.067} {-0.012} {} {9} {(27.95, 43.26) (24.84, 43.24)} 
    NET {} {} {} {} {} {n106} {} {0.000} {0.000} {0.011} {2.137} {0.067} {-0.012} {} {} {} 
    INST {U242} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.006} {} {0.081} {0.003} {} {1} {(29.51, 43.37) (29.70, 43.23)} 
    NET {} {} {} {} {} {n201} {} {0.000} {0.000} {0.006} {1.392} {0.081} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.078} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_2d_reg_7_} {CK}
  ENDPT {int_reg_2d_reg_7_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_2d_reg_7_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.081}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.078} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.078} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_2d_reg_7_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.067} {0.000} {0.011} {} {0.067} {-0.012} {} {9} {(31.37, 45.22) (28.25, 45.24)} 
    NET {} {} {} {} {} {n102} {} {0.000} {0.000} {0.011} {2.181} {0.067} {-0.012} {} {} {} 
    INST {U240} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.014} {0.000} {0.005} {} {0.081} {0.003} {} {1} {(31.79, 43.37) (31.98, 43.23)} 
    NET {} {} {} {} {} {n197} {} {0.000} {0.000} {0.005} {1.331} {0.081} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.078} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.078} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_1d_reg_3_} {CK}
  ENDPT {int_reg_1d_reg_3_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_1d_reg_3_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.084}
  END_SLK_CLC
  SLK 0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.084} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.084} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_1d_reg_3_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.072} {0.000} {0.015} {} {0.072} {-0.012} {} {3} {(38.02, 36.82) (34.91, 36.84)} 
    NET {} {} {} {} {} {n111} {} {0.000} {0.000} {0.015} {4.167} {0.072} {-0.012} {} {} {} 
    INST {U224} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.014} {0.000} {0.006} {} {0.087} {0.003} {} {1} {(35.91, 37.77) (36.04, 37.52)} 
    NET {} {} {} {} {} {n206} {} {0.000} {0.000} {0.006} {1.298} {0.087} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.084} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_1d_reg_1_} {CK}
  ENDPT {int_reg_1d_reg_1_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_1d_reg_1_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.087}
    {} {Slack Time} {0.084}
  END_SLK_CLC
  SLK 0.084
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.084} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.084} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_1d_reg_1_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.073} {0.000} {0.015} {} {0.073} {-0.011} {} {3} {(34.98, 32.06) (31.87, 32.04)} 
    NET {} {} {} {} {} {n115} {} {0.000} {0.000} {0.015} {4.339} {0.073} {-0.011} {} {} {} 
    INST {U228} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.014} {0.000} {0.006} {} {0.087} {0.003} {} {1} {(34.20, 33.91) (34.07, 34.16)} 
    NET {} {} {} {} {} {n210} {} {0.000} {0.000} {0.006} {1.202} {0.087} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.084} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.084} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_1d_reg_0_} {CK}
  ENDPT {int_reg_1d_reg_0_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_1d_reg_0_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.085}
  END_SLK_CLC
  SLK 0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.085} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.085} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_1d_reg_0_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.073} {0.000} {0.015} {} {0.073} {-0.012} {} {3} {(31.53, 34.86) (34.63, 34.84)} 
    NET {} {} {} {} {} {n116} {} {0.000} {0.000} {0.015} {4.327} {0.073} {-0.012} {} {} {} 
    INST {U230} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.015} {0.000} {0.005} {} {0.088} {0.003} {} {1} {(33.63, 37.77) (33.50, 37.52)} 
    NET {} {} {} {} {} {n211} {} {0.000} {0.000} {0.005} {1.450} {0.088} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.085} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_1d_reg_8_} {CK}
  ENDPT {int_reg_1d_reg_8_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_1d_reg_8_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.088}
    {} {Slack Time} {0.085}
  END_SLK_CLC
  SLK 0.085
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.085} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.085} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_1d_reg_8_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.073} {0.000} {0.015} {} {0.073} {-0.012} {} {5} {(45.77, 40.46) (48.88, 40.44)} 
    NET {} {} {} {} {} {n101} {} {0.000} {0.000} {0.015} {4.558} {0.073} {-0.012} {} {} {} 
    INST {U234} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.015} {0.000} {0.005} {} {0.088} {0.003} {} {1} {(45.98, 43.37) (45.85, 43.12)} 
    NET {} {} {} {} {} {n196} {} {0.000} {0.000} {0.005} {1.307} {0.088} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.085} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_1d_reg_9_} {CK}
  ENDPT {int_reg_1d_reg_9_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_1d_reg_9_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.086} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.086} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_1d_reg_9_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.074} {0.000} {0.016} {} {0.074} {-0.012} {} {6} {(51.88, 42.42) (48.77, 42.44)} 
    NET {} {} {} {} {} {n99} {} {0.000} {0.000} {0.016} {4.743} {0.074} {-0.012} {} {} {} 
    INST {U232} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.015} {0.000} {0.005} {} {0.089} {0.003} {} {1} {(49.20, 43.37) (49.34, 43.12)} 
    NET {} {} {} {} {} {n194} {} {0.000} {0.000} {0.005} {1.289} {0.089} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.086} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_1d_reg_5_} {CK}
  ENDPT {int_reg_1d_reg_5_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_1d_reg_5_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.086}
  END_SLK_CLC
  SLK 0.086
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.086} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.086} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_1d_reg_5_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.074} {0.000} {0.016} {} {0.074} {-0.012} {} {10} {(38.94, 39.62) (42.05, 39.64)} 
    NET {} {} {} {} {} {n107} {} {0.000} {0.000} {0.016} {4.751} {0.074} {-0.012} {} {} {} 
    INST {U220} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.015} {0.000} {0.006} {} {0.089} {0.003} {} {1} {(41.43, 42.31) (41.29, 42.55)} 
    NET {} {} {} {} {} {n202} {} {0.000} {0.000} {0.006} {1.424} {0.089} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.086} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.086} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_1d_reg_7_} {CK}
  ENDPT {int_reg_1d_reg_7_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_1d_reg_7_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.089}
    {} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.087} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.087} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_1d_reg_7_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.074} {0.000} {0.016} {} {0.074} {-0.012} {} {10} {(41.59, 37.66) (44.70, 37.64)} 
    NET {} {} {} {} {} {n103} {} {0.000} {0.000} {0.016} {4.879} {0.074} {-0.012} {} {} {} 
    INST {U218} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.015} {0.000} {0.006} {} {0.089} {0.003} {} {1} {(42.76, 40.56) (42.62, 40.33)} 
    NET {} {} {} {} {} {n198} {} {0.000} {0.000} {0.006} {1.333} {0.089} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.087} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_1d_reg_4_} {CK}
  ENDPT {int_reg_1d_reg_4_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_1d_reg_4_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.087} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.087} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_1d_reg_4_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.075} {0.000} {0.016} {} {0.075} {-0.012} {} {5} {(37.98, 40.46) (41.09, 40.44)} 
    NET {} {} {} {} {} {n109} {} {0.000} {0.000} {0.016} {4.982} {0.075} {-0.012} {} {} {} 
    INST {U222} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.015} {0.000} {0.005} {} {0.090} {0.003} {} {1} {(39.72, 42.31) (39.58, 42.55)} 
    NET {} {} {} {} {} {n204} {} {0.000} {0.000} {0.005} {1.312} {0.090} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.087} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_1d_reg_6_} {CK}
  ENDPT {int_reg_1d_reg_6_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_1d_reg_6_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.090}
    {} {Slack Time} {0.087}
  END_SLK_CLC
  SLK 0.087
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.087} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.087} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_1d_reg_6_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.075} {0.000} {0.016} {} {0.075} {-0.012} {} {5} {(42.73, 39.62) (45.84, 39.64)} 
    NET {} {} {} {} {} {n105} {} {0.000} {0.000} {0.016} {5.008} {0.075} {-0.012} {} {} {} 
    INST {U236} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.015} {0.000} {0.005} {} {0.090} {0.003} {} {1} {(44.65, 40.56) (44.78, 40.33)} 
    NET {} {} {} {} {} {n200} {} {0.000} {0.000} {0.005} {1.326} {0.090} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.087} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {int_reg_1d_reg_2_} {CK}
  ENDPT {int_reg_1d_reg_2_} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {int_reg_1d_reg_2_} {QN} {DFFR_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.091}
    {} {Slack Time} {0.088}
  END_SLK_CLC
  SLK 0.088
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.088} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.088} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {int_reg_1d_reg_2_} {CK} {^} {QN} {^} {} {DFFR_X1} {0.076} {0.000} {0.017} {} {0.076} {-0.012} {} {6} {(37.61, 37.66) (40.72, 37.64)} 
    NET {} {} {} {} {} {n113} {} {0.000} {0.000} {0.017} {5.337} {0.076} {-0.012} {} {} {} 
    INST {U226} {B1} {^} {ZN} {v} {} {OAI21_X1} {0.015} {0.000} {0.005} {} {0.091} {0.003} {} {1} {(38.38, 39.52) (38.51, 39.76)} 
    NET {} {} {} {} {} {n208} {} {0.000} {0.000} {0.005} {1.209} {0.091} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.088} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.088} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {VOUT_reg} {CK}
  ENDPT {VOUT_reg} {D} {DFFR_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {VIN_reg_reg} {Q} {DFF_X1} {v} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.121}
    {} {Slack Time} {0.118}
  END_SLK_CLC
  SLK 0.118
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.118} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.118} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {VIN_reg_reg} {CK} {^} {Q} {v} {} {DFF_X1} {0.119} {0.000} {0.032} {} {0.119} {0.001} {} {26} {(53.62, 42.31) (55.16, 42.58)} 
    NET {} {} {} {} {} {VIN_reg} {} {0.002} {0.000} {0.032} {28.732} {0.121} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.118} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  MyAnView
  CHECK_TYPE {Hold Check}
  REF {VIN_reg_reg} {CK}
  ENDPT {VIN_reg_reg} {D} {DFF_X1} {v} {leading} {MY_CLK} {MY_CLK(C)(P)(MyAnView)}
  BEGINPT {VIN_reg_reg} {QN} {DFF_X1} {^} {leading} {MY_CLK} {MY_CLK(D)(P)(MyAnView)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.128}
    {} {Slack Time} {0.126}
  END_SLK_CLC
  SLK 0.126
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {-0.126} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {-0.126} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {VIN_reg_reg} {CK} {^} {QN} {^} {} {DFF_X1} {0.107} {0.000} {0.047} {} {0.107} {-0.018} {} {26} {(53.62, 42.31) (54.78, 42.58)} 
    NET {} {} {} {} {} {n178} {} {0.000} {0.000} {0.047} {19.549} {0.107} {-0.018} {} {} {} 
    INST {U238} {B1} {^} {ZN} {v} {} {OAI22_X1} {0.020} {0.000} {0.009} {} {0.128} {0.002} {} {1} {(53.45, 40.56) (53.64, 40.43)} 
    NET {} {} {} {} {} {n273} {} {0.000} {0.000} {0.009} {1.273} {0.128} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {CLK} {^} {} {} {CLK} {} {} {} {0.000} {126.974} {0.000} {0.126} {} {96} {(0.00, 0.00) } 
    NET {} {} {} {} {} {CLK} {} {0.000} {0.000} {0.000} {126.974} {0.000} {0.126} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96

