

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Thu Apr 29 00:10:23 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          266
LUT:            602
FF:             698
DSP:             17
BRAM:             0
SRL:              4
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.937
CP achieved post-implementation:    8.693
Timing met
