
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.534050                       # Number of seconds simulated
sim_ticks                                534050395000                       # Number of ticks simulated
final_tick                               534050395000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 805686                       # Simulator instruction rate (inst/s)
host_op_rate                                  1313945                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1726897549                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671760                       # Number of bytes of host memory used
host_seconds                                   309.25                       # Real time elapsed on the host
sim_insts                                   249161735                       # Number of instructions simulated
sim_ops                                     406343042                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         6877056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6899648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      5685120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5685120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           107454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         88830                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88830                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              42303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           12877167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              12919470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         42303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            42303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        10645288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10645288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        10645288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             42303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          12877167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             23564757                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   118033992                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    31915272                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2738                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           498                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   335229882                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    534050395000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1068100790                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   249161735                       # Number of instructions committed
system.cpu.committedOps                     406343042                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             403870578                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     4727228                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     23353243                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    403870578                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           905631451                       # number of times the integer registers were read
system.cpu.num_int_register_writes          351334395                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            149131738                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           139496765                       # number of times the CC registers were written
system.cpu.num_mem_refs                     149949261                       # number of memory refs
system.cpu.num_load_insts                   118033989                       # Number of load instructions
system.cpu.num_store_insts                   31915272                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1068100790                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30316574                       # Number of branches fetched
system.cpu.op_class::No_OpClass                744058      0.18%      0.18% # Class of executed instruction
system.cpu.op_class::IntAlu                 251172917     61.81%     62.00% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.00% # Class of executed instruction
system.cpu.op_class::IntDiv                   4475842      1.10%     63.10% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.10% # Class of executed instruction
system.cpu.op_class::MemRead                118033933     29.05%     92.15% # Class of executed instruction
system.cpu.op_class::MemWrite                31914857      7.85%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  406343042                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.628853                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           149949264                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            352173                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            425.782965                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.628853                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999275                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999275                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          430                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         300250701                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        300250701                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    117715097                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       117715097                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     31768923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       31768923                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     149484020                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        149484020                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    149484020                       # number of overall hits
system.cpu.dcache.overall_hits::total       149484020                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       318895                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        318895                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       146349                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       146349                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       465244                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         465244                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       465244                       # number of overall misses
system.cpu.dcache.overall_misses::total        465244                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  40425574000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40425574000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   8849253000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8849253000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  49274827000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  49274827000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  49274827000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  49274827000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    118033992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    118033992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     31915272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     31915272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    149949264                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    149949264                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    149949264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    149949264                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002702                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002702                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004586                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004586                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003103                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003103                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003103                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003103                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 126767.663337                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 126767.663337                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60466.781461                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60466.781461                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 105911.794671                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105911.794671                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 105911.794671                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105911.794671                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       321210                       # number of writebacks
system.cpu.dcache.writebacks::total            321210                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       318895                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318895                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       146349                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       146349                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       465244                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       465244                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       465244                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       465244                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  40106679000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  40106679000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   8702904000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8702904000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  48809583000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  48809583000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  48809583000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  48809583000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002702                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004586                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004586                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003103                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003103                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003103                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003103                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 125767.663337                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 125767.663337                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59466.781461                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59466.781461                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 104911.794671                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 104911.794671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 104911.794671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 104911.794671                       # average overall mshr miss latency
system.cpu.dcache.replacements                 351661                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.463988                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           335229882                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          949659.722380                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.463988                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         670460117                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        670460117                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    335229529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       335229529                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     335229529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        335229529                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    335229529                       # number of overall hits
system.cpu.icache.overall_hits::total       335229529                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           353                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          353                       # number of overall misses
system.cpu.icache.overall_misses::total           353                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     62022000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62022000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     62022000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62022000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     62022000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62022000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    335229882                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    335229882                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    335229882                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    335229882                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    335229882                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    335229882                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 175699.716714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 175699.716714                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 175699.716714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 175699.716714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 175699.716714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 175699.716714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          353                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     61669000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61669000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     61669000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61669000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     61669000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61669000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 174699.716714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 174699.716714                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 174699.716714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 174699.716714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 174699.716714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 174699.716714                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2043.034134                       # Cycle average of tags in use
system.l2.tags.total_refs                      817303                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    248839                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.284465                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.978374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.900848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2040.154911                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.996169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997575                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1922                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6787263                       # Number of tag accesses
system.l2.tags.data_accesses                  6787263                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       321210                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           321210                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            113071                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               113071                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1464                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1464                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         102285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            102285                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                103749                       # number of demand (read+write) hits
system.l2.demand_hits::total                   103749                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               103749                       # number of overall hits
system.l2.overall_hits::total                  103749                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            31814                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31814                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              353                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       216610                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          216610                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              248424                       # number of demand (read+write) misses
system.l2.demand_misses::total                 248777                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                353                       # number of overall misses
system.l2.overall_misses::cpu.data             248424                       # number of overall misses
system.l2.overall_misses::total                248777                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   7280763000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7280763000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     61138000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61138000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  38554343500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  38554343500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      61138000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   45835106500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      45896244500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     61138000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  45835106500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     45896244500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       321210                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       321210                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        113071                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           113071                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          33278                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33278                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       318895                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        318895                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            352173                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               352526                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           352173                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              352526                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.956007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956007                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.679252                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.679252                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.705403                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.705698                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.705403                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.705698                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 228854.057962                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 228854.057962                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 173195.467422                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 173195.467422                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 177989.674992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 177989.674992                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 173195.467422                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 184503.536293                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 184487.490805                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 173195.467422                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 184503.536293                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 184487.490805                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               239157                       # number of writebacks
system.l2.writebacks::total                    239157                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        31814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31814                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       216610                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       216610                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         248424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            248777                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        248424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           248777                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   6962623000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6962623000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     57608000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57608000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36388243500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36388243500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     57608000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  43350866500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  43408474500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     57608000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  43350866500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  43408474500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.956007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.679252                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.679252                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.705403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.705698                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.705403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.705698                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 218854.057962                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 218854.057962                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 163195.467422                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 163195.467422                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 167989.674992                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 167989.674992                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 163195.467422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 174503.536293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 174487.490805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 163195.467422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 174503.536293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 174487.490805                       # average overall mshr miss latency
system.l2.replacements                         246791                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 15896.407921                       # Cycle average of tags in use
system.l3.tags.total_refs                      495236                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    107820                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      4.593174                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.999162                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         15.247282                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15880.161476                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000061                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000931                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.969248                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.970240                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16321                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   1098292                       # Number of tag accesses
system.l3.tags.data_accesses                  1098292                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       239157                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           239157                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                382                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   382                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         140588                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            140588                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                140970                       # number of demand (read+write) hits
system.l3.demand_hits::total                   140970                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               140970                       # number of overall hits
system.l3.overall_hits::total                  140970                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            31432                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               31432                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          353                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        76022                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           76375                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              107454                       # number of demand (read+write) misses
system.l3.demand_misses::total                 107807                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                353                       # number of overall misses
system.l3.overall_misses::cpu.data             107454                       # number of overall misses
system.l3.overall_misses::total                107807                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   6608658000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    6608658000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     53725000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  32529359500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  32583084500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      53725000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   39138017500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      39191742500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     53725000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  39138017500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     39191742500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       239157                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       239157                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          31814                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             31814                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          353                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       216610                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        216963                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            248424                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               248777                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           248424                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              248777                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.987993                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.987993                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.350963                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.352019                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.432543                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.433348                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.432543                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.433348                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 210252.545177                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 210252.545177                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 152195.467422                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 427894.024098                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 426619.764321                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 152195.467422                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 364230.438141                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 363536.157207                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 152195.467422                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 364230.438141                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 363536.157207                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                88830                       # number of writebacks
system.l3.writebacks::total                     88830                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        31432                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          31432                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          353                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        76022                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        76375                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         107454                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            107807                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        107454                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           107807                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   6294338000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   6294338000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     50195000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  31769139500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  31819334500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     50195000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  38063477500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  38113672500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     50195000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  38063477500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  38113672500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.987993                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.987993                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.350963                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.352019                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.432543                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.433348                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.432543                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.433348                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 200252.545177                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 200252.545177                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 142195.467422                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 417894.024098                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 416619.764321                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 142195.467422                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 354230.438141                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 353536.157207                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 142195.467422                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 354230.438141                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 353536.157207                       # average overall mshr miss latency
system.l3.replacements                          91436                       # number of replacements
system.membus.snoop_filter.tot_requests        198950                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        91143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              76375                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        88830                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2313                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31432                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31432                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         76375                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       306757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       306757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 306757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     12584768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     12584768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12584768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            107807                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  107807    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              107807                       # Request fanout histogram
system.membus.reqLayer2.occupancy           554272000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          539036500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       817303                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       464777                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            624                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          624                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            319248                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       560367                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           38378                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          113071                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         113071                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33278                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33278                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           353                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       318895                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1282149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1282900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     43096512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               43121984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          247084                       # Total snoops (count)
system.tol2bus.snoopTraffic                  15306048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           712681                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000876                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029577                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 712057     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    624      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             712681                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          729906500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         584795000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       495236                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       246459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            293                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          293                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 534050395000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            216963                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       327987                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            9908                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            31814                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           31814                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       216963                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       744013                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     31227776                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           91436                       # Total snoops (count)
system.tol3bus.snoopTraffic                   5685120                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           340213                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000861                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.029334                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 339920     99.91%     99.91% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    293      0.09%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             340213                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          486775000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         373165500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
