JDF B
// Created by Version 2.0 
PROJECT Suma4
DESIGN suma4 Normal
DEVKIT GAL22V10D-10LP
ENTRY Pure VHDL
MODULE semi_suma.vhd
MODSTYLE semi_su Normal
MODULE semi_sumador.vhd
MODSTYLE semi_sumador.vhd Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE semi_su
