---
Author:
  - Xinyang YU
Author Profile:
  - https://linkedin.com/in/xinyang-yu
tags:
  - computer_organisation
Creation Date: 2023-08-02T21:53:37+08:00
Last Date: 2024-01-09T21:22:21+08:00
References: 
---
## Abstract
---
![[clock_signal.png|300]]


- Represented with `CLK`
- Time period of the Clock Signal is the time it takes to repeat itself
- Used to synchronize the [[Operation]] of various components within the circuit

## Duty Cycle
---
![[duty_cycle.png|350]]

- The ratio of time the [[Clock Signal]] is in the high state (logical 1) to the total period of the signal