module top
#(parameter param67 = ((((((8'hae) ? (8'hbe) : (7'h40)) ? (~|(8'ha8)) : {(8'hbc)}) ? (((8'haf) ? (8'ha2) : (7'h41)) ? (~|(8'hb2)) : ((8'hae) ? (8'h9c) : (8'hbf))) : ((^~(8'ha6)) ^ (8'ha6))) ? {(~^{(8'hac), (8'hb5)}), (~^{(8'h9f)})} : (~|((&(8'hbe)) ? {(8'hbc)} : (^(8'ha1))))) == ({(~|(&(8'ha9))), (((8'hbd) <= (8'ha0)) || (^(8'hab)))} < ((~{(8'h9e)}) ? (7'h42) : (((7'h43) == (8'h9f)) <<< ((8'hae) + (8'hb9)))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h27d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hc):(1'h0)] wire3;
  input wire [(4'hf):(1'h0)] wire2;
  input wire [(4'hf):(1'h0)] wire1;
  input wire signed [(5'h15):(1'h0)] wire0;
  wire signed [(4'h9):(1'h0)] wire66;
  wire [(4'hb):(1'h0)] wire65;
  wire signed [(4'h9):(1'h0)] wire64;
  wire [(5'h10):(1'h0)] wire63;
  wire [(4'h8):(1'h0)] wire49;
  wire [(3'h5):(1'h0)] wire48;
  wire [(3'h6):(1'h0)] wire47;
  wire [(5'h15):(1'h0)] wire17;
  wire signed [(4'h9):(1'h0)] wire16;
  wire signed [(2'h2):(1'h0)] wire15;
  wire [(3'h5):(1'h0)] wire14;
  wire signed [(2'h2):(1'h0)] wire13;
  wire signed [(5'h11):(1'h0)] wire4;
  reg signed [(5'h11):(1'h0)] reg62 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg61 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg60 = (1'h0);
  reg [(5'h12):(1'h0)] reg59 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg58 = (1'h0);
  reg [(2'h2):(1'h0)] reg57 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg56 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg55 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg54 = (1'h0);
  reg [(3'h7):(1'h0)] reg53 = (1'h0);
  reg [(3'h4):(1'h0)] reg52 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg51 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg50 = (1'h0);
  reg [(3'h6):(1'h0)] reg46 = (1'h0);
  reg [(4'hf):(1'h0)] reg45 = (1'h0);
  reg [(4'h8):(1'h0)] reg44 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg43 = (1'h0);
  reg [(5'h15):(1'h0)] reg42 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg41 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg40 = (1'h0);
  reg [(4'h8):(1'h0)] reg39 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg38 = (1'h0);
  reg [(5'h13):(1'h0)] reg37 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg36 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg35 = (1'h0);
  reg [(4'he):(1'h0)] reg34 = (1'h0);
  reg signed [(4'he):(1'h0)] reg33 = (1'h0);
  reg [(3'h7):(1'h0)] reg32 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg31 = (1'h0);
  reg [(3'h5):(1'h0)] reg30 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg29 = (1'h0);
  reg [(2'h3):(1'h0)] reg28 = (1'h0);
  reg [(3'h5):(1'h0)] reg27 = (1'h0);
  reg [(4'hf):(1'h0)] reg26 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg25 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg24 = (1'h0);
  reg [(4'hf):(1'h0)] reg23 = (1'h0);
  reg [(5'h13):(1'h0)] reg22 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg21 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg20 = (1'h0);
  reg [(4'h8):(1'h0)] reg19 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg18 = (1'h0);
  reg [(5'h14):(1'h0)] reg12 = (1'h0);
  reg [(2'h3):(1'h0)] reg11 = (1'h0);
  reg [(5'h14):(1'h0)] reg10 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg9 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg8 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg7 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg6 = (1'h0);
  reg [(3'h7):(1'h0)] reg5 = (1'h0);
  assign y = {wire66,
                 wire65,
                 wire64,
                 wire63,
                 wire49,
                 wire48,
                 wire47,
                 wire17,
                 wire16,
                 wire15,
                 wire14,
                 wire13,
                 wire4,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg5,
                 (1'h0)};
  assign wire4 = $signed((((^~(~wire1)) == ($signed(wire2) >> $signed((8'hba)))) | $signed($signed((wire0 >> wire0)))));
  always
    @(posedge clk) begin
      reg5 <= ({(&$unsigned($unsigned(wire2))),
          wire2} & (((~&wire4[(5'h10):(3'h7)]) << ((wire4 || wire4) ?
          {wire2, wire0} : wire4)) ^ $signed((8'ha3))));
      reg6 <= wire1[(4'he):(1'h1)];
      reg7 <= {($unsigned(({wire4} >>> $unsigned(reg5))) || {reg6[(5'h10):(4'hb)]}),
          wire0[(5'h10):(4'hf)]};
      reg8 <= (~^(wire1 + reg6[(4'h8):(3'h5)]));
    end
  always
    @(posedge clk) begin
      reg9 <= {($signed(reg5[(3'h7):(3'h5)]) ?
              $signed(({wire1, wire2} < (reg7 ?
                  reg6 : reg6))) : ((|$unsigned(reg5)) - (|$signed(wire3))))};
      if ((|(~&wire1)))
        begin
          reg10 <= wire0[(3'h7):(1'h1)];
        end
      else
        begin
          reg10 <= reg9[(3'h4):(1'h0)];
        end
      reg11 <= $signed(wire0);
      reg12 <= reg10[(4'hd):(4'hc)];
    end
  assign wire13 = $unsigned(($unsigned((reg11[(2'h3):(2'h2)] >= wire3[(3'h5):(3'h5)])) ?
                      $unsigned(({reg12} >> (+(8'hb1)))) : (wire0 + $unsigned(wire3[(3'h4):(1'h0)]))));
  assign wire14 = {wire2};
  assign wire15 = $unsigned(wire1[(2'h2):(1'h0)]);
  assign wire16 = $signed(($signed(((wire2 - reg10) ^~ $signed(reg10))) != $unsigned(($unsigned(reg7) ?
                      (wire13 && reg6) : (reg12 - reg6)))));
  assign wire17 = wire1;
  always
    @(posedge clk) begin
      if (wire15[(1'h0):(1'h0)])
        begin
          reg18 <= ($signed((8'ha9)) ?
              $signed(((+(-wire16)) ?
                  $signed((~^wire17)) : ($signed(wire17) ~^ $unsigned(wire1)))) : $signed(((^~(wire2 ?
                  reg10 : reg12)) | wire14[(1'h1):(1'h1)])));
          reg19 <= $unsigned(wire16[(4'h9):(2'h2)]);
          reg20 <= {$signed((~(^~$unsigned(reg8))))};
        end
      else
        begin
          reg18 <= $unsigned({(!$unsigned($unsigned(wire0))), wire1});
          reg19 <= reg19[(2'h2):(2'h2)];
          if (reg6[(5'h12):(1'h1)])
            begin
              reg20 <= $unsigned(wire15);
              reg21 <= reg6[(4'hc):(1'h1)];
              reg22 <= (reg7 ^ $unsigned($signed($unsigned((~&reg19)))));
              reg23 <= reg12;
              reg24 <= (((((reg5 ? reg22 : wire4) ?
                      (wire3 ? wire13 : reg20) : (wire15 ?
                          reg6 : reg22)) | $unsigned((reg20 ?
                      (8'ha0) : wire2))) >> (~$unsigned($signed(reg23)))) ?
                  {reg22,
                      ($unsigned((8'hae)) ?
                          $unsigned({(8'ha5)}) : ((~&reg18) == (~|reg18)))} : $signed(reg21));
            end
          else
            begin
              reg20 <= ((reg11 - reg19) + (reg9[(2'h2):(2'h2)] - $signed($unsigned($unsigned(reg6)))));
            end
          reg25 <= {(-wire17[(3'h5):(3'h5)]),
              (&{(reg10[(1'h0):(1'h0)] == wire13[(1'h0):(1'h0)]),
                  {$unsigned(reg21), reg9}})};
          reg26 <= ((+(!({(8'hab)} == (reg7 && reg11)))) ^~ reg11);
        end
      reg27 <= $unsigned((reg6[(4'h8):(2'h3)] != $unsigned((^~reg8))));
    end
  always
    @(posedge clk) begin
      if ($unsigned(wire4))
        begin
          if ($unsigned($unsigned(reg10)))
            begin
              reg28 <= reg22;
              reg29 <= $unsigned(reg18[(3'h6):(2'h2)]);
            end
          else
            begin
              reg28 <= (reg25[(4'he):(4'hb)] >>> $signed({(~^reg18[(1'h0):(1'h0)])}));
              reg29 <= (&($signed((wire15[(1'h1):(1'h1)] ?
                      (&wire13) : {(8'hb2), (8'hae)})) ?
                  $unsigned(reg29[(4'h8):(1'h1)]) : (~reg26)));
              reg30 <= wire1[(1'h0):(1'h0)];
              reg31 <= $signed($signed(wire14));
            end
          reg32 <= $signed(reg12[(4'hc):(4'ha)]);
          if (reg22[(2'h2):(2'h2)])
            begin
              reg33 <= $unsigned(reg30[(2'h3):(1'h0)]);
              reg34 <= ($unsigned(wire4[(3'h7):(2'h3)]) ?
                  $unsigned((~(reg9[(3'h4):(2'h3)] ^~ $signed((8'ha5))))) : $signed($unsigned(((reg10 ?
                      (8'h9d) : (8'h9f)) || wire14[(2'h3):(1'h0)]))));
              reg35 <= $signed(reg33);
            end
          else
            begin
              reg33 <= $unsigned($signed((~|reg24[(4'ha):(4'ha)])));
              reg34 <= (~^{(|(wire3 ? (reg19 <= wire14) : reg20))});
            end
          if (reg11[(1'h0):(1'h0)])
            begin
              reg36 <= (reg9[(2'h2):(1'h0)] != $unsigned({$signed(reg24)}));
            end
          else
            begin
              reg36 <= reg22;
              reg37 <= $unsigned((8'h9f));
              reg38 <= $signed((~&$unsigned(((reg26 ? reg8 : reg5) ?
                  {wire16} : (wire13 ? reg37 : wire1)))));
            end
        end
      else
        begin
          reg28 <= reg6;
          if (wire16[(4'h9):(3'h4)])
            begin
              reg29 <= $unsigned(({((reg22 ~^ reg31) ^~ $signed(reg12))} ?
                  (-$signed(wire14[(2'h3):(1'h0)])) : ($signed({wire15}) ?
                      reg37[(3'h5):(3'h5)] : reg22)));
              reg30 <= reg30;
              reg31 <= wire2[(4'hd):(3'h5)];
            end
          else
            begin
              reg29 <= $signed((wire2 ^ $unsigned(($unsigned(wire0) ?
                  $signed(reg9) : (reg21 ? reg8 : reg10)))));
              reg30 <= reg37;
            end
          reg32 <= (^~$unsigned(((^~reg37) ?
              (reg24[(4'hb):(3'h5)] ?
                  {reg36} : (reg24 ? reg18 : reg20)) : {$unsigned(reg32),
                  {(8'ha7), reg21}})));
          reg33 <= $unsigned((reg28 != wire4[(4'h8):(3'h7)]));
        end
      if ({{(~$signed($signed(reg7))), reg22[(4'he):(3'h6)]}})
        begin
          reg39 <= $signed((~(+$signed(((8'hab) ? wire2 : (8'hbf))))));
          reg40 <= ($signed((reg23 ?
                  $unsigned(wire15[(2'h2):(2'h2)]) : ($unsigned((8'had)) & (7'h40)))) ?
              (8'hb9) : (+$unsigned((reg18[(4'hc):(3'h4)] ?
                  $signed(reg26) : ((8'hae) ? (8'hb6) : (7'h42))))));
          reg41 <= (^~$signed(reg39[(1'h0):(1'h0)]));
          if ((8'ha4))
            begin
              reg42 <= $signed(((wire17[(5'h14):(3'h4)] == ((8'had) ?
                      reg22[(4'h9):(4'h8)] : $unsigned(reg6))) ?
                  wire16 : reg33));
              reg43 <= $unsigned((reg11 ?
                  ($unsigned(reg30) < $signed(reg27[(3'h5):(3'h5)])) : $unsigned($signed($unsigned((8'haf))))));
              reg44 <= ({reg30[(2'h3):(2'h2)]} && ({(8'ha9)} & $signed($unsigned((reg5 ?
                  reg7 : reg19)))));
              reg45 <= ($signed($unsigned($signed($signed((8'hb8))))) <<< $signed(($signed($unsigned((8'hb8))) ?
                  {(reg39 ? reg22 : wire17)} : reg44[(3'h6):(2'h2)])));
              reg46 <= {(^~$signed($signed((~reg6))))};
            end
          else
            begin
              reg42 <= wire15[(2'h2):(1'h0)];
              reg43 <= ({($unsigned(reg7[(3'h4):(2'h3)]) || ($unsigned(reg37) ?
                      (reg34 | reg19) : (reg9 || reg41)))} | ((($signed(reg42) * (wire14 ?
                      reg32 : (8'ha2))) != (|(8'hb0))) ?
                  ((~^$signed(reg25)) ^~ reg27) : (((-reg34) ?
                      {reg34} : (reg22 ~^ reg44)) ~^ $unsigned($signed(reg25)))));
            end
        end
      else
        begin
          if (reg25[(2'h2):(2'h2)])
            begin
              reg39 <= $unsigned($unsigned(((!(reg19 >>> (8'hac))) ?
                  reg23[(2'h2):(1'h0)] : ($unsigned((8'h9d)) ?
                      reg32[(3'h5):(1'h1)] : $signed(reg31)))));
              reg40 <= $signed(reg37);
              reg41 <= wire0;
              reg42 <= $signed($signed(({reg35} || (~&$signed((8'ha7))))));
            end
          else
            begin
              reg39 <= $signed($signed($unsigned($unsigned(reg28[(1'h1):(1'h1)]))));
              reg40 <= reg30[(3'h5):(3'h5)];
              reg41 <= (($unsigned($signed($signed(reg23))) ?
                  ((|reg40) ?
                      $signed($signed(reg36)) : $signed((reg41 ?
                          reg5 : reg43))) : ($unsigned((8'h9e)) & (8'hba))) << $unsigned((($unsigned(reg38) ?
                  (reg26 ? (8'hb0) : reg26) : $signed(reg28)) && ({reg28,
                  reg18} != $signed((8'ha4))))));
              reg42 <= (~($signed(reg8[(5'h10):(4'ha)]) ?
                  {reg26[(4'ha):(4'ha)],
                      (((8'hb1) ? reg46 : wire2) ?
                          $unsigned(reg23) : (reg7 ? reg35 : reg26))} : wire3));
            end
          reg43 <= $unsigned($signed(($unsigned((!reg27)) << (8'hb8))));
        end
    end
  assign wire47 = $signed(((reg35[(3'h6):(1'h0)] ?
                      $signed($signed(reg46)) : reg30[(1'h0):(1'h0)]) + ($signed($signed(reg20)) ?
                      ((reg33 ? reg41 : wire3) ?
                          reg33[(4'he):(4'h8)] : {wire16,
                              reg39}) : $unsigned((reg39 >= (8'hbd))))));
  assign wire48 = ({((-$unsigned(wire2)) ? $signed((-(8'hab))) : wire15)} ?
                      reg42 : (!(^~reg23[(4'h8):(2'h3)])));
  assign wire49 = (wire47 << (~|reg29[(2'h2):(1'h0)]));
  always
    @(posedge clk) begin
      if (($unsigned(reg20) ?
          ($unsigned(reg35) ?
              {reg30,
                  {(8'hac),
                      reg25[(3'h7):(2'h2)]}} : reg33) : $signed($signed($signed((~|reg41))))))
        begin
          reg50 <= (({(reg42 + ((8'hb4) << reg29)), (~^$unsigned(reg39))} ?
                  $unsigned($unsigned({reg28, wire0})) : $signed(reg11)) ?
              ({$signed(reg6[(3'h5):(1'h1)])} == reg11[(1'h1):(1'h1)]) : reg34[(4'hd):(4'hc)]);
          reg51 <= {{$signed({(reg8 ? reg25 : reg20), reg36}),
                  {wire2[(4'he):(4'ha)], reg46}},
              reg6};
        end
      else
        begin
          reg50 <= (reg20[(2'h2):(2'h2)] | $signed((~|(wire3[(4'h9):(2'h2)] <= (reg45 << wire15)))));
          if (wire0[(5'h11):(4'hf)])
            begin
              reg51 <= (|((reg11[(1'h0):(1'h0)] >= reg37[(4'he):(4'ha)]) ?
                  ($signed(reg40) ?
                      $unsigned(((8'ha7) ^ (8'hbb))) : wire13) : reg8[(2'h3):(1'h0)]));
              reg52 <= (~reg38[(1'h1):(1'h1)]);
              reg53 <= (~|(|(8'hb9)));
              reg54 <= $unsigned(((+{{reg37, reg22}, reg52}) ?
                  $unsigned($signed(wire4)) : ((+$unsigned((8'hab))) >= ((&reg26) << (8'hb5)))));
              reg55 <= {((~|{(reg45 >> reg9),
                      reg40[(2'h2):(1'h1)]}) & ($unsigned((~^wire13)) ?
                      $unsigned((8'hbf)) : ($signed(reg43) | (^wire1))))};
            end
          else
            begin
              reg51 <= ((^~$unsigned((^~$signed(reg19)))) ?
                  reg28[(2'h3):(1'h1)] : reg11[(2'h2):(1'h1)]);
              reg52 <= $unsigned(((reg46 ?
                      $signed(wire3) : ($signed(reg45) - reg22)) ?
                  (8'had) : $signed(({(8'hb7), reg55} ?
                      (^~reg6) : $signed(wire13)))));
              reg53 <= (+$signed({reg6}));
              reg54 <= ({(^($unsigned(reg51) <= reg21[(2'h2):(2'h2)]))} >> reg35);
            end
          reg56 <= (8'hab);
          if (wire47)
            begin
              reg57 <= $unsigned((~|(~&((reg8 & reg30) >= reg8[(5'h11):(3'h6)]))));
              reg58 <= reg34;
              reg59 <= ((((+(8'ha3)) ?
                      reg54 : (~&$unsigned(wire17))) == wire1) ?
                  {((reg20[(1'h1):(1'h1)] ? reg32 : {reg18, reg12}) ?
                          $signed(reg7) : $unsigned((8'hb2))),
                      reg55[(2'h2):(2'h2)]} : ({$unsigned(reg19[(1'h1):(1'h0)]),
                      (wire14 ?
                          $signed(reg39) : $unsigned(reg52))} * (&(-(!reg51)))));
              reg60 <= reg55[(2'h2):(1'h1)];
              reg61 <= reg26[(4'hf):(2'h2)];
            end
          else
            begin
              reg57 <= $unsigned(reg50);
              reg58 <= {(wire47[(3'h6):(2'h2)] ?
                      reg45[(4'hd):(4'hc)] : $signed(reg8))};
              reg59 <= {reg53};
            end
          reg62 <= reg53;
        end
    end
  assign wire63 = $signed(reg30[(1'h0):(1'h0)]);
  assign wire64 = $unsigned($unsigned($signed(($signed(reg39) || reg7[(4'ha):(2'h3)]))));
  assign wire65 = (!$signed((reg45 ?
                      wire13[(2'h2):(2'h2)] : $signed($signed(reg7)))));
  assign wire66 = {($signed((^~((8'hbe) ? reg37 : reg26))) ?
                          ((~|$unsigned(reg8)) >= $unsigned($unsigned(reg5))) : $unsigned(((+reg22) | {wire64})))};
endmodule
