WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500231 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000401 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250576 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250576 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 12121667 heartbeat IPC: 1.404 cumulative IPC: 0.8516 (Simulation time: 00 hr 01 min 09 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_46.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 24564148 heartbeat IPC: 0.8037 cumulative IPC: 0.8191 (Simulation time: 00 hr 01 min 58 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 31614627 heartbeat IPC: 1.418 cumulative IPC: 0.9856 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 41047325 heartbeat IPC: 1.06 cumulative IPC: 1.006 (Simulation time: 00 hr 03 min 12 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_46.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 53757050 heartbeat IPC: 0.7868 cumulative IPC: 0.9472 (Simulation time: 00 hr 04 min 02 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 60720652 heartbeat IPC: 1.436 cumulative IPC: 1.01 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 70172199 heartbeat IPC: 1.058 cumulative IPC: 1.017 (Simulation time: 00 hr 05 min 15 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_46.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 82839650 heartbeat IPC: 0.7894 cumulative IPC: 0.9793 (Simulation time: 00 hr 06 min 04 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 89825306 heartbeat IPC: 1.432 cumulative IPC: 1.017 (Simulation time: 00 hr 06 min 37 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 99310005 heartbeat IPC: 1.054 cumulative IPC: 1.021 (Simulation time: 00 hr 07 min 18 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_46.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000002 cycles: 97531836 cumulative IPC: 1.025 (Simulation time: 00 hr 07 min 37 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 97531836 cumulative IPC: 1.025 (Simulation time: 00 hr 07 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_46.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.025 instructions: 100000002 cycles: 97531836
CPU 0 Branch Prediction Accuracy: 90.88% MPKI: 15.49 Average ROB Occupancy at Mispredict: 22.62
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 1.12
BRANCH_CONDITIONAL: 14.4
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00834
BRANCH_RETURN: 0

L1D TOTAL        ACCESS:   22878015 HIT:   21734296 MISS:    1143719
L1D LOAD         ACCESS:   19314226 HIT:   18519349 MISS:     794877
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    3266316 HIT:    3178260 MISS:      88056
L1D TRANSLATION  ACCESS:     297473 HIT:      36687 MISS:     260786
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 79.85 cycles
L1I TOTAL        ACCESS:     272341 HIT:     269227 MISS:       3114
L1I LOAD         ACCESS:     272341 HIT:     269227 MISS:       3114
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 120.8 cycles
L2C TOTAL        ACCESS:    1195894 HIT:     581934 MISS:     613960
L2C LOAD         ACCESS:     525180 HIT:     184018 MISS:     341162
L2C RFO          ACCESS:      64486 HIT:      39975 MISS:      24511
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     345786 HIT:     289391 MISS:      56395
L2C TRANSLATION  ACCESS:     260442 HIT:      68550 MISS:     191892
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 136.1 cycles
LLC TOTAL        ACCESS:     772181 HIT:     314435 MISS:     457746
LLC LOAD         ACCESS:     341162 HIT:     139768 MISS:     201394
LLC RFO          ACCESS:      24511 HIT:      16172 MISS:       8339
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     214616 HIT:     139427 MISS:      75189
LLC TRANSLATION  ACCESS:     191892 HIT:      19068 MISS:     172824
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 157.3 cycles
cpu0_DTLB TOTAL        ACCESS:   18449385 HIT:   17787354 MISS:     662031
cpu0_DTLB LOAD         ACCESS:   18449385 HIT:   17787354 MISS:     662031
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 69.3 cycles
cpu0_ITLB TOTAL        ACCESS:     257672 HIT:     256857 MISS:        815
cpu0_ITLB LOAD         ACCESS:     257672 HIT:     256857 MISS:        815
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 80.59 cycles
cpu0_STLB TOTAL        ACCESS:     472039 HIT:     267146 MISS:     204893
cpu0_STLB LOAD         ACCESS:     472039 HIT:     267146 MISS:     204893
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 207.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      33980
  ROW_BUFFER_MISS:     348557
 AVG DBUS CONGESTED CYCLE: 3.798
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      34768
  FULL:      73929
