# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Sep 9 2022 00:56:25

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_UART_RX
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_Segment1_A
			6.2.2::Path details for port: o_Segment1_B
			6.2.3::Path details for port: o_Segment1_C
			6.2.4::Path details for port: o_Segment1_D
			6.2.5::Path details for port: o_Segment1_E
			6.2.6::Path details for port: o_Segment1_F
			6.2.7::Path details for port: o_Segment1_G
			6.2.8::Path details for port: o_Segment2_A
			6.2.9::Path details for port: o_Segment2_B
			6.2.10::Path details for port: o_Segment2_C
			6.2.11::Path details for port: o_Segment2_D
			6.2.12::Path details for port: o_Segment2_E
			6.2.13::Path details for port: o_Segment2_F
			6.2.14::Path details for port: o_Segment2_G
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_UART_RX
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_Segment1_A
			6.5.2::Path details for port: o_Segment1_B
			6.5.3::Path details for port: o_Segment1_C
			6.5.4::Path details for port: o_Segment1_D
			6.5.5::Path details for port: o_Segment1_E
			6.5.6::Path details for port: o_Segment1_F
			6.5.7::Path details for port: o_Segment1_G
			6.5.8::Path details for port: o_Segment2_A
			6.5.9::Path details for port: o_Segment2_B
			6.5.10::Path details for port: o_Segment2_C
			6.5.11::Path details for port: o_Segment2_D
			6.5.12::Path details for port: o_Segment2_E
			6.5.13::Path details for port: o_Segment2_F
			6.5.14::Path details for port: o_Segment2_G
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: i_Clk  | Frequency: 192.94 MHz  | Target: 25.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
i_Clk         i_Clk          40000            34817       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
i_UART_RX  i_Clk       3045         i_Clk:R                


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase  
------------  ----------  ------------  ---------------------  
o_Segment1_A  i_Clk       7836          i_Clk:R                
o_Segment1_B  i_Clk       7836          i_Clk:R                
o_Segment1_C  i_Clk       7836          i_Clk:R                
o_Segment1_D  i_Clk       8390          i_Clk:R                
o_Segment1_E  i_Clk       8390          i_Clk:R                
o_Segment1_F  i_Clk       7836          i_Clk:R                
o_Segment1_G  i_Clk       7836          i_Clk:R                
o_Segment2_A  i_Clk       7836          i_Clk:R                
o_Segment2_B  i_Clk       7836          i_Clk:R                
o_Segment2_C  i_Clk       7836          i_Clk:R                
o_Segment2_D  i_Clk       8390          i_Clk:R                
o_Segment2_E  i_Clk       8474          i_Clk:R                
o_Segment2_F  i_Clk       8474          i_Clk:R                
o_Segment2_G  i_Clk       8390          i_Clk:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
i_UART_RX  i_Clk       -71         i_Clk:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase  
------------  ----------  --------------------  ---------------------  
o_Segment1_A  i_Clk       7367                  i_Clk:R                
o_Segment1_B  i_Clk       7367                  i_Clk:R                
o_Segment1_C  i_Clk       7367                  i_Clk:R                
o_Segment1_D  i_Clk       7928                  i_Clk:R                
o_Segment1_E  i_Clk       7928                  i_Clk:R                
o_Segment1_F  i_Clk       7367                  i_Clk:R                
o_Segment1_G  i_Clk       7367                  i_Clk:R                
o_Segment2_A  i_Clk       7367                  i_Clk:R                
o_Segment2_B  i_Clk       7367                  i_Clk:R                
o_Segment2_C  i_Clk       7367                  i_Clk:R                
o_Segment2_D  i_Clk       7928                  i_Clk:R                
o_Segment2_E  i_Clk       8062                  i_Clk:R                
o_Segment2_F  i_Clk       8062                  i_Clk:R                
o_Segment2_G  i_Clk       7928                  i_Clk:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for i_Clk
***********************************
Clock: i_Clk
Frequency: 192.94 MHz | Target: 25.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/sr
Capture Clock    : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk
Setup Constraint : 40000p
Path slack       : 34817p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  34817  RISE       1
I__375/I                                               Odrv4                          0              3959  34817  RISE       1
I__375/O                                               Odrv4                        351              4310  34817  RISE       1
I__376/I                                               LocalMux                       0              4310  34817  RISE       1
I__376/O                                               LocalMux                     330              4640  34817  RISE       1
I__377/I                                               InMux                          0              4640  34817  RISE       1
I__377/O                                               InMux                        259              4899  34817  RISE       1
I__378/I                                               CascadeMux                     0              4899  34817  RISE       1
I__378/O                                               CascadeMux                     0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/in2    LogicCell40_SEQ_MODE_0000      0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/ltout  LogicCell40_SEQ_MODE_0000    344              5243  34817  FALL       1
I__444/I                                               CascadeMux                     0              5243  34817  FALL       1
I__444/O                                               CascadeMux                     0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/in2    LogicCell40_SEQ_MODE_0000      0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/ltout  LogicCell40_SEQ_MODE_0000    344              5586  34817  FALL       1
I__412/I                                               CascadeMux                     0              5586  34817  FALL       1
I__412/O                                               CascadeMux                     0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/in2               LogicCell40_SEQ_MODE_0000      0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/lcout             LogicCell40_SEQ_MODE_0000    379              5965  34817  RISE       8
I__499/I                                               Odrv4                          0              5965  34817  RISE       1
I__499/O                                               Odrv4                        351              6316  34817  RISE       1
I__500/I                                               Span4Mux_s2_v                  0              6316  34817  RISE       1
I__500/O                                               Span4Mux_s2_v                252              6568  34817  RISE       1
I__501/I                                               LocalMux                       0              6568  34817  RISE       1
I__501/O                                               LocalMux                     330              6898  34817  RISE       1
I__502/I                                               SRMux                          0              6898  34817  RISE       1
I__502/O                                               SRMux                        463              7361  34817  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/sr              LogicCell40_SEQ_MODE_1000      0              7361  34817  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/sr
Capture Clock    : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk
Setup Constraint : 40000p
Path slack       : 34817p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  34817  RISE       1
I__375/I                                               Odrv4                          0              3959  34817  RISE       1
I__375/O                                               Odrv4                        351              4310  34817  RISE       1
I__376/I                                               LocalMux                       0              4310  34817  RISE       1
I__376/O                                               LocalMux                     330              4640  34817  RISE       1
I__377/I                                               InMux                          0              4640  34817  RISE       1
I__377/O                                               InMux                        259              4899  34817  RISE       1
I__378/I                                               CascadeMux                     0              4899  34817  RISE       1
I__378/O                                               CascadeMux                     0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/in2    LogicCell40_SEQ_MODE_0000      0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/ltout  LogicCell40_SEQ_MODE_0000    344              5243  34817  FALL       1
I__444/I                                               CascadeMux                     0              5243  34817  FALL       1
I__444/O                                               CascadeMux                     0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/in2    LogicCell40_SEQ_MODE_0000      0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/ltout  LogicCell40_SEQ_MODE_0000    344              5586  34817  FALL       1
I__412/I                                               CascadeMux                     0              5586  34817  FALL       1
I__412/O                                               CascadeMux                     0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/in2               LogicCell40_SEQ_MODE_0000      0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/lcout             LogicCell40_SEQ_MODE_0000    379              5965  34817  RISE       8
I__499/I                                               Odrv4                          0              5965  34817  RISE       1
I__499/O                                               Odrv4                        351              6316  34817  RISE       1
I__500/I                                               Span4Mux_s2_v                  0              6316  34817  RISE       1
I__500/O                                               Span4Mux_s2_v                252              6568  34817  RISE       1
I__501/I                                               LocalMux                       0              6568  34817  RISE       1
I__501/O                                               LocalMux                     330              6898  34817  RISE       1
I__502/I                                               SRMux                          0              6898  34817  RISE       1
I__502/O                                               SRMux                        463              7361  34817  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/sr              LogicCell40_SEQ_MODE_1000      0              7361  34817  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_UART_RX 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_UART_RX
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 3045


Data Path Delay                5223
+ Setup Time                    203
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 3045

Data Path
pin name                                               model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_UART_RX                                              UART_RX_Top                0      0                  RISE  1       
i_UART_RX_ibuf_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
i_UART_RX_ibuf_iopad/DOUT                              IO_PAD                     510    510                RISE  1       
i_UART_RX_ibuf_preio/PADIN                             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_UART_RX_ibuf_preio/DIN0                              PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__445/I                                               Odrv4                      0      1127               RISE  1       
I__445/O                                               Odrv4                      351    1478               RISE  1       
I__447/I                                               Span4Mux_h                 0      1478               RISE  1       
I__447/O                                               Span4Mux_h                 302    1779               RISE  1       
I__449/I                                               Span4Mux_v                 0      1779               RISE  1       
I__449/O                                               Span4Mux_v                 351    2130               RISE  1       
I__452/I                                               LocalMux                   0      2130               RISE  1       
I__452/O                                               LocalMux                   330    2460               RISE  1       
I__461/I                                               InMux                      0      2460               RISE  1       
I__461/O                                               InMux                      259    2719               RISE  1       
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/in0    LogicCell40_SEQ_MODE_0000  0      2719               RISE  1       
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/ltout  LogicCell40_SEQ_MODE_0000  386    3105               FALL  1       
I__444/I                                               CascadeMux                 0      3105               FALL  1       
I__444/O                                               CascadeMux                 0      3105               FALL  1       
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/in2    LogicCell40_SEQ_MODE_0000  0      3105               FALL  1       
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/ltout  LogicCell40_SEQ_MODE_0000  344    3449               FALL  1       
I__412/I                                               CascadeMux                 0      3449               FALL  1       
I__412/O                                               CascadeMux                 0      3449               FALL  1       
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/in2               LogicCell40_SEQ_MODE_0000  0      3449               FALL  1       
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/lcout             LogicCell40_SEQ_MODE_0000  379    3827               RISE  8       
I__499/I                                               Odrv4                      0      3827               RISE  1       
I__499/O                                               Odrv4                      351    4178               RISE  1       
I__500/I                                               Span4Mux_s2_v              0      4178               RISE  1       
I__500/O                                               Span4Mux_s2_v              252    4431               RISE  1       
I__501/I                                               LocalMux                   0      4431               RISE  1       
I__501/O                                               LocalMux                   330    4760               RISE  1       
I__502/I                                               SRMux                      0      4760               RISE  1       
I__502/O                                               SRMux                      463    5223               RISE  1       
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/sr              LogicCell40_SEQ_MODE_1000  0      5223               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__515/I                                            ClkMux                     0      2073               RISE  1       
I__515/O                                            ClkMux                     309    2381               RISE  1       
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__505/I                                            ClkMux                     0      2073               RISE  1       
I__505/O                                            ClkMux                     309    2381               RISE  1       
seg1.r_Hex_Value_6_LC_1_13_7/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg1.r_Hex_Value_6_LC_1_13_7/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__92/I                                 LocalMux                   0      2921               RISE  1       
I__92/O                                 LocalMux                   330    3251               RISE  1       
I__93/I                                 IoInMux                    0      3251               RISE  1       
I__93/O                                 IoInMux                    259    3510               RISE  1       
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_A_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment1_A                            UART_RX_Top                0      7836               FALL  1       

6.2.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__505/I                                            ClkMux                     0      2073               RISE  1       
I__505/O                                            ClkMux                     309    2381               RISE  1       
seg1.r_Hex_Value_5_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg1.r_Hex_Value_5_LC_1_13_2/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__94/I                                 LocalMux                   0      2921               RISE  1       
I__94/O                                 LocalMux                   330    3251               RISE  1       
I__95/I                                 IoInMux                    0      3251               RISE  1       
I__95/O                                 IoInMux                    259    3510               RISE  1       
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_B_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment1_B                            UART_RX_Top                0      7836               FALL  1       

6.2.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__514/I                                            ClkMux                     0      2073               RISE  1       
I__514/O                                            ClkMux                     309    2381               RISE  1       
seg1.r_Hex_Value_4_LC_4_16_3/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg1.r_Hex_Value_4_LC_4_16_3/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__285/I                                LocalMux                   0      2921               RISE  1       
I__285/O                                LocalMux                   330    3251               RISE  1       
I__286/I                                IoInMux                    0      3251               RISE  1       
I__286/O                                IoInMux                    259    3510               RISE  1       
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_C_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment1_C                            UART_RX_Top                0      7836               FALL  1       

6.2.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__514/I                                            ClkMux                     0      2073               RISE  1       
I__514/O                                            ClkMux                     309    2381               RISE  1       
seg1.r_Hex_Value_3_LC_4_16_0/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg1.r_Hex_Value_3_LC_4_16_0/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__357/I                                Odrv4                      0      2921               RISE  1       
I__357/O                                Odrv4                      351    3272               RISE  1       
I__358/I                                Span4Mux_s0_v              0      3272               RISE  1       
I__358/O                                Span4Mux_s0_v              203    3475               RISE  1       
I__359/I                                LocalMux                   0      3475               RISE  1       
I__359/O                                LocalMux                   330    3805               RISE  1       
I__360/I                                IoInMux                    0      3805               RISE  1       
I__360/O                                IoInMux                    259    4065               RISE  1       
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment1_D_obuf_iopad/DIN             IO_PAD                     0      6302               FALL  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8390               FALL  1       
o_Segment1_D                            UART_RX_Top                0      8390               FALL  1       

6.2.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__514/I                                            ClkMux                     0      2073               RISE  1       
I__514/O                                            ClkMux                     309    2381               RISE  1       
seg1.r_Hex_Value_2_LC_4_16_1/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg1.r_Hex_Value_2_LC_4_16_1/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__353/I                                Odrv4                      0      2921               RISE  1       
I__353/O                                Odrv4                      351    3272               RISE  1       
I__354/I                                Span4Mux_s0_v              0      3272               RISE  1       
I__354/O                                Span4Mux_s0_v              203    3475               RISE  1       
I__355/I                                LocalMux                   0      3475               RISE  1       
I__355/O                                LocalMux                   330    3805               RISE  1       
I__356/I                                IoInMux                    0      3805               RISE  1       
I__356/O                                IoInMux                    259    4065               RISE  1       
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment1_E_obuf_iopad/DIN             IO_PAD                     0      6302               FALL  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8390               FALL  1       
o_Segment1_E                            UART_RX_Top                0      8390               FALL  1       

6.2.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__506/I                                            ClkMux                     0      2073               RISE  1       
I__506/O                                            ClkMux                     309    2381               RISE  1       
seg1.r_Hex_Value_1_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg1.r_Hex_Value_1_LC_1_14_6/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__88/I                                 LocalMux                   0      2921               RISE  1       
I__88/O                                 LocalMux                   330    3251               RISE  1       
I__89/I                                 IoInMux                    0      3251               RISE  1       
I__89/O                                 IoInMux                    259    3510               RISE  1       
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_F_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment1_F                            UART_RX_Top                0      7836               FALL  1       

6.2.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__506/I                                            ClkMux                     0      2073               RISE  1       
I__506/O                                            ClkMux                     309    2381               RISE  1       
seg1.r_Hex_Value_0_LC_1_14_3/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg1.r_Hex_Value_0_LC_1_14_3/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__90/I                                 LocalMux                   0      2921               RISE  1       
I__90/O                                 LocalMux                   330    3251               RISE  1       
I__91/I                                 IoInMux                    0      3251               RISE  1       
I__91/O                                 IoInMux                    259    3510               RISE  1       
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment1_G_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment1_G                            UART_RX_Top                0      7836               FALL  1       

6.2.8::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__509/I                                            ClkMux                     0      2073               RISE  1       
I__509/O                                            ClkMux                     309    2381               RISE  1       
seg2.r_Hex_Value_6_LC_1_16_2/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg2.r_Hex_Value_6_LC_1_16_2/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__99/I                                 LocalMux                   0      2921               RISE  1       
I__99/O                                 LocalMux                   330    3251               RISE  1       
I__100/I                                IoInMux                    0      3251               RISE  1       
I__100/O                                IoInMux                    259    3510               RISE  1       
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_A_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment2_A                            UART_RX_Top                0      7836               FALL  1       

6.2.9::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__511/I                                            ClkMux                     0      2073               RISE  1       
I__511/O                                            ClkMux                     309    2381               RISE  1       
seg2.r_Hex_Value_5_LC_2_16_5/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg2.r_Hex_Value_5_LC_2_16_5/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__185/I                                LocalMux                   0      2921               RISE  1       
I__185/O                                LocalMux                   330    3251               RISE  1       
I__186/I                                IoInMux                    0      3251               RISE  1       
I__186/O                                IoInMux                    259    3510               RISE  1       
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_B_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment2_B                            UART_RX_Top                0      7836               FALL  1       

6.2.10::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__511/I                                            ClkMux                     0      2073               RISE  1       
I__511/O                                            ClkMux                     309    2381               RISE  1       
seg2.r_Hex_Value_4_LC_2_16_4/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg2.r_Hex_Value_4_LC_2_16_4/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__187/I                                LocalMux                   0      2921               RISE  1       
I__187/O                                LocalMux                   330    3251               RISE  1       
I__188/I                                IoInMux                    0      3251               RISE  1       
I__188/O                                IoInMux                    259    3510               RISE  1       
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
o_Segment2_C_obuf_iopad/DIN             IO_PAD                     0      5748               FALL  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
o_Segment2_C                            UART_RX_Top                0      7836               FALL  1       

6.2.11::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__511/I                                            ClkMux                     0      2073               RISE  1       
I__511/O                                            ClkMux                     309    2381               RISE  1       
seg2.r_Hex_Value_3_LC_2_16_0/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg2.r_Hex_Value_3_LC_2_16_0/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__106/I                                Odrv4                      0      2921               RISE  1       
I__106/O                                Odrv4                      351    3272               RISE  1       
I__107/I                                Span4Mux_s0_v              0      3272               RISE  1       
I__107/O                                Span4Mux_s0_v              203    3475               RISE  1       
I__108/I                                LocalMux                   0      3475               RISE  1       
I__108/O                                LocalMux                   330    3805               RISE  1       
I__109/I                                IoInMux                    0      3805               RISE  1       
I__109/O                                IoInMux                    259    4065               RISE  1       
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment2_D_obuf_iopad/DIN             IO_PAD                     0      6302               FALL  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8390               FALL  1       
o_Segment2_D                            UART_RX_Top                0      8390               FALL  1       

6.2.12::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8474


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5553
---------------------------- ------
Clock To Out Delay             8474

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__511/I                                            ClkMux                     0      2073               RISE  1       
I__511/O                                            ClkMux                     309    2381               RISE  1       
seg2.r_Hex_Value_2_LC_2_16_6/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg2.r_Hex_Value_2_LC_2_16_6/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__181/I                                Odrv4                      0      2921               RISE  1       
I__181/O                                Odrv4                      351    3272               RISE  1       
I__182/I                                IoSpan4Mux                 0      3272               RISE  1       
I__182/O                                IoSpan4Mux                 288    3560               RISE  1       
I__183/I                                LocalMux                   0      3560               RISE  1       
I__183/O                                LocalMux                   330    3889               RISE  1       
I__184/I                                IoInMux                    0      3889               RISE  1       
I__184/O                                IoInMux                    259    4149               RISE  1       
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4149               RISE  1       
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6386               FALL  1       
o_Segment2_E_obuf_iopad/DIN             IO_PAD                     0      6386               FALL  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8474               FALL  1       
o_Segment2_E                            UART_RX_Top                0      8474               FALL  1       

6.2.13::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8474


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5553
---------------------------- ------
Clock To Out Delay             8474

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__507/I                                            ClkMux                     0      2073               RISE  1       
I__507/O                                            ClkMux                     309    2381               RISE  1       
seg2.r_Hex_Value_1_LC_1_15_5/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg2.r_Hex_Value_1_LC_1_15_5/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__101/I                                Odrv4                      0      2921               RISE  1       
I__101/O                                Odrv4                      351    3272               RISE  1       
I__102/I                                IoSpan4Mux                 0      3272               RISE  1       
I__102/O                                IoSpan4Mux                 288    3560               RISE  1       
I__103/I                                LocalMux                   0      3560               RISE  1       
I__103/O                                LocalMux                   330    3889               RISE  1       
I__104/I                                IoInMux                    0      3889               RISE  1       
I__104/O                                IoInMux                    259    4149               RISE  1       
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4149               RISE  1       
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6386               FALL  1       
o_Segment2_F_obuf_iopad/DIN             IO_PAD                     0      6386               FALL  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8474               FALL  1       
o_Segment2_F                            UART_RX_Top                0      8474               FALL  1       

6.2.14::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__511/I                                            ClkMux                     0      2073               RISE  1       
I__511/O                                            ClkMux                     309    2381               RISE  1       
seg2.r_Hex_Value_0_LC_2_16_7/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg2.r_Hex_Value_0_LC_2_16_7/lcout      LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__118/I                                Odrv4                      0      2921               RISE  1       
I__118/O                                Odrv4                      351    3272               RISE  1       
I__119/I                                Span4Mux_s0_v              0      3272               RISE  1       
I__119/O                                Span4Mux_s0_v              203    3475               RISE  1       
I__120/I                                LocalMux                   0      3475               RISE  1       
I__120/O                                LocalMux                   330    3805               RISE  1       
I__121/I                                IoInMux                    0      3805               RISE  1       
I__121/O                                IoInMux                    259    4065               RISE  1       
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
o_Segment2_G_obuf_iopad/DIN             IO_PAD                     0      6302               FALL  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8390               FALL  1       
o_Segment2_G                            UART_RX_Top                0      8390               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_UART_RX 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_UART_RX
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : -71


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2452
---------------------------- ------
Hold Time                       -71

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_UART_RX                           UART_RX_Top                0      0                  FALL  1       
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__445/I                            Odrv4                      0      923                FALL  1       
I__445/O                            Odrv4                      372    1295               FALL  1       
I__447/I                            Span4Mux_h                 0      1295               FALL  1       
I__447/O                            Span4Mux_h                 316    1610               FALL  1       
I__450/I                            Span4Mux_h                 0      1610               FALL  1       
I__450/O                            Span4Mux_h                 316    1926               FALL  1       
I__453/I                            LocalMux                   0      1926               FALL  1       
I__453/O                            LocalMux                   309    2234               FALL  1       
I__462/I                            InMux                      0      2234               FALL  1       
I__462/O                            InMux                      217    2452               FALL  1       
uart_rx.r_RX_Byte_4_LC_2_15_1/in0   LogicCell40_SEQ_MODE_1000  0      2452               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__510/I                                            ClkMux                     0      2073               RISE  1       
I__510/O                                            ClkMux                     309    2381               RISE  1       
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_Segment1_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__505/I                                            ClkMux                     0      2073               RISE  1       
I__505/O                                            ClkMux                     309    2381               RISE  1       
seg1.r_Hex_Value_6_LC_1_13_7/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg1.r_Hex_Value_6_LC_1_13_7/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__92/I                                 LocalMux                   0      2921               FALL  1       
I__92/O                                 LocalMux                   309    3230               FALL  1       
I__93/I                                 IoInMux                    0      3230               FALL  1       
I__93/O                                 IoInMux                    217    3447               FALL  1       
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_A_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment1_A                            UART_RX_Top                0      7367               RISE  1       

6.5.2::Path details for port: o_Segment1_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__505/I                                            ClkMux                     0      2073               RISE  1       
I__505/O                                            ClkMux                     309    2381               RISE  1       
seg1.r_Hex_Value_5_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg1.r_Hex_Value_5_LC_1_13_2/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__94/I                                 LocalMux                   0      2921               FALL  1       
I__94/O                                 LocalMux                   309    3230               FALL  1       
I__95/I                                 IoInMux                    0      3230               FALL  1       
I__95/O                                 IoInMux                    217    3447               FALL  1       
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_B_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment1_B                            UART_RX_Top                0      7367               RISE  1       

6.5.3::Path details for port: o_Segment1_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__514/I                                            ClkMux                     0      2073               RISE  1       
I__514/O                                            ClkMux                     309    2381               RISE  1       
seg1.r_Hex_Value_4_LC_4_16_3/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg1.r_Hex_Value_4_LC_4_16_3/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__285/I                                LocalMux                   0      2921               FALL  1       
I__285/O                                LocalMux                   309    3230               FALL  1       
I__286/I                                IoInMux                    0      3230               FALL  1       
I__286/O                                IoInMux                    217    3447               FALL  1       
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_C_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment1_C                            UART_RX_Top                0      7367               RISE  1       

6.5.4::Path details for port: o_Segment1_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7928


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5007
---------------------------- ------
Clock To Out Delay             7928

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__514/I                                            ClkMux                     0      2073               RISE  1       
I__514/O                                            ClkMux                     309    2381               RISE  1       
seg1.r_Hex_Value_3_LC_4_16_0/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg1.r_Hex_Value_3_LC_4_16_0/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__357/I                                Odrv4                      0      2921               FALL  1       
I__357/O                                Odrv4                      372    3293               FALL  1       
I__358/I                                Span4Mux_s0_v              0      3293               FALL  1       
I__358/O                                Span4Mux_s0_v              189    3482               FALL  1       
I__359/I                                LocalMux                   0      3482               FALL  1       
I__359/O                                LocalMux                   309    3791               FALL  1       
I__360/I                                IoInMux                    0      3791               FALL  1       
I__360/O                                IoInMux                    217    4008               FALL  1       
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4008               FALL  1       
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6014               RISE  1       
o_Segment1_D_obuf_iopad/DIN             IO_PAD                     0      6014               RISE  1       
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7928               RISE  1       
o_Segment1_D                            UART_RX_Top                0      7928               RISE  1       

6.5.5::Path details for port: o_Segment1_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7928


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5007
---------------------------- ------
Clock To Out Delay             7928

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__514/I                                            ClkMux                     0      2073               RISE  1       
I__514/O                                            ClkMux                     309    2381               RISE  1       
seg1.r_Hex_Value_2_LC_4_16_1/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg1.r_Hex_Value_2_LC_4_16_1/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__353/I                                Odrv4                      0      2921               FALL  1       
I__353/O                                Odrv4                      372    3293               FALL  1       
I__354/I                                Span4Mux_s0_v              0      3293               FALL  1       
I__354/O                                Span4Mux_s0_v              189    3482               FALL  1       
I__355/I                                LocalMux                   0      3482               FALL  1       
I__355/O                                LocalMux                   309    3791               FALL  1       
I__356/I                                IoInMux                    0      3791               FALL  1       
I__356/O                                IoInMux                    217    4008               FALL  1       
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4008               FALL  1       
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6014               RISE  1       
o_Segment1_E_obuf_iopad/DIN             IO_PAD                     0      6014               RISE  1       
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7928               RISE  1       
o_Segment1_E                            UART_RX_Top                0      7928               RISE  1       

6.5.6::Path details for port: o_Segment1_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__506/I                                            ClkMux                     0      2073               RISE  1       
I__506/O                                            ClkMux                     309    2381               RISE  1       
seg1.r_Hex_Value_1_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg1.r_Hex_Value_1_LC_1_14_6/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__88/I                                 LocalMux                   0      2921               FALL  1       
I__88/O                                 LocalMux                   309    3230               FALL  1       
I__89/I                                 IoInMux                    0      3230               FALL  1       
I__89/O                                 IoInMux                    217    3447               FALL  1       
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_F_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment1_F                            UART_RX_Top                0      7367               RISE  1       

6.5.7::Path details for port: o_Segment1_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment1_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__506/I                                            ClkMux                     0      2073               RISE  1       
I__506/O                                            ClkMux                     309    2381               RISE  1       
seg1.r_Hex_Value_0_LC_1_14_3/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg1.r_Hex_Value_0_LC_1_14_3/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__90/I                                 LocalMux                   0      2921               FALL  1       
I__90/O                                 LocalMux                   309    3230               FALL  1       
I__91/I                                 IoInMux                    0      3230               FALL  1       
I__91/O                                 IoInMux                    217    3447               FALL  1       
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment1_G_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment1_G                            UART_RX_Top                0      7367               RISE  1       

6.5.8::Path details for port: o_Segment2_A
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_A
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__509/I                                            ClkMux                     0      2073               RISE  1       
I__509/O                                            ClkMux                     309    2381               RISE  1       
seg2.r_Hex_Value_6_LC_1_16_2/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg2.r_Hex_Value_6_LC_1_16_2/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__99/I                                 LocalMux                   0      2921               FALL  1       
I__99/O                                 LocalMux                   309    3230               FALL  1       
I__100/I                                IoInMux                    0      3230               FALL  1       
I__100/O                                IoInMux                    217    3447               FALL  1       
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_A_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment2_A                            UART_RX_Top                0      7367               RISE  1       

6.5.9::Path details for port: o_Segment2_B
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_B
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__511/I                                            ClkMux                     0      2073               RISE  1       
I__511/O                                            ClkMux                     309    2381               RISE  1       
seg2.r_Hex_Value_5_LC_2_16_5/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg2.r_Hex_Value_5_LC_2_16_5/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__185/I                                LocalMux                   0      2921               FALL  1       
I__185/O                                LocalMux                   309    3230               FALL  1       
I__186/I                                IoInMux                    0      3230               FALL  1       
I__186/O                                IoInMux                    217    3447               FALL  1       
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_B_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment2_B                            UART_RX_Top                0      7367               RISE  1       

6.5.10::Path details for port: o_Segment2_C
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_C
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__511/I                                            ClkMux                     0      2073               RISE  1       
I__511/O                                            ClkMux                     309    2381               RISE  1       
seg2.r_Hex_Value_4_LC_2_16_4/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg2.r_Hex_Value_4_LC_2_16_4/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__187/I                                LocalMux                   0      2921               FALL  1       
I__187/O                                LocalMux                   309    3230               FALL  1       
I__188/I                                IoInMux                    0      3230               FALL  1       
I__188/O                                IoInMux                    217    3447               FALL  1       
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
o_Segment2_C_obuf_iopad/DIN             IO_PAD                     0      5453               RISE  1       
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
o_Segment2_C                            UART_RX_Top                0      7367               RISE  1       

6.5.11::Path details for port: o_Segment2_D
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_D
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7928


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5007
---------------------------- ------
Clock To Out Delay             7928

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__511/I                                            ClkMux                     0      2073               RISE  1       
I__511/O                                            ClkMux                     309    2381               RISE  1       
seg2.r_Hex_Value_3_LC_2_16_0/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg2.r_Hex_Value_3_LC_2_16_0/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__106/I                                Odrv4                      0      2921               FALL  1       
I__106/O                                Odrv4                      372    3293               FALL  1       
I__107/I                                Span4Mux_s0_v              0      3293               FALL  1       
I__107/O                                Span4Mux_s0_v              189    3482               FALL  1       
I__108/I                                LocalMux                   0      3482               FALL  1       
I__108/O                                LocalMux                   309    3791               FALL  1       
I__109/I                                IoInMux                    0      3791               FALL  1       
I__109/O                                IoInMux                    217    4008               FALL  1       
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4008               FALL  1       
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6014               RISE  1       
o_Segment2_D_obuf_iopad/DIN             IO_PAD                     0      6014               RISE  1       
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7928               RISE  1       
o_Segment2_D                            UART_RX_Top                0      7928               RISE  1       

6.5.12::Path details for port: o_Segment2_E
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_E
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8062


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5141
---------------------------- ------
Clock To Out Delay             8062

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__511/I                                            ClkMux                     0      2073               RISE  1       
I__511/O                                            ClkMux                     309    2381               RISE  1       
seg2.r_Hex_Value_2_LC_2_16_6/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg2.r_Hex_Value_2_LC_2_16_6/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__181/I                                Odrv4                      0      2921               FALL  1       
I__181/O                                Odrv4                      372    3293               FALL  1       
I__182/I                                IoSpan4Mux                 0      3293               FALL  1       
I__182/O                                IoSpan4Mux                 323    3616               FALL  1       
I__183/I                                LocalMux                   0      3616               FALL  1       
I__183/O                                LocalMux                   309    3924               FALL  1       
I__184/I                                IoInMux                    0      3924               FALL  1       
I__184/O                                IoInMux                    217    4142               FALL  1       
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4142               FALL  1       
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6148               RISE  1       
o_Segment2_E_obuf_iopad/DIN             IO_PAD                     0      6148               RISE  1       
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8062               RISE  1       
o_Segment2_E                            UART_RX_Top                0      8062               RISE  1       

6.5.13::Path details for port: o_Segment2_F
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_F
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8062


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5141
---------------------------- ------
Clock To Out Delay             8062

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__507/I                                            ClkMux                     0      2073               RISE  1       
I__507/O                                            ClkMux                     309    2381               RISE  1       
seg2.r_Hex_Value_1_LC_1_15_5/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg2.r_Hex_Value_1_LC_1_15_5/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__101/I                                Odrv4                      0      2921               FALL  1       
I__101/O                                Odrv4                      372    3293               FALL  1       
I__102/I                                IoSpan4Mux                 0      3293               FALL  1       
I__102/O                                IoSpan4Mux                 323    3616               FALL  1       
I__103/I                                LocalMux                   0      3616               FALL  1       
I__103/O                                LocalMux                   309    3924               FALL  1       
I__104/I                                IoInMux                    0      3924               FALL  1       
I__104/O                                IoInMux                    217    4142               FALL  1       
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4142               FALL  1       
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6148               RISE  1       
o_Segment2_F_obuf_iopad/DIN             IO_PAD                     0      6148               RISE  1       
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8062               RISE  1       
o_Segment2_F                            UART_RX_Top                0      8062               RISE  1       

6.5.14::Path details for port: o_Segment2_G
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_Segment2_G
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 7928


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5007
---------------------------- ------
Clock To Out Delay             7928

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               UART_RX_Top                0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__503/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__503/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__504/I                                            GlobalMux                  0      1918               RISE  1       
I__504/O                                            GlobalMux                  154    2073               RISE  1       
I__511/I                                            ClkMux                     0      2073               RISE  1       
I__511/O                                            ClkMux                     309    2381               RISE  1       
seg2.r_Hex_Value_0_LC_2_16_7/clk                    LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
seg2.r_Hex_Value_0_LC_2_16_7/lcout      LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__118/I                                Odrv4                      0      2921               FALL  1       
I__118/O                                Odrv4                      372    3293               FALL  1       
I__119/I                                Span4Mux_s0_v              0      3293               FALL  1       
I__119/O                                Span4Mux_s0_v              189    3482               FALL  1       
I__120/I                                LocalMux                   0      3482               FALL  1       
I__120/O                                LocalMux                   309    3791               FALL  1       
I__121/I                                IoInMux                    0      3791               FALL  1       
I__121/O                                IoInMux                    217    4008               FALL  1       
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4008               FALL  1       
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6014               RISE  1       
o_Segment2_G_obuf_iopad/DIN             IO_PAD                     0      6014               RISE  1       
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   7928               RISE  1       
o_Segment2_G                            UART_RX_Top                0      7928               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/sr
Capture Clock    : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk
Setup Constraint : 40000p
Path slack       : 34817p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  34817  RISE       1
I__375/I                                               Odrv4                          0              3959  34817  RISE       1
I__375/O                                               Odrv4                        351              4310  34817  RISE       1
I__376/I                                               LocalMux                       0              4310  34817  RISE       1
I__376/O                                               LocalMux                     330              4640  34817  RISE       1
I__377/I                                               InMux                          0              4640  34817  RISE       1
I__377/O                                               InMux                        259              4899  34817  RISE       1
I__378/I                                               CascadeMux                     0              4899  34817  RISE       1
I__378/O                                               CascadeMux                     0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/in2    LogicCell40_SEQ_MODE_0000      0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/ltout  LogicCell40_SEQ_MODE_0000    344              5243  34817  FALL       1
I__444/I                                               CascadeMux                     0              5243  34817  FALL       1
I__444/O                                               CascadeMux                     0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/in2    LogicCell40_SEQ_MODE_0000      0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/ltout  LogicCell40_SEQ_MODE_0000    344              5586  34817  FALL       1
I__412/I                                               CascadeMux                     0              5586  34817  FALL       1
I__412/O                                               CascadeMux                     0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/in2               LogicCell40_SEQ_MODE_0000      0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/lcout             LogicCell40_SEQ_MODE_0000    379              5965  34817  RISE       8
I__499/I                                               Odrv4                          0              5965  34817  RISE       1
I__499/O                                               Odrv4                        351              6316  34817  RISE       1
I__500/I                                               Span4Mux_s2_v                  0              6316  34817  RISE       1
I__500/O                                               Span4Mux_s2_v                252              6568  34817  RISE       1
I__501/I                                               LocalMux                       0              6568  34817  RISE       1
I__501/O                                               LocalMux                     330              6898  34817  RISE       1
I__502/I                                               SRMux                          0              6898  34817  RISE       1
I__502/O                                               SRMux                        463              7361  34817  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/sr              LogicCell40_SEQ_MODE_1000      0              7361  34817  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_6_LC_5_15_6/sr
Capture Clock    : uart_rx.r_Data_Clock_Count_6_LC_5_15_6/clk
Setup Constraint : 40000p
Path slack       : 34817p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  34817  RISE       1
I__375/I                                               Odrv4                          0              3959  34817  RISE       1
I__375/O                                               Odrv4                        351              4310  34817  RISE       1
I__376/I                                               LocalMux                       0              4310  34817  RISE       1
I__376/O                                               LocalMux                     330              4640  34817  RISE       1
I__377/I                                               InMux                          0              4640  34817  RISE       1
I__377/O                                               InMux                        259              4899  34817  RISE       1
I__378/I                                               CascadeMux                     0              4899  34817  RISE       1
I__378/O                                               CascadeMux                     0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/in2    LogicCell40_SEQ_MODE_0000      0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/ltout  LogicCell40_SEQ_MODE_0000    344              5243  34817  FALL       1
I__444/I                                               CascadeMux                     0              5243  34817  FALL       1
I__444/O                                               CascadeMux                     0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/in2    LogicCell40_SEQ_MODE_0000      0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/ltout  LogicCell40_SEQ_MODE_0000    344              5586  34817  FALL       1
I__412/I                                               CascadeMux                     0              5586  34817  FALL       1
I__412/O                                               CascadeMux                     0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/in2               LogicCell40_SEQ_MODE_0000      0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/lcout             LogicCell40_SEQ_MODE_0000    379              5965  34817  RISE       8
I__499/I                                               Odrv4                          0              5965  34817  RISE       1
I__499/O                                               Odrv4                        351              6316  34817  RISE       1
I__500/I                                               Span4Mux_s2_v                  0              6316  34817  RISE       1
I__500/O                                               Span4Mux_s2_v                252              6568  34817  RISE       1
I__501/I                                               LocalMux                       0              6568  34817  RISE       1
I__501/O                                               LocalMux                     330              6898  34817  RISE       1
I__502/I                                               SRMux                          0              6898  34817  RISE       1
I__502/O                                               SRMux                        463              7361  34817  RISE       1
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/sr              LogicCell40_SEQ_MODE_1000      0              7361  34817  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_5_LC_5_15_5/sr
Capture Clock    : uart_rx.r_Data_Clock_Count_5_LC_5_15_5/clk
Setup Constraint : 40000p
Path slack       : 34817p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  34817  RISE       1
I__375/I                                               Odrv4                          0              3959  34817  RISE       1
I__375/O                                               Odrv4                        351              4310  34817  RISE       1
I__376/I                                               LocalMux                       0              4310  34817  RISE       1
I__376/O                                               LocalMux                     330              4640  34817  RISE       1
I__377/I                                               InMux                          0              4640  34817  RISE       1
I__377/O                                               InMux                        259              4899  34817  RISE       1
I__378/I                                               CascadeMux                     0              4899  34817  RISE       1
I__378/O                                               CascadeMux                     0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/in2    LogicCell40_SEQ_MODE_0000      0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/ltout  LogicCell40_SEQ_MODE_0000    344              5243  34817  FALL       1
I__444/I                                               CascadeMux                     0              5243  34817  FALL       1
I__444/O                                               CascadeMux                     0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/in2    LogicCell40_SEQ_MODE_0000      0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/ltout  LogicCell40_SEQ_MODE_0000    344              5586  34817  FALL       1
I__412/I                                               CascadeMux                     0              5586  34817  FALL       1
I__412/O                                               CascadeMux                     0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/in2               LogicCell40_SEQ_MODE_0000      0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/lcout             LogicCell40_SEQ_MODE_0000    379              5965  34817  RISE       8
I__499/I                                               Odrv4                          0              5965  34817  RISE       1
I__499/O                                               Odrv4                        351              6316  34817  RISE       1
I__500/I                                               Span4Mux_s2_v                  0              6316  34817  RISE       1
I__500/O                                               Span4Mux_s2_v                252              6568  34817  RISE       1
I__501/I                                               LocalMux                       0              6568  34817  RISE       1
I__501/O                                               LocalMux                     330              6898  34817  RISE       1
I__502/I                                               SRMux                          0              6898  34817  RISE       1
I__502/O                                               SRMux                        463              7361  34817  RISE       1
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/sr              LogicCell40_SEQ_MODE_1000      0              7361  34817  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_4_LC_5_15_4/sr
Capture Clock    : uart_rx.r_Data_Clock_Count_4_LC_5_15_4/clk
Setup Constraint : 40000p
Path slack       : 34817p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  34817  RISE       1
I__375/I                                               Odrv4                          0              3959  34817  RISE       1
I__375/O                                               Odrv4                        351              4310  34817  RISE       1
I__376/I                                               LocalMux                       0              4310  34817  RISE       1
I__376/O                                               LocalMux                     330              4640  34817  RISE       1
I__377/I                                               InMux                          0              4640  34817  RISE       1
I__377/O                                               InMux                        259              4899  34817  RISE       1
I__378/I                                               CascadeMux                     0              4899  34817  RISE       1
I__378/O                                               CascadeMux                     0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/in2    LogicCell40_SEQ_MODE_0000      0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/ltout  LogicCell40_SEQ_MODE_0000    344              5243  34817  FALL       1
I__444/I                                               CascadeMux                     0              5243  34817  FALL       1
I__444/O                                               CascadeMux                     0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/in2    LogicCell40_SEQ_MODE_0000      0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/ltout  LogicCell40_SEQ_MODE_0000    344              5586  34817  FALL       1
I__412/I                                               CascadeMux                     0              5586  34817  FALL       1
I__412/O                                               CascadeMux                     0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/in2               LogicCell40_SEQ_MODE_0000      0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/lcout             LogicCell40_SEQ_MODE_0000    379              5965  34817  RISE       8
I__499/I                                               Odrv4                          0              5965  34817  RISE       1
I__499/O                                               Odrv4                        351              6316  34817  RISE       1
I__500/I                                               Span4Mux_s2_v                  0              6316  34817  RISE       1
I__500/O                                               Span4Mux_s2_v                252              6568  34817  RISE       1
I__501/I                                               LocalMux                       0              6568  34817  RISE       1
I__501/O                                               LocalMux                     330              6898  34817  RISE       1
I__502/I                                               SRMux                          0              6898  34817  RISE       1
I__502/O                                               SRMux                        463              7361  34817  RISE       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/sr              LogicCell40_SEQ_MODE_1000      0              7361  34817  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/sr
Capture Clock    : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk
Setup Constraint : 40000p
Path slack       : 34817p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  34817  RISE       1
I__375/I                                               Odrv4                          0              3959  34817  RISE       1
I__375/O                                               Odrv4                        351              4310  34817  RISE       1
I__376/I                                               LocalMux                       0              4310  34817  RISE       1
I__376/O                                               LocalMux                     330              4640  34817  RISE       1
I__377/I                                               InMux                          0              4640  34817  RISE       1
I__377/O                                               InMux                        259              4899  34817  RISE       1
I__378/I                                               CascadeMux                     0              4899  34817  RISE       1
I__378/O                                               CascadeMux                     0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/in2    LogicCell40_SEQ_MODE_0000      0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/ltout  LogicCell40_SEQ_MODE_0000    344              5243  34817  FALL       1
I__444/I                                               CascadeMux                     0              5243  34817  FALL       1
I__444/O                                               CascadeMux                     0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/in2    LogicCell40_SEQ_MODE_0000      0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/ltout  LogicCell40_SEQ_MODE_0000    344              5586  34817  FALL       1
I__412/I                                               CascadeMux                     0              5586  34817  FALL       1
I__412/O                                               CascadeMux                     0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/in2               LogicCell40_SEQ_MODE_0000      0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/lcout             LogicCell40_SEQ_MODE_0000    379              5965  34817  RISE       8
I__499/I                                               Odrv4                          0              5965  34817  RISE       1
I__499/O                                               Odrv4                        351              6316  34817  RISE       1
I__500/I                                               Span4Mux_s2_v                  0              6316  34817  RISE       1
I__500/O                                               Span4Mux_s2_v                252              6568  34817  RISE       1
I__501/I                                               LocalMux                       0              6568  34817  RISE       1
I__501/O                                               LocalMux                     330              6898  34817  RISE       1
I__502/I                                               SRMux                          0              6898  34817  RISE       1
I__502/O                                               SRMux                        463              7361  34817  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/sr              LogicCell40_SEQ_MODE_1000      0              7361  34817  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_2_LC_5_15_2/sr
Capture Clock    : uart_rx.r_Data_Clock_Count_2_LC_5_15_2/clk
Setup Constraint : 40000p
Path slack       : 34817p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  34817  RISE       1
I__375/I                                               Odrv4                          0              3959  34817  RISE       1
I__375/O                                               Odrv4                        351              4310  34817  RISE       1
I__376/I                                               LocalMux                       0              4310  34817  RISE       1
I__376/O                                               LocalMux                     330              4640  34817  RISE       1
I__377/I                                               InMux                          0              4640  34817  RISE       1
I__377/O                                               InMux                        259              4899  34817  RISE       1
I__378/I                                               CascadeMux                     0              4899  34817  RISE       1
I__378/O                                               CascadeMux                     0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/in2    LogicCell40_SEQ_MODE_0000      0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/ltout  LogicCell40_SEQ_MODE_0000    344              5243  34817  FALL       1
I__444/I                                               CascadeMux                     0              5243  34817  FALL       1
I__444/O                                               CascadeMux                     0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/in2    LogicCell40_SEQ_MODE_0000      0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/ltout  LogicCell40_SEQ_MODE_0000    344              5586  34817  FALL       1
I__412/I                                               CascadeMux                     0              5586  34817  FALL       1
I__412/O                                               CascadeMux                     0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/in2               LogicCell40_SEQ_MODE_0000      0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/lcout             LogicCell40_SEQ_MODE_0000    379              5965  34817  RISE       8
I__499/I                                               Odrv4                          0              5965  34817  RISE       1
I__499/O                                               Odrv4                        351              6316  34817  RISE       1
I__500/I                                               Span4Mux_s2_v                  0              6316  34817  RISE       1
I__500/O                                               Span4Mux_s2_v                252              6568  34817  RISE       1
I__501/I                                               LocalMux                       0              6568  34817  RISE       1
I__501/O                                               LocalMux                     330              6898  34817  RISE       1
I__502/I                                               SRMux                          0              6898  34817  RISE       1
I__502/O                                               SRMux                        463              7361  34817  RISE       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/sr              LogicCell40_SEQ_MODE_1000      0              7361  34817  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_1_LC_5_15_1/sr
Capture Clock    : uart_rx.r_Data_Clock_Count_1_LC_5_15_1/clk
Setup Constraint : 40000p
Path slack       : 34817p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  34817  RISE       1
I__375/I                                               Odrv4                          0              3959  34817  RISE       1
I__375/O                                               Odrv4                        351              4310  34817  RISE       1
I__376/I                                               LocalMux                       0              4310  34817  RISE       1
I__376/O                                               LocalMux                     330              4640  34817  RISE       1
I__377/I                                               InMux                          0              4640  34817  RISE       1
I__377/O                                               InMux                        259              4899  34817  RISE       1
I__378/I                                               CascadeMux                     0              4899  34817  RISE       1
I__378/O                                               CascadeMux                     0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/in2    LogicCell40_SEQ_MODE_0000      0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/ltout  LogicCell40_SEQ_MODE_0000    344              5243  34817  FALL       1
I__444/I                                               CascadeMux                     0              5243  34817  FALL       1
I__444/O                                               CascadeMux                     0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/in2    LogicCell40_SEQ_MODE_0000      0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/ltout  LogicCell40_SEQ_MODE_0000    344              5586  34817  FALL       1
I__412/I                                               CascadeMux                     0              5586  34817  FALL       1
I__412/O                                               CascadeMux                     0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/in2               LogicCell40_SEQ_MODE_0000      0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/lcout             LogicCell40_SEQ_MODE_0000    379              5965  34817  RISE       8
I__499/I                                               Odrv4                          0              5965  34817  RISE       1
I__499/O                                               Odrv4                        351              6316  34817  RISE       1
I__500/I                                               Span4Mux_s2_v                  0              6316  34817  RISE       1
I__500/O                                               Span4Mux_s2_v                252              6568  34817  RISE       1
I__501/I                                               LocalMux                       0              6568  34817  RISE       1
I__501/O                                               LocalMux                     330              6898  34817  RISE       1
I__502/I                                               SRMux                          0              6898  34817  RISE       1
I__502/O                                               SRMux                        463              7361  34817  RISE       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/sr              LogicCell40_SEQ_MODE_1000      0              7361  34817  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_0_LC_5_15_0/sr
Capture Clock    : uart_rx.r_Data_Clock_Count_0_LC_5_15_0/clk
Setup Constraint : 40000p
Path slack       : 34817p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  34817  RISE       1
I__375/I                                               Odrv4                          0              3959  34817  RISE       1
I__375/O                                               Odrv4                        351              4310  34817  RISE       1
I__376/I                                               LocalMux                       0              4310  34817  RISE       1
I__376/O                                               LocalMux                     330              4640  34817  RISE       1
I__377/I                                               InMux                          0              4640  34817  RISE       1
I__377/O                                               InMux                        259              4899  34817  RISE       1
I__378/I                                               CascadeMux                     0              4899  34817  RISE       1
I__378/O                                               CascadeMux                     0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/in2    LogicCell40_SEQ_MODE_0000      0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/ltout  LogicCell40_SEQ_MODE_0000    344              5243  34817  FALL       1
I__444/I                                               CascadeMux                     0              5243  34817  FALL       1
I__444/O                                               CascadeMux                     0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/in2    LogicCell40_SEQ_MODE_0000      0              5243  34817  FALL       1
uart_rx.r_Data_Clock_Count_RNID8DQ4_5_LC_5_14_1/ltout  LogicCell40_SEQ_MODE_0000    344              5586  34817  FALL       1
I__412/I                                               CascadeMux                     0              5586  34817  FALL       1
I__412/O                                               CascadeMux                     0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/in2               LogicCell40_SEQ_MODE_0000      0              5586  34817  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/lcout             LogicCell40_SEQ_MODE_0000    379              5965  34817  RISE       8
I__499/I                                               Odrv4                          0              5965  34817  RISE       1
I__499/O                                               Odrv4                        351              6316  34817  RISE       1
I__500/I                                               Span4Mux_s2_v                  0              6316  34817  RISE       1
I__500/O                                               Span4Mux_s2_v                252              6568  34817  RISE       1
I__501/I                                               LocalMux                       0              6568  34817  RISE       1
I__501/O                                               LocalMux                     330              6898  34817  RISE       1
I__502/I                                               SRMux                          0              6898  34817  RISE       1
I__502/O                                               SRMux                        463              7361  34817  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/sr              LogicCell40_SEQ_MODE_1000      0              7361  34817  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/in3
Capture Clock    : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk
Setup Constraint : 40000p
Path slack       : 35091p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7017
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35091  FALL       1
I__374/I                                               CascadeMux                     0              3896  35091  FALL       1
I__374/O                                               CascadeMux                     0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/in2    LogicCell40_SEQ_MODE_0000      0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/lcout  LogicCell40_SEQ_MODE_0000    379              4275  35091  RISE       2
I__370/I                                               LocalMux                       0              4275  35091  RISE       1
I__370/O                                               LocalMux                     330              4605  35091  RISE       1
I__372/I                                               InMux                          0              4605  35091  RISE       1
I__372/O                                               InMux                        259              4864  35091  RISE       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/in3               LogicCell40_SEQ_MODE_0000      0              4864  35091  RISE       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/lcout             LogicCell40_SEQ_MODE_0000    316              5180  35091  RISE       2
I__365/I                                               LocalMux                       0              5180  35091  RISE       1
I__365/O                                               LocalMux                     330              5509  35091  RISE       1
I__367/I                                               InMux                          0              5509  35091  RISE       1
I__367/O                                               InMux                        259              5769  35091  RISE       1
I__369/I                                               CascadeMux                     0              5769  35091  RISE       1
I__369/O                                               CascadeMux                     0              5769  35091  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in2             LogicCell40_SEQ_MODE_1000      0              5769  35091  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/carryout        LogicCell40_SEQ_MODE_1000    231              6000  35091  RISE       2
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/carryin         LogicCell40_SEQ_MODE_1000      0              6000  35091  RISE       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/carryout        LogicCell40_SEQ_MODE_1000    126              6127  35091  RISE       2
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/carryin         LogicCell40_SEQ_MODE_1000      0              6127  35091  RISE       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/carryout        LogicCell40_SEQ_MODE_1000    126              6253  35091  RISE       2
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/carryin         LogicCell40_SEQ_MODE_1000      0              6253  35091  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/carryout        LogicCell40_SEQ_MODE_1000    126              6379  35091  RISE       2
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/carryin         LogicCell40_SEQ_MODE_1000      0              6379  35091  RISE       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/carryout        LogicCell40_SEQ_MODE_1000    126              6505  35091  RISE       2
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/carryin         LogicCell40_SEQ_MODE_1000      0              6505  35091  RISE       1
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/carryout        LogicCell40_SEQ_MODE_1000    126              6631  35091  RISE       2
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/carryin         LogicCell40_SEQ_MODE_1000      0              6631  35091  RISE       1
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/carryout        LogicCell40_SEQ_MODE_1000    126              6758  35091  RISE       1
I__527/I                                               InMux                          0              6758  35091  RISE       1
I__527/O                                               InMux                        259              7017  35091  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/in3             LogicCell40_SEQ_MODE_1000      0              7017  35091  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_6_LC_5_15_6/in3
Capture Clock    : uart_rx.r_Data_Clock_Count_6_LC_5_15_6/clk
Setup Constraint : 40000p
Path slack       : 35217p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6891
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35091  FALL       1
I__374/I                                               CascadeMux                     0              3896  35091  FALL       1
I__374/O                                               CascadeMux                     0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/in2    LogicCell40_SEQ_MODE_0000      0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/lcout  LogicCell40_SEQ_MODE_0000    379              4275  35091  RISE       2
I__370/I                                               LocalMux                       0              4275  35091  RISE       1
I__370/O                                               LocalMux                     330              4605  35091  RISE       1
I__372/I                                               InMux                          0              4605  35091  RISE       1
I__372/O                                               InMux                        259              4864  35091  RISE       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/in3               LogicCell40_SEQ_MODE_0000      0              4864  35091  RISE       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/lcout             LogicCell40_SEQ_MODE_0000    316              5180  35091  RISE       2
I__365/I                                               LocalMux                       0              5180  35091  RISE       1
I__365/O                                               LocalMux                     330              5509  35091  RISE       1
I__367/I                                               InMux                          0              5509  35091  RISE       1
I__367/O                                               InMux                        259              5769  35091  RISE       1
I__369/I                                               CascadeMux                     0              5769  35091  RISE       1
I__369/O                                               CascadeMux                     0              5769  35091  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in2             LogicCell40_SEQ_MODE_1000      0              5769  35091  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/carryout        LogicCell40_SEQ_MODE_1000    231              6000  35091  RISE       2
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/carryin         LogicCell40_SEQ_MODE_1000      0              6000  35091  RISE       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/carryout        LogicCell40_SEQ_MODE_1000    126              6127  35091  RISE       2
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/carryin         LogicCell40_SEQ_MODE_1000      0              6127  35091  RISE       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/carryout        LogicCell40_SEQ_MODE_1000    126              6253  35091  RISE       2
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/carryin         LogicCell40_SEQ_MODE_1000      0              6253  35091  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/carryout        LogicCell40_SEQ_MODE_1000    126              6379  35091  RISE       2
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/carryin         LogicCell40_SEQ_MODE_1000      0              6379  35091  RISE       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/carryout        LogicCell40_SEQ_MODE_1000    126              6505  35091  RISE       2
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/carryin         LogicCell40_SEQ_MODE_1000      0              6505  35091  RISE       1
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/carryout        LogicCell40_SEQ_MODE_1000    126              6631  35091  RISE       2
I__528/I                                               InMux                          0              6631  35217  RISE       1
I__528/O                                               InMux                        259              6891  35217  RISE       1
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/in3             LogicCell40_SEQ_MODE_1000      0              6891  35217  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_5_LC_5_15_5/in3
Capture Clock    : uart_rx.r_Data_Clock_Count_5_LC_5_15_5/clk
Setup Constraint : 40000p
Path slack       : 35343p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           6765
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35091  FALL       1
I__374/I                                               CascadeMux                     0              3896  35091  FALL       1
I__374/O                                               CascadeMux                     0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/in2    LogicCell40_SEQ_MODE_0000      0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/lcout  LogicCell40_SEQ_MODE_0000    379              4275  35091  RISE       2
I__370/I                                               LocalMux                       0              4275  35091  RISE       1
I__370/O                                               LocalMux                     330              4605  35091  RISE       1
I__372/I                                               InMux                          0              4605  35091  RISE       1
I__372/O                                               InMux                        259              4864  35091  RISE       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/in3               LogicCell40_SEQ_MODE_0000      0              4864  35091  RISE       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/lcout             LogicCell40_SEQ_MODE_0000    316              5180  35091  RISE       2
I__365/I                                               LocalMux                       0              5180  35091  RISE       1
I__365/O                                               LocalMux                     330              5509  35091  RISE       1
I__367/I                                               InMux                          0              5509  35091  RISE       1
I__367/O                                               InMux                        259              5769  35091  RISE       1
I__369/I                                               CascadeMux                     0              5769  35091  RISE       1
I__369/O                                               CascadeMux                     0              5769  35091  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in2             LogicCell40_SEQ_MODE_1000      0              5769  35091  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/carryout        LogicCell40_SEQ_MODE_1000    231              6000  35091  RISE       2
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/carryin         LogicCell40_SEQ_MODE_1000      0              6000  35091  RISE       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/carryout        LogicCell40_SEQ_MODE_1000    126              6127  35091  RISE       2
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/carryin         LogicCell40_SEQ_MODE_1000      0              6127  35091  RISE       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/carryout        LogicCell40_SEQ_MODE_1000    126              6253  35091  RISE       2
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/carryin         LogicCell40_SEQ_MODE_1000      0              6253  35091  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/carryout        LogicCell40_SEQ_MODE_1000    126              6379  35091  RISE       2
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/carryin         LogicCell40_SEQ_MODE_1000      0              6379  35091  RISE       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/carryout        LogicCell40_SEQ_MODE_1000    126              6505  35091  RISE       2
I__538/I                                               InMux                          0              6505  35343  RISE       1
I__538/O                                               InMux                        259              6765  35343  RISE       1
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/in3             LogicCell40_SEQ_MODE_1000      0              6765  35343  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_4_LC_5_15_4/in3
Capture Clock    : uart_rx.r_Data_Clock_Count_4_LC_5_15_4/clk
Setup Constraint : 40000p
Path slack       : 35470p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6638
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35091  FALL       1
I__374/I                                               CascadeMux                     0              3896  35091  FALL       1
I__374/O                                               CascadeMux                     0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/in2    LogicCell40_SEQ_MODE_0000      0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/lcout  LogicCell40_SEQ_MODE_0000    379              4275  35091  RISE       2
I__370/I                                               LocalMux                       0              4275  35091  RISE       1
I__370/O                                               LocalMux                     330              4605  35091  RISE       1
I__372/I                                               InMux                          0              4605  35091  RISE       1
I__372/O                                               InMux                        259              4864  35091  RISE       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/in3               LogicCell40_SEQ_MODE_0000      0              4864  35091  RISE       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/lcout             LogicCell40_SEQ_MODE_0000    316              5180  35091  RISE       2
I__365/I                                               LocalMux                       0              5180  35091  RISE       1
I__365/O                                               LocalMux                     330              5509  35091  RISE       1
I__367/I                                               InMux                          0              5509  35091  RISE       1
I__367/O                                               InMux                        259              5769  35091  RISE       1
I__369/I                                               CascadeMux                     0              5769  35091  RISE       1
I__369/O                                               CascadeMux                     0              5769  35091  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in2             LogicCell40_SEQ_MODE_1000      0              5769  35091  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/carryout        LogicCell40_SEQ_MODE_1000    231              6000  35091  RISE       2
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/carryin         LogicCell40_SEQ_MODE_1000      0              6000  35091  RISE       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/carryout        LogicCell40_SEQ_MODE_1000    126              6127  35091  RISE       2
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/carryin         LogicCell40_SEQ_MODE_1000      0              6127  35091  RISE       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/carryout        LogicCell40_SEQ_MODE_1000    126              6253  35091  RISE       2
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/carryin         LogicCell40_SEQ_MODE_1000      0              6253  35091  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/carryout        LogicCell40_SEQ_MODE_1000    126              6379  35091  RISE       2
I__548/I                                               InMux                          0              6379  35469  RISE       1
I__548/O                                               InMux                        259              6638  35469  RISE       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/in3             LogicCell40_SEQ_MODE_1000      0              6638  35469  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/in3
Capture Clock    : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk
Setup Constraint : 40000p
Path slack       : 35596p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35091  FALL       1
I__374/I                                               CascadeMux                     0              3896  35091  FALL       1
I__374/O                                               CascadeMux                     0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/in2    LogicCell40_SEQ_MODE_0000      0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/lcout  LogicCell40_SEQ_MODE_0000    379              4275  35091  RISE       2
I__370/I                                               LocalMux                       0              4275  35091  RISE       1
I__370/O                                               LocalMux                     330              4605  35091  RISE       1
I__372/I                                               InMux                          0              4605  35091  RISE       1
I__372/O                                               InMux                        259              4864  35091  RISE       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/in3               LogicCell40_SEQ_MODE_0000      0              4864  35091  RISE       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/lcout             LogicCell40_SEQ_MODE_0000    316              5180  35091  RISE       2
I__365/I                                               LocalMux                       0              5180  35091  RISE       1
I__365/O                                               LocalMux                     330              5509  35091  RISE       1
I__367/I                                               InMux                          0              5509  35091  RISE       1
I__367/O                                               InMux                        259              5769  35091  RISE       1
I__369/I                                               CascadeMux                     0              5769  35091  RISE       1
I__369/O                                               CascadeMux                     0              5769  35091  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in2             LogicCell40_SEQ_MODE_1000      0              5769  35091  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/carryout        LogicCell40_SEQ_MODE_1000    231              6000  35091  RISE       2
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/carryin         LogicCell40_SEQ_MODE_1000      0              6000  35091  RISE       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/carryout        LogicCell40_SEQ_MODE_1000    126              6127  35091  RISE       2
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/carryin         LogicCell40_SEQ_MODE_1000      0              6127  35091  RISE       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/carryout        LogicCell40_SEQ_MODE_1000    126              6253  35091  RISE       2
I__555/I                                               InMux                          0              6253  35596  RISE       1
I__555/O                                               InMux                        259              6512  35596  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/in3             LogicCell40_SEQ_MODE_1000      0              6512  35596  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_State_0_LC_2_14_2/in2
Capture Clock    : uart_rx.r_State_0_LC_2_14_2/clk
Setup Constraint : 40000p
Path slack       : 35624p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35091  FALL       1
I__374/I                                               CascadeMux                     0              3896  35091  FALL       1
I__374/O                                               CascadeMux                     0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/in2    LogicCell40_SEQ_MODE_0000      0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/lcout  LogicCell40_SEQ_MODE_0000    379              4275  35091  RISE       2
I__371/I                                               LocalMux                       0              4275  35624  RISE       1
I__371/O                                               LocalMux                     330              4605  35624  RISE       1
I__373/I                                               InMux                          0              4605  35624  RISE       1
I__373/O                                               InMux                        259              4864  35624  RISE       1
uart_rx.r_State_RNO_2_0_LC_4_14_6/in3                  LogicCell40_SEQ_MODE_0000      0              4864  35624  RISE       1
uart_rx.r_State_RNO_2_0_LC_4_14_6/lcout                LogicCell40_SEQ_MODE_0000    316              5180  35624  RISE       1
I__216/I                                               Odrv4                          0              5180  35624  RISE       1
I__216/O                                               Odrv4                        351              5530  35624  RISE       1
I__217/I                                               LocalMux                       0              5530  35624  RISE       1
I__217/O                                               LocalMux                     330              5860  35624  RISE       1
I__218/I                                               InMux                          0              5860  35624  RISE       1
I__218/O                                               InMux                        259              6120  35624  RISE       1
uart_rx.r_State_RNO_0_0_LC_2_14_1/in3                  LogicCell40_SEQ_MODE_0000      0              6120  35624  RISE       1
uart_rx.r_State_RNO_0_0_LC_2_14_1/ltout                LogicCell40_SEQ_MODE_0000    267              6386  35624  RISE       1
I__96/I                                                CascadeMux                     0              6386  35624  RISE       1
I__96/O                                                CascadeMux                     0              6386  35624  RISE       1
uart_rx.r_State_0_LC_2_14_2/in2                        LogicCell40_SEQ_MODE_1000      0              6386  35624  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_2_LC_5_15_2/in3
Capture Clock    : uart_rx.r_Data_Clock_Count_2_LC_5_15_2/clk
Setup Constraint : 40000p
Path slack       : 35722p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35091  FALL       1
I__374/I                                               CascadeMux                     0              3896  35091  FALL       1
I__374/O                                               CascadeMux                     0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/in2    LogicCell40_SEQ_MODE_0000      0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/lcout  LogicCell40_SEQ_MODE_0000    379              4275  35091  RISE       2
I__370/I                                               LocalMux                       0              4275  35091  RISE       1
I__370/O                                               LocalMux                     330              4605  35091  RISE       1
I__372/I                                               InMux                          0              4605  35091  RISE       1
I__372/O                                               InMux                        259              4864  35091  RISE       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/in3               LogicCell40_SEQ_MODE_0000      0              4864  35091  RISE       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/lcout             LogicCell40_SEQ_MODE_0000    316              5180  35091  RISE       2
I__365/I                                               LocalMux                       0              5180  35091  RISE       1
I__365/O                                               LocalMux                     330              5509  35091  RISE       1
I__367/I                                               InMux                          0              5509  35091  RISE       1
I__367/O                                               InMux                        259              5769  35091  RISE       1
I__369/I                                               CascadeMux                     0              5769  35091  RISE       1
I__369/O                                               CascadeMux                     0              5769  35091  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in2             LogicCell40_SEQ_MODE_1000      0              5769  35091  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/carryout        LogicCell40_SEQ_MODE_1000    231              6000  35091  RISE       2
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/carryin         LogicCell40_SEQ_MODE_1000      0              6000  35091  RISE       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/carryout        LogicCell40_SEQ_MODE_1000    126              6127  35091  RISE       2
I__562/I                                               InMux                          0              6127  35722  RISE       1
I__562/O                                               InMux                        259              6386  35722  RISE       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/in3             LogicCell40_SEQ_MODE_1000      0              6386  35722  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_1_LC_5_15_1/in3
Capture Clock    : uart_rx.r_Data_Clock_Count_1_LC_5_15_1/clk
Setup Constraint : 40000p
Path slack       : 35848p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3339
-------------------------------------   ---- 
End-of-path arrival time (ps)           6260
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35091  FALL       1
I__374/I                                               CascadeMux                     0              3896  35091  FALL       1
I__374/O                                               CascadeMux                     0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/in2    LogicCell40_SEQ_MODE_0000      0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/lcout  LogicCell40_SEQ_MODE_0000    379              4275  35091  RISE       2
I__370/I                                               LocalMux                       0              4275  35091  RISE       1
I__370/O                                               LocalMux                     330              4605  35091  RISE       1
I__372/I                                               InMux                          0              4605  35091  RISE       1
I__372/O                                               InMux                        259              4864  35091  RISE       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/in3               LogicCell40_SEQ_MODE_0000      0              4864  35091  RISE       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/lcout             LogicCell40_SEQ_MODE_0000    316              5180  35091  RISE       2
I__365/I                                               LocalMux                       0              5180  35091  RISE       1
I__365/O                                               LocalMux                     330              5509  35091  RISE       1
I__367/I                                               InMux                          0              5509  35091  RISE       1
I__367/O                                               InMux                        259              5769  35091  RISE       1
I__369/I                                               CascadeMux                     0              5769  35091  RISE       1
I__369/O                                               CascadeMux                     0              5769  35091  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in2             LogicCell40_SEQ_MODE_1000      0              5769  35091  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/carryout        LogicCell40_SEQ_MODE_1000    231              6000  35091  RISE       2
I__567/I                                               InMux                          0              6000  35848  RISE       1
I__567/O                                               InMux                        259              6260  35848  RISE       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/in3             LogicCell40_SEQ_MODE_1000      0              6260  35848  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout
Path End         : uart_rx.r_RX_Byte_3_LC_2_15_3/in3
Capture Clock    : uart_rx.r_RX_Byte_3_LC_2_15_3/clk
Setup Constraint : 40000p
Path slack       : 35911p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       6
I__517/I                                               LocalMux                       0              2921  35610  RISE       1
I__517/O                                               LocalMux                     330              3251  35610  RISE       1
I__523/I                                               InMux                          0              3251  35610  RISE       1
I__523/O                                               InMux                        259              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/in1     LogicCell40_SEQ_MODE_0000      0              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/ltout   LogicCell40_SEQ_MODE_0000    379              3889  35610  FALL       1
I__362/I                                               CascadeMux                     0              3889  35610  FALL       1
I__362/O                                               CascadeMux                     0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/in2    LogicCell40_SEQ_MODE_0000      0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_0000    379              4268  35610  RISE       5
I__404/I                                               Odrv4                          0              4268  35911  RISE       1
I__404/O                                               Odrv4                        351              4619  35911  RISE       1
I__409/I                                               LocalMux                       0              4619  35911  RISE       1
I__409/O                                               LocalMux                     330              4948  35911  RISE       1
I__411/I                                               InMux                          0              4948  35911  RISE       1
I__411/O                                               InMux                        259              5208  35911  RISE       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/in1             LogicCell40_SEQ_MODE_0000      0              5208  35911  RISE       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_0000    400              5608  35911  RISE       7
I__193/I                                               LocalMux                       0              5608  35911  RISE       1
I__193/O                                               LocalMux                     330              5937  35911  RISE       1
I__197/I                                               InMux                          0              5937  35911  RISE       1
I__197/O                                               InMux                        259              6197  35911  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/in3                      LogicCell40_SEQ_MODE_1000      0              6197  35911  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout
Path End         : uart_rx.r_RX_Byte_4_LC_2_15_1/in3
Capture Clock    : uart_rx.r_RX_Byte_4_LC_2_15_1/clk
Setup Constraint : 40000p
Path slack       : 35911p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       6
I__517/I                                               LocalMux                       0              2921  35610  RISE       1
I__517/O                                               LocalMux                     330              3251  35610  RISE       1
I__523/I                                               InMux                          0              3251  35610  RISE       1
I__523/O                                               InMux                        259              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/in1     LogicCell40_SEQ_MODE_0000      0              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/ltout   LogicCell40_SEQ_MODE_0000    379              3889  35610  FALL       1
I__362/I                                               CascadeMux                     0              3889  35610  FALL       1
I__362/O                                               CascadeMux                     0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/in2    LogicCell40_SEQ_MODE_0000      0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_0000    379              4268  35610  RISE       5
I__404/I                                               Odrv4                          0              4268  35911  RISE       1
I__404/O                                               Odrv4                        351              4619  35911  RISE       1
I__409/I                                               LocalMux                       0              4619  35911  RISE       1
I__409/O                                               LocalMux                     330              4948  35911  RISE       1
I__411/I                                               InMux                          0              4948  35911  RISE       1
I__411/O                                               InMux                        259              5208  35911  RISE       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/in1             LogicCell40_SEQ_MODE_0000      0              5208  35911  RISE       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_0000    400              5608  35911  RISE       7
I__193/I                                               LocalMux                       0              5608  35911  RISE       1
I__193/O                                               LocalMux                     330              5937  35911  RISE       1
I__198/I                                               InMux                          0              5937  35911  RISE       1
I__198/O                                               InMux                        259              6197  35911  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/in3                      LogicCell40_SEQ_MODE_1000      0              6197  35911  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout
Path End         : uart_rx.r_RX_Byte_0_LC_1_15_3/in3
Capture Clock    : uart_rx.r_RX_Byte_0_LC_1_15_3/clk
Setup Constraint : 40000p
Path slack       : 35911p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       6
I__517/I                                               LocalMux                       0              2921  35610  RISE       1
I__517/O                                               LocalMux                     330              3251  35610  RISE       1
I__523/I                                               InMux                          0              3251  35610  RISE       1
I__523/O                                               InMux                        259              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/in1     LogicCell40_SEQ_MODE_0000      0              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/ltout   LogicCell40_SEQ_MODE_0000    379              3889  35610  FALL       1
I__362/I                                               CascadeMux                     0              3889  35610  FALL       1
I__362/O                                               CascadeMux                     0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/in2    LogicCell40_SEQ_MODE_0000      0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_0000    379              4268  35610  RISE       5
I__404/I                                               Odrv4                          0              4268  35911  RISE       1
I__404/O                                               Odrv4                        351              4619  35911  RISE       1
I__409/I                                               LocalMux                       0              4619  35911  RISE       1
I__409/O                                               LocalMux                     330              4948  35911  RISE       1
I__411/I                                               InMux                          0              4948  35911  RISE       1
I__411/O                                               InMux                        259              5208  35911  RISE       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/in1             LogicCell40_SEQ_MODE_0000      0              5208  35911  RISE       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_0000    400              5608  35911  RISE       7
I__194/I                                               LocalMux                       0              5608  35911  RISE       1
I__194/O                                               LocalMux                     330              5937  35911  RISE       1
I__199/I                                               InMux                          0              5937  35911  RISE       1
I__199/O                                               InMux                        259              6197  35911  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/in3                      LogicCell40_SEQ_MODE_1000      0              6197  35911  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout
Path End         : uart_rx.r_RX_Byte_6_LC_1_15_1/in3
Capture Clock    : uart_rx.r_RX_Byte_6_LC_1_15_1/clk
Setup Constraint : 40000p
Path slack       : 35911p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       6
I__517/I                                               LocalMux                       0              2921  35610  RISE       1
I__517/O                                               LocalMux                     330              3251  35610  RISE       1
I__523/I                                               InMux                          0              3251  35610  RISE       1
I__523/O                                               InMux                        259              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/in1     LogicCell40_SEQ_MODE_0000      0              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/ltout   LogicCell40_SEQ_MODE_0000    379              3889  35610  FALL       1
I__362/I                                               CascadeMux                     0              3889  35610  FALL       1
I__362/O                                               CascadeMux                     0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/in2    LogicCell40_SEQ_MODE_0000      0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_0000    379              4268  35610  RISE       5
I__404/I                                               Odrv4                          0              4268  35911  RISE       1
I__404/O                                               Odrv4                        351              4619  35911  RISE       1
I__409/I                                               LocalMux                       0              4619  35911  RISE       1
I__409/O                                               LocalMux                     330              4948  35911  RISE       1
I__411/I                                               InMux                          0              4948  35911  RISE       1
I__411/O                                               InMux                        259              5208  35911  RISE       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/in1             LogicCell40_SEQ_MODE_0000      0              5208  35911  RISE       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_0000    400              5608  35911  RISE       7
I__194/I                                               LocalMux                       0              5608  35911  RISE       1
I__194/O                                               LocalMux                     330              5937  35911  RISE       1
I__200/I                                               InMux                          0              5937  35911  RISE       1
I__200/O                                               InMux                        259              6197  35911  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/in3                      LogicCell40_SEQ_MODE_1000      0              6197  35911  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout
Path End         : uart_rx.r_RX_Byte_1_LC_1_16_6/in3
Capture Clock    : uart_rx.r_RX_Byte_1_LC_1_16_6/clk
Setup Constraint : 40000p
Path slack       : 35911p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       6
I__517/I                                               LocalMux                       0              2921  35610  RISE       1
I__517/O                                               LocalMux                     330              3251  35610  RISE       1
I__523/I                                               InMux                          0              3251  35610  RISE       1
I__523/O                                               InMux                        259              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/in1     LogicCell40_SEQ_MODE_0000      0              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/ltout   LogicCell40_SEQ_MODE_0000    379              3889  35610  FALL       1
I__362/I                                               CascadeMux                     0              3889  35610  FALL       1
I__362/O                                               CascadeMux                     0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/in2    LogicCell40_SEQ_MODE_0000      0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_0000    379              4268  35610  RISE       5
I__404/I                                               Odrv4                          0              4268  35911  RISE       1
I__404/O                                               Odrv4                        351              4619  35911  RISE       1
I__409/I                                               LocalMux                       0              4619  35911  RISE       1
I__409/O                                               LocalMux                     330              4948  35911  RISE       1
I__411/I                                               InMux                          0              4948  35911  RISE       1
I__411/O                                               InMux                        259              5208  35911  RISE       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/in1             LogicCell40_SEQ_MODE_0000      0              5208  35911  RISE       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_0000    400              5608  35911  RISE       7
I__195/I                                               LocalMux                       0              5608  35911  RISE       1
I__195/O                                               LocalMux                     330              5937  35911  RISE       1
I__201/I                                               InMux                          0              5937  35911  RISE       1
I__201/O                                               InMux                        259              6197  35911  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/in3                      LogicCell40_SEQ_MODE_1000      0              6197  35911  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout
Path End         : uart_rx.r_RX_Byte_5_LC_1_16_4/in3
Capture Clock    : uart_rx.r_RX_Byte_5_LC_1_16_4/clk
Setup Constraint : 40000p
Path slack       : 35911p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       6
I__517/I                                               LocalMux                       0              2921  35610  RISE       1
I__517/O                                               LocalMux                     330              3251  35610  RISE       1
I__523/I                                               InMux                          0              3251  35610  RISE       1
I__523/O                                               InMux                        259              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/in1     LogicCell40_SEQ_MODE_0000      0              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/ltout   LogicCell40_SEQ_MODE_0000    379              3889  35610  FALL       1
I__362/I                                               CascadeMux                     0              3889  35610  FALL       1
I__362/O                                               CascadeMux                     0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/in2    LogicCell40_SEQ_MODE_0000      0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_0000    379              4268  35610  RISE       5
I__404/I                                               Odrv4                          0              4268  35911  RISE       1
I__404/O                                               Odrv4                        351              4619  35911  RISE       1
I__409/I                                               LocalMux                       0              4619  35911  RISE       1
I__409/O                                               LocalMux                     330              4948  35911  RISE       1
I__411/I                                               InMux                          0              4948  35911  RISE       1
I__411/O                                               InMux                        259              5208  35911  RISE       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/in1             LogicCell40_SEQ_MODE_0000      0              5208  35911  RISE       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_0000    400              5608  35911  RISE       7
I__195/I                                               LocalMux                       0              5608  35911  RISE       1
I__195/O                                               LocalMux                     330              5937  35911  RISE       1
I__202/I                                               InMux                          0              5937  35911  RISE       1
I__202/O                                               InMux                        259              6197  35911  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/in3                      LogicCell40_SEQ_MODE_1000      0              6197  35911  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout
Path End         : uart_rx.r_RX_Byte_7_LC_2_16_2/in3
Capture Clock    : uart_rx.r_RX_Byte_7_LC_2_16_2/clk
Setup Constraint : 40000p
Path slack       : 35911p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       6
I__517/I                                               LocalMux                       0              2921  35610  RISE       1
I__517/O                                               LocalMux                     330              3251  35610  RISE       1
I__523/I                                               InMux                          0              3251  35610  RISE       1
I__523/O                                               InMux                        259              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/in1     LogicCell40_SEQ_MODE_0000      0              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/ltout   LogicCell40_SEQ_MODE_0000    379              3889  35610  FALL       1
I__362/I                                               CascadeMux                     0              3889  35610  FALL       1
I__362/O                                               CascadeMux                     0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/in2    LogicCell40_SEQ_MODE_0000      0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_0000    379              4268  35610  RISE       5
I__404/I                                               Odrv4                          0              4268  35911  RISE       1
I__404/O                                               Odrv4                        351              4619  35911  RISE       1
I__409/I                                               LocalMux                       0              4619  35911  RISE       1
I__409/O                                               LocalMux                     330              4948  35911  RISE       1
I__411/I                                               InMux                          0              4948  35911  RISE       1
I__411/O                                               InMux                        259              5208  35911  RISE       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/in1             LogicCell40_SEQ_MODE_0000      0              5208  35911  RISE       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/lcout           LogicCell40_SEQ_MODE_0000    400              5608  35911  RISE       7
I__196/I                                               LocalMux                       0              5608  35911  RISE       1
I__196/O                                               LocalMux                     330              5937  35911  RISE       1
I__203/I                                               InMux                          0              5937  35911  RISE       1
I__203/O                                               InMux                        259              6197  35911  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/in3                      LogicCell40_SEQ_MODE_1000      0              6197  35911  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout
Path End         : uart_rx.r_State_0_LC_2_14_2/in3
Capture Clock    : uart_rx.r_State_0_LC_2_14_2/clk
Setup Constraint : 40000p
Path slack       : 35996p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       6
I__517/I                                               LocalMux                       0              2921  35610  RISE       1
I__517/O                                               LocalMux                     330              3251  35610  RISE       1
I__523/I                                               InMux                          0              3251  35610  RISE       1
I__523/O                                               InMux                        259              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/in1     LogicCell40_SEQ_MODE_0000      0              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/ltout   LogicCell40_SEQ_MODE_0000    379              3889  35610  FALL       1
I__362/I                                               CascadeMux                     0              3889  35610  FALL       1
I__362/O                                               CascadeMux                     0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/in2    LogicCell40_SEQ_MODE_0000      0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_0000    379              4268  35610  RISE       5
I__403/I                                               LocalMux                       0              4268  35995  RISE       1
I__403/O                                               LocalMux                     330              4598  35995  RISE       1
I__407/I                                               InMux                          0              4598  35995  RISE       1
I__407/O                                               InMux                        259              4857  35995  RISE       1
uart_rx.r_State_RNI0LVB3_0_LC_4_14_5/in3               LogicCell40_SEQ_MODE_0000      0              4857  35995  RISE       1
uart_rx.r_State_RNI0LVB3_0_LC_4_14_5/lcout             LogicCell40_SEQ_MODE_0000    316              5173  35995  RISE       2
I__220/I                                               Odrv4                          0              5173  35995  RISE       1
I__220/O                                               Odrv4                        351              5523  35995  RISE       1
I__222/I                                               LocalMux                       0              5523  35995  RISE       1
I__222/O                                               LocalMux                     330              5853  35995  RISE       1
I__223/I                                               InMux                          0              5853  35995  RISE       1
I__223/O                                               InMux                        259              6112  35995  RISE       1
uart_rx.r_State_0_LC_2_14_2/in3                        LogicCell40_SEQ_MODE_1000      0              6112  35995  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_State_1_LC_4_14_4/in1
Capture Clock    : uart_rx.r_State_1_LC_4_14_4/clk
Setup Constraint : 40000p
Path slack       : 36115p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2946
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  34817  RISE       1
I__375/I                                               Odrv4                          0              3959  34817  RISE       1
I__375/O                                               Odrv4                        351              4310  34817  RISE       1
I__376/I                                               LocalMux                       0              4310  34817  RISE       1
I__376/O                                               LocalMux                     330              4640  34817  RISE       1
I__377/I                                               InMux                          0              4640  34817  RISE       1
I__377/O                                               InMux                        259              4899  34817  RISE       1
I__378/I                                               CascadeMux                     0              4899  34817  RISE       1
I__378/O                                               CascadeMux                     0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/in2    LogicCell40_SEQ_MODE_0000      0              4899  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/lcout  LogicCell40_SEQ_MODE_0000    379              5278  36115  RISE       1
I__485/I                                               LocalMux                       0              5278  36115  RISE       1
I__485/O                                               LocalMux                     330              5608  36115  RISE       1
I__486/I                                               InMux                          0              5608  36115  RISE       1
I__486/O                                               InMux                        259              5867  36115  RISE       1
uart_rx.r_State_1_LC_4_14_4/in1                        LogicCell40_SEQ_MODE_1000      0              5867  36115  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout
Path End         : uart_rx.r_Bit_Index_2_LC_4_15_1/in0
Capture Clock    : uart_rx.r_Bit_Index_2_LC_4_15_1/clk
Setup Constraint : 40000p
Path slack       : 36149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       6
I__517/I                                               LocalMux                       0              2921  35610  RISE       1
I__517/O                                               LocalMux                     330              3251  35610  RISE       1
I__523/I                                               InMux                          0              3251  35610  RISE       1
I__523/O                                               InMux                        259              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/in1     LogicCell40_SEQ_MODE_0000      0              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/ltout   LogicCell40_SEQ_MODE_0000    379              3889  35610  FALL       1
I__362/I                                               CascadeMux                     0              3889  35610  FALL       1
I__362/O                                               CascadeMux                     0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/in2    LogicCell40_SEQ_MODE_0000      0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_0000    379              4268  35610  RISE       5
I__402/I                                               LocalMux                       0              4268  36150  RISE       1
I__402/O                                               LocalMux                     330              4598  36150  RISE       1
I__406/I                                               InMux                          0              4598  36150  RISE       1
I__406/O                                               InMux                        259              4857  36150  RISE       1
uart_rx.r_State_RNI0LVB3_0_0_LC_4_16_6/in3             LogicCell40_SEQ_MODE_0000      0              4857  36150  RISE       1
uart_rx.r_State_RNI0LVB3_0_0_LC_4_16_6/lcout           LogicCell40_SEQ_MODE_0000    316              5173  36150  RISE       2
I__233/I                                               LocalMux                       0              5173  36150  RISE       1
I__233/O                                               LocalMux                     330              5502  36150  RISE       1
I__235/I                                               InMux                          0              5502  36150  RISE       1
I__235/O                                               InMux                        259              5762  36150  RISE       1
uart_rx.r_Bit_Index_2_LC_4_15_1/in0                    LogicCell40_SEQ_MODE_1000      0              5762  36150  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__513/I                                            ClkMux                         0              2073  RISE       1
I__513/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_2_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in2
Capture Clock    : uart_rx.r_Data_Clock_Count_0_LC_5_15_0/clk
Setup Constraint : 40000p
Path slack       : 36241p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2848
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35091  FALL       1
I__374/I                                               CascadeMux                     0              3896  35091  FALL       1
I__374/O                                               CascadeMux                     0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/in2    LogicCell40_SEQ_MODE_0000      0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/lcout  LogicCell40_SEQ_MODE_0000    379              4275  35091  RISE       2
I__370/I                                               LocalMux                       0              4275  35091  RISE       1
I__370/O                                               LocalMux                     330              4605  35091  RISE       1
I__372/I                                               InMux                          0              4605  35091  RISE       1
I__372/O                                               InMux                        259              4864  35091  RISE       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/in3               LogicCell40_SEQ_MODE_0000      0              4864  35091  RISE       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/lcout             LogicCell40_SEQ_MODE_0000    316              5180  35091  RISE       2
I__365/I                                               LocalMux                       0              5180  35091  RISE       1
I__365/O                                               LocalMux                     330              5509  35091  RISE       1
I__367/I                                               InMux                          0              5509  35091  RISE       1
I__367/O                                               InMux                        259              5769  35091  RISE       1
I__369/I                                               CascadeMux                     0              5769  35091  RISE       1
I__369/O                                               CascadeMux                     0              5769  35091  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in2             LogicCell40_SEQ_MODE_1000      0              5769  36241  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in3
Capture Clock    : uart_rx.r_Data_Clock_Count_0_LC_5_15_0/clk
Setup Constraint : 40000p
Path slack       : 36339p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2848
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__556/I                                               LocalMux                       0              2921  34817  RISE       1
I__556/O                                               LocalMux                     330              3251  34817  RISE       1
I__559/I                                               InMux                          0              3251  34817  RISE       1
I__559/O                                               InMux                        259              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  34817  RISE       1
uart_rx.r_Data_Clock_Count_RNIKMD61_2_LC_5_14_5/ltout  LogicCell40_SEQ_MODE_0000    386              3896  35091  FALL       1
I__374/I                                               CascadeMux                     0              3896  35091  FALL       1
I__374/O                                               CascadeMux                     0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/in2    LogicCell40_SEQ_MODE_0000      0              3896  35091  FALL       1
uart_rx.r_Data_Clock_Count_RNIHMRC2_5_LC_5_14_6/lcout  LogicCell40_SEQ_MODE_0000    379              4275  35091  RISE       2
I__370/I                                               LocalMux                       0              4275  35091  RISE       1
I__370/O                                               LocalMux                     330              4605  35091  RISE       1
I__372/I                                               InMux                          0              4605  35091  RISE       1
I__372/O                                               InMux                        259              4864  35091  RISE       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/in3               LogicCell40_SEQ_MODE_0000      0              4864  35091  RISE       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/lcout             LogicCell40_SEQ_MODE_0000    316              5180  35091  RISE       2
I__366/I                                               LocalMux                       0              5180  36339  RISE       1
I__366/O                                               LocalMux                     330              5509  36339  RISE       1
I__368/I                                               InMux                          0              5509  36339  RISE       1
I__368/O                                               InMux                        259              5769  36339  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in3             LogicCell40_SEQ_MODE_1000      0              5769  36339  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout
Path End         : uart_rx.r_State_1_LC_4_14_4/in3
Capture Clock    : uart_rx.r_State_1_LC_4_14_4/clk
Setup Constraint : 40000p
Path slack       : 36346p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       6
I__517/I                                               LocalMux                       0              2921  35610  RISE       1
I__517/O                                               LocalMux                     330              3251  35610  RISE       1
I__523/I                                               InMux                          0              3251  35610  RISE       1
I__523/O                                               InMux                        259              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/in1     LogicCell40_SEQ_MODE_0000      0              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/ltout   LogicCell40_SEQ_MODE_0000    379              3889  35610  FALL       1
I__362/I                                               CascadeMux                     0              3889  35610  FALL       1
I__362/O                                               CascadeMux                     0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/in2    LogicCell40_SEQ_MODE_0000      0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_0000    379              4268  35610  RISE       5
I__403/I                                               LocalMux                       0              4268  35995  RISE       1
I__403/O                                               LocalMux                     330              4598  35995  RISE       1
I__407/I                                               InMux                          0              4598  35995  RISE       1
I__407/O                                               InMux                        259              4857  35995  RISE       1
uart_rx.r_State_RNI0LVB3_0_LC_4_14_5/in3               LogicCell40_SEQ_MODE_0000      0              4857  35995  RISE       1
uart_rx.r_State_RNI0LVB3_0_LC_4_14_5/lcout             LogicCell40_SEQ_MODE_0000    316              5173  35995  RISE       2
I__219/I                                               LocalMux                       0              5173  36346  RISE       1
I__219/O                                               LocalMux                     330              5502  36346  RISE       1
I__221/I                                               InMux                          0              5502  36346  RISE       1
I__221/O                                               InMux                        259              5762  36346  RISE       1
uart_rx.r_State_1_LC_4_14_4/in3                        LogicCell40_SEQ_MODE_1000      0              5762  36346  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout
Path End         : uart_rx.r_Bit_Index_1_LC_4_16_2/in3
Capture Clock    : uart_rx.r_Bit_Index_1_LC_4_16_2/clk
Setup Constraint : 40000p
Path slack       : 36346p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       6
I__517/I                                               LocalMux                       0              2921  35610  RISE       1
I__517/O                                               LocalMux                     330              3251  35610  RISE       1
I__523/I                                               InMux                          0              3251  35610  RISE       1
I__523/O                                               InMux                        259              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/in1     LogicCell40_SEQ_MODE_0000      0              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/ltout   LogicCell40_SEQ_MODE_0000    379              3889  35610  FALL       1
I__362/I                                               CascadeMux                     0              3889  35610  FALL       1
I__362/O                                               CascadeMux                     0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/in2    LogicCell40_SEQ_MODE_0000      0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_0000    379              4268  35610  RISE       5
I__402/I                                               LocalMux                       0              4268  36150  RISE       1
I__402/O                                               LocalMux                     330              4598  36150  RISE       1
I__406/I                                               InMux                          0              4598  36150  RISE       1
I__406/O                                               InMux                        259              4857  36150  RISE       1
uart_rx.r_State_RNI0LVB3_0_0_LC_4_16_6/in3             LogicCell40_SEQ_MODE_0000      0              4857  36150  RISE       1
uart_rx.r_State_RNI0LVB3_0_0_LC_4_16_6/lcout           LogicCell40_SEQ_MODE_0000    316              5173  36150  RISE       2
I__232/I                                               LocalMux                       0              5173  36346  RISE       1
I__232/O                                               LocalMux                     330              5502  36346  RISE       1
I__234/I                                               InMux                          0              5502  36346  RISE       1
I__234/O                                               InMux                        259              5762  36346  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/in3                    LogicCell40_SEQ_MODE_1000      0              5762  36346  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_1_LC_4_16_2/lcout
Path End         : uart_rx.r_RX_Byte_2_LC_2_15_6/in3
Capture Clock    : uart_rx.r_RX_Byte_2_LC_2_15_6/clk
Setup Constraint : 40000p
Path slack       : 36353p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_1_LC_4_16_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  36353  RISE       6
I__257/I                                         LocalMux                       0              2921  36353  RISE       1
I__257/O                                         LocalMux                     330              3251  36353  RISE       1
I__260/I                                         InMux                          0              3251  36353  RISE       1
I__260/O                                         InMux                        259              3510  36353  RISE       1
uart_rx.r_Bit_Index_RNI5P4V_1_1_LC_4_15_2/in1    LogicCell40_SEQ_MODE_0000      0              3510  36353  RISE       1
uart_rx.r_Bit_Index_RNI5P4V_1_1_LC_4_15_2/lcout  LogicCell40_SEQ_MODE_0000    400              3910  36353  RISE       2
I__207/I                                         Odrv4                          0              3910  36353  RISE       1
I__207/O                                         Odrv4                        351              4261  36353  RISE       1
I__208/I                                         LocalMux                       0              4261  36353  RISE       1
I__208/O                                         LocalMux                     330              4591  36353  RISE       1
I__210/I                                         InMux                          0              4591  36353  RISE       1
I__210/O                                         InMux                        259              4850  36353  RISE       1
uart_rx.r_RX_Byte_RNO_0_2_LC_2_15_7/in3          LogicCell40_SEQ_MODE_0000      0              4850  36353  RISE       1
uart_rx.r_RX_Byte_RNO_0_2_LC_2_15_7/lcout        LogicCell40_SEQ_MODE_0000    316              5166  36353  RISE       1
I__110/I                                         LocalMux                       0              5166  36353  RISE       1
I__110/O                                         LocalMux                     330              5495  36353  RISE       1
I__111/I                                         InMux                          0              5495  36353  RISE       1
I__111/O                                         InMux                        259              5755  36353  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/in3                LogicCell40_SEQ_MODE_1000      0              5755  36353  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout
Path End         : uart_rx.r_RX_Byte_2_LC_2_15_6/in2
Capture Clock    : uart_rx.r_RX_Byte_2_LC_2_15_6/clk
Setup Constraint : 40000p
Path slack       : 36473p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           42059

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       6
I__517/I                                               LocalMux                       0              2921  35610  RISE       1
I__517/O                                               LocalMux                     330              3251  35610  RISE       1
I__523/I                                               InMux                          0              3251  35610  RISE       1
I__523/O                                               InMux                        259              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/in1     LogicCell40_SEQ_MODE_0000      0              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/ltout   LogicCell40_SEQ_MODE_0000    379              3889  35610  FALL       1
I__362/I                                               CascadeMux                     0              3889  35610  FALL       1
I__362/O                                               CascadeMux                     0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/in2    LogicCell40_SEQ_MODE_0000      0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_0000    379              4268  35610  RISE       5
I__404/I                                               Odrv4                          0              4268  35911  RISE       1
I__404/O                                               Odrv4                        351              4619  35911  RISE       1
I__409/I                                               LocalMux                       0              4619  35911  RISE       1
I__409/O                                               LocalMux                     330              4948  35911  RISE       1
I__411/I                                               InMux                          0              4948  35911  RISE       1
I__411/O                                               InMux                        259              5208  35911  RISE       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/in1             LogicCell40_SEQ_MODE_0000      0              5208  35911  RISE       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/ltout           LogicCell40_SEQ_MODE_0000    379              5586  36472  FALL       1
I__112/I                                               CascadeMux                     0              5586  36472  FALL       1
I__112/O                                               CascadeMux                     0              5586  36472  FALL       1
uart_rx.r_RX_Byte_2_LC_2_15_6/in2                      LogicCell40_SEQ_MODE_1000      0              5586  36472  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_0_LC_2_14_2/lcout
Path End         : uart_rx.r_Bit_Index_0_LC_4_16_7/in1
Capture Clock    : uart_rx.r_Bit_Index_0_LC_4_16_7/clk
Setup Constraint : 40000p
Path slack       : 36732p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_0_LC_2_14_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35252  RISE       8
I__236/I                                    Odrv4                          0              2921  35252  RISE       1
I__236/O                                    Odrv4                        351              3272  35252  RISE       1
I__239/I                                    LocalMux                       0              3272  35252  RISE       1
I__239/O                                    LocalMux                     330              3602  35252  RISE       1
I__245/I                                    InMux                          0              3602  35434  RISE       1
I__245/O                                    InMux                        259              3861  35434  RISE       1
uart_rx.r_State_RNIAQTB1_0_LC_4_14_7/in0    LogicCell40_SEQ_MODE_0000      0              3861  35434  RISE       1
uart_rx.r_State_RNIAQTB1_0_LC_4_14_7/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35434  RISE       4
I__436/I                                    Odrv4                          0              4310  36732  RISE       1
I__436/O                                    Odrv4                        351              4661  36732  RISE       1
I__439/I                                    LocalMux                       0              4661  36732  RISE       1
I__439/O                                    LocalMux                     330              4990  36732  RISE       1
I__442/I                                    InMux                          0              4990  36732  RISE       1
I__442/O                                    InMux                        259              5250  36732  RISE       1
uart_rx.r_Bit_Index_0_LC_4_16_7/in1         LogicCell40_SEQ_MODE_1000      0              5250  36732  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_0_LC_4_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_0_LC_2_14_2/lcout
Path End         : uart_rx.r_Bit_Index_1_LC_4_16_2/in1
Capture Clock    : uart_rx.r_Bit_Index_1_LC_4_16_2/clk
Setup Constraint : 40000p
Path slack       : 36732p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_0_LC_2_14_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35252  RISE       8
I__236/I                                    Odrv4                          0              2921  35252  RISE       1
I__236/O                                    Odrv4                        351              3272  35252  RISE       1
I__239/I                                    LocalMux                       0              3272  35252  RISE       1
I__239/O                                    LocalMux                     330              3602  35252  RISE       1
I__245/I                                    InMux                          0              3602  35434  RISE       1
I__245/O                                    InMux                        259              3861  35434  RISE       1
uart_rx.r_State_RNIAQTB1_0_LC_4_14_7/in0    LogicCell40_SEQ_MODE_0000      0              3861  35434  RISE       1
uart_rx.r_State_RNIAQTB1_0_LC_4_14_7/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35434  RISE       4
I__436/I                                    Odrv4                          0              4310  36732  RISE       1
I__436/O                                    Odrv4                        351              4661  36732  RISE       1
I__440/I                                    LocalMux                       0              4661  36732  RISE       1
I__440/O                                    LocalMux                     330              4990  36732  RISE       1
I__443/I                                    InMux                          0              4990  36732  RISE       1
I__443/O                                    InMux                        259              5250  36732  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/in1         LogicCell40_SEQ_MODE_1000      0              5250  36732  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_1_LC_4_16_2/lcout
Path End         : uart_rx.r_RX_Byte_6_LC_1_15_1/in2
Capture Clock    : uart_rx.r_RX_Byte_6_LC_1_15_1/clk
Setup Constraint : 40000p
Path slack       : 36830p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           42059

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_1_LC_4_16_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  36353  RISE       6
I__257/I                                         LocalMux                       0              2921  36353  RISE       1
I__257/O                                         LocalMux                     330              3251  36353  RISE       1
I__260/I                                         InMux                          0              3251  36353  RISE       1
I__260/O                                         InMux                        259              3510  36353  RISE       1
uart_rx.r_Bit_Index_RNI5P4V_1_1_LC_4_15_2/in1    LogicCell40_SEQ_MODE_0000      0              3510  36353  RISE       1
uart_rx.r_Bit_Index_RNI5P4V_1_1_LC_4_15_2/lcout  LogicCell40_SEQ_MODE_0000    400              3910  36353  RISE       2
I__207/I                                         Odrv4                          0              3910  36353  RISE       1
I__207/O                                         Odrv4                        351              4261  36353  RISE       1
I__209/I                                         LocalMux                       0              4261  36830  RISE       1
I__209/O                                         LocalMux                     330              4591  36830  RISE       1
I__211/I                                         InMux                          0              4591  36830  RISE       1
I__211/O                                         InMux                        259              4850  36830  RISE       1
uart_rx.r_RX_Byte_RNO_0_6_LC_1_15_0/in1          LogicCell40_SEQ_MODE_0000      0              4850  36830  RISE       1
uart_rx.r_RX_Byte_RNO_0_6_LC_1_15_0/ltout        LogicCell40_SEQ_MODE_0000    379              5229  36830  FALL       1
I__87/I                                          CascadeMux                     0              5229  36830  FALL       1
I__87/O                                          CascadeMux                     0              5229  36830  FALL       1
uart_rx.r_RX_Byte_6_LC_1_15_1/in2                LogicCell40_SEQ_MODE_1000      0              5229  36830  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout
Path End         : uart_rx.r_Bit_Index_0_LC_4_16_7/in2
Capture Clock    : uart_rx.r_Bit_Index_0_LC_4_16_7/clk
Setup Constraint : 40000p
Path slack       : 36886p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       6
I__517/I                                               LocalMux                       0              2921  35610  RISE       1
I__517/O                                               LocalMux                     330              3251  35610  RISE       1
I__523/I                                               InMux                          0              3251  35610  RISE       1
I__523/O                                               InMux                        259              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/in1     LogicCell40_SEQ_MODE_0000      0              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/ltout   LogicCell40_SEQ_MODE_0000    379              3889  35610  FALL       1
I__362/I                                               CascadeMux                     0              3889  35610  FALL       1
I__362/O                                               CascadeMux                     0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/in2    LogicCell40_SEQ_MODE_0000      0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_0000    379              4268  35610  RISE       5
I__402/I                                               LocalMux                       0              4268  36150  RISE       1
I__402/O                                               LocalMux                     330              4598  36150  RISE       1
I__406/I                                               InMux                          0              4598  36150  RISE       1
I__406/O                                               InMux                        259              4857  36150  RISE       1
uart_rx.r_State_RNI0LVB3_0_0_LC_4_16_6/in3             LogicCell40_SEQ_MODE_0000      0              4857  36150  RISE       1
uart_rx.r_State_RNI0LVB3_0_0_LC_4_16_6/ltout           LogicCell40_SEQ_MODE_0000    267              5124  36886  RISE       1
I__498/I                                               CascadeMux                     0              5124  36886  RISE       1
I__498/O                                               CascadeMux                     0              5124  36886  RISE       1
uart_rx.r_Bit_Index_0_LC_4_16_7/in2                    LogicCell40_SEQ_MODE_1000      0              5124  36886  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_0_LC_4_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_1_LC_4_16_2/lcout
Path End         : uart_rx.r_RX_Byte_1_LC_1_16_6/in2
Capture Clock    : uart_rx.r_RX_Byte_1_LC_1_16_6/clk
Setup Constraint : 40000p
Path slack       : 36893p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_1_LC_4_16_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  36353  RISE       6
I__258/I                                         Odrv4                          0              2921  36893  RISE       1
I__258/O                                         Odrv4                        351              3272  36893  RISE       1
I__262/I                                         LocalMux                       0              3272  36893  RISE       1
I__262/O                                         LocalMux                     330              3602  36893  RISE       1
I__265/I                                         InMux                          0              3602  36893  RISE       1
I__265/O                                         InMux                        259              3861  36893  RISE       1
uart_rx.r_Bit_Index_RNI5P4V_0_1_LC_2_16_1/in1    LogicCell40_SEQ_MODE_0000      0              3861  36893  RISE       1
uart_rx.r_Bit_Index_RNI5P4V_0_1_LC_2_16_1/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36893  RISE       2
I__204/I                                         LocalMux                       0              4261  36893  RISE       1
I__204/O                                         LocalMux                     330              4591  36893  RISE       1
I__205/I                                         InMux                          0              4591  36893  RISE       1
I__205/O                                         InMux                        259              4850  36893  RISE       1
uart_rx.r_RX_Byte_RNO_0_1_LC_1_16_5/in3          LogicCell40_SEQ_MODE_0000      0              4850  36893  RISE       1
uart_rx.r_RX_Byte_RNO_0_1_LC_1_16_5/ltout        LogicCell40_SEQ_MODE_0000    267              5117  36893  RISE       1
I__97/I                                          CascadeMux                     0              5117  36893  RISE       1
I__97/O                                          CascadeMux                     0              5117  36893  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/in2                LogicCell40_SEQ_MODE_1000      0              5117  36893  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_1_LC_4_16_2/lcout
Path End         : uart_rx.r_RX_Byte_5_LC_1_16_4/in2
Capture Clock    : uart_rx.r_RX_Byte_5_LC_1_16_4/clk
Setup Constraint : 40000p
Path slack       : 36893p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_1_LC_4_16_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  36353  RISE       6
I__258/I                                         Odrv4                          0              2921  36893  RISE       1
I__258/O                                         Odrv4                        351              3272  36893  RISE       1
I__262/I                                         LocalMux                       0              3272  36893  RISE       1
I__262/O                                         LocalMux                     330              3602  36893  RISE       1
I__265/I                                         InMux                          0              3602  36893  RISE       1
I__265/O                                         InMux                        259              3861  36893  RISE       1
uart_rx.r_Bit_Index_RNI5P4V_0_1_LC_2_16_1/in1    LogicCell40_SEQ_MODE_0000      0              3861  36893  RISE       1
uart_rx.r_Bit_Index_RNI5P4V_0_1_LC_2_16_1/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36893  RISE       2
I__204/I                                         LocalMux                       0              4261  36893  RISE       1
I__204/O                                         LocalMux                     330              4591  36893  RISE       1
I__206/I                                         InMux                          0              4591  36893  RISE       1
I__206/O                                         InMux                        259              4850  36893  RISE       1
uart_rx.r_RX_Byte_RNO_0_5_LC_1_16_3/in3          LogicCell40_SEQ_MODE_0000      0              4850  36893  RISE       1
uart_rx.r_RX_Byte_RNO_0_5_LC_1_16_3/ltout        LogicCell40_SEQ_MODE_0000    267              5117  36893  RISE       1
I__98/I                                          CascadeMux                     0              5117  36893  RISE       1
I__98/O                                          CascadeMux                     0              5117  36893  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/in2                LogicCell40_SEQ_MODE_1000      0              5117  36893  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_1_LC_4_16_2/lcout
Path End         : uart_rx.r_RX_Byte_3_LC_2_15_3/in2
Capture Clock    : uart_rx.r_RX_Byte_3_LC_2_15_3/clk
Setup Constraint : 40000p
Path slack       : 36893p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_1_LC_4_16_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  36353  RISE       6
I__257/I                                         LocalMux                       0              2921  36353  RISE       1
I__257/O                                         LocalMux                     330              3251  36353  RISE       1
I__261/I                                         InMux                          0              3251  36893  RISE       1
I__261/O                                         InMux                        259              3510  36893  RISE       1
uart_rx.r_Bit_Index_RNI5P4V_2_1_LC_4_15_0/in1    LogicCell40_SEQ_MODE_0000      0              3510  36893  RISE       1
uart_rx.r_Bit_Index_RNI5P4V_2_1_LC_4_15_0/lcout  LogicCell40_SEQ_MODE_0000    400              3910  36893  RISE       1
I__213/I                                         Odrv4                          0              3910  36893  RISE       1
I__213/O                                         Odrv4                        351              4261  36893  RISE       1
I__214/I                                         LocalMux                       0              4261  36893  RISE       1
I__214/O                                         LocalMux                     330              4591  36893  RISE       1
I__215/I                                         InMux                          0              4591  36893  RISE       1
I__215/O                                         InMux                        259              4850  36893  RISE       1
uart_rx.r_RX_Byte_RNO_0_3_LC_2_15_2/in3          LogicCell40_SEQ_MODE_0000      0              4850  36893  RISE       1
uart_rx.r_RX_Byte_RNO_0_3_LC_2_15_2/ltout        LogicCell40_SEQ_MODE_0000    267              5117  36893  RISE       1
I__113/I                                         CascadeMux                     0              5117  36893  RISE       1
I__113/O                                         CascadeMux                     0              5117  36893  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/in2                LogicCell40_SEQ_MODE_1000      0              5117  36893  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_1_LC_4_16_2/lcout
Path End         : uart_rx.r_RX_Byte_0_LC_1_15_3/in2
Capture Clock    : uart_rx.r_RX_Byte_0_LC_1_15_3/clk
Setup Constraint : 40000p
Path slack       : 36893p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_1_LC_4_16_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36353  RISE       6
I__258/I                                       Odrv4                          0              2921  36893  RISE       1
I__258/O                                       Odrv4                        351              3272  36893  RISE       1
I__262/I                                       LocalMux                       0              3272  36893  RISE       1
I__262/O                                       LocalMux                     330              3602  36893  RISE       1
I__266/I                                       InMux                          0              3602  36893  RISE       1
I__266/O                                       InMux                        259              3861  36893  RISE       1
uart_rx.r_Bit_Index_RNI5P4V_1_LC_2_16_3/in1    LogicCell40_SEQ_MODE_0000      0              3861  36893  RISE       1
uart_rx.r_Bit_Index_RNI5P4V_1_LC_2_16_3/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36893  RISE       2
I__189/I                                       LocalMux                       0              4261  36893  RISE       1
I__189/O                                       LocalMux                     330              4591  36893  RISE       1
I__191/I                                       InMux                          0              4591  36893  RISE       1
I__191/O                                       InMux                        259              4850  36893  RISE       1
uart_rx.r_RX_Byte_RNO_0_0_LC_1_15_2/in3        LogicCell40_SEQ_MODE_0000      0              4850  36893  RISE       1
uart_rx.r_RX_Byte_RNO_0_0_LC_1_15_2/ltout      LogicCell40_SEQ_MODE_0000    267              5117  36893  RISE       1
I__105/I                                       CascadeMux                     0              5117  36893  RISE       1
I__105/O                                       CascadeMux                     0              5117  36893  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/in2              LogicCell40_SEQ_MODE_1000      0              5117  36893  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_1_LC_4_16_2/lcout
Path End         : uart_rx.r_RX_Byte_4_LC_2_15_1/in2
Capture Clock    : uart_rx.r_RX_Byte_4_LC_2_15_1/clk
Setup Constraint : 40000p
Path slack       : 36893p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_1_LC_4_16_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  36353  RISE       6
I__258/I                                       Odrv4                          0              2921  36893  RISE       1
I__258/O                                       Odrv4                        351              3272  36893  RISE       1
I__262/I                                       LocalMux                       0              3272  36893  RISE       1
I__262/O                                       LocalMux                     330              3602  36893  RISE       1
I__266/I                                       InMux                          0              3602  36893  RISE       1
I__266/O                                       InMux                        259              3861  36893  RISE       1
uart_rx.r_Bit_Index_RNI5P4V_1_LC_2_16_3/in1    LogicCell40_SEQ_MODE_0000      0              3861  36893  RISE       1
uart_rx.r_Bit_Index_RNI5P4V_1_LC_2_16_3/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36893  RISE       2
I__190/I                                       LocalMux                       0              4261  36893  RISE       1
I__190/O                                       LocalMux                     330              4591  36893  RISE       1
I__192/I                                       InMux                          0              4591  36893  RISE       1
I__192/O                                       InMux                        259              4850  36893  RISE       1
uart_rx.r_RX_Byte_RNO_0_4_LC_2_15_0/in3        LogicCell40_SEQ_MODE_0000      0              4850  36893  RISE       1
uart_rx.r_RX_Byte_RNO_0_4_LC_2_15_0/ltout      LogicCell40_SEQ_MODE_0000    267              5117  36893  RISE       1
I__114/I                                       CascadeMux                     0              5117  36893  RISE       1
I__114/O                                       CascadeMux                     0              5117  36893  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/in2              LogicCell40_SEQ_MODE_1000      0              5117  36893  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_2_LC_4_15_1/lcout
Path End         : uart_rx.r_RX_Byte_7_LC_2_16_2/in1
Capture Clock    : uart_rx.r_RX_Byte_7_LC_2_16_2/clk
Setup Constraint : 40000p
Path slack       : 37083p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__513/I                                            ClkMux                         0              2073  RISE       1
I__513/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_2_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_2_LC_4_15_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921  36549  RISE       9
I__268/I                                        LocalMux                       0              2921  36549  RISE       1
I__268/O                                        LocalMux                     330              3251  36549  RISE       1
I__271/I                                        InMux                          0              3251  36549  RISE       1
I__271/O                                        InMux                        259              3510  36549  RISE       1
uart_rx.r_Bit_Index_RNI97NE1_1_LC_4_16_5/in0    LogicCell40_SEQ_MODE_0000      0              3510  36549  RISE       1
uart_rx.r_Bit_Index_RNI97NE1_1_LC_4_16_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959  36549  RISE       2
I__251/I                                        Odrv4                          0              3959  37082  RISE       1
I__251/O                                        Odrv4                        351              4310  37082  RISE       1
I__253/I                                        LocalMux                       0              4310  37082  RISE       1
I__253/O                                        LocalMux                     330              4640  37082  RISE       1
I__255/I                                        InMux                          0              4640  37082  RISE       1
I__255/O                                        InMux                        259              4899  37082  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/in1               LogicCell40_SEQ_MODE_1000      0              4899  37082  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_2_LC_4_14_1/lcout
Path End         : uart_rx.r_State_0_LC_2_14_2/in1
Capture Clock    : uart_rx.r_State_0_LC_2_14_2/clk
Setup Constraint : 40000p
Path slack       : 37083p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_2_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_2_LC_4_14_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921  35631  RISE       8
I__387/I                                 Odrv4                          0              2921  37082  RISE       1
I__387/O                                 Odrv4                        351              3272  37082  RISE       1
I__395/I                                 LocalMux                       0              3272  37082  RISE       1
I__395/O                                 LocalMux                     330              3602  37082  RISE       1
I__398/I                                 InMux                          0              3602  37082  RISE       1
I__398/O                                 InMux                        259              3861  37082  RISE       1
uart_rx.r_State_RNO_1_0_LC_2_14_6/in0    LogicCell40_SEQ_MODE_0000      0              3861  37082  RISE       1
uart_rx.r_State_RNO_1_0_LC_2_14_6/lcout  LogicCell40_SEQ_MODE_0000    449              4310  37082  RISE       1
I__115/I                                 LocalMux                       0              4310  37082  RISE       1
I__115/O                                 LocalMux                     330              4640  37082  RISE       1
I__116/I                                 InMux                          0              4640  37082  RISE       1
I__116/O                                 InMux                        259              4899  37082  RISE       1
uart_rx.r_State_0_LC_2_14_2/in1          LogicCell40_SEQ_MODE_1000      0              4899  37082  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_0_LC_2_14_2/lcout
Path End         : uart_rx.r_Bit_Index_2_LC_4_15_1/in1
Capture Clock    : uart_rx.r_Bit_Index_2_LC_4_15_1/clk
Setup Constraint : 40000p
Path slack       : 37083p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1978
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_0_LC_2_14_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35252  RISE       8
I__236/I                                    Odrv4                          0              2921  35252  RISE       1
I__236/O                                    Odrv4                        351              3272  35252  RISE       1
I__239/I                                    LocalMux                       0              3272  35252  RISE       1
I__239/O                                    LocalMux                     330              3602  35252  RISE       1
I__245/I                                    InMux                          0              3602  35434  RISE       1
I__245/O                                    InMux                        259              3861  35434  RISE       1
uart_rx.r_State_RNIAQTB1_0_LC_4_14_7/in0    LogicCell40_SEQ_MODE_0000      0              3861  35434  RISE       1
uart_rx.r_State_RNIAQTB1_0_LC_4_14_7/lcout  LogicCell40_SEQ_MODE_0000    449              4310  35434  RISE       4
I__437/I                                    LocalMux                       0              4310  37082  RISE       1
I__437/O                                    LocalMux                     330              4640  37082  RISE       1
I__441/I                                    InMux                          0              4640  37082  RISE       1
I__441/O                                    InMux                        259              4899  37082  RISE       1
uart_rx.r_Bit_Index_2_LC_4_15_1/in1         LogicCell40_SEQ_MODE_1000      0              4899  37082  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__513/I                                            ClkMux                         0              2073  RISE       1
I__513/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_2_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout
Path End         : uart_rx.r_State_2_LC_4_14_1/in3
Capture Clock    : uart_rx.r_State_2_LC_4_14_1/clk
Setup Constraint : 40000p
Path slack       : 37251p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       6
I__517/I                                               LocalMux                       0              2921  35610  RISE       1
I__517/O                                               LocalMux                     330              3251  35610  RISE       1
I__523/I                                               InMux                          0              3251  35610  RISE       1
I__523/O                                               InMux                        259              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/in1     LogicCell40_SEQ_MODE_0000      0              3510  35610  RISE       1
uart_rx.r_Data_Clock_Count_RNIV0KP_6_LC_4_15_3/ltout   LogicCell40_SEQ_MODE_0000    379              3889  35610  FALL       1
I__362/I                                               CascadeMux                     0              3889  35610  FALL       1
I__362/O                                               CascadeMux                     0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/in2    LogicCell40_SEQ_MODE_0000      0              3889  35610  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_0000    379              4268  35610  RISE       5
I__403/I                                               LocalMux                       0              4268  35995  RISE       1
I__403/O                                               LocalMux                     330              4598  35995  RISE       1
I__408/I                                               InMux                          0              4598  37251  RISE       1
I__408/O                                               InMux                        259              4857  37251  RISE       1
uart_rx.r_State_2_LC_4_14_1/in3                        LogicCell40_SEQ_MODE_1000      0              4857  37251  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_2_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_2_LC_4_14_1/lcout
Path End         : uart_rx.r_State_1_LC_4_14_4/in0
Capture Clock    : uart_rx.r_State_1_LC_4_14_4/clk
Setup Constraint : 40000p
Path slack       : 37412p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_2_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_2_LC_4_14_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35631  RISE       8
I__383/I                                   LocalMux                       0              2921  36711  RISE       1
I__383/O                                   LocalMux                     330              3251  36711  RISE       1
I__390/I                                   InMux                          0              3251  36711  RISE       1
I__390/O                                   InMux                        259              3510  36711  RISE       1
uart_rx.r_State_RNIT79T_2_LC_4_14_0/in1    LogicCell40_SEQ_MODE_0000      0              3510  36711  RISE       1
uart_rx.r_State_RNIT79T_2_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    400              3910  36711  RISE       2
I__226/I                                   LocalMux                       0              3910  37412  RISE       1
I__226/O                                   LocalMux                     330              4240  37412  RISE       1
I__228/I                                   InMux                          0              4240  37412  RISE       1
I__228/O                                   InMux                        259              4499  37412  RISE       1
uart_rx.r_State_1_LC_4_14_4/in0            LogicCell40_SEQ_MODE_1000      0              4499  37412  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_0_LC_2_14_2/lcout
Path End         : uart_rx.r_State_1_LC_4_14_4/in2
Capture Clock    : uart_rx.r_State_1_LC_4_14_4/clk
Setup Constraint : 40000p
Path slack       : 37567p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4443
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_0_LC_2_14_2/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35252  RISE       8
I__236/I                                   Odrv4                          0              2921  35252  RISE       1
I__236/O                                   Odrv4                        351              3272  35252  RISE       1
I__239/I                                   LocalMux                       0              3272  35252  RISE       1
I__239/O                                   LocalMux                     330              3602  35252  RISE       1
I__244/I                                   InMux                          0              3602  35252  RISE       1
I__244/O                                   InMux                        259              3861  35252  RISE       1
uart_rx.r_State_RNIR59T_0_LC_4_14_2/in3    LogicCell40_SEQ_MODE_0000      0              3861  35252  RISE       1
uart_rx.r_State_RNIR59T_0_LC_4_14_2/ltout  LogicCell40_SEQ_MODE_0000    274              4135  37566  FALL       1
I__231/I                                   CascadeMux                     0              4135  37566  FALL       1
I__231/O                                   CascadeMux                     0              4135  37566  FALL       1
uart_rx.r_State_RNO_0_1_LC_4_14_3/in2      LogicCell40_SEQ_MODE_0000      0              4135  37566  FALL       1
uart_rx.r_State_RNO_0_1_LC_4_14_3/ltout    LogicCell40_SEQ_MODE_0000    309              4443  37566  RISE       1
I__224/I                                   CascadeMux                     0              4443  37566  RISE       1
I__224/O                                   CascadeMux                     0              4443  37566  RISE       1
uart_rx.r_State_1_LC_4_14_4/in2            LogicCell40_SEQ_MODE_1000      0              4443  37566  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_6_LC_1_15_1/lcout
Path End         : seg1.r_Hex_Value_2_LC_4_16_1/in0
Capture Clock    : seg1.r_Hex_Value_2_LC_4_16_1/clk
Setup Constraint : 40000p
Path slack       : 37748p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_6_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37749  RISE       8
I__340/I                             Odrv4                          0              2921  37749  RISE       1
I__340/O                             Odrv4                        351              3272  37749  RISE       1
I__345/I                             Span4Mux_h                     0              3272  37749  RISE       1
I__345/O                             Span4Mux_h                   302              3574  37749  RISE       1
I__349/I                             LocalMux                       0              3574  37749  RISE       1
I__349/O                             LocalMux                     330              3903  37749  RISE       1
I__350/I                             InMux                          0              3903  37749  RISE       1
I__350/O                             InMux                        259              4163  37749  RISE       1
seg1.r_Hex_Value_2_LC_4_16_1/in0     LogicCell40_SEQ_MODE_1000      0              4163  37749  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_2_LC_4_16_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_6_LC_1_15_1/lcout
Path End         : seg1.r_Hex_Value_4_LC_4_16_3/in0
Capture Clock    : seg1.r_Hex_Value_4_LC_4_16_3/clk
Setup Constraint : 40000p
Path slack       : 37748p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_6_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37749  RISE       8
I__340/I                             Odrv4                          0              2921  37749  RISE       1
I__340/O                             Odrv4                        351              3272  37749  RISE       1
I__345/I                             Span4Mux_h                     0              3272  37749  RISE       1
I__345/O                             Span4Mux_h                   302              3574  37749  RISE       1
I__349/I                             LocalMux                       0              3574  37749  RISE       1
I__349/O                             LocalMux                     330              3903  37749  RISE       1
I__352/I                             InMux                          0              3903  37749  RISE       1
I__352/O                             InMux                        259              4163  37749  RISE       1
seg1.r_Hex_Value_4_LC_4_16_3/in0     LogicCell40_SEQ_MODE_1000      0              4163  37749  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_4_LC_4_16_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_6_LC_1_15_1/lcout
Path End         : seg1.r_Hex_Value_3_LC_4_16_0/in1
Capture Clock    : seg1.r_Hex_Value_3_LC_4_16_0/clk
Setup Constraint : 40000p
Path slack       : 37819p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_6_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37749  RISE       8
I__340/I                             Odrv4                          0              2921  37749  RISE       1
I__340/O                             Odrv4                        351              3272  37749  RISE       1
I__345/I                             Span4Mux_h                     0              3272  37749  RISE       1
I__345/O                             Span4Mux_h                   302              3574  37749  RISE       1
I__349/I                             LocalMux                       0              3574  37749  RISE       1
I__349/O                             LocalMux                     330              3903  37749  RISE       1
I__351/I                             InMux                          0              3903  37819  RISE       1
I__351/O                             InMux                        259              4163  37819  RISE       1
seg1.r_Hex_Value_3_LC_4_16_0/in1     LogicCell40_SEQ_MODE_1000      0              4163  37819  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_3_LC_4_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_4_LC_2_15_1/lcout
Path End         : seg1.r_Hex_Value_3_LC_4_16_0/in0
Capture Clock    : seg1.r_Hex_Value_3_LC_4_16_0/clk
Setup Constraint : 40000p
Path slack       : 37846p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_4_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37847  RISE       8
I__288/I                             Odrv4                          0              2921  37847  RISE       1
I__288/O                             Odrv4                        351              3272  37847  RISE       1
I__293/I                             Span4Mux_s1_v                  0              3272  37847  RISE       1
I__293/O                             Span4Mux_s1_v                203              3475  37847  RISE       1
I__296/I                             LocalMux                       0              3475  37847  RISE       1
I__296/O                             LocalMux                     330              3805  37847  RISE       1
I__300/I                             InMux                          0              3805  37847  RISE       1
I__300/O                             InMux                        259              4065  37847  RISE       1
seg1.r_Hex_Value_3_LC_4_16_0/in0     LogicCell40_SEQ_MODE_1000      0              4065  37847  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_3_LC_4_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_4_LC_2_15_1/lcout
Path End         : seg1.r_Hex_Value_2_LC_4_16_1/in3
Capture Clock    : seg1.r_Hex_Value_2_LC_4_16_1/clk
Setup Constraint : 40000p
Path slack       : 38043p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_4_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37847  RISE       8
I__288/I                             Odrv4                          0              2921  37847  RISE       1
I__288/O                             Odrv4                        351              3272  37847  RISE       1
I__293/I                             Span4Mux_s1_v                  0              3272  37847  RISE       1
I__293/O                             Span4Mux_s1_v                203              3475  37847  RISE       1
I__296/I                             LocalMux                       0              3475  37847  RISE       1
I__296/O                             LocalMux                     330              3805  37847  RISE       1
I__299/I                             InMux                          0              3805  38043  RISE       1
I__299/O                             InMux                        259              4065  38043  RISE       1
seg1.r_Hex_Value_2_LC_4_16_1/in3     LogicCell40_SEQ_MODE_1000      0              4065  38043  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_2_LC_4_16_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_4_LC_2_15_1/lcout
Path End         : seg1.r_Hex_Value_4_LC_4_16_3/in3
Capture Clock    : seg1.r_Hex_Value_4_LC_4_16_3/clk
Setup Constraint : 40000p
Path slack       : 38043p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_4_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37847  RISE       8
I__288/I                             Odrv4                          0              2921  37847  RISE       1
I__288/O                             Odrv4                        351              3272  37847  RISE       1
I__293/I                             Span4Mux_s1_v                  0              3272  37847  RISE       1
I__293/O                             Span4Mux_s1_v                203              3475  37847  RISE       1
I__296/I                             LocalMux                       0              3475  37847  RISE       1
I__296/O                             LocalMux                     330              3805  37847  RISE       1
I__301/I                             InMux                          0              3805  38043  RISE       1
I__301/O                             InMux                        259              4065  38043  RISE       1
seg1.r_Hex_Value_4_LC_4_16_3/in3     LogicCell40_SEQ_MODE_1000      0              4065  38043  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_4_LC_4_16_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_1_LC_1_16_6/lcout
Path End         : seg2.r_Hex_Value_2_LC_2_16_6/in0
Capture Clock    : seg2.r_Hex_Value_2_LC_2_16_6/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_1_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38050  RISE       9
I__123/I                             Odrv4                          0              2921  38050  RISE       1
I__123/O                             Odrv4                        351              3272  38050  RISE       1
I__128/I                             LocalMux                       0              3272  38050  RISE       1
I__128/O                             LocalMux                     330              3602  38050  RISE       1
I__131/I                             InMux                          0              3602  38050  RISE       1
I__131/O                             InMux                        259              3861  38050  RISE       1
seg2.r_Hex_Value_2_LC_2_16_6/in0     LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_2_LC_2_16_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_1_LC_1_16_6/lcout
Path End         : seg2.r_Hex_Value_3_LC_2_16_0/in0
Capture Clock    : seg2.r_Hex_Value_3_LC_2_16_0/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_1_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38050  RISE       9
I__123/I                             Odrv4                          0              2921  38050  RISE       1
I__123/O                             Odrv4                        351              3272  38050  RISE       1
I__128/I                             LocalMux                       0              3272  38050  RISE       1
I__128/O                             LocalMux                     330              3602  38050  RISE       1
I__132/I                             InMux                          0              3602  38050  RISE       1
I__132/O                             InMux                        259              3861  38050  RISE       1
seg2.r_Hex_Value_3_LC_2_16_0/in0     LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_3_LC_2_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_1_LC_1_16_6/lcout
Path End         : seg2.r_Hex_Value_4_LC_2_16_4/in0
Capture Clock    : seg2.r_Hex_Value_4_LC_2_16_4/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_1_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38050  RISE       9
I__123/I                             Odrv4                          0              2921  38050  RISE       1
I__123/O                             Odrv4                        351              3272  38050  RISE       1
I__128/I                             LocalMux                       0              3272  38050  RISE       1
I__128/O                             LocalMux                     330              3602  38050  RISE       1
I__133/I                             InMux                          0              3602  38050  RISE       1
I__133/O                             InMux                        259              3861  38050  RISE       1
seg2.r_Hex_Value_4_LC_2_16_4/in0     LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_4_LC_2_16_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_0_LC_2_14_2/lcout
Path End         : uart_rx.r_State_2_LC_4_14_1/in0
Capture Clock    : uart_rx.r_State_2_LC_4_14_1/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_0_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35252  RISE       8
I__236/I                           Odrv4                          0              2921  35252  RISE       1
I__236/O                           Odrv4                        351              3272  35252  RISE       1
I__239/I                           LocalMux                       0              3272  35252  RISE       1
I__239/O                           LocalMux                     330              3602  35252  RISE       1
I__247/I                           InMux                          0              3602  38050  RISE       1
I__247/O                           InMux                        259              3861  38050  RISE       1
uart_rx.r_State_2_LC_4_14_1/in0    LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_2_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_4_LC_2_15_1/lcout
Path End         : seg1.r_Hex_Value_6_LC_1_13_7/in0
Capture Clock    : seg1.r_Hex_Value_6_LC_1_13_7/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_4_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37847  RISE       8
I__289/I                             Odrv4                          0              2921  38050  RISE       1
I__289/O                             Odrv4                        351              3272  38050  RISE       1
I__294/I                             LocalMux                       0              3272  38050  RISE       1
I__294/O                             LocalMux                     330              3602  38050  RISE       1
I__298/I                             InMux                          0              3602  38050  RISE       1
I__298/O                             InMux                        259              3861  38050  RISE       1
seg1.r_Hex_Value_6_LC_1_13_7/in0     LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_6_LC_1_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_6_LC_1_15_1/lcout
Path End         : seg1.r_Hex_Value_5_LC_1_13_2/in0
Capture Clock    : seg1.r_Hex_Value_5_LC_1_13_2/clk
Setup Constraint : 40000p
Path slack       : 38050p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_6_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37749  RISE       8
I__340/I                             Odrv4                          0              2921  37749  RISE       1
I__340/O                             Odrv4                        351              3272  37749  RISE       1
I__344/I                             LocalMux                       0              3272  38050  RISE       1
I__344/O                             LocalMux                     330              3602  38050  RISE       1
I__347/I                             InMux                          0              3602  38050  RISE       1
I__347/O                             InMux                        259              3861  38050  RISE       1
seg1.r_Hex_Value_5_LC_1_13_2/in0     LogicCell40_SEQ_MODE_1000      0              3861  38050  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_5_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_7_LC_2_16_2/lcout
Path End         : seg1.r_Hex_Value_6_LC_1_13_7/in1
Capture Clock    : seg1.r_Hex_Value_6_LC_1_13_7/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_7_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38120  RISE       8
I__302/I                             Odrv4                          0              2921  38120  RISE       1
I__302/O                             Odrv4                        351              3272  38120  RISE       1
I__305/I                             LocalMux                       0              3272  38120  RISE       1
I__305/O                             LocalMux                     330              3602  38120  RISE       1
I__310/I                             InMux                          0              3602  38120  RISE       1
I__310/O                             InMux                        259              3861  38120  RISE       1
seg1.r_Hex_Value_6_LC_1_13_7/in1     LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_6_LC_1_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_5_LC_1_16_4/lcout
Path End         : seg1.r_Hex_Value_0_LC_1_14_3/in1
Capture Clock    : seg1.r_Hex_Value_0_LC_1_14_3/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_5_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38120  RISE       8
I__322/I                             Odrv4                          0              2921  38120  RISE       1
I__322/O                             Odrv4                        351              3272  38120  RISE       1
I__325/I                             LocalMux                       0              3272  38120  RISE       1
I__325/O                             LocalMux                     330              3602  38120  RISE       1
I__330/I                             InMux                          0              3602  38120  RISE       1
I__330/O                             InMux                        259              3861  38120  RISE       1
seg1.r_Hex_Value_0_LC_1_14_3/in1     LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_0_LC_1_14_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_5_LC_1_16_4/lcout
Path End         : seg1.r_Hex_Value_2_LC_4_16_1/in1
Capture Clock    : seg1.r_Hex_Value_2_LC_4_16_1/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_5_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38120  RISE       8
I__323/I                             Odrv4                          0              2921  38120  RISE       1
I__323/O                             Odrv4                        351              3272  38120  RISE       1
I__327/I                             LocalMux                       0              3272  38120  RISE       1
I__327/O                             LocalMux                     330              3602  38120  RISE       1
I__334/I                             InMux                          0              3602  38120  RISE       1
I__334/O                             InMux                        259              3861  38120  RISE       1
seg1.r_Hex_Value_2_LC_4_16_1/in1     LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_2_LC_4_16_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_5_LC_1_16_4/lcout
Path End         : seg1.r_Hex_Value_5_LC_1_13_2/in1
Capture Clock    : seg1.r_Hex_Value_5_LC_1_13_2/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_5_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38120  RISE       8
I__322/I                             Odrv4                          0              2921  38120  RISE       1
I__322/O                             Odrv4                        351              3272  38120  RISE       1
I__326/I                             LocalMux                       0              3272  38120  RISE       1
I__326/O                             LocalMux                     330              3602  38120  RISE       1
I__332/I                             InMux                          0              3602  38120  RISE       1
I__332/O                             InMux                        259              3861  38120  RISE       1
seg1.r_Hex_Value_5_LC_1_13_2/in1     LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_5_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_5_LC_1_16_4/lcout
Path End         : seg1.r_Hex_Value_4_LC_4_16_3/in1
Capture Clock    : seg1.r_Hex_Value_4_LC_4_16_3/clk
Setup Constraint : 40000p
Path slack       : 38121p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_5_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38120  RISE       8
I__323/I                             Odrv4                          0              2921  38120  RISE       1
I__323/O                             Odrv4                        351              3272  38120  RISE       1
I__327/I                             LocalMux                       0              3272  38120  RISE       1
I__327/O                             LocalMux                     330              3602  38120  RISE       1
I__335/I                             InMux                          0              3602  38120  RISE       1
I__335/O                             InMux                        259              3861  38120  RISE       1
seg1.r_Hex_Value_4_LC_4_16_3/in1     LogicCell40_SEQ_MODE_1000      0              3861  38120  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_4_LC_4_16_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_7_LC_2_16_2/lcout
Path End         : seg1.r_Hex_Value_2_LC_4_16_1/in2
Capture Clock    : seg1.r_Hex_Value_2_LC_4_16_1/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_7_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38120  RISE       8
I__303/I                             Odrv4                          0              2921  38148  RISE       1
I__303/O                             Odrv4                        351              3272  38148  RISE       1
I__307/I                             LocalMux                       0              3272  38148  RISE       1
I__307/O                             LocalMux                     330              3602  38148  RISE       1
I__314/I                             InMux                          0              3602  38148  RISE       1
I__314/O                             InMux                        259              3861  38148  RISE       1
I__319/I                             CascadeMux                     0              3861  38148  RISE       1
I__319/O                             CascadeMux                     0              3861  38148  RISE       1
seg1.r_Hex_Value_2_LC_4_16_1/in2     LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_2_LC_4_16_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_7_LC_2_16_2/lcout
Path End         : seg1.r_Hex_Value_0_LC_1_14_3/in2
Capture Clock    : seg1.r_Hex_Value_0_LC_1_14_3/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_7_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38120  RISE       8
I__302/I                             Odrv4                          0              2921  38120  RISE       1
I__302/O                             Odrv4                        351              3272  38120  RISE       1
I__306/I                             LocalMux                       0              3272  38148  RISE       1
I__306/O                             LocalMux                     330              3602  38148  RISE       1
I__312/I                             InMux                          0              3602  38148  RISE       1
I__312/O                             InMux                        259              3861  38148  RISE       1
I__318/I                             CascadeMux                     0              3861  38148  RISE       1
I__318/O                             CascadeMux                     0              3861  38148  RISE       1
seg1.r_Hex_Value_0_LC_1_14_3/in2     LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_0_LC_1_14_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_7_LC_2_16_2/lcout
Path End         : seg1.r_Hex_Value_3_LC_4_16_0/in2
Capture Clock    : seg1.r_Hex_Value_3_LC_4_16_0/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_7_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38120  RISE       8
I__303/I                             Odrv4                          0              2921  38148  RISE       1
I__303/O                             Odrv4                        351              3272  38148  RISE       1
I__308/I                             LocalMux                       0              3272  38148  RISE       1
I__308/O                             LocalMux                     330              3602  38148  RISE       1
I__316/I                             InMux                          0              3602  38148  RISE       1
I__316/O                             InMux                        259              3861  38148  RISE       1
I__321/I                             CascadeMux                     0              3861  38148  RISE       1
I__321/O                             CascadeMux                     0              3861  38148  RISE       1
seg1.r_Hex_Value_3_LC_4_16_0/in2     LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_3_LC_4_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_7_LC_2_16_2/lcout
Path End         : seg1.r_Hex_Value_5_LC_1_13_2/in2
Capture Clock    : seg1.r_Hex_Value_5_LC_1_13_2/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_7_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38120  RISE       8
I__302/I                             Odrv4                          0              2921  38120  RISE       1
I__302/O                             Odrv4                        351              3272  38120  RISE       1
I__305/I                             LocalMux                       0              3272  38120  RISE       1
I__305/O                             LocalMux                     330              3602  38120  RISE       1
I__311/I                             InMux                          0              3602  38148  RISE       1
I__311/O                             InMux                        259              3861  38148  RISE       1
I__317/I                             CascadeMux                     0              3861  38148  RISE       1
I__317/O                             CascadeMux                     0              3861  38148  RISE       1
seg1.r_Hex_Value_5_LC_1_13_2/in2     LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_5_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_7_LC_2_16_2/lcout
Path End         : seg1.r_Hex_Value_4_LC_4_16_3/in2
Capture Clock    : seg1.r_Hex_Value_4_LC_4_16_3/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_7_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38120  RISE       8
I__303/I                             Odrv4                          0              2921  38148  RISE       1
I__303/O                             Odrv4                        351              3272  38148  RISE       1
I__307/I                             LocalMux                       0              3272  38148  RISE       1
I__307/O                             LocalMux                     330              3602  38148  RISE       1
I__315/I                             InMux                          0              3602  38148  RISE       1
I__315/O                             InMux                        259              3861  38148  RISE       1
I__320/I                             CascadeMux                     0              3861  38148  RISE       1
I__320/O                             CascadeMux                     0              3861  38148  RISE       1
seg1.r_Hex_Value_4_LC_4_16_3/in2     LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_4_LC_4_16_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_5_LC_1_16_4/lcout
Path End         : seg1.r_Hex_Value_1_LC_1_14_6/in2
Capture Clock    : seg1.r_Hex_Value_1_LC_1_14_6/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_5_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38120  RISE       8
I__322/I                             Odrv4                          0              2921  38120  RISE       1
I__322/O                             Odrv4                        351              3272  38120  RISE       1
I__325/I                             LocalMux                       0              3272  38120  RISE       1
I__325/O                             LocalMux                     330              3602  38120  RISE       1
I__331/I                             InMux                          0              3602  38148  RISE       1
I__331/O                             InMux                        259              3861  38148  RISE       1
I__337/I                             CascadeMux                     0              3861  38148  RISE       1
I__337/O                             CascadeMux                     0              3861  38148  RISE       1
seg1.r_Hex_Value_1_LC_1_14_6/in2     LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_1_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_5_LC_1_16_4/lcout
Path End         : seg1.r_Hex_Value_6_LC_1_13_7/in2
Capture Clock    : seg1.r_Hex_Value_6_LC_1_13_7/clk
Setup Constraint : 40000p
Path slack       : 38149p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_5_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38120  RISE       8
I__322/I                             Odrv4                          0              2921  38120  RISE       1
I__322/O                             Odrv4                        351              3272  38120  RISE       1
I__326/I                             LocalMux                       0              3272  38120  RISE       1
I__326/O                             LocalMux                     330              3602  38120  RISE       1
I__333/I                             InMux                          0              3602  38148  RISE       1
I__333/O                             InMux                        259              3861  38148  RISE       1
I__338/I                             CascadeMux                     0              3861  38148  RISE       1
I__338/O                             CascadeMux                     0              3861  38148  RISE       1
seg1.r_Hex_Value_6_LC_1_13_7/in2     LogicCell40_SEQ_MODE_1000      0              3861  38148  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_6_LC_1_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_1_LC_4_16_2/lcout
Path End         : uart_rx.r_Bit_Index_2_LC_4_15_1/in2
Capture Clock    : uart_rx.r_Bit_Index_2_LC_4_15_1/clk
Setup Constraint : 40000p
Path slack       : 38170p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           42059

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        968
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_1_LC_4_16_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921  36353  RISE       6
I__257/I                                         LocalMux                       0              2921  36353  RISE       1
I__257/O                                         LocalMux                     330              3251  36353  RISE       1
I__261/I                                         InMux                          0              3251  36893  RISE       1
I__261/O                                         InMux                        259              3510  36893  RISE       1
uart_rx.r_Bit_Index_RNI5P4V_2_1_LC_4_15_0/in1    LogicCell40_SEQ_MODE_0000      0              3510  36893  RISE       1
uart_rx.r_Bit_Index_RNI5P4V_2_1_LC_4_15_0/ltout  LogicCell40_SEQ_MODE_0000    379              3889  38169  FALL       1
I__212/I                                         CascadeMux                     0              3889  38169  FALL       1
I__212/O                                         CascadeMux                     0              3889  38169  FALL       1
uart_rx.r_Bit_Index_2_LC_4_15_1/in2              LogicCell40_SEQ_MODE_1000      0              3889  38169  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__513/I                                            ClkMux                         0              2073  RISE       1
I__513/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_2_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_2_LC_4_14_1/lcout
Path End         : uart_rx.r_State_2_LC_4_14_1/in2
Capture Clock    : uart_rx.r_State_2_LC_4_14_1/clk
Setup Constraint : 40000p
Path slack       : 38170p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)           42059

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        968
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_2_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_2_LC_4_14_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921  35631  RISE       8
I__383/I                                   LocalMux                       0              2921  36711  RISE       1
I__383/O                                   LocalMux                     330              3251  36711  RISE       1
I__390/I                                   InMux                          0              3251  36711  RISE       1
I__390/O                                   InMux                        259              3510  36711  RISE       1
uart_rx.r_State_RNIT79T_2_LC_4_14_0/in1    LogicCell40_SEQ_MODE_0000      0              3510  36711  RISE       1
uart_rx.r_State_RNIT79T_2_LC_4_14_0/ltout  LogicCell40_SEQ_MODE_0000    379              3889  38169  FALL       1
I__117/I                                   CascadeMux                     0              3889  38169  FALL       1
I__117/O                                   CascadeMux                     0              3889  38169  FALL       1
uart_rx.r_State_2_LC_4_14_1/in2            LogicCell40_SEQ_MODE_1000      0              3889  38169  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_2_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_1_LC_1_16_6/lcout
Path End         : seg2.r_Hex_Value_0_LC_2_16_7/in3
Capture Clock    : seg2.r_Hex_Value_0_LC_2_16_7/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_1_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38050  RISE       9
I__123/I                             Odrv4                          0              2921  38050  RISE       1
I__123/O                             Odrv4                        351              3272  38050  RISE       1
I__128/I                             LocalMux                       0              3272  38050  RISE       1
I__128/O                             LocalMux                     330              3602  38050  RISE       1
I__130/I                             InMux                          0              3602  38247  RISE       1
I__130/O                             InMux                        259              3861  38247  RISE       1
seg2.r_Hex_Value_0_LC_2_16_7/in3     LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_0_LC_2_16_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_1_LC_1_16_6/lcout
Path End         : seg2.r_Hex_Value_5_LC_2_16_5/in3
Capture Clock    : seg2.r_Hex_Value_5_LC_2_16_5/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_1_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38050  RISE       9
I__123/I                             Odrv4                          0              2921  38050  RISE       1
I__123/O                             Odrv4                        351              3272  38050  RISE       1
I__128/I                             LocalMux                       0              3272  38050  RISE       1
I__128/O                             LocalMux                     330              3602  38050  RISE       1
I__134/I                             InMux                          0              3602  38247  RISE       1
I__134/O                             InMux                        259              3861  38247  RISE       1
seg2.r_Hex_Value_5_LC_2_16_5/in3     LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_5_LC_2_16_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_4_LC_2_15_1/lcout
Path End         : seg1.r_Hex_Value_5_LC_1_13_2/in3
Capture Clock    : seg1.r_Hex_Value_5_LC_1_13_2/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_4_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37847  RISE       8
I__289/I                             Odrv4                          0              2921  38050  RISE       1
I__289/O                             Odrv4                        351              3272  38050  RISE       1
I__294/I                             LocalMux                       0              3272  38050  RISE       1
I__294/O                             LocalMux                     330              3602  38050  RISE       1
I__297/I                             InMux                          0              3602  38247  RISE       1
I__297/O                             InMux                        259              3861  38247  RISE       1
seg1.r_Hex_Value_5_LC_1_13_2/in3     LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_5_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_7_LC_2_16_2/lcout
Path End         : seg1.r_Hex_Value_1_LC_1_14_6/in3
Capture Clock    : seg1.r_Hex_Value_1_LC_1_14_6/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_7_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38120  RISE       8
I__302/I                             Odrv4                          0              2921  38120  RISE       1
I__302/O                             Odrv4                        351              3272  38120  RISE       1
I__306/I                             LocalMux                       0              3272  38148  RISE       1
I__306/O                             LocalMux                     330              3602  38148  RISE       1
I__313/I                             InMux                          0              3602  38247  RISE       1
I__313/O                             InMux                        259              3861  38247  RISE       1
seg1.r_Hex_Value_1_LC_1_14_6/in3     LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_1_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_5_LC_1_16_4/lcout
Path End         : seg1.r_Hex_Value_3_LC_4_16_0/in3
Capture Clock    : seg1.r_Hex_Value_3_LC_4_16_0/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_5_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38120  RISE       8
I__323/I                             Odrv4                          0              2921  38120  RISE       1
I__323/O                             Odrv4                        351              3272  38120  RISE       1
I__328/I                             LocalMux                       0              3272  38247  RISE       1
I__328/O                             LocalMux                     330              3602  38247  RISE       1
I__336/I                             InMux                          0              3602  38247  RISE       1
I__336/O                             InMux                        259              3861  38247  RISE       1
seg1.r_Hex_Value_3_LC_4_16_0/in3     LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_3_LC_4_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_6_LC_1_15_1/lcout
Path End         : seg1.r_Hex_Value_6_LC_1_13_7/in3
Capture Clock    : seg1.r_Hex_Value_6_LC_1_13_7/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_6_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37749  RISE       8
I__340/I                             Odrv4                          0              2921  37749  RISE       1
I__340/O                             Odrv4                        351              3272  37749  RISE       1
I__344/I                             LocalMux                       0              3272  38050  RISE       1
I__344/O                             LocalMux                     330              3602  38050  RISE       1
I__348/I                             InMux                          0              3602  38247  RISE       1
I__348/O                             InMux                        259              3861  38247  RISE       1
seg1.r_Hex_Value_6_LC_1_13_7/in3     LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_6_LC_1_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_0_LC_4_16_7/lcout
Path End         : uart_rx.r_Bit_Index_1_LC_4_16_2/in0
Capture Clock    : uart_rx.r_Bit_Index_1_LC_4_16_2/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_0_LC_4_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_0_LC_4_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36437  RISE       7
I__489/I                               LocalMux                       0              2921  36683  RISE       1
I__489/O                               LocalMux                     330              3251  36683  RISE       1
I__495/I                               InMux                          0              3251  38401  RISE       1
I__495/O                               InMux                        259              3510  38401  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_2_LC_2_15_6/lcout
Path End         : uart_rx.r_RX_Byte_2_LC_2_15_6/in0
Capture Clock    : uart_rx.r_RX_Byte_2_LC_2_15_6/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_2_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37608  RISE       9
I__166/I                             LocalMux                       0              2921  37608  RISE       1
I__166/O                             LocalMux                     330              3251  37608  RISE       1
I__171/I                             InMux                          0              3251  38401  RISE       1
I__171/O                             InMux                        259              3510  38401  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_0_LC_1_15_3/lcout
Path End         : seg2.r_Hex_Value_1_LC_1_15_5/in0
Capture Clock    : seg2.r_Hex_Value_1_LC_1_15_5/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_0_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38134  RISE       9
I__151/I                             LocalMux                       0              2921  38401  RISE       1
I__151/O                             LocalMux                     330              3251  38401  RISE       1
I__156/I                             InMux                          0              3251  38401  RISE       1
I__156/O                             InMux                        259              3510  38401  RISE       1
seg2.r_Hex_Value_1_LC_1_15_5/in0     LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_1_LC_1_15_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_0_LC_1_15_3/lcout
Path End         : seg2.r_Hex_Value_6_LC_1_16_2/in0
Capture Clock    : seg2.r_Hex_Value_6_LC_1_16_2/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_0_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38134  RISE       9
I__152/I                             LocalMux                       0              2921  38401  RISE       1
I__152/O                             LocalMux                     330              3251  38401  RISE       1
I__157/I                             InMux                          0              3251  38401  RISE       1
I__157/O                             InMux                        259              3510  38401  RISE       1
seg2.r_Hex_Value_6_LC_1_16_2/in0     LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_6_LC_1_16_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_2_LC_2_15_6/lcout
Path End         : seg2.r_Hex_Value_0_LC_2_16_7/in0
Capture Clock    : seg2.r_Hex_Value_0_LC_2_16_7/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_2_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37608  RISE       9
I__167/I                             LocalMux                       0              2921  38401  RISE       1
I__167/O                             LocalMux                     330              3251  38401  RISE       1
I__172/I                             InMux                          0              3251  38401  RISE       1
I__172/O                             InMux                        259              3510  38401  RISE       1
seg2.r_Hex_Value_0_LC_2_16_7/in0     LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_0_LC_2_16_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_2_LC_2_15_6/lcout
Path End         : seg2.r_Hex_Value_5_LC_2_16_5/in0
Capture Clock    : seg2.r_Hex_Value_5_LC_2_16_5/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_2_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37608  RISE       9
I__167/I                             LocalMux                       0              2921  38401  RISE       1
I__167/O                             LocalMux                     330              3251  38401  RISE       1
I__173/I                             InMux                          0              3251  38401  RISE       1
I__173/O                             InMux                        259              3510  38401  RISE       1
seg2.r_Hex_Value_5_LC_2_16_5/in0     LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_5_LC_2_16_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_4_LC_2_15_1/lcout
Path End         : seg1.r_Hex_Value_1_LC_1_14_6/in0
Capture Clock    : seg1.r_Hex_Value_1_LC_1_14_6/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_4_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37847  RISE       8
I__287/I                             LocalMux                       0              2921  38401  RISE       1
I__287/O                             LocalMux                     330              3251  38401  RISE       1
I__292/I                             InMux                          0              3251  38401  RISE       1
I__292/O                             InMux                        259              3510  38401  RISE       1
seg1.r_Hex_Value_1_LC_1_14_6/in0     LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_1_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_7_LC_2_16_2/lcout
Path End         : uart_rx.r_RX_Byte_7_LC_2_16_2/in0
Capture Clock    : uart_rx.r_RX_Byte_7_LC_2_16_2/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_7_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38120  RISE       8
I__304/I                             LocalMux                       0              2921  38401  RISE       1
I__304/O                             LocalMux                     330              3251  38401  RISE       1
I__309/I                             InMux                          0              3251  38401  RISE       1
I__309/O                             InMux                        259              3510  38401  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_6_LC_1_15_1/lcout
Path End         : seg1.r_Hex_Value_0_LC_1_14_3/in0
Capture Clock    : seg1.r_Hex_Value_0_LC_1_14_3/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_6_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37749  RISE       8
I__339/I                             LocalMux                       0              2921  38401  RISE       1
I__339/O                             LocalMux                     330              3251  38401  RISE       1
I__342/I                             InMux                          0              3251  38401  RISE       1
I__342/O                             InMux                        259              3510  38401  RISE       1
seg1.r_Hex_Value_0_LC_1_14_3/in0     LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_0_LC_1_14_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_6_LC_5_15_6/lcout
Path End         : uart_rx.r_Data_Clock_Count_6_LC_5_15_6/in1
Capture Clock    : uart_rx.r_Data_Clock_Count_6_LC_5_15_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35539  RISE       5
I__532/I                                      LocalMux                       0              2921  38078  RISE       1
I__532/O                                      LocalMux                     330              3251  38078  RISE       1
I__537/I                                      InMux                          0              3251  38078  RISE       1
I__537/O                                      InMux                        259              3510  38078  RISE       1
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_5_LC_5_15_5/lcout
Path End         : uart_rx.r_Data_Clock_Count_5_LC_5_15_5/in1
Capture Clock    : uart_rx.r_Data_Clock_Count_5_LC_5_15_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35406  RISE       5
I__541/I                                      LocalMux                       0              2921  37952  RISE       1
I__541/O                                      LocalMux                     330              3251  37952  RISE       1
I__546/I                                      InMux                          0              3251  37952  RISE       1
I__546/O                                      InMux                        259              3510  37952  RISE       1
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_4_LC_5_15_4/lcout
Path End         : uart_rx.r_Data_Clock_Count_4_LC_5_15_4/in1
Capture Clock    : uart_rx.r_Data_Clock_Count_4_LC_5_15_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34950  RISE       3
I__551/I                                      LocalMux                       0              2921  37826  RISE       1
I__551/O                                      LocalMux                     330              3251  37826  RISE       1
I__554/I                                      InMux                          0              3251  37826  RISE       1
I__554/O                                      InMux                        259              3510  37826  RISE       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_2_LC_5_15_2/lcout
Path End         : uart_rx.r_Data_Clock_Count_2_LC_5_15_2/in1
Capture Clock    : uart_rx.r_Data_Clock_Count_2_LC_5_15_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34866  RISE       2
I__564/I                                      LocalMux                       0              2921  37573  RISE       1
I__564/O                                      LocalMux                     330              3251  37573  RISE       1
I__566/I                                      InMux                          0              3251  37573  RISE       1
I__566/O                                      InMux                        259              3510  37573  RISE       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_1_LC_5_15_1/lcout
Path End         : uart_rx.r_Data_Clock_Count_1_LC_5_15_1/in1
Capture Clock    : uart_rx.r_Data_Clock_Count_1_LC_5_15_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37447  RISE       1
I__568/I                                      LocalMux                       0              2921  37447  RISE       1
I__568/O                                      LocalMux                     330              3251  37447  RISE       1
I__569/I                                      InMux                          0              3251  37447  RISE       1
I__569/O                                      InMux                        259              3510  37447  RISE       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_0_LC_5_15_0/lcout
Path End         : uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in1
Capture Clock    : uart_rx.r_Data_Clock_Count_0_LC_5_15_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37321  RISE       1
I__363/I                                      LocalMux                       0              2921  37321  RISE       1
I__363/O                                      LocalMux                     330              3251  37321  RISE       1
I__364/I                                      InMux                          0              3251  37321  RISE       1
I__364/O                                      InMux                        259              3510  37321  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_3_LC_2_15_3/lcout
Path End         : uart_rx.r_RX_Byte_3_LC_2_15_3/in1
Capture Clock    : uart_rx.r_RX_Byte_3_LC_2_15_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_3_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38134  RISE       9
I__135/I                             LocalMux                       0              2921  38134  RISE       1
I__135/O                             LocalMux                     330              3251  38134  RISE       1
I__140/I                             InMux                          0              3251  38471  RISE       1
I__140/O                             InMux                        259              3510  38471  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_1_LC_1_16_6/lcout
Path End         : seg2.r_Hex_Value_6_LC_1_16_2/in1
Capture Clock    : seg2.r_Hex_Value_6_LC_1_16_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_1_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38050  RISE       9
I__122/I                             LocalMux                       0              2921  38134  RISE       1
I__122/O                             LocalMux                     330              3251  38134  RISE       1
I__126/I                             InMux                          0              3251  38471  RISE       1
I__126/O                             InMux                        259              3510  38471  RISE       1
seg2.r_Hex_Value_6_LC_1_16_2/in1     LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_6_LC_1_16_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_1_LC_1_16_6/lcout
Path End         : seg2.r_Hex_Value_1_LC_1_15_5/in1
Capture Clock    : seg2.r_Hex_Value_1_LC_1_15_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_1_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38050  RISE       9
I__124/I                             LocalMux                       0              2921  38471  RISE       1
I__124/O                             LocalMux                     330              3251  38471  RISE       1
I__129/I                             InMux                          0              3251  38471  RISE       1
I__129/O                             InMux                        259              3510  38471  RISE       1
seg2.r_Hex_Value_1_LC_1_15_5/in1     LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_1_LC_1_15_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_0_LC_1_15_3/lcout
Path End         : uart_rx.r_RX_Byte_0_LC_1_15_3/in1
Capture Clock    : uart_rx.r_RX_Byte_0_LC_1_15_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_0_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38134  RISE       9
I__150/I                             LocalMux                       0              2921  38134  RISE       1
I__150/O                             LocalMux                     330              3251  38134  RISE       1
I__155/I                             InMux                          0              3251  38471  RISE       1
I__155/O                             InMux                        259              3510  38471  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_0_LC_1_15_3/lcout
Path End         : seg2.r_Hex_Value_0_LC_2_16_7/in1
Capture Clock    : seg2.r_Hex_Value_0_LC_2_16_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_0_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38134  RISE       9
I__153/I                             LocalMux                       0              2921  38471  RISE       1
I__153/O                             LocalMux                     330              3251  38471  RISE       1
I__158/I                             InMux                          0              3251  38471  RISE       1
I__158/O                             InMux                        259              3510  38471  RISE       1
seg2.r_Hex_Value_0_LC_2_16_7/in1     LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_0_LC_2_16_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_4_LC_2_15_1/lcout
Path End         : uart_rx.r_RX_Byte_4_LC_2_15_1/in1
Capture Clock    : uart_rx.r_RX_Byte_4_LC_2_15_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_4_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37847  RISE       8
I__290/I                             LocalMux                       0              2921  38471  RISE       1
I__290/O                             LocalMux                     330              3251  38471  RISE       1
I__295/I                             InMux                          0              3251  38471  RISE       1
I__295/O                             InMux                        259              3510  38471  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_5_LC_1_16_4/lcout
Path End         : uart_rx.r_RX_Byte_5_LC_1_16_4/in1
Capture Clock    : uart_rx.r_RX_Byte_5_LC_1_16_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_5_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38120  RISE       8
I__324/I                             LocalMux                       0              2921  38471  RISE       1
I__324/O                             LocalMux                     330              3251  38471  RISE       1
I__329/I                             InMux                          0              3251  38471  RISE       1
I__329/O                             InMux                        259              3510  38471  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_6_LC_1_15_1/lcout
Path End         : uart_rx.r_RX_Byte_6_LC_1_15_1/in1
Capture Clock    : uart_rx.r_RX_Byte_6_LC_1_15_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_6_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37749  RISE       8
I__341/I                             LocalMux                       0              2921  38471  RISE       1
I__341/O                             LocalMux                     330              3251  38471  RISE       1
I__346/I                             InMux                          0              3251  38471  RISE       1
I__346/O                             InMux                        259              3510  38471  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout
Path End         : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/in1
Capture Clock    : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35455  RISE       6
I__519/I                                      LocalMux                       0              2921  38471  RISE       1
I__519/O                                      LocalMux                     330              3251  38471  RISE       1
I__525/I                                      InMux                          0              3251  38471  RISE       1
I__525/O                                      InMux                        259              3510  38471  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/in1
Capture Clock    : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  34817  RISE       3
I__558/I                                      LocalMux                       0              2921  37700  RISE       1
I__558/O                                      LocalMux                     330              3251  37700  RISE       1
I__561/I                                      InMux                          0              3251  37700  RISE       1
I__561/O                                      InMux                        259              3510  37700  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_1_LC_1_16_6/lcout
Path End         : uart_rx.r_RX_Byte_1_LC_1_16_6/in1
Capture Clock    : uart_rx.r_RX_Byte_1_LC_1_16_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_1_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38050  RISE       9
I__122/I                             LocalMux                       0              2921  38134  RISE       1
I__122/O                             LocalMux                     330              3251  38134  RISE       1
I__127/I                             InMux                          0              3251  38471  RISE       1
I__127/O                             InMux                        259              3510  38471  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_0_LC_1_15_3/lcout
Path End         : seg2.r_Hex_Value_5_LC_2_16_5/in1
Capture Clock    : seg2.r_Hex_Value_5_LC_2_16_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_0_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38134  RISE       9
I__153/I                             LocalMux                       0              2921  38471  RISE       1
I__153/O                             LocalMux                     330              3251  38471  RISE       1
I__162/I                             InMux                          0              3251  38471  RISE       1
I__162/O                             InMux                        259              3510  38471  RISE       1
seg2.r_Hex_Value_5_LC_2_16_5/in1     LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_5_LC_2_16_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_2_LC_2_15_6/lcout
Path End         : seg2.r_Hex_Value_2_LC_2_16_6/in1
Capture Clock    : seg2.r_Hex_Value_2_LC_2_16_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_2_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37608  RISE       9
I__167/I                             LocalMux                       0              2921  38401  RISE       1
I__167/O                             LocalMux                     330              3251  38401  RISE       1
I__174/I                             InMux                          0              3251  38471  RISE       1
I__174/O                             InMux                        259              3510  38471  RISE       1
seg2.r_Hex_Value_2_LC_2_16_6/in1     LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_2_LC_2_16_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_2_LC_2_15_6/lcout
Path End         : seg2.r_Hex_Value_3_LC_2_16_0/in1
Capture Clock    : seg2.r_Hex_Value_3_LC_2_16_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_2_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37608  RISE       9
I__167/I                             LocalMux                       0              2921  38401  RISE       1
I__167/O                             LocalMux                     330              3251  38401  RISE       1
I__175/I                             InMux                          0              3251  38471  RISE       1
I__175/O                             InMux                        259              3510  38471  RISE       1
seg2.r_Hex_Value_3_LC_2_16_0/in1     LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_3_LC_2_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_2_LC_2_15_6/lcout
Path End         : seg2.r_Hex_Value_4_LC_2_16_4/in1
Capture Clock    : seg2.r_Hex_Value_4_LC_2_16_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_2_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37608  RISE       9
I__167/I                             LocalMux                       0              2921  38401  RISE       1
I__167/O                             LocalMux                     330              3251  38401  RISE       1
I__176/I                             InMux                          0              3251  38471  RISE       1
I__176/O                             InMux                        259              3510  38471  RISE       1
seg2.r_Hex_Value_4_LC_2_16_4/in1     LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_4_LC_2_16_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_6_LC_1_15_1/lcout
Path End         : seg1.r_Hex_Value_1_LC_1_14_6/in1
Capture Clock    : seg1.r_Hex_Value_1_LC_1_14_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_6_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37749  RISE       8
I__339/I                             LocalMux                       0              2921  38401  RISE       1
I__339/O                             LocalMux                     330              3251  38401  RISE       1
I__343/I                             InMux                          0              3251  38471  RISE       1
I__343/O                             InMux                        259              3510  38471  RISE       1
seg1.r_Hex_Value_1_LC_1_14_6/in1     LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_1_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_3_LC_2_15_3/lcout
Path End         : seg2.r_Hex_Value_0_LC_2_16_7/in2
Capture Clock    : seg2.r_Hex_Value_0_LC_2_16_7/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_3_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38134  RISE       9
I__136/I                             LocalMux                       0              2921  38499  RISE       1
I__136/O                             LocalMux                     330              3251  38499  RISE       1
I__141/I                             InMux                          0              3251  38499  RISE       1
I__141/O                             InMux                        259              3510  38499  RISE       1
I__148/I                             CascadeMux                     0              3510  38499  RISE       1
I__148/O                             CascadeMux                     0              3510  38499  RISE       1
seg2.r_Hex_Value_0_LC_2_16_7/in2     LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_0_LC_2_16_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_3_LC_2_15_3/lcout
Path End         : seg2.r_Hex_Value_5_LC_2_16_5/in2
Capture Clock    : seg2.r_Hex_Value_5_LC_2_16_5/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_3_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38134  RISE       9
I__136/I                             LocalMux                       0              2921  38499  RISE       1
I__136/O                             LocalMux                     330              3251  38499  RISE       1
I__145/I                             InMux                          0              3251  38499  RISE       1
I__145/O                             InMux                        259              3510  38499  RISE       1
I__149/I                             CascadeMux                     0              3510  38499  RISE       1
I__149/O                             CascadeMux                     0              3510  38499  RISE       1
seg2.r_Hex_Value_5_LC_2_16_5/in2     LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_5_LC_2_16_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_0_LC_1_15_3/lcout
Path End         : seg2.r_Hex_Value_2_LC_2_16_6/in2
Capture Clock    : seg2.r_Hex_Value_2_LC_2_16_6/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_0_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38134  RISE       9
I__153/I                             LocalMux                       0              2921  38471  RISE       1
I__153/O                             LocalMux                     330              3251  38471  RISE       1
I__159/I                             InMux                          0              3251  38499  RISE       1
I__159/O                             InMux                        259              3510  38499  RISE       1
I__163/I                             CascadeMux                     0              3510  38499  RISE       1
I__163/O                             CascadeMux                     0              3510  38499  RISE       1
seg2.r_Hex_Value_2_LC_2_16_6/in2     LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_2_LC_2_16_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_0_LC_1_15_3/lcout
Path End         : seg2.r_Hex_Value_3_LC_2_16_0/in2
Capture Clock    : seg2.r_Hex_Value_3_LC_2_16_0/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_0_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38134  RISE       9
I__153/I                             LocalMux                       0              2921  38471  RISE       1
I__153/O                             LocalMux                     330              3251  38471  RISE       1
I__160/I                             InMux                          0              3251  38499  RISE       1
I__160/O                             InMux                        259              3510  38499  RISE       1
I__164/I                             CascadeMux                     0              3510  38499  RISE       1
I__164/O                             CascadeMux                     0              3510  38499  RISE       1
seg2.r_Hex_Value_3_LC_2_16_0/in2     LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_3_LC_2_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_0_LC_1_15_3/lcout
Path End         : seg2.r_Hex_Value_4_LC_2_16_4/in2
Capture Clock    : seg2.r_Hex_Value_4_LC_2_16_4/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_0_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38134  RISE       9
I__153/I                             LocalMux                       0              2921  38471  RISE       1
I__153/O                             LocalMux                     330              3251  38471  RISE       1
I__161/I                             InMux                          0              3251  38499  RISE       1
I__161/O                             InMux                        259              3510  38499  RISE       1
I__165/I                             CascadeMux                     0              3510  38499  RISE       1
I__165/O                             CascadeMux                     0              3510  38499  RISE       1
seg2.r_Hex_Value_4_LC_2_16_4/in2     LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_4_LC_2_16_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_2_LC_2_15_6/lcout
Path End         : seg2.r_Hex_Value_1_LC_1_15_5/in2
Capture Clock    : seg2.r_Hex_Value_1_LC_1_15_5/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_2_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37608  RISE       9
I__168/I                             LocalMux                       0              2921  38499  RISE       1
I__168/O                             LocalMux                     330              3251  38499  RISE       1
I__177/I                             InMux                          0              3251  38499  RISE       1
I__177/O                             InMux                        259              3510  38499  RISE       1
I__179/I                             CascadeMux                     0              3510  38499  RISE       1
I__179/O                             CascadeMux                     0              3510  38499  RISE       1
seg2.r_Hex_Value_1_LC_1_15_5/in2     LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_1_LC_1_15_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_2_LC_2_15_6/lcout
Path End         : seg2.r_Hex_Value_6_LC_1_16_2/in2
Capture Clock    : seg2.r_Hex_Value_6_LC_1_16_2/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_2_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37608  RISE       9
I__169/I                             LocalMux                       0              2921  38499  RISE       1
I__169/O                             LocalMux                     330              3251  38499  RISE       1
I__178/I                             InMux                          0              3251  38499  RISE       1
I__178/O                             InMux                        259              3510  38499  RISE       1
I__180/I                             CascadeMux                     0              3510  38499  RISE       1
I__180/O                             CascadeMux                     0              3510  38499  RISE       1
seg2.r_Hex_Value_6_LC_1_16_2/in2     LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_6_LC_1_16_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_1_LC_4_16_2/lcout
Path End         : uart_rx.r_Bit_Index_1_LC_4_16_2/in2
Capture Clock    : uart_rx.r_Bit_Index_1_LC_4_16_2/clk
Setup Constraint : 40000p
Path slack       : 38500p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_1_LC_4_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36353  RISE       6
I__259/I                               LocalMux                       0              2921  36598  RISE       1
I__259/O                               LocalMux                     330              3251  36598  RISE       1
I__264/I                               InMux                          0              3251  38499  RISE       1
I__264/O                               InMux                        259              3510  38499  RISE       1
I__267/I                               CascadeMux                     0              3510  38499  RISE       1
I__267/O                               CascadeMux                     0              3510  38499  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/in2    LogicCell40_SEQ_MODE_1000      0              3510  38499  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_3_LC_2_15_3/lcout
Path End         : seg2.r_Hex_Value_1_LC_1_15_5/in3
Capture Clock    : seg2.r_Hex_Value_1_LC_1_15_5/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_3_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38134  RISE       9
I__137/I                             LocalMux                       0              2921  38597  RISE       1
I__137/O                             LocalMux                     330              3251  38597  RISE       1
I__146/I                             InMux                          0              3251  38597  RISE       1
I__146/O                             InMux                        259              3510  38597  RISE       1
seg2.r_Hex_Value_1_LC_1_15_5/in3     LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_1_LC_1_15_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_3_LC_2_15_3/lcout
Path End         : seg2.r_Hex_Value_6_LC_1_16_2/in3
Capture Clock    : seg2.r_Hex_Value_6_LC_1_16_2/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_3_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38134  RISE       9
I__138/I                             LocalMux                       0              2921  38597  RISE       1
I__138/O                             LocalMux                     330              3251  38597  RISE       1
I__147/I                             InMux                          0              3251  38597  RISE       1
I__147/O                             InMux                        259              3510  38597  RISE       1
seg2.r_Hex_Value_6_LC_1_16_2/in3     LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_6_LC_1_16_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_3_LC_2_15_3/lcout
Path End         : seg2.r_Hex_Value_2_LC_2_16_6/in3
Capture Clock    : seg2.r_Hex_Value_2_LC_2_16_6/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_3_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38134  RISE       9
I__136/I                             LocalMux                       0              2921  38499  RISE       1
I__136/O                             LocalMux                     330              3251  38499  RISE       1
I__142/I                             InMux                          0              3251  38597  RISE       1
I__142/O                             InMux                        259              3510  38597  RISE       1
seg2.r_Hex_Value_2_LC_2_16_6/in3     LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_2_LC_2_16_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_3_LC_2_15_3/lcout
Path End         : seg2.r_Hex_Value_3_LC_2_16_0/in3
Capture Clock    : seg2.r_Hex_Value_3_LC_2_16_0/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_3_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38134  RISE       9
I__136/I                             LocalMux                       0              2921  38499  RISE       1
I__136/O                             LocalMux                     330              3251  38499  RISE       1
I__143/I                             InMux                          0              3251  38597  RISE       1
I__143/O                             InMux                        259              3510  38597  RISE       1
seg2.r_Hex_Value_3_LC_2_16_0/in3     LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_3_LC_2_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_3_LC_2_15_3/lcout
Path End         : seg2.r_Hex_Value_4_LC_2_16_4/in3
Capture Clock    : seg2.r_Hex_Value_4_LC_2_16_4/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_3_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38134  RISE       9
I__136/I                             LocalMux                       0              2921  38499  RISE       1
I__136/O                             LocalMux                     330              3251  38499  RISE       1
I__144/I                             InMux                          0              3251  38597  RISE       1
I__144/O                             InMux                        259              3510  38597  RISE       1
seg2.r_Hex_Value_4_LC_2_16_4/in3     LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_4_LC_2_16_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_2_LC_4_15_1/lcout
Path End         : uart_rx.r_Bit_Index_2_LC_4_15_1/in3
Capture Clock    : uart_rx.r_Bit_Index_2_LC_4_15_1/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__513/I                                            ClkMux                         0              2073  RISE       1
I__513/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_2_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_2_LC_4_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36549  RISE       9
I__270/I                               LocalMux                       0              2921  38597  RISE       1
I__270/O                               LocalMux                     330              3251  38597  RISE       1
I__275/I                               InMux                          0              3251  38597  RISE       1
I__275/O                               InMux                        259              3510  38597  RISE       1
uart_rx.r_Bit_Index_2_LC_4_15_1/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__513/I                                            ClkMux                         0              2073  RISE       1
I__513/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_2_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_4_LC_2_15_1/lcout
Path End         : seg1.r_Hex_Value_0_LC_1_14_3/in3
Capture Clock    : seg1.r_Hex_Value_0_LC_1_14_3/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_4_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  37847  RISE       8
I__287/I                             LocalMux                       0              2921  38401  RISE       1
I__287/O                             LocalMux                     330              3251  38401  RISE       1
I__291/I                             InMux                          0              3251  38597  RISE       1
I__291/O                             InMux                        259              3510  38597  RISE       1
seg1.r_Hex_Value_0_LC_1_14_3/in3     LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_0_LC_1_14_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_0_LC_4_16_7/lcout
Path End         : uart_rx.r_Bit_Index_0_LC_4_16_7/in3
Capture Clock    : uart_rx.r_Bit_Index_0_LC_4_16_7/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_0_LC_4_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_0_LC_4_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36437  RISE       7
I__489/I                               LocalMux                       0              2921  36683  RISE       1
I__489/O                               LocalMux                     330              3251  36683  RISE       1
I__494/I                               InMux                          0              3251  38597  RISE       1
I__494/O                               InMux                        259              3510  38597  RISE       1
uart_rx.r_Bit_Index_0_LC_4_16_7/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_0_LC_4_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_RX_Byte_4_LC_2_15_1/in0
Capture Clock    : uart_rx.r_RX_Byte_4_LC_2_15_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2502
---------------------------------------   ---- 
End-of-path arrival time (ps)             2502
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           UART_RX_Top                    0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__445/I                            Odrv4                          0               973   +INF  FALL       1
I__445/O                            Odrv4                        372              1345   +INF  FALL       1
I__447/I                            Span4Mux_h                     0              1345   +INF  FALL       1
I__447/O                            Span4Mux_h                   316              1660   +INF  FALL       1
I__450/I                            Span4Mux_h                     0              1660   +INF  FALL       1
I__450/O                            Span4Mux_h                   316              1976   +INF  FALL       1
I__453/I                            LocalMux                       0              1976   +INF  FALL       1
I__453/O                            LocalMux                     309              2284   +INF  FALL       1
I__462/I                            InMux                          0              2284   +INF  FALL       1
I__462/O                            InMux                        217              2502   +INF  FALL       1
uart_rx.r_RX_Byte_4_LC_2_15_1/in0   LogicCell40_SEQ_MODE_1000      0              2502   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_RX_Byte_6_LC_1_15_1/in0
Capture Clock    : uart_rx.r_RX_Byte_6_LC_1_15_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2620
---------------------------------------   ---- 
End-of-path arrival time (ps)             2620
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           UART_RX_Top                    0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__445/I                            Odrv4                          0               923   +INF  FALL       1
I__445/O                            Odrv4                        372              1295   +INF  FALL       1
I__447/I                            Span4Mux_h                     0              1295   +INF  FALL       1
I__447/O                            Span4Mux_h                   316              1610   +INF  FALL       1
I__450/I                            Span4Mux_h                     0              1610   +INF  FALL       1
I__450/O                            Span4Mux_h                   316              1926   +INF  FALL       1
I__455/I                            Span4Mux_s1_h                  0              1926   +INF  FALL       1
I__455/O                            Span4Mux_s1_h                168              2094   +INF  FALL       1
I__465/I                            LocalMux                       0              2094   +INF  FALL       1
I__465/O                            LocalMux                     309              2403   +INF  FALL       1
I__473/I                            InMux                          0              2403   +INF  FALL       1
I__473/O                            InMux                        217              2620   +INF  FALL       1
uart_rx.r_RX_Byte_6_LC_1_15_1/in0   LogicCell40_SEQ_MODE_1000      0              2620   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg1.r_Hex_Value_4_LC_4_16_3/lcout
Path End         : o_Segment1_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_4_LC_4_16_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg1.r_Hex_Value_4_LC_4_16_3/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__285/I                                LocalMux                       0              2921   +INF  RISE       1
I__285/O                                LocalMux                     330              3251   +INF  RISE       1
I__286/I                                IoInMux                        0              3251   +INF  RISE       1
I__286/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_C                            UART_RX_Top                    0              7836   +INF  FALL       1


++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg1.r_Hex_Value_2_LC_4_16_1/lcout
Path End         : o_Segment1_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_2_LC_4_16_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg1.r_Hex_Value_2_LC_4_16_1/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__353/I                                Odrv4                          0              2921   +INF  RISE       1
I__353/O                                Odrv4                        351              3272   +INF  RISE       1
I__354/I                                Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__354/O                                Span4Mux_s0_v                203              3475   +INF  RISE       1
I__355/I                                LocalMux                       0              3475   +INF  RISE       1
I__355/O                                LocalMux                     330              3805   +INF  RISE       1
I__356/I                                IoInMux                        0              3805   +INF  RISE       1
I__356/O                                IoInMux                      259              4065   +INF  RISE       1
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN             IO_PAD                         0              6302   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8390   +INF  FALL       1
o_Segment1_E                            UART_RX_Top                    0              8390   +INF  FALL       1


++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg1.r_Hex_Value_3_LC_4_16_0/lcout
Path End         : o_Segment1_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_3_LC_4_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg1.r_Hex_Value_3_LC_4_16_0/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__357/I                                Odrv4                          0              2921   +INF  RISE       1
I__357/O                                Odrv4                        351              3272   +INF  RISE       1
I__358/I                                Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__358/O                                Span4Mux_s0_v                203              3475   +INF  RISE       1
I__359/I                                LocalMux                       0              3475   +INF  RISE       1
I__359/O                                LocalMux                     330              3805   +INF  RISE       1
I__360/I                                IoInMux                        0              3805   +INF  RISE       1
I__360/O                                IoInMux                      259              4065   +INF  RISE       1
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN             IO_PAD                         0              6302   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8390   +INF  FALL       1
o_Segment1_D                            UART_RX_Top                    0              8390   +INF  FALL       1


++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg2.r_Hex_Value_0_LC_2_16_7/lcout
Path End         : o_Segment2_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_0_LC_2_16_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg2.r_Hex_Value_0_LC_2_16_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__118/I                                Odrv4                          0              2921   +INF  RISE       1
I__118/O                                Odrv4                        351              3272   +INF  RISE       1
I__119/I                                Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__119/O                                Span4Mux_s0_v                203              3475   +INF  RISE       1
I__120/I                                LocalMux                       0              3475   +INF  RISE       1
I__120/O                                LocalMux                     330              3805   +INF  RISE       1
I__121/I                                IoInMux                        0              3805   +INF  RISE       1
I__121/O                                IoInMux                      259              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN             IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_G                            UART_RX_Top                    0              8390   +INF  FALL       1


++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg2.r_Hex_Value_2_LC_2_16_6/lcout
Path End         : o_Segment2_E
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_2_LC_2_16_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg2.r_Hex_Value_2_LC_2_16_6/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__181/I                                Odrv4                          0              2921   +INF  RISE       1
I__181/O                                Odrv4                        351              3272   +INF  RISE       1
I__182/I                                IoSpan4Mux                     0              3272   +INF  RISE       1
I__182/O                                IoSpan4Mux                   288              3560   +INF  RISE       1
I__183/I                                LocalMux                       0              3560   +INF  RISE       1
I__183/O                                LocalMux                     330              3889   +INF  RISE       1
I__184/I                                IoInMux                        0              3889   +INF  RISE       1
I__184/O                                IoInMux                      259              4149   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN             IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_E                            UART_RX_Top                    0              8474   +INF  FALL       1


++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg2.r_Hex_Value_5_LC_2_16_5/lcout
Path End         : o_Segment2_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_5_LC_2_16_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg2.r_Hex_Value_5_LC_2_16_5/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__185/I                                LocalMux                       0              2921   +INF  RISE       1
I__185/O                                LocalMux                     330              3251   +INF  RISE       1
I__186/I                                IoInMux                        0              3251   +INF  RISE       1
I__186/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_B                            UART_RX_Top                    0              7836   +INF  FALL       1


++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg2.r_Hex_Value_4_LC_2_16_4/lcout
Path End         : o_Segment2_C
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_4_LC_2_16_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg2.r_Hex_Value_4_LC_2_16_4/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__187/I                                LocalMux                       0              2921   +INF  RISE       1
I__187/O                                LocalMux                     330              3251   +INF  RISE       1
I__188/I                                IoInMux                        0              3251   +INF  RISE       1
I__188/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_C                            UART_RX_Top                    0              7836   +INF  FALL       1


++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg2.r_Hex_Value_3_LC_2_16_0/lcout
Path End         : o_Segment2_D
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_3_LC_2_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg2.r_Hex_Value_3_LC_2_16_0/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__106/I                                Odrv4                          0              2921   +INF  RISE       1
I__106/O                                Odrv4                        351              3272   +INF  RISE       1
I__107/I                                Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__107/O                                Span4Mux_s0_v                203              3475   +INF  RISE       1
I__108/I                                LocalMux                       0              3475   +INF  RISE       1
I__108/O                                LocalMux                     330              3805   +INF  RISE       1
I__109/I                                IoInMux                        0              3805   +INF  RISE       1
I__109/O                                IoInMux                      259              4065   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN             IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_D                            UART_RX_Top                    0              8390   +INF  FALL       1


++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg2.r_Hex_Value_6_LC_1_16_2/lcout
Path End         : o_Segment2_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_6_LC_1_16_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg2.r_Hex_Value_6_LC_1_16_2/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__99/I                                 LocalMux                       0              2921   +INF  RISE       1
I__99/O                                 LocalMux                     330              3251   +INF  RISE       1
I__100/I                                IoInMux                        0              3251   +INF  RISE       1
I__100/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_A                            UART_RX_Top                    0              7836   +INF  FALL       1


++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg2.r_Hex_Value_1_LC_1_15_5/lcout
Path End         : o_Segment2_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_1_LC_1_15_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg2.r_Hex_Value_1_LC_1_15_5/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__101/I                                Odrv4                          0              2921   +INF  RISE       1
I__101/O                                Odrv4                        351              3272   +INF  RISE       1
I__102/I                                IoSpan4Mux                     0              3272   +INF  RISE       1
I__102/O                                IoSpan4Mux                   288              3560   +INF  RISE       1
I__103/I                                LocalMux                       0              3560   +INF  RISE       1
I__103/O                                LocalMux                     330              3889   +INF  RISE       1
I__104/I                                IoInMux                        0              3889   +INF  RISE       1
I__104/O                                IoInMux                      259              4149   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN             IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_F                            UART_RX_Top                    0              8474   +INF  FALL       1


++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg1.r_Hex_Value_1_LC_1_14_6/lcout
Path End         : o_Segment1_F
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_1_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg1.r_Hex_Value_1_LC_1_14_6/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__88/I                                 LocalMux                       0              2921   +INF  RISE       1
I__88/O                                 LocalMux                     330              3251   +INF  RISE       1
I__89/I                                 IoInMux                        0              3251   +INF  RISE       1
I__89/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_F                            UART_RX_Top                    0              7836   +INF  FALL       1


++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg1.r_Hex_Value_0_LC_1_14_3/lcout
Path End         : o_Segment1_G
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_0_LC_1_14_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg1.r_Hex_Value_0_LC_1_14_3/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__90/I                                 LocalMux                       0              2921   +INF  RISE       1
I__90/O                                 LocalMux                     330              3251   +INF  RISE       1
I__91/I                                 IoInMux                        0              3251   +INF  RISE       1
I__91/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_G                            UART_RX_Top                    0              7836   +INF  FALL       1


++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg1.r_Hex_Value_6_LC_1_13_7/lcout
Path End         : o_Segment1_A
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_6_LC_1_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg1.r_Hex_Value_6_LC_1_13_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__92/I                                 LocalMux                       0              2921   +INF  RISE       1
I__92/O                                 LocalMux                     330              3251   +INF  RISE       1
I__93/I                                 IoInMux                        0              3251   +INF  RISE       1
I__93/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_A                            UART_RX_Top                    0              7836   +INF  FALL       1


++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg1.r_Hex_Value_5_LC_1_13_2/lcout
Path End         : o_Segment1_B
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_5_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg1.r_Hex_Value_5_LC_1_13_2/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__94/I                                 LocalMux                       0              2921   +INF  RISE       1
I__94/O                                 LocalMux                     330              3251   +INF  RISE       1
I__95/I                                 IoInMux                        0              3251   +INF  RISE       1
I__95/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_B                            UART_RX_Top                    0              7836   +INF  FALL       1


++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_State_2_LC_4_14_1/in1
Capture Clock    : uart_rx.r_State_2_LC_4_14_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           UART_RX_Top                    0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__446/I                            Odrv12                         0               973   +INF  FALL       1
I__446/O                            Odrv12                       540              1513   +INF  FALL       1
I__448/I                            Span12Mux_v                    0              1513   +INF  FALL       1
I__448/O                            Span12Mux_v                  540              2053   +INF  FALL       1
I__451/I                            LocalMux                       0              2053   +INF  FALL       1
I__451/O                            LocalMux                     309              2362   +INF  FALL       1
I__459/I                            InMux                          0              2362   +INF  FALL       1
I__459/O                            InMux                        217              2579   +INF  FALL       1
uart_rx.r_State_2_LC_4_14_1/in1     LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_2_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_RX_Byte_7_LC_2_16_2/in2
Capture Clock    : uart_rx.r_RX_Byte_7_LC_2_16_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -323
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2698
---------------------------------------   ---- 
End-of-path arrival time (ps)             2698
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           UART_RX_Top                    0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__445/I                            Odrv4                          0               973   +INF  FALL       1
I__445/O                            Odrv4                        372              1345   +INF  FALL       1
I__447/I                            Span4Mux_h                     0              1345   +INF  FALL       1
I__447/O                            Span4Mux_h                   316              1660   +INF  FALL       1
I__450/I                            Span4Mux_h                     0              1660   +INF  FALL       1
I__450/O                            Span4Mux_h                   316              1976   +INF  FALL       1
I__456/I                            Span4Mux_s1_v                  0              1976   +INF  FALL       1
I__456/O                            Span4Mux_s1_v                196              2172   +INF  FALL       1
I__467/I                            LocalMux                       0              2172   +INF  FALL       1
I__467/O                            LocalMux                     309              2481   +INF  FALL       1
I__475/I                            InMux                          0              2481   +INF  FALL       1
I__475/O                            InMux                        217              2698   +INF  FALL       1
I__480/I                            CascadeMux                     0              2698   +INF  FALL       1
I__480/O                            CascadeMux                     0              2698   +INF  FALL       1
uart_rx.r_RX_Byte_7_LC_2_16_2/in2   LogicCell40_SEQ_MODE_1000      0              2698   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_RX_Byte_5_LC_1_16_4/in0
Capture Clock    : uart_rx.r_RX_Byte_5_LC_1_16_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2698
---------------------------------------   ---- 
End-of-path arrival time (ps)             2698
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           UART_RX_Top                    0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__445/I                            Odrv4                          0               973   +INF  FALL       1
I__445/O                            Odrv4                        372              1345   +INF  FALL       1
I__447/I                            Span4Mux_h                     0              1345   +INF  FALL       1
I__447/O                            Span4Mux_h                   316              1660   +INF  FALL       1
I__450/I                            Span4Mux_h                     0              1660   +INF  FALL       1
I__450/O                            Span4Mux_h                   316              1976   +INF  FALL       1
I__458/I                            Span4Mux_s1_v                  0              1976   +INF  FALL       1
I__458/O                            Span4Mux_s1_v                196              2172   +INF  FALL       1
I__470/I                            LocalMux                       0              2172   +INF  FALL       1
I__470/O                            LocalMux                     309              2481   +INF  FALL       1
I__478/I                            InMux                          0              2481   +INF  FALL       1
I__478/O                            InMux                        217              2698   +INF  FALL       1
uart_rx.r_RX_Byte_5_LC_1_16_4/in0   LogicCell40_SEQ_MODE_1000      0              2698   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout
Path End         : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/in1
Capture Clock    : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__519/I                                      LocalMux                       0              2921   1066  FALL       1
I__519/O                                      LocalMux                     309              3230   1066  FALL       1
I__525/I                                      InMux                          0              3230   1066  FALL       1
I__525/O                                      InMux                        217              3447   1066  FALL       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_6_LC_5_15_6/lcout
Path End         : uart_rx.r_Data_Clock_Count_6_LC_5_15_6/in1
Capture Clock    : uart_rx.r_Data_Clock_Count_6_LC_5_15_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__532/I                                      LocalMux                       0              2921   1066  FALL       1
I__532/O                                      LocalMux                     309              3230   1066  FALL       1
I__537/I                                      InMux                          0              3230   1066  FALL       1
I__537/O                                      InMux                        217              3447   1066  FALL       1
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_5_LC_5_15_5/lcout
Path End         : uart_rx.r_Data_Clock_Count_5_LC_5_15_5/in1
Capture Clock    : uart_rx.r_Data_Clock_Count_5_LC_5_15_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__541/I                                      LocalMux                       0              2921   1066  FALL       1
I__541/O                                      LocalMux                     309              3230   1066  FALL       1
I__546/I                                      InMux                          0              3230   1066  FALL       1
I__546/O                                      InMux                        217              3447   1066  FALL       1
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_4_LC_5_15_4/lcout
Path End         : uart_rx.r_Data_Clock_Count_4_LC_5_15_4/in1
Capture Clock    : uart_rx.r_Data_Clock_Count_4_LC_5_15_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__551/I                                      LocalMux                       0              2921   1066  FALL       1
I__551/O                                      LocalMux                     309              3230   1066  FALL       1
I__554/I                                      InMux                          0              3230   1066  FALL       1
I__554/O                                      InMux                        217              3447   1066  FALL       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/in1
Capture Clock    : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__558/I                                      LocalMux                       0              2921   1066  FALL       1
I__558/O                                      LocalMux                     309              3230   1066  FALL       1
I__561/I                                      InMux                          0              3230   1066  FALL       1
I__561/O                                      InMux                        217              3447   1066  FALL       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_2_LC_5_15_2/lcout
Path End         : uart_rx.r_Data_Clock_Count_2_LC_5_15_2/in1
Capture Clock    : uart_rx.r_Data_Clock_Count_2_LC_5_15_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__564/I                                      LocalMux                       0              2921   1066  FALL       1
I__564/O                                      LocalMux                     309              3230   1066  FALL       1
I__566/I                                      InMux                          0              3230   1066  FALL       1
I__566/O                                      InMux                        217              3447   1066  FALL       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_1_LC_5_15_1/lcout
Path End         : uart_rx.r_Data_Clock_Count_1_LC_5_15_1/in1
Capture Clock    : uart_rx.r_Data_Clock_Count_1_LC_5_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__568/I                                      LocalMux                       0              2921   1066  FALL       1
I__568/O                                      LocalMux                     309              3230   1066  FALL       1
I__569/I                                      InMux                          0              3230   1066  FALL       1
I__569/O                                      InMux                        217              3447   1066  FALL       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_0_LC_5_15_0/lcout
Path End         : uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in1
Capture Clock    : uart_rx.r_Data_Clock_Count_0_LC_5_15_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__363/I                                      LocalMux                       0              2921   1066  FALL       1
I__363/O                                      LocalMux                     309              3230   1066  FALL       1
I__364/I                                      InMux                          0              3230   1066  FALL       1
I__364/O                                      InMux                        217              3447   1066  FALL       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_0_LC_4_16_7/lcout
Path End         : uart_rx.r_Bit_Index_0_LC_4_16_7/in3
Capture Clock    : uart_rx.r_Bit_Index_0_LC_4_16_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_0_LC_4_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_0_LC_4_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__489/I                               LocalMux                       0              2921   1066  FALL       1
I__489/O                               LocalMux                     309              3230   1066  FALL       1
I__494/I                               InMux                          0              3230   1066  FALL       1
I__494/O                               InMux                        217              3447   1066  FALL       1
uart_rx.r_Bit_Index_0_LC_4_16_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_0_LC_4_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_1_LC_4_16_2/lcout
Path End         : uart_rx.r_Bit_Index_1_LC_4_16_2/in2
Capture Clock    : uart_rx.r_Bit_Index_1_LC_4_16_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_1_LC_4_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__259/I                               LocalMux                       0              2921   1066  FALL       1
I__259/O                               LocalMux                     309              3230   1066  FALL       1
I__264/I                               InMux                          0              3230   1066  FALL       1
I__264/O                               InMux                        217              3447   1066  FALL       1
I__267/I                               CascadeMux                     0              3447   1066  FALL       1
I__267/O                               CascadeMux                     0              3447   1066  FALL       1
uart_rx.r_Bit_Index_1_LC_4_16_2/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_2_LC_4_15_1/lcout
Path End         : uart_rx.r_Bit_Index_2_LC_4_15_1/in3
Capture Clock    : uart_rx.r_Bit_Index_2_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__513/I                                            ClkMux                         0              2073  RISE       1
I__513/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_2_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_2_LC_4_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__270/I                               LocalMux                       0              2921   1066  FALL       1
I__270/O                               LocalMux                     309              3230   1066  FALL       1
I__275/I                               InMux                          0              3230   1066  FALL       1
I__275/O                               InMux                        217              3447   1066  FALL       1
uart_rx.r_Bit_Index_2_LC_4_15_1/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__513/I                                            ClkMux                         0              2073  RISE       1
I__513/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_2_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_7_LC_2_16_2/lcout
Path End         : uart_rx.r_RX_Byte_7_LC_2_16_2/in0
Capture Clock    : uart_rx.r_RX_Byte_7_LC_2_16_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_7_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__304/I                             LocalMux                       0              2921   1066  FALL       1
I__304/O                             LocalMux                     309              3230   1066  FALL       1
I__309/I                             InMux                          0              3230   1066  FALL       1
I__309/O                             InMux                        217              3447   1066  FALL       1
uart_rx.r_RX_Byte_7_LC_2_16_2/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_2_LC_2_15_6/lcout
Path End         : uart_rx.r_RX_Byte_2_LC_2_15_6/in0
Capture Clock    : uart_rx.r_RX_Byte_2_LC_2_15_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_2_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__166/I                             LocalMux                       0              2921   1066  FALL       1
I__166/O                             LocalMux                     309              3230   1066  FALL       1
I__171/I                             InMux                          0              3230   1066  FALL       1
I__171/O                             InMux                        217              3447   1066  FALL       1
uart_rx.r_RX_Byte_2_LC_2_15_6/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_3_LC_2_15_3/lcout
Path End         : uart_rx.r_RX_Byte_3_LC_2_15_3/in1
Capture Clock    : uart_rx.r_RX_Byte_3_LC_2_15_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_3_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__135/I                             LocalMux                       0              2921   1066  FALL       1
I__135/O                             LocalMux                     309              3230   1066  FALL       1
I__140/I                             InMux                          0              3230   1066  FALL       1
I__140/O                             InMux                        217              3447   1066  FALL       1
uart_rx.r_RX_Byte_3_LC_2_15_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_4_LC_2_15_1/lcout
Path End         : seg1.r_Hex_Value_0_LC_1_14_3/in3
Capture Clock    : seg1.r_Hex_Value_0_LC_1_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_4_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__287/I                             LocalMux                       0              2921   1066  FALL       1
I__287/O                             LocalMux                     309              3230   1066  FALL       1
I__291/I                             InMux                          0              3230   1066  FALL       1
I__291/O                             InMux                        217              3447   1066  FALL       1
seg1.r_Hex_Value_0_LC_1_14_3/in3     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_0_LC_1_14_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_1_LC_1_16_6/lcout
Path End         : seg2.r_Hex_Value_6_LC_1_16_2/in1
Capture Clock    : seg2.r_Hex_Value_6_LC_1_16_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_1_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__122/I                             LocalMux                       0              2921   1066  FALL       1
I__122/O                             LocalMux                     309              3230   1066  FALL       1
I__126/I                             InMux                          0              3230   1066  FALL       1
I__126/O                             InMux                        217              3447   1066  FALL       1
seg2.r_Hex_Value_6_LC_1_16_2/in1     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_6_LC_1_16_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_5_LC_1_16_4/lcout
Path End         : uart_rx.r_RX_Byte_5_LC_1_16_4/in1
Capture Clock    : uart_rx.r_RX_Byte_5_LC_1_16_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_5_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__324/I                             LocalMux                       0              2921   1066  FALL       1
I__324/O                             LocalMux                     309              3230   1066  FALL       1
I__329/I                             InMux                          0              3230   1066  FALL       1
I__329/O                             InMux                        217              3447   1066  FALL       1
uart_rx.r_RX_Byte_5_LC_1_16_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_0_LC_1_15_3/lcout
Path End         : uart_rx.r_RX_Byte_0_LC_1_15_3/in1
Capture Clock    : uart_rx.r_RX_Byte_0_LC_1_15_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_0_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__150/I                             LocalMux                       0              2921   1066  FALL       1
I__150/O                             LocalMux                     309              3230   1066  FALL       1
I__155/I                             InMux                          0              3230   1066  FALL       1
I__155/O                             InMux                        217              3447   1066  FALL       1
uart_rx.r_RX_Byte_0_LC_1_15_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_6_LC_1_15_1/lcout
Path End         : seg1.r_Hex_Value_0_LC_1_14_3/in0
Capture Clock    : seg1.r_Hex_Value_0_LC_1_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_6_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__339/I                             LocalMux                       0              2921   1066  FALL       1
I__339/O                             LocalMux                     309              3230   1066  FALL       1
I__342/I                             InMux                          0              3230   1066  FALL       1
I__342/O                             InMux                        217              3447   1066  FALL       1
seg1.r_Hex_Value_0_LC_1_14_3/in0     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_0_LC_1_14_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_1_LC_1_16_6/lcout
Path End         : seg2.r_Hex_Value_1_LC_1_15_5/in1
Capture Clock    : seg2.r_Hex_Value_1_LC_1_15_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_1_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__124/I                             LocalMux                       0              2921   1066  FALL       1
I__124/O                             LocalMux                     309              3230   1066  FALL       1
I__129/I                             InMux                          0              3230   1066  FALL       1
I__129/O                             InMux                        217              3447   1066  FALL       1
seg2.r_Hex_Value_1_LC_1_15_5/in1     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_1_LC_1_15_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_1_LC_1_16_6/lcout
Path End         : uart_rx.r_RX_Byte_1_LC_1_16_6/in1
Capture Clock    : uart_rx.r_RX_Byte_1_LC_1_16_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_1_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__122/I                             LocalMux                       0              2921   1066  FALL       1
I__122/O                             LocalMux                     309              3230   1066  FALL       1
I__127/I                             InMux                          0              3230   1066  FALL       1
I__127/O                             InMux                        217              3447   1066  FALL       1
uart_rx.r_RX_Byte_1_LC_1_16_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_3_LC_2_15_3/lcout
Path End         : seg2.r_Hex_Value_0_LC_2_16_7/in2
Capture Clock    : seg2.r_Hex_Value_0_LC_2_16_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_3_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__136/I                             LocalMux                       0              2921   1066  FALL       1
I__136/O                             LocalMux                     309              3230   1066  FALL       1
I__141/I                             InMux                          0              3230   1066  FALL       1
I__141/O                             InMux                        217              3447   1066  FALL       1
I__148/I                             CascadeMux                     0              3447   1066  FALL       1
I__148/O                             CascadeMux                     0              3447   1066  FALL       1
seg2.r_Hex_Value_0_LC_2_16_7/in2     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_0_LC_2_16_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_3_LC_2_15_3/lcout
Path End         : seg2.r_Hex_Value_1_LC_1_15_5/in3
Capture Clock    : seg2.r_Hex_Value_1_LC_1_15_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_3_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__137/I                             LocalMux                       0              2921   1066  FALL       1
I__137/O                             LocalMux                     309              3230   1066  FALL       1
I__146/I                             InMux                          0              3230   1066  FALL       1
I__146/O                             InMux                        217              3447   1066  FALL       1
seg2.r_Hex_Value_1_LC_1_15_5/in3     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_1_LC_1_15_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_3_LC_2_15_3/lcout
Path End         : seg2.r_Hex_Value_6_LC_1_16_2/in3
Capture Clock    : seg2.r_Hex_Value_6_LC_1_16_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_3_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__138/I                             LocalMux                       0              2921   1066  FALL       1
I__138/O                             LocalMux                     309              3230   1066  FALL       1
I__147/I                             InMux                          0              3230   1066  FALL       1
I__147/O                             InMux                        217              3447   1066  FALL       1
seg2.r_Hex_Value_6_LC_1_16_2/in3     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_6_LC_1_16_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_3_LC_2_15_3/lcout
Path End         : seg2.r_Hex_Value_2_LC_2_16_6/in3
Capture Clock    : seg2.r_Hex_Value_2_LC_2_16_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_3_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__136/I                             LocalMux                       0              2921   1066  FALL       1
I__136/O                             LocalMux                     309              3230   1066  FALL       1
I__142/I                             InMux                          0              3230   1066  FALL       1
I__142/O                             InMux                        217              3447   1066  FALL       1
seg2.r_Hex_Value_2_LC_2_16_6/in3     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_2_LC_2_16_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_3_LC_2_15_3/lcout
Path End         : seg2.r_Hex_Value_3_LC_2_16_0/in3
Capture Clock    : seg2.r_Hex_Value_3_LC_2_16_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_3_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__136/I                             LocalMux                       0              2921   1066  FALL       1
I__136/O                             LocalMux                     309              3230   1066  FALL       1
I__143/I                             InMux                          0              3230   1066  FALL       1
I__143/O                             InMux                        217              3447   1066  FALL       1
seg2.r_Hex_Value_3_LC_2_16_0/in3     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_3_LC_2_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_3_LC_2_15_3/lcout
Path End         : seg2.r_Hex_Value_4_LC_2_16_4/in3
Capture Clock    : seg2.r_Hex_Value_4_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_3_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__136/I                             LocalMux                       0              2921   1066  FALL       1
I__136/O                             LocalMux                     309              3230   1066  FALL       1
I__144/I                             InMux                          0              3230   1066  FALL       1
I__144/O                             InMux                        217              3447   1066  FALL       1
seg2.r_Hex_Value_4_LC_2_16_4/in3     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_4_LC_2_16_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_3_LC_2_15_3/lcout
Path End         : seg2.r_Hex_Value_5_LC_2_16_5/in2
Capture Clock    : seg2.r_Hex_Value_5_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_3_LC_2_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__136/I                             LocalMux                       0              2921   1066  FALL       1
I__136/O                             LocalMux                     309              3230   1066  FALL       1
I__145/I                             InMux                          0              3230   1066  FALL       1
I__145/O                             InMux                        217              3447   1066  FALL       1
I__149/I                             CascadeMux                     0              3447   1066  FALL       1
I__149/O                             CascadeMux                     0              3447   1066  FALL       1
seg2.r_Hex_Value_5_LC_2_16_5/in2     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_5_LC_2_16_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_0_LC_1_15_3/lcout
Path End         : seg2.r_Hex_Value_1_LC_1_15_5/in0
Capture Clock    : seg2.r_Hex_Value_1_LC_1_15_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_0_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__151/I                             LocalMux                       0              2921   1066  FALL       1
I__151/O                             LocalMux                     309              3230   1066  FALL       1
I__156/I                             InMux                          0              3230   1066  FALL       1
I__156/O                             InMux                        217              3447   1066  FALL       1
seg2.r_Hex_Value_1_LC_1_15_5/in0     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_1_LC_1_15_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_0_LC_1_15_3/lcout
Path End         : seg2.r_Hex_Value_6_LC_1_16_2/in0
Capture Clock    : seg2.r_Hex_Value_6_LC_1_16_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_0_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__152/I                             LocalMux                       0              2921   1066  FALL       1
I__152/O                             LocalMux                     309              3230   1066  FALL       1
I__157/I                             InMux                          0              3230   1066  FALL       1
I__157/O                             InMux                        217              3447   1066  FALL       1
seg2.r_Hex_Value_6_LC_1_16_2/in0     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_6_LC_1_16_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_0_LC_1_15_3/lcout
Path End         : seg2.r_Hex_Value_0_LC_2_16_7/in1
Capture Clock    : seg2.r_Hex_Value_0_LC_2_16_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_0_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__153/I                             LocalMux                       0              2921   1066  FALL       1
I__153/O                             LocalMux                     309              3230   1066  FALL       1
I__158/I                             InMux                          0              3230   1066  FALL       1
I__158/O                             InMux                        217              3447   1066  FALL       1
seg2.r_Hex_Value_0_LC_2_16_7/in1     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_0_LC_2_16_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_0_LC_1_15_3/lcout
Path End         : seg2.r_Hex_Value_2_LC_2_16_6/in2
Capture Clock    : seg2.r_Hex_Value_2_LC_2_16_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_0_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__153/I                             LocalMux                       0              2921   1066  FALL       1
I__153/O                             LocalMux                     309              3230   1066  FALL       1
I__159/I                             InMux                          0              3230   1066  FALL       1
I__159/O                             InMux                        217              3447   1066  FALL       1
I__163/I                             CascadeMux                     0              3447   1066  FALL       1
I__163/O                             CascadeMux                     0              3447   1066  FALL       1
seg2.r_Hex_Value_2_LC_2_16_6/in2     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_2_LC_2_16_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_0_LC_1_15_3/lcout
Path End         : seg2.r_Hex_Value_3_LC_2_16_0/in2
Capture Clock    : seg2.r_Hex_Value_3_LC_2_16_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_0_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__153/I                             LocalMux                       0              2921   1066  FALL       1
I__153/O                             LocalMux                     309              3230   1066  FALL       1
I__160/I                             InMux                          0              3230   1066  FALL       1
I__160/O                             InMux                        217              3447   1066  FALL       1
I__164/I                             CascadeMux                     0              3447   1066  FALL       1
I__164/O                             CascadeMux                     0              3447   1066  FALL       1
seg2.r_Hex_Value_3_LC_2_16_0/in2     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_3_LC_2_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_0_LC_1_15_3/lcout
Path End         : seg2.r_Hex_Value_4_LC_2_16_4/in2
Capture Clock    : seg2.r_Hex_Value_4_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_0_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__153/I                             LocalMux                       0              2921   1066  FALL       1
I__153/O                             LocalMux                     309              3230   1066  FALL       1
I__161/I                             InMux                          0              3230   1066  FALL       1
I__161/O                             InMux                        217              3447   1066  FALL       1
I__165/I                             CascadeMux                     0              3447   1066  FALL       1
I__165/O                             CascadeMux                     0              3447   1066  FALL       1
seg2.r_Hex_Value_4_LC_2_16_4/in2     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_4_LC_2_16_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_0_LC_1_15_3/lcout
Path End         : seg2.r_Hex_Value_5_LC_2_16_5/in1
Capture Clock    : seg2.r_Hex_Value_5_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_0_LC_1_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__153/I                             LocalMux                       0              2921   1066  FALL       1
I__153/O                             LocalMux                     309              3230   1066  FALL       1
I__162/I                             InMux                          0              3230   1066  FALL       1
I__162/O                             InMux                        217              3447   1066  FALL       1
seg2.r_Hex_Value_5_LC_2_16_5/in1     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_5_LC_2_16_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_2_LC_2_15_6/lcout
Path End         : seg2.r_Hex_Value_0_LC_2_16_7/in0
Capture Clock    : seg2.r_Hex_Value_0_LC_2_16_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_2_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__167/I                             LocalMux                       0              2921   1066  FALL       1
I__167/O                             LocalMux                     309              3230   1066  FALL       1
I__172/I                             InMux                          0              3230   1066  FALL       1
I__172/O                             InMux                        217              3447   1066  FALL       1
seg2.r_Hex_Value_0_LC_2_16_7/in0     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_0_LC_2_16_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_2_LC_2_15_6/lcout
Path End         : seg2.r_Hex_Value_1_LC_1_15_5/in2
Capture Clock    : seg2.r_Hex_Value_1_LC_1_15_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_2_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__168/I                             LocalMux                       0              2921   1066  FALL       1
I__168/O                             LocalMux                     309              3230   1066  FALL       1
I__177/I                             InMux                          0              3230   1066  FALL       1
I__177/O                             InMux                        217              3447   1066  FALL       1
I__179/I                             CascadeMux                     0              3447   1066  FALL       1
I__179/O                             CascadeMux                     0              3447   1066  FALL       1
seg2.r_Hex_Value_1_LC_1_15_5/in2     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_1_LC_1_15_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_2_LC_2_15_6/lcout
Path End         : seg2.r_Hex_Value_6_LC_1_16_2/in2
Capture Clock    : seg2.r_Hex_Value_6_LC_1_16_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_2_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__169/I                             LocalMux                       0              2921   1066  FALL       1
I__169/O                             LocalMux                     309              3230   1066  FALL       1
I__178/I                             InMux                          0              3230   1066  FALL       1
I__178/O                             InMux                        217              3447   1066  FALL       1
I__180/I                             CascadeMux                     0              3447   1066  FALL       1
I__180/O                             CascadeMux                     0              3447   1066  FALL       1
seg2.r_Hex_Value_6_LC_1_16_2/in2     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_6_LC_1_16_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_2_LC_2_15_6/lcout
Path End         : seg2.r_Hex_Value_5_LC_2_16_5/in0
Capture Clock    : seg2.r_Hex_Value_5_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_2_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__167/I                             LocalMux                       0              2921   1066  FALL       1
I__167/O                             LocalMux                     309              3230   1066  FALL       1
I__173/I                             InMux                          0              3230   1066  FALL       1
I__173/O                             InMux                        217              3447   1066  FALL       1
seg2.r_Hex_Value_5_LC_2_16_5/in0     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_5_LC_2_16_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_2_LC_2_15_6/lcout
Path End         : seg2.r_Hex_Value_2_LC_2_16_6/in1
Capture Clock    : seg2.r_Hex_Value_2_LC_2_16_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_2_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__167/I                             LocalMux                       0              2921   1066  FALL       1
I__167/O                             LocalMux                     309              3230   1066  FALL       1
I__174/I                             InMux                          0              3230   1066  FALL       1
I__174/O                             InMux                        217              3447   1066  FALL       1
seg2.r_Hex_Value_2_LC_2_16_6/in1     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_2_LC_2_16_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_2_LC_2_15_6/lcout
Path End         : seg2.r_Hex_Value_3_LC_2_16_0/in1
Capture Clock    : seg2.r_Hex_Value_3_LC_2_16_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_2_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__167/I                             LocalMux                       0              2921   1066  FALL       1
I__167/O                             LocalMux                     309              3230   1066  FALL       1
I__175/I                             InMux                          0              3230   1066  FALL       1
I__175/O                             InMux                        217              3447   1066  FALL       1
seg2.r_Hex_Value_3_LC_2_16_0/in1     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_3_LC_2_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_2_LC_2_15_6/lcout
Path End         : seg2.r_Hex_Value_4_LC_2_16_4/in1
Capture Clock    : seg2.r_Hex_Value_4_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_2_LC_2_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__167/I                             LocalMux                       0              2921   1066  FALL       1
I__167/O                             LocalMux                     309              3230   1066  FALL       1
I__176/I                             InMux                          0              3230   1066  FALL       1
I__176/O                             InMux                        217              3447   1066  FALL       1
seg2.r_Hex_Value_4_LC_2_16_4/in1     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_4_LC_2_16_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_4_LC_2_15_1/lcout
Path End         : uart_rx.r_RX_Byte_4_LC_2_15_1/in1
Capture Clock    : uart_rx.r_RX_Byte_4_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_4_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__290/I                             LocalMux                       0              2921   1066  FALL       1
I__290/O                             LocalMux                     309              3230   1066  FALL       1
I__295/I                             InMux                          0              3230   1066  FALL       1
I__295/O                             InMux                        217              3447   1066  FALL       1
uart_rx.r_RX_Byte_4_LC_2_15_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_4_LC_2_15_1/lcout
Path End         : seg1.r_Hex_Value_1_LC_1_14_6/in0
Capture Clock    : seg1.r_Hex_Value_1_LC_1_14_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_4_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__287/I                             LocalMux                       0              2921   1066  FALL       1
I__287/O                             LocalMux                     309              3230   1066  FALL       1
I__292/I                             InMux                          0              3230   1066  FALL       1
I__292/O                             InMux                        217              3447   1066  FALL       1
seg1.r_Hex_Value_1_LC_1_14_6/in0     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_1_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_6_LC_1_15_1/lcout
Path End         : uart_rx.r_RX_Byte_6_LC_1_15_1/in1
Capture Clock    : uart_rx.r_RX_Byte_6_LC_1_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_6_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__341/I                             LocalMux                       0              2921   1066  FALL       1
I__341/O                             LocalMux                     309              3230   1066  FALL       1
I__346/I                             InMux                          0              3230   1066  FALL       1
I__346/O                             InMux                        217              3447   1066  FALL       1
uart_rx.r_RX_Byte_6_LC_1_15_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_6_LC_1_15_1/lcout
Path End         : seg1.r_Hex_Value_1_LC_1_14_6/in1
Capture Clock    : seg1.r_Hex_Value_1_LC_1_14_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_6_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__339/I                             LocalMux                       0              2921   1066  FALL       1
I__339/O                             LocalMux                     309              3230   1066  FALL       1
I__343/I                             InMux                          0              3230   1066  FALL       1
I__343/O                             InMux                        217              3447   1066  FALL       1
seg1.r_Hex_Value_1_LC_1_14_6/in1     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_1_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_0_LC_4_16_7/lcout
Path End         : uart_rx.r_Bit_Index_1_LC_4_16_2/in0
Capture Clock    : uart_rx.r_Bit_Index_1_LC_4_16_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_0_LC_4_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_0_LC_4_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__489/I                               LocalMux                       0              2921   1066  FALL       1
I__489/O                               LocalMux                     309              3230   1066  FALL       1
I__495/I                               InMux                          0              3230   1066  FALL       1
I__495/O                               InMux                        217              3447   1066  FALL       1
uart_rx.r_Bit_Index_1_LC_4_16_2/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_1_LC_4_14_4/lcout
Path End         : uart_rx.r_State_2_LC_4_14_1/in2
Capture Clock    : uart_rx.r_State_2_LC_4_14_1/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_1_LC_4_14_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL      11
I__413/I                                   LocalMux                       0              2921   1333  FALL       1
I__413/O                                   LocalMux                     309              3230   1333  FALL       1
I__419/I                                   InMux                          0              3230   1333  FALL       1
I__419/O                                   InMux                        217              3447   1333  FALL       1
uart_rx.r_State_RNIT79T_2_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.r_State_RNIT79T_2_LC_4_14_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__117/I                                   CascadeMux                     0              3714   1333  RISE       1
I__117/O                                   CascadeMux                     0              3714   1333  RISE       1
uart_rx.r_State_2_LC_4_14_1/in2            LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_2_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_0_LC_2_14_2/lcout
Path End         : uart_rx.r_RX_Byte_2_LC_2_15_6/in2
Capture Clock    : uart_rx.r_RX_Byte_2_LC_2_15_6/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_0_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       8
I__237/I                                      LocalMux                       0              2921   1333  FALL       1
I__237/O                                      LocalMux                     309              3230   1333  FALL       1
I__241/I                                      InMux                          0              3230   1333  FALL       1
I__241/O                                      InMux                        217              3447   1333  FALL       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__112/I                                      CascadeMux                     0              3714   1333  RISE       1
I__112/O                                      CascadeMux                     0              3714   1333  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/in2             LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_0_LC_4_16_7/lcout
Path End         : uart_rx.r_Bit_Index_2_LC_4_15_1/in2
Capture Clock    : uart_rx.r_Bit_Index_2_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_0_LC_4_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_0_LC_4_16_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__487/I                                         LocalMux                       0              2921   1333  FALL       1
I__487/O                                         LocalMux                     309              3230   1333  FALL       1
I__491/I                                         InMux                          0              3230   1333  FALL       1
I__491/O                                         InMux                        217              3447   1333  FALL       1
uart_rx.r_Bit_Index_RNI5P4V_2_1_LC_4_15_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.r_Bit_Index_RNI5P4V_2_1_LC_4_15_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__212/I                                         CascadeMux                     0              3714   1333  RISE       1
I__212/O                                         CascadeMux                     0              3714   1333  RISE       1
uart_rx.r_Bit_Index_2_LC_4_15_1/in2              LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__513/I                                            ClkMux                         0              2073  RISE       1
I__513/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_2_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_6_LC_5_15_6/lcout
Path End         : uart_rx.r_State_1_LC_4_14_4/in2
Capture Clock    : uart_rx.r_State_1_LC_4_14_4/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__531/I                                      LocalMux                       0              2921   1333  FALL       1
I__531/O                                      LocalMux                     309              3230   1333  FALL       1
I__536/I                                      InMux                          0              3230   1333  FALL       1
I__536/O                                      InMux                        217              3447   1333  FALL       1
uart_rx.r_State_RNO_0_1_LC_4_14_3/in3         LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.r_State_RNO_0_1_LC_4_14_3/ltout       LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__224/I                                      CascadeMux                     0              3714   1333  RISE       1
I__224/O                                      CascadeMux                     0              3714   1333  RISE       1
uart_rx.r_State_1_LC_4_14_4/in2               LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_1_LC_1_16_6/lcout
Path End         : uart_rx.r_RX_Byte_1_LC_1_16_6/in2
Capture Clock    : uart_rx.r_RX_Byte_1_LC_1_16_6/clk
Hold Constraint  : 0p
Path slack       : 1431p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3812
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_1_LC_1_16_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__122/I                                   LocalMux                       0              2921   1066  FALL       1
I__122/O                                   LocalMux                     309              3230   1066  FALL       1
I__125/I                                   InMux                          0              3230   1431  FALL       1
I__125/O                                   InMux                        217              3447   1431  FALL       1
uart_rx.r_RX_Byte_RNO_0_1_LC_1_16_5/in0    LogicCell40_SEQ_MODE_0000      0              3447   1431  FALL       1
uart_rx.r_RX_Byte_RNO_0_1_LC_1_16_5/ltout  LogicCell40_SEQ_MODE_0000    365              3812   1431  RISE       1
I__97/I                                    CascadeMux                     0              3812   1431  RISE       1
I__97/O                                    CascadeMux                     0              3812   1431  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/in2          LogicCell40_SEQ_MODE_1000      0              3812   1431  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_3_LC_2_15_3/lcout
Path End         : uart_rx.r_RX_Byte_3_LC_2_15_3/in2
Capture Clock    : uart_rx.r_RX_Byte_3_LC_2_15_3/clk
Hold Constraint  : 0p
Path slack       : 1431p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3812
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_3_LC_2_15_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__135/I                                   LocalMux                       0              2921   1066  FALL       1
I__135/O                                   LocalMux                     309              3230   1066  FALL       1
I__139/I                                   InMux                          0              3230   1431  FALL       1
I__139/O                                   InMux                        217              3447   1431  FALL       1
uart_rx.r_RX_Byte_RNO_0_3_LC_2_15_2/in0    LogicCell40_SEQ_MODE_0000      0              3447   1431  FALL       1
uart_rx.r_RX_Byte_RNO_0_3_LC_2_15_2/ltout  LogicCell40_SEQ_MODE_0000    365              3812   1431  RISE       1
I__113/I                                   CascadeMux                     0              3812   1431  RISE       1
I__113/O                                   CascadeMux                     0              3812   1431  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/in2          LogicCell40_SEQ_MODE_1000      0              3812   1431  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_0_LC_1_15_3/lcout
Path End         : uart_rx.r_RX_Byte_0_LC_1_15_3/in2
Capture Clock    : uart_rx.r_RX_Byte_0_LC_1_15_3/clk
Hold Constraint  : 0p
Path slack       : 1431p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3812
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_0_LC_1_15_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__150/I                                   LocalMux                       0              2921   1066  FALL       1
I__150/O                                   LocalMux                     309              3230   1066  FALL       1
I__154/I                                   InMux                          0              3230   1431  FALL       1
I__154/O                                   InMux                        217              3447   1431  FALL       1
uart_rx.r_RX_Byte_RNO_0_0_LC_1_15_2/in0    LogicCell40_SEQ_MODE_0000      0              3447   1431  FALL       1
uart_rx.r_RX_Byte_RNO_0_0_LC_1_15_2/ltout  LogicCell40_SEQ_MODE_0000    365              3812   1431  RISE       1
I__105/I                                   CascadeMux                     0              3812   1431  RISE       1
I__105/O                                   CascadeMux                     0              3812   1431  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/in2          LogicCell40_SEQ_MODE_1000      0              3812   1431  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_0_LC_2_14_2/lcout
Path End         : uart_rx.r_State_0_LC_2_14_2/in2
Capture Clock    : uart_rx.r_State_0_LC_2_14_2/clk
Hold Constraint  : 0p
Path slack       : 1431p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3812
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_0_LC_2_14_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       8
I__238/I                                 LocalMux                       0              2921   1431  FALL       1
I__238/O                                 LocalMux                     309              3230   1431  FALL       1
I__243/I                                 InMux                          0              3230   1431  FALL       1
I__243/O                                 InMux                        217              3447   1431  FALL       1
uart_rx.r_State_RNO_0_0_LC_2_14_1/in0    LogicCell40_SEQ_MODE_0000      0              3447   1431  FALL       1
uart_rx.r_State_RNO_0_0_LC_2_14_1/ltout  LogicCell40_SEQ_MODE_0000    365              3812   1431  RISE       1
I__96/I                                  CascadeMux                     0              3812   1431  RISE       1
I__96/O                                  CascadeMux                     0              3812   1431  RISE       1
uart_rx.r_State_0_LC_2_14_2/in2          LogicCell40_SEQ_MODE_1000      0              3812   1431  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_1_LC_1_16_6/lcout
Path End         : seg2.r_Hex_Value_0_LC_2_16_7/in3
Capture Clock    : seg2.r_Hex_Value_0_LC_2_16_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_1_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__123/I                             Odrv4                          0              2921   1438  FALL       1
I__123/O                             Odrv4                        372              3293   1438  FALL       1
I__128/I                             LocalMux                       0              3293   1438  FALL       1
I__128/O                             LocalMux                     309              3602   1438  FALL       1
I__130/I                             InMux                          0              3602   1438  FALL       1
I__130/O                             InMux                        217              3819   1438  FALL       1
seg2.r_Hex_Value_0_LC_2_16_7/in3     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_0_LC_2_16_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_1_LC_1_16_6/lcout
Path End         : seg2.r_Hex_Value_2_LC_2_16_6/in0
Capture Clock    : seg2.r_Hex_Value_2_LC_2_16_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_1_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__123/I                             Odrv4                          0              2921   1438  FALL       1
I__123/O                             Odrv4                        372              3293   1438  FALL       1
I__128/I                             LocalMux                       0              3293   1438  FALL       1
I__128/O                             LocalMux                     309              3602   1438  FALL       1
I__131/I                             InMux                          0              3602   1438  FALL       1
I__131/O                             InMux                        217              3819   1438  FALL       1
seg2.r_Hex_Value_2_LC_2_16_6/in0     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_2_LC_2_16_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_1_LC_1_16_6/lcout
Path End         : seg2.r_Hex_Value_3_LC_2_16_0/in0
Capture Clock    : seg2.r_Hex_Value_3_LC_2_16_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_1_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__123/I                             Odrv4                          0              2921   1438  FALL       1
I__123/O                             Odrv4                        372              3293   1438  FALL       1
I__128/I                             LocalMux                       0              3293   1438  FALL       1
I__128/O                             LocalMux                     309              3602   1438  FALL       1
I__132/I                             InMux                          0              3602   1438  FALL       1
I__132/O                             InMux                        217              3819   1438  FALL       1
seg2.r_Hex_Value_3_LC_2_16_0/in0     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_3_LC_2_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_1_LC_1_16_6/lcout
Path End         : seg2.r_Hex_Value_4_LC_2_16_4/in0
Capture Clock    : seg2.r_Hex_Value_4_LC_2_16_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_1_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__123/I                             Odrv4                          0              2921   1438  FALL       1
I__123/O                             Odrv4                        372              3293   1438  FALL       1
I__128/I                             LocalMux                       0              3293   1438  FALL       1
I__128/O                             LocalMux                     309              3602   1438  FALL       1
I__133/I                             InMux                          0              3602   1438  FALL       1
I__133/O                             InMux                        217              3819   1438  FALL       1
seg2.r_Hex_Value_4_LC_2_16_4/in0     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_4_LC_2_16_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_1_LC_1_16_6/lcout
Path End         : seg2.r_Hex_Value_5_LC_2_16_5/in3
Capture Clock    : seg2.r_Hex_Value_5_LC_2_16_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_1_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__123/I                             Odrv4                          0              2921   1438  FALL       1
I__123/O                             Odrv4                        372              3293   1438  FALL       1
I__128/I                             LocalMux                       0              3293   1438  FALL       1
I__128/O                             LocalMux                     309              3602   1438  FALL       1
I__134/I                             InMux                          0              3602   1438  FALL       1
I__134/O                             InMux                        217              3819   1438  FALL       1
seg2.r_Hex_Value_5_LC_2_16_5/in3     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_5_LC_2_16_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_0_LC_2_14_2/lcout
Path End         : uart_rx.r_State_2_LC_4_14_1/in0
Capture Clock    : uart_rx.r_State_2_LC_4_14_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_0_LC_2_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       8
I__236/I                           Odrv4                          0              2921   1438  FALL       1
I__236/O                           Odrv4                        372              3293   1438  FALL       1
I__239/I                           LocalMux                       0              3293   1438  FALL       1
I__239/O                           LocalMux                     309              3602   1438  FALL       1
I__247/I                           InMux                          0              3602   1438  FALL       1
I__247/O                           InMux                        217              3819   1438  FALL       1
uart_rx.r_State_2_LC_4_14_1/in0    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_2_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_4_LC_2_15_1/lcout
Path End         : seg1.r_Hex_Value_5_LC_1_13_2/in3
Capture Clock    : seg1.r_Hex_Value_5_LC_1_13_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_4_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__289/I                             Odrv4                          0              2921   1438  FALL       1
I__289/O                             Odrv4                        372              3293   1438  FALL       1
I__294/I                             LocalMux                       0              3293   1438  FALL       1
I__294/O                             LocalMux                     309              3602   1438  FALL       1
I__297/I                             InMux                          0              3602   1438  FALL       1
I__297/O                             InMux                        217              3819   1438  FALL       1
seg1.r_Hex_Value_5_LC_1_13_2/in3     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_5_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_4_LC_2_15_1/lcout
Path End         : seg1.r_Hex_Value_6_LC_1_13_7/in0
Capture Clock    : seg1.r_Hex_Value_6_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_4_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__289/I                             Odrv4                          0              2921   1438  FALL       1
I__289/O                             Odrv4                        372              3293   1438  FALL       1
I__294/I                             LocalMux                       0              3293   1438  FALL       1
I__294/O                             LocalMux                     309              3602   1438  FALL       1
I__298/I                             InMux                          0              3602   1438  FALL       1
I__298/O                             InMux                        217              3819   1438  FALL       1
seg1.r_Hex_Value_6_LC_1_13_7/in0     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_6_LC_1_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_7_LC_2_16_2/lcout
Path End         : seg1.r_Hex_Value_6_LC_1_13_7/in1
Capture Clock    : seg1.r_Hex_Value_6_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_7_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__302/I                             Odrv4                          0              2921   1438  FALL       1
I__302/O                             Odrv4                        372              3293   1438  FALL       1
I__305/I                             LocalMux                       0              3293   1438  FALL       1
I__305/O                             LocalMux                     309              3602   1438  FALL       1
I__310/I                             InMux                          0              3602   1438  FALL       1
I__310/O                             InMux                        217              3819   1438  FALL       1
seg1.r_Hex_Value_6_LC_1_13_7/in1     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_6_LC_1_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_7_LC_2_16_2/lcout
Path End         : seg1.r_Hex_Value_2_LC_4_16_1/in2
Capture Clock    : seg1.r_Hex_Value_2_LC_4_16_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_7_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__303/I                             Odrv4                          0              2921   1438  FALL       1
I__303/O                             Odrv4                        372              3293   1438  FALL       1
I__307/I                             LocalMux                       0              3293   1438  FALL       1
I__307/O                             LocalMux                     309              3602   1438  FALL       1
I__314/I                             InMux                          0              3602   1438  FALL       1
I__314/O                             InMux                        217              3819   1438  FALL       1
I__319/I                             CascadeMux                     0              3819   1438  FALL       1
I__319/O                             CascadeMux                     0              3819   1438  FALL       1
seg1.r_Hex_Value_2_LC_4_16_1/in2     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_2_LC_4_16_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_7_LC_2_16_2/lcout
Path End         : seg1.r_Hex_Value_0_LC_1_14_3/in2
Capture Clock    : seg1.r_Hex_Value_0_LC_1_14_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_7_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__302/I                             Odrv4                          0              2921   1438  FALL       1
I__302/O                             Odrv4                        372              3293   1438  FALL       1
I__306/I                             LocalMux                       0              3293   1438  FALL       1
I__306/O                             LocalMux                     309              3602   1438  FALL       1
I__312/I                             InMux                          0              3602   1438  FALL       1
I__312/O                             InMux                        217              3819   1438  FALL       1
I__318/I                             CascadeMux                     0              3819   1438  FALL       1
I__318/O                             CascadeMux                     0              3819   1438  FALL       1
seg1.r_Hex_Value_0_LC_1_14_3/in2     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_0_LC_1_14_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_7_LC_2_16_2/lcout
Path End         : seg1.r_Hex_Value_3_LC_4_16_0/in2
Capture Clock    : seg1.r_Hex_Value_3_LC_4_16_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_7_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__303/I                             Odrv4                          0              2921   1438  FALL       1
I__303/O                             Odrv4                        372              3293   1438  FALL       1
I__308/I                             LocalMux                       0              3293   1438  FALL       1
I__308/O                             LocalMux                     309              3602   1438  FALL       1
I__316/I                             InMux                          0              3602   1438  FALL       1
I__316/O                             InMux                        217              3819   1438  FALL       1
I__321/I                             CascadeMux                     0              3819   1438  FALL       1
I__321/O                             CascadeMux                     0              3819   1438  FALL       1
seg1.r_Hex_Value_3_LC_4_16_0/in2     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_3_LC_4_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_7_LC_2_16_2/lcout
Path End         : seg1.r_Hex_Value_5_LC_1_13_2/in2
Capture Clock    : seg1.r_Hex_Value_5_LC_1_13_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_7_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__302/I                             Odrv4                          0              2921   1438  FALL       1
I__302/O                             Odrv4                        372              3293   1438  FALL       1
I__305/I                             LocalMux                       0              3293   1438  FALL       1
I__305/O                             LocalMux                     309              3602   1438  FALL       1
I__311/I                             InMux                          0              3602   1438  FALL       1
I__311/O                             InMux                        217              3819   1438  FALL       1
I__317/I                             CascadeMux                     0              3819   1438  FALL       1
I__317/O                             CascadeMux                     0              3819   1438  FALL       1
seg1.r_Hex_Value_5_LC_1_13_2/in2     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_5_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_7_LC_2_16_2/lcout
Path End         : seg1.r_Hex_Value_1_LC_1_14_6/in3
Capture Clock    : seg1.r_Hex_Value_1_LC_1_14_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_7_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__302/I                             Odrv4                          0              2921   1438  FALL       1
I__302/O                             Odrv4                        372              3293   1438  FALL       1
I__306/I                             LocalMux                       0              3293   1438  FALL       1
I__306/O                             LocalMux                     309              3602   1438  FALL       1
I__313/I                             InMux                          0              3602   1438  FALL       1
I__313/O                             InMux                        217              3819   1438  FALL       1
seg1.r_Hex_Value_1_LC_1_14_6/in3     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_1_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_7_LC_2_16_2/lcout
Path End         : seg1.r_Hex_Value_4_LC_4_16_3/in2
Capture Clock    : seg1.r_Hex_Value_4_LC_4_16_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_7_LC_2_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__303/I                             Odrv4                          0              2921   1438  FALL       1
I__303/O                             Odrv4                        372              3293   1438  FALL       1
I__307/I                             LocalMux                       0              3293   1438  FALL       1
I__307/O                             LocalMux                     309              3602   1438  FALL       1
I__315/I                             InMux                          0              3602   1438  FALL       1
I__315/O                             InMux                        217              3819   1438  FALL       1
I__320/I                             CascadeMux                     0              3819   1438  FALL       1
I__320/O                             CascadeMux                     0              3819   1438  FALL       1
seg1.r_Hex_Value_4_LC_4_16_3/in2     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_4_LC_4_16_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_5_LC_1_16_4/lcout
Path End         : seg1.r_Hex_Value_0_LC_1_14_3/in1
Capture Clock    : seg1.r_Hex_Value_0_LC_1_14_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_5_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__322/I                             Odrv4                          0              2921   1438  FALL       1
I__322/O                             Odrv4                        372              3293   1438  FALL       1
I__325/I                             LocalMux                       0              3293   1438  FALL       1
I__325/O                             LocalMux                     309              3602   1438  FALL       1
I__330/I                             InMux                          0              3602   1438  FALL       1
I__330/O                             InMux                        217              3819   1438  FALL       1
seg1.r_Hex_Value_0_LC_1_14_3/in1     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_0_LC_1_14_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_5_LC_1_16_4/lcout
Path End         : seg1.r_Hex_Value_2_LC_4_16_1/in1
Capture Clock    : seg1.r_Hex_Value_2_LC_4_16_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_5_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__323/I                             Odrv4                          0              2921   1438  FALL       1
I__323/O                             Odrv4                        372              3293   1438  FALL       1
I__327/I                             LocalMux                       0              3293   1438  FALL       1
I__327/O                             LocalMux                     309              3602   1438  FALL       1
I__334/I                             InMux                          0              3602   1438  FALL       1
I__334/O                             InMux                        217              3819   1438  FALL       1
seg1.r_Hex_Value_2_LC_4_16_1/in1     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_2_LC_4_16_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_5_LC_1_16_4/lcout
Path End         : seg1.r_Hex_Value_5_LC_1_13_2/in1
Capture Clock    : seg1.r_Hex_Value_5_LC_1_13_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_5_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__322/I                             Odrv4                          0              2921   1438  FALL       1
I__322/O                             Odrv4                        372              3293   1438  FALL       1
I__326/I                             LocalMux                       0              3293   1438  FALL       1
I__326/O                             LocalMux                     309              3602   1438  FALL       1
I__332/I                             InMux                          0              3602   1438  FALL       1
I__332/O                             InMux                        217              3819   1438  FALL       1
seg1.r_Hex_Value_5_LC_1_13_2/in1     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_5_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_5_LC_1_16_4/lcout
Path End         : seg1.r_Hex_Value_3_LC_4_16_0/in3
Capture Clock    : seg1.r_Hex_Value_3_LC_4_16_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_5_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__323/I                             Odrv4                          0              2921   1438  FALL       1
I__323/O                             Odrv4                        372              3293   1438  FALL       1
I__328/I                             LocalMux                       0              3293   1438  FALL       1
I__328/O                             LocalMux                     309              3602   1438  FALL       1
I__336/I                             InMux                          0              3602   1438  FALL       1
I__336/O                             InMux                        217              3819   1438  FALL       1
seg1.r_Hex_Value_3_LC_4_16_0/in3     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_3_LC_4_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_5_LC_1_16_4/lcout
Path End         : seg1.r_Hex_Value_1_LC_1_14_6/in2
Capture Clock    : seg1.r_Hex_Value_1_LC_1_14_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_5_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__322/I                             Odrv4                          0              2921   1438  FALL       1
I__322/O                             Odrv4                        372              3293   1438  FALL       1
I__325/I                             LocalMux                       0              3293   1438  FALL       1
I__325/O                             LocalMux                     309              3602   1438  FALL       1
I__331/I                             InMux                          0              3602   1438  FALL       1
I__331/O                             InMux                        217              3819   1438  FALL       1
I__337/I                             CascadeMux                     0              3819   1438  FALL       1
I__337/O                             CascadeMux                     0              3819   1438  FALL       1
seg1.r_Hex_Value_1_LC_1_14_6/in2     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_1_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_5_LC_1_16_4/lcout
Path End         : seg1.r_Hex_Value_6_LC_1_13_7/in2
Capture Clock    : seg1.r_Hex_Value_6_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_5_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__322/I                             Odrv4                          0              2921   1438  FALL       1
I__322/O                             Odrv4                        372              3293   1438  FALL       1
I__326/I                             LocalMux                       0              3293   1438  FALL       1
I__326/O                             LocalMux                     309              3602   1438  FALL       1
I__333/I                             InMux                          0              3602   1438  FALL       1
I__333/O                             InMux                        217              3819   1438  FALL       1
I__338/I                             CascadeMux                     0              3819   1438  FALL       1
I__338/O                             CascadeMux                     0              3819   1438  FALL       1
seg1.r_Hex_Value_6_LC_1_13_7/in2     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_6_LC_1_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_5_LC_1_16_4/lcout
Path End         : seg1.r_Hex_Value_4_LC_4_16_3/in1
Capture Clock    : seg1.r_Hex_Value_4_LC_4_16_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_5_LC_1_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__323/I                             Odrv4                          0              2921   1438  FALL       1
I__323/O                             Odrv4                        372              3293   1438  FALL       1
I__327/I                             LocalMux                       0              3293   1438  FALL       1
I__327/O                             LocalMux                     309              3602   1438  FALL       1
I__335/I                             InMux                          0              3602   1438  FALL       1
I__335/O                             InMux                        217              3819   1438  FALL       1
seg1.r_Hex_Value_4_LC_4_16_3/in1     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_4_LC_4_16_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_6_LC_1_15_1/lcout
Path End         : seg1.r_Hex_Value_5_LC_1_13_2/in0
Capture Clock    : seg1.r_Hex_Value_5_LC_1_13_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_6_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__340/I                             Odrv4                          0              2921   1438  FALL       1
I__340/O                             Odrv4                        372              3293   1438  FALL       1
I__344/I                             LocalMux                       0              3293   1438  FALL       1
I__344/O                             LocalMux                     309              3602   1438  FALL       1
I__347/I                             InMux                          0              3602   1438  FALL       1
I__347/O                             InMux                        217              3819   1438  FALL       1
seg1.r_Hex_Value_5_LC_1_13_2/in0     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_5_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_6_LC_1_15_1/lcout
Path End         : seg1.r_Hex_Value_6_LC_1_13_7/in3
Capture Clock    : seg1.r_Hex_Value_6_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_6_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__340/I                             Odrv4                          0              2921   1438  FALL       1
I__340/O                             Odrv4                        372              3293   1438  FALL       1
I__344/I                             LocalMux                       0              3293   1438  FALL       1
I__344/O                             LocalMux                     309              3602   1438  FALL       1
I__348/I                             InMux                          0              3602   1438  FALL       1
I__348/O                             InMux                        217              3819   1438  FALL       1
seg1.r_Hex_Value_6_LC_1_13_7/in3     LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_6_LC_1_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_6_LC_5_15_6/lcout
Path End         : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/in3
Capture Clock    : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__532/I                                         LocalMux                       0              2921   1066  FALL       1
I__532/O                                         LocalMux                     309              3230   1066  FALL       1
I__537/I                                         InMux                          0              3230   1066  FALL       1
I__537/O                                         InMux                        217              3447   1066  FALL       1
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       1
I__527/I                                         InMux                          0              3693   1529  FALL       1
I__527/O                                         InMux                        217              3910   1529  FALL       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_5_LC_5_15_5/lcout
Path End         : uart_rx.r_Data_Clock_Count_6_LC_5_15_6/in3
Capture Clock    : uart_rx.r_Data_Clock_Count_6_LC_5_15_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__541/I                                         LocalMux                       0              2921   1066  FALL       1
I__541/O                                         LocalMux                     309              3230   1066  FALL       1
I__546/I                                         InMux                          0              3230   1066  FALL       1
I__546/O                                         InMux                        217              3447   1066  FALL       1
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__528/I                                         InMux                          0              3693   1529  FALL       1
I__528/O                                         InMux                        217              3910   1529  FALL       1
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_4_LC_5_15_4/lcout
Path End         : uart_rx.r_Data_Clock_Count_5_LC_5_15_5/in3
Capture Clock    : uart_rx.r_Data_Clock_Count_5_LC_5_15_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__551/I                                         LocalMux                       0              2921   1066  FALL       1
I__551/O                                         LocalMux                     309              3230   1066  FALL       1
I__554/I                                         InMux                          0              3230   1066  FALL       1
I__554/O                                         InMux                        217              3447   1066  FALL       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__538/I                                         InMux                          0              3693   1529  FALL       1
I__538/O                                         InMux                        217              3910   1529  FALL       1
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_Data_Clock_Count_4_LC_5_15_4/in3
Capture Clock    : uart_rx.r_Data_Clock_Count_4_LC_5_15_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__558/I                                         LocalMux                       0              2921   1066  FALL       1
I__558/O                                         LocalMux                     309              3230   1066  FALL       1
I__561/I                                         InMux                          0              3230   1066  FALL       1
I__561/O                                         InMux                        217              3447   1066  FALL       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__548/I                                         InMux                          0              3693   1529  FALL       1
I__548/O                                         InMux                        217              3910   1529  FALL       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_2_LC_5_15_2/lcout
Path End         : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/in3
Capture Clock    : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__564/I                                         LocalMux                       0              2921   1066  FALL       1
I__564/O                                         LocalMux                     309              3230   1066  FALL       1
I__566/I                                         InMux                          0              3230   1066  FALL       1
I__566/O                                         InMux                        217              3447   1066  FALL       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__555/I                                         InMux                          0              3693   1529  FALL       1
I__555/O                                         InMux                        217              3910   1529  FALL       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_1_LC_5_15_1/lcout
Path End         : uart_rx.r_Data_Clock_Count_2_LC_5_15_2/in3
Capture Clock    : uart_rx.r_Data_Clock_Count_2_LC_5_15_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__568/I                                         LocalMux                       0              2921   1066  FALL       1
I__568/O                                         LocalMux                     309              3230   1066  FALL       1
I__569/I                                         InMux                          0              3230   1066  FALL       1
I__569/O                                         InMux                        217              3447   1066  FALL       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__562/I                                         InMux                          0              3693   1529  FALL       1
I__562/O                                         InMux                        217              3910   1529  FALL       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_0_LC_5_15_0/lcout
Path End         : uart_rx.r_Data_Clock_Count_1_LC_5_15_1/in3
Capture Clock    : uart_rx.r_Data_Clock_Count_1_LC_5_15_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__363/I                                         LocalMux                       0              2921   1066  FALL       1
I__363/O                                         LocalMux                     309              3230   1066  FALL       1
I__364/I                                         InMux                          0              3230   1066  FALL       1
I__364/O                                         InMux                        217              3447   1066  FALL       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__567/I                                         InMux                          0              3693   1529  FALL       1
I__567/O                                         InMux                        217              3910   1529  FALL       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_4_LC_2_15_1/lcout
Path End         : seg1.r_Hex_Value_2_LC_4_16_1/in3
Capture Clock    : seg1.r_Hex_Value_2_LC_4_16_1/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_4_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__288/I                             Odrv4                          0              2921   1634  FALL       1
I__288/O                             Odrv4                        372              3293   1634  FALL       1
I__293/I                             Span4Mux_s1_v                  0              3293   1634  FALL       1
I__293/O                             Span4Mux_s1_v                196              3489   1634  FALL       1
I__296/I                             LocalMux                       0              3489   1634  FALL       1
I__296/O                             LocalMux                     309              3798   1634  FALL       1
I__299/I                             InMux                          0              3798   1634  FALL       1
I__299/O                             InMux                        217              4015   1634  FALL       1
seg1.r_Hex_Value_2_LC_4_16_1/in3     LogicCell40_SEQ_MODE_1000      0              4015   1634  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_2_LC_4_16_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_4_LC_2_15_1/lcout
Path End         : seg1.r_Hex_Value_3_LC_4_16_0/in0
Capture Clock    : seg1.r_Hex_Value_3_LC_4_16_0/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_4_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__288/I                             Odrv4                          0              2921   1634  FALL       1
I__288/O                             Odrv4                        372              3293   1634  FALL       1
I__293/I                             Span4Mux_s1_v                  0              3293   1634  FALL       1
I__293/O                             Span4Mux_s1_v                196              3489   1634  FALL       1
I__296/I                             LocalMux                       0              3489   1634  FALL       1
I__296/O                             LocalMux                     309              3798   1634  FALL       1
I__300/I                             InMux                          0              3798   1634  FALL       1
I__300/O                             InMux                        217              4015   1634  FALL       1
seg1.r_Hex_Value_3_LC_4_16_0/in0     LogicCell40_SEQ_MODE_1000      0              4015   1634  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_3_LC_4_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_4_LC_2_15_1/lcout
Path End         : seg1.r_Hex_Value_4_LC_4_16_3/in3
Capture Clock    : seg1.r_Hex_Value_4_LC_4_16_3/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_4_LC_2_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__288/I                             Odrv4                          0              2921   1634  FALL       1
I__288/O                             Odrv4                        372              3293   1634  FALL       1
I__293/I                             Span4Mux_s1_v                  0              3293   1634  FALL       1
I__293/O                             Span4Mux_s1_v                196              3489   1634  FALL       1
I__296/I                             LocalMux                       0              3489   1634  FALL       1
I__296/O                             LocalMux                     309              3798   1634  FALL       1
I__301/I                             InMux                          0              3798   1634  FALL       1
I__301/O                             InMux                        217              4015   1634  FALL       1
seg1.r_Hex_Value_4_LC_4_16_3/in3     LogicCell40_SEQ_MODE_1000      0              4015   1634  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_4_LC_4_16_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_2_LC_4_14_1/lcout
Path End         : uart_rx.r_Bit_Index_0_LC_4_16_7/in2
Capture Clock    : uart_rx.r_Bit_Index_0_LC_4_16_7/clk
Hold Constraint  : 0p
Path slack       : 1747p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1207
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_2_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_2_LC_4_14_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1389  FALL       8
I__385/I                                      Odrv4                          0              2921   1746  FALL       1
I__385/O                                      Odrv4                        372              3293   1746  FALL       1
I__393/I                                      LocalMux                       0              3293   1746  FALL       1
I__393/O                                      LocalMux                     309              3602   1746  FALL       1
I__396/I                                      InMux                          0              3602   1746  FALL       1
I__396/O                                      InMux                        217              3819   1746  FALL       1
I__399/I                                      CascadeMux                     0              3819   1746  FALL       1
I__399/O                                      CascadeMux                     0              3819   1746  FALL       1
uart_rx.r_State_RNI0LVB3_0_0_LC_4_16_6/in2    LogicCell40_SEQ_MODE_0000      0              3819   1746  FALL       1
uart_rx.r_State_RNI0LVB3_0_0_LC_4_16_6/ltout  LogicCell40_SEQ_MODE_0000    309              4128   1746  RISE       1
I__498/I                                      CascadeMux                     0              4128   1746  RISE       1
I__498/O                                      CascadeMux                     0              4128   1746  RISE       1
uart_rx.r_Bit_Index_0_LC_4_16_7/in2           LogicCell40_SEQ_MODE_1000      0              4128   1746  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_0_LC_4_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_6_LC_1_15_1/lcout
Path End         : seg1.r_Hex_Value_2_LC_4_16_1/in0
Capture Clock    : seg1.r_Hex_Value_2_LC_4_16_1/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_6_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__340/I                             Odrv4                          0              2921   1438  FALL       1
I__340/O                             Odrv4                        372              3293   1438  FALL       1
I__345/I                             Span4Mux_h                     0              3293   1753  FALL       1
I__345/O                             Span4Mux_h                   316              3609   1753  FALL       1
I__349/I                             LocalMux                       0              3609   1753  FALL       1
I__349/O                             LocalMux                     309              3917   1753  FALL       1
I__350/I                             InMux                          0              3917   1753  FALL       1
I__350/O                             InMux                        217              4135   1753  FALL       1
seg1.r_Hex_Value_2_LC_4_16_1/in0     LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_2_LC_4_16_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_6_LC_1_15_1/lcout
Path End         : seg1.r_Hex_Value_3_LC_4_16_0/in1
Capture Clock    : seg1.r_Hex_Value_3_LC_4_16_0/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_6_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__340/I                             Odrv4                          0              2921   1438  FALL       1
I__340/O                             Odrv4                        372              3293   1438  FALL       1
I__345/I                             Span4Mux_h                     0              3293   1753  FALL       1
I__345/O                             Span4Mux_h                   316              3609   1753  FALL       1
I__349/I                             LocalMux                       0              3609   1753  FALL       1
I__349/O                             LocalMux                     309              3917   1753  FALL       1
I__351/I                             InMux                          0              3917   1753  FALL       1
I__351/O                             InMux                        217              4135   1753  FALL       1
seg1.r_Hex_Value_3_LC_4_16_0/in1     LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_3_LC_4_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_6_LC_1_15_1/lcout
Path End         : seg1.r_Hex_Value_4_LC_4_16_3/in0
Capture Clock    : seg1.r_Hex_Value_4_LC_4_16_3/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_6_LC_1_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__340/I                             Odrv4                          0              2921   1438  FALL       1
I__340/O                             Odrv4                        372              3293   1438  FALL       1
I__345/I                             Span4Mux_h                     0              3293   1753  FALL       1
I__345/O                             Span4Mux_h                   316              3609   1753  FALL       1
I__349/I                             LocalMux                       0              3609   1753  FALL       1
I__349/O                             LocalMux                     309              3917   1753  FALL       1
I__352/I                             InMux                          0              3917   1753  FALL       1
I__352/O                             InMux                        217              4135   1753  FALL       1
seg1.r_Hex_Value_4_LC_4_16_3/in0     LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_4_LC_4_16_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_2_LC_4_15_1/lcout
Path End         : uart_rx.r_RX_Byte_4_LC_2_15_1/in2
Capture Clock    : uart_rx.r_RX_Byte_4_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 1761p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__513/I                                            ClkMux                         0              2073  RISE       1
I__513/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_2_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_2_LC_4_15_1/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__269/I                                   Odrv4                          0              2921   1760  FALL       1
I__269/O                                   Odrv4                        372              3293   1760  FALL       1
I__272/I                                   LocalMux                       0              3293   1760  FALL       1
I__272/O                                   LocalMux                     309              3602   1760  FALL       1
I__278/I                                   InMux                          0              3602   1760  FALL       1
I__278/O                                   InMux                        217              3819   1760  FALL       1
uart_rx.r_RX_Byte_RNO_0_4_LC_2_15_0/in1    LogicCell40_SEQ_MODE_0000      0              3819   1760  FALL       1
uart_rx.r_RX_Byte_RNO_0_4_LC_2_15_0/ltout  LogicCell40_SEQ_MODE_0000    323              4142   1760  RISE       1
I__114/I                                   CascadeMux                     0              4142   1760  RISE       1
I__114/O                                   CascadeMux                     0              4142   1760  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/in2          LogicCell40_SEQ_MODE_1000      0              4142   1760  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_2_LC_4_15_1/lcout
Path End         : uart_rx.r_RX_Byte_6_LC_1_15_1/in2
Capture Clock    : uart_rx.r_RX_Byte_6_LC_1_15_1/clk
Hold Constraint  : 0p
Path slack       : 1873p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__513/I                                            ClkMux                         0              2073  RISE       1
I__513/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_2_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_2_LC_4_15_1/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__269/I                                   Odrv4                          0              2921   1760  FALL       1
I__269/O                                   Odrv4                        372              3293   1760  FALL       1
I__273/I                                   Span4Mux_s1_h                  0              3293   1873  FALL       1
I__273/O                                   Span4Mux_s1_h                168              3461   1873  FALL       1
I__279/I                                   LocalMux                       0              3461   1873  FALL       1
I__279/O                                   LocalMux                     309              3770   1873  FALL       1
I__282/I                                   InMux                          0              3770   1873  FALL       1
I__282/O                                   InMux                        217              3987   1873  FALL       1
uart_rx.r_RX_Byte_RNO_0_6_LC_1_15_0/in3    LogicCell40_SEQ_MODE_0000      0              3987   1873  FALL       1
uart_rx.r_RX_Byte_RNO_0_6_LC_1_15_0/ltout  LogicCell40_SEQ_MODE_0000    267              4254   1873  RISE       1
I__87/I                                    CascadeMux                     0              4254   1873  RISE       1
I__87/O                                    CascadeMux                     0              4254   1873  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/in2          LogicCell40_SEQ_MODE_1000      0              4254   1873  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_1_LC_4_14_4/lcout
Path End         : uart_rx.r_State_1_LC_4_14_4/in0
Capture Clock    : uart_rx.r_State_1_LC_4_14_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_1_LC_4_14_4/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL      11
I__413/I                                   LocalMux                       0              2921   1333  FALL       1
I__413/O                                   LocalMux                     309              3230   1333  FALL       1
I__419/I                                   InMux                          0              3230   1333  FALL       1
I__419/O                                   InMux                        217              3447   1333  FALL       1
uart_rx.r_State_RNIT79T_2_LC_4_14_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.r_State_RNIT79T_2_LC_4_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__226/I                                   LocalMux                       0              3735   1880  FALL       1
I__226/O                                   LocalMux                     309              4044   1880  FALL       1
I__228/I                                   InMux                          0              4044   1880  FALL       1
I__228/O                                   InMux                        217              4261   1880  FALL       1
uart_rx.r_State_1_LC_4_14_4/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_0_LC_2_14_2/lcout
Path End         : uart_rx.r_RX_Byte_3_LC_2_15_3/in3
Capture Clock    : uart_rx.r_RX_Byte_3_LC_2_15_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_0_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       8
I__237/I                                      LocalMux                       0              2921   1333  FALL       1
I__237/O                                      LocalMux                     309              3230   1333  FALL       1
I__241/I                                      InMux                          0              3230   1333  FALL       1
I__241/O                                      InMux                        217              3447   1333  FALL       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       7
I__193/I                                      LocalMux                       0              3735   1880  FALL       1
I__193/O                                      LocalMux                     309              4044   1880  FALL       1
I__197/I                                      InMux                          0              4044   1880  FALL       1
I__197/O                                      InMux                        217              4261   1880  FALL       1
uart_rx.r_RX_Byte_3_LC_2_15_3/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_3_LC_2_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_0_LC_2_14_2/lcout
Path End         : uart_rx.r_RX_Byte_0_LC_1_15_3/in3
Capture Clock    : uart_rx.r_RX_Byte_0_LC_1_15_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_0_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       8
I__237/I                                      LocalMux                       0              2921   1333  FALL       1
I__237/O                                      LocalMux                     309              3230   1333  FALL       1
I__241/I                                      InMux                          0              3230   1333  FALL       1
I__241/O                                      InMux                        217              3447   1333  FALL       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       7
I__194/I                                      LocalMux                       0              3735   1880  FALL       1
I__194/O                                      LocalMux                     309              4044   1880  FALL       1
I__199/I                                      InMux                          0              4044   1880  FALL       1
I__199/O                                      InMux                        217              4261   1880  FALL       1
uart_rx.r_RX_Byte_0_LC_1_15_3/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_0_LC_1_15_3/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_0_LC_2_14_2/lcout
Path End         : uart_rx.r_RX_Byte_1_LC_1_16_6/in3
Capture Clock    : uart_rx.r_RX_Byte_1_LC_1_16_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_0_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       8
I__237/I                                      LocalMux                       0              2921   1333  FALL       1
I__237/O                                      LocalMux                     309              3230   1333  FALL       1
I__241/I                                      InMux                          0              3230   1333  FALL       1
I__241/O                                      InMux                        217              3447   1333  FALL       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       7
I__195/I                                      LocalMux                       0              3735   1880  FALL       1
I__195/O                                      LocalMux                     309              4044   1880  FALL       1
I__201/I                                      InMux                          0              4044   1880  FALL       1
I__201/O                                      InMux                        217              4261   1880  FALL       1
uart_rx.r_RX_Byte_1_LC_1_16_6/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_1_LC_1_16_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_0_LC_2_14_2/lcout
Path End         : uart_rx.r_RX_Byte_7_LC_2_16_2/in3
Capture Clock    : uart_rx.r_RX_Byte_7_LC_2_16_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_0_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       8
I__237/I                                      LocalMux                       0              2921   1333  FALL       1
I__237/O                                      LocalMux                     309              3230   1333  FALL       1
I__241/I                                      InMux                          0              3230   1333  FALL       1
I__241/O                                      InMux                        217              3447   1333  FALL       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       7
I__196/I                                      LocalMux                       0              3735   1880  FALL       1
I__196/O                                      LocalMux                     309              4044   1880  FALL       1
I__203/I                                      InMux                          0              4044   1880  FALL       1
I__203/O                                      InMux                        217              4261   1880  FALL       1
uart_rx.r_RX_Byte_7_LC_2_16_2/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_0_LC_2_14_2/lcout
Path End         : uart_rx.r_RX_Byte_4_LC_2_15_1/in3
Capture Clock    : uart_rx.r_RX_Byte_4_LC_2_15_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_0_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       8
I__237/I                                      LocalMux                       0              2921   1333  FALL       1
I__237/O                                      LocalMux                     309              3230   1333  FALL       1
I__241/I                                      InMux                          0              3230   1333  FALL       1
I__241/O                                      InMux                        217              3447   1333  FALL       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       7
I__193/I                                      LocalMux                       0              3735   1880  FALL       1
I__193/O                                      LocalMux                     309              4044   1880  FALL       1
I__198/I                                      InMux                          0              4044   1880  FALL       1
I__198/O                                      InMux                        217              4261   1880  FALL       1
uart_rx.r_RX_Byte_4_LC_2_15_1/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_0_LC_2_14_2/lcout
Path End         : uart_rx.r_RX_Byte_6_LC_1_15_1/in3
Capture Clock    : uart_rx.r_RX_Byte_6_LC_1_15_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_0_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       8
I__237/I                                      LocalMux                       0              2921   1333  FALL       1
I__237/O                                      LocalMux                     309              3230   1333  FALL       1
I__241/I                                      InMux                          0              3230   1333  FALL       1
I__241/O                                      InMux                        217              3447   1333  FALL       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       7
I__194/I                                      LocalMux                       0              3735   1880  FALL       1
I__194/O                                      LocalMux                     309              4044   1880  FALL       1
I__200/I                                      InMux                          0              4044   1880  FALL       1
I__200/O                                      InMux                        217              4261   1880  FALL       1
uart_rx.r_RX_Byte_6_LC_1_15_1/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_0_LC_2_14_2/lcout
Path End         : uart_rx.r_RX_Byte_5_LC_1_16_4/in3
Capture Clock    : uart_rx.r_RX_Byte_5_LC_1_16_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_0_LC_2_14_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       8
I__237/I                                      LocalMux                       0              2921   1333  FALL       1
I__237/O                                      LocalMux                     309              3230   1333  FALL       1
I__241/I                                      InMux                          0              3230   1333  FALL       1
I__241/O                                      InMux                        217              3447   1333  FALL       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uart_rx.r_State_RNI0LVB3_1_0_LC_2_15_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       7
I__195/I                                      LocalMux                       0              3735   1880  FALL       1
I__195/O                                      LocalMux                     309              4044   1880  FALL       1
I__202/I                                      InMux                          0              4044   1880  FALL       1
I__202/O                                      InMux                        217              4261   1880  FALL       1
uart_rx.r_RX_Byte_5_LC_1_16_4/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_0_LC_2_14_2/lcout
Path End         : uart_rx.r_State_0_LC_2_14_2/in1
Capture Clock    : uart_rx.r_State_0_LC_2_14_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_0_LC_2_14_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       8
I__238/I                                 LocalMux                       0              2921   1431  FALL       1
I__238/O                                 LocalMux                     309              3230   1431  FALL       1
I__242/I                                 InMux                          0              3230   1880  FALL       1
I__242/O                                 InMux                        217              3447   1880  FALL       1
uart_rx.r_State_RNO_1_0_LC_2_14_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.r_State_RNO_1_0_LC_2_14_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__115/I                                 LocalMux                       0              3735   1880  FALL       1
I__115/O                                 LocalMux                     309              4044   1880  FALL       1
I__116/I                                 InMux                          0              4044   1880  FALL       1
I__116/O                                 InMux                        217              4261   1880  FALL       1
uart_rx.r_State_0_LC_2_14_2/in1          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_2_LC_4_14_1/lcout
Path End         : uart_rx.r_Bit_Index_2_LC_4_15_1/in1
Capture Clock    : uart_rx.r_Bit_Index_2_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_2_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_2_LC_4_14_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1389  FALL       8
I__384/I                                    LocalMux                       0              2921   1880  FALL       1
I__384/O                                    LocalMux                     309              3230   1880  FALL       1
I__391/I                                    InMux                          0              3230   1880  FALL       1
I__391/O                                    InMux                        217              3447   1880  FALL       1
uart_rx.r_State_RNIAQTB1_0_LC_4_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.r_State_RNIAQTB1_0_LC_4_14_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__437/I                                    LocalMux                       0              3735   1880  FALL       1
I__437/O                                    LocalMux                     309              4044   1880  FALL       1
I__441/I                                    InMux                          0              4044   1880  FALL       1
I__441/O                                    InMux                        217              4261   1880  FALL       1
uart_rx.r_Bit_Index_2_LC_4_15_1/in1         LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__513/I                                            ClkMux                         0              2073  RISE       1
I__513/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_2_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout
Path End         : uart_rx.r_State_1_LC_4_14_4/in1
Capture Clock    : uart_rx.r_State_1_LC_4_14_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       6
I__516/I                                               LocalMux                       0              2921   1880  FALL       1
I__516/O                                               LocalMux                     309              3230   1880  FALL       1
I__522/I                                               InMux                          0              3230   1880  FALL       1
I__522/O                                               InMux                        217              3447   1880  FALL       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.r_Data_Clock_Count_RNIKSU42_7_LC_5_14_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__485/I                                               LocalMux                       0              3735   1880  FALL       1
I__485/O                                               LocalMux                     309              4044   1880  FALL       1
I__486/I                                               InMux                          0              4044   1880  FALL       1
I__486/O                                               InMux                        217              4261   1880  FALL       1
uart_rx.r_State_1_LC_4_14_4/in1                        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout
Path End         : uart_rx.r_State_2_LC_4_14_1/in3
Capture Clock    : uart_rx.r_State_2_LC_4_14_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__557/I                                               LocalMux                       0              2921   1880  FALL       1
I__557/O                                               LocalMux                     309              3230   1880  FALL       1
I__560/I                                               InMux                          0              3230   1880  FALL       1
I__560/O                                               InMux                        217              3447   1880  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.r_Data_Clock_Count_RNIMQ102_3_LC_4_15_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       5
I__403/I                                               LocalMux                       0              3735   1880  FALL       1
I__403/O                                               LocalMux                     309              4044   1880  FALL       1
I__408/I                                               InMux                          0              4044   1880  FALL       1
I__408/O                                               InMux                        217              4261   1880  FALL       1
uart_rx.r_State_2_LC_4_14_1/in3                        LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_2_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_1_LC_4_14_4/lcout
Path End         : uart_rx.r_State_1_LC_4_14_4/in3
Capture Clock    : uart_rx.r_State_1_LC_4_14_4/clk
Hold Constraint  : 0p
Path slack       : 1943p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_1_LC_4_14_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL      11
I__413/I                                    LocalMux                       0              2921   1333  FALL       1
I__413/O                                    LocalMux                     309              3230   1333  FALL       1
I__422/I                                    InMux                          0              3230   1943  FALL       1
I__422/O                                    InMux                        217              3447   1943  FALL       1
I__430/I                                    CascadeMux                     0              3447   1943  FALL       1
I__430/O                                    CascadeMux                     0              3447   1943  FALL       1
uart_rx.r_State_RNI0LVB3_0_LC_4_14_5/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
uart_rx.r_State_RNI0LVB3_0_LC_4_14_5/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       2
I__219/I                                    LocalMux                       0              3798   1943  FALL       1
I__219/O                                    LocalMux                     309              4107   1943  FALL       1
I__221/I                                    InMux                          0              4107   1943  FALL       1
I__221/O                                    InMux                        217              4324   1943  FALL       1
uart_rx.r_State_1_LC_4_14_4/in3             LogicCell40_SEQ_MODE_1000      0              4324   1943  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_2_LC_4_15_1/lcout
Path End         : uart_rx.r_RX_Byte_5_LC_1_16_4/in2
Capture Clock    : uart_rx.r_RX_Byte_5_LC_1_16_4/clk
Hold Constraint  : 0p
Path slack       : 1957p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__513/I                                            ClkMux                         0              2073  RISE       1
I__513/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_2_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_2_LC_4_15_1/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__269/I                                   Odrv4                          0              2921   1760  FALL       1
I__269/O                                   Odrv4                        372              3293   1760  FALL       1
I__274/I                                   Span4Mux_s1_v                  0              3293   1957  FALL       1
I__274/O                                   Span4Mux_s1_v                196              3489   1957  FALL       1
I__280/I                                   LocalMux                       0              3489   1957  FALL       1
I__280/O                                   LocalMux                     309              3798   1957  FALL       1
I__284/I                                   InMux                          0              3798   1957  FALL       1
I__284/O                                   InMux                        217              4015   1957  FALL       1
uart_rx.r_RX_Byte_RNO_0_5_LC_1_16_3/in1    LogicCell40_SEQ_MODE_0000      0              4015   1957  FALL       1
uart_rx.r_RX_Byte_RNO_0_5_LC_1_16_3/ltout  LogicCell40_SEQ_MODE_0000    323              4338   1957  RISE       1
I__98/I                                    CascadeMux                     0              4338   1957  RISE       1
I__98/O                                    CascadeMux                     0              4338   1957  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/in2          LogicCell40_SEQ_MODE_1000      0              4338   1957  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_RX_Byte_2_LC_2_15_6/lcout
Path End         : uart_rx.r_RX_Byte_2_LC_2_15_6/in3
Capture Clock    : uart_rx.r_RX_Byte_2_LC_2_15_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_RX_Byte_2_LC_2_15_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__166/I                                   LocalMux                       0              2921   1066  FALL       1
I__166/O                                   LocalMux                     309              3230   1066  FALL       1
I__170/I                                   InMux                          0              3230   1971  FALL       1
I__170/O                                   InMux                        217              3447   1971  FALL       1
uart_rx.r_RX_Byte_RNO_0_2_LC_2_15_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uart_rx.r_RX_Byte_RNO_0_2_LC_2_15_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__110/I                                   LocalMux                       0              3826   1971  FALL       1
I__110/O                                   LocalMux                     309              4135   1971  FALL       1
I__111/I                                   InMux                          0              4135   1971  FALL       1
I__111/O                                   InMux                        217              4352   1971  FALL       1
uart_rx.r_RX_Byte_2_LC_2_15_6/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_2_LC_2_15_6/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_1_LC_4_14_4/lcout
Path End         : uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in2
Capture Clock    : uart_rx.r_Data_Clock_Count_0_LC_5_15_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_1_LC_4_14_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL      11
I__415/I                                    LocalMux                       0              2921   1971  FALL       1
I__415/O                                    LocalMux                     309              3230   1971  FALL       1
I__425/I                                    InMux                          0              3230   1971  FALL       1
I__425/O                                    InMux                        217              3447   1971  FALL       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       2
I__365/I                                    LocalMux                       0              3826   1971  FALL       1
I__365/O                                    LocalMux                     309              4135   1971  FALL       1
I__367/I                                    InMux                          0              4135   1971  FALL       1
I__367/O                                    InMux                        217              4352   1971  FALL       1
I__369/I                                    CascadeMux                     0              4352   1971  FALL       1
I__369/O                                    CascadeMux                     0              4352   1971  FALL       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in2  LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_1_LC_4_14_4/lcout
Path End         : uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in3
Capture Clock    : uart_rx.r_Data_Clock_Count_0_LC_5_15_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_1_LC_4_14_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL      11
I__415/I                                    LocalMux                       0              2921   1971  FALL       1
I__415/O                                    LocalMux                     309              3230   1971  FALL       1
I__425/I                                    InMux                          0              3230   1971  FALL       1
I__425/O                                    InMux                        217              3447   1971  FALL       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uart_rx.r_State_RNI4P6A5_2_LC_4_15_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       2
I__366/I                                    LocalMux                       0              3826   1971  FALL       1
I__366/O                                    LocalMux                     309              4135   1971  FALL       1
I__368/I                                    InMux                          0              4135   1971  FALL       1
I__368/O                                    InMux                        217              4352   1971  FALL       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/in3  LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_2_LC_4_14_1/lcout
Path End         : uart_rx.r_Bit_Index_0_LC_4_16_7/in1
Capture Clock    : uart_rx.r_Bit_Index_0_LC_4_16_7/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_2_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_2_LC_4_14_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1389  FALL       8
I__384/I                                    LocalMux                       0              2921   1880  FALL       1
I__384/O                                    LocalMux                     309              3230   1880  FALL       1
I__391/I                                    InMux                          0              3230   1880  FALL       1
I__391/O                                    InMux                        217              3447   1880  FALL       1
uart_rx.r_State_RNIAQTB1_0_LC_4_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.r_State_RNIAQTB1_0_LC_4_14_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__436/I                                    Odrv4                          0              3735   2251  FALL       1
I__436/O                                    Odrv4                        372              4107   2251  FALL       1
I__439/I                                    LocalMux                       0              4107   2251  FALL       1
I__439/O                                    LocalMux                     309              4415   2251  FALL       1
I__442/I                                    InMux                          0              4415   2251  FALL       1
I__442/O                                    InMux                        217              4633   2251  FALL       1
uart_rx.r_Bit_Index_0_LC_4_16_7/in1         LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_0_LC_4_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_2_LC_4_14_1/lcout
Path End         : uart_rx.r_Bit_Index_1_LC_4_16_2/in1
Capture Clock    : uart_rx.r_Bit_Index_1_LC_4_16_2/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_2_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_2_LC_4_14_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1389  FALL       8
I__384/I                                    LocalMux                       0              2921   1880  FALL       1
I__384/O                                    LocalMux                     309              3230   1880  FALL       1
I__391/I                                    InMux                          0              3230   1880  FALL       1
I__391/O                                    InMux                        217              3447   1880  FALL       1
uart_rx.r_State_RNIAQTB1_0_LC_4_14_7/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uart_rx.r_State_RNIAQTB1_0_LC_4_14_7/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       4
I__436/I                                    Odrv4                          0              3735   2251  FALL       1
I__436/O                                    Odrv4                        372              4107   2251  FALL       1
I__440/I                                    LocalMux                       0              4107   2251  FALL       1
I__440/O                                    LocalMux                     309              4415   2251  FALL       1
I__443/I                                    InMux                          0              4415   2251  FALL       1
I__443/O                                    InMux                        217              4633   2251  FALL       1
uart_rx.r_Bit_Index_1_LC_4_16_2/in1         LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_Bit_Index_0_LC_4_16_7/lcout
Path End         : uart_rx.r_RX_Byte_7_LC_2_16_2/in1
Capture Clock    : uart_rx.r_RX_Byte_7_LC_2_16_2/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_0_LC_4_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_Bit_Index_0_LC_4_16_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__489/I                                        LocalMux                       0              2921   1066  FALL       1
I__489/O                                        LocalMux                     309              3230   1066  FALL       1
I__493/I                                        InMux                          0              3230   2251  FALL       1
I__493/O                                        InMux                        217              3447   2251  FALL       1
uart_rx.r_Bit_Index_RNI97NE1_1_LC_4_16_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2251  FALL       1
uart_rx.r_Bit_Index_RNI97NE1_1_LC_4_16_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2251  FALL       2
I__251/I                                        Odrv4                          0              3735   2251  FALL       1
I__251/O                                        Odrv4                        372              4107   2251  FALL       1
I__253/I                                        LocalMux                       0              4107   2251  FALL       1
I__253/O                                        LocalMux                     309              4415   2251  FALL       1
I__255/I                                        InMux                          0              4415   2251  FALL       1
I__255/O                                        InMux                        217              4633   2251  FALL       1
uart_rx.r_RX_Byte_7_LC_2_16_2/in1               LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_2_LC_4_14_1/lcout
Path End         : uart_rx.r_Bit_Index_1_LC_4_16_2/in3
Capture Clock    : uart_rx.r_Bit_Index_1_LC_4_16_2/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_2_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_2_LC_4_14_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1389  FALL       8
I__385/I                                      Odrv4                          0              2921   1746  FALL       1
I__385/O                                      Odrv4                        372              3293   1746  FALL       1
I__393/I                                      LocalMux                       0              3293   1746  FALL       1
I__393/O                                      LocalMux                     309              3602   1746  FALL       1
I__396/I                                      InMux                          0              3602   1746  FALL       1
I__396/O                                      InMux                        217              3819   1746  FALL       1
I__399/I                                      CascadeMux                     0              3819   1746  FALL       1
I__399/O                                      CascadeMux                     0              3819   1746  FALL       1
uart_rx.r_State_RNI0LVB3_0_0_LC_4_16_6/in2    LogicCell40_SEQ_MODE_0000      0              3819   1746  FALL       1
uart_rx.r_State_RNI0LVB3_0_0_LC_4_16_6/lcout  LogicCell40_SEQ_MODE_0000    351              4170   2314  FALL       2
I__232/I                                      LocalMux                       0              4170   2314  FALL       1
I__232/O                                      LocalMux                     309              4478   2314  FALL       1
I__234/I                                      InMux                          0              4478   2314  FALL       1
I__234/O                                      InMux                        217              4696   2314  FALL       1
uart_rx.r_Bit_Index_1_LC_4_16_2/in3           LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_1_LC_4_16_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_1_LC_4_14_4/lcout
Path End         : uart_rx.r_State_0_LC_2_14_2/in3
Capture Clock    : uart_rx.r_State_0_LC_2_14_2/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_1_LC_4_14_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL      11
I__413/I                                    LocalMux                       0              2921   1333  FALL       1
I__413/O                                    LocalMux                     309              3230   1333  FALL       1
I__422/I                                    InMux                          0              3230   1943  FALL       1
I__422/O                                    InMux                        217              3447   1943  FALL       1
I__430/I                                    CascadeMux                     0              3447   1943  FALL       1
I__430/O                                    CascadeMux                     0              3447   1943  FALL       1
uart_rx.r_State_RNI0LVB3_0_LC_4_14_5/in2    LogicCell40_SEQ_MODE_0000      0              3447   1943  FALL       1
uart_rx.r_State_RNI0LVB3_0_LC_4_14_5/lcout  LogicCell40_SEQ_MODE_0000    351              3798   1943  FALL       2
I__220/I                                    Odrv4                          0              3798   2314  FALL       1
I__220/O                                    Odrv4                        372              4170   2314  FALL       1
I__222/I                                    LocalMux                       0              4170   2314  FALL       1
I__222/O                                    LocalMux                     309              4478   2314  FALL       1
I__223/I                                    InMux                          0              4478   2314  FALL       1
I__223/O                                    InMux                        217              4696   2314  FALL       1
uart_rx.r_State_0_LC_2_14_2/in3             LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__508/I                                            ClkMux                         0              2073  RISE       1
I__508/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_0_LC_2_14_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_2_LC_4_14_1/lcout
Path End         : uart_rx.r_Bit_Index_2_LC_4_15_1/in0
Capture Clock    : uart_rx.r_Bit_Index_2_LC_4_15_1/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_2_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_2_LC_4_14_1/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1389  FALL       8
I__385/I                                      Odrv4                          0              2921   1746  FALL       1
I__385/O                                      Odrv4                        372              3293   1746  FALL       1
I__393/I                                      LocalMux                       0              3293   1746  FALL       1
I__393/O                                      LocalMux                     309              3602   1746  FALL       1
I__396/I                                      InMux                          0              3602   1746  FALL       1
I__396/O                                      InMux                        217              3819   1746  FALL       1
I__399/I                                      CascadeMux                     0              3819   1746  FALL       1
I__399/O                                      CascadeMux                     0              3819   1746  FALL       1
uart_rx.r_State_RNI0LVB3_0_0_LC_4_16_6/in2    LogicCell40_SEQ_MODE_0000      0              3819   1746  FALL       1
uart_rx.r_State_RNI0LVB3_0_0_LC_4_16_6/lcout  LogicCell40_SEQ_MODE_0000    351              4170   2314  FALL       2
I__233/I                                      LocalMux                       0              4170   2314  FALL       1
I__233/O                                      LocalMux                     309              4478   2314  FALL       1
I__235/I                                      InMux                          0              4478   2314  FALL       1
I__235/O                                      InMux                        217              4696   2314  FALL       1
uart_rx.r_Bit_Index_2_LC_4_15_1/in0           LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__513/I                                            ClkMux                         0              2073  RISE       1
I__513/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Bit_Index_2_LC_4_15_1/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_1_LC_4_14_4/lcout
Path End         : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/sr
Capture Clock    : uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk
Hold Constraint  : 0p
Path slack       : 2933p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_1_LC_4_14_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL      11
I__414/I                                    LocalMux                       0              2921   1971  FALL       1
I__414/O                                    LocalMux                     309              3230   1971  FALL       1
I__424/I                                    InMux                          0              3230   2933  FALL       1
I__424/O                                    InMux                        217              3447   2933  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   2933  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2933  FALL       8
I__499/I                                    Odrv4                          0              3826   2933  FALL       1
I__499/O                                    Odrv4                        372              4198   2933  FALL       1
I__500/I                                    Span4Mux_s2_v                  0              4198   2933  FALL       1
I__500/O                                    Span4Mux_s2_v                252              4450   2933  FALL       1
I__501/I                                    LocalMux                       0              4450   2933  FALL       1
I__501/O                                    LocalMux                     309              4759   2933  FALL       1
I__502/I                                    SRMux                          0              4759   2933  FALL       1
I__502/O                                    SRMux                        358              5117   2933  FALL       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/sr   LogicCell40_SEQ_MODE_1000      0              5117   2933  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_7_LC_5_15_7/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_1_LC_4_14_4/lcout
Path End         : uart_rx.r_Data_Clock_Count_6_LC_5_15_6/sr
Capture Clock    : uart_rx.r_Data_Clock_Count_6_LC_5_15_6/clk
Hold Constraint  : 0p
Path slack       : 2933p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_1_LC_4_14_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL      11
I__414/I                                    LocalMux                       0              2921   1971  FALL       1
I__414/O                                    LocalMux                     309              3230   1971  FALL       1
I__424/I                                    InMux                          0              3230   2933  FALL       1
I__424/O                                    InMux                        217              3447   2933  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   2933  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2933  FALL       8
I__499/I                                    Odrv4                          0              3826   2933  FALL       1
I__499/O                                    Odrv4                        372              4198   2933  FALL       1
I__500/I                                    Span4Mux_s2_v                  0              4198   2933  FALL       1
I__500/O                                    Span4Mux_s2_v                252              4450   2933  FALL       1
I__501/I                                    LocalMux                       0              4450   2933  FALL       1
I__501/O                                    LocalMux                     309              4759   2933  FALL       1
I__502/I                                    SRMux                          0              4759   2933  FALL       1
I__502/O                                    SRMux                        358              5117   2933  FALL       1
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/sr   LogicCell40_SEQ_MODE_1000      0              5117   2933  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_6_LC_5_15_6/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_1_LC_4_14_4/lcout
Path End         : uart_rx.r_Data_Clock_Count_5_LC_5_15_5/sr
Capture Clock    : uart_rx.r_Data_Clock_Count_5_LC_5_15_5/clk
Hold Constraint  : 0p
Path slack       : 2933p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_1_LC_4_14_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL      11
I__414/I                                    LocalMux                       0              2921   1971  FALL       1
I__414/O                                    LocalMux                     309              3230   1971  FALL       1
I__424/I                                    InMux                          0              3230   2933  FALL       1
I__424/O                                    InMux                        217              3447   2933  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   2933  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2933  FALL       8
I__499/I                                    Odrv4                          0              3826   2933  FALL       1
I__499/O                                    Odrv4                        372              4198   2933  FALL       1
I__500/I                                    Span4Mux_s2_v                  0              4198   2933  FALL       1
I__500/O                                    Span4Mux_s2_v                252              4450   2933  FALL       1
I__501/I                                    LocalMux                       0              4450   2933  FALL       1
I__501/O                                    LocalMux                     309              4759   2933  FALL       1
I__502/I                                    SRMux                          0              4759   2933  FALL       1
I__502/O                                    SRMux                        358              5117   2933  FALL       1
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/sr   LogicCell40_SEQ_MODE_1000      0              5117   2933  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_5_LC_5_15_5/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_1_LC_4_14_4/lcout
Path End         : uart_rx.r_Data_Clock_Count_4_LC_5_15_4/sr
Capture Clock    : uart_rx.r_Data_Clock_Count_4_LC_5_15_4/clk
Hold Constraint  : 0p
Path slack       : 2933p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_1_LC_4_14_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL      11
I__414/I                                    LocalMux                       0              2921   1971  FALL       1
I__414/O                                    LocalMux                     309              3230   1971  FALL       1
I__424/I                                    InMux                          0              3230   2933  FALL       1
I__424/O                                    InMux                        217              3447   2933  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   2933  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2933  FALL       8
I__499/I                                    Odrv4                          0              3826   2933  FALL       1
I__499/O                                    Odrv4                        372              4198   2933  FALL       1
I__500/I                                    Span4Mux_s2_v                  0              4198   2933  FALL       1
I__500/O                                    Span4Mux_s2_v                252              4450   2933  FALL       1
I__501/I                                    LocalMux                       0              4450   2933  FALL       1
I__501/O                                    LocalMux                     309              4759   2933  FALL       1
I__502/I                                    SRMux                          0              4759   2933  FALL       1
I__502/O                                    SRMux                        358              5117   2933  FALL       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/sr   LogicCell40_SEQ_MODE_1000      0              5117   2933  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_4_LC_5_15_4/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_1_LC_4_14_4/lcout
Path End         : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/sr
Capture Clock    : uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk
Hold Constraint  : 0p
Path slack       : 2933p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_1_LC_4_14_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL      11
I__414/I                                    LocalMux                       0              2921   1971  FALL       1
I__414/O                                    LocalMux                     309              3230   1971  FALL       1
I__424/I                                    InMux                          0              3230   2933  FALL       1
I__424/O                                    InMux                        217              3447   2933  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   2933  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2933  FALL       8
I__499/I                                    Odrv4                          0              3826   2933  FALL       1
I__499/O                                    Odrv4                        372              4198   2933  FALL       1
I__500/I                                    Span4Mux_s2_v                  0              4198   2933  FALL       1
I__500/O                                    Span4Mux_s2_v                252              4450   2933  FALL       1
I__501/I                                    LocalMux                       0              4450   2933  FALL       1
I__501/O                                    LocalMux                     309              4759   2933  FALL       1
I__502/I                                    SRMux                          0              4759   2933  FALL       1
I__502/O                                    SRMux                        358              5117   2933  FALL       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/sr   LogicCell40_SEQ_MODE_1000      0              5117   2933  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_3_LC_5_15_3/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_1_LC_4_14_4/lcout
Path End         : uart_rx.r_Data_Clock_Count_2_LC_5_15_2/sr
Capture Clock    : uart_rx.r_Data_Clock_Count_2_LC_5_15_2/clk
Hold Constraint  : 0p
Path slack       : 2933p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_1_LC_4_14_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL      11
I__414/I                                    LocalMux                       0              2921   1971  FALL       1
I__414/O                                    LocalMux                     309              3230   1971  FALL       1
I__424/I                                    InMux                          0              3230   2933  FALL       1
I__424/O                                    InMux                        217              3447   2933  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   2933  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2933  FALL       8
I__499/I                                    Odrv4                          0              3826   2933  FALL       1
I__499/O                                    Odrv4                        372              4198   2933  FALL       1
I__500/I                                    Span4Mux_s2_v                  0              4198   2933  FALL       1
I__500/O                                    Span4Mux_s2_v                252              4450   2933  FALL       1
I__501/I                                    LocalMux                       0              4450   2933  FALL       1
I__501/O                                    LocalMux                     309              4759   2933  FALL       1
I__502/I                                    SRMux                          0              4759   2933  FALL       1
I__502/O                                    SRMux                        358              5117   2933  FALL       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/sr   LogicCell40_SEQ_MODE_1000      0              5117   2933  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_2_LC_5_15_2/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_1_LC_4_14_4/lcout
Path End         : uart_rx.r_Data_Clock_Count_1_LC_5_15_1/sr
Capture Clock    : uart_rx.r_Data_Clock_Count_1_LC_5_15_1/clk
Hold Constraint  : 0p
Path slack       : 2933p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_1_LC_4_14_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL      11
I__414/I                                    LocalMux                       0              2921   1971  FALL       1
I__414/O                                    LocalMux                     309              3230   1971  FALL       1
I__424/I                                    InMux                          0              3230   2933  FALL       1
I__424/O                                    InMux                        217              3447   2933  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   2933  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2933  FALL       8
I__499/I                                    Odrv4                          0              3826   2933  FALL       1
I__499/O                                    Odrv4                        372              4198   2933  FALL       1
I__500/I                                    Span4Mux_s2_v                  0              4198   2933  FALL       1
I__500/O                                    Span4Mux_s2_v                252              4450   2933  FALL       1
I__501/I                                    LocalMux                       0              4450   2933  FALL       1
I__501/O                                    LocalMux                     309              4759   2933  FALL       1
I__502/I                                    SRMux                          0              4759   2933  FALL       1
I__502/O                                    SRMux                        358              5117   2933  FALL       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/sr   LogicCell40_SEQ_MODE_1000      0              5117   2933  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_1_LC_5_15_1/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uart_rx.r_State_1_LC_4_14_4/lcout
Path End         : uart_rx.r_Data_Clock_Count_0_LC_5_15_0/sr
Capture Clock    : uart_rx.r_Data_Clock_Count_0_LC_5_15_0/clk
Hold Constraint  : 0p
Path slack       : 2933p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_1_LC_4_14_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uart_rx.r_State_1_LC_4_14_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL      11
I__414/I                                    LocalMux                       0              2921   1971  FALL       1
I__414/O                                    LocalMux                     309              3230   1971  FALL       1
I__424/I                                    InMux                          0              3230   2933  FALL       1
I__424/O                                    InMux                        217              3447   2933  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   2933  FALL       1
uart_rx.r_State_RNIRG1L8_1_LC_5_14_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2933  FALL       8
I__499/I                                    Odrv4                          0              3826   2933  FALL       1
I__499/O                                    Odrv4                        372              4198   2933  FALL       1
I__500/I                                    Span4Mux_s2_v                  0              4198   2933  FALL       1
I__500/O                                    Span4Mux_s2_v                252              4450   2933  FALL       1
I__501/I                                    LocalMux                       0              4450   2933  FALL       1
I__501/O                                    LocalMux                     309              4759   2933  FALL       1
I__502/I                                    SRMux                          0              4759   2933  FALL       1
I__502/O                                    SRMux                        358              5117   2933  FALL       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/sr   LogicCell40_SEQ_MODE_1000      0              5117   2933  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__515/I                                            ClkMux                         0              2073  RISE       1
I__515/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_Data_Clock_Count_0_LC_5_15_0/clk          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_RX_Byte_4_LC_2_15_1/in0
Capture Clock    : uart_rx.r_RX_Byte_4_LC_2_15_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2502
---------------------------------------   ---- 
End-of-path arrival time (ps)             2502
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           UART_RX_Top                    0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__445/I                            Odrv4                          0               973   +INF  FALL       1
I__445/O                            Odrv4                        372              1345   +INF  FALL       1
I__447/I                            Span4Mux_h                     0              1345   +INF  FALL       1
I__447/O                            Span4Mux_h                   316              1660   +INF  FALL       1
I__450/I                            Span4Mux_h                     0              1660   +INF  FALL       1
I__450/O                            Span4Mux_h                   316              1976   +INF  FALL       1
I__453/I                            LocalMux                       0              1976   +INF  FALL       1
I__453/O                            LocalMux                     309              2284   +INF  FALL       1
I__462/I                            InMux                          0              2284   +INF  FALL       1
I__462/O                            InMux                        217              2502   +INF  FALL       1
uart_rx.r_RX_Byte_4_LC_2_15_1/in0   LogicCell40_SEQ_MODE_1000      0              2502   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__510/I                                            ClkMux                         0              2073  RISE       1
I__510/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_4_LC_2_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_RX_Byte_6_LC_1_15_1/in0
Capture Clock    : uart_rx.r_RX_Byte_6_LC_1_15_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2620
---------------------------------------   ---- 
End-of-path arrival time (ps)             2620
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           UART_RX_Top                    0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__445/I                            Odrv4                          0               923   +INF  FALL       1
I__445/O                            Odrv4                        372              1295   +INF  FALL       1
I__447/I                            Span4Mux_h                     0              1295   +INF  FALL       1
I__447/O                            Span4Mux_h                   316              1610   +INF  FALL       1
I__450/I                            Span4Mux_h                     0              1610   +INF  FALL       1
I__450/O                            Span4Mux_h                   316              1926   +INF  FALL       1
I__455/I                            Span4Mux_s1_h                  0              1926   +INF  FALL       1
I__455/O                            Span4Mux_s1_h                168              2094   +INF  FALL       1
I__465/I                            LocalMux                       0              2094   +INF  FALL       1
I__465/O                            LocalMux                     309              2403   +INF  FALL       1
I__473/I                            InMux                          0              2403   +INF  FALL       1
I__473/O                            InMux                        217              2620   +INF  FALL       1
uart_rx.r_RX_Byte_6_LC_1_15_1/in0   LogicCell40_SEQ_MODE_1000      0              2620   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_6_LC_1_15_1/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg1.r_Hex_Value_4_LC_4_16_3/lcout
Path End         : o_Segment1_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_4_LC_4_16_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg1.r_Hex_Value_4_LC_4_16_3/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__285/I                                LocalMux                       0              2921   +INF  RISE       1
I__285/O                                LocalMux                     330              3251   +INF  RISE       1
I__286/I                                IoInMux                        0              3251   +INF  RISE       1
I__286/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment1_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_C_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_C                            UART_RX_Top                    0              7836   +INF  FALL       1


++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg1.r_Hex_Value_2_LC_4_16_1/lcout
Path End         : o_Segment1_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_2_LC_4_16_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg1.r_Hex_Value_2_LC_4_16_1/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__353/I                                Odrv4                          0              2921   +INF  RISE       1
I__353/O                                Odrv4                        351              3272   +INF  RISE       1
I__354/I                                Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__354/O                                Span4Mux_s0_v                203              3475   +INF  RISE       1
I__355/I                                LocalMux                       0              3475   +INF  RISE       1
I__355/O                                LocalMux                     330              3805   +INF  RISE       1
I__356/I                                IoInMux                        0              3805   +INF  RISE       1
I__356/O                                IoInMux                      259              4065   +INF  RISE       1
o_Segment1_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment1_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment1_E_obuf_iopad/DIN             IO_PAD                         0              6302   +INF  FALL       1
o_Segment1_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8390   +INF  FALL       1
o_Segment1_E                            UART_RX_Top                    0              8390   +INF  FALL       1


++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg1.r_Hex_Value_3_LC_4_16_0/lcout
Path End         : o_Segment1_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__514/I                                            ClkMux                         0              2073  RISE       1
I__514/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_3_LC_4_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg1.r_Hex_Value_3_LC_4_16_0/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__357/I                                Odrv4                          0              2921   +INF  RISE       1
I__357/O                                Odrv4                        351              3272   +INF  RISE       1
I__358/I                                Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__358/O                                Span4Mux_s0_v                203              3475   +INF  RISE       1
I__359/I                                LocalMux                       0              3475   +INF  RISE       1
I__359/O                                LocalMux                     330              3805   +INF  RISE       1
I__360/I                                IoInMux                        0              3805   +INF  RISE       1
I__360/O                                IoInMux                      259              4065   +INF  RISE       1
o_Segment1_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment1_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment1_D_obuf_iopad/DIN             IO_PAD                         0              6302   +INF  FALL       1
o_Segment1_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8390   +INF  FALL       1
o_Segment1_D                            UART_RX_Top                    0              8390   +INF  FALL       1


++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg2.r_Hex_Value_0_LC_2_16_7/lcout
Path End         : o_Segment2_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_0_LC_2_16_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg2.r_Hex_Value_0_LC_2_16_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__118/I                                Odrv4                          0              2921   +INF  RISE       1
I__118/O                                Odrv4                        351              3272   +INF  RISE       1
I__119/I                                Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__119/O                                Span4Mux_s0_v                203              3475   +INF  RISE       1
I__120/I                                LocalMux                       0              3475   +INF  RISE       1
I__120/O                                LocalMux                     330              3805   +INF  RISE       1
I__121/I                                IoInMux                        0              3805   +INF  RISE       1
I__121/O                                IoInMux                      259              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/DIN             IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_G                            UART_RX_Top                    0              8390   +INF  FALL       1


++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg2.r_Hex_Value_2_LC_2_16_6/lcout
Path End         : o_Segment2_E
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_2_LC_2_16_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg2.r_Hex_Value_2_LC_2_16_6/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__181/I                                Odrv4                          0              2921   +INF  RISE       1
I__181/O                                Odrv4                        351              3272   +INF  RISE       1
I__182/I                                IoSpan4Mux                     0              3272   +INF  RISE       1
I__182/O                                IoSpan4Mux                   288              3560   +INF  RISE       1
I__183/I                                LocalMux                       0              3560   +INF  RISE       1
I__183/O                                LocalMux                     330              3889   +INF  RISE       1
I__184/I                                IoInMux                        0              3889   +INF  RISE       1
I__184/O                                IoInMux                      259              4149   +INF  RISE       1
o_Segment2_E_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_E_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_E_obuf_iopad/DIN             IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_E_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_E                            UART_RX_Top                    0              8474   +INF  FALL       1


++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg2.r_Hex_Value_5_LC_2_16_5/lcout
Path End         : o_Segment2_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_5_LC_2_16_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg2.r_Hex_Value_5_LC_2_16_5/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__185/I                                LocalMux                       0              2921   +INF  RISE       1
I__185/O                                LocalMux                     330              3251   +INF  RISE       1
I__186/I                                IoInMux                        0              3251   +INF  RISE       1
I__186/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_B                            UART_RX_Top                    0              7836   +INF  FALL       1


++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg2.r_Hex_Value_4_LC_2_16_4/lcout
Path End         : o_Segment2_C
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_4_LC_2_16_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg2.r_Hex_Value_4_LC_2_16_4/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__187/I                                LocalMux                       0              2921   +INF  RISE       1
I__187/O                                LocalMux                     330              3251   +INF  RISE       1
I__188/I                                IoInMux                        0              3251   +INF  RISE       1
I__188/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_C_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_C_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_C                            UART_RX_Top                    0              7836   +INF  FALL       1


++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg2.r_Hex_Value_3_LC_2_16_0/lcout
Path End         : o_Segment2_D
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_3_LC_2_16_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg2.r_Hex_Value_3_LC_2_16_0/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__106/I                                Odrv4                          0              2921   +INF  RISE       1
I__106/O                                Odrv4                        351              3272   +INF  RISE       1
I__107/I                                Span4Mux_s0_v                  0              3272   +INF  RISE       1
I__107/O                                Span4Mux_s0_v                203              3475   +INF  RISE       1
I__108/I                                LocalMux                       0              3475   +INF  RISE       1
I__108/O                                LocalMux                     330              3805   +INF  RISE       1
I__109/I                                IoInMux                        0              3805   +INF  RISE       1
I__109/O                                IoInMux                      259              4065   +INF  RISE       1
o_Segment2_D_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
o_Segment2_D_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
o_Segment2_D_obuf_iopad/DIN             IO_PAD                         0              6302   +INF  FALL       1
o_Segment2_D_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8390   +INF  FALL       1
o_Segment2_D                            UART_RX_Top                    0              8390   +INF  FALL       1


++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg2.r_Hex_Value_6_LC_1_16_2/lcout
Path End         : o_Segment2_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_6_LC_1_16_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg2.r_Hex_Value_6_LC_1_16_2/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__99/I                                 LocalMux                       0              2921   +INF  RISE       1
I__99/O                                 LocalMux                     330              3251   +INF  RISE       1
I__100/I                                IoInMux                        0              3251   +INF  RISE       1
I__100/O                                IoInMux                      259              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment2_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment2_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment2_A                            UART_RX_Top                    0              7836   +INF  FALL       1


++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg2.r_Hex_Value_1_LC_1_15_5/lcout
Path End         : o_Segment2_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__507/I                                            ClkMux                         0              2073  RISE       1
I__507/O                                            ClkMux                       309              2381  RISE       1
seg2.r_Hex_Value_1_LC_1_15_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg2.r_Hex_Value_1_LC_1_15_5/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__101/I                                Odrv4                          0              2921   +INF  RISE       1
I__101/O                                Odrv4                        351              3272   +INF  RISE       1
I__102/I                                IoSpan4Mux                     0              3272   +INF  RISE       1
I__102/O                                IoSpan4Mux                   288              3560   +INF  RISE       1
I__103/I                                LocalMux                       0              3560   +INF  RISE       1
I__103/O                                LocalMux                     330              3889   +INF  RISE       1
I__104/I                                IoInMux                        0              3889   +INF  RISE       1
I__104/O                                IoInMux                      259              4149   +INF  RISE       1
o_Segment2_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_Segment2_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_Segment2_F_obuf_iopad/DIN             IO_PAD                         0              6386   +INF  FALL       1
o_Segment2_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8474   +INF  FALL       1
o_Segment2_F                            UART_RX_Top                    0              8474   +INF  FALL       1


++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg1.r_Hex_Value_1_LC_1_14_6/lcout
Path End         : o_Segment1_F
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_1_LC_1_14_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg1.r_Hex_Value_1_LC_1_14_6/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__88/I                                 LocalMux                       0              2921   +INF  RISE       1
I__88/O                                 LocalMux                     330              3251   +INF  RISE       1
I__89/I                                 IoInMux                        0              3251   +INF  RISE       1
I__89/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment1_F_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_F_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_F_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_F_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_F                            UART_RX_Top                    0              7836   +INF  FALL       1


++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg1.r_Hex_Value_0_LC_1_14_3/lcout
Path End         : o_Segment1_G
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__506/I                                            ClkMux                         0              2073  RISE       1
I__506/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_0_LC_1_14_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg1.r_Hex_Value_0_LC_1_14_3/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__90/I                                 LocalMux                       0              2921   +INF  RISE       1
I__90/O                                 LocalMux                     330              3251   +INF  RISE       1
I__91/I                                 IoInMux                        0              3251   +INF  RISE       1
I__91/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment1_G_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_G_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_G_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_G_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_G                            UART_RX_Top                    0              7836   +INF  FALL       1


++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg1.r_Hex_Value_6_LC_1_13_7/lcout
Path End         : o_Segment1_A
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_6_LC_1_13_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg1.r_Hex_Value_6_LC_1_13_7/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__92/I                                 LocalMux                       0              2921   +INF  RISE       1
I__92/O                                 LocalMux                     330              3251   +INF  RISE       1
I__93/I                                 IoInMux                        0              3251   +INF  RISE       1
I__93/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment1_A_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_A_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_A_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_A_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_A                            UART_RX_Top                    0              7836   +INF  FALL       1


++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : seg1.r_Hex_Value_5_LC_1_13_2/lcout
Path End         : o_Segment1_B
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__505/I                                            ClkMux                         0              2073  RISE       1
I__505/O                                            ClkMux                       309              2381  RISE       1
seg1.r_Hex_Value_5_LC_1_13_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
seg1.r_Hex_Value_5_LC_1_13_2/lcout      LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__94/I                                 LocalMux                       0              2921   +INF  RISE       1
I__94/O                                 LocalMux                     330              3251   +INF  RISE       1
I__95/I                                 IoInMux                        0              3251   +INF  RISE       1
I__95/O                                 IoInMux                      259              3510   +INF  RISE       1
o_Segment1_B_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
o_Segment1_B_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
o_Segment1_B_obuf_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
o_Segment1_B_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
o_Segment1_B                            UART_RX_Top                    0              7836   +INF  FALL       1


++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_State_2_LC_4_14_1/in1
Capture Clock    : uart_rx.r_State_2_LC_4_14_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           UART_RX_Top                    0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__446/I                            Odrv12                         0               973   +INF  FALL       1
I__446/O                            Odrv12                       540              1513   +INF  FALL       1
I__448/I                            Span12Mux_v                    0              1513   +INF  FALL       1
I__448/O                            Span12Mux_v                  540              2053   +INF  FALL       1
I__451/I                            LocalMux                       0              2053   +INF  FALL       1
I__451/O                            LocalMux                     309              2362   +INF  FALL       1
I__459/I                            InMux                          0              2362   +INF  FALL       1
I__459/O                            InMux                        217              2579   +INF  FALL       1
uart_rx.r_State_2_LC_4_14_1/in1     LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__512/I                                            ClkMux                         0              2073  RISE       1
I__512/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_State_2_LC_4_14_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_RX_Byte_7_LC_2_16_2/in2
Capture Clock    : uart_rx.r_RX_Byte_7_LC_2_16_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2698
---------------------------------------   ---- 
End-of-path arrival time (ps)             2698
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           UART_RX_Top                    0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__445/I                            Odrv4                          0               973   +INF  FALL       1
I__445/O                            Odrv4                        372              1345   +INF  FALL       1
I__447/I                            Span4Mux_h                     0              1345   +INF  FALL       1
I__447/O                            Span4Mux_h                   316              1660   +INF  FALL       1
I__450/I                            Span4Mux_h                     0              1660   +INF  FALL       1
I__450/O                            Span4Mux_h                   316              1976   +INF  FALL       1
I__456/I                            Span4Mux_s1_v                  0              1976   +INF  FALL       1
I__456/O                            Span4Mux_s1_v                196              2172   +INF  FALL       1
I__467/I                            LocalMux                       0              2172   +INF  FALL       1
I__467/O                            LocalMux                     309              2481   +INF  FALL       1
I__475/I                            InMux                          0              2481   +INF  FALL       1
I__475/O                            InMux                        217              2698   +INF  FALL       1
I__480/I                            CascadeMux                     0              2698   +INF  FALL       1
I__480/O                            CascadeMux                     0              2698   +INF  FALL       1
uart_rx.r_RX_Byte_7_LC_2_16_2/in2   LogicCell40_SEQ_MODE_1000      0              2698   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__511/I                                            ClkMux                         0              2073  RISE       1
I__511/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_7_LC_2_16_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uart_rx.r_RX_Byte_5_LC_1_16_4/in0
Capture Clock    : uart_rx.r_RX_Byte_5_LC_1_16_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2698
---------------------------------------   ---- 
End-of-path arrival time (ps)             2698
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           UART_RX_Top                    0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__445/I                            Odrv4                          0               973   +INF  FALL       1
I__445/O                            Odrv4                        372              1345   +INF  FALL       1
I__447/I                            Span4Mux_h                     0              1345   +INF  FALL       1
I__447/O                            Span4Mux_h                   316              1660   +INF  FALL       1
I__450/I                            Span4Mux_h                     0              1660   +INF  FALL       1
I__450/O                            Span4Mux_h                   316              1976   +INF  FALL       1
I__458/I                            Span4Mux_s1_v                  0              1976   +INF  FALL       1
I__458/O                            Span4Mux_s1_v                196              2172   +INF  FALL       1
I__470/I                            LocalMux                       0              2172   +INF  FALL       1
I__470/O                            LocalMux                     309              2481   +INF  FALL       1
I__478/I                            InMux                          0              2481   +INF  FALL       1
I__478/O                            InMux                        217              2698   +INF  FALL       1
uart_rx.r_RX_Byte_5_LC_1_16_4/in0   LogicCell40_SEQ_MODE_1000      0              2698   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               UART_RX_Top                    0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__503/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__503/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__504/I                                            GlobalMux                      0              1918  RISE       1
I__504/O                                            GlobalMux                    154              2073  RISE       1
I__509/I                                            ClkMux                         0              2073  RISE       1
I__509/O                                            ClkMux                       309              2381  RISE       1
uart_rx.r_RX_Byte_5_LC_1_16_4/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

