// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_1_4_0_0_relu_config4_s (
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read5,
        p_read6,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5
);


output   ap_ready;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [15:0] p_read5;
input  [15:0] p_read6;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;
output  [7:0] ap_return_4;
output  [7:0] ap_return_5;

wire   [3:0] trunc_ln727_fu_124_p1;
wire   [0:0] tmp_fu_108_p3;
wire   [0:0] icmp_ln727_fu_128_p2;
wire   [0:0] or_ln412_fu_142_p2;
wire   [0:0] tmp_1_fu_116_p3;
wire   [0:0] and_ln412_fu_148_p2;
wire   [7:0] trunc_ln1_fu_98_p4;
wire   [7:0] zext_ln415_fu_154_p1;
wire   [7:0] add_ln415_fu_158_p2;
wire   [2:0] p_Result_s_fu_172_p4;
wire   [0:0] tmp_3_fu_164_p3;
wire   [0:0] icmp_ln777_fu_188_p2;
wire   [0:0] icmp_ln1049_fu_182_p2;
wire   [0:0] tmp_2_fu_134_p3;
wire   [0:0] select_ln787_fu_194_p3;
wire   [0:0] select_ln403_fu_202_p3;
wire   [0:0] icmp_ln1547_fu_92_p2;
wire   [7:0] select_ln394_fu_210_p3;
wire   [3:0] trunc_ln727_1_fu_258_p1;
wire   [0:0] tmp_4_fu_242_p3;
wire   [0:0] icmp_ln727_1_fu_262_p2;
wire   [0:0] or_ln412_1_fu_276_p2;
wire   [0:0] tmp_5_fu_250_p3;
wire   [0:0] and_ln412_1_fu_282_p2;
wire   [7:0] trunc_ln717_s_fu_232_p4;
wire   [7:0] zext_ln415_1_fu_288_p1;
wire   [7:0] add_ln415_1_fu_292_p2;
wire   [2:0] p_Result_136_1_fu_306_p4;
wire   [0:0] tmp_7_fu_298_p3;
wire   [0:0] icmp_ln777_1_fu_322_p2;
wire   [0:0] icmp_ln1049_1_fu_316_p2;
wire   [0:0] tmp_6_fu_268_p3;
wire   [0:0] select_ln787_1_fu_328_p3;
wire   [0:0] select_ln403_1_fu_336_p3;
wire   [0:0] icmp_ln1547_1_fu_226_p2;
wire   [7:0] select_ln394_1_fu_344_p3;
wire   [3:0] trunc_ln727_2_fu_392_p1;
wire   [0:0] tmp_8_fu_376_p3;
wire   [0:0] icmp_ln727_2_fu_396_p2;
wire   [0:0] or_ln412_2_fu_410_p2;
wire   [0:0] tmp_9_fu_384_p3;
wire   [0:0] and_ln412_2_fu_416_p2;
wire   [7:0] trunc_ln717_15_fu_366_p4;
wire   [7:0] zext_ln415_2_fu_422_p1;
wire   [7:0] add_ln415_2_fu_426_p2;
wire   [2:0] p_Result_136_2_fu_440_p4;
wire   [0:0] tmp_11_fu_432_p3;
wire   [0:0] icmp_ln777_2_fu_456_p2;
wire   [0:0] icmp_ln1049_2_fu_450_p2;
wire   [0:0] tmp_10_fu_402_p3;
wire   [0:0] select_ln787_2_fu_462_p3;
wire   [0:0] select_ln403_2_fu_470_p3;
wire   [0:0] icmp_ln1547_2_fu_360_p2;
wire   [7:0] select_ln394_2_fu_478_p3;
wire   [3:0] trunc_ln727_3_fu_526_p1;
wire   [0:0] tmp_12_fu_510_p3;
wire   [0:0] icmp_ln727_3_fu_530_p2;
wire   [0:0] or_ln412_3_fu_544_p2;
wire   [0:0] tmp_13_fu_518_p3;
wire   [0:0] and_ln412_3_fu_550_p2;
wire   [7:0] trunc_ln717_16_fu_500_p4;
wire   [7:0] zext_ln415_3_fu_556_p1;
wire   [7:0] add_ln415_3_fu_560_p2;
wire   [2:0] p_Result_136_3_fu_574_p4;
wire   [0:0] tmp_15_fu_566_p3;
wire   [0:0] icmp_ln777_3_fu_590_p2;
wire   [0:0] icmp_ln1049_3_fu_584_p2;
wire   [0:0] tmp_14_fu_536_p3;
wire   [0:0] select_ln787_3_fu_596_p3;
wire   [0:0] select_ln403_3_fu_604_p3;
wire   [0:0] icmp_ln1547_3_fu_494_p2;
wire   [7:0] select_ln394_3_fu_612_p3;
wire   [3:0] trunc_ln727_4_fu_660_p1;
wire   [0:0] tmp_16_fu_644_p3;
wire   [0:0] icmp_ln727_4_fu_664_p2;
wire   [0:0] or_ln412_4_fu_678_p2;
wire   [0:0] tmp_17_fu_652_p3;
wire   [0:0] and_ln412_4_fu_684_p2;
wire   [7:0] trunc_ln717_17_fu_634_p4;
wire   [7:0] zext_ln415_4_fu_690_p1;
wire   [7:0] add_ln415_4_fu_694_p2;
wire   [2:0] p_Result_136_5_fu_708_p4;
wire   [0:0] tmp_19_fu_700_p3;
wire   [0:0] icmp_ln777_4_fu_724_p2;
wire   [0:0] icmp_ln1049_4_fu_718_p2;
wire   [0:0] tmp_18_fu_670_p3;
wire   [0:0] select_ln787_4_fu_730_p3;
wire   [0:0] select_ln403_4_fu_738_p3;
wire   [0:0] icmp_ln1547_4_fu_628_p2;
wire   [7:0] select_ln394_4_fu_746_p3;
wire   [3:0] trunc_ln727_5_fu_794_p1;
wire   [0:0] tmp_20_fu_778_p3;
wire   [0:0] icmp_ln727_5_fu_798_p2;
wire   [0:0] or_ln412_5_fu_812_p2;
wire   [0:0] tmp_21_fu_786_p3;
wire   [0:0] and_ln412_5_fu_818_p2;
wire   [7:0] trunc_ln717_18_fu_768_p4;
wire   [7:0] zext_ln415_5_fu_824_p1;
wire   [7:0] add_ln415_5_fu_828_p2;
wire   [2:0] p_Result_136_6_fu_842_p4;
wire   [0:0] tmp_23_fu_834_p3;
wire   [0:0] icmp_ln777_5_fu_858_p2;
wire   [0:0] icmp_ln1049_5_fu_852_p2;
wire   [0:0] tmp_22_fu_804_p3;
wire   [0:0] select_ln787_5_fu_864_p3;
wire   [0:0] select_ln403_5_fu_872_p3;
wire   [0:0] icmp_ln1547_5_fu_762_p2;
wire   [7:0] select_ln394_5_fu_880_p3;
wire   [7:0] select_ln1547_fu_218_p3;
wire   [7:0] select_ln1547_1_fu_352_p3;
wire   [7:0] select_ln1547_2_fu_486_p3;
wire   [7:0] select_ln1547_3_fu_620_p3;
wire   [7:0] select_ln1547_4_fu_754_p3;
wire   [7:0] select_ln1547_5_fu_888_p3;
wire    ap_ce_reg;

assign add_ln415_1_fu_292_p2 = (trunc_ln717_s_fu_232_p4 + zext_ln415_1_fu_288_p1);

assign add_ln415_2_fu_426_p2 = (trunc_ln717_15_fu_366_p4 + zext_ln415_2_fu_422_p1);

assign add_ln415_3_fu_560_p2 = (trunc_ln717_16_fu_500_p4 + zext_ln415_3_fu_556_p1);

assign add_ln415_4_fu_694_p2 = (trunc_ln717_17_fu_634_p4 + zext_ln415_4_fu_690_p1);

assign add_ln415_5_fu_828_p2 = (trunc_ln717_18_fu_768_p4 + zext_ln415_5_fu_824_p1);

assign add_ln415_fu_158_p2 = (trunc_ln1_fu_98_p4 + zext_ln415_fu_154_p1);

assign and_ln412_1_fu_282_p2 = (tmp_5_fu_250_p3 & or_ln412_1_fu_276_p2);

assign and_ln412_2_fu_416_p2 = (tmp_9_fu_384_p3 & or_ln412_2_fu_410_p2);

assign and_ln412_3_fu_550_p2 = (tmp_13_fu_518_p3 & or_ln412_3_fu_544_p2);

assign and_ln412_4_fu_684_p2 = (tmp_17_fu_652_p3 & or_ln412_4_fu_678_p2);

assign and_ln412_5_fu_818_p2 = (tmp_21_fu_786_p3 & or_ln412_5_fu_812_p2);

assign and_ln412_fu_148_p2 = (tmp_1_fu_116_p3 & or_ln412_fu_142_p2);

assign ap_ready = 1'b1;

assign ap_return_0 = select_ln1547_fu_218_p3;

assign ap_return_1 = select_ln1547_1_fu_352_p3;

assign ap_return_2 = select_ln1547_2_fu_486_p3;

assign ap_return_3 = select_ln1547_3_fu_620_p3;

assign ap_return_4 = select_ln1547_4_fu_754_p3;

assign ap_return_5 = select_ln1547_5_fu_888_p3;

assign icmp_ln1049_1_fu_316_p2 = ((p_Result_136_1_fu_306_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_2_fu_450_p2 = ((p_Result_136_2_fu_440_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_3_fu_584_p2 = ((p_Result_136_3_fu_574_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_4_fu_718_p2 = ((p_Result_136_5_fu_708_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_5_fu_852_p2 = ((p_Result_136_6_fu_842_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_fu_182_p2 = ((p_Result_s_fu_172_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1547_1_fu_226_p2 = (($signed(p_read1) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_2_fu_360_p2 = (($signed(p_read2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_3_fu_494_p2 = (($signed(p_read3) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_4_fu_628_p2 = (($signed(p_read5) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_5_fu_762_p2 = (($signed(p_read6) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_fu_92_p2 = (($signed(p_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln727_1_fu_262_p2 = ((trunc_ln727_1_fu_258_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_2_fu_396_p2 = ((trunc_ln727_2_fu_392_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_3_fu_530_p2 = ((trunc_ln727_3_fu_526_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_4_fu_664_p2 = ((trunc_ln727_4_fu_660_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_5_fu_798_p2 = ((trunc_ln727_5_fu_794_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_fu_128_p2 = ((trunc_ln727_fu_124_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_1_fu_322_p2 = ((p_Result_136_1_fu_306_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_2_fu_456_p2 = ((p_Result_136_2_fu_440_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_3_fu_590_p2 = ((p_Result_136_3_fu_574_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_4_fu_724_p2 = ((p_Result_136_5_fu_708_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_5_fu_858_p2 = ((p_Result_136_6_fu_842_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_fu_188_p2 = ((p_Result_s_fu_172_p4 == 3'd0) ? 1'b1 : 1'b0);

assign or_ln412_1_fu_276_p2 = (tmp_4_fu_242_p3 | icmp_ln727_1_fu_262_p2);

assign or_ln412_2_fu_410_p2 = (tmp_8_fu_376_p3 | icmp_ln727_2_fu_396_p2);

assign or_ln412_3_fu_544_p2 = (tmp_12_fu_510_p3 | icmp_ln727_3_fu_530_p2);

assign or_ln412_4_fu_678_p2 = (tmp_16_fu_644_p3 | icmp_ln727_4_fu_664_p2);

assign or_ln412_5_fu_812_p2 = (tmp_20_fu_778_p3 | icmp_ln727_5_fu_798_p2);

assign or_ln412_fu_142_p2 = (tmp_fu_108_p3 | icmp_ln727_fu_128_p2);

assign p_Result_136_1_fu_306_p4 = {{p_read1[15:13]}};

assign p_Result_136_2_fu_440_p4 = {{p_read2[15:13]}};

assign p_Result_136_3_fu_574_p4 = {{p_read3[15:13]}};

assign p_Result_136_5_fu_708_p4 = {{p_read5[15:13]}};

assign p_Result_136_6_fu_842_p4 = {{p_read6[15:13]}};

assign p_Result_s_fu_172_p4 = {{p_read[15:13]}};

assign select_ln1547_1_fu_352_p3 = ((icmp_ln1547_1_fu_226_p2[0:0] == 1'b1) ? select_ln394_1_fu_344_p3 : 8'd0);

assign select_ln1547_2_fu_486_p3 = ((icmp_ln1547_2_fu_360_p2[0:0] == 1'b1) ? select_ln394_2_fu_478_p3 : 8'd0);

assign select_ln1547_3_fu_620_p3 = ((icmp_ln1547_3_fu_494_p2[0:0] == 1'b1) ? select_ln394_3_fu_612_p3 : 8'd0);

assign select_ln1547_4_fu_754_p3 = ((icmp_ln1547_4_fu_628_p2[0:0] == 1'b1) ? select_ln394_4_fu_746_p3 : 8'd0);

assign select_ln1547_5_fu_888_p3 = ((icmp_ln1547_5_fu_762_p2[0:0] == 1'b1) ? select_ln394_5_fu_880_p3 : 8'd0);

assign select_ln1547_fu_218_p3 = ((icmp_ln1547_fu_92_p2[0:0] == 1'b1) ? select_ln394_fu_210_p3 : 8'd0);

assign select_ln394_1_fu_344_p3 = ((select_ln403_1_fu_336_p3[0:0] == 1'b1) ? add_ln415_1_fu_292_p2 : 8'd255);

assign select_ln394_2_fu_478_p3 = ((select_ln403_2_fu_470_p3[0:0] == 1'b1) ? add_ln415_2_fu_426_p2 : 8'd255);

assign select_ln394_3_fu_612_p3 = ((select_ln403_3_fu_604_p3[0:0] == 1'b1) ? add_ln415_3_fu_560_p2 : 8'd255);

assign select_ln394_4_fu_746_p3 = ((select_ln403_4_fu_738_p3[0:0] == 1'b1) ? add_ln415_4_fu_694_p2 : 8'd255);

assign select_ln394_5_fu_880_p3 = ((select_ln403_5_fu_872_p3[0:0] == 1'b1) ? add_ln415_5_fu_828_p2 : 8'd255);

assign select_ln394_fu_210_p3 = ((select_ln403_fu_202_p3[0:0] == 1'b1) ? add_ln415_fu_158_p2 : 8'd255);

assign select_ln403_1_fu_336_p3 = ((tmp_6_fu_268_p3[0:0] == 1'b1) ? select_ln787_1_fu_328_p3 : icmp_ln777_1_fu_322_p2);

assign select_ln403_2_fu_470_p3 = ((tmp_10_fu_402_p3[0:0] == 1'b1) ? select_ln787_2_fu_462_p3 : icmp_ln777_2_fu_456_p2);

assign select_ln403_3_fu_604_p3 = ((tmp_14_fu_536_p3[0:0] == 1'b1) ? select_ln787_3_fu_596_p3 : icmp_ln777_3_fu_590_p2);

assign select_ln403_4_fu_738_p3 = ((tmp_18_fu_670_p3[0:0] == 1'b1) ? select_ln787_4_fu_730_p3 : icmp_ln777_4_fu_724_p2);

assign select_ln403_5_fu_872_p3 = ((tmp_22_fu_804_p3[0:0] == 1'b1) ? select_ln787_5_fu_864_p3 : icmp_ln777_5_fu_858_p2);

assign select_ln403_fu_202_p3 = ((tmp_2_fu_134_p3[0:0] == 1'b1) ? select_ln787_fu_194_p3 : icmp_ln777_fu_188_p2);

assign select_ln787_1_fu_328_p3 = ((tmp_7_fu_298_p3[0:0] == 1'b1) ? icmp_ln777_1_fu_322_p2 : icmp_ln1049_1_fu_316_p2);

assign select_ln787_2_fu_462_p3 = ((tmp_11_fu_432_p3[0:0] == 1'b1) ? icmp_ln777_2_fu_456_p2 : icmp_ln1049_2_fu_450_p2);

assign select_ln787_3_fu_596_p3 = ((tmp_15_fu_566_p3[0:0] == 1'b1) ? icmp_ln777_3_fu_590_p2 : icmp_ln1049_3_fu_584_p2);

assign select_ln787_4_fu_730_p3 = ((tmp_19_fu_700_p3[0:0] == 1'b1) ? icmp_ln777_4_fu_724_p2 : icmp_ln1049_4_fu_718_p2);

assign select_ln787_5_fu_864_p3 = ((tmp_23_fu_834_p3[0:0] == 1'b1) ? icmp_ln777_5_fu_858_p2 : icmp_ln1049_5_fu_852_p2);

assign select_ln787_fu_194_p3 = ((tmp_3_fu_164_p3[0:0] == 1'b1) ? icmp_ln777_fu_188_p2 : icmp_ln1049_fu_182_p2);

assign tmp_10_fu_402_p3 = p_read2[32'd12];

assign tmp_11_fu_432_p3 = add_ln415_2_fu_426_p2[32'd7];

assign tmp_12_fu_510_p3 = p_read3[32'd5];

assign tmp_13_fu_518_p3 = p_read3[32'd4];

assign tmp_14_fu_536_p3 = p_read3[32'd12];

assign tmp_15_fu_566_p3 = add_ln415_3_fu_560_p2[32'd7];

assign tmp_16_fu_644_p3 = p_read5[32'd5];

assign tmp_17_fu_652_p3 = p_read5[32'd4];

assign tmp_18_fu_670_p3 = p_read5[32'd12];

assign tmp_19_fu_700_p3 = add_ln415_4_fu_694_p2[32'd7];

assign tmp_1_fu_116_p3 = p_read[32'd4];

assign tmp_20_fu_778_p3 = p_read6[32'd5];

assign tmp_21_fu_786_p3 = p_read6[32'd4];

assign tmp_22_fu_804_p3 = p_read6[32'd12];

assign tmp_23_fu_834_p3 = add_ln415_5_fu_828_p2[32'd7];

assign tmp_2_fu_134_p3 = p_read[32'd12];

assign tmp_3_fu_164_p3 = add_ln415_fu_158_p2[32'd7];

assign tmp_4_fu_242_p3 = p_read1[32'd5];

assign tmp_5_fu_250_p3 = p_read1[32'd4];

assign tmp_6_fu_268_p3 = p_read1[32'd12];

assign tmp_7_fu_298_p3 = add_ln415_1_fu_292_p2[32'd7];

assign tmp_8_fu_376_p3 = p_read2[32'd5];

assign tmp_9_fu_384_p3 = p_read2[32'd4];

assign tmp_fu_108_p3 = p_read[32'd5];

assign trunc_ln1_fu_98_p4 = {{p_read[12:5]}};

assign trunc_ln717_15_fu_366_p4 = {{p_read2[12:5]}};

assign trunc_ln717_16_fu_500_p4 = {{p_read3[12:5]}};

assign trunc_ln717_17_fu_634_p4 = {{p_read5[12:5]}};

assign trunc_ln717_18_fu_768_p4 = {{p_read6[12:5]}};

assign trunc_ln717_s_fu_232_p4 = {{p_read1[12:5]}};

assign trunc_ln727_1_fu_258_p1 = p_read1[3:0];

assign trunc_ln727_2_fu_392_p1 = p_read2[3:0];

assign trunc_ln727_3_fu_526_p1 = p_read3[3:0];

assign trunc_ln727_4_fu_660_p1 = p_read5[3:0];

assign trunc_ln727_5_fu_794_p1 = p_read6[3:0];

assign trunc_ln727_fu_124_p1 = p_read[3:0];

assign zext_ln415_1_fu_288_p1 = and_ln412_1_fu_282_p2;

assign zext_ln415_2_fu_422_p1 = and_ln412_2_fu_416_p2;

assign zext_ln415_3_fu_556_p1 = and_ln412_3_fu_550_p2;

assign zext_ln415_4_fu_690_p1 = and_ln412_4_fu_684_p2;

assign zext_ln415_5_fu_824_p1 = and_ln412_5_fu_818_p2;

assign zext_ln415_fu_154_p1 = and_ln412_fu_148_p2;

endmodule //myproject_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_1_4_0_0_relu_config4_s
