// Seed: 2953455416
module module_0;
  parameter id_1 = -1;
  parameter id_2 = 1;
  logic [-1  -  1 : -1] id_3;
  assign module_1.id_5 = 0;
  always @(posedge id_3 & id_1) id_3 = -1;
  assign id_3 = -1'b0;
  parameter id_4 = -1;
  wire [-1 : 1] id_5;
  wire id_6;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    input wire id_2,
    input wire id_3,
    output wire id_4,
    input wire id_5,
    output tri0 id_6,
    output supply0 id_7,
    input tri1 id_8,
    input wand id_9,
    input uwire id_10
);
  id_12 :
  assert property (@(posedge 1) 1)
  else;
  module_0 modCall_1 ();
  always begin : LABEL_0
    assert (id_10)
    else begin : LABEL_1
      id_0 = -1;
    end
  end
endmodule
