/**
 * Copyright (c) 2025 Huawei Technologies Co., Ltd.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 */

/*!
 * \file max_pool_grad_with_argmax_simd_impl.h
 * \brief
 */

#ifndef MAX_POOL_GRAD_WITH_ARGMAX_SIMD_IMPL_H_
#define MAX_POOL_GRAD_WITH_ARGMAX_SIMD_IMPL_H_

#include "max_pool3d_grad_with_argmax_simd.h"
namespace MaxPool3DGradWithArgmaxNCDHWNameSpace {

template <typename T1, typename T2, const uint32_t IS_CHECK_RANGE>
__aicore__ inline void MaxPool3DGradWithArgmaxNCDHWKernel<T1, T2, IS_CHECK_RANGE>::Process()
{
    if (blockIdx_ >= usedCoreNum_) {
        return;
    }
    for (int64_t loopNum = 0; loopNum < curCoreProcessNum_; loopNum++) {
        ScalarCompute(loopNum);
        ProcessPerLoop();
    }
}
template <typename T1, typename T2, const uint32_t IS_CHECK_RANGE>
__aicore__ inline void MaxPool3DGradWithArgmaxNCDHWKernel<T1, T2, IS_CHECK_RANGE>::Compute()
{
    uint32_t calCount = outputBufferSize_ / sizeof(computeType);
    LocalTensor<computeType> yLocal = outputQue_.AllocTensor<computeType>();
    Duplicate(yLocal, computeType(0), calCount);
    LocalTensor<T1> gradLocal = gradQue_.DeQue<T1>();
    LocalTensor<T2> argmaxLocal = argmaxQue_.DeQue<T2>();
    // UB
    __ubuf__ computeType* yAddr = (__ubuf__ computeType*)yLocal.GetPhyAddr();
    __ubuf__ T1* gradAddr = (__ubuf__ T1*)gradLocal.GetPhyAddr();
    __ubuf__ T2* argmaxAddr = (__ubuf__ T2*)argmaxLocal.GetPhyAddr();
    uint32_t wConcurrentCount = wArgmaxActual_ / curWProBatchSize_;
    uint32_t hConcurrentCount = hArgmaxActual_ / curHProBatchSize_;
    uint32_t dConcurrentCount = dArgmaxActual_ / curDProBatchSize_;
    if (wConcurrentCount * DOUBLE * sizeof(T2) > V_REG_SIZE) {
        singleLineProcessVF(yAddr, gradAddr, argmaxAddr);
    } else if (wConcurrentCount * hConcurrentCount * DOUBLE * sizeof(T2) > V_REG_SIZE) {
        multipleLineHwProcessVF(yAddr, gradAddr, argmaxAddr);
    } else if (wConcurrentCount * hConcurrentCount * dConcurrentCount * DOUBLE * sizeof(T2) > V_REG_SIZE) {
        multipleLineDhwProcessVF(yAddr, gradAddr, argmaxAddr);
    } else {
        multipleLineProcessVF2(yAddr, gradAddr, argmaxAddr);
    }
    if constexpr (std::negation<std::is_same<T1, float>>::value) {
        Cast(yLocal.ReinterpretCast<T1>(), yLocal, RoundMode::CAST_RINT, calCount);
    }

    outputQue_.EnQue(yLocal);
    gradQue_.FreeTensor(gradLocal);
    argmaxQue_.FreeTensor(argmaxLocal);
}

template <typename T1, typename T2, const uint32_t IS_CHECK_RANGE>
__aicore__ inline void MaxPool3DGradWithArgmaxNCDHWKernel<T1, T2, IS_CHECK_RANGE>::ProcessNoArgmaxBlock()
{
    uint32_t calcCount = static_cast<uint32_t>(outputBufferSize_) / sizeof(T1);
    LocalTensor<T1> yLocal = outputQue_.AllocTensor<T1>();
    Duplicate(yLocal, T1(0), calcCount);
    outputQue_.EnQue(yLocal);
    CopyOut();
    return;
}

template <typename T1, typename T2, const uint32_t IS_CHECK_RANGE>
__aicore__ inline void MaxPool3DGradWithArgmaxNCDHWKernel<T1, T2, IS_CHECK_RANGE>::ProcessPerLoop()
{
    if (hArgmaxActual_ <= 0 || wArgmaxActual_ <= 0 || dArgmaxActual_ <= 0) {
        ProcessNoArgmaxBlock();
        return;
    }
    CopyIn();
    Compute();
    CopyOut();
}

template <typename T1, typename T2, const uint32_t IS_CHECK_RANGE>
__aicore__ inline void MaxPool3DGradWithArgmaxNCDHWKernel<T1, T2, IS_CHECK_RANGE>::singleLineProcessVF(
    __ubuf__ computeType* yAddr, __ubuf__ T1* gradAddr, __ubuf__ T2* argmaxAddr)
{
    int64_t wOutput = wOutput_;
    int64_t hOutput = hOutput_;
    int64_t wOutputActual = wOutputActual_;
    int64_t wOutputAligned = wOutputAligned_;
    int64_t hOutputActual = hOutputActual_;
    int64_t dOutputActual = dOutputActual_;
    int32_t hwOutputAligned = int32_t(hOutputActual * wOutputAligned);
    uint16_t highAxisActual = static_cast<uint16_t>(highAxisActual_);
    int64_t curDIndex = dAxisIndex_ * dOutputInner_;
    int64_t curHIndex = hAxisIndex_ * hOutputInner_;
    int64_t curWIndex = wAxisIndex_ * wOutputInner_;
    int32_t baseOffsetConst = int32_t(-curHIndex * wOutputAligned - curWIndex - curDIndex * hwOutputAligned);
    uint16_t dArgmaxActual = dArgmaxActual_;
    int64_t wArgmaxActual = wArgmaxActual_;
    int64_t wArgmaxAligned = wArgmaxAligned_;
    uint16_t hArgmaxActual = hArgmaxActual_;
    uint16_t wProBatchSize = curWProBatchSize_;
    uint32_t wFullBatchCount = wArgmaxActual / wProBatchSize;
    uint16_t computeSizeT2 = V_REG_SIZE / sizeof(T2);
    uint16_t repeatimes = wFullBatchCount / computeSizeT2;
    uint16_t wRemain = wArgmaxActual - repeatimes * wProBatchSize * computeSizeT2;
    uint32_t wRemainBatchCount = wRemain / wProBatchSize;
    uint16_t wRemainTail = wRemain - wProBatchSize * wRemainBatchCount;
    uint32_t one = 1;
    uint32_t all = computeSizeT2;

    uint32_t magicHW = 0;
    uint32_t shiftHW = 0;
    uint32_t magicW = 0;
    uint32_t shiftW = 0;
    int32_t hwOutput = int32_t(hOutput * wOutput);
    GetUintDivMagicAndShift<uint32_t>(magicHW, shiftHW, static_cast<uint32_t>(hwOutput));
    GetUintDivMagicAndShift<uint32_t>(magicW, shiftW, static_cast<uint32_t>(wOutput));

    __VEC_SCOPE__
    {
        AscendC::MicroAPI::RegTensor<int32_t> dLowerReg;
        AscendC::MicroAPI::RegTensor<int32_t> wLowerReg;
        AscendC::MicroAPI::RegTensor<int32_t> hLowerReg;
        AscendC::MicroAPI::RegTensor<int32_t> dUpperReg;
        AscendC::MicroAPI::RegTensor<int32_t> hUpperReg;
        AscendC::MicroAPI::RegTensor<int32_t> wUpperReg;
        if constexpr (IS_CHECK_RANGE == 1) {
            AscendC::MicroAPI::Duplicate(dLowerReg, int32_t(curDIndex));
            AscendC::MicroAPI::Duplicate(hLowerReg, int32_t(curHIndex));
            AscendC::MicroAPI::Duplicate(wLowerReg, int32_t(curWIndex));
            AscendC::MicroAPI::Duplicate(dUpperReg, int32_t(dOutputActual + curDIndex));
            AscendC::MicroAPI::Duplicate(hUpperReg, int32_t(hOutputActual + curHIndex));
            AscendC::MicroAPI::Duplicate(wUpperReg, int32_t(wOutputActual + curWIndex));
        }
        AscendC::MicroAPI::RegTensor<uint32_t> magicHWReg;
        AscendC::MicroAPI::RegTensor<uint32_t> magicWReg;
        AscendC::MicroAPI::Duplicate(magicHWReg, magicHW);
        AscendC::MicroAPI::Duplicate(magicWReg, magicW);
        AscendC::MicroAPI::RegTensor<uint32_t> initialRegIndex;
        GenInitial1DIndices((AscendC::MicroAPI::RegTensor<int32_t>&)initialRegIndex, wProBatchSize);
        AscendC::MicroAPI::RegTensor<uint32_t> parallelRegIndex;
        AscendC::MicroAPI::MaskReg
            allMaskU32 = AscendC::MicroAPI::CreateMask<uint32_t, AscendC::MicroAPI::MaskPattern::ALL>();
        for (uint16_t highIdx = 0; highIdx < highAxisActual; ++highIdx) {
            uint32_t highArgmaxOffset = highIdx * dArgmaxActual * hArgmaxActual * wArgmaxAligned;
            int32_t baseOffset = int32_t(highIdx * dOutputActual * hOutputActual * wOutputAligned) + baseOffsetConst;
            for (uint16_t dIdx = 0; dIdx < dArgmaxActual; dIdx++) {
                uint32_t dArgmaxOffset = dIdx * hArgmaxActual * wArgmaxAligned;
                for (uint16_t hIdx = 0; hIdx < hArgmaxActual; hIdx++) {
                    for (uint16_t wRepeatIdx = 0; wRepeatIdx < repeatimes; wRepeatIdx++) {
                        for (uint16_t wBatchIdx = 0; wBatchIdx < wProBatchSize; wBatchIdx++) {
                            uint32_t offset = (wBatchIdx + wRepeatIdx * computeSizeT2 * wProBatchSize +
                                               hIdx * wArgmaxAligned + dArgmaxOffset + highArgmaxOffset);
                            AscendC::MicroAPI::Adds(parallelRegIndex, initialRegIndex, offset, allMaskU32);
                            DoSingleNCNcdhwFastDiv<T1, T2, IS_CHECK_RANGE>(
                                yAddr, gradAddr, argmaxAddr, parallelRegIndex, all, magicHWReg,
                                static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                                wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg,
                                dUpperReg, hUpperReg, wUpperReg);
                        }
                    }
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wProBatchSize; wBatchIdx++) {
                        uint32_t offset = (wBatchIdx + repeatimes * computeSizeT2 * wProBatchSize +
                                           hIdx * wArgmaxAligned + dArgmaxOffset + highArgmaxOffset);
                        AscendC::MicroAPI::Adds(parallelRegIndex, initialRegIndex, offset, allMaskU32);
                        DoSingleNCNcdhwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, wRemainBatchCount, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg);
                    }
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wRemainTail; wBatchIdx++) {
                        uint32_t offset = (wBatchIdx + wRemainBatchCount * wProBatchSize +
                                           repeatimes * computeSizeT2 * wProBatchSize + hIdx * wArgmaxAligned +
                                           dArgmaxOffset + highArgmaxOffset);
                        AscendC::MicroAPI::Adds(parallelRegIndex, initialRegIndex, offset, allMaskU32);
                        DoSingleNCNcdhwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, one, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg);
                    }
                }
            }
        }
    }
}
template <typename T1, typename T2, const uint32_t IS_CHECK_RANGE>
__aicore__ inline void MaxPool3DGradWithArgmaxNCDHWKernel<T1, T2, IS_CHECK_RANGE>::multipleLineHwProcessVF(
    __ubuf__ computeType* yAddr, __ubuf__ T1* gradAddr, __ubuf__ T2* argmaxAddr)
{
    int64_t wOutput = wOutput_;
    int64_t hOutput = hOutput_;

    int64_t wOutputActual = wOutputActual_;
    int64_t wOutputAligned = wOutputAligned_;
    int64_t hOutputActual = hOutputActual_;
    int64_t dOutputActual = dOutputActual_;
    int32_t hwOutputAligned = int32_t(hOutputActual * wOutputAligned);

    uint16_t highAxisActual = static_cast<uint16_t>(highAxisActual_);

    int64_t curDIndex = dAxisIndex_ * dOutputInner_;
    int64_t curHIndex = hAxisIndex_ * hOutputInner_;
    int64_t curWIndex = wAxisIndex_ * wOutputInner_;
    int32_t baseOffsetConst = int32_t(-curHIndex * wOutputAligned - curWIndex - curDIndex * hwOutputAligned);

    int64_t wArgmaxAligned = wArgmaxAligned_;
    int64_t wArgmaxActual = wArgmaxActual_;
    uint16_t hArgmaxActual = hArgmaxActual_;
    uint16_t dArgmaxActual = dArgmaxActual_;

    uint16_t hProBatchSize = curHProBatchSize_;
    uint16_t wProBatchSize = curWProBatchSize_;

    uint16_t hFullBatchCount = hArgmaxActual / hProBatchSize;
    uint32_t wFullBatchCount = wArgmaxActual / wProBatchSize;
    uint16_t wRemainTail = wArgmaxActual - wProBatchSize * wFullBatchCount;
    uint16_t hConcurrentCount = V_REG_SIZE / (wFullBatchCount * sizeof(T2));

    uint16_t blockConcurrentCount = hFullBatchCount / hConcurrentCount;
    uint16_t hRemain = hArgmaxActual - blockConcurrentCount * hConcurrentCount * hProBatchSize;

    uint16_t hRemainBatchCount = hRemain / hProBatchSize;
    uint16_t hRemainTail = hRemain - hRemainBatchCount * hProBatchSize;

    uint32_t blockOne = 1 * hConcurrentCount;
    uint32_t remainBatchOne = 1 * hRemainBatchCount;
    uint32_t remainTailOne = 1;
    uint32_t maskBlock = wFullBatchCount * hConcurrentCount;
    uint32_t maskRemainBatch = wFullBatchCount * hRemainBatchCount;
    uint32_t maskRemainTail = wFullBatchCount;

    uint32_t magicHW = 0;
    uint32_t shiftHW = 0;
    uint32_t magicW = 0;
    uint32_t shiftW = 0;
    int32_t hwOutput = int32_t(hOutput * wOutput);
    GetUintDivMagicAndShift<uint32_t>(magicHW, shiftHW, static_cast<uint32_t>(hwOutput));
    GetUintDivMagicAndShift<uint32_t>(magicW, shiftW, static_cast<uint32_t>(wOutput));

    DivMagic divW = PrecomputeDiv(static_cast<uint32_t>(wFullBatchCount));

    __VEC_SCOPE__
    {
        AscendC::MicroAPI::RegTensor<int32_t> dLowerReg;
        AscendC::MicroAPI::RegTensor<int32_t> wLowerReg;
        AscendC::MicroAPI::RegTensor<int32_t> hLowerReg;
        AscendC::MicroAPI::RegTensor<int32_t> dUpperReg;
        AscendC::MicroAPI::RegTensor<int32_t> hUpperReg;
        AscendC::MicroAPI::RegTensor<int32_t> wUpperReg;
        if constexpr (IS_CHECK_RANGE == 1) {
            AscendC::MicroAPI::Duplicate(dLowerReg, int32_t(curDIndex));
            AscendC::MicroAPI::Duplicate(hLowerReg, int32_t(curHIndex));
            AscendC::MicroAPI::Duplicate(wLowerReg, int32_t(curWIndex));
            AscendC::MicroAPI::Duplicate(dUpperReg, int32_t(dOutputActual + curDIndex));
            AscendC::MicroAPI::Duplicate(hUpperReg, int32_t(hOutputActual + curHIndex));
            AscendC::MicroAPI::Duplicate(wUpperReg, int32_t(wOutputActual + curWIndex));
        }

        AscendC::MicroAPI::RegTensor<uint32_t> magicHWReg;
        AscendC::MicroAPI::RegTensor<uint32_t> magicWReg;
        AscendC::MicroAPI::Duplicate(magicHWReg, magicHW);
        AscendC::MicroAPI::Duplicate(magicWReg, magicW);

        AscendC::MicroAPI::RegTensor<uint32_t> initialRegIndex;
        AscendC::MicroAPI::RegTensor<uint32_t> initialRegIndexOne;
        DhwGenInitial2DIndicesFast((AscendC::MicroAPI::RegTensor<int32_t>&)initialRegIndex, wProBatchSize,
                                   hProBatchSize, wArgmaxAligned, wFullBatchCount, divW);
        DhwGen2DIndexOne((AscendC::MicroAPI::RegTensor<int32_t>&)initialRegIndexOne, hProBatchSize, wArgmaxAligned);
        AscendC::MicroAPI::RegTensor<uint32_t> parallelRegIndex;

        AscendC::MicroAPI::MaskReg
            allMaskU32 = AscendC::MicroAPI::CreateMask<uint32_t, AscendC::MicroAPI::MaskPattern::ALL>();

        for (uint16_t highIdx = 0; highIdx < highAxisActual; ++highIdx) {
            uint32_t highArgmaxOffset = highIdx * dArgmaxActual * hArgmaxActual * wArgmaxAligned;
            int32_t baseOffset = int32_t(highIdx * dOutputActual * hOutputActual * wOutputAligned) + baseOffsetConst;
            for (uint16_t dIdx = 0; dIdx < dArgmaxActual; dIdx++) {
                uint32_t dArgmaxOffset = dIdx * hArgmaxActual * wArgmaxAligned;

                for (uint16_t hIdx = 0; hIdx < blockConcurrentCount; hIdx++) {
                    for (uint16_t hProBatchIdx = 0; hProBatchIdx < hProBatchSize; hProBatchIdx++) {
                        for (uint16_t wBatchIdx = 0; wBatchIdx < wProBatchSize; wBatchIdx++) {
                            T2 offset = (dArgmaxOffset + highArgmaxOffset + wBatchIdx + hProBatchIdx * wArgmaxAligned +
                                         hIdx * wArgmaxAligned * hProBatchSize * hConcurrentCount);
                            AscendC::MicroAPI::Adds(parallelRegIndex, initialRegIndex, offset, allMaskU32);
                            DoSingleNCNchwFastDiv<T1, T2, IS_CHECK_RANGE>(
                                yAddr, gradAddr, argmaxAddr, parallelRegIndex, maskBlock, magicHWReg,
                                static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                                wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg,
                                dUpperReg, hUpperReg, wUpperReg);
                        }
                        for (uint16_t wBatchIdx = 0; wBatchIdx < wRemainTail; wBatchIdx++) {
                            T2 offset = (wBatchIdx + wProBatchSize * wFullBatchCount + hProBatchIdx * wArgmaxAligned +
                                         hIdx * wArgmaxAligned * hProBatchSize * hConcurrentCount + dArgmaxOffset +
                                         highArgmaxOffset);
                            AscendC::MicroAPI::Adds(parallelRegIndex, initialRegIndexOne, offset, allMaskU32);
                            DoSingleNCNchwFastDiv<T1, T2, IS_CHECK_RANGE>(
                                yAddr, gradAddr, argmaxAddr, parallelRegIndex, blockOne, magicHWReg,
                                static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                                wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg,
                                dUpperReg, hUpperReg, wUpperReg);
                        }
                    }
                }
                for (uint16_t hProBatchIdx = 0; hProBatchIdx < hProBatchSize; hProBatchIdx++) {
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wProBatchSize; wBatchIdx++) {
                        T2 offset = (wBatchIdx + hProBatchIdx * wArgmaxAligned +
                                     blockConcurrentCount * hConcurrentCount * hProBatchSize * wArgmaxAligned +
                                     dArgmaxOffset + highArgmaxOffset);
                        AscendC::MicroAPI::Adds(parallelRegIndex, initialRegIndex, offset, allMaskU32);
                        DoSingleNCNchwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, maskRemainBatch, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg);
                    }
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wRemainTail; wBatchIdx++) {
                        T2 offset = (wBatchIdx + wProBatchSize * wFullBatchCount + hProBatchIdx * wArgmaxAligned +
                                     blockConcurrentCount * hConcurrentCount * hProBatchSize * wArgmaxAligned +
                                     dArgmaxOffset + highArgmaxOffset);
                        AscendC::MicroAPI::Adds(parallelRegIndex, initialRegIndexOne, offset, allMaskU32);
                        DoSingleNCNchwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, remainBatchOne, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg);
                    }
                }
                for (uint16_t hProBatchIdx = 0; hProBatchIdx < hRemainTail; hProBatchIdx++) {
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wProBatchSize; wBatchIdx++) {
                        T2 offset = (wBatchIdx + hProBatchIdx * wArgmaxAligned +
                                     hRemainBatchCount * hProBatchSize * wArgmaxAligned +
                                     blockConcurrentCount * hConcurrentCount * hProBatchSize * wArgmaxAligned +
                                     dArgmaxOffset + highArgmaxOffset);
                        AscendC::MicroAPI::Adds(parallelRegIndex, initialRegIndex, offset, allMaskU32);
                        DoSingleNCNchwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, maskRemainTail, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg);
                    }
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wRemainTail; wBatchIdx++) {
                        T2 offset = (wBatchIdx + wProBatchSize * wFullBatchCount + hProBatchIdx * wArgmaxAligned +
                                     hRemainBatchCount * hProBatchSize * wArgmaxAligned +
                                     blockConcurrentCount * hConcurrentCount * hProBatchSize * wArgmaxAligned +
                                     dArgmaxOffset + highArgmaxOffset);
                        AscendC::MicroAPI::Adds(parallelRegIndex, initialRegIndexOne, offset, allMaskU32);
                        DoSingleNCNchwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, remainTailOne, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg);
                    }
                }
            }
        }
    }
}

template <typename T1, typename T2, const uint32_t IS_CHECK_RANGE>
__aicore__ inline void MaxPool3DGradWithArgmaxNCDHWKernel<T1, T2, IS_CHECK_RANGE>::multipleLineDhwProcessVF(
    __ubuf__ computeType* yAddr, __ubuf__ T1* gradAddr, __ubuf__ T2* argmaxAddr)
{
    int64_t wOutput = wOutput_;
    int64_t hOutput = hOutput_;
    int64_t dOutput = dOutput_;

    int64_t wOutputActual = wOutputActual_;
    int64_t wOutputAligned = wOutputAligned_;
    int64_t hOutputActual = hOutputActual_;
    int64_t dOutputActual = dOutputActual_;
    int32_t hwOutputAligned = int32_t(hOutputActual * wOutputAligned);

    uint16_t highAxisActual = static_cast<uint16_t>(highAxisActual_);

    int64_t curDIndex = dAxisIndex_ * dOutputInner_;
    int64_t curHIndex = hAxisIndex_ * hOutputInner_;
    int64_t curWIndex = wAxisIndex_ * wOutputInner_;
    int32_t baseOffsetConst = int32_t(-curHIndex * wOutputAligned - curWIndex - curDIndex * hwOutputAligned);

    int64_t wArgmaxAligned = wArgmaxAligned_;
    int64_t wArgmaxActual = wArgmaxActual_;
    uint16_t hArgmaxActual = hArgmaxActual_;
    uint16_t dArgmaxActual = dArgmaxActual_;

    uint16_t dProBatchSize = curDProBatchSize_;
    uint16_t hProBatchSize = curHProBatchSize_;
    uint16_t wProBatchSize = curWProBatchSize_;

    uint16_t hFullBatchCount = hArgmaxActual / hProBatchSize;
    uint32_t wFullBatchCount = wArgmaxActual / wProBatchSize;
    uint16_t wRemainTail = wArgmaxActual - wProBatchSize * wFullBatchCount;
    uint32_t hwFullBatchCount = wFullBatchCount * hFullBatchCount;

    uint16_t hwConcurrentCount = V_REG_SIZE / (hwFullBatchCount * sizeof(T2));

    uint16_t dFullBatchCount = dArgmaxActual / dProBatchSize;
    uint16_t dBlockConcurrentCount = dFullBatchCount / hwConcurrentCount;

    uint16_t dRemain = dArgmaxActual - dBlockConcurrentCount * hwConcurrentCount * dProBatchSize;

    uint16_t dRemainBatchCount = dRemain / dProBatchSize;
    uint16_t dRemainTail = dRemain - dRemainBatchCount * dProBatchSize;

    uint16_t hRemainTail = hArgmaxActual - hFullBatchCount * hProBatchSize;

    uint32_t mask0 = hwConcurrentCount * hwFullBatchCount;
    uint32_t mask1 = hwConcurrentCount * hFullBatchCount * 1;
    uint32_t mask2 = hwConcurrentCount * 1 * wFullBatchCount;
    uint32_t mask3 = hwConcurrentCount * 1 * 1;

    uint32_t mask4 = dRemainBatchCount * hwFullBatchCount;
    uint32_t mask5 = dRemainBatchCount * hFullBatchCount * 1;
    uint32_t mask6 = dRemainBatchCount * 1 * wFullBatchCount;
    uint32_t mask7 = dRemainBatchCount * 1 * 1;

    uint32_t mask8 = 1 * hwFullBatchCount;
    uint32_t mask9 = 1 * hFullBatchCount * 1;
    uint32_t mask10 = 1 * 1 * wFullBatchCount;
    uint32_t mask11 = 1 * 1 * 1;

    uint32_t magicHW = 0;
    uint32_t shiftHW = 0;
    uint32_t magicW = 0;
    uint32_t shiftW = 0;
    int32_t hwOutput = int32_t(hOutput * wOutput);
    GetUintDivMagicAndShift<uint32_t>(magicHW, shiftHW, static_cast<uint32_t>(hwOutput));
    GetUintDivMagicAndShift<uint32_t>(magicW, shiftW, static_cast<uint32_t>(wOutput));

    DivMagic divW = PrecomputeDiv(static_cast<uint32_t>(wFullBatchCount));
    DivMagic divH = PrecomputeDiv(static_cast<uint32_t>(hFullBatchCount));
    DivMagic divWH = PrecomputeDiv(static_cast<uint32_t>(wFullBatchCount * hFullBatchCount));
    DivMagic div1 = PrecomputeDiv(1);

    __VEC_SCOPE__
    {
        AscendC::MicroAPI::RegTensor<int32_t> dLowerReg;
        AscendC::MicroAPI::RegTensor<int32_t> wLowerReg;
        AscendC::MicroAPI::RegTensor<int32_t> hLowerReg;
        AscendC::MicroAPI::RegTensor<int32_t> dUpperReg;
        AscendC::MicroAPI::RegTensor<int32_t> hUpperReg;
        AscendC::MicroAPI::RegTensor<int32_t> wUpperReg;
        if constexpr (IS_CHECK_RANGE == 1) {
            AscendC::MicroAPI::Duplicate(dLowerReg, int32_t(curDIndex));
            AscendC::MicroAPI::Duplicate(hLowerReg, int32_t(curHIndex));
            AscendC::MicroAPI::Duplicate(wLowerReg, int32_t(curWIndex));
            AscendC::MicroAPI::Duplicate(dUpperReg, int32_t(dOutputActual + curDIndex));
            AscendC::MicroAPI::Duplicate(hUpperReg, int32_t(hOutputActual + curHIndex));
            AscendC::MicroAPI::Duplicate(wUpperReg, int32_t(wOutputActual + curWIndex));
        }
        AscendC::MicroAPI::RegTensor<uint32_t> magicHWReg;
        AscendC::MicroAPI::RegTensor<uint32_t> magicWReg;
        AscendC::MicroAPI::Duplicate(magicHWReg, magicHW);
        AscendC::MicroAPI::Duplicate(magicWReg, magicW);
        AscendC::MicroAPI::RegTensor<uint32_t> initial3DRegIndex;
        AscendC::MicroAPI::RegTensor<uint32_t> initial3DRegIndexOne;
        AscendC::MicroAPI::RegTensor<uint32_t> initial3DRegIndexDw;
        AscendC::MicroAPI::RegTensor<uint32_t> initial3DRegIndexOneDw;
        AscendC::MicroAPI::RegTensor<uint32_t> initial2DRegIndex;
        AscendC::MicroAPI::RegTensor<uint32_t> initial2DRegIndexOne;

        GenInitial3DIndicesFast((AscendC::MicroAPI::RegTensor<int32_t>&)initial3DRegIndex, dProBatchSize, hProBatchSize,
                                wProBatchSize, hFullBatchCount, hArgmaxActual, wFullBatchCount, wArgmaxAligned, divWH,
                                divW);
        Gen3DIndexOneFast((AscendC::MicroAPI::RegTensor<int32_t>&)initial3DRegIndexOne, dProBatchSize, hProBatchSize,
                          wArgmaxAligned, hFullBatchCount, hArgmaxActual, divH);
        GenInitial3DIndicesFast((AscendC::MicroAPI::RegTensor<int32_t>&)initial3DRegIndexDw, dProBatchSize,
                                hProBatchSize, wProBatchSize, 1, hArgmaxActual, wFullBatchCount, wArgmaxAligned, divW,
                                divW);
        Gen3DIndexOneFast((AscendC::MicroAPI::RegTensor<int32_t>&)initial3DRegIndexOneDw, dProBatchSize, hProBatchSize,
                          wArgmaxAligned, 1, hArgmaxActual, div1);
        DhwGenInitial2DIndicesFast((AscendC::MicroAPI::RegTensor<int32_t>&)initial2DRegIndex, wProBatchSize,
                                   hProBatchSize, wArgmaxAligned, wFullBatchCount, divW);
        DhwGen2DIndexOne((AscendC::MicroAPI::RegTensor<int32_t>&)initial2DRegIndexOne, hProBatchSize, wArgmaxAligned);

        AscendC::MicroAPI::RegTensor<uint32_t> parallelRegIndex;
        AscendC::MicroAPI::MaskReg
            allMaskU32 = AscendC::MicroAPI::CreateMask<uint32_t, AscendC::MicroAPI::MaskPattern::ALL>();
        for (uint16_t highIdx = 0; highIdx < highAxisActual; ++highIdx) {
            uint32_t highArgmaxOffset = highIdx * dArgmaxActual * hArgmaxActual * wArgmaxAligned;
            int32_t baseOffset = int32_t(highIdx * dOutputActual * hOutputActual * wOutputAligned) + baseOffsetConst;
            for (uint16_t dIdx = 0; dIdx < dBlockConcurrentCount; dIdx++) {
                for (uint16_t dProBatchIdx = 0; dProBatchIdx < dProBatchSize; dProBatchIdx++) {
                    for (uint16_t hProBatchIdx = 0; hProBatchIdx < hProBatchSize; hProBatchIdx++) {
                        for (uint16_t wBatchIdx = 0; wBatchIdx < wProBatchSize; wBatchIdx++) {
                            T2 offset = (wBatchIdx + hProBatchIdx * wArgmaxAligned +
                                         dProBatchIdx * hArgmaxActual * wArgmaxAligned +
                                         dIdx * dProBatchSize * hArgmaxActual * wArgmaxAligned * hwConcurrentCount +
                                         highArgmaxOffset);

                            AscendC::MicroAPI::Adds(parallelRegIndex, initial3DRegIndex, offset, allMaskU32);
                            DoSingleNCNchwFastDiv<T1, T2, IS_CHECK_RANGE>(
                                yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask0, magicHWReg,
                                static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                                wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg,
                                dUpperReg, hUpperReg, wUpperReg);
                        }

                        for (uint16_t wBatchIdx = 0; wBatchIdx < wRemainTail; wBatchIdx++) {
                            T2 offset = (wBatchIdx + wProBatchSize * wFullBatchCount + hProBatchIdx * wArgmaxAligned +
                                         dProBatchIdx * hArgmaxActual * wArgmaxAligned +
                                         dIdx * dProBatchSize * hArgmaxActual * wArgmaxAligned * hwConcurrentCount +
                                         highArgmaxOffset);

                            AscendC::MicroAPI::Adds(parallelRegIndex, initial3DRegIndexOne, offset, allMaskU32);
                            DoSingleNCNchwFastDiv<T1, T2, IS_CHECK_RANGE>(
                                yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask1, magicHWReg,
                                static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                                wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg,
                                dUpperReg, hUpperReg, wUpperReg);
                        }
                    }
                    for (uint16_t hProBatchIdx = 0; hProBatchIdx < hRemainTail; hProBatchIdx++) {
                        for (uint16_t wBatchIdx = 0; wBatchIdx < wProBatchSize; wBatchIdx++) {
                            T2 offset = (wBatchIdx + (hProBatchIdx + hFullBatchCount * hProBatchSize) * wArgmaxAligned +
                                         dProBatchIdx * hArgmaxActual * wArgmaxAligned +
                                         dIdx * dProBatchSize * hArgmaxActual * wArgmaxAligned * hwConcurrentCount +
                                         highArgmaxOffset);

                            AscendC::MicroAPI::Adds(parallelRegIndex, initial3DRegIndexDw, offset, allMaskU32);
                            DoSingleNCNchwFastDiv<T1, T2, IS_CHECK_RANGE>(
                                yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask2, magicHWReg,
                                static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                                wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg,
                                dUpperReg, hUpperReg, wUpperReg);
                        }
                        for (uint16_t wBatchIdx = 0; wBatchIdx < wRemainTail; wBatchIdx++) {
                            T2 offset = (wBatchIdx + wProBatchSize * wFullBatchCount +
                                         (hProBatchIdx + hFullBatchCount * hProBatchSize) * wArgmaxAligned +
                                         dProBatchIdx * hArgmaxActual * wArgmaxAligned +
                                         dIdx * dProBatchSize * hArgmaxActual * wArgmaxAligned * hwConcurrentCount +
                                         highArgmaxOffset);
                            AscendC::MicroAPI::Adds(parallelRegIndex, initial3DRegIndexOneDw, offset, allMaskU32);
                            DoSingleNCNchwFastDiv<T1, T2, IS_CHECK_RANGE>(
                                yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask3, magicHWReg,
                                static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                                wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg,
                                dUpperReg, hUpperReg, wUpperReg);
                        }
                    }
                }
            }
        }

        for (uint16_t highIdx = 0; highIdx < highAxisActual; ++highIdx) {
            uint32_t highArgmaxOffset = highIdx * dArgmaxActual * hArgmaxActual * wArgmaxAligned;
            int32_t baseOffset = int32_t(highIdx * dOutputActual * hOutputActual * wOutputAligned) + baseOffsetConst;
            for (uint16_t dProBatchIdx = 0; dProBatchIdx < dProBatchSize; dProBatchIdx++) {
                for (uint16_t hProBatchIdx = 0; hProBatchIdx < hProBatchSize; hProBatchIdx++) {
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wProBatchSize; wBatchIdx++) {
                        T2 offset = (wBatchIdx + hProBatchIdx * wArgmaxAligned +
                                     dProBatchIdx * hArgmaxActual * wArgmaxAligned +
                                     (dBlockConcurrentCount * hwConcurrentCount) * dProBatchSize * hArgmaxActual *
                                         wArgmaxAligned +
                                     highArgmaxOffset);

                        AscendC::MicroAPI::Adds(parallelRegIndex, initial3DRegIndex, offset, allMaskU32);
                        DoSingleNCNchwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask4, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg);
                    }
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wRemainTail; wBatchIdx++) {
                        T2 offset = (wBatchIdx + wProBatchSize * wFullBatchCount + hProBatchIdx * wArgmaxAligned +
                                     dProBatchIdx * hArgmaxActual * wArgmaxAligned +
                                     (dBlockConcurrentCount * hwConcurrentCount) * dProBatchSize * hArgmaxActual *
                                         wArgmaxAligned +
                                     highArgmaxOffset);
                        AscendC::MicroAPI::Adds(parallelRegIndex, initial3DRegIndexOne, offset, allMaskU32);
                        DoSingleNCNchwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask5, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg);
                    }
                }
                for (uint16_t hProBatchIdx = 0; hProBatchIdx < hRemainTail; hProBatchIdx++) {
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wProBatchSize; wBatchIdx++) {
                        T2 offset = (wBatchIdx + (hProBatchIdx + hFullBatchCount * hProBatchSize) * wArgmaxAligned +
                                     dProBatchIdx * hArgmaxActual * wArgmaxAligned +
                                     (dBlockConcurrentCount * hwConcurrentCount) * dProBatchSize * hArgmaxActual *
                                         wArgmaxAligned +
                                     highArgmaxOffset);

                        AscendC::MicroAPI::Adds(parallelRegIndex, initial3DRegIndexDw, offset, allMaskU32);
                        DoSingleNCNchwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask6, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg);
                    }
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wRemainTail; wBatchIdx++) {
                        T2 offset = (wBatchIdx + wProBatchSize * wFullBatchCount +
                                     (hProBatchIdx + hFullBatchCount * hProBatchSize) * wArgmaxAligned +
                                     dProBatchIdx * hArgmaxActual * wArgmaxAligned +
                                     (dBlockConcurrentCount * hwConcurrentCount) * dProBatchSize * hArgmaxActual *
                                         wArgmaxAligned +
                                     highArgmaxOffset);

                        AscendC::MicroAPI::Adds(parallelRegIndex, initial3DRegIndexOneDw, offset, allMaskU32);
                        DoSingleNCNchwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask7, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg);
                    }
                }
            }
        }

        for (uint16_t highIdx = 0; highIdx < highAxisActual; ++highIdx) {
            uint32_t highArgmaxOffset = highIdx * dArgmaxActual * hArgmaxActual * wArgmaxAligned;
            int32_t baseOffset = int32_t(highIdx * dOutputActual * hOutputActual * wOutputAligned) + baseOffsetConst;
            for (uint16_t dProBatchIdx = 0; dProBatchIdx < dRemainTail; dProBatchIdx++) {
                for (uint16_t hProBatchIdx = 0; hProBatchIdx < hProBatchSize; hProBatchIdx++) {
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wProBatchSize; wBatchIdx++) {
                        T2 offset = (wBatchIdx + hProBatchIdx * wArgmaxAligned +
                                     dProBatchIdx * hArgmaxActual * wArgmaxAligned +
                                     (dRemainBatchCount + dBlockConcurrentCount * hwConcurrentCount) * dProBatchSize *
                                         hArgmaxActual * wArgmaxAligned +
                                     highArgmaxOffset);
                        AscendC::MicroAPI::Adds(parallelRegIndex, initial2DRegIndex, offset, allMaskU32);
                        DoSingleNCNchwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask8, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg);
                    }
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wRemainTail; wBatchIdx++) {
                        T2 offset = (wBatchIdx + wProBatchSize * wFullBatchCount + hProBatchIdx * wArgmaxAligned +
                                     dProBatchIdx * hArgmaxActual * wArgmaxAligned +
                                     (dRemainBatchCount + dBlockConcurrentCount * hwConcurrentCount) * dProBatchSize *
                                         hArgmaxActual * wArgmaxAligned +
                                     highArgmaxOffset);

                        AscendC::MicroAPI::Adds(parallelRegIndex, initial2DRegIndexOne, offset, allMaskU32);
                        DoSingleNCNchwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask9, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg);
                    }
                }
                for (uint16_t hProBatchIdx = 0; hProBatchIdx < hRemainTail; hProBatchIdx++) {
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wProBatchSize; wBatchIdx++) {
                        T2 offset = (wBatchIdx + (hProBatchIdx + hFullBatchCount * hProBatchSize) * wArgmaxAligned +
                                     dProBatchIdx * hArgmaxActual * wArgmaxAligned +
                                     (dRemainBatchCount + dBlockConcurrentCount * hwConcurrentCount) * dProBatchSize *
                                         hArgmaxActual * wArgmaxAligned +
                                     highArgmaxOffset);
                        AscendC::MicroAPI::Adds(parallelRegIndex, initial2DRegIndex, offset, allMaskU32);
                        DoSingleNCNchwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask10, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg);
                    }
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wRemainTail; wBatchIdx++) {
                        T2 offset = (wBatchIdx + wProBatchSize * wFullBatchCount +
                                     (hProBatchIdx + hFullBatchCount * hProBatchSize) * wArgmaxAligned +
                                     dProBatchIdx * hArgmaxActual * wArgmaxAligned +
                                     (dRemainBatchCount + dBlockConcurrentCount * hwConcurrentCount) * dProBatchSize *
                                         hArgmaxActual * wArgmaxAligned +
                                     highArgmaxOffset);

                        AscendC::MicroAPI::Adds(parallelRegIndex, initial2DRegIndexOne, offset, allMaskU32);
                        DoSingleNCNchwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask11, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg);
                    }
                }
            }
        }
    }
}
template <typename T1, typename T2, const uint32_t IS_CHECK_RANGE>
__aicore__ inline void MaxPool3DGradWithArgmaxNCDHWKernel<T1, T2, IS_CHECK_RANGE>::multipleLineProcessVF2(
    __ubuf__ computeType* yAddr, __ubuf__ T1* gradAddr, __ubuf__ T2* argmaxAddr)
{
    int64_t wOutput = wOutput_;
    int64_t hOutput = hOutput_;
    int64_t wOutputActual = wOutputActual_;
    int64_t wOutputAligned = wOutputAligned_;
    int64_t hOutputActual = hOutputActual_;
    int64_t dOutputActual = dOutputActual_;
    int32_t highOutputPlaneActual = wOutputAligned * hOutputActual * dOutputActual;
    int32_t hwOutputAligned = int32_t(hOutputActual * wOutputAligned);
    int64_t highAxisActual = highAxisActual_;
    int64_t curDIndex = dAxisIndex_ * dOutputInner_;
    int64_t curHIndex = hAxisIndex_ * hOutputInner_;
    int64_t curWIndex = wAxisIndex_ * wOutputInner_;
    int32_t baseOffsetConst = int32_t(-curHIndex * wOutputAligned - curWIndex - curDIndex * hwOutputAligned);
    int64_t wArgmaxAligned = wArgmaxAligned_;
    int64_t wArgmaxActual = wArgmaxActual_;
    uint16_t hArgmaxActual = hArgmaxActual_;
    uint16_t dArgmaxActual = dArgmaxActual_;
    uint16_t hProBatchSize = curHProBatchSize_;
    uint16_t wProBatchSize = curWProBatchSize_;
    uint16_t dProBatchSize = curDProBatchSize_;
    uint32_t wFullBatchCount = wArgmaxActual / wProBatchSize;
    uint16_t wRemainTail = wArgmaxActual - wProBatchSize * wFullBatchCount;
    uint32_t dFullBatchCount = dArgmaxActual / dProBatchSize;
    uint16_t dRemainTail = dArgmaxActual - dProBatchSize * dFullBatchCount;
    uint32_t hFullBatchCount = hArgmaxActual / hProBatchSize;
    uint16_t hRemainTail = hArgmaxActual - hProBatchSize * hFullBatchCount;
    uint32_t dhwFullBatchCount = wFullBatchCount * hFullBatchCount * dFullBatchCount;
    uint16_t highConcurrentCount = V_REG_SIZE / (dhwFullBatchCount * sizeof(T2));
    uint16_t highBlockConcurrentCount = highAxisActual / highConcurrentCount;
    uint16_t highBlockRemainTail = highAxisActual - highBlockConcurrentCount * highConcurrentCount;
    int64_t depthStride = hArgmaxActual * wArgmaxAligned * dProBatchSize;
    int64_t highStride = dArgmaxActual * hArgmaxActual * wArgmaxAligned;
    uint32_t mask0 = highConcurrentCount * dFullBatchCount * hFullBatchCount * wFullBatchCount;
    uint32_t mask1 = highConcurrentCount * dFullBatchCount * hFullBatchCount;
    uint32_t mask2 = highConcurrentCount * dFullBatchCount * wFullBatchCount;
    uint32_t mask3 = highConcurrentCount * dFullBatchCount;
    uint32_t mask4 = highConcurrentCount * hFullBatchCount * wFullBatchCount;
    uint32_t mask5 = highConcurrentCount * hFullBatchCount;
    uint32_t mask6 = highConcurrentCount * wFullBatchCount;
    uint32_t mask7 = highConcurrentCount;
    uint32_t mask8 = highBlockRemainTail * dFullBatchCount * hFullBatchCount * wFullBatchCount;
    uint32_t mask9 = highBlockRemainTail * dFullBatchCount * hFullBatchCount;
    uint32_t mask10 = highBlockRemainTail * dFullBatchCount * wFullBatchCount;
    uint32_t mask11 = highBlockRemainTail * dFullBatchCount;
    uint32_t mask12 = highBlockRemainTail * hFullBatchCount * wFullBatchCount;
    uint32_t mask13 = highBlockRemainTail * hFullBatchCount;
    uint32_t mask14 = highBlockRemainTail * wFullBatchCount;
    uint32_t mask15 = highBlockRemainTail;

    uint32_t magicHW = 0;
    uint32_t shiftHW = 0;
    uint32_t magicW = 0;
    uint32_t shiftW = 0;
    int32_t hwOutput = int32_t(hOutput * wOutput);
    GetUintDivMagicAndShift<uint32_t>(magicHW, shiftHW, static_cast<uint32_t>(hwOutput));
    GetUintDivMagicAndShift<uint32_t>(magicW, shiftW, static_cast<uint32_t>(wOutput));

    uint32_t divisor_dhw = dFullBatchCount * hFullBatchCount * wFullBatchCount;
    uint32_t divisor_dh = dFullBatchCount * hFullBatchCount;
    uint32_t divisor_dw = dFullBatchCount * wFullBatchCount;
    uint32_t divisor_d = dFullBatchCount;
    uint32_t divisor_hw = hFullBatchCount * wFullBatchCount;
    uint32_t divisor_h = hFullBatchCount;
    uint32_t divisor_w = wFullBatchCount;
    uint32_t divisor_1 = 1;

    uint32_t magicHigh_dhw = 0, shiftHigh_dhw = 0;
    uint32_t magicHigh_dh = 0, shiftHigh_dh = 0;
    uint32_t magicHigh_dw = 0, shiftHigh_dw = 0;
    uint32_t magicHigh_d = 0, shiftHigh_d = 0;
    uint32_t magicHigh_hw = 0, shiftHigh_hw = 0;
    uint32_t magicHigh_h = 0, shiftHigh_h = 0;
    uint32_t magicHigh_w = 0, shiftHigh_w = 0;
    uint32_t magicHigh_1 = 0, shiftHigh_1 = 0;

    GetUintDivMagicAndShift<uint32_t>(magicHigh_dhw, shiftHigh_dhw, divisor_dhw);
    GetUintDivMagicAndShift<uint32_t>(magicHigh_dh, shiftHigh_dh, divisor_dh);
    GetUintDivMagicAndShift<uint32_t>(magicHigh_dw, shiftHigh_dw, divisor_dw);
    GetUintDivMagicAndShift<uint32_t>(magicHigh_d, shiftHigh_d, divisor_d);
    GetUintDivMagicAndShift<uint32_t>(magicHigh_hw, shiftHigh_hw, divisor_hw);
    GetUintDivMagicAndShift<uint32_t>(magicHigh_h, shiftHigh_h, divisor_h);
    GetUintDivMagicAndShift<uint32_t>(magicHigh_w, shiftHigh_w, divisor_w);
    GetUintDivMagicAndShift<uint32_t>(magicHigh_1, shiftHigh_1, divisor_1);

    DivMagic divW = PrecomputeDiv(static_cast<uint32_t>(wFullBatchCount));
    DivMagic divH = PrecomputeDiv(static_cast<uint32_t>(hFullBatchCount));
    DivMagic divWH = PrecomputeDiv(static_cast<uint32_t>(wFullBatchCount * hFullBatchCount));
    DivMagic divHD = PrecomputeDiv(static_cast<uint32_t>(hFullBatchCount * dFullBatchCount));
    DivMagic divDHW = PrecomputeDiv(static_cast<uint32_t>(wFullBatchCount * hFullBatchCount * dFullBatchCount));
    DivMagic divWD = PrecomputeDiv(static_cast<uint32_t>(wFullBatchCount * dFullBatchCount));
    DivMagic divD = PrecomputeDiv(static_cast<uint32_t>(dFullBatchCount));
    DivMagic div1 = PrecomputeDiv(1);

    __VEC_SCOPE__
    {
        AscendC::MicroAPI::RegTensor<int32_t> dLowerReg;
        AscendC::MicroAPI::RegTensor<int32_t> wLowerReg;
        AscendC::MicroAPI::RegTensor<int32_t> hLowerReg;
        AscendC::MicroAPI::RegTensor<int32_t> dUpperReg;
        AscendC::MicroAPI::RegTensor<int32_t> hUpperReg;
        AscendC::MicroAPI::RegTensor<int32_t> wUpperReg;
        if constexpr (IS_CHECK_RANGE == 1) {
            AscendC::MicroAPI::Duplicate(dLowerReg, int32_t(curDIndex));
            AscendC::MicroAPI::Duplicate(hLowerReg, int32_t(curHIndex));
            AscendC::MicroAPI::Duplicate(wLowerReg, int32_t(curWIndex));
            AscendC::MicroAPI::Duplicate(dUpperReg, int32_t(dOutputActual + curDIndex));
            AscendC::MicroAPI::Duplicate(hUpperReg, int32_t(hOutputActual + curHIndex));
            AscendC::MicroAPI::Duplicate(wUpperReg, int32_t(wOutputActual + curWIndex));
        }
        AscendC::MicroAPI::RegTensor<uint32_t> magicHWReg;
        AscendC::MicroAPI::RegTensor<uint32_t> magicWReg;
        AscendC::MicroAPI::Duplicate(magicHWReg, magicHW);
        AscendC::MicroAPI::Duplicate(magicWReg, magicW);
        AscendC::MicroAPI::RegTensor<uint32_t> magicHighReg;
        AscendC::MicroAPI::RegTensor<uint32_t> magicHighReg2;
        AscendC::MicroAPI::RegTensor<uint32_t> initial4DRegIndex;
        AscendC::MicroAPI::RegTensor<uint32_t> initial4DRegIndexOne;
        AscendC::MicroAPI::RegTensor<uint32_t> initial4DRegIndexDW;
        AscendC::MicroAPI::RegTensor<uint32_t> initial4DRegIndexOneHD;
        AscendC::MicroAPI::RegTensor<uint32_t> initial3DRegIndex;
        AscendC::MicroAPI::RegTensor<uint32_t> initial3DRegIndexOne;
        AscendC::MicroAPI::RegTensor<uint32_t> initial2DRegIndex;
        AscendC::MicroAPI::RegTensor<uint32_t> initial2DRegIndexOne;
        GenInitial4DIndicesFast((AscendC::MicroAPI::RegTensor<int32_t>&)initial4DRegIndex, wProBatchSize, hProBatchSize,
                                wArgmaxAligned, wFullBatchCount, hFullBatchCount, dFullBatchCount, depthStride,
                                highStride, divDHW, divWH, divW);
        Gen4DIndexOneFast((AscendC::MicroAPI::RegTensor<int32_t>&)initial4DRegIndexOne, hProBatchSize, wArgmaxAligned,
                          hFullBatchCount, dFullBatchCount, depthStride, highStride, divHD, divH);
        GenInitial4DIndicesFast((AscendC::MicroAPI::RegTensor<int32_t>&)initial4DRegIndexDW, wProBatchSize,
                                hProBatchSize, wArgmaxAligned, wFullBatchCount, 1, dFullBatchCount, depthStride,
                                highStride, divWD, divW, divW);
        Gen4DIndexOneFast((AscendC::MicroAPI::RegTensor<int32_t>&)initial4DRegIndexOneHD, hProBatchSize, wArgmaxAligned,
                          1, dFullBatchCount, depthStride, highStride, divD, div1);
        GenInitial3DHighIndicesFast((AscendC::MicroAPI::RegTensor<int32_t>&)initial3DRegIndex, highStride,
                                    wProBatchSize, hProBatchSize, wArgmaxAligned, wFullBatchCount, hFullBatchCount,
                                    divWH, divW);
        Gen3DHighIndexOneFast((AscendC::MicroAPI::RegTensor<int32_t>&)initial3DRegIndexOne, highStride, hProBatchSize,
                              wArgmaxAligned, hFullBatchCount, divH);
        GenInitial2DIndicesFast((AscendC::MicroAPI::RegTensor<int32_t>&)initial2DRegIndex, wProBatchSize,
                                dArgmaxActual * hArgmaxActual, wArgmaxAligned, wFullBatchCount, divW);
        Gen2DIndexOne((AscendC::MicroAPI::RegTensor<int32_t>&)initial2DRegIndexOne, dArgmaxActual * hArgmaxActual,
                      wArgmaxAligned);
        AscendC::MicroAPI::RegTensor<uint32_t> parallelRegIndex;
        AscendC::MicroAPI::MaskReg
            allMaskU32 = AscendC::MicroAPI::CreateMask<uint32_t, AscendC::MicroAPI::MaskPattern::ALL>();
        AscendC::MicroAPI::Duplicate(magicHighReg, magicHigh_dhw);
        AscendC::MicroAPI::Duplicate(magicHighReg2, magicHigh_dh);
        for (uint16_t highBlockIdx = 0; highBlockIdx < highBlockConcurrentCount; ++highBlockIdx) {
            uint32_t highArgmaxOffset = highBlockIdx * highConcurrentCount * dArgmaxActual * hArgmaxActual *
                                        wArgmaxAligned;
            int32_t baseOffset = int32_t(highBlockIdx * highConcurrentCount * dOutputActual * hOutputActual *
                                         wOutputAligned) +
                                 baseOffsetConst;
            for (uint16_t dProBatchIdx = 0; dProBatchIdx < dProBatchSize; dProBatchIdx++) {
                for (uint16_t hProBatchIdx = 0; hProBatchIdx < hProBatchSize; hProBatchIdx++) {
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wProBatchSize; wBatchIdx++) {
                        T2 offset = (wBatchIdx + hProBatchIdx * wArgmaxAligned +
                                     dProBatchIdx * hArgmaxActual * wArgmaxAligned + highArgmaxOffset);
                        AscendC::MicroAPI::Adds(parallelRegIndex, initial4DRegIndex, offset, allMaskU32);
                        DoMulNCNcdhwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask0, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg, highOutputPlaneActual, divisor_dhw, magicHighReg,
                            static_cast<int16_t>(shiftHigh_dhw));
                    }
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wRemainTail; wBatchIdx++) {
                        T2 offset = (wBatchIdx + wProBatchSize * wFullBatchCount + hProBatchIdx * wArgmaxAligned +
                                     dProBatchIdx * hArgmaxActual * wArgmaxAligned + highArgmaxOffset);
                        AscendC::MicroAPI::Adds(parallelRegIndex, initial4DRegIndexOne, offset, allMaskU32);
                        DoMulNCNcdhwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask1, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg, highOutputPlaneActual, divisor_dh, magicHighReg2,
                            static_cast<int16_t>(shiftHigh_dh));
                    }
                }
            }
        }

        AscendC::MicroAPI::Duplicate(magicHighReg, magicHigh_dw);
        AscendC::MicroAPI::Duplicate(magicHighReg2, magicHigh_d);
        for (uint16_t highBlockIdx = 0; highBlockIdx < highBlockConcurrentCount; ++highBlockIdx) {
            uint32_t highArgmaxOffset = highBlockIdx * highConcurrentCount * dArgmaxActual * hArgmaxActual *
                                        wArgmaxAligned;
            int32_t baseOffset = int32_t(highBlockIdx * highConcurrentCount * dOutputActual * hOutputActual *
                                         wOutputAligned) +
                                 baseOffsetConst;
            for (uint16_t dProBatchIdx = 0; dProBatchIdx < dProBatchSize; dProBatchIdx++) {
                for (uint16_t hTailIdx = 0; hTailIdx < hRemainTail; hTailIdx++) {
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wProBatchSize; wBatchIdx++) {
                        T2 offset = (wBatchIdx + (hProBatchSize * hFullBatchCount + hTailIdx) * wArgmaxAligned +
                                     dProBatchIdx * hArgmaxActual * wArgmaxAligned + highArgmaxOffset);
                        AscendC::MicroAPI::Adds(parallelRegIndex, initial4DRegIndexDW, offset, allMaskU32);
                        DoMulNCNcdhwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask2, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg, highOutputPlaneActual, divisor_dw, magicHighReg,
                            static_cast<int16_t>(shiftHigh_dw));
                    }
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wRemainTail; wBatchIdx++) {
                        T2 offset = wBatchIdx + wProBatchSize * wFullBatchCount +
                                    (hProBatchSize * hFullBatchCount + hTailIdx) * wArgmaxAligned +
                                    dProBatchIdx * hArgmaxActual * wArgmaxAligned + highArgmaxOffset;
                        AscendC::MicroAPI::Adds(parallelRegIndex, initial4DRegIndexOneHD, offset, allMaskU32);
                        DoMulNCNcdhwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask3, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg, highOutputPlaneActual, divisor_d, magicHighReg2,
                            static_cast<int16_t>(shiftHigh_d));
                    }
                }
            }
        }

        AscendC::MicroAPI::Duplicate(magicHighReg, magicHigh_hw);
        AscendC::MicroAPI::Duplicate(magicHighReg2, magicHigh_h);
        for (uint16_t highBlockIdx = 0; highBlockIdx < highBlockConcurrentCount; ++highBlockIdx) {
            uint32_t highArgmaxOffset = highBlockIdx * highConcurrentCount * dArgmaxActual * hArgmaxActual *
                                        wArgmaxAligned;
            int32_t baseOffset = int32_t(highBlockIdx * highConcurrentCount * dOutputActual * hOutputActual *
                                         wOutputAligned) +
                                 baseOffsetConst;
            for (uint16_t dTailIdx = 0; dTailIdx < dRemainTail; dTailIdx++) {
                for (uint16_t hProBatchIdx = 0; hProBatchIdx < hProBatchSize; hProBatchIdx++) {
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wProBatchSize; wBatchIdx++) {
                        T2 offset = (wBatchIdx + hProBatchIdx * wArgmaxAligned +
                                     (dFullBatchCount * dProBatchSize + dTailIdx) * hArgmaxActual * wArgmaxAligned +
                                     highArgmaxOffset);
                        AscendC::MicroAPI::Adds(parallelRegIndex, initial3DRegIndex, offset, allMaskU32);
                        DoMulNCNcdhwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask4, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg, highOutputPlaneActual, divisor_hw, magicHighReg,
                            static_cast<int16_t>(shiftHigh_hw));
                    }
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wRemainTail; wBatchIdx++) {
                        T2 offset = (wBatchIdx + wProBatchSize * wFullBatchCount + hProBatchIdx * wArgmaxAligned +
                                     (dFullBatchCount * dProBatchSize + dTailIdx) * hArgmaxActual * wArgmaxAligned +
                                     highArgmaxOffset);
                        AscendC::MicroAPI::Adds(parallelRegIndex, initial3DRegIndexOne, offset, allMaskU32);
                        DoMulNCNcdhwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask5, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg, highOutputPlaneActual, divisor_h, magicHighReg2,
                            static_cast<int16_t>(shiftHigh_h));
                    }
                }
            }
        }

        AscendC::MicroAPI::Duplicate(magicHighReg, magicHigh_w);
        AscendC::MicroAPI::Duplicate(magicHighReg2, magicHigh_1);
        for (uint16_t highBlockIdx = 0; highBlockIdx < highBlockConcurrentCount; ++highBlockIdx) {
            uint32_t highArgmaxOffset = highBlockIdx * highConcurrentCount * dArgmaxActual * hArgmaxActual *
                                        wArgmaxAligned;
            int32_t baseOffset = int32_t(highBlockIdx * highConcurrentCount * dOutputActual * hOutputActual *
                                         wOutputAligned) +
                                 baseOffsetConst;
            for (uint16_t dTailIdx = 0; dTailIdx < dRemainTail; dTailIdx++) {
                for (uint16_t hTailIdx = 0; hTailIdx < hRemainTail; hTailIdx++) {
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wProBatchSize; wBatchIdx++) {
                        T2 offset = (wBatchIdx + (hProBatchSize * hFullBatchCount + hTailIdx) * wArgmaxAligned +
                                     (dFullBatchCount * dProBatchSize + dTailIdx) * hArgmaxActual * wArgmaxAligned +
                                     highArgmaxOffset);
                        AscendC::MicroAPI::Adds(parallelRegIndex, initial2DRegIndex, offset, allMaskU32);
                        DoMulNCNcdhwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask6, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg, highOutputPlaneActual, divisor_w, magicHighReg,
                            static_cast<int16_t>(shiftHigh_w));
                    }
                    for (uint16_t wBatchIdx = 0; wBatchIdx < wRemainTail; wBatchIdx++) {
                        T2 offset = (wBatchIdx + wProBatchSize * wFullBatchCount +
                                     (hProBatchSize * hFullBatchCount + hTailIdx) * wArgmaxAligned +
                                     (dProBatchSize * dFullBatchCount + dTailIdx) * hArgmaxActual * wArgmaxAligned +
                                     highArgmaxOffset);
                        AscendC::MicroAPI::Adds(parallelRegIndex, initial2DRegIndexOne, offset, allMaskU32);
                        DoMulNCNcdhwFastDiv<T1, T2, IS_CHECK_RANGE>(
                            yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask7, magicHWReg,
                            static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                            wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                            hUpperReg, wUpperReg, highOutputPlaneActual, divisor_1, magicHighReg2,
                            static_cast<int16_t>(shiftHigh_1));
                    }
                }
            }
        }

        uint32_t highArgmaxOffset = highBlockConcurrentCount * highConcurrentCount * dArgmaxActual * hArgmaxActual *
                                    wArgmaxAligned;
        int32_t baseOffset = int32_t(highBlockConcurrentCount * highConcurrentCount * dOutputActual * hOutputActual *
                                     wOutputAligned) +
                             baseOffsetConst;

        AscendC::MicroAPI::Duplicate(magicHighReg, magicHigh_dhw);
        AscendC::MicroAPI::Duplicate(magicHighReg2, magicHigh_dh);
        for (uint16_t dProBatchIdx = 0; dProBatchIdx < dProBatchSize; dProBatchIdx++) {
            for (uint16_t hProBatchIdx = 0; hProBatchIdx < hProBatchSize; hProBatchIdx++) {
                for (uint16_t wBatchIdx = 0; wBatchIdx < wProBatchSize; wBatchIdx++) {
                    T2 offset = (wBatchIdx + hProBatchIdx * wArgmaxAligned +
                                 dProBatchIdx * hArgmaxActual * wArgmaxAligned + highArgmaxOffset);
                    AscendC::MicroAPI::Adds(parallelRegIndex, initial4DRegIndex, offset, allMaskU32);
                    DoMulNCNcdhwFastDiv<T1, T2, IS_CHECK_RANGE>(
                        yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask8, magicHWReg, static_cast<int16_t>(shiftHW),
                        magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned, wOutputAligned, wOutput, hwOutput,
                        baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg, hUpperReg, wUpperReg,
                        highOutputPlaneActual, divisor_dhw, magicHighReg, static_cast<int16_t>(shiftHigh_dhw));
                }
                for (uint16_t wBatchIdx = 0; wBatchIdx < wRemainTail; wBatchIdx++) {
                    T2 offset = (wBatchIdx + wProBatchSize * wFullBatchCount + hProBatchIdx * wArgmaxAligned +
                                 dProBatchIdx * hArgmaxActual * wArgmaxAligned + highArgmaxOffset);
                    AscendC::MicroAPI::Adds(parallelRegIndex, initial4DRegIndexOne, offset, allMaskU32);
                    DoMulNCNcdhwFastDiv<T1, T2, IS_CHECK_RANGE>(
                        yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask9, magicHWReg, static_cast<int16_t>(shiftHW),
                        magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned, wOutputAligned, wOutput, hwOutput,
                        baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg, hUpperReg, wUpperReg,
                        highOutputPlaneActual, divisor_dh, magicHighReg2, static_cast<int16_t>(shiftHigh_dh));
                }
            }
        }

        AscendC::MicroAPI::Duplicate(magicHighReg, magicHigh_dw);
        AscendC::MicroAPI::Duplicate(magicHighReg2, magicHigh_d);
        for (uint16_t dProBatchIdx = 0; dProBatchIdx < dProBatchSize; dProBatchIdx++) {
            for (uint16_t hProBatchIdx = 0; hProBatchIdx < hRemainTail; hProBatchIdx++) {
                for (uint16_t wBatchIdx = 0; wBatchIdx < wProBatchSize; wBatchIdx++) {
                    T2 offset = (wBatchIdx + (hProBatchSize * hFullBatchCount + hProBatchIdx) * wArgmaxAligned +
                                 dProBatchIdx * hArgmaxActual * wArgmaxAligned + highArgmaxOffset);
                    AscendC::MicroAPI::Adds(parallelRegIndex, initial4DRegIndexDW, offset, allMaskU32);
                    DoMulNCNcdhwFastDiv<T1, T2, IS_CHECK_RANGE>(
                        yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask10, magicHWReg,
                        static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                        wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                        hUpperReg, wUpperReg, highOutputPlaneActual, divisor_dw, magicHighReg,
                        static_cast<int16_t>(shiftHigh_dw));
                }
                for (uint16_t wBatchIdx = 0; wBatchIdx < wRemainTail; wBatchIdx++) {
                    T2 offset = (wBatchIdx + wProBatchSize * wFullBatchCount +
                                 (hProBatchSize * hFullBatchCount + hProBatchIdx) * wArgmaxAligned +
                                 dProBatchIdx * hArgmaxActual * wArgmaxAligned + highArgmaxOffset);
                    AscendC::MicroAPI::Adds(parallelRegIndex, initial4DRegIndexOneHD, offset, allMaskU32);
                    DoMulNCNcdhwFastDiv<T1, T2, IS_CHECK_RANGE>(
                        yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask11, magicHWReg,
                        static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                        wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                        hUpperReg, wUpperReg, highOutputPlaneActual, divisor_d, magicHighReg2,
                        static_cast<int16_t>(shiftHigh_d));
                }
            }
        }

        AscendC::MicroAPI::Duplicate(magicHighReg, magicHigh_hw);
        AscendC::MicroAPI::Duplicate(magicHighReg2, magicHigh_h);
        for (uint16_t dTailIdx = 0; dTailIdx < dRemainTail; dTailIdx++) {
            for (uint16_t hProBatchIdx = 0; hProBatchIdx < hProBatchSize; hProBatchIdx++) {
                for (uint16_t wBatchIdx = 0; wBatchIdx < wProBatchSize; wBatchIdx++) {
                    T2 offset = (wBatchIdx + hProBatchIdx * wArgmaxAligned +
                                 (dFullBatchCount * dProBatchSize + dTailIdx) * hArgmaxActual * wArgmaxAligned +
                                 highArgmaxOffset);
                    AscendC::MicroAPI::Adds(parallelRegIndex, initial3DRegIndex, offset, allMaskU32);
                    DoMulNCNcdhwFastDiv<T1, T2, IS_CHECK_RANGE>(
                        yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask12, magicHWReg,
                        static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                        wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                        hUpperReg, wUpperReg, highOutputPlaneActual, divisor_hw, magicHighReg,
                        static_cast<int16_t>(shiftHigh_hw));
                }
                for (uint16_t wBatchIdx = 0; wBatchIdx < wRemainTail; wBatchIdx++) {
                    T2 offset = (wBatchIdx + wProBatchSize * wFullBatchCount + hProBatchIdx * wArgmaxAligned +
                                 (dFullBatchCount * dProBatchSize + dTailIdx) * hArgmaxActual * wArgmaxAligned +
                                 highArgmaxOffset);
                    AscendC::MicroAPI::Adds(parallelRegIndex, initial3DRegIndexOne, offset, allMaskU32);
                    DoMulNCNcdhwFastDiv<T1, T2, IS_CHECK_RANGE>(
                        yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask13, magicHWReg,
                        static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                        wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                        hUpperReg, wUpperReg, highOutputPlaneActual, divisor_h, magicHighReg2,
                        static_cast<int16_t>(shiftHigh_h));
                }
            }
        }

        AscendC::MicroAPI::Duplicate(magicHighReg, magicHigh_w);
        AscendC::MicroAPI::Duplicate(magicHighReg2, magicHigh_1);
        for (uint16_t dTailIdx = 0; dTailIdx < dRemainTail; dTailIdx++) {
            for (uint16_t hTailIdx = 0; hTailIdx < hRemainTail; hTailIdx++) {
                for (uint16_t wBatchIdx = 0; wBatchIdx < wProBatchSize; wBatchIdx++) {
                    T2 offset = (wBatchIdx + (hProBatchSize * hFullBatchCount + hTailIdx) * wArgmaxAligned +
                                 (dFullBatchCount * dProBatchSize + dTailIdx) * hArgmaxActual * wArgmaxAligned +
                                 highArgmaxOffset);
                    AscendC::MicroAPI::Adds(parallelRegIndex, initial2DRegIndex, offset, allMaskU32);
                    DoMulNCNcdhwFastDiv<T1, T2, IS_CHECK_RANGE>(
                        yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask14, magicHWReg,
                        static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                        wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                        hUpperReg, wUpperReg, highOutputPlaneActual, divisor_w, magicHighReg,
                        static_cast<int16_t>(shiftHigh_w));
                }
                for (uint16_t wBatchIdx = 0; wBatchIdx < wRemainTail; wBatchIdx++) {
                    T2 offset = (wBatchIdx + wProBatchSize * wFullBatchCount +
                                 (hProBatchSize * hFullBatchCount + hTailIdx) * wArgmaxAligned +
                                 (dProBatchSize * dFullBatchCount + dTailIdx) * hArgmaxActual * wArgmaxAligned +
                                 highArgmaxOffset);
                    AscendC::MicroAPI::Adds(parallelRegIndex, initial2DRegIndexOne, offset, allMaskU32);
                    DoMulNCNcdhwFastDiv<T1, T2, IS_CHECK_RANGE>(
                        yAddr, gradAddr, argmaxAddr, parallelRegIndex, mask15, magicHWReg,
                        static_cast<int16_t>(shiftHW), magicWReg, static_cast<int16_t>(shiftW), hwOutputAligned,
                        wOutputAligned, wOutput, hwOutput, baseOffset, dLowerReg, hLowerReg, wLowerReg, dUpperReg,
                        hUpperReg, wUpperReg, highOutputPlaneActual, divisor_1, magicHighReg2,
                        static_cast<int16_t>(shiftHigh_1));
                }
            }
        }
    }
}
} // namespace MaxPool3DGradWithArgmaxNCDHWNameSpace
#endif // MAX_POOL_GRAD_WITH_ARGMAX_SIMD_IMPL_H_
