<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://verilogtorouting.org/">Original</a>
    <h1>Verilog to Routing</h1>
    
    <div id="readability-page-1" class="page"><div>
      <div>
        <p>The Verilog to Routing (VTR) project provides open-source CAD tools for FPGA architecture and CAD research. This project, along with the benchmark suites, is released under the MIT license. This means that you are free to use, modify, and distribute the software and benchmark files, subject to the terms and conditions of the MIT license.</p>

<figure>
    <img src="https://verilogtorouting.org/img/vpr_placement.png" alt="VPR Placement" width="350px"/>
    <figcaption>Device Floorplan &amp; Placement</figcaption>
</figure>

<p>Open source CAD tools enable the investigation of new FPGA architectures and CAD algorithms, which are not possible with closed-source tools.</p>

<p>The VTR design flow takes as input a Verilog description of a digital circuit, and a description of the target FPGA architecture. It then perfoms:</p>

<ul>
  <li>Elaboration &amp; Synthesis (ODIN II)</li>
  <li>Logic Optimization &amp; Technology Mapping (ABC)</li>
  <li>Packing, Placement, Routing &amp; Timing Analysis (VPR)</li>
</ul>

<p>to produce FPGA speed and area results.
VTR can also produce the information required for bitstream generation to target real FPGA devices.</p>

<figure>
    <img src="https://verilogtorouting.org/img/vpr_sb.png" alt="FPGA Routing Switchbox" width="200"/>
    <figcaption>FPGA Routing Switchbox</figcaption>
</figure>

<p>VTR is flexible and can taget a wide range of hypothetical, commercial-like and commercial FPGA architectures, and includes benchmark designs suitable for evaluating FPGA architectures.</p>

<p>For more information see the <a href="https://docs.verilogtorouting.org">documentation</a>.</p>

<figure>
    <figcaption>VPR Optimization: Placement &amp; Routing</figcaption>
    <div>
        <p>
            <video autoplay="" loop="" muted="" playsinline="" width="250">
                <source src="img/neuron_placement_macros.mp4" type="video/mp4"/>
            </video>
            <figcaption>Placement</figcaption>
        </p>
        <p>
            <video autoplay="" loop="" muted="" playsinline="" width="250">
                <source src="img/neuron_nets.mp4" type="video/mp4"/>
            </video>
            <figcaption>Logical Connections</figcaption>
        </p>
        <p>
            <video autoplay="" loop="" muted="" playsinline="" width="250">
                <source src="img/neuron_routing_util.mp4" type="video/mp4"/>
            </video>
            <figcaption>Routing Utilization</figcaption>
        </p>
    </div>
</figure>

      </div>
    </div></div>
  </body>
</html>
