# RISCV-Processor
RISC-V Processor with five-sage pipeline and split two-level cache hierarchy

To run the test code.
./bin/rv_load_memory.sh testcode/mp3-cp1.s processor/simulation/modelsim/memory.lst 1
