--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/huang/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mcs_top.twx mcs_top.ncd -o mcs_top.twr mcs_top.pcf -ucf
mcs_top.ucf -ucf dp_dram.ucf -ucf hdmi.ucf

Design file:              mcs_top.ncd
Physical constraint file: mcs_top.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "Clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: clkRst/CLK_500
--------------------------------------------------------------------------------
Slack: 0.615ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: clkRst/CLK_500_n
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clkRst/clkGen/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: clkRst/CLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset_path" TIG;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X34Y88.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     14.630ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      17.585ns (Levels of Logic = 3)
  Clock Path Skew:      3.377ns (5.092 - 1.715)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y37.DQ      Tcko                  0.476   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X35Y71.D5      net (fanout=23)       5.172   clkRst/rstDelay<24>
    SLICE_X35Y71.D       Tilo                  0.259   mcs_0/U0/LMB_Rst
                                                       lut6184_90
    PLL_ADV_X0Y0.RST     net (fanout=3)        3.957   ][60725_91
    PLL_ADV_X0Y0.LOCKED  Tplldo_LOCKED         1.300   withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
    SLICE_X35Y71.C3      net (fanout=2)        4.247   withHdmiTx.Inst_hdmiOutIF/pll_locked
    SLICE_X35Y71.CMUX    Tilo                  0.337   mcs_0/U0/LMB_Rst
                                                       lut67982_13856
    SLICE_X34Y88.SR      net (fanout=1)        1.565   ][IN_virtPIBox_10565_13857
    SLICE_X34Y88.CLK     Trck                  0.272   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                     17.585ns (2.644ns logic, 14.941ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.551ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      8.506ns (Levels of Logic = 2)
  Clock Path Skew:      3.377ns (5.092 - 1.715)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y37.DQ      Tcko                  0.476   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X35Y71.D5      net (fanout=23)       5.172   clkRst/rstDelay<24>
    SLICE_X35Y71.D       Tilo                  0.259   mcs_0/U0/LMB_Rst
                                                       lut6184_90
    SLICE_X35Y71.C5      net (fanout=3)        0.425   ][60725_91
    SLICE_X35Y71.CMUX    Tilo                  0.337   mcs_0/U0/LMB_Rst
                                                       lut67982_13856
    SLICE_X34Y88.SR      net (fanout=1)        1.565   ][IN_virtPIBox_10565_13857
    SLICE_X34Y88.CLK     Trck                  0.272   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      8.506ns (1.344ns logic, 7.162ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X34Y88.SR), 2 paths
--------------------------------------------------------------------------------
Delay (hold path):      2.661ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      4.659ns (Levels of Logic = 2)
  Clock Path Skew:      1.576ns (2.247 - 0.671)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y37.DQ      Tcko                  0.200   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X35Y71.D5      net (fanout=23)       2.972   clkRst/rstDelay<24>
    SLICE_X35Y71.D       Tilo                  0.156   mcs_0/U0/LMB_Rst
                                                       lut6184_90
    SLICE_X35Y71.C5      net (fanout=3)        0.193   ][60725_91
    SLICE_X35Y71.CMUX    Tilo                  0.203   mcs_0/U0/LMB_Rst
                                                       lut67982_13856
    SLICE_X34Y88.SR      net (fanout=1)        0.821   ][IN_virtPIBox_10565_13857
    SLICE_X34Y88.CLK     Tremck      (-Th)    -0.114   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      4.659ns (0.673ns logic, 3.986ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      7.633ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Data Path Delay:      9.631ns (Levels of Logic = 3)
  Clock Path Skew:      1.576ns (2.247 - 0.671)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_hdmiOutIF/localRst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y37.DQ      Tcko                  0.200   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X35Y71.D5      net (fanout=23)       2.972   clkRst/rstDelay<24>
    SLICE_X35Y71.D       Tilo                  0.156   mcs_0/U0/LMB_Rst
                                                       lut6184_90
    PLL_ADV_X0Y0.RST     net (fanout=3)        2.259   ][60725_91
    PLL_ADV_X0Y0.LOCKED  Tplldo_LOCKED         0.541   withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV
    SLICE_X35Y71.C3      net (fanout=2)        2.365   withHdmiTx.Inst_hdmiOutIF/pll_locked
    SLICE_X35Y71.CMUX    Tilo                  0.203   mcs_0/U0/LMB_Rst
                                                       lut67982_13856
    SLICE_X34Y88.SR      net (fanout=1)        0.821   ][IN_virtPIBox_10565_13857
    SLICE_X34Y88.CLK     Tremck      (-Th)    -0.114   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    -------------------------------------------------  ---------------------------
    Total                                      9.631ns (1.214ns logic, 8.417ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset2_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X25Y71.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.251ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r0 (FF)
  Data Path Delay:      7.254ns (Levels of Logic = 1)
  Clock Path Skew:      3.425ns (5.140 - 1.715)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y37.DQ      Tcko                  0.476   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X35Y71.D5      net (fanout=23)       5.172   clkRst/rstDelay<24>
    SLICE_X35Y71.D       Tilo                  0.259   mcs_0/U0/LMB_Rst
                                                       lut6184_90
    SLICE_X25Y71.SR      net (fanout=3)        1.026   ][60725_91
    SLICE_X25Y71.CLK     Trck                  0.321   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r0
    -------------------------------------------------  ---------------------------
    Total                                      7.254ns (1.056ns logic, 6.198ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X25Y71.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.751ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r0 (FF)
  Data Path Delay:      6.860ns (Levels of Logic = 1)
  Clock Path Skew:      4.687ns (6.055 - 1.368)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y37.DQ      Tcko                  0.449   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X35Y71.D5      net (fanout=23)       4.918   clkRst/rstDelay<24>
    SLICE_X35Y71.D       Tilo                  0.244   mcs_0/U0/LMB_Rst
                                                       lut6184_90
    SLICE_X25Y71.SR      net (fanout=3)        0.977   ][60725_91
    SLICE_X25Y71.CLK     Tremck      (-Th)    -0.272   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r0
    -------------------------------------------------  ---------------------------
    Total                                      6.860ns (0.965ns logic, 5.895ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_hdmireset3_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X25Y71.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.254ns (data path - clock path skew + uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r1 (FF)
  Data Path Delay:      7.257ns (Levels of Logic = 1)
  Clock Path Skew:      3.425ns (5.140 - 1.715)
  Source Clock:         sysClk rising at 30.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Maximum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y37.DQ      Tcko                  0.476   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X35Y71.D5      net (fanout=23)       5.172   clkRst/rstDelay<24>
    SLICE_X35Y71.D       Tilo                  0.259   mcs_0/U0/LMB_Rst
                                                       lut6184_90
    SLICE_X25Y71.SR      net (fanout=3)        1.026   ][60725_91
    SLICE_X25Y71.CLK     Trck                  0.324   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      7.257ns (1.059ns logic, 6.198ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_hdmireset3_path" TIG;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X25Y71.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.754ns (datapath - clock path skew - uncertainty)
  Source:               clkRst/rstDelay_24 (FF)
  Destination:          withHdmiTx.Inst_dram_reader/rst_r1 (FF)
  Data Path Delay:      6.863ns (Levels of Logic = 1)
  Clock Path Skew:      4.687ns (6.055 - 1.368)
  Source Clock:         sysClk rising at 40.000ns
  Destination Clock:    clkHdmiTx rising at 30.769ns
  Clock Uncertainty:    0.422ns

  Clock Uncertainty:          0.422ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.287ns

  Minimum Data Path at Slow Process Corner: clkRst/rstDelay_24 to withHdmiTx.Inst_dram_reader/rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y37.DQ      Tcko                  0.449   clkRst/rstDelay<24>
                                                       clkRst/rstDelay_24
    SLICE_X35Y71.D5      net (fanout=23)       4.918   clkRst/rstDelay<24>
    SLICE_X35Y71.D       Tilo                  0.244   mcs_0/U0/LMB_Rst
                                                       lut6184_90
    SLICE_X25Y71.SR      net (fanout=3)        0.977   ][60725_91
    SLICE_X25Y71.CLK     Tremck      (-Th)    -0.275   withHdmiTx.Inst_dram_reader/rst_r1
                                                       withHdmiTx.Inst_dram_reader/rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      6.863ns (0.968ns logic, 5.895ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiRxClk = PERIOD TIMEGRP "hdmiRxClk" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.052ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiRxClk = PERIOD TIMEGRP "hdmiRxClk" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.948ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.052ns (950.570MHz) (Tbufper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Location pin: BUFIO2_X3Y10.I
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiRx_n_3_ = PERIOD TIMEGRP "hdmiRxClk_n" TS_hdmiRxClk 
PHASE 6 ns HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.052ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiRx_n_3_ = PERIOD TIMEGRP "hdmiRxClk_n" TS_hdmiRxClk PHASE 6 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 10.948ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.052ns (950.570MHz) (Tbufper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/bufio_tmdsclk/I
  Location pin: BUFIO2_X3Y10.I
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclkint
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 945 paths analyzed, 391 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.514ns.
--------------------------------------------------------------------------------

Paths for end point GPO1_5 (OLOGIC_X1Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5 (FF)
  Destination:          GPO1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.370ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (2.657 - 2.582)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5 to GPO1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y58.CQ      Tcko                  0.525   GPO1_i<4>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5
    OLOGIC_X1Y119.D1     net (fanout=1)        6.667   GPO1_i<5>
    OLOGIC_X1Y119.CLK0   Todck                 1.178   GPO1_5
                                                       GPO1_5
    -------------------------------------------------  ---------------------------
    Total                                      8.370ns (1.703ns logic, 6.667ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point GPO1_6 (OLOGIC_X27Y4.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6 (FF)
  Destination:          GPO1_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.693ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (2.648 - 2.582)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6 to GPO1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y58.BQ      Tcko                  0.525   GPO1_i<4>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6
    OLOGIC_X27Y4.D1      net (fanout=1)        4.990   GPO1_i<6>
    OLOGIC_X27Y4.CLK0    Todck                 1.178   GPO1_6
                                                       GPO1_6
    -------------------------------------------------  ---------------------------
    Total                                      6.693ns (1.703ns logic, 4.990ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point GPO1_7 (OLOGIC_X20Y1.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_7 (FF)
  Destination:          GPO1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.327ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (2.651 - 2.582)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_7 to GPO1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y58.AQ      Tcko                  0.525   GPO1_i<4>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_7
    OLOGIC_X20Y1.D1      net (fanout=1)        4.624   GPO1_i<7>
    OLOGIC_X20Y1.CLK0    Todck                 1.178   GPO1_7
                                                       GPO1_7
    -------------------------------------------------  ---------------------------
    Total                                      6.327ns (1.703ns logic, 4.624ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clkRst/rstDelay_19 (SLICE_X37Y37.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkRst/rstDelay_18 (FF)
  Destination:          clkRst/rstDelay_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_18 to clkRst/rstDelay_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y37.CQ      Tcko                  0.198   clkRst/rstDelay<19>
                                                       clkRst/rstDelay_18
    SLICE_X37Y37.DX      net (fanout=1)        0.142   clkRst/rstDelay<18>
    SLICE_X37Y37.CLK     Tckdi       (-Th)    -0.059   clkRst/rstDelay<19>
                                                       clkRst/rstDelay_19
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point clkRst/rstDelay_3 (SLICE_X45Y37.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkRst/rstDelay_2 (FF)
  Destination:          clkRst/rstDelay_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkRst/rstDelay_2 to clkRst/rstDelay_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.CQ      Tcko                  0.198   clkRst/rstDelay<3>
                                                       clkRst/rstDelay_2
    SLICE_X45Y37.DX      net (fanout=1)        0.142   clkRst/rstDelay<2>
    SLICE_X45Y37.CLK     Tckdi       (-Th)    -0.059   clkRst/rstDelay<3>
                                                       clkRst/rstDelay_3
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.edidRom/sdaPipe_4 (SLICE_X57Y53.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.edidRom/sdaPipe_3 (FF)
  Destination:          withHdmiTx.edidRom/sdaPipe_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sysClk rising at 10.000ns
  Destination Clock:    sysClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.edidRom/sdaPipe_3 to withHdmiTx.edidRom/sdaPipe_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y53.CQ      Tcko                  0.198   withHdmiTx.edidRom/sdaPipe<4>
                                                       withHdmiTx.edidRom/sdaPipe_3
    SLICE_X57Y53.DX      net (fanout=2)        0.142   withHdmiTx.edidRom/sdaPipe<3>
    SLICE_X57Y53.CLK     Tckdi       (-Th)    -0.059   withHdmiTx.edidRom/sdaPipe<4>
                                                       withHdmiTx.edidRom/sdaPipe_4
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_100s = PERIOD TIMEGRP "clkRst_CLK_100s" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.486ns (period - min period limit)
  Period: 1.538ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_650
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK
  Logical resource: withHdmiTx.edidRom_u_rom/Mram_dataOut/CLKAWRCLK
  Location pin: RAMB8_X3Y27.CLKAWRCLK
  Clock network: sysClk
--------------------------------------------------------------------------------
Slack: 6.640ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_500_n = PERIOD TIMEGRP "clkRst_CLK_500_n" 
TS_Clk / 6 PHASE         0.833333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_500_n = PERIOD TIMEGRP "clkRst_CLK_500_n" TS_Clk / 6 PHASE
        0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: clkMem2x180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP 
"clkRst_clkGen_clkout5" TS_Clk / 0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18606 paths analyzed, 1640 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.433ns.
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (SLICE_X25Y110.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.305ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.297 - 0.314)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y96.BMUX    Tshcko                0.518   lut28795_5395
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    SLICE_X37Y102.A5     net (fanout=21)       2.442   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
    SLICE_X37Y102.A      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28363_5261
    SLICE_X37Y102.C1     net (fanout=1)        1.111   lut28363_5261
    SLICE_X37Y102.C      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28365_5263
    SLICE_X37Y102.D5     net (fanout=1)        0.234   lut28365_5263
    SLICE_X37Y102.DMUX   Tilo                  0.337   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28376_5271
    SLICE_X12Y107.D1     net (fanout=2)        3.778   lut28376_5271
    SLICE_X12Y107.D      Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       lut28377_5272
    SLICE_X25Y110.CE     net (fanout=3)        3.724   lut28377_5272
    SLICE_X25Y110.CLK    Tceck                 0.408   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                     13.305ns (2.016ns logic, 11.289ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.234ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y109.CQ     Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X37Y102.D4     net (fanout=22)       4.276   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X37Y102.DMUX   Tilo                  0.337   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28376_5271
    SLICE_X12Y107.D1     net (fanout=2)        3.778   lut28376_5271
    SLICE_X12Y107.D      Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       lut28377_5272
    SLICE_X25Y110.CE     net (fanout=3)        3.724   lut28377_5272
    SLICE_X25Y110.CLK    Tceck                 0.408   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                     13.234ns (1.456ns logic, 11.778ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.099ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.601 - 0.627)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.DQ      Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    SLICE_X37Y102.A4     net (fanout=21)       1.278   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
    SLICE_X37Y102.A      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28363_5261
    SLICE_X37Y102.C1     net (fanout=1)        1.111   lut28363_5261
    SLICE_X37Y102.C      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28365_5263
    SLICE_X37Y102.D5     net (fanout=1)        0.234   lut28365_5263
    SLICE_X37Y102.DMUX   Tilo                  0.337   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28376_5271
    SLICE_X12Y107.D1     net (fanout=2)        3.778   lut28376_5271
    SLICE_X12Y107.D      Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       lut28377_5272
    SLICE_X25Y110.CE     net (fanout=3)        3.724   lut28377_5272
    SLICE_X25Y110.CLK    Tceck                 0.408   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6
    -------------------------------------------------  ---------------------------
    Total                                     12.099ns (1.974ns logic, 10.125ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (SLICE_X25Y110.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.287ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.297 - 0.314)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y96.BMUX    Tshcko                0.518   lut28795_5395
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    SLICE_X37Y102.A5     net (fanout=21)       2.442   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
    SLICE_X37Y102.A      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28363_5261
    SLICE_X37Y102.C1     net (fanout=1)        1.111   lut28363_5261
    SLICE_X37Y102.C      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28365_5263
    SLICE_X37Y102.D5     net (fanout=1)        0.234   lut28365_5263
    SLICE_X37Y102.DMUX   Tilo                  0.337   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28376_5271
    SLICE_X12Y107.D1     net (fanout=2)        3.778   lut28376_5271
    SLICE_X12Y107.D      Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       lut28377_5272
    SLICE_X25Y110.CE     net (fanout=3)        3.724   lut28377_5272
    SLICE_X25Y110.CLK    Tceck                 0.390   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    -------------------------------------------------  ---------------------------
    Total                                     13.287ns (1.998ns logic, 11.289ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.216ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y109.CQ     Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X37Y102.D4     net (fanout=22)       4.276   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X37Y102.DMUX   Tilo                  0.337   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28376_5271
    SLICE_X12Y107.D1     net (fanout=2)        3.778   lut28376_5271
    SLICE_X12Y107.D      Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       lut28377_5272
    SLICE_X25Y110.CE     net (fanout=3)        3.724   lut28377_5272
    SLICE_X25Y110.CLK    Tceck                 0.390   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    -------------------------------------------------  ---------------------------
    Total                                     13.216ns (1.438ns logic, 11.778ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.081ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.601 - 0.627)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.DQ      Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    SLICE_X37Y102.A4     net (fanout=21)       1.278   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
    SLICE_X37Y102.A      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28363_5261
    SLICE_X37Y102.C1     net (fanout=1)        1.111   lut28363_5261
    SLICE_X37Y102.C      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28365_5263
    SLICE_X37Y102.D5     net (fanout=1)        0.234   lut28365_5263
    SLICE_X37Y102.DMUX   Tilo                  0.337   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28376_5271
    SLICE_X12Y107.D1     net (fanout=2)        3.778   lut28376_5271
    SLICE_X12Y107.D      Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       lut28377_5272
    SLICE_X25Y110.CE     net (fanout=3)        3.724   lut28377_5272
    SLICE_X25Y110.CLK    Tceck                 0.390   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5
    -------------------------------------------------  ---------------------------
    Total                                     12.081ns (1.956ns logic, 10.125ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (SLICE_X25Y110.CE), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.262ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.297 - 0.314)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y96.BMUX    Tshcko                0.518   lut28795_5395
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4
    SLICE_X37Y102.A5     net (fanout=21)       2.442   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<4>
    SLICE_X37Y102.A      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28363_5261
    SLICE_X37Y102.C1     net (fanout=1)        1.111   lut28363_5261
    SLICE_X37Y102.C      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28365_5263
    SLICE_X37Y102.D5     net (fanout=1)        0.234   lut28365_5263
    SLICE_X37Y102.DMUX   Tilo                  0.337   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28376_5271
    SLICE_X12Y107.D1     net (fanout=2)        3.778   lut28376_5271
    SLICE_X12Y107.D      Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       lut28377_5272
    SLICE_X25Y110.CE     net (fanout=3)        3.724   lut28377_5272
    SLICE_X25Y110.CLK    Tceck                 0.365   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    -------------------------------------------------  ---------------------------
    Total                                     13.262ns (1.973ns logic, 11.289ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.191ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.297 - 0.312)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y109.CQ     Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X37Y102.D4     net (fanout=22)       4.276   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X37Y102.DMUX   Tilo                  0.337   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28376_5271
    SLICE_X12Y107.D1     net (fanout=2)        3.778   lut28376_5271
    SLICE_X12Y107.D      Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       lut28377_5272
    SLICE_X25Y110.CE     net (fanout=3)        3.724   lut28377_5272
    SLICE_X25Y110.CLK    Tceck                 0.365   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    -------------------------------------------------  ---------------------------
    Total                                     13.191ns (1.413ns logic, 11.778ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.056ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.601 - 0.627)
  Source Clock:         clkDrp rising at 0.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.111ns

  Clock Uncertainty:          0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.DQ      Tcko                  0.476   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3
    SLICE_X37Y102.A4     net (fanout=21)       1.278   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term<3>
    SLICE_X37Y102.A      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28363_5261
    SLICE_X37Y102.C1     net (fanout=1)        1.111   lut28363_5261
    SLICE_X37Y102.C      Tilo                  0.259   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28365_5263
    SLICE_X37Y102.D5     net (fanout=1)        0.234   lut28365_5263
    SLICE_X37Y102.DMUX   Tilo                  0.337   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev<5>
                                                       lut28376_5271
    SLICE_X12Y107.D1     net (fanout=2)        3.778   lut28376_5271
    SLICE_X12Y107.D      Tilo                  0.235   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       lut28377_5272
    SLICE_X25Y110.CE     net (fanout=3)        3.724   lut28377_5272
    SLICE_X25Y110.CLK    Tceck                 0.365   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4
    -------------------------------------------------  ---------------------------
    Total                                     12.056ns (1.931ns logic, 10.125ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP "clkRst_clkGen_clkout5" TS_Clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4 (SLICE_X26Y108.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.074 - 0.069)
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y107.CQ     Tcko                  0.198   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X26Y108.CE     net (fanout=15)       0.184   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X26Y108.CLK    Tckce       (-Th)     0.104   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w<4>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.094ns logic, 0.184ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_0 (SLICE_X13Y106.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.037 - 0.035)
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y106.AQ     Tcko                  0.200   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0
    SLICE_X13Y106.AX     net (fanout=2)        0.152   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<0>
    SLICE_X13Y106.CLK    Tckdi       (-Th)    -0.059   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.259ns logic, 0.152ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_2 (SLICE_X2Y105.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_3 (FF)
  Destination:          withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         clkDrp rising at 20.000ns
  Destination Clock:    clkDrp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_3 to withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y105.AQ      Tcko                  0.198   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<6>
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_3
    SLICE_X2Y105.B6      net (fanout=1)        0.018   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<3>
    SLICE_X2Y105.CLK     Tah         (-Th)    -0.197   withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg<0>
                                                       lut30044_5859
                                                       withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.395ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_clkGen_clkout5 = PERIOD TIMEGRP "clkRst_clkGen_clkout5" TS_Clk / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clkRst/clkGen/clkout6_buf/I0
  Logical resource: clkRst/clkGen/clkout6_buf/I0
  Location pin: BUFGMUX_X3Y15.I0
  Clock network: clkRst/clkGen/clkout5
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0
  Location pin: ILOGIC_X0Y117.CLK0
  Clock network: clkDrp
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR
  Location pin: ILOGIC_X0Y117.SR
  Clock network: ][60132_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_500 = PERIOD TIMEGRP "clkRst_CLK_500" TS_Clk / 
6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_500 = PERIOD TIMEGRP "clkRst_CLK_500" TS_Clk / 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.067ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: clkMem2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30818443 paths analyzed, 14483 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.781ns.
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1 (SLICE_X33Y58.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GPI1_r_1 (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.558ns (Levels of Logic = 0)
  Clock Path Skew:      -1.004ns (2.152 - 3.156)
  Source Clock:         sysClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.219ns

  Clock Uncertainty:          0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: GPI1_r_1 to mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y119.Q4    Tickq                 1.778   GPI1_1_IBUF
                                                       GPI1_r_1
    SLICE_X33Y58.BX      net (fanout=1)        6.666   GPI1_r<1>
    SLICE_X33Y58.CLK     Tdick                 0.114   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In<3>
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_1
    -------------------------------------------------  ---------------------------
    Total                                      8.558ns (1.892ns logic, 6.666ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point withMbrot.mbCompute/latency3.fmul_4/blk00000072 (SLICE_X54Y9.CIN), 3955884 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/update (FF)
  Destination:          withMbrot.mbCompute/latency3.fmul_4/blk00000072 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.544ns (Levels of Logic = 13)
  Clock Path Skew:      -0.018ns (0.285 - 0.303)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/update to withMbrot.mbCompute/latency3.fmul_4/blk00000072
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y9.CQ       Tcko                  0.430   withMbrot.mbCompute/update
                                                       withMbrot.mbCompute/update
    SLICE_X50Y19.A5      net (fanout=42)       1.616   withMbrot.mbCompute/update
    SLICE_X50Y19.AMUX    Tilo                  0.298   withMbrot.mbCompute/latency3.fmul_4/sig00000426
                                                       lut6287_134
    SLICE_X50Y13.B4      net (fanout=46)       1.035   lut6287_134
    SLICE_X50Y13.COUT    Topcyb                0.448   withMbrot.mbCompute/latency3.fmul_4/sig000004f1
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000046b
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000257
    SLICE_X50Y14.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000004f1
    SLICE_X50Y14.BMUX    Tcinb                 0.277   withMbrot.mbCompute/latency3.fmul_4/sig000004e5
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000024b
    SLICE_X52Y10.D6      net (fanout=2)        1.118   withMbrot.mbCompute/latency3.fmul_4/sig00000498
    SLICE_X52Y10.COUT    Topcyd                0.312   withMbrot.mbCompute/latency3.fmul_4/sig000003e7
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000376
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000375
    SLICE_X52Y11.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000003e7
    SLICE_X52Y11.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000003df
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000369
    SLICE_X52Y12.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000003df
    SLICE_X52Y12.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.fmul_4/sig000003d7
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000035d
    SLICE_X52Y5.D6       net (fanout=1)        1.095   withMbrot.mbCompute/latency3.fmul_4/sig00000410
    SLICE_X52Y5.COUT     Topcyd                0.312   withMbrot.mbCompute/latency3.fmul_4/sig00000375
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002de
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002dd
    SLICE_X52Y6.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000375
    SLICE_X52Y6.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig0000036d
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002d1
    SLICE_X52Y7.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig0000036d
    SLICE_X52Y7.BMUX     Tcinb                 0.310   withMbrot.mbCompute/latency3.fmul_4/sig00000365
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002c5
    SLICE_X54Y6.B6       net (fanout=1)        0.824   withMbrot.mbCompute/latency3.fmul_4/sig00000197
    SLICE_X54Y6.COUT     Topcyb                0.448   withMbrot.mbCompute/latency3.fmul_4/sig00000127
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000004a
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000043
    SLICE_X54Y7.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000098
    SLICE_X54Y7.COUT     Tbyp                  0.091   withMbrot.mbCompute/latency3.fmul_4/sig0000012b
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000037
    SLICE_X54Y8.CIN      net (fanout=1)        0.082   withMbrot.mbCompute/latency3.fmul_4/sig00000090
    SLICE_X54Y8.COUT     Tbyp                  0.091   withMbrot.mbCompute/latency3.fmul_4/sig0000012f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000002b
    SLICE_X54Y9.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000088
    SLICE_X54Y9.CLK      Tcinck                0.240   withMbrot.mbCompute/latency3.fmul_4/sig00000130
                                                       PhysOnlyBuf
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000072
    -------------------------------------------------  ---------------------------
    Total                                      9.544ns (3.753ns logic, 5.791ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/update (FF)
  Destination:          withMbrot.mbCompute/latency3.fmul_4/blk00000072 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.542ns (Levels of Logic = 13)
  Clock Path Skew:      -0.018ns (0.285 - 0.303)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/update to withMbrot.mbCompute/latency3.fmul_4/blk00000072
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y9.CQ       Tcko                  0.430   withMbrot.mbCompute/update
                                                       withMbrot.mbCompute/update
    SLICE_X50Y19.A5      net (fanout=42)       1.616   withMbrot.mbCompute/update
    SLICE_X50Y19.AMUX    Tilo                  0.298   withMbrot.mbCompute/latency3.fmul_4/sig00000426
                                                       lut6287_134
    SLICE_X50Y13.B4      net (fanout=46)       1.035   lut6287_134
    SLICE_X50Y13.COUT    Topcyb                0.448   withMbrot.mbCompute/latency3.fmul_4/sig000004f1
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000046b
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000257
    SLICE_X50Y14.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000004f1
    SLICE_X50Y14.BMUX    Tcinb                 0.277   withMbrot.mbCompute/latency3.fmul_4/sig000004e5
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000024b
    SLICE_X52Y10.D6      net (fanout=2)        1.118   withMbrot.mbCompute/latency3.fmul_4/sig00000498
    SLICE_X52Y10.COUT    Topcyd                0.312   withMbrot.mbCompute/latency3.fmul_4/sig000003e7
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000376
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000375
    SLICE_X52Y11.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000003e7
    SLICE_X52Y11.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000003df
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000369
    SLICE_X52Y12.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000003df
    SLICE_X52Y12.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.fmul_4/sig000003d7
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000035d
    SLICE_X52Y5.D6       net (fanout=1)        1.095   withMbrot.mbCompute/latency3.fmul_4/sig00000410
    SLICE_X52Y5.COUT     Topcyd                0.312   withMbrot.mbCompute/latency3.fmul_4/sig00000375
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002de
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002dd
    SLICE_X52Y6.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000375
    SLICE_X52Y6.BMUX     Tcinb                 0.310   withMbrot.mbCompute/latency3.fmul_4/sig0000036d
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002d1
    SLICE_X54Y5.B6       net (fanout=1)        0.824   withMbrot.mbCompute/latency3.fmul_4/sig00000193
    SLICE_X54Y5.COUT     Topcyb                0.448   withMbrot.mbCompute/latency3.fmul_4/sig00000123
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000056
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000004f
    SLICE_X54Y6.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000000a0
    SLICE_X54Y6.COUT     Tbyp                  0.091   withMbrot.mbCompute/latency3.fmul_4/sig00000127
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000043
    SLICE_X54Y7.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000098
    SLICE_X54Y7.COUT     Tbyp                  0.091   withMbrot.mbCompute/latency3.fmul_4/sig0000012b
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000037
    SLICE_X54Y8.CIN      net (fanout=1)        0.082   withMbrot.mbCompute/latency3.fmul_4/sig00000090
    SLICE_X54Y8.COUT     Tbyp                  0.091   withMbrot.mbCompute/latency3.fmul_4/sig0000012f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000002b
    SLICE_X54Y9.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000088
    SLICE_X54Y9.CLK      Tcinck                0.240   withMbrot.mbCompute/latency3.fmul_4/sig00000130
                                                       PhysOnlyBuf
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000072
    -------------------------------------------------  ---------------------------
    Total                                      9.542ns (3.751ns logic, 5.791ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/update (FF)
  Destination:          withMbrot.mbCompute/latency3.fmul_4/blk00000072 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.542ns (Levels of Logic = 13)
  Clock Path Skew:      -0.018ns (0.285 - 0.303)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/update to withMbrot.mbCompute/latency3.fmul_4/blk00000072
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y9.CQ       Tcko                  0.430   withMbrot.mbCompute/update
                                                       withMbrot.mbCompute/update
    SLICE_X50Y19.A5      net (fanout=42)       1.616   withMbrot.mbCompute/update
    SLICE_X50Y19.A       Tilo                  0.235   withMbrot.mbCompute/latency3.fmul_4/sig00000426
                                                       lut6289_135
    SLICE_X50Y13.B5      net (fanout=46)       1.096   lut6289_135
    SLICE_X50Y13.COUT    Topcyb                0.448   withMbrot.mbCompute/latency3.fmul_4/sig000004f1
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000046b
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000257
    SLICE_X50Y14.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000004f1
    SLICE_X50Y14.BMUX    Tcinb                 0.277   withMbrot.mbCompute/latency3.fmul_4/sig000004e5
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000024b
    SLICE_X52Y10.D6      net (fanout=2)        1.118   withMbrot.mbCompute/latency3.fmul_4/sig00000498
    SLICE_X52Y10.COUT    Topcyd                0.312   withMbrot.mbCompute/latency3.fmul_4/sig000003e7
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000376
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000375
    SLICE_X52Y11.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000003e7
    SLICE_X52Y11.COUT    Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig000003df
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000369
    SLICE_X52Y12.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig000003df
    SLICE_X52Y12.BMUX    Tcinb                 0.310   withMbrot.mbCompute/latency3.fmul_4/sig000003d7
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000035d
    SLICE_X52Y5.D6       net (fanout=1)        1.095   withMbrot.mbCompute/latency3.fmul_4/sig00000410
    SLICE_X52Y5.COUT     Topcyd                0.312   withMbrot.mbCompute/latency3.fmul_4/sig00000375
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002de
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002dd
    SLICE_X52Y6.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000375
    SLICE_X52Y6.COUT     Tbyp                  0.093   withMbrot.mbCompute/latency3.fmul_4/sig0000036d
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002d1
    SLICE_X52Y7.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig0000036d
    SLICE_X52Y7.BMUX     Tcinb                 0.310   withMbrot.mbCompute/latency3.fmul_4/sig00000365
                                                       withMbrot.mbCompute/latency3.fmul_4/blk000002c5
    SLICE_X54Y6.B6       net (fanout=1)        0.824   withMbrot.mbCompute/latency3.fmul_4/sig00000197
    SLICE_X54Y6.COUT     Topcyb                0.448   withMbrot.mbCompute/latency3.fmul_4/sig00000127
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000004a
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000043
    SLICE_X54Y7.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000098
    SLICE_X54Y7.COUT     Tbyp                  0.091   withMbrot.mbCompute/latency3.fmul_4/sig0000012b
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000037
    SLICE_X54Y8.CIN      net (fanout=1)        0.082   withMbrot.mbCompute/latency3.fmul_4/sig00000090
    SLICE_X54Y8.COUT     Tbyp                  0.091   withMbrot.mbCompute/latency3.fmul_4/sig0000012f
                                                       withMbrot.mbCompute/latency3.fmul_4/blk0000002b
    SLICE_X54Y9.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.fmul_4/sig00000088
    SLICE_X54Y9.CLK      Tcinck                0.240   withMbrot.mbCompute/latency3.fmul_4/sig00000130
                                                       PhysOnlyBuf
                                                       withMbrot.mbCompute/latency3.fmul_4/blk00000072
    -------------------------------------------------  ---------------------------
    Total                                      9.542ns (3.690ns logic, 5.852ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e (SLICE_X24Y16.CIN), 27506 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/update (FF)
  Destination:          withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.522ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.617 - 0.645)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/update to withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y9.CQ       Tcko                  0.430   withMbrot.mbCompute/update
                                                       withMbrot.mbCompute/update
    SLICE_X50Y19.A5      net (fanout=42)       1.616   withMbrot.mbCompute/update
    SLICE_X50Y19.AMUX    Tilo                  0.298   withMbrot.mbCompute/latency3.fmul_4/sig00000426
                                                       lut6287_134
    SLICE_X32Y8.C5       net (fanout=46)       3.045   lut6287_134
    SLICE_X32Y8.COUT     Topcyc                0.325   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002ec
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000283
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002b6
    SLICE_X32Y9.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002ec
    SLICE_X32Y9.COUT     Tbyp                  0.091   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002f4
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002be
    SLICE_X32Y10.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002f4
    SLICE_X32Y10.COUT    Tbyp                  0.091   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002fc
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002c6
    SLICE_X32Y11.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002fc
    SLICE_X32Y11.COUT    Tbyp                  0.091   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002ce
    SLICE_X32Y12.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304
    SLICE_X32Y12.CMUX    Tcinc                 0.289   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030c
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002d6
    SLICE_X29Y12.D3      net (fanout=1)        0.926   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030b
    SLICE_X29Y12.D       Tilo                  0.259   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000592
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000082c
    SLICE_X24Y14.A1      net (fanout=2)        1.161   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000592
    SLICE_X24Y14.COUT    Topcya                0.472   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d4
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000527
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000508
    SLICE_X24Y15.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006d2
    SLICE_X24Y15.COUT    Tbyp                  0.091   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d8
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000504
    SLICE_X24Y16.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006ce
    SLICE_X24Y16.CLK     Tcinck                0.319   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004db
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000004e8
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e
    -------------------------------------------------  ---------------------------
    Total                                      9.522ns (2.756ns logic, 6.766ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/update (FF)
  Destination:          withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.516ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.617 - 0.645)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/update to withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y9.CQ       Tcko                  0.430   withMbrot.mbCompute/update
                                                       withMbrot.mbCompute/update
    SLICE_X50Y19.A5      net (fanout=42)       1.616   withMbrot.mbCompute/update
    SLICE_X50Y19.AMUX    Tilo                  0.298   withMbrot.mbCompute/latency3.fmul_4/sig00000426
                                                       lut6287_134
    SLICE_X32Y8.C5       net (fanout=46)       3.045   lut6287_134
    SLICE_X32Y8.COUT     Topcyc                0.325   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002ec
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000283
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002b6
    SLICE_X32Y9.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002ec
    SLICE_X32Y9.COUT     Tbyp                  0.091   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002f4
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002be
    SLICE_X32Y10.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002f4
    SLICE_X32Y10.COUT    Tbyp                  0.091   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002fc
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002c6
    SLICE_X32Y11.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002fc
    SLICE_X32Y11.COUT    Tbyp                  0.091   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002ce
    SLICE_X32Y12.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304
    SLICE_X32Y12.DMUX    Tcind                 0.289   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030c
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002d6
    SLICE_X29Y13.C1      net (fanout=1)        1.228   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030d
    SLICE_X29Y13.C       Tilo                  0.259   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000593
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000082d
    SLICE_X24Y14.B3      net (fanout=2)        0.877   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000593
    SLICE_X24Y14.COUT    Topcyb                0.448   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d4
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000526
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000508
    SLICE_X24Y15.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006d2
    SLICE_X24Y15.COUT    Tbyp                  0.091   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d8
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000504
    SLICE_X24Y16.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006ce
    SLICE_X24Y16.CLK     Tcinck                0.319   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004db
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000004e8
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e
    -------------------------------------------------  ---------------------------
    Total                                      9.516ns (2.732ns logic, 6.784ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withMbrot.mbCompute/update (FF)
  Destination:          withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.453ns (Levels of Logic = 10)
  Clock Path Skew:      -0.028ns (0.617 - 0.645)
  Source Clock:         cpuClk rising at 0.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withMbrot.mbCompute/update to withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y9.CQ       Tcko                  0.430   withMbrot.mbCompute/update
                                                       withMbrot.mbCompute/update
    SLICE_X50Y19.A5      net (fanout=42)       1.616   withMbrot.mbCompute/update
    SLICE_X50Y19.AMUX    Tilo                  0.298   withMbrot.mbCompute/latency3.fmul_4/sig00000426
                                                       lut6287_134
    SLICE_X32Y8.C5       net (fanout=46)       3.045   lut6287_134
    SLICE_X32Y8.COUT     Topcyc                0.325   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002ec
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000283
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002b6
    SLICE_X32Y9.CIN      net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002ec
    SLICE_X32Y9.COUT     Tbyp                  0.091   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002f4
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002be
    SLICE_X32Y10.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002f4
    SLICE_X32Y10.COUT    Tbyp                  0.091   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002fc
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002c6
    SLICE_X32Y11.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000002fc
    SLICE_X32Y11.COUT    Tbyp                  0.091   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002ce
    SLICE_X32Y12.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000304
    SLICE_X32Y12.CMUX    Tcinc                 0.289   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030c
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000002d6
    SLICE_X29Y12.D3      net (fanout=1)        0.926   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig0000030b
    SLICE_X29Y12.D       Tilo                  0.259   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000592
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000082c
    SLICE_X24Y14.AX      net (fanout=2)        1.283   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig00000592
    SLICE_X24Y14.COUT    Taxcy                 0.281   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d4
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000508
    SLICE_X24Y15.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006d2
    SLICE_X24Y15.COUT    Tbyp                  0.091   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004d8
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk00000504
    SLICE_X24Y16.CIN     net (fanout=1)        0.003   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000006ce
    SLICE_X24Y16.CLK     Tcinck                0.319   withMbrot.mbCompute/latency3.withoutDsp.fmul_2/sig000004db
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk000004e8
                                                       withMbrot.mbCompute/latency3.withoutDsp.fmul_2/blk0000060e
    -------------------------------------------------  ---------------------------
    Total                                      9.453ns (2.565ns logic, 6.888ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1 (SLICE_X48Y67.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected to mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y67.DMUX    Tshcko                0.244   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/previous_RX
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected
    SLICE_X48Y67.BI      net (fanout=2)        0.023   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/start_Edge_Detected
    SLICE_X48Y67.CLK     Tdh         (-Th)    -0.029   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/stop_Bit_Position
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mid_Start_Bit_SRL16/Use_unisim.XIL_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.273ns logic, 0.023ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP (SLICE_X34Y69.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3 (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.376ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.071 - 0.069)
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y69.BQ      Tcko                  0.198   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<3>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3
    SLICE_X34Y69.D4      net (fanout=35)       0.306   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<3>
    SLICE_X34Y69.CLK     Tah         (-Th)     0.128   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<0>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.376ns (0.070ns logic, 0.306ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP (SLICE_X34Y69.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3 (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.376ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.071 - 0.069)
  Source Clock:         cpuClk rising at 10.000ns
  Destination Clock:    cpuClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y69.BQ      Tcko                  0.198   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<3>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_3
    SLICE_X34Y69.D4      net (fanout=35)       0.306   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<3>
    SLICE_X34Y69.CLK     Tah         (-Th)     0.128   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg2_Data<0>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.376ns (0.070ns logic, 0.306ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkRst_CLK_100c = PERIOD TIMEGRP "clkRst_CLK_100c" TS_Clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.852ns (206.101MHz) (Tdspper_AREG_PREG)
  Physical resource: withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK
  Logical resource: withMbrot.mbCompute/latency3.fmul_4/blk00000029/CLK
  Location pin: DSP48_X1Y1.CLK
  Clock network: cpuClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKA
  Location pin: RAMB16_X3Y30.CLKA
  Clock network: cpuClk
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S1.The_BRAMs[30].RAMB16_S1_1/CLKB
  Location pin: RAMB16_X3Y30.CLKB
  Clock network: cpuClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk" TS_hdmiRxClk HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk" TS_hdmiRxClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.148ns (period - min period limit)
  Period: 1.200ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0" TS_hdmiRx_n_3_ 
HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0" TS_hdmiRx_n_3_ HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 0.148ns (period - min period limit)
  Period: 1.200ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk0
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = 
PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"     
    TS_clkRst_CLK_100s / 1.3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106 paths analyzed, 106 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.493ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master (OLOGIC_X4Y117.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.838ns (Levels of Logic = 0)
  Clock Path Skew:      -0.400ns (2.308 - 2.708)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/localRst to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y88.DQ      Tcko                  0.525   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X4Y117.SR     net (fanout=21)       5.061   withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X4Y117.CLKDIV Tosco_RST             0.252   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_master
    -------------------------------------------------  ---------------------------
    Total                                      5.838ns (0.777ns logic, 5.061ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave (OLOGIC_X4Y116.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.838ns (Levels of Logic = 0)
  Clock Path Skew:      -0.400ns (2.308 - 2.708)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/localRst to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y88.DQ      Tcko                  0.525   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X4Y116.SR     net (fanout=21)       5.061   withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X4Y116.CLKDIV Tosco_RST             0.252   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_3/oserdes2_slave
    -------------------------------------------------  ---------------------------
    Total                                      5.838ns (0.777ns logic, 5.061ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave (OLOGIC_X4Y118.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/localRst (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave (FF)
  Requirement:          7.692ns
  Data Path Delay:      5.805ns (Levels of Logic = 0)
  Clock Path Skew:      -0.400ns (2.308 - 2.708)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 7.692ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/localRst to withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y88.DQ      Tcko                  0.525   withHdmiTx.Inst_hdmiOutIF/localRst
                                                       withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X4Y118.SR     net (fanout=21)       5.028   withHdmiTx.Inst_hdmiOutIF/localRst
    OLOGIC_X4Y118.CLKDIV Tosco_RST             0.252   withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_1/oserdes2_slave
    -------------------------------------------------  ---------------------------
    Total                                      5.805ns (0.777ns logic, 5.028ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_0_BRB1 (SLICE_X7Y109.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/redEncoder/q_5 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_0_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (1.052 - 1.002)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/redEncoder/q_5 to withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_0_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y109.CMUX    Tshcko                0.266   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<9>
                                                       withHdmiTx.Inst_hdmiOutIF/redEncoder/q_5
    SLICE_X7Y109.AX      net (fanout=1)        0.097   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<5>
    SLICE_X7Y109.CLK     Tckdi       (-Th)    -0.059   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_0_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_0_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.325ns logic, 0.097ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1 (SLICE_X7Y110.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/redEncoder/q_6 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (1.053 - 1.002)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/redEncoder/q_6 to withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y109.CQ      Tcko                  0.234   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<9>
                                                       withHdmiTx.Inst_hdmiOutIF/redEncoder/q_6
    SLICE_X7Y110.CX      net (fanout=1)        0.194   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<6>
    SLICE_X7Y110.CLK     Tckdi       (-Th)    -0.059   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.293ns logic, 0.194ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2 (SLICE_X7Y110.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/redEncoder/q_1 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (1.053 - 1.002)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    withHdmiTx.Inst_hdmiOutIF/clk_130 rising at 0.000ns
  Clock Uncertainty:    0.255ns

  Clock Uncertainty:          0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/redEncoder/q_1 to withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y109.AQ      Tcko                  0.234   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<9>
                                                       withHdmiTx.Inst_hdmiOutIF/redEncoder/q_1
    SLICE_X7Y110.DX      net (fanout=1)        0.208   withHdmiTx.Inst_hdmiOutIF/redEncoder/q<1>
    SLICE_X7Y110.CLK     Tckdi       (-Th)    -0.059   withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2
                                                       withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.293ns logic, 0.208ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1"
        TS_clkRst_CLK_100s / 1.3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.026ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1
--------------------------------------------------------------------------------
Slack: 7.212ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB2/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB1/CK
  Location pin: SLICE_X34Y108.CLK
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_130
--------------------------------------------------------------------------------
Slack: 7.212ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB2/CLK
  Logical resource: withHdmiTx.Inst_hdmiOutIF/hdmiTxGFast_0_BRB2/CK
  Location pin: SLICE_X34Y108.CLK
  Clock network: withHdmiTx.Inst_hdmiOutIF/clk_130
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP        
 "withHdmiTx_Inst_hdmiOutIF_clk_650" TS_clkRst_CLK_100s / 6.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = 
PERIOD TIMEGRP         "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"     
    TS_clkRst_CLK_100s / 0.65 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7478 paths analyzed, 850 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.823ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4 (SLICE_X12Y86.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.663ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.286 - 0.311)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y92.DQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3
    SLICE_X17Y92.D1      net (fanout=3)        0.747   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
    SLICE_X17Y92.D       Tilo                  0.259   lut31250_6325
                                                       lut31250_6325
    SLICE_X17Y92.C6      net (fanout=1)        0.143   lut31250_6325
    SLICE_X17Y92.C       Tilo                  0.259   lut31250_6325
                                                       lut31251_6326
    SLICE_X38Y109.A2     net (fanout=2)        2.757   lut31251_6326
    SLICE_X38Y109.A      Tilo                  0.254   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       lut31257_6332
    SLICE_X12Y86.CE      net (fanout=6)        4.454   ][45074_6333
    SLICE_X12Y86.CLK     Tceck                 0.314   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<7>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      9.663ns (1.562ns logic, 8.101ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.645ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.286 - 0.312)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y93.BQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<7>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5
    SLICE_X17Y92.D2      net (fanout=3)        0.729   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<5>
    SLICE_X17Y92.D       Tilo                  0.259   lut31250_6325
                                                       lut31250_6325
    SLICE_X17Y92.C6      net (fanout=1)        0.143   lut31250_6325
    SLICE_X17Y92.C       Tilo                  0.259   lut31250_6325
                                                       lut31251_6326
    SLICE_X38Y109.A2     net (fanout=2)        2.757   lut31251_6326
    SLICE_X38Y109.A      Tilo                  0.254   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       lut31257_6332
    SLICE_X12Y86.CE      net (fanout=6)        4.454   ][45074_6333
    SLICE_X12Y86.CLK     Tceck                 0.314   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<7>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      9.645ns (1.562ns logic, 8.083ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.492ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.286 - 0.313)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y94.CQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor<10>_rt
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10
    SLICE_X17Y92.C2      net (fanout=4)        0.978   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor<10>_rt
    SLICE_X17Y92.C       Tilo                  0.259   lut31250_6325
                                                       lut31251_6326
    SLICE_X38Y109.A2     net (fanout=2)        2.757   lut31251_6326
    SLICE_X38Y109.A      Tilo                  0.254   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       lut31257_6332
    SLICE_X12Y86.CE      net (fanout=6)        4.454   ][45074_6333
    SLICE_X12Y86.CLK     Tceck                 0.314   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<7>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      9.492ns (1.303ns logic, 8.189ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7 (SLICE_X12Y86.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.640ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.286 - 0.311)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y92.DQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3
    SLICE_X17Y92.D1      net (fanout=3)        0.747   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
    SLICE_X17Y92.D       Tilo                  0.259   lut31250_6325
                                                       lut31250_6325
    SLICE_X17Y92.C6      net (fanout=1)        0.143   lut31250_6325
    SLICE_X17Y92.C       Tilo                  0.259   lut31250_6325
                                                       lut31251_6326
    SLICE_X38Y109.A2     net (fanout=2)        2.757   lut31251_6326
    SLICE_X38Y109.A      Tilo                  0.254   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       lut31257_6332
    SLICE_X12Y86.CE      net (fanout=6)        4.454   ][45074_6333
    SLICE_X12Y86.CLK     Tceck                 0.291   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<7>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      9.640ns (1.539ns logic, 8.101ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.622ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.286 - 0.312)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y93.BQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<7>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5
    SLICE_X17Y92.D2      net (fanout=3)        0.729   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<5>
    SLICE_X17Y92.D       Tilo                  0.259   lut31250_6325
                                                       lut31250_6325
    SLICE_X17Y92.C6      net (fanout=1)        0.143   lut31250_6325
    SLICE_X17Y92.C       Tilo                  0.259   lut31250_6325
                                                       lut31251_6326
    SLICE_X38Y109.A2     net (fanout=2)        2.757   lut31251_6326
    SLICE_X38Y109.A      Tilo                  0.254   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       lut31257_6332
    SLICE_X12Y86.CE      net (fanout=6)        4.454   ][45074_6333
    SLICE_X12Y86.CLK     Tceck                 0.291   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<7>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      9.622ns (1.539ns logic, 8.083ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.469ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.286 - 0.313)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y94.CQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor<10>_rt
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10
    SLICE_X17Y92.C2      net (fanout=4)        0.978   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor<10>_rt
    SLICE_X17Y92.C       Tilo                  0.259   lut31250_6325
                                                       lut31251_6326
    SLICE_X38Y109.A2     net (fanout=2)        2.757   lut31251_6326
    SLICE_X38Y109.A      Tilo                  0.254   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       lut31257_6332
    SLICE_X12Y86.CE      net (fanout=6)        4.454   ][45074_6333
    SLICE_X12Y86.CLK     Tceck                 0.291   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<7>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      9.469ns (1.280ns logic, 8.189ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6 (SLICE_X12Y86.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.286 - 0.311)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y92.DQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_3
    SLICE_X17Y92.D1      net (fanout=3)        0.747   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<3>
    SLICE_X17Y92.D       Tilo                  0.259   lut31250_6325
                                                       lut31250_6325
    SLICE_X17Y92.C6      net (fanout=1)        0.143   lut31250_6325
    SLICE_X17Y92.C       Tilo                  0.259   lut31250_6325
                                                       lut31251_6326
    SLICE_X38Y109.A2     net (fanout=2)        2.757   lut31251_6326
    SLICE_X38Y109.A      Tilo                  0.254   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       lut31257_6332
    SLICE_X12Y86.CE      net (fanout=6)        4.454   ][45074_6333
    SLICE_X12Y86.CLK     Tceck                 0.289   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<7>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      9.638ns (1.537ns logic, 8.101ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.620ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.286 - 0.312)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y93.BQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<7>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_5
    SLICE_X17Y92.D2      net (fanout=3)        0.729   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt<5>
    SLICE_X17Y92.D       Tilo                  0.259   lut31250_6325
                                                       lut31250_6325
    SLICE_X17Y92.C6      net (fanout=1)        0.143   lut31250_6325
    SLICE_X17Y92.C       Tilo                  0.259   lut31250_6325
                                                       lut31251_6326
    SLICE_X38Y109.A2     net (fanout=2)        2.757   lut31251_6326
    SLICE_X38Y109.A      Tilo                  0.254   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       lut31257_6332
    SLICE_X12Y86.CE      net (fanout=6)        4.454   ][45074_6333
    SLICE_X12Y86.CLK     Tceck                 0.289   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<7>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      9.620ns (1.537ns logic, 8.083ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6 (FF)
  Requirement:          15.384ns
  Data Path Delay:      9.467ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.286 - 0.313)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 15.384ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.261ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10 to withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y94.CQ      Tcko                  0.476   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor<10>_rt
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10
    SLICE_X17Y92.C2      net (fanout=4)        0.978   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor<10>_rt
    SLICE_X17Y92.C       Tilo                  0.259   lut31250_6325
                                                       lut31251_6326
    SLICE_X38Y109.A2     net (fanout=2)        2.757   lut31251_6326
    SLICE_X38Y109.A      Tilo                  0.254   withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_0_BRB2
                                                       lut31257_6332
    SLICE_X12Y86.CE      net (fanout=6)        4.454   ][45074_6333
    SLICE_X12Y86.CLK     Tceck                 0.289   withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt<7>
                                                       withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/vpos_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      9.467ns (1.278ns logic, 8.189ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1 (SLICE_X45Y106.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1 to withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y106.AQ     Tcko                  0.198   withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt<3>
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1
    SLICE_X45Y106.A6     net (fanout=9)        0.024   withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt<1>
    SLICE_X45Y106.CLK    Tah         (-Th)    -0.215   withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt<3>
                                                       lut30628_6118
                                                       withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.413ns logic, 0.024ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q_BRB0 (SLICE_X32Y102.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiHsyncTxIn_BRB1 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q_BRB0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiHsyncTxIn_BRB1 to withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y102.BQ     Tcko                  0.198   hdmiHsyncTxIn_BRB3
                                                       hdmiHsyncTxIn_BRB1
    SLICE_X32Y102.A5     net (fanout=2)        0.054   hdmiHsyncTxIn_BRB1
    SLICE_X32Y102.CLK    Tah         (-Th)    -0.190   withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q_BRB0
                                                       lut33271_7000
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/c0_q_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.388ns logic, 0.054ns route)
                                                       (87.8% logic, 12.2% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 (SLICE_X52Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 (FF)
  Destination:          withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkHdmiTx rising at 0.000ns
  Destination Clock:    clkHdmiTx rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1 to withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.234   withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt<2>
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1
    SLICE_X52Y110.A6     net (fanout=6)        0.042   withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt<1>
    SLICE_X52Y110.CLK    Tah         (-Th)    -0.197   withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt<2>
                                                       lut30307_5989
                                                       withHdmiTx.Inst_hdmiOutIF/blueEncoder/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.431ns logic, 0.042ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        "withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2"
        TS_clkRst_CLK_100s / 0.65 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0
  Logical resource: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2
--------------------------------------------------------------------------------
Slack: 13.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P5CMDCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P5CMDCLK
  Location pin: MCB_X0Y1.P5CMDCLK
  Clock network: clkHdmiTx
--------------------------------------------------------------------------------
Slack: 13.985ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: withHdmiTx.Inst_hdmiOutIF/greeEncoder/de_reg/CLK
  Logical resource: Mshreg_hdmiVsyncTxIn_BRB3/CLK
  Location pin: SLICE_X30Y103.CLK
  Clock network: clkHdmiTx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1
--------------------------------------------------------------------------------
Slack: 10.500ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P4CMDCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Location pin: MCB_X0Y1.P4CMDCLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------
Slack: 10.743ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata<3>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP/CLK
  Location pin: SLICE_X38Y40.CLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0/CK
  Location pin: SLICE_X52Y48.CLK
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1/CK
  Location pin: SLICE_X52Y48.CLK
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4637 paths analyzed, 1801 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.582ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP (SLICE_X38Y40.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP (RAM)
  Requirement:          6.000ns
  Data Path Delay:      2.836ns (Levels of Logic = 0)
  Clock Path Skew:      -0.450ns (1.987 - 2.437)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y48.AQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0
    SLICE_X38Y40.CX      net (fanout=4)        2.316   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<0>
    SLICE_X38Y40.CLK     Tds                  -0.005   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      2.836ns (0.520ns logic, 2.316ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP (SLICE_X38Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP (RAM)
  Requirement:          6.000ns
  Data Path Delay:      2.654ns (Levels of Logic = 0)
  Clock Path Skew:      -0.450ns (1.987 - 2.437)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y48.BQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1
    SLICE_X38Y40.BX      net (fanout=4)        2.189   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<1>
    SLICE_X38Y40.CLK     Tds                  -0.060   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      2.654ns (0.465ns logic, 2.189ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP (SLICE_X38Y40.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP (RAM)
  Requirement:          6.000ns
  Data Path Delay:      2.653ns (Levels of Logic = 0)
  Clock Path Skew:      -0.450ns (1.987 - 2.437)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y48.BQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1
    SLICE_X38Y40.CI      net (fanout=4)        2.037   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<1>
    SLICE_X38Y40.CLK     Tds                   0.091   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      2.653ns (0.616ns logic, 2.037ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X50Y61.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_7 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.682ns (Levels of Logic = 1)
  Clock Path Skew:      0.414ns (2.436 - 2.022)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_7 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y61.DQ      Tcko                  0.405   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<7>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_7
    SLICE_X50Y61.C6      net (fanout=3)        0.148   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<7>
    SLICE_X50Y61.CLK     Tah         (-Th)    -0.129   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
                                                       lut26096_4640
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      0.682ns (0.534ns logic, 0.148ns route)
                                                       (78.3% logic, 21.7% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X50Y61.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_5 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.928 - 0.888)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_5 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y61.BQ      Tcko                  0.198   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<7>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword_5
    SLICE_X50Y61.C4      net (fanout=3)        0.122   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/rawword<5>
    SLICE_X50Y61.CLK     Tah         (-Th)    -0.190   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
                                                       lut26096_4640
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.388ns logic, 0.122ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X50Y56.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_7 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.917 - 0.877)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    hdmiRxClk rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_7 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y56.DQ      Tcko                  0.198   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<7>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword_7
    SLICE_X50Y56.C6      net (fanout=4)        0.196   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/rawword<7>
    SLICE_X50Y56.CLK     Tah         (-Th)    -0.190   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
                                                       lut26817_4803
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.388ns logic, 0.196ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk1_0"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.334ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkbufg/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk1
--------------------------------------------------------------------------------
Slack: 10.500ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P4CMDCLK)
  Physical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Logical resource: withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/P4CMDCLK
  Location pin: MCB_X0Y1.P4CMDCLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------
Slack: 10.743ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/sdata<3>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP/CLK
  Location pin: SLICE_X38Y40.CLK
  Clock network: hdmiRxClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk0_0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD 
TIMEGRP         "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0"         
TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1228 paths analyzed, 541 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.762ns.
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta (SLICE_X56Y85.D1), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.606ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.584 - 0.647)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y76.BQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d
    SLICE_X55Y83.D4      net (fanout=6)        1.398   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d
    SLICE_X55Y83.D       Tilo                  0.259   lut25777_4568
                                                       lut25777_4568
    SLICE_X56Y85.B6      net (fanout=8)        1.226   lut25777_4568
    SLICE_X56Y85.B       Tilo                  0.254   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta
                                                       lut32791_6739
    SLICE_X56Y85.D1      net (fanout=2)        0.605   lut32791_6739
    SLICE_X56Y85.CLK     Tas                   0.339   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta
                                                       lut32801_6743
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta
    -------------------------------------------------  ---------------------------
    Total                                      4.606ns (1.377ns logic, 3.229ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.189ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.584 - 0.647)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y76.BQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/cal_data_sint
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3
    SLICE_X55Y83.D3      net (fanout=10)       1.076   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd3
    SLICE_X55Y83.D       Tilo                  0.259   lut25777_4568
                                                       lut25777_4568
    SLICE_X56Y85.B6      net (fanout=8)        1.226   lut25777_4568
    SLICE_X56Y85.B       Tilo                  0.254   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta
                                                       lut32791_6739
    SLICE_X56Y85.D1      net (fanout=2)        0.605   lut32791_6739
    SLICE_X56Y85.CLK     Tas                   0.339   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta
                                                       lut32801_6743
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta
    -------------------------------------------------  ---------------------------
    Total                                      4.189ns (1.282ns logic, 2.907ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.031ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.584 - 0.647)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y76.CQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/cal_data_sint
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4
    SLICE_X55Y83.D5      net (fanout=10)       0.918   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/state_FSM_FFd4
    SLICE_X55Y83.D       Tilo                  0.259   lut25777_4568
                                                       lut25777_4568
    SLICE_X56Y85.B6      net (fanout=8)        1.226   lut25777_4568
    SLICE_X56Y85.B       Tilo                  0.254   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta
                                                       lut32791_6739
    SLICE_X56Y85.D1      net (fanout=2)        0.605   lut32791_6739
    SLICE_X56Y85.CLK     Tas                   0.339   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta
                                                       lut32801_6743
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/ce_data_inta
    -------------------------------------------------  ---------------------------
    Total                                      4.031ns (1.282ns logic, 2.749ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3 (SLICE_X55Y84.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.422ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.586 - 0.647)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y76.BQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d
    SLICE_X55Y83.D4      net (fanout=6)        1.398   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d
    SLICE_X55Y83.D       Tilo                  0.259   lut25777_4568
                                                       lut25777_4568
    SLICE_X55Y85.D5      net (fanout=8)        0.627   lut25777_4568
    SLICE_X55Y85.D       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut25782_4573
    SLICE_X55Y85.C6      net (fanout=1)        0.143   lut25782_4573
    SLICE_X55Y85.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut25783_4574
    SLICE_X55Y84.CE      net (fanout=3)        0.544   lut25783_4574
    SLICE_X55Y84.CLK     Tceck                 0.408   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.422ns (1.710ns logic, 2.712ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.342ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.586 - 0.652)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y66.AQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d
    SLICE_X55Y85.D4      net (fanout=9)        2.253   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d
    SLICE_X55Y85.D       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut25782_4573
    SLICE_X55Y85.C6      net (fanout=1)        0.143   lut25782_4573
    SLICE_X55Y85.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut25783_4574
    SLICE_X55Y84.CE      net (fanout=3)        0.544   lut25783_4574
    SLICE_X55Y84.CLK     Tceck                 0.408   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.342ns (1.402ns logic, 2.940ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_4 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.149ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.191 - 0.199)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_4 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.AQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_4
    SLICE_X56Y84.B3      net (fanout=10)       1.086   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
    SLICE_X56Y84.B       Tilo                  0.254   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/inc_data_int
                                                       lut25781_4572
    SLICE_X55Y85.D6      net (fanout=3)        0.766   lut25781_4572
    SLICE_X55Y85.D       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut25782_4573
    SLICE_X55Y85.C6      net (fanout=1)        0.143   lut25782_4573
    SLICE_X55Y85.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut25783_4574
    SLICE_X55Y84.CE      net (fanout=3)        0.544   lut25783_4574
    SLICE_X55Y84.CLK     Tceck                 0.408   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.149ns (1.610ns logic, 2.539ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2 (SLICE_X55Y84.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.379ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.586 - 0.647)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y76.BQ      Tcko                  0.525   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d
    SLICE_X55Y83.D4      net (fanout=6)        1.398   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/busy_data_d
    SLICE_X55Y83.D       Tilo                  0.259   lut25777_4568
                                                       lut25777_4568
    SLICE_X55Y85.D5      net (fanout=8)        0.627   lut25777_4568
    SLICE_X55Y85.D       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut25782_4573
    SLICE_X55Y85.C6      net (fanout=1)        0.143   lut25782_4573
    SLICE_X55Y85.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut25783_4574
    SLICE_X55Y84.CE      net (fanout=3)        0.544   lut25783_4574
    SLICE_X55Y84.CLK     Tceck                 0.365   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (1.667ns logic, 2.712ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.299ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (0.586 - 0.652)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y66.AQ      Tcko                  0.476   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d
    SLICE_X55Y85.D4      net (fanout=9)        2.253   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/incdec_data_d
    SLICE_X55Y85.D       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut25782_4573
    SLICE_X55Y85.C6      net (fanout=1)        0.143   lut25782_4573
    SLICE_X55Y85.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut25783_4574
    SLICE_X55Y84.CE      net (fanout=3)        0.544   lut25783_4574
    SLICE_X55Y84.CLK     Tceck                 0.365   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.299ns (1.359ns logic, 2.940ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_4 (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.106ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.191 - 0.199)
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 0.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_4 to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.AQ      Tcko                  0.430   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_4
    SLICE_X56Y84.B3      net (fanout=10)       1.086   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
    SLICE_X56Y84.B       Tilo                  0.254   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/inc_data_int
                                                       lut25781_4572
    SLICE_X55Y85.D6      net (fanout=3)        0.766   lut25781_4572
    SLICE_X55Y85.D       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut25782_4573
    SLICE_X55Y85.C6      net (fanout=1)        0.143   lut25782_4573
    SLICE_X55Y85.C       Tilo                  0.259   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<4>
                                                       lut25783_4574
    SLICE_X55Y84.CE      net (fanout=3)        0.544   lut25783_4574
    SLICE_X55Y84.CLK     Tceck                 0.365   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter<3>
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.106ns (1.567ns logic, 2.539ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2 (SLICE_X57Y48.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/flipgear (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.586ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.931 - 0.864)
  Source Clock:         hdmiRxClk rising at 6.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/flipgear to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y45.AQ      Tcko                  0.198   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/ctkn_cnt_rst
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/flipgear
    SLICE_X57Y48.DX      net (fanout=2)        0.329   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/flipgear
    SLICE_X57Y48.CLK     Tckdi       (-Th)    -0.059   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.586ns (0.257ns logic, 0.329ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslip_q (SLICE_X57Y51.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslip_q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.927 - 0.889)
  Source Clock:         hdmiRxClk rising at 6.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.224ns

  Clock Uncertainty:          0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslip_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y50.AQ      Tcko                  0.198   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip
    SLICE_X57Y51.A3      net (fanout=2)        0.260   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip
    SLICE_X57Y51.CLK     Tah         (-Th)    -0.155   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslipx2
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/phsalgn_0/bitslip_rt
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/bitslip_q
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.353ns logic, 0.260ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int (SLICE_X54Y75.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int (FF)
  Destination:          withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Destination Clock:    withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2 rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int to withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y75.CQ      Tcko                  0.200   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int
    SLICE_X54Y75.CX      net (fanout=3)        0.100   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int
    SLICE_X54Y75.CLK     Tckdi       (-Th)    -0.106   withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int_rstpot
                                                       withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_b/des_0/inc_data_int
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.306ns logic, 0.100ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0 = PERIOD TIMEGRP
        "withHdmiRx_Inst_hdmiRx_receiveDecoder_pllclk2_0"
        TS_withHdmiRx_Inst_hdmiRx_receiveDecoder_rxclk_0 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pllclk2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_0/CK
  Location pin: SLICE_X52Y48.CLK
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2
--------------------------------------------------------------------------------
Slack: 5.520ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword<3>/CLK
  Logical resource: withHdmiRx.Inst_hdmiRx/receiveDecoder/dec_g/rawword_1/CK
  Location pin: SLICE_X52Y48.CLK
  Clock network: withHdmiRx.Inst_hdmiRx/receiveDecoder/pclkx2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_Clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk                         |     10.000ns|      3.334ns|      9.781ns|            0|            0|            0|     30845578|
| TS_clkRst_CLK_100s            |     10.000ns|      8.514ns|      8.441ns|            0|            0|          945|         7584|
|  TS_withHdmiTx_Inst_hdmiOutIF_|      7.692ns|      6.493ns|          N/A|            0|            0|          106|            0|
|  xgaTiming_clkGen_clkout1     |             |             |             |             |             |             |             |
|  TS_withHdmiTx_Inst_hdmiOutIF_|      1.538ns|          N/A|          N/A|            0|            0|            0|            0|
|  clk_650                      |             |             |             |             |             |             |             |
|  TS_withHdmiTx_Inst_hdmiOutIF_|     15.385ns|      9.823ns|          N/A|            0|            0|         7478|            0|
|  xgaTiming_clkGen_clkout2     |             |             |             |             |             |             |             |
| TS_clkRst_CLK_500_n           |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clkRst_clkGen_clkout5      |     20.000ns|     13.433ns|          N/A|            0|            0|        18606|            0|
| TS_clkRst_CLK_500             |      1.667ns|      1.599ns|          N/A|            0|            0|            0|            0|
| TS_clkRst_CLK_100c            |     10.000ns|      9.781ns|          N/A|            0|            0|     30818443|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_hdmiRxClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_hdmiRxClk                   |     12.000ns|      1.052ns|      9.524ns|            0|            0|            0|         5865|
| TS_hdmiRx_n_3_                |     12.000ns|      1.052ns|      9.524ns|            0|            0|            0|         5865|
|  TS_withHdmiRx_Inst_hdmiRx_rec|     12.000ns|      5.000ns|      9.524ns|            0|            0|            0|         5865|
|  eiveDecoder_rxclk_0          |             |             |             |             |             |             |             |
|   TS_withHdmiRx_Inst_hdmiRx_re|     12.000ns|      7.582ns|          N/A|            0|            0|         4637|            0|
|   ceiveDecoder_pllclk1_0      |             |             |             |             |             |             |             |
|   TS_withHdmiRx_Inst_hdmiRx_re|      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
|   ceiveDecoder_pllclk0_0      |             |             |             |             |             |             |             |
|   TS_withHdmiRx_Inst_hdmiRx_re|      6.000ns|      4.762ns|          N/A|            0|            0|         1228|            0|
|   ceiveDecoder_pllclk2_0      |             |             |             |             |             |             |             |
| TS_withHdmiRx_Inst_hdmiRx_rece|     12.000ns|      5.000ns|      5.332ns|            0|            0|            0|            0|
| iveDecoder_rxclk              |             |             |             |             |             |             |             |
|  TS_withHdmiRx_Inst_hdmiRx_rec|     12.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
|  eiveDecoder_pllclk1          |             |             |             |             |             |             |             |
|  TS_withHdmiRx_Inst_hdmiRx_rec|      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
|  eiveDecoder_pllclk0          |             |             |             |             |             |             |             |
|  TS_withHdmiRx_Inst_hdmiRx_rec|      6.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
|  eiveDecoder_pllclk2          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   14.630|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmiRx_n<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hdmiRx_n<3>    |    7.582|         |         |         |
hdmiRx_p<3>    |    7.582|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmiRx_p<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hdmiRx_n<3>    |    7.582|         |         |         |
hdmiRx_p<3>    |    7.582|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 30851447 paths, 0 nets, and 28663 connections

Design statistics:
   Minimum period:  13.433ns{1}   (Maximum frequency:  74.444MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 18 15:32:12 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 574 MB



