// Seed: 618321786
module module_0 (
    input wire id_0,
    input uwire id_1,
    output supply1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    output wor id_6,
    output wire id_7,
    input uwire id_8,
    output tri id_9,
    output tri id_10,
    input tri0 id_11,
    input tri1 id_12
);
  assign id_10 = id_4 - 1;
  wire id_14;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    output tri0 id_2,
    input wire id_3,
    output wire id_4,
    input tri id_5,
    input tri1 id_6,
    output tri0 id_7,
    input tri id_8,
    output supply1 id_9
);
  module_0(
      id_6, id_6, id_1, id_9, id_5, id_9, id_7, id_1, id_8, id_1, id_1, id_3, id_3
  );
  assign id_2 = id_0;
  assign id_9 = id_8;
endmodule
