Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun  5 11:39:11 2019
| Host         : DESKTOP-11E4QCK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file finalFSM_timing_summary_routed.rpt -pb finalFSM_timing_summary_routed.pb -rpx finalFSM_timing_summary_routed.rpx -warn_on_violation
| Design       : finalFSM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: FSM_onehot_cs_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_cs_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: vga1/vclk/vgaclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.770        0.000                      0                   18        0.227        0.000                      0                   18        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.770        0.000                      0                   18        0.227        0.000                      0                   18        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 d1/xadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/xadc/inst/DEN
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 1.527ns (65.073%)  route 0.820ns (34.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.534     5.055    d1/xadc/dclk_in
    XADC_X0Y0            XADC                                         r  d1/xadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     6.582 r  d1/xadc/inst/EOC
                         net (fo=1, routed)           0.820     7.401    d1/xadc/den_in
    XADC_X0Y0            XADC                                         r  d1/xadc/inst/DEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.420    14.761    d1/xadc/dclk_in
    XADC_X0Y0            XADC                                         r  d1/xadc/inst/DCLK
                         clock pessimism              0.294    15.055    
                         clock uncertainty           -0.035    15.020    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848    14.172    d1/xadc/inst
  -------------------------------------------------------------------
                         required time                         14.172    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             7.574ns  (required time - arrival time)
  Source:                 vga1/vclk/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/vclk/vgaclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 1.743ns (72.354%)  route 0.666ns (27.646%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.553     5.074    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y62         FDRE                                         r  vga1/vclk/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  vga1/vclk/cnt_reg[1]/Q
                         net (fo=2, routed)           0.666     6.196    vga1/vclk/cnt[1]
    SLICE_X15Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.320 r  vga1/vclk/cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     6.320    vga1/vclk/cnt[3]_i_2_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.870 r  vga1/vclk/cnt_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    vga1/vclk/cnt_reg[3]_i_1_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.984 r  vga1/vclk/cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    vga1/vclk/cnt_reg[7]_i_1_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.098 r  vga1/vclk/cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    vga1/vclk/cnt_reg[11]_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.212 r  vga1/vclk/cnt_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    vga1/vclk/xlnx_opt_
    SLICE_X15Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.483 r  vga1/vclk/CARRY4/CO[0]
                         net (fo=1, routed)           0.000     7.483    vga1/vclk/p_0_in
    SLICE_X15Y66         FDRE                                         r  vga1/vclk/vgaclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.433    14.774    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y66         FDRE                                         r  vga1/vclk/vgaclk_reg/C
                         clock pessimism              0.272    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X15Y66         FDRE (Setup_fdre_C_D)        0.046    15.057    vga1/vclk/vgaclk_reg
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  7.574    

Slack (MET) :             7.642ns  (required time - arrival time)
  Source:                 vga1/vclk/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/vclk/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 1.692ns (71.756%)  route 0.666ns (28.244%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.553     5.074    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y62         FDRE                                         r  vga1/vclk/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  vga1/vclk/cnt_reg[1]/Q
                         net (fo=2, routed)           0.666     6.196    vga1/vclk/cnt[1]
    SLICE_X15Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.320 r  vga1/vclk/cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     6.320    vga1/vclk/cnt[3]_i_2_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.870 r  vga1/vclk/cnt_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    vga1/vclk/cnt_reg[3]_i_1_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.984 r  vga1/vclk/cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    vga1/vclk/cnt_reg[7]_i_1_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.098 r  vga1/vclk/cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    vga1/vclk/cnt_reg[11]_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.432 r  vga1/vclk/cnt_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.432    vga1/vclk/cnt_reg[15]_i_1_n_6
    SLICE_X15Y65         FDRE                                         r  vga1/vclk/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.434    14.775    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y65         FDRE                                         r  vga1/vclk/cnt_reg[13]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X15Y65         FDRE (Setup_fdre_C_D)        0.062    15.074    vga1/vclk/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  7.642    

Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 vga1/vclk/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/vclk/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 1.671ns (71.502%)  route 0.666ns (28.498%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.553     5.074    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y62         FDRE                                         r  vga1/vclk/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  vga1/vclk/cnt_reg[1]/Q
                         net (fo=2, routed)           0.666     6.196    vga1/vclk/cnt[1]
    SLICE_X15Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.320 r  vga1/vclk/cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     6.320    vga1/vclk/cnt[3]_i_2_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.870 r  vga1/vclk/cnt_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    vga1/vclk/cnt_reg[3]_i_1_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.984 r  vga1/vclk/cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    vga1/vclk/cnt_reg[7]_i_1_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.098 r  vga1/vclk/cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    vga1/vclk/cnt_reg[11]_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.411 r  vga1/vclk/cnt_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.411    vga1/vclk/cnt_reg[15]_i_1_n_4
    SLICE_X15Y65         FDRE                                         r  vga1/vclk/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.434    14.775    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y65         FDRE                                         r  vga1/vclk/cnt_reg[15]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X15Y65         FDRE (Setup_fdre_C_D)        0.062    15.074    vga1/vclk/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 vga1/vclk/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/vclk/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 1.597ns (70.570%)  route 0.666ns (29.430%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.553     5.074    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y62         FDRE                                         r  vga1/vclk/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  vga1/vclk/cnt_reg[1]/Q
                         net (fo=2, routed)           0.666     6.196    vga1/vclk/cnt[1]
    SLICE_X15Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.320 r  vga1/vclk/cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     6.320    vga1/vclk/cnt[3]_i_2_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.870 r  vga1/vclk/cnt_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    vga1/vclk/cnt_reg[3]_i_1_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.984 r  vga1/vclk/cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    vga1/vclk/cnt_reg[7]_i_1_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.098 r  vga1/vclk/cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    vga1/vclk/cnt_reg[11]_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.337 r  vga1/vclk/cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.337    vga1/vclk/cnt_reg[15]_i_1_n_5
    SLICE_X15Y65         FDRE                                         r  vga1/vclk/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.434    14.775    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y65         FDRE                                         r  vga1/vclk/cnt_reg[14]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X15Y65         FDRE (Setup_fdre_C_D)        0.062    15.074    vga1/vclk/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 vga1/vclk/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/vclk/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 1.581ns (70.360%)  route 0.666ns (29.640%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.553     5.074    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y62         FDRE                                         r  vga1/vclk/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  vga1/vclk/cnt_reg[1]/Q
                         net (fo=2, routed)           0.666     6.196    vga1/vclk/cnt[1]
    SLICE_X15Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.320 r  vga1/vclk/cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     6.320    vga1/vclk/cnt[3]_i_2_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.870 r  vga1/vclk/cnt_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    vga1/vclk/cnt_reg[3]_i_1_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.984 r  vga1/vclk/cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    vga1/vclk/cnt_reg[7]_i_1_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.098 r  vga1/vclk/cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    vga1/vclk/cnt_reg[11]_i_1_n_0
    SLICE_X15Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.321 r  vga1/vclk/cnt_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.321    vga1/vclk/cnt_reg[15]_i_1_n_7
    SLICE_X15Y65         FDRE                                         r  vga1/vclk/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.434    14.775    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y65         FDRE                                         r  vga1/vclk/cnt_reg[12]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X15Y65         FDRE (Setup_fdre_C_D)        0.062    15.074    vga1/vclk/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 vga1/vclk/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/vclk/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.578ns (70.321%)  route 0.666ns (29.679%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.553     5.074    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y62         FDRE                                         r  vga1/vclk/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  vga1/vclk/cnt_reg[1]/Q
                         net (fo=2, routed)           0.666     6.196    vga1/vclk/cnt[1]
    SLICE_X15Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.320 r  vga1/vclk/cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     6.320    vga1/vclk/cnt[3]_i_2_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.870 r  vga1/vclk/cnt_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    vga1/vclk/cnt_reg[3]_i_1_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.984 r  vga1/vclk/cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    vga1/vclk/cnt_reg[7]_i_1_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.318 r  vga1/vclk/cnt_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.318    vga1/vclk/cnt_reg[11]_i_1_n_6
    SLICE_X15Y64         FDRE                                         r  vga1/vclk/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.435    14.776    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y64         FDRE                                         r  vga1/vclk/cnt_reg[9]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X15Y64         FDRE (Setup_fdre_C_D)        0.062    15.075    vga1/vclk/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 vga1/vclk/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/vclk/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 1.557ns (70.040%)  route 0.666ns (29.960%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.553     5.074    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y62         FDRE                                         r  vga1/vclk/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  vga1/vclk/cnt_reg[1]/Q
                         net (fo=2, routed)           0.666     6.196    vga1/vclk/cnt[1]
    SLICE_X15Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.320 r  vga1/vclk/cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     6.320    vga1/vclk/cnt[3]_i_2_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.870 r  vga1/vclk/cnt_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    vga1/vclk/cnt_reg[3]_i_1_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.984 r  vga1/vclk/cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    vga1/vclk/cnt_reg[7]_i_1_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.297 r  vga1/vclk/cnt_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.297    vga1/vclk/cnt_reg[11]_i_1_n_4
    SLICE_X15Y64         FDRE                                         r  vga1/vclk/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.435    14.776    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y64         FDRE                                         r  vga1/vclk/cnt_reg[11]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X15Y64         FDRE (Setup_fdre_C_D)        0.062    15.075    vga1/vclk/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.852ns  (required time - arrival time)
  Source:                 vga1/vclk/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/vclk/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 1.483ns (69.009%)  route 0.666ns (30.991%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.553     5.074    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y62         FDRE                                         r  vga1/vclk/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  vga1/vclk/cnt_reg[1]/Q
                         net (fo=2, routed)           0.666     6.196    vga1/vclk/cnt[1]
    SLICE_X15Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.320 r  vga1/vclk/cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     6.320    vga1/vclk/cnt[3]_i_2_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.870 r  vga1/vclk/cnt_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    vga1/vclk/cnt_reg[3]_i_1_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.984 r  vga1/vclk/cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    vga1/vclk/cnt_reg[7]_i_1_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.223 r  vga1/vclk/cnt_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.223    vga1/vclk/cnt_reg[11]_i_1_n_5
    SLICE_X15Y64         FDRE                                         r  vga1/vclk/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.435    14.776    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y64         FDRE                                         r  vga1/vclk/cnt_reg[10]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X15Y64         FDRE (Setup_fdre_C_D)        0.062    15.075    vga1/vclk/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                  7.852    

Slack (MET) :             7.868ns  (required time - arrival time)
  Source:                 vga1/vclk/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/vclk/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 1.467ns (68.776%)  route 0.666ns (31.224%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.553     5.074    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y62         FDRE                                         r  vga1/vclk/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  vga1/vclk/cnt_reg[1]/Q
                         net (fo=2, routed)           0.666     6.196    vga1/vclk/cnt[1]
    SLICE_X15Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.320 r  vga1/vclk/cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     6.320    vga1/vclk/cnt[3]_i_2_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.870 r  vga1/vclk/cnt_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    vga1/vclk/cnt_reg[3]_i_1_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.984 r  vga1/vclk/cnt_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.984    vga1/vclk/cnt_reg[7]_i_1_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.207 r  vga1/vclk/cnt_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.207    vga1/vclk/cnt_reg[11]_i_1_n_7
    SLICE_X15Y64         FDRE                                         r  vga1/vclk/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.435    14.776    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y64         FDRE                                         r  vga1/vclk/cnt_reg[8]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X15Y64         FDRE (Setup_fdre_C_D)        0.062    15.075    vga1/vclk/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  7.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga1/vclk/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/vclk/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.443    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y63         FDRE                                         r  vga1/vclk/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vga1/vclk/cnt_reg[4]/Q
                         net (fo=2, routed)           0.067     1.651    vga1/vclk/cnt[4]
    SLICE_X15Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.775 r  vga1/vclk/cnt_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.775    vga1/vclk/cnt_reg[7]_i_1_n_6
    SLICE_X15Y63         FDRE                                         r  vga1/vclk/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.828     1.956    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y63         FDRE                                         r  vga1/vclk/cnt_reg[5]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X15Y63         FDRE (Hold_fdre_C_D)         0.105     1.548    vga1/vclk/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga1/vclk/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/vclk/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.443    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y65         FDRE                                         r  vga1/vclk/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vga1/vclk/cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.651    vga1/vclk/cnt[14]
    SLICE_X15Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.778 r  vga1/vclk/cnt_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.778    vga1/vclk/cnt_reg[15]_i_1_n_4
    SLICE_X15Y65         FDRE                                         r  vga1/vclk/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.827     1.955    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y65         FDRE                                         r  vga1/vclk/cnt_reg[15]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X15Y65         FDRE (Hold_fdre_C_D)         0.105     1.548    vga1/vclk/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga1/vclk/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/vclk/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.443    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y63         FDRE                                         r  vga1/vclk/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vga1/vclk/cnt_reg[6]/Q
                         net (fo=2, routed)           0.067     1.651    vga1/vclk/cnt[6]
    SLICE_X15Y63         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.778 r  vga1/vclk/cnt_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.778    vga1/vclk/cnt_reg[7]_i_1_n_4
    SLICE_X15Y63         FDRE                                         r  vga1/vclk/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.828     1.956    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y63         FDRE                                         r  vga1/vclk/cnt_reg[7]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X15Y63         FDRE (Hold_fdre_C_D)         0.105     1.548    vga1/vclk/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga1/vclk/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/vclk/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.287ns (81.073%)  route 0.067ns (18.927%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.561     1.444    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y62         FDRE                                         r  vga1/vclk/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  vga1/vclk/cnt_reg[1]/Q
                         net (fo=2, routed)           0.067     1.652    vga1/vclk/cnt[1]
    SLICE_X15Y62         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.798 r  vga1/vclk/cnt_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.798    vga1/vclk/cnt_reg[3]_i_1_n_5
    SLICE_X15Y62         FDRE                                         r  vga1/vclk/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.829     1.957    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y62         FDRE                                         r  vga1/vclk/cnt_reg[2]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X15Y62         FDRE (Hold_fdre_C_D)         0.105     1.549    vga1/vclk/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga1/vclk/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/vclk/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.287ns (81.073%)  route 0.067ns (18.927%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.443    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y63         FDRE                                         r  vga1/vclk/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vga1/vclk/cnt_reg[5]/Q
                         net (fo=2, routed)           0.067     1.651    vga1/vclk/cnt[5]
    SLICE_X15Y63         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.797 r  vga1/vclk/cnt_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.797    vga1/vclk/cnt_reg[7]_i_1_n_5
    SLICE_X15Y63         FDRE                                         r  vga1/vclk/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.828     1.956    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y63         FDRE                                         r  vga1/vclk/cnt_reg[6]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X15Y63         FDRE (Hold_fdre_C_D)         0.105     1.548    vga1/vclk/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga1/vclk/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/vclk/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.443    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y64         FDRE                                         r  vga1/vclk/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vga1/vclk/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.692    vga1/vclk/cnt[11]
    SLICE_X15Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  vga1/vclk/cnt_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    vga1/vclk/cnt_reg[11]_i_1_n_4
    SLICE_X15Y64         FDRE                                         r  vga1/vclk/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.828     1.956    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y64         FDRE                                         r  vga1/vclk/cnt_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X15Y64         FDRE (Hold_fdre_C_D)         0.105     1.548    vga1/vclk/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga1/vclk/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/vclk/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.561     1.444    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y62         FDRE                                         r  vga1/vclk/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  vga1/vclk/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.693    vga1/vclk/cnt[3]
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  vga1/vclk/cnt_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    vga1/vclk/cnt_reg[3]_i_1_n_4
    SLICE_X15Y62         FDRE                                         r  vga1/vclk/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.829     1.957    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y62         FDRE                                         r  vga1/vclk/cnt_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X15Y62         FDRE (Hold_fdre_C_D)         0.105     1.549    vga1/vclk/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga1/vclk/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/vclk/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.561     1.444    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y62         FDRE                                         r  vga1/vclk/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  vga1/vclk/cnt_reg[0]/Q
                         net (fo=1, routed)           0.105     1.690    vga1/vclk/cnt[0]
    SLICE_X15Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.805 r  vga1/vclk/cnt_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.805    vga1/vclk/cnt_reg[3]_i_1_n_7
    SLICE_X15Y62         FDRE                                         r  vga1/vclk/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.829     1.957    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y62         FDRE                                         r  vga1/vclk/cnt_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X15Y62         FDRE (Hold_fdre_C_D)         0.105     1.549    vga1/vclk/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga1/vclk/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/vclk/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.443    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y65         FDRE                                         r  vga1/vclk/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vga1/vclk/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.689    vga1/vclk/cnt[12]
    SLICE_X15Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.804 r  vga1/vclk/cnt_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.804    vga1/vclk/cnt_reg[15]_i_1_n_7
    SLICE_X15Y65         FDRE                                         r  vga1/vclk/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.827     1.955    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y65         FDRE                                         r  vga1/vclk/cnt_reg[12]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X15Y65         FDRE (Hold_fdre_C_D)         0.105     1.548    vga1/vclk/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga1/vclk/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga1/vclk/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.443    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y64         FDRE                                         r  vga1/vclk/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vga1/vclk/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.689    vga1/vclk/cnt[8]
    SLICE_X15Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.804 r  vga1/vclk/cnt_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.804    vga1/vclk/cnt_reg[11]_i_1_n_7
    SLICE_X15Y64         FDRE                                         r  vga1/vclk/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.828     1.956    vga1/vclk/cnt_reg[15]_0
    SLICE_X15Y64         FDRE                                         r  vga1/vclk/cnt_reg[8]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X15Y64         FDRE (Hold_fdre_C_D)         0.105     1.548    vga1/vclk/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      d1/xadc/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y74   FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y74   FSM_onehot_cs_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y74   FSM_onehot_cs_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X15Y62   vga1/vclk/cnt_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X15Y64   vga1/vclk/cnt_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X15Y64   vga1/vclk/cnt_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X15Y65   vga1/vclk/cnt_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X15Y65   vga1/vclk/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74   FSM_onehot_cs_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74   FSM_onehot_cs_reg[1]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74   FSM_onehot_cs_reg[2]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y66   vga1/vclk/vgaclk_reg/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y62   vga1/vclk/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y62   vga1/vclk/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y64   vga1/vclk/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y64   vga1/vclk/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y64   vga1/vclk/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y64   vga1/vclk/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74   FSM_onehot_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74   FSM_onehot_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74   FSM_onehot_cs_reg[2]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74   FSM_onehot_cs_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74   FSM_onehot_cs_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y74   FSM_onehot_cs_reg[2]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y62   vga1/vclk/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y64   vga1/vclk/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y64   vga1/vclk/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X15Y65   vga1/vclk/cnt_reg[12]/C



