--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
G0LTX_N     |   -4.403(F)|      FAST  |    6.419(F)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_P     |   -4.403(F)|      FAST  |    6.420(F)|      SLOW  |IO_CLK_BANK0      |   0.000|
RX          |    7.074(R)|      SLOW  |   -3.176(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.413(R)|      SLOW  |   -2.050(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.620(R)|      SLOW  |   -2.241(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N                |         4.460(R)|      SLOW  |         2.660(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.440(F)|      SLOW  |         2.666(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P                |         4.502(R)|      SLOW  |         2.676(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.482(F)|      SLOW  |         2.682(F)|      FAST  |CLOCK_250         |   0.000|
GPIFII_PCLK                |         7.566(R)|      SLOW  |         4.452(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
SPI_DAC_A_SYNC             |        10.713(R)|      SLOW  |         6.769(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        10.467(R)|      SLOW  |         6.612(R)|      FAST  |CLOCK_100         |   0.000|
TX                         |         9.416(R)|      SLOW  |         5.949(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |         7.642(F)|      SLOW  |         5.087(F)|      FAST  |CLOCK_100         |   0.000|
d_ads                      |         8.363(F)|      SLOW  |         5.552(F)|      FAST  |CLOCK_100         |   0.000|
d_col_vln_sh               |         7.776(F)|      SLOW  |         5.172(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_bias_sh             |        12.598(F)|      SLOW  |         8.253(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_dyn_pon             |        13.167(F)|      SLOW  |         8.679(F)|      FAST  |CLOCK_100         |   0.000|
d_count_en                 |        12.482(F)|      SLOW  |         8.232(F)|      FAST  |CLOCK_100         |   0.000|
d_count_hold               |         7.938(F)|      SLOW  |         5.255(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inc_one            |         8.038(F)|      SLOW  |         5.332(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inv_clk            |         7.748(F)|      SLOW  |         5.170(F)|      FAST  |CLOCK_100         |   0.000|
d_count_jc_shift_en        |         7.906(F)|      SLOW  |         5.262(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_clk            |        10.707(F)|      SLOW  |         7.081(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_en             |         7.616(F)|      SLOW  |         5.071(F)|      FAST  |CLOCK_100         |   0.000|
d_count_mem_wr             |         8.368(F)|      SLOW  |         5.527(F)|      FAST  |CLOCK_100         |   0.000|
d_count_rst                |         7.762(F)|      SLOW  |         5.193(F)|      FAST  |CLOCK_100         |   0.000|
d_count_updn               |         7.603(F)|      SLOW  |         5.065(F)|      FAST  |CLOCK_100         |   0.000|
d_digif_serial_rst         |        10.507(F)|      SLOW  |         6.922(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_clamp_en        |        12.982(F)|      SLOW  |         8.431(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        12.896(F)|      SLOW  |         8.437(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_rst        |        13.668(F)|      SLOW  |         8.930(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_sh              |        12.468(F)|      SLOW  |         8.257(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rs                   |         7.393(F)|      SLOW  |         4.932(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rst                  |         7.604(F)|      SLOW  |         5.079(F)|      FAST  |CLOCK_100         |   0.000|
d_row_tx                   |         7.443(F)|      SLOW  |         4.982(F)|      FAST  |CLOCK_100         |   0.000|
d_shr                      |        14.112(F)|      SLOW  |         9.195(F)|      FAST  |CLOCK_100         |   0.000|
d_shs                      |        13.181(F)|      SLOW  |         8.586(F)|      FAST  |CLOCK_100         |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         6.628(R)|      SLOW  |         4.228(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.475(R)|      SLOW  |         5.514(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        10.734(R)|      SLOW  |         4.247(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |         8.845(R)|      SLOW  |         3.604(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |         8.843(R)|      SLOW  |         3.733(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        11.459(R)|      SLOW  |         5.788(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        10.950(R)|      SLOW  |         5.791(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        11.658(R)|      SLOW  |         6.934(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        11.490(R)|      SLOW  |         6.932(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        10.591(R)|      SLOW  |         5.844(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        11.185(R)|      SLOW  |         6.651(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        11.130(R)|      SLOW  |         6.580(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |         9.057(R)|      SLOW  |         5.218(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |         8.539(R)|      SLOW  |         5.104(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |         8.539(R)|      SLOW  |         5.123(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         7.136(R)|      SLOW  |         3.818(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         7.157(R)|      SLOW  |         4.138(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         8.562(R)|      SLOW  |         4.202(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         7.811(R)|      SLOW  |         4.614(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        10.815(R)|      SLOW  |         6.030(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         8.287(R)|      SLOW  |         4.665(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         8.120(R)|      SLOW  |         4.762(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |        10.049(R)|      SLOW  |         5.095(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |         8.750(R)|      SLOW  |         4.547(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |        10.049(R)|      SLOW  |         5.372(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |         8.730(R)|      SLOW  |         5.094(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |         9.299(R)|      SLOW  |         4.031(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |         8.286(R)|      SLOW  |         4.034(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         7.815(R)|      SLOW  |         4.278(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |         9.792(R)|      SLOW  |         4.156(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |         9.295(R)|      SLOW  |         4.743(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |         9.788(R)|      SLOW  |         5.105(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        10.501(R)|      SLOW  |         4.999(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        10.501(R)|      SLOW  |         5.326(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.244(R)|      SLOW  |         3.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         7.160(R)|      SLOW  |         4.724(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         5.910(R)|      SLOW  |         3.920(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        10.456(R)|      SLOW  |         6.722(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   10.394|   10.394|    2.157|    2.409|
RESET          |   23.009|   23.009|   22.982|   22.982|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   11.443|         |         |         |
GPIFII_PCLK_IN |    8.431|         |         |         |
RESET          |    5.027|    5.027|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |   -0.262|         |
RESET          |         |         |    2.038|    2.038|
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov 11 17:17:37 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 597 MB



