
---------- Begin Simulation Statistics ----------
final_tick                               123538060000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 320456                       # Simulator instruction rate (inst/s)
host_mem_usage                                8525800                       # Number of bytes of host memory used
host_op_rate                                   350679                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   312.06                       # Real time elapsed on the host
host_tick_rate                              395884810                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123538                       # Number of seconds simulated
sim_ticks                                123538060000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.235381                       # CPI: cycles per instruction
system.cpu.discardedOps                        376466                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        10042265                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.809467                       # IPC: instructions per cycle
system.cpu.numCycles                        123538060                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       113495795                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69099                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       587739                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          435                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1176896                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            439                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20360234                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16297472                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53386                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737470                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736078                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984069                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050570                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                325                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434000                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300030                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133970                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1037                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35612571                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35612571                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35615890                       # number of overall hits
system.cpu.dcache.overall_hits::total        35615890                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        73568                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          73568                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        73610                       # number of overall misses
system.cpu.dcache.overall_misses::total         73610                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6472857000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6472857000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6472857000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6472857000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686139                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686139                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689500                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689500                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002062                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002062                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002063                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002063                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 87984.680839                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87984.680839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 87934.479011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87934.479011                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        49891                       # number of writebacks
system.cpu.dcache.writebacks::total             49891                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19569                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19569                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19569                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19569                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        53999                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        53999                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        54036                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        54036                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4910939000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4910939000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4913304000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4913304000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001513                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001513                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001514                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001514                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 90944.998981                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90944.998981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 90926.493449                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90926.493449                       # average overall mshr miss latency
system.cpu.dcache.replacements                  53012                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21413649                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21413649                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18222                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18222                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    806349000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    806349000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44251.399407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44251.399407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3043                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3043                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    682762000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    682762000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44980.697016                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44980.697016                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14198922                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14198922                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5666508000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5666508000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003883                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003883                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 102383.333936                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102383.333936                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16526                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16526                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38820                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38820                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4228177000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4228177000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108917.490984                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108917.490984                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3319                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3319                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012496                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012496                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2365000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2365000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011009                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011009                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63918.918919                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63918.918919                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 123538060000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.887543                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35848086                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             54036                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            663.411170                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.887543                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996960                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996960                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          700                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71789356                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71789356                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123538060000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123538060000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123538060000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49060497                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106406                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9763865                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27560942                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27560942                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27560942                       # number of overall hits
system.cpu.icache.overall_hits::total        27560942                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       535125                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         535125                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       535125                       # number of overall misses
system.cpu.icache.overall_misses::total        535125                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  13955956000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13955956000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  13955956000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13955956000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28096067                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28096067                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28096067                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28096067                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26079.805653                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26079.805653                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26079.805653                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26079.805653                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       534723                       # number of writebacks
system.cpu.icache.writebacks::total            534723                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       535125                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       535125                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       535125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       535125                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12885706000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12885706000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12885706000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12885706000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24079.805653                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24079.805653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24079.805653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24079.805653                       # average overall mshr miss latency
system.cpu.icache.replacements                 534723                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27560942                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27560942                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       535125                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        535125                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  13955956000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13955956000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28096067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28096067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26079.805653                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26079.805653                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       535125                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       535125                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12885706000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12885706000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24079.805653                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24079.805653                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 123538060000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           401.833184                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28096067                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            535125                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.503746                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   401.833184                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.784830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.784830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          56727259                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         56727259                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123538060000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123538060000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123538060000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 123538060000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431277                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               534601                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11604                       # number of demand (read+write) hits
system.l2.demand_hits::total                   546205                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              534601                       # number of overall hits
system.l2.overall_hits::.cpu.data               11604                       # number of overall hits
system.l2.overall_hits::total                  546205                       # number of overall hits
system.l2.demand_misses::.cpu.inst                524                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42432                       # number of demand (read+write) misses
system.l2.demand_misses::total                  42956                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               524                       # number of overall misses
system.l2.overall_misses::.cpu.data             42432                       # number of overall misses
system.l2.overall_misses::total                 42956                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51276000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4507467000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4558743000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51276000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4507467000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4558743000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           535125                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            54036                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               589161                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          535125                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           54036                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              589161                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000979                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.785254                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072910                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000979                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.785254                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072910                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97854.961832                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106228.011878                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106125.872986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97854.961832                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106228.011878                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106125.872986                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               25962                       # number of writebacks
system.l2.writebacks::total                     25962                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             42950                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            42950                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40736000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3658521000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3699257000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40736000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3658521000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3699257000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.785162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072900                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.785162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.072900                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77889.101338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86230.961416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86129.383003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77889.101338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86230.961416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86129.383003                       # average overall mshr miss latency
system.l2.replacements                          26583                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        49891                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            49891                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        49891                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        49891                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       534716                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           534716                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       534716                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       534716                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    10                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4111499000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4111499000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38820                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38820                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999742                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999742                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105939.165164                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105939.165164                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3335299000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3335299000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999742                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999742                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85939.165164                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85939.165164                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         534601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             534601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          524                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              524                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51276000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51276000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       535125                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         535125                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000979                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000979                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97854.961832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97854.961832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40736000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40736000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000977                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000977                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77889.101338                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77889.101338                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11594                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11594                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3622                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3622                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    395968000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    395968000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.238039                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.238039                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109323.025953                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109323.025953                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    323222000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    323222000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.237710                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.237710                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89361.902129                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89361.902129                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 123538060000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15585.299291                       # Cycle average of tags in use
system.l2.tags.total_refs                     1176858                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     42967                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.389811                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.721293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        69.024133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15509.553864                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.946628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.951251                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2267                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13891                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9457919                       # Number of tag accesses
system.l2.tags.data_accesses                  9457919                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123538060000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     25962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003370251750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1445                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1445                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              143371                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24526                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       42950                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25962                       # Number of write requests accepted
system.mem_ctrls.readBursts                     42950                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25962                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.16                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 42950                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25962                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   42042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.719031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.251373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    427.903233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1444     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1445                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.955709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.948317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.502876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               72      4.98%      4.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1293     89.48%     94.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               80      5.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1445                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2748800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1661568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     22.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  123532952000                       # Total gap between requests
system.mem_ctrls.avgGap                    1792618.88                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33472                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2715008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1660544                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 270944.840804526117                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 21977097.584339596331                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 13441558.010543471202                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          523                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        42427                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        25962                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13899000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1478645750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2622197502000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26575.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34851.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 101001367.46                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2715328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2748800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1661568                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1661568                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          523                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        42427                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          42950                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        25962                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         25962                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       270945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     21979688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         22250633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       270945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       270945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     13449847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        13449847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     13449847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       270945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     21979688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        35700480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                42945                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               25946                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2742                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2659                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2782                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2644                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2695                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2686                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2709                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2697                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2693                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1634                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1607                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1509                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1621                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1655                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1603                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1599                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1639                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               687326000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             214725000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1492544750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16004.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34754.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               20319                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              19315                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            47.31                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           74.44                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        29257                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   150.699798                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.549459                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   170.864982                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        16388     56.01%     56.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8260     28.23%     84.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1650      5.64%     89.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1376      4.70%     94.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          634      2.17%     96.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          253      0.86%     97.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          210      0.72%     98.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          173      0.59%     98.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          313      1.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        29257                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2748480                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1660544                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               22.248042                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               13.441558                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.28                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               57.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 123538060000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       106093260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        56389905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      152960220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      67739940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9751878240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  23369569080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  27758977920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   61263608565                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   495.908780                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  71930101250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4125160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  47482798750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       102801720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        54640410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      153667080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      67698180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9751878240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  23245894470                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  27863124960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   61239705060                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   495.715289                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  72202273250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4125160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  47210626750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 123538060000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4140                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25962                       # Transaction distribution
system.membus.trans_dist::CleanEvict              187                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4140                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       112049                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 112049                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4410368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4410368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             42950                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   42950    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               42950                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 123538060000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           172947000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          231044000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            550341                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        75853                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       534723                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3742                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38820                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38820                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        535125                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15216                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1604973                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       161084                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1766057                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     68470272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6651328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               75121600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           26583                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1661568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           615744                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000770                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027968                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 615274     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    466      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             615744                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 123538060000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2346124000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1605375999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         162118989                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
