
---------- Begin Simulation Statistics ----------
final_tick                               2542207816500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 223833                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   223831                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.75                       # Real time elapsed on the host
host_tick_rate                              650612867                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196480                       # Number of instructions simulated
sim_ops                                       4196480                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012198                       # Number of seconds simulated
sim_ticks                                 12197971500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.692908                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  386237                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               747176                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2650                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            118243                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            926692                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31487                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          195409                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           163922                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1132422                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71674                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30060                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196480                       # Number of instructions committed
system.cpu.committedOps                       4196480                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.810147                       # CPI: cycles per instruction
system.cpu.discardedOps                        313558                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620079                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1481181                       # DTB hits
system.cpu.dtb.data_misses                       8204                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417852                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876577                       # DTB read hits
system.cpu.dtb.read_misses                       7362                       # DTB read misses
system.cpu.dtb.write_accesses                  202227                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604604                       # DTB write hits
system.cpu.dtb.write_misses                       842                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18206                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3675362                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1167686                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688665                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17101736                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172113                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1009396                       # ITB accesses
system.cpu.itb.fetch_acv                          616                       # ITB acv
system.cpu.itb.fetch_hits                     1003035                       # ITB hits
system.cpu.itb.fetch_misses                      6361                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.89% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4193     69.20%     79.09% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.83%     79.91% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     79.98% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.03% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.80%     94.83% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6059                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14403                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2416     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2674     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5108                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2403     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2403     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4824                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11249262000     92.19%     92.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9448500      0.08%     92.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19297500      0.16%     92.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               924433000      7.58%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12202441000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994619                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898654                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944401                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8216766500     67.34%     67.34% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3985674500     32.66%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24382167                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85429      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541691     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839521     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592732     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104768      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196480                       # Class of committed instruction
system.cpu.quiesceCycles                        13776                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7280431                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158309                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318222                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22705456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22705456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22705456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22705456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116438.235897                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116438.235897                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116438.235897                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116438.235897                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12942490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12942490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12942490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12942490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66371.743590                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66371.743590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66371.743590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66371.743590                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22355959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22355959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116437.286458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116437.286458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12742993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12742993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66369.755208                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66369.755208                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.291457                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539697420000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.291457                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205716                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205716                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130882                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34872                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88886                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34529                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28951                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28951                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89476                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41300                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478301                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11411264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11411264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6716288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6716729                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18139257                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoopTraffic                       4096                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160143                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002766                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052523                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159700     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160143                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836494537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          377974000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474474000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5722560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4495744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10218304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5722560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5722560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2231808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2231808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34872                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34872                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469140299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368564888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837705187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469140299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469140299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182965504                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182965504                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182965504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469140299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368564888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020670691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121533.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000175267750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7474                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7474                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414409                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114121                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159661                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123534                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159661                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123534                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10384                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2001                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5752                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2046188500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4845132250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13707.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32457.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105531                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82021                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159661                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123534                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.218994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.033621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.640783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35340     42.47%     42.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24666     29.64%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10192     12.25%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4706      5.66%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2484      2.98%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1457      1.75%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          931      1.12%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          607      0.73%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2834      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83217                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.970966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.378529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.559276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1304     17.45%     17.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5694     76.18%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           289      3.87%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            85      1.14%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.55%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            16      0.21%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.24%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            8      0.11%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7474                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.256891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.240369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.766519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6626     88.65%     88.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.36%     90.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              492      6.58%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              190      2.54%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.79%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7474                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9553728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7776256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10218304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7906176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12197966500                       # Total gap between requests
system.mem_ctrls.avgGap                      43072.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5090624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4463104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7776256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417333652.566740274429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365889033.270818829536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637504030.895628809929                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89415                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70246                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123534                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2588218000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2256914250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299658176500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28946.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32128.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2425714.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318708180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169367055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568094100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314285760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     962526240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5323337730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        201210720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7857529785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.166924                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    469485500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11321326000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            275546880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146441460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497743680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319965120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     962526240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5254063920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        259546560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7715833860                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.550573                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    623095000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11167716500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12190771500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1728538                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1728538                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1728538                       # number of overall hits
system.cpu.icache.overall_hits::total         1728538                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89477                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89477                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89477                       # number of overall misses
system.cpu.icache.overall_misses::total         89477                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5515528500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5515528500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5515528500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5515528500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1818015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1818015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1818015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1818015                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049217                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049217                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049217                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049217                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61641.857684                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61641.857684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61641.857684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61641.857684                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88886                       # number of writebacks
system.cpu.icache.writebacks::total             88886                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89477                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89477                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89477                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89477                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5426052500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5426052500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5426052500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5426052500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049217                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049217                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049217                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049217                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60641.868860                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60641.868860                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60641.868860                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60641.868860                       # average overall mshr miss latency
system.cpu.icache.replacements                  88886                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1728538                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1728538                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89477                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89477                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5515528500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5515528500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1818015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1818015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049217                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049217                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61641.857684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61641.857684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89477                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89477                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5426052500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5426052500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049217                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60641.868860                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60641.868860                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.839603                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1778774                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88964                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.994312                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.839603                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995780                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995780                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3725506                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3725506                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337418                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337418                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337418                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337418                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105992                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105992                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105992                       # number of overall misses
system.cpu.dcache.overall_misses::total        105992                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6789691000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6789691000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6789691000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6789691000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443410                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443410                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443410                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443410                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073432                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073432                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073432                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073432                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64058.523285                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64058.523285                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64058.523285                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64058.523285                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34696                       # number of writebacks
system.cpu.dcache.writebacks::total             34696                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36612                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36612                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36612                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36612                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69380                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69380                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69380                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69380                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4418027000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4418027000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4418027000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4418027000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048067                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048067                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048067                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048067                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63678.682617                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63678.682617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63678.682617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63678.682617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103867.788462                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103867.788462                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69222                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806328                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806328                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49582                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49582                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3322994000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3322994000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855910                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855910                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057929                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057929                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67020.168610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67020.168610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9167                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9167                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40415                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40415                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2702228500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2702228500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047219                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047219                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66862.019052                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66862.019052                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3466697000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3466697000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587500                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587500                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61455.362524                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61455.362524                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28965                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28965                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1715798500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1715798500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59236.958398                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59236.958398                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10299                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          884                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          884                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62294000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62294000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079049                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079049                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70468.325792                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70468.325792                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          884                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          884                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61410000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61410000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079049                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079049                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69468.325792                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69468.325792                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542207816500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.440085                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1403706                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69222                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.278322                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.440085                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978945                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978945                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          729                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3001666                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3001666                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2962587527500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 328446                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748928                       # Number of bytes of host memory used
host_op_rate                                   328446                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1556.52                       # Real time elapsed on the host
host_tick_rate                              268590686                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511232369                       # Number of instructions simulated
sim_ops                                     511232369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.418067                       # Number of seconds simulated
sim_ticks                                418067081000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.486522                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                27135194                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             39621218                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5835                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3741289                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          39393077                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             125766                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          722108                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           596342                       # Number of indirect misses.
system.cpu.branchPred.lookups                48421367                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  903635                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        80045                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506295557                       # Number of instructions committed
system.cpu.committedOps                     506295557                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.650378                       # CPI: cycles per instruction
system.cpu.discardedOps                      10690354                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                110903739                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    113849282                       # DTB hits
system.cpu.dtb.data_misses                      34090                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 95399372                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     97035271                       # DTB read hits
system.cpu.dtb.read_misses                      31682                       # DTB read misses
system.cpu.dtb.write_accesses                15504367                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16814011                       # DTB write hits
system.cpu.dtb.write_misses                      2408                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           178208816                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          244093169                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         119388195                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23693821                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       114688756                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.605922                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               105943250                       # ITB accesses
system.cpu.itb.fetch_acv                          431                       # ITB acv
system.cpu.itb.fetch_hits                   104706726                       # ITB hits
system.cpu.itb.fetch_misses                   1236524                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   335      0.89%      0.89% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21689     57.69%     58.61% # number of callpals executed
system.cpu.kern.callpal::rdps                    1548      4.12%     62.72% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.73% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.73% # number of callpals executed
system.cpu.kern.callpal::rti                     2201      5.85%     68.58% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.36%     70.95% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.96% # number of callpals executed
system.cpu.kern.callpal::rdunique               10917     29.04%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37596                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      45023                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8307     33.97%     33.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     139      0.57%     34.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     428      1.75%     36.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15582     63.71%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24456                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8290     48.34%     48.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      139      0.81%     49.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      428      2.50%     51.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8291     48.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17148                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             406106440000     97.14%     97.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               257102000      0.06%     97.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               396885500      0.09%     97.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             11308697500      2.70%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         418069125000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997954                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.532088                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.701178                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2018                      
system.cpu.kern.mode_good::user                  2016                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2532                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2016                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796998                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886643                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33127637000      7.92%      7.92% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         384862888000     92.06%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             78600000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      335                       # number of times the context was actually changed
system.cpu.numCycles                        835579254                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154372      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220631686     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712995      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608388     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.59%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.40% # Class of committed instruction
system.cpu.op_class_0::MemRead               62917314     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12749844      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429264      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045835      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               194231      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506295557                       # Class of committed instruction
system.cpu.quiesceCycles                       554908                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       720890498                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          311                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1105621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2210954                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8434578283                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8434578283                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8434578283                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8434578283                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117865.573189                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117865.573189                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117865.573189                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117865.573189                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           190                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    9                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    21.111111                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4852416226                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4852416226                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4852416226                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4852416226                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67808.110926                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67808.110926                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67808.110926                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67808.110926                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23235878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23235878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115601.383085                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115601.383085                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13185878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13185878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65601.383085                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65601.383085                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8411342405                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8411342405                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117871.950743                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117871.950743                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4839230348                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4839230348                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67814.326626                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67814.326626                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2072                       # Transaction distribution
system.membus.trans_dist::ReadResp             821104                       # Transaction distribution
system.membus.trans_dist::WriteReq               2883                       # Transaction distribution
system.membus.trans_dist::WriteResp              2883                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311556                       # Transaction distribution
system.membus.trans_dist::WritebackClean       589601                       # Transaction distribution
system.membus.trans_dist::CleanEvict           204178                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               52                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214946                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214945                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         589602                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        229431                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1768804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1768804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1332574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1342486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3254412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     75468928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     75468928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11866                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43799680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43811546                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               123847514                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1110346                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000278                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016680                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1110037     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     309      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1110346                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9157500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5947132062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1127628                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2386689500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3119962250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37734464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28427136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           66161600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37734464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37734464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19939584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19939584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          589601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          444174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1033775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311556                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311556                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          90259352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          67996590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             158255943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     90259352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         90259352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       47694700                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             47694700                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       47694700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         90259352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         67996590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            205950643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    898307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    543663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    439439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001421030500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54658                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54658                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2848006                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             845833                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1033776                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     901101                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1033776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   901101                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50674                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2794                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             50277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             71135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             61027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            108765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            110149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            66783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            56466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             51826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            105494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             47189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            108771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            50303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            45219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38731                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12119414500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4915510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30552577000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12327.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31077.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       228                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   722452                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  688947                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1033776                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               901101                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  938470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  50283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  54045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  54176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  54422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  54495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    724                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       470013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.188182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.553150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.656771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       175723     37.39%     37.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       144848     30.82%     68.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        51259     10.91%     79.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25123      5.35%     84.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14829      3.16%     87.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9169      1.95%     89.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7198      1.53%     91.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4677      1.00%     92.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37187      7.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       470013                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.986406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.232508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.428609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50688     92.74%     92.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3370      6.17%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           408      0.75%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           71      0.13%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           67      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            9      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           13      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54658                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.435069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.410135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.945097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43538     79.66%     79.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1274      2.33%     81.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8220     15.04%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              955      1.75%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              394      0.72%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              159      0.29%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               68      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54658                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62918528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3243136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                57491712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                66161664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57670464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       150.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       137.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    158.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    137.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  418067081000                       # Total gap between requests
system.mem_ctrls.avgGap                     216069.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34794432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28124096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     57491712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 83226911.616128891706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 67271730.490542978048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 137517911.868310898542                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       589601                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       444175                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       901101                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16812303750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13740273250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9971693126500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28514.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30934.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11066121.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1727137440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            917972550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3533764500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2294012520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     33001865520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     107924291340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      69655890240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       219054934110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        523.970779                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 179942433750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13960180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 224169011250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1629012420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            865821660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3486012180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2395489320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     33001865520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     112923357780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      65445931200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       219747490080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        525.627346                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 168964670250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13960180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 235146204750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2273                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2273                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74243                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74243                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1624                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9910                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  153032                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11866                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580514                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1761500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7027000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372877283                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5620500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1471000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              115500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    420086911000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    107305082                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        107305082                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    107305082                       # number of overall hits
system.cpu.icache.overall_hits::total       107305082                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       589602                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         589602                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       589602                       # number of overall misses
system.cpu.icache.overall_misses::total        589602                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  36434497500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  36434497500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  36434497500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  36434497500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    107894684                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    107894684                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    107894684                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    107894684                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005465                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005465                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005465                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005465                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61795.071082                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61795.071082                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61795.071082                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61795.071082                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       589601                       # number of writebacks
system.cpu.icache.writebacks::total            589601                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       589602                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       589602                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       589602                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       589602                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35844895500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35844895500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35844895500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35844895500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005465                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005465                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005465                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005465                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60795.071082                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60795.071082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60795.071082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60795.071082                       # average overall mshr miss latency
system.cpu.icache.replacements                 589601                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    107305082                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       107305082                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       589602                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        589602                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  36434497500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  36434497500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    107894684                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    107894684                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005465                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005465                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61795.071082                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61795.071082                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       589602                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       589602                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35844895500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35844895500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005465                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005465                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60795.071082                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60795.071082                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999972                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           107945367                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            589601                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            183.082062                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         216378970                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        216378970                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    112772777                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        112772777                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    112772777                       # number of overall hits
system.cpu.dcache.overall_hits::total       112772777                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       643580                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         643580                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       643580                       # number of overall misses
system.cpu.dcache.overall_misses::total        643580                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39437144500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39437144500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39437144500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39437144500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    113416357                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    113416357                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    113416357                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    113416357                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005674                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005674                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005674                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005674                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61277.765779                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61277.765779                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61277.765779                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61277.765779                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       240196                       # number of writebacks
system.cpu.dcache.writebacks::total            240196                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       201231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       201231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       201231                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       201231                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       442349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       442349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       442349                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       442349                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4955                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4955                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27624796500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27624796500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27624796500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27624796500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373984500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373984500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003900                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003900                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003900                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003900                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62450.229344                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62450.229344                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62450.229344                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62450.229344                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75476.185671                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75476.185671                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 444173                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     96429081                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        96429081                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       253188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        253188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16419761000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16419761000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     96682269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     96682269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64852.050650                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64852.050650                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25832                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25832                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       227356                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       227356                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14719621000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14719621000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373984500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373984500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64742.610707                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64742.610707                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180494.449807                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180494.449807                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16343696                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16343696                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       390392                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       390392                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23017383500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23017383500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16734088                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16734088                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023329                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023329                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58959.670024                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58959.670024                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       175399                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       175399                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2883                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2883                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12905175500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12905175500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012848                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012848                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60026.026429                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60026.026429                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49777                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49777                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1881                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1881                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    142225500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    142225500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.036413                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.036413                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75611.642743                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75611.642743                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    140199500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    140199500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.036374                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.036374                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74613.890367                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74613.890367                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51186                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51186                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51186                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51186                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 420379711000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.999726                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           107533801                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            444174                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            242.098369                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.999726                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          697                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         227482576                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        227482576                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2974642703500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               16216075                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                 16216018                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    32.12                       # Real time elapsed on the host
host_tick_rate                              375324782                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520846471                       # Number of instructions simulated
sim_ops                                     520846471                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012055                       # Number of seconds simulated
sim_ticks                                 12055176000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.745679                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  843639                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               995495                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                566                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             34444                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1061524                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              14520                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           98434                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            83914                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1138412                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28201                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7516                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9614102                       # Number of instructions committed
system.cpu.committedOps                       9614102                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.507811                       # CPI: cycles per instruction
system.cpu.discardedOps                         97897                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1629038                       # DTB accesses
system.cpu.dtb.data_acv                            33                       # DTB access violations
system.cpu.dtb.data_hits                      1975882                       # DTB hits
system.cpu.dtb.data_misses                       2020                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   842781                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                      1023687                       # DTB read hits
system.cpu.dtb.read_misses                       1428                       # DTB read misses
system.cpu.dtb.write_accesses                  786257                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      952195                       # DTB write hits
system.cpu.dtb.write_misses                       592                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             3019714                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4940944                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1103689                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           979962                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8276460                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.398754                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2473879                       # ITB accesses
system.cpu.itb.fetch_acv                          121                       # ITB acv
system.cpu.itb.fetch_hits                     2472978                       # ITB hits
system.cpu.itb.fetch_misses                       901                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.25%      3.25% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.17%      3.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3191     87.79%     91.20% # number of callpals executed
system.cpu.kern.callpal::rdps                      33      0.91%     92.10% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.16% # number of callpals executed
system.cpu.kern.callpal::rti                      225      6.19%     98.35% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.10%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3635                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5606                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1594     46.40%     46.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.58% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.38%     46.96% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1822     53.04%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3435                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1592     49.70%     49.70% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.41%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1592     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3203                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11466501500     95.13%     95.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9463500      0.08%     95.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                16692000      0.14%     95.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               560524000      4.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12053181000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998745                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.873765                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.932460                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 215                      
system.cpu.kern.mode_good::user                   215                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               343                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 215                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.626822                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.770609                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2689366000     22.31%     22.31% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9363815000     77.69%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         24110352                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33262      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4584463     47.68%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9392      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265393      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941478      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33986      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9614102                       # Class of committed instruction
system.cpu.tickCycles                        15833892                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           85                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        175533                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32641                       # Transaction distribution
system.membus.trans_dist::WriteReq                 92                       # Transaction distribution
system.membus.trans_dist::WriteResp                92                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57108                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21608                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9045                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55293                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55294                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21618                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10860                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        64837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        64837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 263812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2766016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2766016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7888704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7889136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10655152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             88029                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000954                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030876                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87945     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                      84      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               88029                       # Request fanout histogram
system.membus.reqLayer0.occupancy              391000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           517489000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350543000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          114637250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1383104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4233792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5616896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1383104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1383104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3654912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3654912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57108                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57108                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         114731133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         351201177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465932310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    114731133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        114731133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      303181969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            303181969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      303181969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        114731133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        351201177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            769114279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     78262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     19185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     66061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000385906500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4571                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4571                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              248424                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73747                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87764                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78668                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87764                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78668                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2518                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   406                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4650                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    829536000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  426230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2427898500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9731.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28481.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70703                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63214                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87764                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78668                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    353.652897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.087661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.699563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9553     32.29%     32.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7238     24.47%     56.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3235     10.94%     67.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1561      5.28%     72.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          859      2.90%     75.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1196      4.04%     79.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          435      1.47%     81.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          393      1.33%     82.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5112     17.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29582                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.647342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.010100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.248202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              18      0.39%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            417      9.12%      9.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3871     84.69%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           158      3.46%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            40      0.88%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            19      0.42%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            16      0.35%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             9      0.20%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      0.07%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.07%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             4      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.09%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4571                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.119449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.089251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.013776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2028     44.37%     44.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      0.83%     45.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2447     53.53%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               47      1.03%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4571                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5455744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  161152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5008192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5616896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5034752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       452.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       415.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12055179000                       # Total gap between requests
system.mem_ctrls.avgGap                      72433.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1227840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4227904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5008192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 101851685.948011040688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 350712756.080873429775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 415439144.148538351059                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21612                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66152                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78668                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    633334500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1794564000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290116698750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29304.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27127.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3687861.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            117652920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             62537805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           323377740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          210251160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     951462720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4574641590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        776857920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7016781855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.055530                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1959650750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    402480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9693045250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             93562560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49725885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           285278700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          198229500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     951462720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4548813180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        798608160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6925680705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.498515                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2017521750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    402480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9635174250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  92                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 92                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           38                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              422000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              306500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12055176000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2777844                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2777844                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2777844                       # number of overall hits
system.cpu.icache.overall_hits::total         2777844                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21617                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21617                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21617                       # number of overall misses
system.cpu.icache.overall_misses::total         21617                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1341561000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1341561000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1341561000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1341561000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2799461                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2799461                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2799461                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2799461                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007722                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007722                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007722                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007722                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62060.461674                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62060.461674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62060.461674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62060.461674                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21608                       # number of writebacks
system.cpu.icache.writebacks::total             21608                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21617                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21617                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21617                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21617                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1319944000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1319944000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1319944000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1319944000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007722                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007722                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007722                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007722                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61060.461674                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61060.461674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61060.461674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61060.461674                       # average overall mshr miss latency
system.cpu.icache.replacements                  21608                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2777844                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2777844                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21617                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21617                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1341561000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1341561000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2799461                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2799461                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007722                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007722                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62060.461674                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62060.461674                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21617                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21617                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1319944000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1319944000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007722                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007722                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61060.461674                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61060.461674                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.992574                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2806638                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             22129                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            126.830765                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.992574                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999985                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5620539                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5620539                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1837816                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1837816                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1837816                       # number of overall hits
system.cpu.dcache.overall_hits::total         1837816                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122626                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122626                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122626                       # number of overall misses
system.cpu.dcache.overall_misses::total        122626                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7067888000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7067888000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7067888000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7067888000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1960442                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1960442                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1960442                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1960442                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062550                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062550                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062550                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062550                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57637.760344                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57637.760344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57637.760344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57637.760344                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57108                       # number of writebacks
system.cpu.dcache.writebacks::total             57108                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56791                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56791                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56791                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56791                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65835                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65835                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          257                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3869944500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3869944500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3869944500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3869944500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35880000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35880000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033582                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033582                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033582                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033582                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58782.478925                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58782.478925                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58782.478925                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58782.478925                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 139610.894942                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 139610.894942                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66153                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1001651                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1001651                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12746                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12746                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    846351500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    846351500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1014397                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1014397                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66401.341597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66401.341597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    700795500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    700795500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35880000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35880000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010391                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010391                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66482.828954                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66482.828954                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217454.545455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217454.545455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109880                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109880                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6221536500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6221536500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       946045                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       946045                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56621.191300                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56621.191300                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54586                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54586                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55294                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55294                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3169149000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3169149000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058448                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058448                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57314.518754                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57314.518754                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4498                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4498                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          319                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          319                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23052000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23052000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4817                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4817                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.066224                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066224                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72263.322884                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72263.322884                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          319                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          319                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22733000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22733000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.066224                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066224                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71263.322884                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71263.322884                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4765                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4765                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4765                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4765                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12055176000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7721114                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67177                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            114.936868                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          750                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          219                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4006201                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4006201                       # Number of data accesses

---------- End Simulation Statistics   ----------
