Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: Counting_circuit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Counting_circuit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Counting_circuit"
Output Format                      : NGC
Target Device                      : xc3s250e-4-tq144

---- Source Options
Top Module Name                    : Counting_circuit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Counter.v" in library work
Compiling verilog file "Counting_circuit.v" in library work
Module <nBitCounter> compiled
Module <Counting_circuit> compiled
No errors in compilation
Analysis of file <"Counting_circuit.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Counting_circuit> in library <work> with parameters.
	max = "00000000000000000000000001100100"

Analyzing hierarchy for module <nBitCounter> in library <work> with parameters.
	n = "00000000000000000000000000001111"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Counting_circuit>.
	max = 32'sb00000000000000000000000001100100
Module <Counting_circuit> is correct for synthesis.
 
Analyzing module <nBitCounter> in library <work>.
	n = 32'sb00000000000000000000000000001111
Module <nBitCounter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <nBitCounter>.
    Related source file is "Counter.v".
    Found 16-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <nBitCounter> synthesized.


Synthesizing Unit <Counting_circuit>.
    Related source file is "Counting_circuit.v".
WARNING:Xst:1780 - Signal <reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit comparator less for signal <value_out$cmp_lt0000> created at line 36.
    Summary:
	inferred   1 Comparator(s).
Unit <Counting_circuit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit up counter                                     : 2
# Comparators                                          : 1
 16-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit up counter                                     : 2
# Comparators                                          : 1
 16-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Counting_circuit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Counting_circuit, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Counting_circuit.ngr
Top Level Output File Name         : Counting_circuit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 124
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 31
#      LUT2                        : 18
#      LUT4                        : 2
#      MUXCY                       : 36
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 32
#      FDC                         : 32
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 16
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-4 

 Number of Slices:                       28  out of   2448     1%  
 Number of Slice Flip Flops:             32  out of   4896     0%  
 Number of 4 input LUTs:                 54  out of   4896     1%  
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    108    16%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Ring_in                            | BUFGP                  | 16    |
clk                                | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------+------------------------+-------+
Control Signal                                                          | Buffer(FF name)        | Load  |
------------------------------------------------------------------------+------------------------+-------+
Mcompar_value_out_cmp_lt0000_cy<5>(Mcompar_value_out_cmp_lt0000_cy<5>:O)| NONE(Counter1/count_0) | 32    |
------------------------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.260ns (Maximum Frequency: 234.742MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.786ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Ring_in'
  Clock period: 4.260ns (frequency: 234.742MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               4.260ns (Levels of Logic = 16)
  Source:            Counter2/count_1 (FF)
  Destination:       Counter2/count_15 (FF)
  Source Clock:      Ring_in rising
  Destination Clock: Ring_in rising

  Data Path: Counter2/count_1 to Counter2/count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  Counter2/count_1 (Counter2/count_1)
     LUT1:I0->O            1   0.704   0.000  Counter2/Mcount_count_cy<1>_rt (Counter2/Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Counter2/Mcount_count_cy<1> (Counter2/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Mcount_count_cy<2> (Counter2/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Mcount_count_cy<3> (Counter2/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Mcount_count_cy<4> (Counter2/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Mcount_count_cy<5> (Counter2/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Mcount_count_cy<6> (Counter2/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Mcount_count_cy<7> (Counter2/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Mcount_count_cy<8> (Counter2/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Mcount_count_cy<9> (Counter2/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Mcount_count_cy<10> (Counter2/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Mcount_count_cy<11> (Counter2/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Mcount_count_cy<12> (Counter2/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Mcount_count_cy<13> (Counter2/Mcount_count_cy<13>)
     MUXCY:CI->O           0   0.059   0.000  Counter2/Mcount_count_cy<14> (Counter2/Mcount_count_cy<14>)
     XORCY:CI->O           1   0.804   0.000  Counter2/Mcount_count_xor<15> (Result<15>1)
     FDC:D                     0.308          Counter2/count_15
    ----------------------------------------
    Total                      4.260ns (3.638ns logic, 0.622ns route)
                                       (85.4% logic, 14.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.233ns (frequency: 236.239MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               4.233ns (Levels of Logic = 16)
  Source:            Counter1/count_1 (FF)
  Destination:       Counter1/count_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Counter1/count_1 to Counter1/count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.595  Counter1/count_1 (Counter1/count_1)
     LUT1:I0->O            1   0.704   0.000  Counter1/Mcount_count_cy<1>_rt (Counter1/Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Counter1/Mcount_count_cy<1> (Counter1/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Counter1/Mcount_count_cy<2> (Counter1/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Counter1/Mcount_count_cy<3> (Counter1/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Counter1/Mcount_count_cy<4> (Counter1/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Counter1/Mcount_count_cy<5> (Counter1/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Counter1/Mcount_count_cy<6> (Counter1/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Counter1/Mcount_count_cy<7> (Counter1/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Counter1/Mcount_count_cy<8> (Counter1/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Counter1/Mcount_count_cy<9> (Counter1/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Counter1/Mcount_count_cy<10> (Counter1/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Counter1/Mcount_count_cy<11> (Counter1/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Counter1/Mcount_count_cy<12> (Counter1/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Counter1/Mcount_count_cy<13> (Counter1/Mcount_count_cy<13>)
     MUXCY:CI->O           0   0.059   0.000  Counter1/Mcount_count_cy<14> (Counter1/Mcount_count_cy<14>)
     XORCY:CI->O           1   0.804   0.000  Counter1/Mcount_count_xor<15> (Result<15>)
     FDC:D                     0.308          Counter1/count_15
    ----------------------------------------
    Total                      4.233ns (3.638ns logic, 0.595ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 224 / 16
-------------------------------------------------------------------------
Offset:              8.786ns (Levels of Logic = 9)
  Source:            Counter1/count_2 (FF)
  Destination:       value_out<15> (PAD)
  Source Clock:      clk rising

  Data Path: Counter1/count_2 to value_out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  Counter1/count_2 (Counter1/count_2)
     LUT1:I0->O            1   0.704   0.000  Mcompar_value_out_cmp_lt0000_cy<0>_rt (Mcompar_value_out_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcompar_value_out_cmp_lt0000_cy<0> (Mcompar_value_out_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_value_out_cmp_lt0000_cy<1> (Mcompar_value_out_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_value_out_cmp_lt0000_cy<2> (Mcompar_value_out_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_value_out_cmp_lt0000_cy<3> (Mcompar_value_out_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_value_out_cmp_lt0000_cy<4> (Mcompar_value_out_cmp_lt0000_cy<4>)
     MUXCY:CI->O          48   0.331   1.442  Mcompar_value_out_cmp_lt0000_cy<5> (Mcompar_value_out_cmp_lt0000_cy<5>)
     LUT2:I0->O            1   0.704   0.420  value_out<9>1 (value_out_9_OBUF)
     OBUF:I->O                 3.272          value_out_9_OBUF (value_out<9>)
    ----------------------------------------
    Total                      8.786ns (6.302ns logic, 2.484ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Ring_in'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              5.513ns (Levels of Logic = 2)
  Source:            Counter2/count_15 (FF)
  Destination:       value_out<15> (PAD)
  Source Clock:      Ring_in rising

  Data Path: Counter2/count_15 to value_out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.526  Counter2/count_15 (Counter2/count_15)
     LUT2:I1->O            1   0.704   0.420  value_out<15>1 (value_out_15_OBUF)
     OBUF:I->O                 3.272          value_out_15_OBUF (value_out<15>)
    ----------------------------------------
    Total                      5.513ns (4.567ns logic, 0.946ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.68 secs
 
--> 

Total memory usage is 254732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

