#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 27 19:18:45 2020
# Process ID: 827
# Current directory: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron
# Command line: vivado simple_perceptron.xpr
# Log file: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/vivado.log
# Journal file: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/vivado.jou
#-----------------------------------------------------------
start_gui
open_project simple_perceptron.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
set_property location {1 124 188} [get_bd_cells axi_timer_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]
save_bd_design
reset_run synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/design_1_wrapper.xsa
