{
  "processor": "Intel 8087",
  "manufacturer": "Intel",
  "year": 1980,
  "schema_version": "1.0",
  "source": "Intel 8087 Numeric Data Processor datasheet, 1980; iAPX 86/20 Numeric Supplement",
  "clock_mhz": 5,
  "instruction_count": 68,
  "notes": "x87 floating-point coprocessor for 8086/8088. IEEE 754 compliant (drafted standard at time). Cycle counts are coprocessor execution clocks; the host CPU issues ESC instruction (2 clocks) then the 8087 executes in parallel. Host must issue WAIT to synchronize. Supports 32-bit single, 64-bit double, and 80-bit extended precision, plus 16/32/64-bit integers and 18-digit BCD.",
  "instructions": [
    {"mnemonic": "FLD", "operands": "mem32", "bytes": 2, "cycles": 38, "cycles_note": "17+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load single-precision real"},
    {"mnemonic": "FLD", "operands": "mem64", "bytes": 2, "cycles": 40, "cycles_note": "19+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load double-precision real"},
    {"mnemonic": "FLD", "operands": "mem80", "bytes": 2, "cycles": 44, "cycles_note": "23+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load extended-precision real"},
    {"mnemonic": "FLD", "operands": "ST(i)", "bytes": 2, "cycles": 17, "cycles_note": "15-22", "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "Load from FPU register stack"},
    {"mnemonic": "FILD", "operands": "mem16", "bytes": 2, "cycles": 46, "cycles_note": "29+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load integer (16-bit) and convert to real"},
    {"mnemonic": "FILD", "operands": "mem32", "bytes": 2, "cycles": 52, "cycles_note": "33+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load integer (32-bit)"},
    {"mnemonic": "FILD", "operands": "mem64", "bytes": 2, "cycles": 60, "cycles_note": "41+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load integer (64-bit)"},
    {"mnemonic": "FBLD", "operands": "mem80", "bytes": 2, "cycles": 290, "cycles_note": "266+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load BCD (18 digits)"},
    {"mnemonic": "FST", "operands": "mem32", "bytes": 2, "cycles": 87, "cycles_note": "69+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store single-precision real"},
    {"mnemonic": "FST", "operands": "mem64", "bytes": 2, "cycles": 100, "cycles_note": "82+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store double-precision real"},
    {"mnemonic": "FST", "operands": "ST(i)", "bytes": 2, "cycles": 15, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "Store to FPU register"},
    {"mnemonic": "FSTP", "operands": "mem80", "bytes": 2, "cycles": 53, "cycles_note": "36+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store extended and pop"},
    {"mnemonic": "FIST", "operands": "mem16", "bytes": 2, "cycles": 80, "cycles_note": "62+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store as integer (16-bit)"},
    {"mnemonic": "FIST", "operands": "mem32", "bytes": 2, "cycles": 82, "cycles_note": "64+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store as integer (32-bit)"},
    {"mnemonic": "FISTP", "operands": "mem64", "bytes": 2, "cycles": 84, "cycles_note": "66+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store as integer (64-bit) and pop"},
    {"mnemonic": "FBSTP", "operands": "mem80", "bytes": 2, "cycles": 530, "cycles_note": "512+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store as BCD and pop"},
    {"mnemonic": "FXCH", "operands": "ST(i)", "bytes": 2, "cycles": 12, "cycles_note": "10-15", "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "Exchange ST(0) with ST(i)"},
    {"mnemonic": "FADD", "operands": "ST, ST(i)", "bytes": 2, "cycles": 85, "cycles_note": "70-100", "category": "float", "addressing_mode": "register", "flags_affected": "C1", "notes": "Add real"},
    {"mnemonic": "FADD", "operands": "mem32", "bytes": 2, "cycles": 105, "cycles_note": "90-120+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "C1", "notes": "Add single from memory"},
    {"mnemonic": "FADD", "operands": "mem64", "bytes": 2, "cycles": 110, "cycles_note": "95-125+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "C1", "notes": "Add double from memory"},
    {"mnemonic": "FIADD", "operands": "mem16", "bytes": 2, "cycles": 120, "cycles_note": "102-137+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "C1", "notes": "Add integer from memory"},
    {"mnemonic": "FSUB", "operands": "ST, ST(i)", "bytes": 2, "cycles": 85, "cycles_note": "70-100", "category": "float", "addressing_mode": "register", "flags_affected": "C1", "notes": "Subtract real"},
    {"mnemonic": "FSUB", "operands": "mem32", "bytes": 2, "cycles": 105, "cycles_note": "90-120+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "C1", "notes": "Subtract single from memory"},
    {"mnemonic": "FSUBR", "operands": "ST, ST(i)", "bytes": 2, "cycles": 85, "cycles_note": "70-100", "category": "float", "addressing_mode": "register", "flags_affected": "C1", "notes": "Reverse subtract"},
    {"mnemonic": "FMUL", "operands": "ST, ST(i)", "bytes": 2, "cycles": 130, "cycles_note": "90-145", "category": "float", "addressing_mode": "register", "flags_affected": "C1", "notes": "Multiply real"},
    {"mnemonic": "FMUL", "operands": "mem32", "bytes": 2, "cycles": 140, "cycles_note": "110-147+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "C1", "notes": "Multiply single from memory"},
    {"mnemonic": "FMUL", "operands": "mem64", "bytes": 2, "cycles": 148, "cycles_note": "112-168+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "C1", "notes": "Multiply double from memory"},
    {"mnemonic": "FIMUL", "operands": "mem16", "bytes": 2, "cycles": 150, "cycles_note": "124-138+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "C1", "notes": "Multiply integer from memory"},
    {"mnemonic": "FDIV", "operands": "ST, ST(i)", "bytes": 2, "cycles": 198, "cycles_note": "193-203", "category": "float", "addressing_mode": "register", "flags_affected": "C1", "notes": "Divide real"},
    {"mnemonic": "FDIV", "operands": "mem32", "bytes": 2, "cycles": 215, "cycles_note": "200-220+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "C1", "notes": "Divide by single from memory"},
    {"mnemonic": "FDIVR", "operands": "ST, ST(i)", "bytes": 2, "cycles": 198, "cycles_note": "193-203", "category": "float", "addressing_mode": "register", "flags_affected": "C1", "notes": "Reverse divide"},
    {"mnemonic": "FSQRT", "operands": "", "bytes": 2, "cycles": 183, "cycles_note": "180-186", "category": "float", "addressing_mode": "implied", "flags_affected": "C1", "notes": "Square root"},
    {"mnemonic": "FCOM", "operands": "ST(i)", "bytes": 2, "cycles": 45, "cycles_note": "40-50", "category": "float", "addressing_mode": "register", "flags_affected": "C0 C2 C3", "notes": "Compare real"},
    {"mnemonic": "FCOM", "operands": "mem32", "bytes": 2, "cycles": 65, "cycles_note": "56-70+EA", "category": "float", "addressing_mode": "memory", "flags_affected": "C0 C2 C3", "notes": "Compare with memory"},
    {"mnemonic": "FCOMP", "operands": "ST(i)", "bytes": 2, "cycles": 47, "cycles_note": "42-52", "category": "float", "addressing_mode": "register", "flags_affected": "C0 C2 C3", "notes": "Compare and pop"},
    {"mnemonic": "FCOMPP", "operands": "", "bytes": 2, "cycles": 50, "cycles_note": "45-55", "category": "float", "addressing_mode": "implied", "flags_affected": "C0 C2 C3", "notes": "Compare and pop twice"},
    {"mnemonic": "FTST", "operands": "", "bytes": 2, "cycles": 42, "cycles_note": "38-48", "category": "float", "addressing_mode": "implied", "flags_affected": "C0 C2 C3", "notes": "Test ST(0) against 0.0"},
    {"mnemonic": "FABS", "operands": "", "bytes": 2, "cycles": 14, "cycles_note": "10-17", "category": "float", "addressing_mode": "implied", "flags_affected": "C1", "notes": "Absolute value"},
    {"mnemonic": "FCHS", "operands": "", "bytes": 2, "cycles": 14, "cycles_note": "10-17", "category": "float", "addressing_mode": "implied", "flags_affected": "C1", "notes": "Change sign"},
    {"mnemonic": "FRNDINT", "operands": "", "bytes": 2, "cycles": 45, "cycles_note": "16-50", "category": "float", "addressing_mode": "implied", "flags_affected": "C1", "notes": "Round to integer"},
    {"mnemonic": "FSCALE", "operands": "", "bytes": 2, "cycles": 35, "cycles_note": "32-38", "category": "float", "addressing_mode": "implied", "flags_affected": "C1", "notes": "Scale by power of 2"},
    {"mnemonic": "FXTRACT", "operands": "", "bytes": 2, "cycles": 50, "cycles_note": "27-55", "category": "float", "addressing_mode": "implied", "flags_affected": "C1", "notes": "Extract exponent and significand"},
    {"mnemonic": "FPREM", "operands": "", "bytes": 2, "cycles": 125, "cycles_note": "15-190", "category": "float", "addressing_mode": "implied", "flags_affected": "C0 C1 C2 C3", "notes": "Partial remainder"},
    {"mnemonic": "FPTAN", "operands": "", "bytes": 2, "cycles": 450, "cycles_note": "30-540", "category": "float", "addressing_mode": "implied", "flags_affected": "C1 C2", "notes": "Partial tangent"},
    {"mnemonic": "FPATAN", "operands": "", "bytes": 2, "cycles": 500, "cycles_note": "250-800", "category": "float", "addressing_mode": "implied", "flags_affected": "C1", "notes": "Partial arctangent"},
    {"mnemonic": "F2XM1", "operands": "", "bytes": 2, "cycles": 500, "cycles_note": "310-630", "category": "float", "addressing_mode": "implied", "flags_affected": "C1", "notes": "2^x - 1 (x in [-1,+1])"},
    {"mnemonic": "FYL2X", "operands": "", "bytes": 2, "cycles": 950, "cycles_note": "900-1100", "category": "float", "addressing_mode": "implied", "flags_affected": "C1", "notes": "Y * log2(X)"},
    {"mnemonic": "FYL2XP1", "operands": "", "bytes": 2, "cycles": 850, "cycles_note": "700-1000", "category": "float", "addressing_mode": "implied", "flags_affected": "C1", "notes": "Y * log2(X+1)"},
    {"mnemonic": "FLDZ", "operands": "", "bytes": 2, "cycles": 14, "cycles_note": "11-17", "category": "float", "addressing_mode": "implied", "flags_affected": "C1", "notes": "Load +0.0"},
    {"mnemonic": "FLD1", "operands": "", "bytes": 2, "cycles": 18, "cycles_note": "15-21", "category": "float", "addressing_mode": "implied", "flags_affected": "C1", "notes": "Load +1.0"},
    {"mnemonic": "FLDPI", "operands": "", "bytes": 2, "cycles": 18, "cycles_note": "16-20", "category": "float", "addressing_mode": "implied", "flags_affected": "C1", "notes": "Load pi"},
    {"mnemonic": "FLDL2T", "operands": "", "bytes": 2, "cycles": 18, "cycles_note": "16-20", "category": "float", "addressing_mode": "implied", "flags_affected": "C1", "notes": "Load log2(10)"},
    {"mnemonic": "FLDL2E", "operands": "", "bytes": 2, "cycles": 18, "cycles_note": "15-21", "category": "float", "addressing_mode": "implied", "flags_affected": "C1", "notes": "Load log2(e)"},
    {"mnemonic": "FLDLG2", "operands": "", "bytes": 2, "cycles": 18, "cycles_note": "18-22", "category": "float", "addressing_mode": "implied", "flags_affected": "C1", "notes": "Load log10(2)"},
    {"mnemonic": "FLDLN2", "operands": "", "bytes": 2, "cycles": 18, "cycles_note": "17-21", "category": "float", "addressing_mode": "implied", "flags_affected": "C1", "notes": "Load ln(2)"},
    {"mnemonic": "FINIT", "operands": "", "bytes": 2, "cycles": 5, "cycles_note": "2-8", "category": "special", "addressing_mode": "implied", "flags_affected": "all", "notes": "Initialize FPU"},
    {"mnemonic": "FCLEX", "operands": "", "bytes": 2, "cycles": 5, "cycles_note": "2-8", "category": "special", "addressing_mode": "implied", "flags_affected": "C0 C1 C2 C3", "notes": "Clear exceptions"},
    {"mnemonic": "FSTCW", "operands": "mem16", "bytes": 2, "cycles": 15, "cycles_note": "12-18+EA", "category": "special", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store control word"},
    {"mnemonic": "FLDCW", "operands": "mem16", "bytes": 2, "cycles": 10, "cycles_note": "7-14+EA", "category": "special", "addressing_mode": "memory", "flags_affected": "C0 C1 C2 C3", "notes": "Load control word"},
    {"mnemonic": "FSTSW", "operands": "mem16", "bytes": 2, "cycles": 15, "cycles_note": "12-18+EA", "category": "special", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store status word"},
    {"mnemonic": "FSTENV", "operands": "mem", "bytes": 2, "cycles": 40, "cycles_note": "35-45+EA", "category": "special", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store FPU environment (14 bytes)"},
    {"mnemonic": "FLDENV", "operands": "mem", "bytes": 2, "cycles": 35, "cycles_note": "30-40+EA", "category": "special", "addressing_mode": "memory", "flags_affected": "all", "notes": "Load FPU environment"},
    {"mnemonic": "FSAVE", "operands": "mem", "bytes": 2, "cycles": 205, "cycles_note": "197-207+EA", "category": "special", "addressing_mode": "memory", "flags_affected": "none", "notes": "Save FPU state (94 bytes)"},
    {"mnemonic": "FRSTOR", "operands": "mem", "bytes": 2, "cycles": 205, "cycles_note": "197-207+EA", "category": "special", "addressing_mode": "memory", "flags_affected": "all", "notes": "Restore FPU state"},
    {"mnemonic": "FDECSTP", "operands": "", "bytes": 2, "cycles": 9, "cycles_note": "6-12", "category": "special", "addressing_mode": "implied", "flags_affected": "C1", "notes": "Decrement stack pointer"},
    {"mnemonic": "FINCSTP", "operands": "", "bytes": 2, "cycles": 9, "cycles_note": "6-12", "category": "special", "addressing_mode": "implied", "flags_affected": "C1", "notes": "Increment stack pointer"},
    {"mnemonic": "FFREE", "operands": "ST(i)", "bytes": 2, "cycles": 11, "cycles_note": "9-16", "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Free FPU register"},
    {"mnemonic": "FNOP", "operands": "", "bytes": 2, "cycles": 13, "cycles_note": "10-16", "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "FPU no operation"}
  ]
}
