Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun  9 18:14:05 2021
| Host         : lucetre running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mm_multiplier_control_sets_placed.rpt
| Design       : mm_multiplier
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   837 |
| Unused register locations in slices containing registers |   982 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      4 |          192 |
|    16+ |          644 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           59139 |         9335 |
| No           | No                    | Yes                    |              49 |           11 |
| No           | Yes                   | No                     |           10304 |         2409 |
| Yes          | No                    | No                     |            2048 |          401 |
| Yes          | No                    | Yes                    |              22 |            5 |
| Yes          | Yes                   | No                     |            4096 |         1002 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                           |                           Enable Signal                          |                                                                            Set/Reset Signal                                                                            | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                                   |                                                                  | rst_cnt_done                                                                                                                                                           |                2 |              3 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[48].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[63].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[40].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[45].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[63].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[63].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[40].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                3 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                3 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[48].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[39].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[39].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[33].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[39].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[54].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[44].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[33].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[47].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[34].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[44].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[34].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[34].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[47].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[44].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                3 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[35].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                3 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[46].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[32].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[35].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                3 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[45].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[47].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[58].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[46].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[38].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[35].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[33].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[38].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[46].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[38].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                3 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[37].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[32].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[37].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[37].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[45].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[48].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                3 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[32].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[36].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[36].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[36].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[40].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[41].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                3 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[41].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[41].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[42].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                3 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[42].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[42].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[43].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[43].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[43].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[49].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[49].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[49].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[50].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[50].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[50].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[51].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[51].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[51].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[52].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[52].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[52].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[53].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                3 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[53].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[53].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[54].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[54].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[55].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                3 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[55].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[55].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[56].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[56].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[56].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[57].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[57].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[57].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[58].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[58].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[59].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[59].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[59].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[60].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[60].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[60].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[61].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[61].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[61].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[62].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[62].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[62].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_0  |                2 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/first_q[1]                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                               |                1 |              4 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[46].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[35].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[35].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[46].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[46].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[46].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[46].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                6 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[34].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[45].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[34].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[34].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[34].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[45].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[45].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                6 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                7 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[45].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                6 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                6 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[45].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[32].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[32].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[32].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[32].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[44].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                6 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[33].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[33].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[33].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[33].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[33].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[48].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[61].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[61].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[48].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[48].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[48].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[48].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[35].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[35].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[35].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[36].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[36].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[36].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[36].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[36].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[37].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[37].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[37].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[37].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[44].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[37].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[38].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[38].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[38].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[38].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[44].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[38].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[39].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[39].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[39].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[39].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[44].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[39].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[40].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[40].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[40].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[40].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[34].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[44].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[40].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[41].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[41].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[41].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[41].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[63].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[63].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[41].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[42].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[42].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[63].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[42].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[42].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[63].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[63].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[43].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[42].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                7 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[43].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[43].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[43].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[43].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[49].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[49].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[49].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[49].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[49].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                6 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[50].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[50].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                6 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[50].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[47].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[50].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[51].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[51].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[51].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[51].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[51].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                6 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[52].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[52].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                7 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[52].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[52].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[52].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[53].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[53].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                7 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[53].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[53].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[53].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                6 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[54].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[54].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[54].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[54].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[47].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[54].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                6 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[55].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[55].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[55].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[55].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[55].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[56].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[56].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[56].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[56].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[47].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[56].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[57].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[57].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[57].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[57].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[57].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[58].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[58].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[58].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[58].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[32].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[58].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[59].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[59].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[59].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[59].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[47].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[59].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                6 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[60].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[60].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[60].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[60].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[60].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                6 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[61].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[61].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[61].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[62].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[62].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[62].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[62].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                6 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[62].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                7 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                2 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                             |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                           |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/first_q[5]                                                                              |                5 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                                                |                7 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                               |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[47].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                          |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                 |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/sclr_i                                                                                                                                  |                4 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[50].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[7]                                                                              |                3 |             16 |
|  clk_IBUF_BUFG                                                   |                                                                  | rst_cnt_buff                                                                                                                                                           |                4 |             21 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                7 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                6 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[53].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                5 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[59].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                8 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[32].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                7 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                5 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[43].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[54].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[60].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                6 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                7 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                8 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[55].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                7 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[36].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[39].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[49].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                9 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[61].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                6 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[62].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                5 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[33].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                6 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[56].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                6 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                5 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[50].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[47].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                5 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[46].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                5 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[40].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                5 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[57].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                5 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[37].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[35].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[63].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                5 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                6 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[51].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                5 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                7 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[58].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[41].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                3 |             22 |
|  clk_IBUF_BUFG                                                   | present_state[2]_i_1_n_0                                         | reset_IBUF                                                                                                                                                             |                5 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[52].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[45].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[38].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                5 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                          |                7 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[34].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[44].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[42].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                4 |             22 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[48].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_1                         |                3 |             22 |
|  MATRIX[0].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                  | rst_cnt_calc                                                                                                                                                           |                5 |             25 |
|  clk_IBUF_BUFG                                                   | MATRIX[63].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                7 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[1][31]_i_1_n_0                                               | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[16][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[15][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                5 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[29][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[12][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[22][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                5 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[14][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                4 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[28][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[0][31]_i_1_n_0                                               | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[34][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[37][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[38][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                4 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[17][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[20][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |               10 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[27][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                7 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[2][31]_i_1_n_0                                               | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[18][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                7 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[23][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[30][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                4 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[33][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[31][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                5 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[19][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[13][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[25][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[36][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |               11 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[10][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[35][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[32][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[21][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[26][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                7 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[11][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[3]_rep_6[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |               10 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[50][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[40][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                5 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[43][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[49][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[41][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[42][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[39][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[44][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |               10 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[3][31]_i_1_n_0                                               | gb1[0][31]_i_1_n_0                                                                                                                                                     |                7 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[45][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                5 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[46][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                4 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[47][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[48][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[55][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                5 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[56][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[58][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[51][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[63][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                5 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[52][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[9][31]_i_1_n_0                                               | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[59][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[8][31]_i_1_n_0                                               | gb1[0][31]_i_1_n_0                                                                                                                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[53][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                5 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[5][31]_i_1_n_0                                               | gb1[0][31]_i_1_n_0                                                                                                                                                     |                7 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[54][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                4 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[6][31]_i_1_n_0                                               | gb1[0][31]_i_1_n_0                                                                                                                                                     |                4 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[57][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[62][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                4 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[7][31]_i_1_n_0                                               | gb1[0][31]_i_1_n_0                                                                                                                                                     |                5 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[60][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[61][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[2].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  |                                                                                                                                                                        |                7 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[0].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  |                                                                                                                                                                        |                7 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[9].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  |                                                                                                                                                                        |                4 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[10].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                6 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[11].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                7 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[12].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                6 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[13].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                4 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[15].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                6 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[14].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/E[0]                                             | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[0]_rep[0]                           | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[0]_rep_0[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[1]_rep_0[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[2]_rep_0[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[2]_rep_1[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[2]_rep_6[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[2]_rep_8[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[3]_rep[0]                           | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[3]_rep_0[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[1]_rep_2[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[2]_rep[0]                           | gb1[0][31]_i_1_n_0                                                                                                                                                     |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[2]_rep_2[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[2]_rep_4[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[1]_rep_3[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[2]_rep_3[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[2]_rep_5[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[1]_rep[0]                           | gb1[0][31]_i_1_n_0                                                                                                                                                     |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[1]_rep_1[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[2]_rep_7[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[6]_6[0]                             | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[6]_1[0]                             | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[2]_0[0]                        | gb1[0][31]_i_1_n_0                                                                                                                                                     |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[2]_1[0]                        | gb1[0][31]_i_1_n_0                                                                                                                                                     |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[2]_5[0]                        | gb1[0][31]_i_1_n_0                                                                                                                                                     |               11 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[2]_8[0]                        | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[1]_rep__15_0[0]                | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[2]_9[0]                        | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[1]_rep__17_0[0]                | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[3]_rep_1[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[4][0]                               | gb1[0][31]_i_1_n_0                                                                                                                                                     |               11 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[6]_7[0]                             | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[6]_5[0]                             | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[1]_rep__13[0]                  | gb1[0][31]_i_1_n_0                                                                                                                                                     |               11 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[1]_rep__13_0[0]                | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[2]_2[0]                        | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[2]_3[0]                        | gb1[0][31]_i_1_n_0                                                                                                                                                     |               11 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[3]_rep_2[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[3]_rep_4[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |               11 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[6]_0[0]                             | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[0]_0[0]                        | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[6]_3[0]                             | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[2]_10[0]                       | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[2]_6[0]                        | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[0][0]                          | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[2][0]                          | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[1]_rep__14[0]                  | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[1]_rep__15[0]                  | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[1]_rep__17[0]                  | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[2]_4[0]                        | gb1[0][31]_i_1_n_0                                                                                                                                                     |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[3]_rep_7[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[6][0]                               | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[1]_rep__16_0[0]                | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[2]_7[0]                        | gb1[0][31]_i_1_n_0                                                                                                                                                     |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[4]_0[0]                             | gb1[0][31]_i_1_n_0                                                                                                                                                     |               11 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[4][31]_i_1_n_0                                               | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[5][0]                               | gb1[0][31]_i_1_n_0                                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/present_state_reg[1]_rep__16[0]                  | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[3]_rep_3[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[6]_2[0]                             | gb1[0][31]_i_1_n_0                                                                                                                                                     |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[3]_rep_5[0]                         | gb1[0][31]_i_1_n_0                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/cnt_buff_reg[6]_4[0]                             | gb1[0][31]_i_1_n_0                                                                                                                                                     |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[16].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                4 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[17].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[18].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                6 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[1].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  |                                                                                                                                                                        |                6 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[25].MY_PE/cnt_buff_reg[0]_rep[0]                          | gb1[0][31]_i_1_n_0                                                                                                                                                     |               11 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[25].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[25].MY_PE/E[0]                                            | gb1[0][31]_i_1_n_0                                                                                                                                                     |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[19].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[20].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[21].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[22].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                6 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[23].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[24].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[34].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                4 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[26].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[27].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |               14 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[28].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[29].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[30].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[31].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |               10 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[32].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[33].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[48].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[35].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                4 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[36].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                6 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[37].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                7 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[38].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |               11 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[3].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  |                                                                                                                                                                        |                6 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[39].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                7 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[40].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[41].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[42].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[43].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                4 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[44].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |               12 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[45].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                7 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[46].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                9 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[47].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[4].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  |                                                                                                                                                                        |                4 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[49].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[50].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                7 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[51].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                6 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[52].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[53].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[54].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                4 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[55].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                8 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[56].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[57].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                4 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[58].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                4 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[5].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  |                                                                                                                                                                        |                7 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[59].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[60].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                7 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[61].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                6 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[62].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid |                                                                                                                                                                        |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[6].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  |                                                                                                                                                                        |                5 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[7].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  |                                                                                                                                                                        |                7 |             32 |
|  clk_IBUF_BUFG                                                   | MATRIX[8].MY_PE/UUT/U0/i_synth/i_nd_to_rdy/m_axis_result_tvalid  |                                                                                                                                                                        |                4 |             32 |
|  clk_IBUF_BUFG                                                   | gb2[24][31]_i_1_n_0                                              | gb1[0][31]_i_1_n_0                                                                                                                                                     |                5 |             32 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[54].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                9 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[44].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               10 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[49].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               11 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[59].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               10 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[36].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                9 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[32].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                6 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[31].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               10 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[30].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                8 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[29].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               13 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[2].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |               11 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[28].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               11 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[55].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                8 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[27].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               12 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[60].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               12 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[26].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               10 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[50].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               11 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[45].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               13 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[16].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               10 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[34].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                9 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[24].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                8 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[61].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                9 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[23].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                9 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[22].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                8 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[56].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               10 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[21].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                9 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[20].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               14 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[19].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               10 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[51].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               12 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[25].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               11 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[46].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                7 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[62].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               12 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[18].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               13 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[17].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               11 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[57].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                9 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[14].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                8 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[13].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               10 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[15].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               11 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[11].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               12 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[6].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |               10 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[52].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               12 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[12].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               12 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[9].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |               10 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[47].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                9 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[10].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               16 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[58].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                9 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[0].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |               10 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[63].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                8 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[7].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |                7 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[42].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               11 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[4].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |                8 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[53].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                8 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[41].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                9 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[40].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               10 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[39].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               11 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[5].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |                7 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[3].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |                9 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[38].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               11 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[8].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |               10 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[37].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                8 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[35].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                8 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[43].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |                8 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[1].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                       |               11 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[48].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               11 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  | MATRIX[33].MY_PE/UUT/U0/i_synth/FMA_OP.OP/addsub/add/zero_largest                                                                                                      |               10 |             47 |
|  clk_IBUF_BUFG                                                   |                                                                  |                                                                                                                                                                        |             9335 |          63811 |
+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


