#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec  4 02:18:08 2018
# Process ID: 6484
# Current directory: C:/Users/Razer Blade/Desktop/Processor_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14000 C:\Users\Razer Blade\Desktop\Processor_FPGA\Processor_FPGA.xpr
# Log file: C:/Users/Razer Blade/Desktop/Processor_FPGA/vivado.log
# Journal file: C:/Users/Razer Blade/Desktop/Processor_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Razer Blade/Documents/Vivado/Processor/Processor_FPGA' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 810.813 ; gain = 76.762
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/ControlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ControlUnit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/Dmem.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/IMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/InstructionMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionMemory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/Registers.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/SignExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_FPGA_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 140 elements ; expected 136 [C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/InstructionMemory.vhd:14]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_fpga_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 851.426 ; gain = 1.027
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/IMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/InstructionMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionMemory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_FPGA_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 860.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index -1089828072 out of bound 0 to 479
Time: 25 ns  Iteration: 5  Process: /Processor_FPGA_tb/DataMemory_i/line__218
  File: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd

HDL Line: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd:219
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 873.234 ; gain = 13.012
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index -1089828072 out of bound 0 to 479
Time: 25 ns  Iteration: 5  Process: /Processor_FPGA_tb/DataMemory_i/line__218
  File: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd

HDL Line: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd:219
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 881.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/InstructionMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 885.008 ; gain = 1.543
run 3000 us
ERROR: Index -59392 out of bound 0 to 479
Time: 3055 ns  Iteration: 7  Process: /Processor_FPGA_tb/DataMemory_i/line__218
  File: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd

HDL Line: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd:219
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 891.379 ; gain = 0.000
run 3000 us
ERROR: Index -59392 out of bound 0 to 479
Time: 3055 ns  Iteration: 7  Process: /Processor_FPGA_tb/DataMemory_i/line__218
  File: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd

HDL Line: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd:219
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 898.008 ; gain = 0.000
run 3000 us
ERROR: Index -59392 out of bound 0 to 479
Time: 3055 ns  Iteration: 7  Process: /Processor_FPGA_tb/DataMemory_i/line__228
  File: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd

HDL Line: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd:229
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 898.934 ; gain = 0.254
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 899.789 ; gain = 0.656
run 3000 us
ERROR: Index -59392 out of bound 0 to 479
Time: 3055 ns  Iteration: 7  Process: /Processor_FPGA_tb/DataMemory_i/line__228
  File: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd

HDL Line: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd:229
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 900.348 ; gain = 0.000
run 3000 us
ERROR: Index -59392 out of bound 0 to 479
Time: 3055 ns  Iteration: 8  Process: /Processor_FPGA_tb/DataMemory_i/line__228
  File: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd

HDL Line: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd:229
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 32 [C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd:203]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_fpga_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 900.348 ; gain = 0.000
run 3000 us
ERROR: Index -59392 out of bound 0 to 479
Time: 3055 ns  Iteration: 8  Process: /Processor_FPGA_tb/DataMemory_i/line__228
  File: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd

HDL Line: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd:229
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 906.113 ; gain = 0.000
run 3000 us
ERROR: Index -59392 out of bound 0 to 479
Time: 3055 ns  Iteration: 8  Process: /Processor_FPGA_tb/DataMemory_i/line__228
  File: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd

HDL Line: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd:229
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index -59392 out of bound 0 to 479
Time: 555 ns  Iteration: 9  Process: /Processor_FPGA_tb/DataMemory_i/line__228
  File: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd

HDL Line: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd:229
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 906.113 ; gain = 0.000
run 3000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 906.113 ; gain = 0.000
run 3000 us
ERROR: Index -59392 out of bound 0 to 479
Time: 3055 ns  Iteration: 8  Process: /Processor_FPGA_tb/DataMemory_i/line__228
  File: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd

HDL Line: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd:229
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index -59392 out of bound 0 to 479
Time: 555 ns  Iteration: 9  Process: /Processor_FPGA_tb/DataMemory_i/line__228
  File: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd

HDL Line: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd:229
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 910.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 140 out of bound 0 to 139
Time: 815 ns  Iteration: 1  Process: /Processor_FPGA_tb/InstructionMemory_i/line__52
  File: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/InstructionMemory.vhd

HDL Line: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/InstructionMemory.vhd:52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 912.809 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
ERROR: Index 140 out of bound 0 to 139
Time: 815 ns  Iteration: 1  Process: /Processor_FPGA_tb/InstructionMemory_i/line__52
  File: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/InstructionMemory.vhd

HDL Line: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/InstructionMemory.vhd:52
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 913.395 ; gain = 0.398
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.srcs/sources_1/imports/Processor/InstructionMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 914.879 ; gain = 0.000
run 3000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 914.879 ; gain = 0.000
run 3000 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  4 04:58:48 2018] Launched synth_1...
Run output will be captured here: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.runs/synth_1/runme.log
[Tue Dec  4 04:58:48 2018] Launched impl_1...
Run output will be captured here: C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  4 05:10:10 2018...
