
obj/zond_cvc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000e74  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  40000000  40000000  00010e74  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000144  40000000  40000000  00020000  2**1
                  ALLOC
  3 .stack        00000a14  40000144  40000144  00020000  2**2
                  ALLOC
  4 .usbram       00000000  7fd00000  7fd00000  00010e74  2**0
                  CONTENTS
  5 .etherram     00000000  7fe00000  7fe00000  00010e74  2**0
                  CONTENTS
  6 .batteryram   00000000  e0084000  e0084000  00010e74  2**0
                  CONTENTS
  7 .comment      00000070  00000000  00000000  00010e74  2**0
                  CONTENTS, READONLY
  8 .ARM.attributes 0000002e  00000000  00000000  00010ee4  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00000130  00000000  00000000  00010f18  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   000012be  00000000  00000000  00011048  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000791  00000000  00000000  00012306  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000081a  00000000  00000000  00012a97  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  0000035c  00000000  00000000  000132b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000045d  00000000  00000000  00013610  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000006a9  00000000  00000000  00013a6d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000048  00000000  00000000  00014118  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <reset_handler-0x300>:
@-----------------------------------------------------------@

.section .VECTOR, "ax"
.arm

	LDR	PC, =reset_handler	@ Reset entry
   0:	e59ff018 	ldr	pc, [pc, #24]	; 20 <B_Thumb>
	LDR	PC, =trap		@ Undef entry
   4:	e59ff018 	ldr	pc, [pc, #24]	; 24 <VIC_SWPriorityMask>
	LDR	PC, =swi_handler	@ SWI entry
   8:	e59ff018 	ldr	pc, [pc, #24]	; 28 <VIC_SWPriorityMask+0x4>
	LDR	PC, =trap		@ PAbt entry
   c:	e59ff010 	ldr	pc, [pc, #16]	; 24 <VIC_SWPriorityMask>
	LDR	PC, =trap		@ DAbt entry
  10:	e59ff00c 	ldr	pc, [pc, #12]	; 24 <VIC_SWPriorityMask>
  14:	00000000 	.word	0x00000000
	.word	0			@ Check sum (set by flash programmer)
	LDR	PC, =irq_handler	@ IRQ entry
  18:	e59ff00c 	ldr	pc, [pc, #12]	; 2c <VIC_SWPriorityMask+0x8>
	LDR     PC, =fiq_handler	@ FIQ entry
  1c:	e59ff00c 	ldr	pc, [pc, #12]	; 30 <VIC_SWPriorityMask+0xc>
@-----------------------------------------------------------@

.section .VECTOR, "ax"
.arm

	LDR	PC, =reset_handler	@ Reset entry
  20:	00000300 	.word	0x00000300
	LDR	PC, =trap		@ Undef entry
  24:	0000038c 	.word	0x0000038c
	LDR	PC, =swi_handler	@ SWI entry
  28:	000003fc 	.word	0x000003fc
	LDR	PC, =trap		@ PAbt entry
	LDR	PC, =trap		@ DAbt entry
	.word	0			@ Check sum (set by flash programmer)
	LDR	PC, =irq_handler	@ IRQ entry
  2c:	000003ac 	.word	0x000003ac
	LDR     PC, =fiq_handler	@ FIQ entry
  30:	000003f4 	.word	0x000003f4
	...

00000300 <reset_handler>:
@	LDR	R0, =TargetResetInit
@	MOV	LR, PC
@	BX	R0

@ Setup Stack for each mode
	LDR	R0, =stack_end
 300:	e59f0088 	ldr	r0, [pc, #136]	; 390 <trap+0x4>

@ Enter Undefined Instruction Mode and set its Stack Pointer
	MSR	CPSR_c, #M_UND | B_Irq | B_Fiq
 304:	e321f0db 	msr	CPSR_c, #219	; 0xdb
	MOV	SP, R0
 308:	e1a0d000 	mov	sp, r0
	SUB	R0, R0, #UND_Stack_Size
 30c:	e2400000 	sub	r0, r0, #0

@ Enter Abort Mode and set its Stack Pointer
	MSR	CPSR_c, #M_ABT | B_Irq | B_Fiq
 310:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
	MOV	SP, R0
 314:	e1a0d000 	mov	sp, r0
	SUB	R0, R0, #ABT_Stack_Size
 318:	e2400000 	sub	r0, r0, #0

@ Enter FIQ Mode and set its Stack Pointer
	MSR	CPSR_c, #M_FIQ | B_Irq | B_Fiq
 31c:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
	MOV	SP, R0
 320:	e1a0d000 	mov	sp, r0
	SUB	R0, R0, #FIQ_Stack_Size
 324:	e2400010 	sub	r0, r0, #16

@ Enter IRQ Mode and set its Stack Pointer
	MSR	CPSR_c, #M_IRQ | B_Irq | B_Fiq
 328:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
	MOV	SP, R0
 32c:	e1a0d000 	mov	sp, r0
	SUB	R0, R0, #IRQ_Stack_Size
 330:	e2400c01 	sub	r0, r0, #256	; 0x100

@ Enter Supervisor Mode and set its Stack Pointer
	MSR	CPSR_c, #M_SVC | B_Irq | B_Fiq
 334:	e321f0d3 	msr	CPSR_c, #211	; 0xd3
	MOV	SP, R0
 338:	e1a0d000 	mov	sp, r0
	SUB	R0, R0, #SVC_Stack_Size
 33c:	e2400c01 	sub	r0, r0, #256	; 0x100

@ Enter User Mode and set its Stack Pointer
	MSR	CPSR_c, #M_USR | B_Irq | B_Fiq
 340:	e321f0d0 	msr	CPSR_c, #208	; 0xd0
	MOV	SP, R0
 344:	e1a0d000 	mov	sp, r0
	SUB	SL, SP, #USR_Stack_Size
 348:	e24dab02 	sub	sl, sp, #2048	; 0x800

@ Initialize .data section (Copy ROM data)
	LDR	R1, =_sidata
 34c:	e59f1040 	ldr	r1, [pc, #64]	; 394 <trap+0x8>
	LDR	R2, =_sdata
 350:	e59f2040 	ldr	r2, [pc, #64]	; 398 <trap+0xc>
	LDR	R3, =_edata
 354:	e59f3040 	ldr	r3, [pc, #64]	; 39c <trap+0x10>
1:	CMP	R2, R3
 358:	e1520003 	cmp	r2, r3
	LDRLO	R0, [R1], #4
 35c:	34910004 	ldrcc	r0, [r1], #4
	STRLO	R0, [R2], #4
 360:	34820004 	strcc	r0, [r2], #4
	BLO	1b
 364:	3afffffb 	bcc	358 <reset_handler+0x58>

@ Initialize .bss section (Fill with 0)
	MOV	R0, #0
 368:	e3a00000 	mov	r0, #0
	LDR	R1, =_sbss
 36c:	e59f102c 	ldr	r1, [pc, #44]	; 3a0 <trap+0x14>
	LDR	R2, =_ebss
 370:	e59f202c 	ldr	r2, [pc, #44]	; 3a4 <trap+0x18>
3:	CMP	R1, R2
 374:	e1510002 	cmp	r1, r2
	STRLO	R0, [R1], #4
 378:	34810004 	strcc	r0, [r1], #4
	BLO	3b
 37c:	3afffffc 	bcc	374 <reset_handler+0x74>

@ Start main()
.extern main
	LDR	R0, =main
 380:	e59f0020 	ldr	r0, [pc, #32]	; 3a8 <trap+0x1c>
	MOV	LR, PC
 384:	e1a0e00f 	mov	lr, pc
	BX	R0
 388:	e12fff10 	bx	r0

0000038c <trap>:

@ Trap (infinite loop)
trap:
	B	trap
 38c:	eafffffe 	b	38c <trap>
@	LDR	R0, =TargetResetInit
@	MOV	LR, PC
@	BX	R0

@ Setup Stack for each mode
	LDR	R0, =stack_end
 390:	40000b58 	.word	0x40000b58
	MSR	CPSR_c, #M_USR | B_Irq | B_Fiq
	MOV	SP, R0
	SUB	SL, SP, #USR_Stack_Size

@ Initialize .data section (Copy ROM data)
	LDR	R1, =_sidata
 394:	00000e74 	.word	0x00000e74
	LDR	R2, =_sdata
 398:	40000000 	.word	0x40000000
	LDR	R3, =_edata
 39c:	40000000 	.word	0x40000000
	STRLO	R0, [R2], #4
	BLO	1b

@ Initialize .bss section (Fill with 0)
	MOV	R0, #0
	LDR	R1, =_sbss
 3a0:	40000000 	.word	0x40000000
	LDR	R2, =_ebss
 3a4:	40000144 	.word	0x40000144
	STRLO	R0, [R1], #4
	BLO	3b

@ Start main()
.extern main
	LDR	R0, =main
 3a8:	000007c1 	.word	0x000007c1

000003ac <irq_handler>:
.equ VIC_VectAddr0,	0x100
.equ VIC_VectPriority0,	0x200
.equ VIC_VectAddr,	0xF00

irq_handler:
	SUB	LR, LR, #4		@ Adjust LR_irq and push it
 3ac:	e24ee004 	sub	lr, lr, #4
	STMFD	SP!, {LR}
 3b0:	e92d4000 	stmfd	sp!, {lr}

	MRS	LR, SPSR		@ Save SPSR need to be saved for nested interrupt
 3b4:	e14fe000 	mrs	lr, SPSR
	STMFD	SP!, {R0-R3,IP,LR}	@ Push scratch/used registers and SPSR
 3b8:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	LDR	R0, =LPC_BASE_VIC	@ Get the ISR address pointed by VIC_VectAddr
 3bc:	e59f002c 	ldr	r0, [pc, #44]	; 3f0 <irq_handler+0x44>
	LDR	R0, [R0, #VIC_VectAddr]
 3c0:	e5900f00 	ldr	r0, [r0, #3840]	; 0xf00
	MSR	CPSR_c, #M_SVC		@ Enter SVC mode and enable Irq and Fiq
 3c4:	e321f013 	msr	CPSR_c, #19

	STMFD	SP!, {LR}		@ Call the ISR
 3c8:	e92d4000 	stmfd	sp!, {lr}
	MOV	LR, PC
 3cc:	e1a0e00f 	mov	lr, pc
	BX	R0
 3d0:	e12fff10 	bx	r0
	LDMIA	SP!, {LR}
 3d4:	e8bd4000 	ldmfd	sp!, {lr}

	MSR	CPSR_c, #M_IRQ | B_Irq	@ Enter IRQ mode and disable Irq
 3d8:	e321f092 	msr	CPSR_c, #146	; 0x92
	LDMIA	SP!, {R0-R3,IP,LR}	@ Restore scratch/used registers and SPSR
 3dc:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	MSR	SPSR_cxsf, LR		@ Restore SPSR_irq
 3e0:	e16ff00e 	msr	SPSR_fsxc, lr

	LDR	LR, =LPC_BASE_VIC	@ Issue EOI command to the VIC
 3e4:	e59fe004 	ldr	lr, [pc, #4]	; 3f0 <irq_handler+0x44>
	STR	LR, [LR, #VIC_VectAddr]
 3e8:	e58eef00 	str	lr, [lr, #3840]	; 0xf00

	LDMIA	SP!, {PC}^		@ Reruen from the IRQ handler
 3ec:	e8fd8000 	ldm	sp!, {pc}^
	SUB	LR, LR, #4		@ Adjust LR_irq and push it
	STMFD	SP!, {LR}

	MRS	LR, SPSR		@ Save SPSR need to be saved for nested interrupt
	STMFD	SP!, {R0-R3,IP,LR}	@ Push scratch/used registers and SPSR
	LDR	R0, =LPC_BASE_VIC	@ Get the ISR address pointed by VIC_VectAddr
 3f0:	fffff000 	.word	0xfffff000

000003f4 <fiq_handler>:
@ FIQ Handler
@ FIQ routine is typically written in assembler
@-----------------------------------------------------------@

fiq_handler:
	SUB	LR, LR, #4		@ Adjust LR_fiq
 3f4:	e24ee004 	sub	lr, lr, #4

	@ Put the FIQ service here

	MOVS	PC, LR			@ Return from FIQ
 3f8:	e1b0f00e 	movs	pc, lr

000003fc <swi_handler>:
@-----------------------------------------------------------@
@ SWI Service (declared in interrupt.h)
@-----------------------------------------------------------@

swi_handler:
	MRS	IP, SPSR
 3fc:	e14fc000 	mrs	ip, SPSR
	TST	IP, #B_Thumb		@ Check caller's state, ARM or Thumb
 400:	e31c0020 	tst	ip, #32
	LDRNEH	IP, [LR, #-2]		@ Get swi instruction code (on Thumb state)
 404:	115ec0b2 	ldrhne	ip, [lr, #-2]
	LDREQ	IP, [LR, #-4]		@ Get swi instruction code (on ARM state)
 408:	051ec004 	ldreq	ip, [lr, #-4]
	AND	IP, #0xFF		@ Get swi comment field (lower 8 bit)
 40c:	e20cc0ff 	and	ip, ip, #255	; 0xff
	CMP	IP, #7			@ Check range
 410:	e35c0007 	cmp	ip, #7
	LDRLO	PC, [PC, IP, LSL #2]	@ Jump to each service function when code is valid
 414:	379ff10c 	ldrcc	pc, [pc, ip, lsl #2]
	MOVS	PC, LR			@ Otherwise return
 418:	e1b0f00e 	movs	pc, lr
 41c:	00000438 	.word	0x00000438
 420:	00000448 	.word	0x00000448
 424:	00000458 	.word	0x00000458
 428:	0000047c 	.word	0x0000047c
 42c:	000004b4 	.word	0x000004b4
 430:	000004d4 	.word	0x000004d4
 434:	000004e4 	.word	0x000004e4

00000438 <irq_disable>:
	.word	sel_fiq		@ 4 Select FIQ interrupt
	.word	load_fiq	@ 5 Load FIQ shadow regs from memory
	.word	store_fiq	@ 6 Store FIQ shadow regs to memory

irq_disable:
	MRS	R0, SPSR
 438:	e14f0000 	mrs	r0, SPSR
	ORR	R0, R0, #B_Irq | B_Fiq
 43c:	e38000c0 	orr	r0, r0, #192	; 0xc0
	MSR	SPSR_c, R0
 440:	e161f000 	msr	SPSR_c, r0
	MOVS	PC, LR
 444:	e1b0f00e 	movs	pc, lr

00000448 <irq_enable>:

irq_enable:
	MRS	R0, SPSR
 448:	e14f0000 	mrs	r0, SPSR
	BIC	R0, R0, #B_Irq | B_Fiq
 44c:	e3c000c0 	bic	r0, r0, #192	; 0xc0
	MSR	SPSR_c, R0
 450:	e161f000 	msr	SPSR_c, r0
	MOVS	PC, LR
 454:	e1b0f00e 	movs	pc, lr

00000458 <clear_vect>:

clear_vect:
	LDR	IP, =LPC_BASE_VIC
 458:	e59fc094 	ldr	ip, [pc, #148]	; 4f4 <store_fiq+0x10>
	MVN	R0, #0				@ Disable all interrupts
 45c:	e3e00000 	mvn	r0, #0
	STR	R0, [IP, #VIC_IntEnClear]
 460:	e58c0014 	str	r0, [ip, #20]
	MOV	R0, R0, LSR #16			@ Unmask all interrupt levels
 464:	e1a00820 	lsr	r0, r0, #16
	STR	R0, [IP, #VIC_SWPriorityMask]
 468:	e58c0024 	str	r0, [ip, #36]	; 0x24
	MOV	R0, #1				@ Enable protection
 46c:	e3a00001 	mov	r0, #1
	STR	R0, [IP, #VIC_Protection]
 470:	e58c0020 	str	r0, [ip, #32]
	STR	R0, [IP, #VIC_VectAddr]		@ Issule EOI command
 474:	e58c0f00 	str	r0, [ip, #3840]	; 0xf00
	MOVS	PC, LR
 478:	e1b0f00e 	movs	pc, lr

0000047c <reg_irq>:

reg_irq:
	CMP	R0, #32				@ Range check
 47c:	e3500020 	cmp	r0, #32
	MOVCSS	PC, LR
 480:	21b0f00e 	movscs	pc, lr
	LDR	IP, =(LPC_BASE_VIC+VIC_VectAddr0)
 484:	e59fc06c 	ldr	ip, [pc, #108]	; 4f8 <store_fiq+0x14>
	STR	R1, [IP, R0, LSL #2]		@ Set VICVectVectAddr<n>
 488:	e78c1100 	str	r1, [ip, r0, lsl #2]
	LDR	IP, =(LPC_BASE_VIC+VIC_VectPriority0)
 48c:	e59fc068 	ldr	ip, [pc, #104]	; 4fc <store_fiq+0x18>
	STR	R2, [IP, R0, LSL #2]		@ Set VICVectPriority<n>
 490:	e78c2100 	str	r2, [ip, r0, lsl #2]
	MOV	R1, #1
 494:	e3a01001 	mov	r1, #1
	MOV	R1, R1, LSL R0
 498:	e1a01011 	lsl	r1, r1, r0
	LDR	IP, =LPC_BASE_VIC
 49c:	e59fc050 	ldr	ip, [pc, #80]	; 4f4 <store_fiq+0x10>
	LDR	R2, [IP, #VIC_IntSelect]	@ Clear corresponding bit in the VICIntSelect
 4a0:	e59c200c 	ldr	r2, [ip, #12]
	BIC	R2, R1
 4a4:	e1c22001 	bic	r2, r2, r1
	STR	R2, [IP, #VIC_IntSelect]
 4a8:	e58c200c 	str	r2, [ip, #12]
	STR	R1, [IP, #VIC_IntEnable]	@ Enable corresponding interrupt
 4ac:	e58c1010 	str	r1, [ip, #16]
	MOVS	PC, LR
 4b0:	e1b0f00e 	movs	pc, lr

000004b4 <sel_fiq>:

sel_fiq:
	CMP	R0, #32				@ Range check
 4b4:	e3500020 	cmp	r0, #32
	MOVCSS	PC, LR
 4b8:	21b0f00e 	movscs	pc, lr
	LDR	IP, =LPC_BASE_VIC
 4bc:	e59fc030 	ldr	ip, [pc, #48]	; 4f4 <store_fiq+0x10>
	MOV	R1, #1				@ Set corresponding bit in the VICIntSelect
 4c0:	e3a01001 	mov	r1, #1
	MOV	R1, R1, LSL R0
 4c4:	e1a01011 	lsl	r1, r1, r0
	STR	R1, [IP, #VIC_IntSelect]
 4c8:	e58c100c 	str	r1, [ip, #12]
	STR	R1, [IP, #VIC_IntEnable]	@ Enable corresponding interrupt
 4cc:	e58c1010 	str	r1, [ip, #16]
	MOVS	PC, LR
 4d0:	e1b0f00e 	movs	pc, lr

000004d4 <load_fiq>:

load_fiq:
	MSR	CPSR_c, #M_FIQ | B_Fiq
 4d4:	e321f051 	msr	CPSR_c, #81	; 0x51
	LDMIA	R0!, {R8-R12}			@ Load the memory to five shadow registers
 4d8:	e8b01f00 	ldm	r0!, {r8, r9, sl, fp, ip}
	MSR	CPSR_c, #M_SVC
 4dc:	e321f013 	msr	CPSR_c, #19
	MOVS	PC, LR
 4e0:	e1b0f00e 	movs	pc, lr

000004e4 <store_fiq>:

store_fiq:
	MSR	CPSR_c, #M_FIQ | B_Fiq
 4e4:	e321f051 	msr	CPSR_c, #81	; 0x51
	STMIA	R0!, {R8-R12}			@ Store five shadow registers to the memory
 4e8:	e8a01f00 	stmia	r0!, {r8, r9, sl, fp, ip}
	MSR	CPSR_c, #M_SVC
 4ec:	e321f013 	msr	CPSR_c, #19
	MOVS	PC, LR
 4f0:	e1b0f00e 	movs	pc, lr
	BIC	R0, R0, #B_Irq | B_Fiq
	MSR	SPSR_c, R0
	MOVS	PC, LR

clear_vect:
	LDR	IP, =LPC_BASE_VIC
 4f4:	fffff000 	.word	0xfffff000
	MOVS	PC, LR

reg_irq:
	CMP	R0, #32				@ Range check
	MOVCSS	PC, LR
	LDR	IP, =(LPC_BASE_VIC+VIC_VectAddr0)
 4f8:	fffff100 	.word	0xfffff100
	STR	R1, [IP, R0, LSL #2]		@ Set VICVectVectAddr<n>
	LDR	IP, =(LPC_BASE_VIC+VIC_VectPriority0)
 4fc:	fffff200 	.word	0xfffff200

00000500 <Copy_un2al>:
@ void Copy_un2al (DWORD *dst, const BYTE *src, int count);
.global Copy_un2al
.type Copy_un2al, %function
.func Copy_un2al
Copy_un2al:
	STMFD	SP!, {R4-R8}
 500:	e92d01f0 	push	{r4, r5, r6, r7, r8}
	ANDS	IP, R1, #3
 504:	e211c003 	ands	ip, r1, #3
	BEQ	lb_align
 508:	0a000012 	beq	558 <lb_align>

	BIC	R1, #3
 50c:	e3c11003 	bic	r1, r1, #3
	MOV	IP, IP, LSL #3
 510:	e1a0c18c 	lsl	ip, ip, #3
	RSB	R8, IP, #32
 514:	e26c8020 	rsb	r8, ip, #32
	LDMIA	R1!, {R7}
 518:	e8b10080 	ldm	r1!, {r7}
1:	MOV	R3, R7
 51c:	e1a03007 	mov	r3, r7
	LDMIA	R1!, {R4-R7}
 520:	e8b100f0 	ldm	r1!, {r4, r5, r6, r7}
	MOV	R3, R3, LSR IP
 524:	e1a03c33 	lsr	r3, r3, ip
	ORR	R3, R3, R4, LSL R8
 528:	e1833814 	orr	r3, r3, r4, lsl r8
	MOV	R4, R4, LSR IP
 52c:	e1a04c34 	lsr	r4, r4, ip
	ORR	R4, R4, R5, LSL R8
 530:	e1844815 	orr	r4, r4, r5, lsl r8
	MOV	R5, R5, LSR IP
 534:	e1a05c35 	lsr	r5, r5, ip
	ORR	R5, R5, R6, LSL R8
 538:	e1855816 	orr	r5, r5, r6, lsl r8
	MOV	R6, R6, LSR IP
 53c:	e1a06c36 	lsr	r6, r6, ip
	ORR	R6, R6, R7, LSL R8
 540:	e1866817 	orr	r6, r6, r7, lsl r8
	SUBS	R2, R2, #16
 544:	e2522010 	subs	r2, r2, #16
	STMIA	R0!, {R3-R6}
 548:	e8a00078 	stmia	r0!, {r3, r4, r5, r6}
	BNE	1b
 54c:	1afffff2 	bne	51c <Copy_un2al+0x1c>
	LDMFD	SP!, {R4-R8}
 550:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
	BX	LR
 554:	e12fff1e 	bx	lr

00000558 <lb_align>:

lb_align:
	LDMIA	R1!, {R3-R6}
 558:	e8b10078 	ldm	r1!, {r3, r4, r5, r6}
	SUBS	R2, R2, #16
 55c:	e2522010 	subs	r2, r2, #16
	STMIA	R0!, {R3-R6}
 560:	e8a00078 	stmia	r0!, {r3, r4, r5, r6}
	BNE	lb_align
 564:	1afffffb 	bne	558 <lb_align>
	LDMFD	SP!, {R4-R8}
 568:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
	BX	LR
 56c:	e12fff1e 	bx	lr

00000570 <Copy_al2un>:
@ void Copy_al2un (BYTE *dst, const DWORD *src, int count);
.global Copy_al2un
.type Copy_al2un, %function
.func Copy_al2un
Copy_al2un:
	STMFD	SP!, {R4-R8}
 570:	e92d01f0 	push	{r4, r5, r6, r7, r8}
	ANDS	IP, R0, #3
 574:	e210c003 	ands	ip, r0, #3
	BEQ	sb_align
 578:	0a000021 	beq	604 <sb_align>

	MOV	IP, IP, LSL #3
 57c:	e1a0c18c 	lsl	ip, ip, #3
	RSB	R8, IP, #32
 580:	e26c8020 	rsb	r8, ip, #32

	LDMIA	R1!, {R4-R7}
 584:	e8b100f0 	ldm	r1!, {r4, r5, r6, r7}
1:	STRB	R4, [R0], #1
 588:	e4c04001 	strb	r4, [r0], #1
	MOV	R4, R4, LSR #8
 58c:	e1a04424 	lsr	r4, r4, #8
	TST	R0, #3
 590:	e3100003 	tst	r0, #3
	BNE	1b
 594:	1afffffb 	bne	588 <Copy_al2un+0x18>
	ORR	R4, R4, R5, LSL IP
 598:	e1844c15 	orr	r4, r4, r5, lsl ip
	MOV	R5, R5, LSR R8
 59c:	e1a05835 	lsr	r5, r5, r8
	ORR	R5, R5, R6, LSL IP
 5a0:	e1855c16 	orr	r5, r5, r6, lsl ip
	MOV	R6, R6, LSR R8
 5a4:	e1a06836 	lsr	r6, r6, r8
	ORR	R6, R6, R7, LSL IP
 5a8:	e1866c17 	orr	r6, r6, r7, lsl ip
	SUBS	R2, R2, #16
 5ac:	e2522010 	subs	r2, r2, #16
	STMIA	R0!, {R4-R6}
 5b0:	e8a00070 	stmia	r0!, {r4, r5, r6}

2:	MOV	R3, R7
 5b4:	e1a03007 	mov	r3, r7
	LDMIA	R1!, {R4-R7}
 5b8:	e8b100f0 	ldm	r1!, {r4, r5, r6, r7}
	MOV	R3, R3, LSR R8
 5bc:	e1a03833 	lsr	r3, r3, r8
	ORR	R3, R3, R4, LSL IP
 5c0:	e1833c14 	orr	r3, r3, r4, lsl ip
	MOV	R4, R4, LSR R8
 5c4:	e1a04834 	lsr	r4, r4, r8
	ORR	R4, R4, R5, LSL IP
 5c8:	e1844c15 	orr	r4, r4, r5, lsl ip
	MOV	R5, R5, LSR R8
 5cc:	e1a05835 	lsr	r5, r5, r8
	ORR	R5, R5, R6, LSL IP
 5d0:	e1855c16 	orr	r5, r5, r6, lsl ip
	MOV	R6, R6, LSR R8
 5d4:	e1a06836 	lsr	r6, r6, r8
	ORR	R6, R6, R7, LSL IP
 5d8:	e1866c17 	orr	r6, r6, r7, lsl ip
	SUBS	R2, R2, #16
 5dc:	e2522010 	subs	r2, r2, #16
	STMIA	R0!, {R3-R6}
 5e0:	e8a00078 	stmia	r0!, {r3, r4, r5, r6}
	BNE	2b
 5e4:	1afffff2 	bne	5b4 <Copy_al2un+0x44>

	MOV	R7, R7, LSR R8
 5e8:	e1a07837 	lsr	r7, r7, r8
3:	SUBS	IP, IP, #8
 5ec:	e25cc008 	subs	ip, ip, #8
	STRB	R7, [R0], #1
 5f0:	e4c07001 	strb	r7, [r0], #1
	MOV	R7, R7, LSR #8
 5f4:	e1a07427 	lsr	r7, r7, #8
	BNE	3b
 5f8:	1afffffb 	bne	5ec <Copy_al2un+0x7c>

	LDMFD	SP!, {R4-R8}
 5fc:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
	BX	LR
 600:	e12fff1e 	bx	lr

00000604 <sb_align>:

sb_align:
	LDMIA	R1!, {R3-R6}
 604:	e8b10078 	ldm	r1!, {r3, r4, r5, r6}
	SUBS	R2, #16
 608:	e2522010 	subs	r2, r2, #16
	STMIA	R0!, {R3-R6}
 60c:	e8a00078 	stmia	r0!, {r3, r4, r5, r6}
	BNE	sb_align
 610:	1afffffb 	bne	604 <sb_align>
	LDMFD	SP!, {R4-R8}
 614:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
	BX	LR
 618:	e12fff1e 	bx	lr

0000061c <GPIOInit>:
#include "xprintf.h"
#include "interrupt.h"
#include "spi.h"
void GPIOInit (void)
{
	SCS |= 1;
 61c:	2101      	movs	r1, #1
 61e:	4a0c      	ldr	r2, [pc, #48]	; (650 <GPIOInit+0x34>)
 620:	6813      	ldr	r3, [r2, #0]
 622:	430b      	orrs	r3, r1
 624:	6013      	str	r3, [r2, #0]
	FIO2MASK = 0;
 626:	2200      	movs	r2, #0
	/* Leds to output */
	FIO2DIR |= (1 << LED1) | (1 << LED2);
 628:	2003      	movs	r0, #3
#include "interrupt.h"
#include "spi.h"
void GPIOInit (void)
{
	SCS |= 1;
	FIO2MASK = 0;
 62a:	4b0a      	ldr	r3, [pc, #40]	; (654 <GPIOInit+0x38>)
	/* Leds to output */
	FIO2DIR |= (1 << LED1) | (1 << LED2);
 62c:	490a      	ldr	r1, [pc, #40]	; (658 <GPIOInit+0x3c>)
#include "interrupt.h"
#include "spi.h"
void GPIOInit (void)
{
	SCS |= 1;
	FIO2MASK = 0;
 62e:	601a      	str	r2, [r3, #0]
	/* Leds to output */
	FIO2DIR |= (1 << LED1) | (1 << LED2);
 630:	680b      	ldr	r3, [r1, #0]
 632:	4303      	orrs	r3, r0
 634:	600b      	str	r3, [r1, #0]
	/* Switch on leds */
	/* FIO2SET = (1 << LED1) | (1 << LED2); */
	/* ADC and DAC chip select pins setup */
	FIO1MASK = 0;
 636:	4b09      	ldr	r3, [pc, #36]	; (65c <GPIOInit+0x40>)
 638:	601a      	str	r2, [r3, #0]
	FIO1DIR |= (1 << ADC) | (1 << DAC);	/* Slave select pins */
 63a:	4b09      	ldr	r3, [pc, #36]	; (660 <GPIOInit+0x44>)
 63c:	4909      	ldr	r1, [pc, #36]	; (664 <GPIOInit+0x48>)
 63e:	681a      	ldr	r2, [r3, #0]
 640:	430a      	orrs	r2, r1
 642:	601a      	str	r2, [r3, #0]
	FIO1SET |= (1 << ADC) | (1 << DAC);	/* Set hight level */
 644:	4a08      	ldr	r2, [pc, #32]	; (668 <GPIOInit+0x4c>)
 646:	6813      	ldr	r3, [r2, #0]
 648:	430b      	orrs	r3, r1
 64a:	6013      	str	r3, [r2, #0]
}
 64c:	4770      	bx	lr
 64e:	46c0      	nop			; (mov r8, r8)
 650:	e01fc1a0 	.word	0xe01fc1a0
 654:	3fffc050 	.word	0x3fffc050
 658:	3fffc040 	.word	0x3fffc040
 65c:	3fffc030 	.word	0x3fffc030
 660:	3fffc020 	.word	0x3fffc020
 664:	20040000 	.word	0x20040000
 668:	3fffc038 	.word	0x3fffc038

0000066c <led_set>:
void led_set(uint8_t led)
{
	FIO2SET |= (1 << led);
 66c:	2201      	movs	r2, #1
 66e:	4082      	lsls	r2, r0
 670:	1c10      	adds	r0, r2, #0
 672:	4902      	ldr	r1, [pc, #8]	; (67c <led_set+0x10>)
 674:	680b      	ldr	r3, [r1, #0]
 676:	4318      	orrs	r0, r3
 678:	6008      	str	r0, [r1, #0]
}
 67a:	4770      	bx	lr
 67c:	3fffc058 	.word	0x3fffc058

00000680 <led_clear>:
void led_clear(uint8_t led)
{
	FIO2CLR |= (1 << led);
 680:	2201      	movs	r2, #1
 682:	4082      	lsls	r2, r0
 684:	1c10      	adds	r0, r2, #0
 686:	4902      	ldr	r1, [pc, #8]	; (690 <led_clear+0x10>)
 688:	680b      	ldr	r3, [r1, #0]
 68a:	4318      	orrs	r0, r3
 68c:	6008      	str	r0, [r1, #0]
}
 68e:	4770      	bx	lr
 690:	3fffc05c 	.word	0x3fffc05c

00000694 <gpio_set>:
void gpio_set(uint8_t port, uint8_t pin)
{
 694:	b510      	push	{r4, lr}
	switch (port)
 696:	2801      	cmp	r0, #1
 698:	d00f      	beq.n	6ba <gpio_set+0x26>
 69a:	2800      	cmp	r0, #0
 69c:	d009      	beq.n	6b2 <gpio_set+0x1e>
 69e:	2802      	cmp	r0, #2
 6a0:	d110      	bne.n	6c4 <gpio_set+0x30>
		break;
	case 1:
	       	FIO1SET |= (1 << pin);
		break;
	case 2:
		FIO2SET |= (1 << pin);
 6a2:	2201      	movs	r2, #1
 6a4:	408a      	lsls	r2, r1
 6a6:	1c10      	adds	r0, r2, #0
 6a8:	4c08      	ldr	r4, [pc, #32]	; (6cc <gpio_set+0x38>)
 6aa:	6823      	ldr	r3, [r4, #0]
 6ac:	4318      	orrs	r0, r3
 6ae:	6020      	str	r0, [r4, #0]
		break;
 6b0:	e008      	b.n	6c4 <gpio_set+0x30>
void gpio_set(uint8_t port, uint8_t pin)
{
	switch (port)
	{
	case 0:
		FIO0SET |= (1 << pin);
 6b2:	4a07      	ldr	r2, [pc, #28]	; (6d0 <gpio_set+0x3c>)
 6b4:	2001      	movs	r0, #1
 6b6:	6813      	ldr	r3, [r2, #0]
 6b8:	e001      	b.n	6be <gpio_set+0x2a>
		break;
	case 1:
	       	FIO1SET |= (1 << pin);
 6ba:	4a06      	ldr	r2, [pc, #24]	; (6d4 <gpio_set+0x40>)
 6bc:	6813      	ldr	r3, [r2, #0]
 6be:	4088      	lsls	r0, r1
 6c0:	4318      	orrs	r0, r3
 6c2:	6010      	str	r0, [r2, #0]
		FIO2SET |= (1 << pin);
		break;
	default:
	break;	
	}
}
 6c4:	bc10      	pop	{r4}
 6c6:	bc01      	pop	{r0}
 6c8:	4700      	bx	r0
 6ca:	46c0      	nop			; (mov r8, r8)
 6cc:	3fffc058 	.word	0x3fffc058
 6d0:	3fffc018 	.word	0x3fffc018
 6d4:	3fffc038 	.word	0x3fffc038

000006d8 <gpio_clear>:
void gpio_clear(uint8_t port, uint8_t pin)
{
 6d8:	b510      	push	{r4, lr}
	switch (port)
 6da:	2801      	cmp	r0, #1
 6dc:	d00f      	beq.n	6fe <gpio_clear+0x26>
 6de:	2800      	cmp	r0, #0
 6e0:	d009      	beq.n	6f6 <gpio_clear+0x1e>
 6e2:	2802      	cmp	r0, #2
 6e4:	d110      	bne.n	708 <gpio_clear+0x30>
		break;
	case 1:
	       	FIO1CLR |= (1 << pin);
		break;
	case 2:
		FIO2CLR |= (1 << pin);
 6e6:	2201      	movs	r2, #1
 6e8:	408a      	lsls	r2, r1
 6ea:	1c10      	adds	r0, r2, #0
 6ec:	4c08      	ldr	r4, [pc, #32]	; (710 <gpio_clear+0x38>)
 6ee:	6823      	ldr	r3, [r4, #0]
 6f0:	4318      	orrs	r0, r3
 6f2:	6020      	str	r0, [r4, #0]
		break;
 6f4:	e008      	b.n	708 <gpio_clear+0x30>
void gpio_clear(uint8_t port, uint8_t pin)
{
	switch (port)
	{
	case 0:
		FIO0CLR |= (1 << pin);
 6f6:	4a07      	ldr	r2, [pc, #28]	; (714 <gpio_clear+0x3c>)
 6f8:	2001      	movs	r0, #1
 6fa:	6813      	ldr	r3, [r2, #0]
 6fc:	e001      	b.n	702 <gpio_clear+0x2a>
		break;
	case 1:
	       	FIO1CLR |= (1 << pin);
 6fe:	4a06      	ldr	r2, [pc, #24]	; (718 <gpio_clear+0x40>)
 700:	6813      	ldr	r3, [r2, #0]
 702:	4088      	lsls	r0, r1
 704:	4318      	orrs	r0, r3
 706:	6010      	str	r0, [r2, #0]
		FIO2CLR |= (1 << pin);
		break;
	default:
	break;	
	}
}
 708:	bc10      	pop	{r4}
 70a:	bc01      	pop	{r0}
 70c:	4700      	bx	r0
 70e:	46c0      	nop			; (mov r8, r8)
 710:	3fffc05c 	.word	0x3fffc05c
 714:	3fffc01c 	.word	0x3fffc01c
 718:	3fffc03c 	.word	0x3fffc03c

0000071c <IoInit>:
void IoInit(void)
{
// 1. Init OSC
	SCS = (1 << 5);
 71c:	2220      	movs	r2, #32
 71e:	4b1e      	ldr	r3, [pc, #120]	; (798 <IoInit+0x7c>)
	default:
	break;	
	}
}
void IoInit(void)
{
 720:	b570      	push	{r4, r5, r6, lr}
// 1. Init OSC
	SCS = (1 << 5);
 722:	601a      	str	r2, [r3, #0]
	// 2.  Wait for OSC ready
  while (!(SCS & 0x40)); //	[>Osc stabilization procedure<] 
 724:	681a      	ldr	r2, [r3, #0]
 726:	0652      	lsls	r2, r2, #25
 728:	d5fc      	bpl.n	724 <IoInit+0x8>
	// 3. Disconnect PLL
	PLLCON = 1; 
	PLLFEED = 0xAA;
 72a:	20aa      	movs	r0, #170	; 0xaa
	PLLFEED = 0x55;
 72c:	2155      	movs	r1, #85	; 0x55
// 1. Init OSC
	SCS = (1 << 5);
	// 2.  Wait for OSC ready
  while (!(SCS & 0x40)); //	[>Osc stabilization procedure<] 
	// 3. Disconnect PLL
	PLLCON = 1; 
 72e:	2501      	movs	r5, #1
	PLLFEED = 0xAA;
	PLLFEED = 0x55;
	// 4. Disable PLL
	PLLCON = 0;
 730:	2400      	movs	r4, #0
	SCS = (1 << 5);
	// 2.  Wait for OSC ready
  while (!(SCS & 0x40)); //	[>Osc stabilization procedure<] 
	// 3. Disconnect PLL
	PLLCON = 1; 
	PLLFEED = 0xAA;
 732:	4b1a      	ldr	r3, [pc, #104]	; (79c <IoInit+0x80>)
// 1. Init OSC
	SCS = (1 << 5);
	// 2.  Wait for OSC ready
  while (!(SCS & 0x40)); //	[>Osc stabilization procedure<] 
	// 3. Disconnect PLL
	PLLCON = 1; 
 734:	4a1a      	ldr	r2, [pc, #104]	; (7a0 <IoInit+0x84>)
 736:	6015      	str	r5, [r2, #0]
	PLLFEED = 0xAA;
 738:	6018      	str	r0, [r3, #0]
	PLLFEED = 0x55;
 73a:	6019      	str	r1, [r3, #0]
	// 4. Disable PLL
	PLLCON = 0;
 73c:	6014      	str	r4, [r2, #0]
	PLLFEED = 0xAA;
	PLLFEED = 0x55;
	// 5. Select source clock for PLL
	CLKSRCSEL = 1;			/* Select external as the PLL clock source */
 73e:	4c19      	ldr	r4, [pc, #100]	; (7a4 <IoInit+0x88>)
	PLLCON = 1; 
	PLLFEED = 0xAA;
	PLLFEED = 0x55;
	// 4. Disable PLL
	PLLCON = 0;
	PLLFEED = 0xAA;
 740:	6018      	str	r0, [r3, #0]
	PLLFEED = 0x55;
	// 5. Select source clock for PLL
	CLKSRCSEL = 1;			/* Select external as the PLL clock source */
	// 6. Set PLL settings 288 MHz
	PLLCFG = ((2 - 1) << 16) | (24 - 1);	/* Re-configure PLL */
 742:	4e19      	ldr	r6, [pc, #100]	; (7a8 <IoInit+0x8c>)
	PLLFEED = 0xAA;
	PLLFEED = 0x55;
	// 4. Disable PLL
	PLLCON = 0;
	PLLFEED = 0xAA;
	PLLFEED = 0x55;
 744:	6019      	str	r1, [r3, #0]
	// 5. Select source clock for PLL
	CLKSRCSEL = 1;			/* Select external as the PLL clock source */
 746:	6025      	str	r5, [r4, #0]
	// 6. Set PLL settings 288 MHz
	PLLCFG = ((2 - 1) << 16) | (24 - 1);	/* Re-configure PLL */
 748:	4c18      	ldr	r4, [pc, #96]	; (7ac <IoInit+0x90>)
 74a:	6026      	str	r6, [r4, #0]
	PLLFEED = 0xAA;
 74c:	6018      	str	r0, [r3, #0]
	PLLFEED = 0x55;
 74e:	6019      	str	r1, [r3, #0]
	// 7. Enable PLL
	PLLCON |= 1 << 0; 
 750:	6814      	ldr	r4, [r2, #0]
 752:	432c      	orrs	r4, r5
 754:	6014      	str	r4, [r2, #0]
	PLLFEED = 0xAA;
 756:	6018      	str	r0, [r3, #0]
	PLLFEED = 0x55;
 758:	6019      	str	r1, [r3, #0]
	// 8. Wait for the PLL to achieve lock
	while ((PLLSTAT & (1 << 26)) == 0);	/* Wait for PLL locked */
 75a:	4915      	ldr	r1, [pc, #84]	; (7b0 <IoInit+0x94>)
 75c:	6809      	ldr	r1, [r1, #0]
 75e:	0149      	lsls	r1, r1, #5
 760:	d5fb      	bpl.n	75a <IoInit+0x3e>
	// 9. Set clk divider settings
	CCLKCFG   = 4-1;            // 1/4 Fpll - 72 MHz; 1/5 - 60
 762:	2003      	movs	r0, #3
 764:	4913      	ldr	r1, [pc, #76]	; (7b4 <IoInit+0x98>)
 766:	6008      	str	r0, [r1, #0]
	//USBCLKCFG = 6-1;            // 1/6 Fpll - 48 MHz
	PCLKSEL0 = PCLKSEL1 = 0;    // other peripherals
 768:	2000      	movs	r0, #0
 76a:	4913      	ldr	r1, [pc, #76]	; (7b8 <IoInit+0x9c>)
 76c:	4c13      	ldr	r4, [pc, #76]	; (7bc <IoInit+0xa0>)
 76e:	6008      	str	r0, [r1, #0]
 770:	6020      	str	r0, [r4, #0]


	PCLKSEL1 = 1 << 2;	//GPIO: 0 - 1/4; 1 - 1; 2 - 1/2; 3 - 1/8
 772:	3004      	adds	r0, #4
 774:	6008      	str	r0, [r1, #0]
        
	// 10. Connect the PLL
	PLLCON |= 1 << 1;
 776:	6811      	ldr	r1, [r2, #0]
 778:	3802      	subs	r0, #2
 77a:	4301      	orrs	r1, r0
 77c:	6011      	str	r1, [r2, #0]
	PLLFEED = 0xAA;
 77e:	22aa      	movs	r2, #170	; 0xaa
 780:	601a      	str	r2, [r3, #0]
	PLLFEED = 0x55;
 782:	3a55      	subs	r2, #85	; 0x55
 784:	601a      	str	r2, [r3, #0]

	ClearVector();			/* Initialie VIC */
 786:	f000 f833 	bl	7f0 <ClearVector>
	GPIOInit();
 78a:	f7ff ff47 	bl	61c <GPIOInit>
	IrqEnable();			/* Enable Irq */
 78e:	f000 f82d 	bl	7ec <IrqEnable>

}
 792:	bc70      	pop	{r4, r5, r6}
 794:	bc01      	pop	{r0}
 796:	4700      	bx	r0
 798:	e01fc1a0 	.word	0xe01fc1a0
 79c:	e01fc08c 	.word	0xe01fc08c
 7a0:	e01fc080 	.word	0xe01fc080
 7a4:	e01fc10c 	.word	0xe01fc10c
 7a8:	00010017 	.word	0x00010017
 7ac:	e01fc084 	.word	0xe01fc084
 7b0:	e01fc088 	.word	0xe01fc088
 7b4:	e01fc104 	.word	0xe01fc104
 7b8:	e01fc1ac 	.word	0xe01fc1ac
 7bc:	e01fc1a8 	.word	0xe01fc1a8

000007c0 <main>:


int main (void)
{
 7c0:	b508      	push	{r3, lr}
	uint16_t d;
	GPIOInit();
 7c2:	f7ff ff2b 	bl	61c <GPIOInit>
	IoInit();			/* 	[> Initialize PLL, VIC and timer <] */
 7c6:	f7ff ffa9 	bl	71c <IoInit>
	uart0_init();		/* 	[> Initialize UART and join it to the console <] <] */
 7ca:	f000 f899 	bl	900 <uart0_init>
	SPI0_init();
 7ce:	f000 f983 	bl	ad8 <SPI0_init>
	UART0_send("LPC initialized\n", 16);
 7d2:	4804      	ldr	r0, [pc, #16]	; (7e4 <main+0x24>)
 7d4:	2110      	movs	r1, #16
 7d6:	f000 f8d1 	bl	97c <UART0_send>
	led_set(LED1);
 7da:	2000      	movs	r0, #0
 7dc:	f7ff ff46 	bl	66c <led_set>
	{
		/* S0SPDR = 0x55; */
		/* SPI0_send_1_byte(0xF0, ADC); */
		/* d = SPI0_read_2_byte(ADC); */
		/* UART0_send(d, 1); */
	}
 7e0:	e7fe      	b.n	7e0 <main+0x20>
 7e2:	46c0      	nop			; (mov r8, r8)
 7e4:	00000e4f 	.word	0x00000e4f

000007e8 <IrqDisable>:


/* Disable/Enable Irq */
void IrqDisable (void)
{
	asm ("swi 0\n");
 7e8:	df00      	svc	0
}
 7ea:	4770      	bx	lr

000007ec <IrqEnable>:

void IrqEnable (void)
{
	asm ("swi 1\n");
 7ec:	df01      	svc	1
}
 7ee:	4770      	bx	lr

000007f0 <ClearVector>:


/* Unregister all ISRs */
void ClearVector (void)
{
	asm ("swi 2\n");
 7f0:	df02      	svc	2
}
 7f2:	4770      	bx	lr

000007f4 <RegisterIrq>:
	int irq,
	void(*isr)(void),
	int pri
)
{
	asm (
 7f4:	df03      	svc	3
	"@ MOV R0, %0\n"
	"@ MOV R1, %1\n"
	"@ MOV R2, %2\n"
	"swi 3\n" : : "r" (irq), "r" (isr), "r" (pri)
	);
}
 7f6:	4770      	bx	lr

000007f8 <SelectFiq>:
/* Switch an interrtupt source as FIQ */
void SelectFiq (
	int irq
)
{
	asm (
 7f8:	df04      	svc	4
	"@ MOV R0, %0\n"
	"swi 4\n" : : "r" (irq)
	);
}
 7fa:	4770      	bx	lr

000007fc <LoadFiqRegs>:
/* Load shadow regs R8-R12 from memory */
void LoadFiqRegs (
	long *regs
)
{
	asm (
 7fc:	df05      	svc	5
	"@ MOV R0, %0\n"
	"swi 5\n" : : "r" (regs)
	);
}
 7fe:	4770      	bx	lr

00000800 <StoreFiqRegs>:
/* Store shadow regs R8-R12 to memory */
void StoreFiqRegs (
	long *regs
)
{
	asm (
 800:	df06      	svc	6
	"@ MOV R0, %0\n"
	"swi 6\n" : : "r" (regs)
	);
}
 802:	4770      	bx	lr

00000804 <Isr_UART0>:
{

	uint8_t iir, d;
	int i;

	iir = U0LSR;		/* 	[> [> Get interrupt ID <] <] */
 804:	4b12      	ldr	r3, [pc, #72]	; (850 <Isr_UART0+0x4c>)
 806:	681a      	ldr	r2, [r3, #0]
 808:	4b12      	ldr	r3, [pc, #72]	; (854 <Isr_UART0+0x50>)
	if(iir & 1 != 0)
	{	
		d = U0RBR;
 80a:	681b      	ldr	r3, [r3, #0]
 80c:	061b      	lsls	r3, r3, #24
	uint16_t	ri, wi, ct;
	uint8_t		buff[UART0_RXB];
} RxBuff0;

void Isr_UART0 (void)
{
 80e:	b510      	push	{r4, lr}
	int i;

	iir = U0LSR;		/* 	[> [> Get interrupt ID <] <] */
	if(iir & 1 != 0)
	{	
		d = U0RBR;
 810:	0e1b      	lsrs	r3, r3, #24

	uint8_t iir, d;
	int i;

	iir = U0LSR;		/* 	[> [> Get interrupt ID <] <] */
	if(iir & 1 != 0)
 812:	07d2      	lsls	r2, r2, #31
 814:	d50c      	bpl.n	830 <Isr_UART0+0x2c>
 816:	4810      	ldr	r0, [pc, #64]	; (858 <Isr_UART0+0x54>)
 818:	4c10      	ldr	r4, [pc, #64]	; (85c <Isr_UART0+0x58>)
	{	
		d = U0RBR;
		if (d == '\n')
 81a:	2b0a      	cmp	r3, #10
 81c:	d104      	bne.n	828 <Isr_UART0+0x24>
		{
			process_command(resiever);
 81e:	f000 f8cf 	bl	9c0 <process_command>
			rec_len = 0;
 822:	2300      	movs	r3, #0
 824:	7023      	strb	r3, [r4, #0]
 826:	e00d      	b.n	844 <Isr_UART0+0x40>
		}else{
			resiever[rec_len++] = d;
 828:	7822      	ldrb	r2, [r4, #0]
 82a:	1c51      	adds	r1, r2, #1
 82c:	7021      	strb	r1, [r4, #0]
 82e:	5483      	strb	r3, [r0, r2]
		}
	}else{
		d = U0RBR;
	}
	if (d == 'L')
 830:	2b4c      	cmp	r3, #76	; 0x4c
 832:	d102      	bne.n	83a <Isr_UART0+0x36>
	{
		FIO2SET = (1 << LED1) | (1 << LED2);
 834:	2203      	movs	r2, #3
 836:	4b0a      	ldr	r3, [pc, #40]	; (860 <Isr_UART0+0x5c>)
 838:	e003      	b.n	842 <Isr_UART0+0x3e>
	}else if (d == 'O')
 83a:	2b4f      	cmp	r3, #79	; 0x4f
 83c:	d102      	bne.n	844 <Isr_UART0+0x40>
	{
		FIO2CLR = (1 << LED1) | (1 << LED2);
 83e:	2203      	movs	r2, #3
 840:	4b08      	ldr	r3, [pc, #32]	; (864 <Isr_UART0+0x60>)
 842:	601a      	str	r2, [r3, #0]

	}
	VICVectAddr = 0;
 844:	2200      	movs	r2, #0
 846:	4b08      	ldr	r3, [pc, #32]	; (868 <Isr_UART0+0x64>)
 848:	601a      	str	r2, [r3, #0]

}
 84a:	bc10      	pop	{r4}
 84c:	bc01      	pop	{r0}
 84e:	4700      	bx	r0
 850:	e000c014 	.word	0xe000c014
 854:	e000c000 	.word	0xe000c000
 858:	40000110 	.word	0x40000110
 85c:	40000000 	.word	0x40000000
 860:	3fffc058 	.word	0x3fffc058
 864:	3fffc05c 	.word	0x3fffc05c
 868:	ffffff00 	.word	0xffffff00

0000086c <uart0_test>:


int uart0_test (void)
{
	return RxBuff0.ct;
 86c:	4b01      	ldr	r3, [pc, #4]	; (874 <uart0_test+0x8>)
 86e:	88d8      	ldrh	r0, [r3, #6]
}
 870:	4770      	bx	lr
 872:	46c0      	nop			; (mov r8, r8)
 874:	40000000 	.word	0x40000000

00000878 <uart0_getc>:
{
	uint8_t d;
	int i;

	/* Wait while Rx buffer is empty */
	while (!RxBuff0.ct) ;
 878:	4b0b      	ldr	r3, [pc, #44]	; (8a8 <uart0_getc+0x30>)
 87a:	88da      	ldrh	r2, [r3, #6]
 87c:	3302      	adds	r3, #2
 87e:	2a00      	cmp	r2, #0
 880:	d0fa      	beq.n	878 <uart0_getc>

	i = RxBuff0.ri;	/* Get a byte from Rx buffer */
 882:	881a      	ldrh	r2, [r3, #0]
	d = RxBuff0.buff[i++];
 884:	1899      	adds	r1, r3, r2
 886:	7988      	ldrb	r0, [r1, #6]
	RxBuff0.ri = i % UART0_RXB;
 888:	217f      	movs	r1, #127	; 0x7f

	/* Wait while Rx buffer is empty */
	while (!RxBuff0.ct) ;

	i = RxBuff0.ri;	/* Get a byte from Rx buffer */
	d = RxBuff0.buff[i++];
 88a:	3201      	adds	r2, #1
	RxBuff0.ri = i % UART0_RXB;
 88c:	400a      	ands	r2, r1
 88e:	801a      	strh	r2, [r3, #0]
	U0IER = 0;		/* Disable interrupts */
 890:	2200      	movs	r2, #0
 892:	4906      	ldr	r1, [pc, #24]	; (8ac <uart0_getc+0x34>)
 894:	600a      	str	r2, [r1, #0]
	RxBuff0.ct--;
 896:	889a      	ldrh	r2, [r3, #4]
 898:	3a01      	subs	r2, #1
 89a:	0412      	lsls	r2, r2, #16
 89c:	0c12      	lsrs	r2, r2, #16
 89e:	809a      	strh	r2, [r3, #4]
	U0IER = 0x07;	/* Reenable interrupt */
 8a0:	2307      	movs	r3, #7
 8a2:	600b      	str	r3, [r1, #0]

	return d;
}
 8a4:	4770      	bx	lr
 8a6:	46c0      	nop			; (mov r8, r8)
 8a8:	40000000 	.word	0x40000000
 8ac:	e000c004 	.word	0xe000c004

000008b0 <uart0_putc>:


void uart0_putc (uint8_t d)
{
 8b0:	b510      	push	{r4, lr}
	int i;

	/* Wait for Tx buffer ready */
	while (TxBuff0.ct >= UART0_TXB) ;
 8b2:	4b10      	ldr	r3, [pc, #64]	; (8f4 <uart0_putc+0x44>)
 8b4:	899a      	ldrh	r2, [r3, #12]
 8b6:	2a7f      	cmp	r2, #127	; 0x7f
 8b8:	d8fb      	bhi.n	8b2 <uart0_putc+0x2>

	U0IER = 0x05;		/* Disable Tx Interrupt */
 8ba:	2205      	movs	r2, #5
 8bc:	490e      	ldr	r1, [pc, #56]	; (8f8 <uart0_putc+0x48>)
 8be:	600a      	str	r2, [r1, #0]
	if (TxBuff0.act) {
 8c0:	89da      	ldrh	r2, [r3, #14]
 8c2:	2a00      	cmp	r2, #0
 8c4:	d00c      	beq.n	8e0 <uart0_putc+0x30>
		i = TxBuff0.wi;	/* Put a byte into Tx byffer */
 8c6:	895a      	ldrh	r2, [r3, #10]
		TxBuff0.buff[i++] = d;
 8c8:	189c      	adds	r4, r3, r2
 8ca:	7420      	strb	r0, [r4, #16]
		TxBuff0.wi = i % UART0_TXB;
 8cc:	207f      	movs	r0, #127	; 0x7f
	while (TxBuff0.ct >= UART0_TXB) ;

	U0IER = 0x05;		/* Disable Tx Interrupt */
	if (TxBuff0.act) {
		i = TxBuff0.wi;	/* Put a byte into Tx byffer */
		TxBuff0.buff[i++] = d;
 8ce:	3201      	adds	r2, #1
		TxBuff0.wi = i % UART0_TXB;
 8d0:	4002      	ands	r2, r0
 8d2:	815a      	strh	r2, [r3, #10]
		TxBuff0.ct++;
 8d4:	899a      	ldrh	r2, [r3, #12]
 8d6:	3201      	adds	r2, #1
 8d8:	0412      	lsls	r2, r2, #16
 8da:	0c12      	lsrs	r2, r2, #16
 8dc:	819a      	strh	r2, [r3, #12]
 8de:	e003      	b.n	8e8 <uart0_putc+0x38>
	} else {
		U0THR = d;		/* Trigger Tx sequense */
 8e0:	4a06      	ldr	r2, [pc, #24]	; (8fc <uart0_putc+0x4c>)
 8e2:	6010      	str	r0, [r2, #0]
		TxBuff0.act = 1;
 8e4:	2201      	movs	r2, #1
 8e6:	81da      	strh	r2, [r3, #14]
	}
	U0IER = 0x07;		/* Reenable Tx Interrupt */
 8e8:	2307      	movs	r3, #7
 8ea:	600b      	str	r3, [r1, #0]
}
 8ec:	bc10      	pop	{r4}
 8ee:	bc01      	pop	{r0}
 8f0:	4700      	bx	r0
 8f2:	46c0      	nop			; (mov r8, r8)
 8f4:	40000080 	.word	0x40000080
 8f8:	e000c004 	.word	0xe000c004
 8fc:	e000c000 	.word	0xe000c000

00000900 <uart0_init>:


void uart0_init (void)
{
  //UART0
  PCONP |= 1 << PCUART0; // Питание на UART0
 900:	2108      	movs	r1, #8
 902:	4a16      	ldr	r2, [pc, #88]	; (95c <uart0_init+0x5c>)
	U0IER = 0x07;		/* Reenable Tx Interrupt */
}


void uart0_init (void)
{
 904:	b508      	push	{r3, lr}
  //UART0
  PCONP |= 1 << PCUART0; // Питание на UART0
 906:	6813      	ldr	r3, [r2, #0]
 908:	430b      	orrs	r3, r1
 90a:	6013      	str	r3, [r2, #0]
  //PCLKSEL0 |= 1 << PINSEL_UART0_0;      // PCLK = CCLK
  
  //8 bit lenght word,1 stop bit,disable parity generation,disable breake transmission, enable access to Divisor Latches
  U0LCR |= (1 << word_len_0)|(1 << word_len_1)|(1 << DLAB);
 90c:	4b14      	ldr	r3, [pc, #80]	; (960 <uart0_init+0x60>)
 90e:	681a      	ldr	r2, [r3, #0]
 910:	317b      	adds	r1, #123	; 0x7b
 912:	430a      	orrs	r2, r1
 914:	601a      	str	r2, [r3, #0]
  //f = 18 mGz,Baud = 115200.
  U0FDR = 0xC1;
 916:	4a13      	ldr	r2, [pc, #76]	; (964 <uart0_init+0x64>)
 918:	313e      	adds	r1, #62	; 0x3e
 91a:	6011      	str	r1, [r2, #0]
  U0DLL = 0x09;
 91c:	4a12      	ldr	r2, [pc, #72]	; (968 <uart0_init+0x68>)
 91e:	39b8      	subs	r1, #184	; 0xb8
 920:	6011      	str	r1, [r2, #0]
  U0DLM = 0x00;
 922:	2100      	movs	r1, #0
  U0LCR &= ~(1 << DLAB);//DLAB = 0
 924:	2080      	movs	r0, #128	; 0x80
  //8 bit lenght word,1 stop bit,disable parity generation,disable breake transmission, enable access to Divisor Latches
  U0LCR |= (1 << word_len_0)|(1 << word_len_1)|(1 << DLAB);
  //f = 18 mGz,Baud = 115200.
  U0FDR = 0xC1;
  U0DLL = 0x09;
  U0DLM = 0x00;
 926:	4a11      	ldr	r2, [pc, #68]	; (96c <uart0_init+0x6c>)
 928:	6011      	str	r1, [r2, #0]
  U0LCR &= ~(1 << DLAB);//DLAB = 0
 92a:	6819      	ldr	r1, [r3, #0]
 92c:	4381      	bics	r1, r0
 92e:	6019      	str	r1, [r3, #0]
  
  //UART FIFO Нужно ли оно?
  U0FCR |= ((1 << FIFO_Enable )|(1 << RX_FIFO_Reset)|(1 << TX_FIFO_Reset));//Enable and reset TX and RX FIFO
 930:	490f      	ldr	r1, [pc, #60]	; (970 <uart0_init+0x70>)
 932:	680b      	ldr	r3, [r1, #0]
 934:	3879      	subs	r0, #121	; 0x79
 936:	4303      	orrs	r3, r0
 938:	600b      	str	r3, [r1, #0]
  
  //Настройка ножек мк: P0(2) - TxD,P0(3) - RxD.
  //P0.02,P0.03 - pull-up mode
  PINSEL0 |= (1 << 4)|(1 << 6);
 93a:	490e      	ldr	r1, [pc, #56]	; (974 <uart0_init+0x74>)
 93c:	680b      	ldr	r3, [r1, #0]
 93e:	3049      	adds	r0, #73	; 0x49
 940:	4303      	orrs	r3, r0
 942:	600b      	str	r3, [r1, #0]
  
  //Interrupts
  /* InstallIRQ( UART0_INT, (void *)UART0_INT_Handler, 0x0E); */
  /* U0IER |= ((1 << RBR_Enable )|(1 << THRE_Enable)|(1 << RLS_Enable));[> Enable UART0 interrupt <] */
  U0IER |= (1 << RBR_Enable );/* Enable UART0 interrupt */
 944:	2101      	movs	r1, #1
 946:	6813      	ldr	r3, [r2, #0]
 948:	430b      	orrs	r3, r1
 94a:	6013      	str	r3, [r2, #0]
	/* [> Enable Tx/Rx/Error interrupts <] */
	RegisterIrq(UART0_IRQn, (void *)Isr_UART0, PRI_LOWEST);
 94c:	384a      	subs	r0, #74	; 0x4a
 94e:	490a      	ldr	r1, [pc, #40]	; (978 <uart0_init+0x78>)
 950:	220f      	movs	r2, #15
 952:	f7ff ff4f 	bl	7f4 <RegisterIrq>
  
}
 956:	bc08      	pop	{r3}
 958:	bc01      	pop	{r0}
 95a:	4700      	bx	r0
 95c:	e01fc0c4 	.word	0xe01fc0c4
 960:	e000c00c 	.word	0xe000c00c
 964:	e000c028 	.word	0xe000c028
 968:	e000c000 	.word	0xe000c000
 96c:	e000c004 	.word	0xe000c004
 970:	e000c008 	.word	0xe000c008
 974:	e002c000 	.word	0xe002c000
 978:	00000805 	.word	0x00000805

0000097c <UART0_send>:
	if(strncmp(cmd, "help", 4) == 0)
		UART0_send(help_msg, sizeof(help_msg));

}
void UART0_send(unsigned char *BufferPtr, unsigned short Length )
{
 97c:	b510      	push	{r4, lr}
  U0IER &= ~(1 << RBR_Enable );     // Disable RBR
 97e:	2401      	movs	r4, #1
 980:	4b0c      	ldr	r3, [pc, #48]	; (9b4 <UART0_send+0x38>)
 982:	681a      	ldr	r2, [r3, #0]
 984:	43a2      	bics	r2, r4
 986:	1c1c      	adds	r4, r3, #0
 988:	601a      	str	r2, [r3, #0]
  
  while ( Length != 0 )
 98a:	2900      	cmp	r1, #0
 98c:	d00b      	beq.n	9a6 <UART0_send+0x2a>
  {
    // THRE status, contain valid data 
    while ((U0LSR & (1 << 5)) == 0);//ждём пока освободиться регистр THR
 98e:	4b0a      	ldr	r3, [pc, #40]	; (9b8 <UART0_send+0x3c>)
 990:	681b      	ldr	r3, [r3, #0]
 992:	069b      	lsls	r3, r3, #26
 994:	d5fb      	bpl.n	98e <UART0_send+0x12>
    U0THR = *BufferPtr;// в сдвиговый регистр положить данные
 996:	7802      	ldrb	r2, [r0, #0]
 998:	4b08      	ldr	r3, [pc, #32]	; (9bc <UART0_send+0x40>)
    BufferPtr++;
    Length--;
 99a:	3901      	subs	r1, #1
 99c:	0409      	lsls	r1, r1, #16
  
  while ( Length != 0 )
  {
    // THRE status, contain valid data 
    while ((U0LSR & (1 << 5)) == 0);//ждём пока освободиться регистр THR
    U0THR = *BufferPtr;// в сдвиговый регистр положить данные
 99e:	601a      	str	r2, [r3, #0]
    BufferPtr++;
 9a0:	3001      	adds	r0, #1
    Length--;
 9a2:	0c09      	lsrs	r1, r1, #16
 9a4:	e7f1      	b.n	98a <UART0_send+0xe>
  }
  U0IER |= (1 << RBR_Enable );      // Re-enable RBR 
 9a6:	2201      	movs	r2, #1
 9a8:	6823      	ldr	r3, [r4, #0]
 9aa:	4313      	orrs	r3, r2
 9ac:	6023      	str	r3, [r4, #0]
  
  return;
}
 9ae:	bc10      	pop	{r4}
 9b0:	bc01      	pop	{r0}
 9b2:	4700      	bx	r0
 9b4:	e000c004 	.word	0xe000c004
 9b8:	e000c014 	.word	0xe000c014
 9bc:	e000c000 	.word	0xe000c000

000009c0 <process_command>:
#include "LPC2300.h"
#include "uart23xx.h"
unsigned char RxCount,Index;
const char help_msg[] = "Plazma probe controller\n Usage:\n    start - start measurements\n    stop - finish measurements\n    set <voltage> - probe voltage setup\n";
void process_command(char *cmd)
{
 9c0:	b538      	push	{r3, r4, r5, lr}
	char answer[20]="";
	if(strncmp(cmd, "start", 5) == 0)
 9c2:	491c      	ldr	r1, [pc, #112]	; (a34 <Stack_Size+0x24>)
 9c4:	2205      	movs	r2, #5
#include "LPC2300.h"
#include "uart23xx.h"
unsigned char RxCount,Index;
const char help_msg[] = "Plazma probe controller\n Usage:\n    start - start measurements\n    stop - finish measurements\n    set <voltage> - probe voltage setup\n";
void process_command(char *cmd)
{
 9c6:	1c04      	adds	r4, r0, #0
	char answer[20]="";
	if(strncmp(cmd, "start", 5) == 0)
 9c8:	f000 f9b2 	bl	d30 <strncmp>
 9cc:	2800      	cmp	r0, #0
 9ce:	d108      	bne.n	9e2 <process_command+0x22>
	{
		gpio_set(OP_AMP_PORT, OP_AMP_PIN);
 9d0:	210d      	movs	r1, #13
 9d2:	3002      	adds	r0, #2
 9d4:	f7ff fe5e 	bl	694 <gpio_set>
		led_set(LED2);
 9d8:	2001      	movs	r0, #1
 9da:	f7ff fe47 	bl	66c <led_set>
		timer0_start();
 9de:	f000 f987 	bl	cf0 <timer0_start>
	}    

	/* Turn off amplifier */
	if(strncmp(cmd, "stop", 4) == 0)
 9e2:	1c20      	adds	r0, r4, #0
 9e4:	4914      	ldr	r1, [pc, #80]	; (a38 <Stack_Size+0x28>)
 9e6:	2204      	movs	r2, #4
 9e8:	f000 f9a2 	bl	d30 <strncmp>
 9ec:	1e05      	subs	r5, r0, #0
 9ee:	d108      	bne.n	a02 <process_command+0x42>
	{
		gpio_clear(OP_AMP_PORT, OP_AMP_PIN);
 9f0:	210d      	movs	r1, #13
 9f2:	2002      	movs	r0, #2
 9f4:	f7ff fe70 	bl	6d8 <gpio_clear>
		led_set(LED1);
 9f8:	1c28      	adds	r0, r5, #0
 9fa:	f7ff fe37 	bl	66c <led_set>
		timer0_stop();
 9fe:	f000 f987 	bl	d10 <timer0_stop>
	}
	/* Voltage setup  */
	if(strncmp(cmd, "set", 3) == 0)
 a02:	1c20      	adds	r0, r4, #0
 a04:	490d      	ldr	r1, [pc, #52]	; (a3c <Stack_Size+0x2c>)
 a06:	2203      	movs	r2, #3
 a08:	f000 f992 	bl	d30 <strncmp>
 a0c:	2800      	cmp	r0, #0
 a0e:	d102      	bne.n	a16 <Stack_Size+0x6>
	{
		dac_set_voltage(cmd+4);
 a10:	1d20      	adds	r0, r4, #4
 a12:	f000 f905 	bl	c20 <dac_set_voltage>
	}

	/* Manual  */
	if(strncmp(cmd, "help", 4) == 0)
 a16:	1c20      	adds	r0, r4, #0
 a18:	4909      	ldr	r1, [pc, #36]	; (a40 <Stack_Size+0x30>)
 a1a:	2204      	movs	r2, #4
 a1c:	f000 f988 	bl	d30 <strncmp>
 a20:	2800      	cmp	r0, #0
 a22:	d103      	bne.n	a2c <Stack_Size+0x1c>
		UART0_send(help_msg, sizeof(help_msg));
 a24:	4807      	ldr	r0, [pc, #28]	; (a44 <Stack_Size+0x34>)
 a26:	2187      	movs	r1, #135	; 0x87
 a28:	f7ff ffa8 	bl	97c <UART0_send>

}
 a2c:	bc38      	pop	{r3, r4, r5}
 a2e:	bc01      	pop	{r0}
 a30:	4700      	bx	r0
 a32:	46c0      	nop			; (mov r8, r8)
 a34:	00000e60 	.word	0x00000e60
 a38:	00000e66 	.word	0x00000e66
 a3c:	00000e6b 	.word	0x00000e6b
 a40:	00000e6f 	.word	0x00000e6f
 a44:	00000dc8 	.word	0x00000dc8

00000a48 <SPI0_send_1_byte>:



void SPI0_send_1_byte(uint8_t data, uint8_t slave)
{
	if(slave == DAC)
 a48:	291d      	cmp	r1, #29
 a4a:	d104      	bne.n	a56 <SPI0_send_1_byte+0xe>
	{
		FIO1CLR |= 1 << DAC;
 a4c:	2180      	movs	r1, #128	; 0x80
 a4e:	4b0a      	ldr	r3, [pc, #40]	; (a78 <SPI0_send_1_byte+0x30>)
 a50:	0589      	lsls	r1, r1, #22
 a52:	681a      	ldr	r2, [r3, #0]
 a54:	e005      	b.n	a62 <SPI0_send_1_byte+0x1a>
		S0SPDR = data;
		while(S0SPSR & 0x80 == 0);
		FIO1SET |= 1 << DAC;

	}else if (slave == ADC){
 a56:	2912      	cmp	r1, #18
 a58:	d10d      	bne.n	a76 <SPI0_send_1_byte+0x2e>
	
		FIO1CLR |= 1 << ADC;
 a5a:	2180      	movs	r1, #128	; 0x80
 a5c:	4b06      	ldr	r3, [pc, #24]	; (a78 <SPI0_send_1_byte+0x30>)
 a5e:	681a      	ldr	r2, [r3, #0]
 a60:	02c9      	lsls	r1, r1, #11
 a62:	430a      	orrs	r2, r1
 a64:	601a      	str	r2, [r3, #0]
		S0SPDR = data;
 a66:	4b05      	ldr	r3, [pc, #20]	; (a7c <SPI0_send_1_byte+0x34>)
		while(S0SPSR & 0x80 == 0);
		FIO1SET |= 1 << ADC;
 a68:	4a05      	ldr	r2, [pc, #20]	; (a80 <SPI0_send_1_byte+0x38>)
		FIO1SET |= 1 << DAC;

	}else if (slave == ADC){
	
		FIO1CLR |= 1 << ADC;
		S0SPDR = data;
 a6a:	6018      	str	r0, [r3, #0]
		while(S0SPSR & 0x80 == 0);
 a6c:	4b05      	ldr	r3, [pc, #20]	; (a84 <SPI0_send_1_byte+0x3c>)
 a6e:	681b      	ldr	r3, [r3, #0]
		FIO1SET |= 1 << ADC;
 a70:	6813      	ldr	r3, [r2, #0]
 a72:	430b      	orrs	r3, r1
 a74:	6013      	str	r3, [r2, #0]
	}
	
}
 a76:	4770      	bx	lr
 a78:	3fffc03c 	.word	0x3fffc03c
 a7c:	e0020008 	.word	0xe0020008
 a80:	3fffc038 	.word	0x3fffc038
 a84:	e0020004 	.word	0xe0020004

00000a88 <SPI0_send_2_byte>:

void SPI0_send_2_byte(uint16_t data, uint8_t slave)
{
 a88:	b510      	push	{r4, lr}
	if(slave == DAC)
 a8a:	291d      	cmp	r1, #29
 a8c:	d104      	bne.n	a98 <SPI0_send_2_byte+0x10>
	{
		//cs
		FIO1CLR |= 1 << DAC;
 a8e:	2180      	movs	r1, #128	; 0x80
 a90:	4b0d      	ldr	r3, [pc, #52]	; (ac8 <SPI0_send_2_byte+0x40>)
 a92:	0589      	lsls	r1, r1, #22
 a94:	681a      	ldr	r2, [r3, #0]
 a96:	e005      	b.n	aa4 <SPI0_send_2_byte+0x1c>
		while(S0SPSR & 0x80 == 0);
		S0SPDR = data >> 8;
		while(S0SPSR & 0x80 == 0);
		S0SPDR = data & 0xFF;
		FIO1SET |= 1 << DAC;
	}else if (slave == ADC){
 a98:	2912      	cmp	r1, #18
 a9a:	d112      	bne.n	ac2 <SPI0_send_2_byte+0x3a>
		FIO1CLR |= 1 << ADC;
 a9c:	2180      	movs	r1, #128	; 0x80
 a9e:	4b0a      	ldr	r3, [pc, #40]	; (ac8 <SPI0_send_2_byte+0x40>)
 aa0:	681a      	ldr	r2, [r3, #0]
 aa2:	02c9      	lsls	r1, r1, #11
 aa4:	430a      	orrs	r2, r1
 aa6:	601a      	str	r2, [r3, #0]
		while(S0SPSR & 0x80 == 0);
 aa8:	4a08      	ldr	r2, [pc, #32]	; (acc <SPI0_send_2_byte+0x44>)
 aaa:	6813      	ldr	r3, [r2, #0]
		S0SPDR = data >> 8;
 aac:	4b08      	ldr	r3, [pc, #32]	; (ad0 <SPI0_send_2_byte+0x48>)
 aae:	0a04      	lsrs	r4, r0, #8
 ab0:	601c      	str	r4, [r3, #0]
		while(S0SPSR & 0x80 == 0);
		S0SPDR = data & 0xFF;
 ab2:	0600      	lsls	r0, r0, #24
 ab4:	0e00      	lsrs	r0, r0, #24
		FIO1SET |= 1 << DAC;
	}else if (slave == ADC){
		FIO1CLR |= 1 << ADC;
		while(S0SPSR & 0x80 == 0);
		S0SPDR = data >> 8;
		while(S0SPSR & 0x80 == 0);
 ab6:	6812      	ldr	r2, [r2, #0]
		S0SPDR = data & 0xFF;
 ab8:	6018      	str	r0, [r3, #0]
		FIO1SET |= 1 << ADC;
 aba:	4a06      	ldr	r2, [pc, #24]	; (ad4 <SPI0_send_2_byte+0x4c>)
 abc:	6813      	ldr	r3, [r2, #0]
 abe:	430b      	orrs	r3, r1
 ac0:	6013      	str	r3, [r2, #0]
	}
	
}
 ac2:	bc10      	pop	{r4}
 ac4:	bc01      	pop	{r0}
 ac6:	4700      	bx	r0
 ac8:	3fffc03c 	.word	0x3fffc03c
 acc:	e0020004 	.word	0xe0020004
 ad0:	e0020008 	.word	0xe0020008
 ad4:	3fffc038 	.word	0x3fffc038

00000ad8 <SPI0_init>:

void SPI0_init(void)
{
	PCLKSEL0 |= (1<<17) | (1<<16);//=72Mhz/8 
 ad8:	21c0      	movs	r1, #192	; 0xc0
 ada:	4a0f      	ldr	r2, [pc, #60]	; (b18 <SPI0_init+0x40>)
 adc:	6813      	ldr	r3, [r2, #0]
 ade:	0289      	lsls	r1, r1, #10
 ae0:	430b      	orrs	r3, r1
	PCON |= (1 << 8);
 ae2:	2180      	movs	r1, #128	; 0x80
	
}

void SPI0_init(void)
{
	PCLKSEL0 |= (1<<17) | (1<<16);//=72Mhz/8 
 ae4:	6013      	str	r3, [r2, #0]
	PCON |= (1 << 8);
 ae6:	4a0d      	ldr	r2, [pc, #52]	; (b1c <SPI0_init+0x44>)
 ae8:	6813      	ldr	r3, [r2, #0]
 aea:	0049      	lsls	r1, r1, #1
 aec:	430b      	orrs	r3, r1
 aee:	6013      	str	r3, [r2, #0]
	S0SPCR |= (1 << 3) | (1 << 5);	/*   Master mode & CPHA */
 af0:	4a0b      	ldr	r2, [pc, #44]	; (b20 <SPI0_init+0x48>)
 af2:	6813      	ldr	r3, [r2, #0]
 af4:	39d8      	subs	r1, #216	; 0xd8
 af6:	430b      	orrs	r3, r1
 af8:	6013      	str	r3, [r2, #0]
	S0SPCCR = 0xFF; 	/* SPI0 perif clock divided by 256 */
 afa:	22ff      	movs	r2, #255	; 0xff
	/* PINSEL3 |= (3 << 14) | (3 < 16);	[>MISO & MOSI pins <] */
	PINSEL3 |= (1 << 14) | (1 << 15) | (1 << 16) | (1 << 17);	/*MISO & MOSI pins */
 afc:	21f0      	movs	r1, #240	; 0xf0
void SPI0_init(void)
{
	PCLKSEL0 |= (1<<17) | (1<<16);//=72Mhz/8 
	PCON |= (1 << 8);
	S0SPCR |= (1 << 3) | (1 << 5);	/*   Master mode & CPHA */
	S0SPCCR = 0xFF; 	/* SPI0 perif clock divided by 256 */
 afe:	4b09      	ldr	r3, [pc, #36]	; (b24 <SPI0_init+0x4c>)
 b00:	601a      	str	r2, [r3, #0]
	/* PINSEL3 |= (3 << 14) | (3 < 16);	[>MISO & MOSI pins <] */
	PINSEL3 |= (1 << 14) | (1 << 15) | (1 << 16) | (1 << 17);	/*MISO & MOSI pins */
 b02:	4a09      	ldr	r2, [pc, #36]	; (b28 <SPI0_init+0x50>)
 b04:	6813      	ldr	r3, [r2, #0]
 b06:	0289      	lsls	r1, r1, #10
 b08:	430b      	orrs	r3, r1
 b0a:	6013      	str	r3, [r2, #0]
	PINMODE3 |= (1 << 15) | (1 << 7);
 b0c:	4a07      	ldr	r2, [pc, #28]	; (b2c <SPI0_init+0x54>)
 b0e:	4908      	ldr	r1, [pc, #32]	; (b30 <SPI0_init+0x58>)
 b10:	6813      	ldr	r3, [r2, #0]
 b12:	430b      	orrs	r3, r1
 b14:	6013      	str	r3, [r2, #0]
}
 b16:	4770      	bx	lr
 b18:	e01fc1a8 	.word	0xe01fc1a8
 b1c:	e01fc0c0 	.word	0xe01fc0c0
 b20:	e0020000 	.word	0xe0020000
 b24:	e002000c 	.word	0xe002000c
 b28:	e002c00c 	.word	0xe002c00c
 b2c:	e002c04c 	.word	0xe002c04c
 b30:	00008080 	.word	0x00008080

00000b34 <SPI0_read_1_byte>:

uint8_t SPI0_read_1_byte(uint8_t slave)
{
	uint8_t data;
	if(slave == DAC)
 b34:	281d      	cmp	r0, #29
 b36:	d104      	bne.n	b42 <SPI0_read_1_byte+0xe>
	{
		FIO1CLR |= 1 << DAC;
 b38:	2080      	movs	r0, #128	; 0x80
 b3a:	4a0d      	ldr	r2, [pc, #52]	; (b70 <SPI0_read_1_byte+0x3c>)
 b3c:	0580      	lsls	r0, r0, #22
 b3e:	6813      	ldr	r3, [r2, #0]
 b40:	e005      	b.n	b4e <SPI0_read_1_byte+0x1a>
		while(S0SPSR & 0x80 != 0x80);
		S0SPDR = 0;
		while(S0SPSR & 0x80 != 0x80);
		data = S0SPDR;
		FIO1SET |= 1 << DAC;
	}else if (slave == ADC){
 b42:	2812      	cmp	r0, #18
 b44:	d112      	bne.n	b6c <SPI0_read_1_byte+0x38>
		FIO1CLR |= 1 << ADC;
 b46:	2080      	movs	r0, #128	; 0x80
 b48:	4a09      	ldr	r2, [pc, #36]	; (b70 <SPI0_read_1_byte+0x3c>)
 b4a:	6813      	ldr	r3, [r2, #0]
 b4c:	02c0      	lsls	r0, r0, #11
		while(S0SPSR & 0x80 != 0x80);
		S0SPDR = 0;
 b4e:	2100      	movs	r1, #0
		S0SPDR = 0;
		while(S0SPSR & 0x80 != 0x80);
		data = S0SPDR;
		FIO1SET |= 1 << DAC;
	}else if (slave == ADC){
		FIO1CLR |= 1 << ADC;
 b50:	4303      	orrs	r3, r0
 b52:	6013      	str	r3, [r2, #0]
		while(S0SPSR & 0x80 != 0x80);
 b54:	4a07      	ldr	r2, [pc, #28]	; (b74 <SPI0_read_1_byte+0x40>)
 b56:	6813      	ldr	r3, [r2, #0]
		S0SPDR = 0;
 b58:	4b07      	ldr	r3, [pc, #28]	; (b78 <SPI0_read_1_byte+0x44>)
 b5a:	6019      	str	r1, [r3, #0]
		while(S0SPSR & 0x80 != 0x80);
		data = S0SPDR;
		FIO1SET |= 1 << ADC;
 b5c:	4907      	ldr	r1, [pc, #28]	; (b7c <SPI0_read_1_byte+0x48>)
		FIO1SET |= 1 << DAC;
	}else if (slave == ADC){
		FIO1CLR |= 1 << ADC;
		while(S0SPSR & 0x80 != 0x80);
		S0SPDR = 0;
		while(S0SPSR & 0x80 != 0x80);
 b5e:	6812      	ldr	r2, [r2, #0]
		data = S0SPDR;
 b60:	681b      	ldr	r3, [r3, #0]
		FIO1SET |= 1 << ADC;
 b62:	680a      	ldr	r2, [r1, #0]
 b64:	4302      	orrs	r2, r0
	}else if (slave == ADC){
		FIO1CLR |= 1 << ADC;
		while(S0SPSR & 0x80 != 0x80);
		S0SPDR = 0;
		while(S0SPSR & 0x80 != 0x80);
		data = S0SPDR;
 b66:	061b      	lsls	r3, r3, #24
		FIO1SET |= 1 << ADC;
 b68:	600a      	str	r2, [r1, #0]
	}else if (slave == ADC){
		FIO1CLR |= 1 << ADC;
		while(S0SPSR & 0x80 != 0x80);
		S0SPDR = 0;
		while(S0SPSR & 0x80 != 0x80);
		data = S0SPDR;
 b6a:	0e1b      	lsrs	r3, r3, #24
		FIO1SET |= 1 << ADC;
	}
	
return data;
}
 b6c:	1c18      	adds	r0, r3, #0
 b6e:	4770      	bx	lr
 b70:	3fffc03c 	.word	0x3fffc03c
 b74:	e0020004 	.word	0xe0020004
 b78:	e0020008 	.word	0xe0020008
 b7c:	3fffc038 	.word	0x3fffc038

00000b80 <SPI0_read_2_byte>:
uint16_t SPI0_read_2_byte(uint8_t slave)
{
 b80:	b510      	push	{r4, lr}
	uint16_t data;
	if(slave == DAC)
 b82:	281d      	cmp	r0, #29
 b84:	d104      	bne.n	b90 <SPI0_read_2_byte+0x10>
	{
		FIO1CLR |= 1 << DAC;
 b86:	2080      	movs	r0, #128	; 0x80
 b88:	4a11      	ldr	r2, [pc, #68]	; (bd0 <SPI0_read_2_byte+0x50>)
 b8a:	0580      	lsls	r0, r0, #22
 b8c:	6813      	ldr	r3, [r2, #0]
 b8e:	e005      	b.n	b9c <SPI0_read_2_byte+0x1c>
		data = S0SPDR << 8;
		S0SPDR = 0;
		while(S0SPSR & 0x80 != 0x80);
		data |= S0SPDR;
		FIO1SET |= 1 << DAC;
	}else if (slave == ADC){
 b90:	2812      	cmp	r0, #18
 b92:	d118      	bne.n	bc6 <SPI0_read_2_byte+0x46>
		FIO1CLR |= 1 << ADC;
 b94:	2080      	movs	r0, #128	; 0x80
 b96:	4a0e      	ldr	r2, [pc, #56]	; (bd0 <SPI0_read_2_byte+0x50>)
 b98:	6813      	ldr	r3, [r2, #0]
 b9a:	02c0      	lsls	r0, r0, #11
		while(S0SPSR & 0x80 != 0x80);
		S0SPDR = 0;
 b9c:	2400      	movs	r4, #0
		S0SPDR = 0;
		while(S0SPSR & 0x80 != 0x80);
		data |= S0SPDR;
		FIO1SET |= 1 << DAC;
	}else if (slave == ADC){
		FIO1CLR |= 1 << ADC;
 b9e:	4303      	orrs	r3, r0
 ba0:	6013      	str	r3, [r2, #0]
		while(S0SPSR & 0x80 != 0x80);
 ba2:	490c      	ldr	r1, [pc, #48]	; (bd4 <SPI0_read_2_byte+0x54>)
		S0SPDR = 0;
 ba4:	4a0c      	ldr	r2, [pc, #48]	; (bd8 <SPI0_read_2_byte+0x58>)
		while(S0SPSR & 0x80 != 0x80);
		data |= S0SPDR;
		FIO1SET |= 1 << DAC;
	}else if (slave == ADC){
		FIO1CLR |= 1 << ADC;
		while(S0SPSR & 0x80 != 0x80);
 ba6:	680b      	ldr	r3, [r1, #0]
		S0SPDR = 0;
 ba8:	6014      	str	r4, [r2, #0]
		while(S0SPSR & 0x80 != 0x80);
 baa:	680b      	ldr	r3, [r1, #0]
		data = S0SPDR << 8;
 bac:	6813      	ldr	r3, [r2, #0]
		S0SPDR = 0;
 bae:	6014      	str	r4, [r2, #0]
	}else if (slave == ADC){
		FIO1CLR |= 1 << ADC;
		while(S0SPSR & 0x80 != 0x80);
		S0SPDR = 0;
		while(S0SPSR & 0x80 != 0x80);
		data = S0SPDR << 8;
 bb0:	061b      	lsls	r3, r3, #24
		S0SPDR = 0;
		while(S0SPSR & 0x80 != 0x80);
 bb2:	6809      	ldr	r1, [r1, #0]
		data |= S0SPDR;
 bb4:	6811      	ldr	r1, [r2, #0]
	}else if (slave == ADC){
		FIO1CLR |= 1 << ADC;
		while(S0SPSR & 0x80 != 0x80);
		S0SPDR = 0;
		while(S0SPSR & 0x80 != 0x80);
		data = S0SPDR << 8;
 bb6:	0c1b      	lsrs	r3, r3, #16
		S0SPDR = 0;
		while(S0SPSR & 0x80 != 0x80);
		data |= S0SPDR;
 bb8:	430b      	orrs	r3, r1
		FIO1SET |= 1 << ADC;
 bba:	4908      	ldr	r1, [pc, #32]	; (bdc <SPI0_read_2_byte+0x5c>)
 bbc:	680a      	ldr	r2, [r1, #0]
 bbe:	4302      	orrs	r2, r0
		S0SPDR = 0;
		while(S0SPSR & 0x80 != 0x80);
		data = S0SPDR << 8;
		S0SPDR = 0;
		while(S0SPSR & 0x80 != 0x80);
		data |= S0SPDR;
 bc0:	041b      	lsls	r3, r3, #16
		FIO1SET |= 1 << ADC;
 bc2:	600a      	str	r2, [r1, #0]
		S0SPDR = 0;
		while(S0SPSR & 0x80 != 0x80);
		data = S0SPDR << 8;
		S0SPDR = 0;
		while(S0SPSR & 0x80 != 0x80);
		data |= S0SPDR;
 bc4:	0c1b      	lsrs	r3, r3, #16
		FIO1SET |= 1 << ADC;
	}
	
return data;
}
 bc6:	1c18      	adds	r0, r3, #0
 bc8:	bc10      	pop	{r4}
 bca:	bc02      	pop	{r1}
 bcc:	4708      	bx	r1
 bce:	46c0      	nop			; (mov r8, r8)
 bd0:	3fffc03c 	.word	0x3fffc03c
 bd4:	e0020004 	.word	0xe0020004
 bd8:	e0020008 	.word	0xe0020008
 bdc:	3fffc038 	.word	0x3fffc038

00000be0 <adc_init>:
#include "adc_dac.h"
#include <stdint.h>
#include "LPC2300.h"
#include "defines.h"
void adc_init(void)
{
 be0:	b508      	push	{r3, lr}
	SPI0_send_1_byte(WRITE_CONF_REG, ADC);
 be2:	2112      	movs	r1, #18
 be4:	2010      	movs	r0, #16
 be6:	f7ff ff2f 	bl	a48 <SPI0_send_1_byte>
	SPI0_send_2_byte(CONF_REG_VAL, ADC);
 bea:	2112      	movs	r1, #18
 bec:	480b      	ldr	r0, [pc, #44]	; (c1c <adc_init+0x3c>)
 bee:	f7ff ff4b 	bl	a88 <SPI0_send_2_byte>
	
	SPI0_send_1_byte(WRITE_MODE_REG, ADC);
 bf2:	2112      	movs	r1, #18
 bf4:	2008      	movs	r0, #8
 bf6:	f7ff ff27 	bl	a48 <SPI0_send_1_byte>
	SPI0_send_2_byte(MODE_REG_VAL, ADC);
 bfa:	2112      	movs	r1, #18
 bfc:	2005      	movs	r0, #5
 bfe:	f7ff ff43 	bl	a88 <SPI0_send_2_byte>

	SPI0_send_1_byte(WRITE_OFFSET_REG, ADC);
 c02:	2112      	movs	r1, #18
 c04:	2038      	movs	r0, #56	; 0x38
 c06:	f7ff ff1f 	bl	a48 <SPI0_send_1_byte>
	SPI0_send_2_byte(OFFSET_REG_VAL, ADC);
 c0a:	2080      	movs	r0, #128	; 0x80
 c0c:	2112      	movs	r1, #18
 c0e:	0200      	lsls	r0, r0, #8
 c10:	f7ff ff3a 	bl	a88 <SPI0_send_2_byte>

}
 c14:	bc08      	pop	{r3}
 c16:	bc01      	pop	{r0}
 c18:	4700      	bx	r0
 c1a:	46c0      	nop			; (mov r8, r8)
 c1c:	00001010 	.word	0x00001010

00000c20 <dac_set_voltage>:

void dac_set_voltage(int8_t voltage)
{
 c20:	b508      	push	{r3, lr}
	SPI0_send_2_byte((voltage | DAC_LOAD_CMD), DAC);
 c22:	2380      	movs	r3, #128	; 0x80
 c24:	015b      	lsls	r3, r3, #5
 c26:	4318      	orrs	r0, r3
 c28:	211d      	movs	r1, #29
 c2a:	f7ff ff2d 	bl	a88 <SPI0_send_2_byte>
}
 c2e:	bc08      	pop	{r3}
 c30:	bc01      	pop	{r0}
 c32:	4700      	bx	r0

00000c34 <adc_read_current>:

uint16_t adc_read_current(void)
{
 c34:	b508      	push	{r3, lr}
	uint16_t current;
	/* Need to select proper channel */
	SPI0_send_1_byte(WRITE_MODE_REG, ADC);
 c36:	2112      	movs	r1, #18
 c38:	2008      	movs	r0, #8
 c3a:	f7ff ff05 	bl	a48 <SPI0_send_1_byte>
	SPI0_send_2_byte(MODE_REG_VAL, ADC);
 c3e:	2112      	movs	r1, #18
 c40:	2005      	movs	r0, #5
 c42:	f7ff ff21 	bl	a88 <SPI0_send_2_byte>

	SPI0_send_1_byte(READ_DATA_REG, ADC);
 c46:	2112      	movs	r1, #18
 c48:	2058      	movs	r0, #88	; 0x58
 c4a:	f7ff fefd 	bl	a48 <SPI0_send_1_byte>
	current = SPI0_read_2_byte(ADC);
 c4e:	2012      	movs	r0, #18
 c50:	f7ff ff96 	bl	b80 <SPI0_read_2_byte>

	return current;
 c54:	0400      	lsls	r0, r0, #16
 c56:	0c00      	lsrs	r0, r0, #16
}
 c58:	bc08      	pop	{r3}
 c5a:	bc02      	pop	{r1}
 c5c:	4708      	bx	r1

00000c5e <adc_read_voltage>:

uint16_t adc_read_voltage(void)
{
 c5e:	b508      	push	{r3, lr}
	uint16_t voltage;
	/* Need to select proper channel */
	SPI0_send_1_byte(WRITE_MODE_REG, ADC);
 c60:	2112      	movs	r1, #18
 c62:	2008      	movs	r0, #8
 c64:	f7ff fef0 	bl	a48 <SPI0_send_1_byte>
	SPI0_send_2_byte((MODE_REG_VAL | 1), ADC);	// | 1 - select 2 channel
 c68:	2112      	movs	r1, #18
 c6a:	2005      	movs	r0, #5
 c6c:	f7ff ff0c 	bl	a88 <SPI0_send_2_byte>

	SPI0_send_1_byte(READ_DATA_REG, ADC);
 c70:	2112      	movs	r1, #18
 c72:	2058      	movs	r0, #88	; 0x58
 c74:	f7ff fee8 	bl	a48 <SPI0_send_1_byte>
	voltage = SPI0_read_2_byte(ADC);
 c78:	2012      	movs	r0, #18
 c7a:	f7ff ff81 	bl	b80 <SPI0_read_2_byte>

	return voltage;
 c7e:	0400      	lsls	r0, r0, #16
 c80:	0c00      	lsrs	r0, r0, #16

}
 c82:	bc08      	pop	{r3}
 c84:	bc02      	pop	{r1}
 c86:	4708      	bx	r1

00000c88 <Isr_TIM0>:
#include "uart23xx.h"
#include "adc_dac.h"
extern void gpio_set(uint8_t port, uint8_t pin);
extern void gpio_clear(uint8_t port, uint8_t pin);
void Isr_TIM0(void)
{
 c88:	b508      	push	{r3, lr}
	adc_read_voltage();
 c8a:	f7ff ffe8 	bl	c5e <adc_read_voltage>

	adc_read_current();
 c8e:	f7ff ffd1 	bl	c34 <adc_read_current>


}
 c92:	bc08      	pop	{r3}
 c94:	bc01      	pop	{r0}
 c96:	4700      	bx	r0

00000c98 <timer0_init>:
void timer0_init(void)
{
	PCON |= (1 << 1);	/* Power on tim0 */
 c98:	2102      	movs	r1, #2
 c9a:	4a0d      	ldr	r2, [pc, #52]	; (cd0 <timer0_init+0x38>)
	adc_read_current();


}
void timer0_init(void)
{
 c9c:	b508      	push	{r3, lr}
	PCON |= (1 << 1);	/* Power on tim0 */
 c9e:	6813      	ldr	r3, [r2, #0]
 ca0:	430b      	orrs	r3, r1
 ca2:	6013      	str	r3, [r2, #0]
	T0TCR = 0;	/* Disable tim0 */
 ca4:	2300      	movs	r3, #0
 ca6:	4a0b      	ldr	r2, [pc, #44]	; (cd4 <timer0_init+0x3c>)
 ca8:	6013      	str	r3, [r2, #0]

	T0IR = (1 << 0);	/* Channel 0 match interrupt */
 caa:	4a0b      	ldr	r2, [pc, #44]	; (cd8 <timer0_init+0x40>)
 cac:	3901      	subs	r1, #1
 cae:	6011      	str	r1, [r2, #0]
	T0CTCR = 0;
 cb0:	4a0a      	ldr	r2, [pc, #40]	; (cdc <timer0_init+0x44>)
 cb2:	6013      	str	r3, [r2, #0]
	T0PC = 200;	/* Prescaler */
 cb4:	22c8      	movs	r2, #200	; 0xc8
 cb6:	4b0a      	ldr	r3, [pc, #40]	; (ce0 <timer0_init+0x48>)
 cb8:	601a      	str	r2, [r3, #0]
	T0MR0 = 72000;	/* Top value (5 Hz) */
 cba:	4a0a      	ldr	r2, [pc, #40]	; (ce4 <timer0_init+0x4c>)
 cbc:	4b0a      	ldr	r3, [pc, #40]	; (ce8 <timer0_init+0x50>)
	RegisterIrq(TIMER0_IRQn, (void *)Isr_TIM0, PRI_LOWEST);
 cbe:	2004      	movs	r0, #4
	T0TCR = 0;	/* Disable tim0 */

	T0IR = (1 << 0);	/* Channel 0 match interrupt */
	T0CTCR = 0;
	T0PC = 200;	/* Prescaler */
	T0MR0 = 72000;	/* Top value (5 Hz) */
 cc0:	601a      	str	r2, [r3, #0]
	RegisterIrq(TIMER0_IRQn, (void *)Isr_TIM0, PRI_LOWEST);
 cc2:	490a      	ldr	r1, [pc, #40]	; (cec <timer0_init+0x54>)
 cc4:	220f      	movs	r2, #15
 cc6:	f7ff fd95 	bl	7f4 <RegisterIrq>
}
 cca:	bc08      	pop	{r3}
 ccc:	bc01      	pop	{r0}
 cce:	4700      	bx	r0
 cd0:	e01fc0c0 	.word	0xe01fc0c0
 cd4:	e0004004 	.word	0xe0004004
 cd8:	e0004000 	.word	0xe0004000
 cdc:	e0004070 	.word	0xe0004070
 ce0:	e0004010 	.word	0xe0004010
 ce4:	00011940 	.word	0x00011940
 ce8:	e0004018 	.word	0xe0004018
 cec:	00000c89 	.word	0x00000c89

00000cf0 <timer0_start>:

void timer0_start(void)
{
	T0TCR |= 1;
 cf0:	2101      	movs	r1, #1
 cf2:	4a06      	ldr	r2, [pc, #24]	; (d0c <timer0_start+0x1c>)
	T0MR0 = 72000;	/* Top value (5 Hz) */
	RegisterIrq(TIMER0_IRQn, (void *)Isr_TIM0, PRI_LOWEST);
}

void timer0_start(void)
{
 cf4:	b508      	push	{r3, lr}
	T0TCR |= 1;
 cf6:	6813      	ldr	r3, [r2, #0]
 cf8:	430b      	orrs	r3, r1
 cfa:	6013      	str	r3, [r2, #0]
	gpio_set(OP_AMP_PORT, OP_AMP_PIN);
 cfc:	2002      	movs	r0, #2
 cfe:	310c      	adds	r1, #12
 d00:	f7ff fcc8 	bl	694 <gpio_set>
}
 d04:	bc08      	pop	{r3}
 d06:	bc01      	pop	{r0}
 d08:	4700      	bx	r0
 d0a:	46c0      	nop			; (mov r8, r8)
 d0c:	e0004004 	.word	0xe0004004

00000d10 <timer0_stop>:

void timer0_stop(void)
{
	T0TCR &= ~1;
 d10:	2101      	movs	r1, #1
 d12:	4a06      	ldr	r2, [pc, #24]	; (d2c <timer0_stop+0x1c>)
	T0TCR |= 1;
	gpio_set(OP_AMP_PORT, OP_AMP_PIN);
}

void timer0_stop(void)
{
 d14:	b508      	push	{r3, lr}
	T0TCR &= ~1;
 d16:	6813      	ldr	r3, [r2, #0]
 d18:	438b      	bics	r3, r1
 d1a:	6013      	str	r3, [r2, #0]
	gpio_clear(OP_AMP_PORT, OP_AMP_PIN);
 d1c:	2002      	movs	r0, #2
 d1e:	310c      	adds	r1, #12
 d20:	f7ff fcda 	bl	6d8 <gpio_clear>
}
 d24:	bc08      	pop	{r3}
 d26:	bc01      	pop	{r0}
 d28:	4700      	bx	r0
 d2a:	46c0      	nop			; (mov r8, r8)
 d2c:	e0004004 	.word	0xe0004004

00000d30 <strncmp>:
 d30:	1c03      	adds	r3, r0, #0
 d32:	b530      	push	{r4, r5, lr}
 d34:	2000      	movs	r0, #0
 d36:	2a00      	cmp	r2, #0
 d38:	d03a      	beq.n	db0 <strncmp+0x80>
 d3a:	1c1c      	adds	r4, r3, #0
 d3c:	430c      	orrs	r4, r1
 d3e:	07a4      	lsls	r4, r4, #30
 d40:	d120      	bne.n	d84 <strncmp+0x54>
 d42:	2a03      	cmp	r2, #3
 d44:	d91e      	bls.n	d84 <strncmp+0x54>
 d46:	681c      	ldr	r4, [r3, #0]
 d48:	680d      	ldr	r5, [r1, #0]
 d4a:	42ac      	cmp	r4, r5
 d4c:	d11a      	bne.n	d84 <strncmp+0x54>
 d4e:	3a04      	subs	r2, #4
 d50:	2a00      	cmp	r2, #0
 d52:	d02d      	beq.n	db0 <strncmp+0x80>
 d54:	4d1a      	ldr	r5, [pc, #104]	; (dc0 <strncmp+0x90>)
 d56:	1965      	adds	r5, r4, r5
 d58:	43a5      	bics	r5, r4
 d5a:	1c2c      	adds	r4, r5, #0
 d5c:	4d19      	ldr	r5, [pc, #100]	; (dc4 <strncmp+0x94>)
 d5e:	422c      	tst	r4, r5
 d60:	d00c      	beq.n	d7c <strncmp+0x4c>
 d62:	e025      	b.n	db0 <strncmp+0x80>
 d64:	6818      	ldr	r0, [r3, #0]
 d66:	680c      	ldr	r4, [r1, #0]
 d68:	42a0      	cmp	r0, r4
 d6a:	d10b      	bne.n	d84 <strncmp+0x54>
 d6c:	3a04      	subs	r2, #4
 d6e:	2a00      	cmp	r2, #0
 d70:	d021      	beq.n	db6 <strncmp+0x86>
 d72:	4c13      	ldr	r4, [pc, #76]	; (dc0 <strncmp+0x90>)
 d74:	1904      	adds	r4, r0, r4
 d76:	4384      	bics	r4, r0
 d78:	422c      	tst	r4, r5
 d7a:	d11c      	bne.n	db6 <strncmp+0x86>
 d7c:	3304      	adds	r3, #4
 d7e:	3104      	adds	r1, #4
 d80:	2a03      	cmp	r2, #3
 d82:	d8ef      	bhi.n	d64 <strncmp+0x34>
 d84:	781d      	ldrb	r5, [r3, #0]
 d86:	7808      	ldrb	r0, [r1, #0]
 d88:	3a01      	subs	r2, #1
 d8a:	4285      	cmp	r5, r0
 d8c:	d115      	bne.n	dba <strncmp+0x8a>
 d8e:	2a00      	cmp	r2, #0
 d90:	d011      	beq.n	db6 <strncmp+0x86>
 d92:	2d00      	cmp	r5, #0
 d94:	d104      	bne.n	da0 <strncmp+0x70>
 d96:	e00e      	b.n	db6 <strncmp+0x86>
 d98:	2c00      	cmp	r4, #0
 d9a:	d00c      	beq.n	db6 <strncmp+0x86>
 d9c:	2a00      	cmp	r2, #0
 d9e:	d00a      	beq.n	db6 <strncmp+0x86>
 da0:	3301      	adds	r3, #1
 da2:	3101      	adds	r1, #1
 da4:	781c      	ldrb	r4, [r3, #0]
 da6:	7808      	ldrb	r0, [r1, #0]
 da8:	3a01      	subs	r2, #1
 daa:	4284      	cmp	r4, r0
 dac:	d0f4      	beq.n	d98 <strncmp+0x68>
 dae:	1a20      	subs	r0, r4, r0
 db0:	bc30      	pop	{r4, r5}
 db2:	bc02      	pop	{r1}
 db4:	4708      	bx	r1
 db6:	2000      	movs	r0, #0
 db8:	e7fa      	b.n	db0 <strncmp+0x80>
 dba:	1c2c      	adds	r4, r5, #0
 dbc:	1a20      	subs	r0, r4, r0
 dbe:	e7f7      	b.n	db0 <strncmp+0x80>
 dc0:	fefefeff 	.word	0xfefefeff
 dc4:	80808080 	.word	0x80808080

00000dc8 <help_msg>:
 dc8:	7a616c50 7020616d 65626f72 6e6f6320     Plazma probe con
 dd8:	6c6f7274 0a72656c 61735520 0a3a6567     troller. Usage:.
 de8:	20202020 72617473 202d2074 72617473         start - star
 df8:	656d2074 72757361 6e656d65 200a7374     t measurements. 
 e08:	73202020 20706f74 6966202d 6873696e        stop - finish
 e18:	61656d20 65727573 746e656d 20200a73      measurements.  
 e28:	65732020 763c2074 61746c6f 203e6567       set <voltage> 
 e38:	7270202d 2065626f 746c6f76 20656761     - probe voltage 
 e48:	75746573 4c000a70 69204350 6974696e     setup..LPC initi
 e58:	7a696c61 000a6465 72617473 74730074     alized..start.st
 e68:	7300706f 68007465 00706c65              op.set.help.
