\section{U\+S\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+S Struct Reference}
\label{struct_u_s_a_r_t___r_e_g_i_s_t_e_r_s}\index{U\+S\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+S@{U\+S\+A\+R\+T\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+S}}


Structure of pointers to U\+S\+A\+R\+T registers.  


\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
volatile uint8\+\_\+t $\ast$ {\bf udr\+Ptr}\label{struct_u_s_a_r_t___r_e_g_i_s_t_e_r_s_a5e90b4987509df93580223310ee175e7}

\begin{DoxyCompactList}\small\item\em Pointer to data regiser U\+D\+Rn. \end{DoxyCompactList}\item 
volatile uint8\+\_\+t $\ast$ {\bf ucsr\+A\+Ptr}\label{struct_u_s_a_r_t___r_e_g_i_s_t_e_r_s_a062b053bfdddcb231cd1b219d477becf}

\begin{DoxyCompactList}\small\item\em Pointer to control and status register U\+S\+C\+Rn\+A. \end{DoxyCompactList}\item 
volatile uint8\+\_\+t $\ast$ {\bf ucsr\+B\+Ptr}\label{struct_u_s_a_r_t___r_e_g_i_s_t_e_r_s_ac67a77143b9e96db567bd0da0fb04c41}

\begin{DoxyCompactList}\small\item\em Pointer to control and status register U\+S\+C\+Rn\+B. \end{DoxyCompactList}\item 
volatile uint8\+\_\+t $\ast$ {\bf ucsr\+C\+Ptr}\label{struct_u_s_a_r_t___r_e_g_i_s_t_e_r_s_ab5b5f88ddb38717710222f456d33f64a}

\begin{DoxyCompactList}\small\item\em Pointer to control and status register U\+S\+C\+Rn\+C. \end{DoxyCompactList}\item 
volatile uint16\+\_\+t $\ast$ {\bf ubbr\+Ptr}\label{struct_u_s_a_r_t___r_e_g_i_s_t_e_r_s_afe25499475da410fa8325bf7570c0c15}

\begin{DoxyCompactList}\small\item\em Pointer to baud rate register U\+B\+B\+Rn\+L/\+U\+B\+B\+Rn\+H. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure of pointers to U\+S\+A\+R\+T registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
{\bf usart\+Serial.\+c}\end{DoxyCompactItemize}
