#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Sep  2 23:25:58 2023
# Process ID: 11544
# Current directory: E:/Xlinx_project/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8072 E:\Xlinx_project\lab_4\lab_4.xpr
# Log file: E:/Xlinx_project/lab_4/vivado.log
# Journal file: E:/Xlinx_project/lab_4\vivado.jou
#-----------------------------------------------------------
start_guioopen_project E:/Xlinx_project/lab_4/lab_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xlinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1112.422 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/MUX_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sources_1/new/Data_container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_4/lab_4.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ADD
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Data_container
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.MUX_4_1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DMEM_default
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:\Xlinx_project\lab_4\lab4.data\cpu_trace
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1112.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep  2 23:28:01 2023...
