[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677284 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677284 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 33 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677284 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12539453 heartbeat IPC: 1.128 cumulative IPC: 1.128 (Simulation time: 00 hr 01 min 26 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 24969078 heartbeat IPC: 0.8045 cumulative IPC: 0.9393 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 38282002 heartbeat IPC: 0.7511 cumulative IPC: 0.8669 (Simulation time: 00 hr 03 min 42 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 43625502 cumulative IPC: 0.9169 (Simulation time: 00 hr 04 min 35 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 43625502 cumulative IPC: 0.9169 (Simulation time: 00 hr 04 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9169 instructions: 40000000 cycles: 43625502
CPU 0 Branch Prediction Accuracy: 96.11% MPKI: 10.87 Average ROB Occupancy at Mispredict: 36.69
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.328
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457615 HIT:     419890 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457615 HIT:     419890 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 391.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685243 HIT:     467119 MISS:     218124 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359628 HIT:     291894 MISS:      67734 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96895 HIT:       6363 MISS:      90532 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142866 HIT:     142561 MISS:        305 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85854 HIT:      26301 MISS:      59553 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 170 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6365811 HIT:    6281214 MISS:      84597 MSHR_MERGE:      27460
cpu0->cpu0_L1I LOAD         ACCESS:    6365811 HIT:    6281214 MISS:      84597 MSHR_MERGE:      27460
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 19.01 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13159349 HIT:   12144432 MISS:    1014917 MSHR_MERGE:     529671
cpu0->cpu0_L1D LOAD         ACCESS:    8073156 HIT:    7542489 MISS:     530667 MSHR_MERGE:     228171
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992566 HIT:    4595759 MISS:     396807 MSHR_MERGE:     299911
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93627 HIT:       6184 MISS:      87443 MSHR_MERGE:       1589
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 83.61 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5469947 HIT:    5358197 MISS:     111750 MSHR_MERGE:      50579
cpu0->cpu0_ITLB LOAD         ACCESS:    5469947 HIT:    5358197 MISS:     111750 MSHR_MERGE:      50579
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.86 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12462424 HIT:   11742348 MISS:     720076 MSHR_MERGE:     323632
cpu0->cpu0_DTLB LOAD         ACCESS:   12462424 HIT:   11742348 MISS:     720076 MSHR_MERGE:     323632
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 41.87 cycles
cpu0->LLC TOTAL        ACCESS:     335857 HIT:      58714 MISS:     277143 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67734 HIT:      18638 MISS:      49096 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90532 HIT:      14287 MISS:      76245 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118038 HIT:      11357 MISS:     106681 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59553 HIT:      14432 MISS:      45121 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 124.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1297
  ROW_BUFFER_MISS:     169144
  AVG DBUS CONGESTED CYCLE: 13.07
Channel 0 WQ ROW_BUFFER_HIT:      15774
  ROW_BUFFER_MISS:      92331
  FULL:          0
Channel 0 REFRESHES ISSUED:       3635
