INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_6_barrelsft32/lab_6_barrelsft32.srcs/sim_1/new/barrelsft32_tst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelsft32_tst
