// Seed: 2730191438
module module_0 (
    output wor  id_0,
    output wand id_1
);
  logic id_3 = id_3;
  assign module_1.id_2 = 0;
  assign id_0 = id_3;
endmodule
module module_1 (
    output tri   id_0,
    output logic id_1,
    output tri0  id_2
);
  logic [7:0] id_4;
  assign id_1 = id_4[-1] == 1;
  wire id_5;
  always id_1 <= (-1);
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
module module_2 (
    input supply1 id_0,
    output wand id_1,
    input uwire id_2,
    input tri1 id_3,
    input wand id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri1 id_7
);
  supply0 [1 : 1] id_9 = 1 + 1;
  logic id_10;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  logic id_11;
  ;
endmodule
