#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Apr  2 08:44:24 2025
# Process ID         : 23548
# Current directory  : C:/Repositories/PYNQ-Z2/FIR_filter
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent6472 C:\Repositories\PYNQ-Z2\FIR_filter\FIR_filter.xpr
# Log file           : C:/Repositories/PYNQ-Z2/FIR_filter/vivado.log
# Journal file       : C:/Repositories/PYNQ-Z2/FIR_filter\vivado.jou
# Running On         : HPLPF4WRX41
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-1335U
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 34016 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39117 MB
# Available Virtual  : 20787 MB
#-----------------------------------------------------------
start_gui
open_project C:/Repositories/PYNQ-Z2/FIR_filter/FIR_filter.xpr
create_bd_design "FIR_filter"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 fir_compiler_0
endgroup
set_property location {2 466 -197} [get_bd_cells fir_compiler_0]
set_property -dict [list CONFIG.Data_Width.VALUE_SRC USER] [get_bd_cells fir_compiler_0]
set_property -dict [list \
  CONFIG.Clock_Frequency {100} \
  CONFIG.CoefficientVector {6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6} \
  CONFIG.Coefficient_Fractional_Bits {8} \
  CONFIG.Coefficient_Sets {1} \
  CONFIG.Coefficient_Sign {Signed} \
  CONFIG.Coefficient_Structure {Inferred} \
  CONFIG.Coefficient_Width {16} \
  CONFIG.ColumnConfig {11} \
  CONFIG.DATA_Has_TLAST {Packet_Framing} \
  CONFIG.Data_Width {32} \
  CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
  CONFIG.M_DATA_Has_TREADY {false} \
  CONFIG.Output_Rounding_Mode {Non_Symmetric_Rounding_Up} \
  CONFIG.Output_Width {32} \
  CONFIG.Quantization {Quantize_Only} \
  CONFIG.Sample_Frequency {100} \
] [get_bd_cells fir_compiler_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {2 493 -427} [get_bd_cells fir_compiler_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
undo
set_property -dict [list \
  CONFIG.c_include_sg {0} \
  CONFIG.c_sg_length_width {26} \
] [get_bd_cells axi_dma_0]
set_property location {2 531 -214} [get_bd_cells fir_compiler_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins fir_compiler_0/S_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins fir_compiler_0/M_AXIS_DATA] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells processing_system7_0]
endgroup
save_bd_design
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins fir_compiler_0/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
endgroup
set_property name fir_dma [get_bd_cells axi_dma_0]
set_property name fir [get_bd_cells fir_compiler_0]
group_bd_cells filter [get_bd_cells fir] [get_bd_cells fir_dma]
save_bd_design
make_wrapper -files [get_files C:/Repositories/PYNQ-Z2/FIR_filter/FIR_filter.srcs/sources_1/bd/FIR_filter/FIR_filter.bd] -top
add_files -norecurse c:/Repositories/PYNQ-Z2/FIR_filter/FIR_filter.gen/sources_1/bd/FIR_filter/hdl/FIR_filter_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
file copy -force C:/Repositories/PYNQ-Z2/FIR_filter/FIR_filter.runs/impl_1/FIR_filter_wrapper.bit C:/Repositories/PYNQ-Z2/FIR_filter/fir_filter.bit
open_bd_design {C:/Repositories/PYNQ-Z2/FIR_filter/FIR_filter.srcs/sources_1/bd/FIR_filter/FIR_filter.bd}
