# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Uart_Book.srcs/sources_1/new/fifo.v"
verilog xil_defaultlib  "../../../Uart_Book.srcs/sources_1/new/COUNTER_FOR_BAUD.v"
verilog xil_defaultlib  "../../../Uart_Book.srcs/sources_1/new/UART_TX.v"
verilog xil_defaultlib  "../../../Uart_Book.srcs/sources_1/new/UART_RX.v"
verilog xil_defaultlib  "../../../Uart_Book.srcs/sources_1/new/debounce.v"
verilog xil_defaultlib  "../../../Uart_Book.srcs/sources_1/new/UART_TOP.v"
verilog xil_defaultlib  "../../../Uart_Book.srcs/sources_1/new/UART_TEST.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
