
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.025664                       # Number of seconds simulated
sim_ticks                                 25664316500                       # Number of ticks simulated
final_tick                                25701313500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 225898                       # Simulator instruction rate (inst/s)
host_op_rate                                   249578                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               66248045                       # Simulator tick rate (ticks/s)
host_mem_usage                                 813796                       # Number of bytes of host memory used
host_seconds                                   387.40                       # Real time elapsed on the host
sim_insts                                    87512087                       # Number of instructions simulated
sim_ops                                      96685734                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25701313500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4312704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4316800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2220736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2220736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34699                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34699                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            159599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         168042815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             168202414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       159599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           159599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       86530105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             86530105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       86530105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           159599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        168042815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            254732519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002602646500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2028                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2028                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              171945                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32715                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67451                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34699                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67451                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34699                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4316864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2218688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4316864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2220736                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2192                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   25664440500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67451                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34699                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   51973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    527.943152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   382.785891                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.469955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          896      7.24%      7.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3011     24.31%     31.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1059      8.55%     40.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          820      6.62%     46.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1562     12.61%     59.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1458     11.77%     71.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          325      2.62%     73.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          446      3.60%     77.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2807     22.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12384                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.602071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.334761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    661.798596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2026     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2028                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.094181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.063053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.030136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              939     46.30%     46.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.44%     46.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1030     50.79%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               50      2.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2028                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4312768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2218688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 159599.029259166127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 168045309.135741055012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 86450305.426992386580                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67387                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34699                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      2037250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2549115000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 345169013750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31832.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37827.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9947520.50                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1286446000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2551152250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337255000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19072.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37822.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       168.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    168.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.02                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    58552                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31192                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.89                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     251242.69                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 44075220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 23418945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               242024580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               90697500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1418589120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            964962690                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             63102240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5793372270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1170907680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1960066140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            11771749815                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            458.681602                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          23384120750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     81690750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     600080000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7634207500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3049091250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1598531250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12700822000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 44417940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 23608695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240261000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90264240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1417359840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            950824980                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             71983680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5806225200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1157343360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1966982580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            11770310445                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            458.625518                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          23389401750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    106127250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     599560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   7648113750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3013978250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1568509500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  12728277000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  25701313500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20599754                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16626348                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            311028                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12798047                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12622802                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.630690                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  399568                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              13583                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           52318                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              48206                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4112                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1985                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25701313500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25701313500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25701313500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25701313500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     25701313500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         51328633                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9237145                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       97434176                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20599754                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13070576                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      41773807                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  624670                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            56                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   8944419                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 15392                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           51323355                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.094896                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.753164                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 18008482     35.09%     35.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2136538      4.16%     39.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8661734     16.88%     56.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2009334      3.92%     60.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 20507267     39.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             51323355                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.401331                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.898242                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7528062                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              12099435                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  30171096                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1214436                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 310326                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             12498372                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2059                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              106154605                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  4625                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 310326                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  8127203                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6366809                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         184676                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  30733476                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5600865                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              105486298                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                 657708                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1540743                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3178822                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           114439262                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             470710016                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        106483126                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             104969990                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9469269                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               7772                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           7774                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2688845                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             36274846                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6888936                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           4973338                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           379374                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  103813825                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               15522                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 101090431                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             48182                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         7155392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     16781735                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             11                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      51323355                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.969677                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.556656                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14005108     27.29%     27.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             7642225     14.89%     42.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8906860     17.35%     59.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7442162     14.50%     74.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            13327000     25.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        51323355                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              58496208     57.87%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5858      0.01%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             35898921     35.51%     93.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6689438      6.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              101090431                       # Type of FU issued
system.cpu.iq.rate                           1.969474                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          253552401                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         110986264                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     99998098                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              101090425                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          9835017                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2948789                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        20843                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1558                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       396299                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       102752                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 310326                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 6153311                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 26614                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           103829347                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             45224                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              36274846                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              6888936                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               7770                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1957                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3676                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1558                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         180338                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       164988                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               345326                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             100612405                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              35502717                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            478028                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     42167043                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 19051019                       # Number of branches executed
system.cpu.iew.exec_stores                    6664326                       # Number of stores executed
system.cpu.iew.exec_rate                     1.960161                       # Inst execution rate
system.cpu.iew.wb_sent                      100305248                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      99998098                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  68981277                       # num instructions producing a value
system.cpu.iew.wb_consumers                  99751601                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.948193                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.691531                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         7155392                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           15511                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            309025                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     49426360                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.955919                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.717253                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14751956     29.85%     29.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11365239     22.99%     52.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3013216      6.10%     58.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1901502      3.85%     62.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     18394447     37.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     49426360                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             87502343                       # Number of instructions committed
system.cpu.commit.committedOps               96673965                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       39818699                       # Number of memory references committed
system.cpu.commit.loads                      33326057                       # Number of loads committed
system.cpu.commit.membars                        7752                       # Number of memory barriers committed
system.cpu.commit.branches                   18659806                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  78808546                       # Number of committed integer instructions.
system.cpu.commit.function_calls               377339                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         56849443     58.81%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5823      0.01%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33326057     34.47%     93.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6492642      6.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          96673965                       # Class of committed instruction
system.cpu.commit.bw_lim_events              18394447                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    134861192                       # The number of ROB reads
system.cpu.rob.rob_writes                   209555871                       # The number of ROB writes
system.cpu.timesIdled                              43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            5278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    87502343                       # Number of Instructions Simulated
system.cpu.committedOps                      96673965                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.586597                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.586597                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.704747                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.704747                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 99505321                       # number of integer regfile reads
system.cpu.int_regfile_writes                58671867                       # number of integer regfile writes
system.cpu.cc_regfile_reads                 407119717                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 49743700                       # number of cc regfile writes
system.cpu.misc_regfile_reads                41751598                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  31008                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25701313500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.113875                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8274013                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66915                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            123.649600                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.113875                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994252                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994252                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          703                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          63528735                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         63528735                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25701313500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     25219480                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25219480                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5811704                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5811704                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         7750                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7750                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7752                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7752                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     31031184                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31031184                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     31031184                       # number of overall hits
system.cpu.dcache.overall_hits::total        31031184                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       153831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        153831                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       529981                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       529981                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       683812                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         683812                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       683812                       # number of overall misses
system.cpu.dcache.overall_misses::total        683812                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12675081000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12675081000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  47530825500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47530825500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        34500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        34500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  60205906500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60205906500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  60205906500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60205906500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     25373311                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25373311                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     31714996                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31714996                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31714996                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31714996                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006063                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006063                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.083571                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.083571                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000387                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000387                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021561                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021561                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021561                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021561                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82396.142520                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82396.142520                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89684.017918                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89684.017918                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        11500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        11500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 88044.530514                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88044.530514                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 88044.530514                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88044.530514                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66615                       # number of writebacks
system.cpu.dcache.writebacks::total             66615                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       121508                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       121508                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       494570                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       494570                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       616078                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       616078                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       616078                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       616078                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32323                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32323                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        67734                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67734                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67734                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67734                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2733701500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2733701500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3357291500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3357291500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6090993000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6090993000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6090993000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6090993000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001274                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001274                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002136                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002136                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002136                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002136                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84574.498035                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84574.498035                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 94809.282426                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94809.282426                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 89925.192665                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89925.192665                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 89925.192665                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89925.192665                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66915                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25701313500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           565.976571                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 182                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                15                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.133333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   565.976571                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.552711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.552711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          566                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          566                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.552734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17888905                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17888905                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25701313500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      8944329                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8944329                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      8944329                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8944329                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8944329                       # number of overall hits
system.cpu.icache.overall_hits::total         8944329                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst           90                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            90                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst           90                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             90                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           90                       # number of overall misses
system.cpu.icache.overall_misses::total            90                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6939500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6939500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst      6939500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6939500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6939500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6939500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8944419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8944419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      8944419                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8944419                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8944419                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8944419                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77105.555556                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77105.555556                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77105.555556                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77105.555556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77105.555556                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77105.555556                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           15                       # number of writebacks
system.cpu.icache.writebacks::total                15                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           24                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           24                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           24                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           66                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst           66                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           66                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           66                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           66                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      5445000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5445000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      5445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      5445000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5445000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        82500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        82500                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        82500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        82500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        82500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        82500                       # average overall mshr miss latency
system.cpu.icache.replacements                     15                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25701313500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25180.332659                       # Cycle average of tags in use
system.l2.tags.total_refs                       70308                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35407                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.985709                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.633066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       268.395887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24906.303707                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.760080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.768443                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23628                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6529                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1144849                       # Number of tag accesses
system.l2.tags.data_accesses                  1144849                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  25701313500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        66615                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66615                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           15                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               15                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           304                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               304                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  346                       # number of demand (read+write) hits
system.l2.demand_hits::total                      349                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data                 346                       # number of overall hits
system.l2.overall_hits::total                     349                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst           63                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               63                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32019                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                 63                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67388                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67451                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                63                       # number of overall misses
system.l2.overall_misses::.cpu.data             67388                       # number of overall misses
system.l2.overall_misses::total                 67451                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3303730000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3303730000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst      5310500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5310500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2681994000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2681994000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst      5310500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5985724000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5991034500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      5310500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5985724000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5991034500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        66615                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66615                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           15                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           15                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst           66                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             66                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        32323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst               66                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67734                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                67800                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst              66                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67734                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               67800                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.954545                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.954545                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.990595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.990595                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994892                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994853                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994892                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994853                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93407.503746                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93407.503746                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84293.650794                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84293.650794                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83762.578469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83762.578469                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 84293.650794                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88824.775924                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88820.543802                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84293.650794                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88824.775924                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88820.543802                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34699                       # number of writebacks
system.l2.writebacks::total                     34699                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           63                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           63                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32018                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32018                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst            63                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67450                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           63                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67450                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2950040000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2950040000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      4670500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4670500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2361750500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2361750500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      4670500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5311790500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5316461000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      4670500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5311790500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5316461000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.954545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.954545                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.990564                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.990564                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994838                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994838                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83407.503746                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83407.503746                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74134.920635                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74134.920635                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73763.211319                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73763.211319                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74134.920635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78825.151735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78820.770941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74134.920635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78825.151735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78820.770941                       # average overall mshr miss latency
system.l2.replacements                          35407                       # number of replacements
system.membus.snoop_filter.tot_requests        102268                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34819                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  25701313500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32081                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34699                       # Transaction distribution
system.membus.trans_dist::CleanEvict              118                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32082                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       169718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 169718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6537536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6537536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67451                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67451    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67451                       # Request fanout histogram
system.membus.reqLayer0.occupancy           254941000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          355601500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       134730                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        66904                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            593                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          591                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25701313500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32389                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101314                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           15                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1008                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            66                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32323                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       202382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                202530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         5248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8598272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8603520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35407                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2220736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           103207                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006065                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.077894                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 102583     99.40%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    622      0.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             103207                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          133995000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            100500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101599999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.025669                       # Number of seconds simulated
sim_ticks                                 25668504000                       # Number of ticks simulated
final_tick                                25705501000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 225878                       # Simulator instruction rate (inst/s)
host_op_rate                                   249556                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               66252714                       # Simulator tick rate (ticks/s)
host_mem_usage                                 814340                       # Number of bytes of host memory used
host_seconds                                   387.43                       # Real time elapsed on the host
sim_insts                                    87512710                       # Number of instructions simulated
sim_ops                                      96686481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25705501000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4314688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4321408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         6720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2226112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2226112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34783                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34783                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            261799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         168092694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             168354494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       261799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           261799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       86725428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             86725428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       86725428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           261799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        168092694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            255079922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002602646500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2034                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2034                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              172146                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32805                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67522                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34783                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67522                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34783                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4321408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2224832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4321408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2226112                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2195                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   25668545000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67522                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34783                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   52009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    527.094291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   381.713610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.603261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          913      7.35%      7.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3019     24.31%     31.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1062      8.55%     40.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          823      6.63%     46.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1562     12.58%     59.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1459     11.75%     71.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          326      2.63%     73.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          447      3.60%     77.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2808     22.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12419                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.545231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.324031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    660.822135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2032     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2034                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.090954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.059815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.030326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              945     46.46%     46.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.44%     46.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1030     50.64%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               50      2.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2034                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         6720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4314688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2224832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 261799.441058193333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 168092694.455430656672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 86675561.614342615008                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34783                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      3932250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2550448500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 345388652000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37450.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37830.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9929812.03                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1288343250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2554380750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337610000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19080.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37830.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       168.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    168.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.02                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    58597                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31268                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.89                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     250902.16                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 44225160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 23483460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               242331600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               91021140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1418589120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            965960760                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             63102240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5794283700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1170907680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1960066140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            11774504430                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            458.714089                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          23385979750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     81690750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     600080000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7634207500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3049091250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1600717250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12702823500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 44596440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 23677005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240468060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90441720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1417359840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            951499290                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             71986080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5807424480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1157371200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1966982580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            11772845625                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            458.649465                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          23391201500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    106133250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     599560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   7648113750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3014050750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1569985500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  12730910000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  25705501000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20600427                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16626755                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            311121                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12798471                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12622978                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.628797                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  399646                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              13595                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           52406                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              48210                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4196                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2005                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25705501000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25705501000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25705501000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25705501000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     25705501000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         51337008                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9238371                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       97436721                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20600427                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13070834                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      41775836                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  624866                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            56                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   8944843                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 15433                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           51326708                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.094818                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.753180                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 18010915     35.09%     35.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2136646      4.16%     39.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8661852     16.88%     56.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2009405      3.91%     60.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 20507890     39.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             51326708                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.401278                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.897982                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7529071                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              12101053                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  30171692                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1214494                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 310398                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             12498528                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2085                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              106156843                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  4673                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 310398                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  8128266                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6367541                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         185423                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  30734076                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5601004                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              105488379                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                 657716                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1540868                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3178822                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           114441603                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             470719162                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        106485227                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             104970784                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9470835                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               7789                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           7791                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2688918                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             36275283                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6889154                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           4973350                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           379382                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  103815676                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               15543                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 101091840                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             48197                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         7156529                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     16784259                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             17                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      51326708                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.969576                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.556676                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14007796     27.29%     27.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             7642485     14.89%     42.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8907033     17.35%     59.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7442287     14.50%     74.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            13327107     25.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        51326708                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              58497074     57.87%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5858      0.01%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             35899283     35.51%     93.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6689619      6.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              101091840                       # Type of FU issued
system.cpu.iq.rate                           1.969181                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          253558588                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         110989277                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     99999363                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              101091834                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          9835020                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2949060                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        20843                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1562                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       396401                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       102756                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 310398                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 6153879                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 26772                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           103831219                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             45227                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              36275283                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              6889154                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               7785                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1961                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3829                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1562                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         180363                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       165045                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               345408                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             100613749                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              35503057                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            478094                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     42167555                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 19051296                       # Number of branches executed
system.cpu.iew.exec_stores                    6664498                       # Number of stores executed
system.cpu.iew.exec_rate                     1.959868                       # Inst execution rate
system.cpu.iew.wb_sent                      100306549                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      99999363                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  68981856                       # num instructions producing a value
system.cpu.iew.wb_consumers                  99752609                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.947900                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.691529                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         7156530                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           15526                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            309092                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     49429348                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.955816                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.717264                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     14754590     29.85%     29.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11365397     22.99%     52.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3013288      6.10%     58.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1901553      3.85%     62.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     18394520     37.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     49429348                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             87502966                       # Number of instructions committed
system.cpu.commit.committedOps               96674712                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       39818986                       # Number of memory references committed
system.cpu.commit.loads                      33326227                       # Number of loads committed
system.cpu.commit.membars                        7758                       # Number of memory barriers committed
system.cpu.commit.branches                   18659962                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  78809179                       # Number of committed integer instructions.
system.cpu.commit.function_calls               377355                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         56849903     58.81%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5823      0.01%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33326227     34.47%     93.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6492759      6.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          96674712                       # Class of committed instruction
system.cpu.commit.bw_lim_events              18394520                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    134865966                       # The number of ROB reads
system.cpu.rob.rob_writes                   209559993                       # The number of ROB writes
system.cpu.timesIdled                              79                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           10300                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    87502966                       # Number of Instructions Simulated
system.cpu.committedOps                      96674712                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.586689                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.586689                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.704481                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.704481                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 99506614                       # number of integer regfile reads
system.cpu.int_regfile_writes                58672662                       # number of integer regfile writes
system.cpu.cc_regfile_reads                 407124580                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 49744252                       # number of cc regfile writes
system.cpu.misc_regfile_reads                41752109                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  31032                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25705501000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.114835                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            31119372                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67972                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            457.826340                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.114835                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994253                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994253                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          677                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          63529608                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         63529608                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25705501000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     25219714                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25219714                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5811811                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5811811                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         7756                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7756                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7758                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7758                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     31031525                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31031525                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     31031525                       # number of overall hits
system.cpu.dcache.overall_hits::total        31031525                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       153898                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        153898                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       529981                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       529981                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       683879                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         683879                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       683879                       # number of overall misses
system.cpu.dcache.overall_misses::total        683879                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12680717500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12680717500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  47530825500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47530825500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        34500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        34500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  60211543000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60211543000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  60211543000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60211543000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     25373612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25373612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     31715404                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31715404                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31715404                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31715404                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006065                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.083570                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.083570                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000387                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000387                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021563                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021563                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021563                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021563                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82396.895996                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82396.895996                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89684.017918                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89684.017918                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        11500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        11500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 88044.146698                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88044.146698                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 88044.146698                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 88044.146698                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           76                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           76                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66648                       # number of writebacks
system.cpu.dcache.writebacks::total             66648                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       121543                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       121543                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       494570                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       494570                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       616113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       616113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       616113                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       616113                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32355                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        67766                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67766                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67766                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67766                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2736748000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2736748000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3357291500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3357291500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6094039500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6094039500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6094039500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6094039500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001275                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001275                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002137                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002137                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002137                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002137                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84585.010045                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84585.010045                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 94809.282426                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94809.282426                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 89927.684975                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89927.684975                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 89927.684975                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89927.684975                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66948                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25705501000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           565.979227                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8948164                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               627                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14271.393939                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   565.979227                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.552714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.552714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          600                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          554                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17889799                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17889799                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25705501000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      8944699                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8944699                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      8944699                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8944699                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8944699                       # number of overall hits
system.cpu.icache.overall_hits::total         8944699                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          144                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           144                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          144                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            144                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          144                       # number of overall misses
system.cpu.icache.overall_misses::total           144                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11782500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11782500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     11782500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11782500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11782500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11782500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8944843                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8944843                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      8944843                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8944843                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8944843                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8944843                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81822.916667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81822.916667                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81822.916667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81822.916667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81822.916667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81822.916667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           27                       # number of writebacks
system.cpu.icache.writebacks::total                27                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           32                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           32                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           32                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          112                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          112                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          112                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          112                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          112                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          112                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9576000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9576000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9576000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9576000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9576000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        85500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        85500                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        85500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        85500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        85500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        85500                       # average overall mshr miss latency
system.cpu.icache.replacements                     27                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25705501000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25181.570494                       # Cycle average of tags in use
system.l2.tags.total_refs                      135558                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     68259                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.985936                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.635463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       268.355686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24907.579344                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.760119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.768481                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23627                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6451                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1145917                       # Number of tag accesses
system.l2.tags.data_accesses                  1145917                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  25705501000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        66648                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66648                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           27                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               27                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst              8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               306                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                    8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  348                       # number of demand (read+write) hits
system.l2.demand_hits::total                      356                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   8                       # number of overall hits
system.l2.overall_hits::.cpu.data                 348                       # number of overall hits
system.l2.overall_hits::total                     356                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              104                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32049                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                104                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67418                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67522                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               104                       # number of overall misses
system.l2.overall_misses::.cpu.data             67418                       # number of overall misses
system.l2.overall_misses::total                 67522                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3303730000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3303730000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst      9314500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9314500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2684966500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2684966500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst      9314500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5988696500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5998011000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      9314500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5988696500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5998011000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        66648                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66648                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           27                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           27                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        32355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              112                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67766                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                67878                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             112                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67766                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               67878                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998814                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.928571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.928571                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.990542                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.990542                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994865                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994755                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994865                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994755                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93407.503746                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93407.503746                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 89562.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89562.500000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83776.919717                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83776.919717                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 89562.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88829.340829                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88830.470069                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 89562.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88829.340829                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88830.470069                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34783                       # number of writebacks
system.l2.writebacks::total                     34783                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          104                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32048                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32048                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67417                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67521                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67417                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67521                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2950040000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2950040000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      8264500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8264500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2364413000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2364413000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      8264500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5314453000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5322717500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      8264500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5314453000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5322717500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.928571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.990512                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.990512                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994741                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994741                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83407.503746                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83407.503746                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79466.346154                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79466.346154                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73777.240389                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73777.240389                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79466.346154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78829.568210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78830.549014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79466.346154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78829.568210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78830.549014                       # average overall mshr miss latency
system.l2.replacements                          35491                       # number of replacements
system.membus.snoop_filter.tot_requests        102423                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34909                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  25705501000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32153                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34783                       # Transaction distribution
system.membus.trans_dist::CleanEvict              118                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32153                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       169945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 169945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6547520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6547520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67522                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67522    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67522                       # Request fanout histogram
system.membus.reqLayer0.occupancy           255449500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          355983500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       134853                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        66962                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            593                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          591                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25705501000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32468                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101431                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           27                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1008                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           112                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32355                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       202480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                202732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8602496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8611456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35491                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2226112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           103369                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006182                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078627                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 102732     99.38%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    635      0.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             103369                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          134101500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            169500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101649499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
