// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Full Version"

// DATE "03/25/2018 15:35:30"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module checkmem (
	clk,
	dout,
	wen,
	addr,
	d);
input 	clk;
output 	[7:0] dout;
input 	wen;
input 	[17:0] addr;
input 	d;

// Design Ports Information
// dout[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wen	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("checkmem_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \addr[17]~input_o ;
wire \addr[16]~input_o ;
wire \wen~input_o ;
wire \addr[13]~input_o ;
wire \addr[15]~input_o ;
wire \addr[14]~input_o ;
wire \dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ;
wire \clk~input_o ;
wire \mypll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \addr[0]~input_o ;
wire \addr[1]~input_o ;
wire \addr[2]~input_o ;
wire \addr[3]~input_o ;
wire \addr[4]~input_o ;
wire \addr[5]~input_o ;
wire \addr[6]~input_o ;
wire \addr[7]~input_o ;
wire \addr[8]~input_o ;
wire \addr[9]~input_o ;
wire \addr[10]~input_o ;
wire \addr[11]~input_o ;
wire \addr[12]~input_o ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~14_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~15_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~12_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~13_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~16_combout ;
wire \dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~10_combout ;
wire \dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~11_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~17_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~18_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~19_combout ;
wire \dd|wren4~0_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~0_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~1_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~7_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~8_combout ;
wire \dd|wren2~0_combout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~2_combout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~3_combout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~4_combout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~5_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~6_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~9_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~20_combout ;
wire \d~input_o ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~33_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~34_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~35_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~36_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~37_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~38_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~39_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~31_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~32_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~40_combout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~25_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~26_combout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~23_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~24_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~27_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~21_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~22_combout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~28_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~29_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~30_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~41_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~52_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~53_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~59_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~60_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~54_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~55_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~56_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~57_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~58_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~61_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~46_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~47_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~44_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~45_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~48_combout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~49_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~50_combout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~42_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~43_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~51_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~62_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~70_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~71_combout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~67_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~68_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~65_combout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~66_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~69_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~63_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~64_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~72_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~73_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~74_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~80_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~81_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~77_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~78_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~75_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~76_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~79_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~82_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~83_combout ;
wire \d~_wirecell_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~94_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~95_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~96_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~97_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~98_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~99_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~100_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~101_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~102_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~103_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~86_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~87_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~88_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~89_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~90_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~84_combout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~85_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~91_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~92_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~93_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~104_combout ;
wire \~GND~combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~115_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~116_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~122_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~123_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~119_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~120_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~117_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~118_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~121_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~124_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~112_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~113_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~109_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~110_combout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~107_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~108_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~111_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~105_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~106_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~114_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~125_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~143_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~144_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~136_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~137_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~138_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~139_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~140_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~141_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~142_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~145_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~128_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~129_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~130_combout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~131_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~132_combout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~126_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~127_combout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~133_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~134_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~135_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~146_combout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~154_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~155_combout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~151_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~152_combout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~149_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~150_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~153_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \dd|d2|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~147_combout ;
wire \dd|d4|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~148_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~156_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~164_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~165_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~157_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~158_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~159_combout ;
wire \dd|d3|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~160_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~161_combout ;
wire \dd|d1|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~162_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~163_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~166_combout ;
wire \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~167_combout ;
wire [4:0] \mypll|altpll_component|auto_generated|wire_pll1_clk ;
wire [2:0] \dd|d1|altsyncram_component|auto_generated|out_address_reg_a ;
wire [2:0] \dd|d1|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \dd|d2|altsyncram_component|auto_generated|decode3|w_anode478w ;
wire [3:0] \dd|d1|altsyncram_component|auto_generated|decode3|w_anode488w ;
wire [3:0] \dd|d4|altsyncram_component|auto_generated|decode3|w_anode488w ;
wire [3:0] \dd|d4|altsyncram_component|auto_generated|decode3|w_anode448w ;
wire [3:0] \dd|d1|altsyncram_component|auto_generated|decode3|w_anode508w ;
wire [3:0] \dd|d2|altsyncram_component|auto_generated|decode3|w_anode488w ;
wire [3:0] \dd|d2|altsyncram_component|auto_generated|decode3|w_anode448w ;
wire [3:0] \dd|d1|altsyncram_component|auto_generated|decode3|w_anode498w ;
wire [3:0] \dd|d1|altsyncram_component|auto_generated|decode3|w_anode478w ;
wire [3:0] \dd|d3|altsyncram_component|auto_generated|decode3|w_anode458w ;
wire [3:0] \dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w ;
wire [3:0] \dd|d3|altsyncram_component|auto_generated|decode3|w_anode431w ;
wire [3:0] \dd|d3|altsyncram_component|auto_generated|decode3|w_anode468w ;
wire [3:0] \dd|d1|altsyncram_component|auto_generated|decode3|w_anode458w ;
wire [3:0] \dd|d2|altsyncram_component|auto_generated|decode3|w_anode458w ;
wire [3:0] \dd|d1|altsyncram_component|auto_generated|decode3|w_anode448w ;
wire [3:0] \dd|d1|altsyncram_component|auto_generated|decode3|w_anode431w ;
wire [3:0] \dd|d2|altsyncram_component|auto_generated|decode3|w_anode468w ;
wire [3:0] \dd|d1|altsyncram_component|auto_generated|decode3|w_anode468w ;
wire [3:0] \dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w ;
wire [3:0] \dd|d3|altsyncram_component|auto_generated|decode3|w_anode498w ;
wire [3:0] \dd|d3|altsyncram_component|auto_generated|decode3|w_anode478w ;
wire [3:0] \dd|d3|altsyncram_component|auto_generated|decode3|w_anode508w ;
wire [3:0] \dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w ;
wire [3:0] \dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w ;
wire [3:0] \dd|d2|altsyncram_component|auto_generated|decode3|w_anode498w ;
wire [3:0] \dd|d2|altsyncram_component|auto_generated|decode3|w_anode508w ;
wire [3:0] \dd|d2|altsyncram_component|auto_generated|decode3|w_anode431w ;
wire [3:0] \dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w ;
wire [3:0] \dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w ;
wire [3:0] \dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w ;
wire [3:0] \dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w ;

wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \dd|d2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \dd|d4|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \dd|d1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \dd|d3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [4:0] \mypll|altpll_component|auto_generated|pll1_CLK_bus ;

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \dd|d2|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \dd|d2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \dd|d4|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \dd|d4|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \dd|d1|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \dd|d1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \dd|d3|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \dd|d3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \mypll|altpll_component|auto_generated|wire_pll1_clk [0] = \mypll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \mypll|altpll_component|auto_generated|wire_pll1_clk [1] = \mypll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \mypll|altpll_component|auto_generated|wire_pll1_clk [2] = \mypll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \mypll|altpll_component|auto_generated|wire_pll1_clk [3] = \mypll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \mypll|altpll_component|auto_generated|wire_pll1_clk [4] = \mypll|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \dout[0]~output (
	.i(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout[0]),
	.obar());
// synopsys translate_off
defparam \dout[0]~output .bus_hold = "false";
defparam \dout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \dout[1]~output (
	.i(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout[1]),
	.obar());
// synopsys translate_off
defparam \dout[1]~output .bus_hold = "false";
defparam \dout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \dout[2]~output (
	.i(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout[2]),
	.obar());
// synopsys translate_off
defparam \dout[2]~output .bus_hold = "false";
defparam \dout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \dout[3]~output (
	.i(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout[3]),
	.obar());
// synopsys translate_off
defparam \dout[3]~output .bus_hold = "false";
defparam \dout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \dout[4]~output (
	.i(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~104_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout[4]),
	.obar());
// synopsys translate_off
defparam \dout[4]~output .bus_hold = "false";
defparam \dout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \dout[5]~output (
	.i(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~125_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout[5]),
	.obar());
// synopsys translate_off
defparam \dout[5]~output .bus_hold = "false";
defparam \dout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \dout[6]~output (
	.i(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~146_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout[6]),
	.obar());
// synopsys translate_off
defparam \dout[6]~output .bus_hold = "false";
defparam \dout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \dout[7]~output (
	.i(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~167_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dout[7]),
	.obar());
// synopsys translate_off
defparam \dout[7]~output .bus_hold = "false";
defparam \dout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \addr[17]~input (
	.i(addr[17]),
	.ibar(gnd),
	.o(\addr[17]~input_o ));
// synopsys translate_off
defparam \addr[17]~input .bus_hold = "false";
defparam \addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \addr[16]~input (
	.i(addr[16]),
	.ibar(gnd),
	.o(\addr[16]~input_o ));
// synopsys translate_off
defparam \addr[16]~input .bus_hold = "false";
defparam \addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \wen~input (
	.i(wen),
	.ibar(gnd),
	.o(\wen~input_o ));
// synopsys translate_off
defparam \wen~input .bus_hold = "false";
defparam \wen~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \addr[13]~input (
	.i(addr[13]),
	.ibar(gnd),
	.o(\addr[13]~input_o ));
// synopsys translate_off
defparam \addr[13]~input .bus_hold = "false";
defparam \addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \addr[15]~input (
	.i(addr[15]),
	.ibar(gnd),
	.o(\addr[15]~input_o ));
// synopsys translate_off
defparam \addr[15]~input .bus_hold = "false";
defparam \addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \addr[14]~input (
	.i(addr[14]),
	.ibar(gnd),
	.o(\addr[14]~input_o ));
// synopsys translate_off
defparam \addr[14]~input .bus_hold = "false";
defparam \addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N2
cycloneive_lcell_comb \dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4 (
// Equation(s):
// \dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout  = (\addr[13]~input_o  & (!\addr[15]~input_o  & \addr[14]~input_o ))

	.dataa(gnd),
	.datab(\addr[13]~input_o ),
	.datac(\addr[15]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4 .lut_mask = 16'h0C00;
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \dd|d1|altsyncram_component|auto_generated|decode3|w_anode468w[3] (
// Equation(s):
// \dd|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3] = (!\addr[17]~input_o  & (!\addr[16]~input_o  & (!\wen~input_o  & \dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout )))

	.dataa(\addr[17]~input_o ),
	.datab(\addr[16]~input_o ),
	.datac(\wen~input_o ),
	.datad(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.cin(gnd),
	.combout(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|decode3|w_anode468w[3] .lut_mask = 16'h0100;
defparam \dd|d1|altsyncram_component|auto_generated|decode3|w_anode468w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \mypll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\mypll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\mypll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\mypll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \mypll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \mypll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \mypll|altpll_component|auto_generated|pll1 .c0_high = 30;
defparam \mypll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \mypll|altpll_component|auto_generated|pll1 .c0_low = 30;
defparam \mypll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \mypll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \mypll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \mypll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \mypll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \mypll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \mypll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \mypll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \mypll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \mypll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \mypll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \mypll|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \mypll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \mypll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \mypll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \mypll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \mypll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \mypll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \mypll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \mypll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \mypll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \mypll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \mypll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \mypll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \mypll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \mypll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \mypll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \mypll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \mypll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \mypll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \mypll|altpll_component|auto_generated|pll1 .m = 12;
defparam \mypll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \mypll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .n = 1;
defparam \mypll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \mypll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \mypll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \mypll|altpll_component|auto_generated|pll1 .pll_compensation_delay = 6204;
defparam \mypll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \mypll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \mypll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \mypll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \mypll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \mypll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \mypll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \mypll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \mypll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \mypll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\mypll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \addr[0]~input (
	.i(addr[0]),
	.ibar(gnd),
	.o(\addr[0]~input_o ));
// synopsys translate_off
defparam \addr[0]~input .bus_hold = "false";
defparam \addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \addr[1]~input (
	.i(addr[1]),
	.ibar(gnd),
	.o(\addr[1]~input_o ));
// synopsys translate_off
defparam \addr[1]~input .bus_hold = "false";
defparam \addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \addr[2]~input (
	.i(addr[2]),
	.ibar(gnd),
	.o(\addr[2]~input_o ));
// synopsys translate_off
defparam \addr[2]~input .bus_hold = "false";
defparam \addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \addr[3]~input (
	.i(addr[3]),
	.ibar(gnd),
	.o(\addr[3]~input_o ));
// synopsys translate_off
defparam \addr[3]~input .bus_hold = "false";
defparam \addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \addr[4]~input (
	.i(addr[4]),
	.ibar(gnd),
	.o(\addr[4]~input_o ));
// synopsys translate_off
defparam \addr[4]~input .bus_hold = "false";
defparam \addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \addr[5]~input (
	.i(addr[5]),
	.ibar(gnd),
	.o(\addr[5]~input_o ));
// synopsys translate_off
defparam \addr[5]~input .bus_hold = "false";
defparam \addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \addr[6]~input (
	.i(addr[6]),
	.ibar(gnd),
	.o(\addr[6]~input_o ));
// synopsys translate_off
defparam \addr[6]~input .bus_hold = "false";
defparam \addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \addr[7]~input (
	.i(addr[7]),
	.ibar(gnd),
	.o(\addr[7]~input_o ));
// synopsys translate_off
defparam \addr[7]~input .bus_hold = "false";
defparam \addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \addr[8]~input (
	.i(addr[8]),
	.ibar(gnd),
	.o(\addr[8]~input_o ));
// synopsys translate_off
defparam \addr[8]~input .bus_hold = "false";
defparam \addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \addr[9]~input (
	.i(addr[9]),
	.ibar(gnd),
	.o(\addr[9]~input_o ));
// synopsys translate_off
defparam \addr[9]~input .bus_hold = "false";
defparam \addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \addr[10]~input (
	.i(addr[10]),
	.ibar(gnd),
	.o(\addr[10]~input_o ));
// synopsys translate_off
defparam \addr[10]~input .bus_hold = "false";
defparam \addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \addr[11]~input (
	.i(addr[11]),
	.ibar(gnd),
	.o(\addr[11]~input_o ));
// synopsys translate_off
defparam \addr[11]~input .bus_hold = "false";
defparam \addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \addr[12]~input (
	.i(addr[12]),
	.ibar(gnd),
	.o(\addr[12]~input_o ));
// synopsys translate_off
defparam \addr[12]~input .bus_hold = "false";
defparam \addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N20
cycloneive_lcell_comb \dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4 (
// Equation(s):
// \dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout  = (!\addr[13]~input_o  & (!\addr[15]~input_o  & \addr[14]~input_o ))

	.dataa(gnd),
	.datab(\addr[13]~input_o ),
	.datac(\addr[15]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4 .lut_mask = 16'h0300;
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \dd|d1|altsyncram_component|auto_generated|decode3|w_anode458w[3] (
// Equation(s):
// \dd|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3] = (!\wen~input_o  & (!\addr[16]~input_o  & (!\addr[17]~input_o  & \dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout )))

	.dataa(\wen~input_o ),
	.datab(\addr[16]~input_o ),
	.datac(\addr[17]~input_o ),
	.datad(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.cin(gnd),
	.combout(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|decode3|w_anode458w[3] .lut_mask = 16'h0100;
defparam \dd|d1|altsyncram_component|auto_generated|decode3|w_anode458w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N26
cycloneive_lcell_comb \dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0 (
// Equation(s):
// \dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout  = (\addr[13]~input_o  & (!\addr[15]~input_o  & !\addr[14]~input_o ))

	.dataa(gnd),
	.datab(\addr[13]~input_o ),
	.datac(\addr[15]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0 .lut_mask = 16'h000C;
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N8
cycloneive_lcell_comb \dd|d1|altsyncram_component|auto_generated|decode3|w_anode448w[3] (
// Equation(s):
// \dd|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3] = (\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout  & (!\addr[17]~input_o  & (!\addr[16]~input_o  & !\wen~input_o )))

	.dataa(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.datab(\addr[17]~input_o ),
	.datac(\addr[16]~input_o ),
	.datad(\wen~input_o ),
	.cin(gnd),
	.combout(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|decode3|w_anode448w[3] .lut_mask = 16'h0002;
defparam \dd|d1|altsyncram_component|auto_generated|decode3|w_anode448w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y8_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X70_Y21_N15
dffeas \dd|d1|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\addr[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dd|d1|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \dd|d1|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y21_N13
dffeas \dd|d1|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dd|d1|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \dd|d1|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N12
cycloneive_lcell_comb \dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4 (
// Equation(s):
// \dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout  = (!\addr[13]~input_o  & (!\addr[15]~input_o  & !\addr[14]~input_o ))

	.dataa(gnd),
	.datab(\addr[13]~input_o ),
	.datac(\addr[15]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4 .lut_mask = 16'h0003;
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N10
cycloneive_lcell_comb \dd|d1|altsyncram_component|auto_generated|decode3|w_anode431w[3] (
// Equation(s):
// \dd|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3] = (\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout  & (!\addr[17]~input_o  & (!\addr[16]~input_o  & !\wen~input_o )))

	.dataa(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.datab(\addr[17]~input_o ),
	.datac(\addr[16]~input_o ),
	.datad(\wen~input_o ),
	.cin(gnd),
	.combout(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|decode3|w_anode431w[3] .lut_mask = 16'h0002;
defparam \dd|d1|altsyncram_component|auto_generated|decode3|w_anode431w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X70_Y21_N27
dffeas \dd|d1|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\addr[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dd|d1|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \dd|d1|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y21_N21
dffeas \dd|d1|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dd|d1|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \dd|d1|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~14 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~14_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a8~portadataout ) # 
// ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// !\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dd|d1|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~14 .lut_mask = 16'hCCB8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~15 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~15_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~14_combout  & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a24~portadataout ) # 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~14_combout  & (((\dd|d1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// \dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~14_combout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~15 .lut_mask = 16'hACF0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \dd|d3|altsyncram_component|auto_generated|decode3|w_anode468w[3] (
// Equation(s):
// \dd|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3] = (\addr[17]~input_o  & (!\addr[16]~input_o  & (!\wen~input_o  & \dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout )))

	.dataa(\addr[17]~input_o ),
	.datab(\addr[16]~input_o ),
	.datac(\wen~input_o ),
	.datad(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.cin(gnd),
	.combout(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode468w[3] .lut_mask = 16'h0200;
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode468w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \dd|d3|altsyncram_component|auto_generated|decode3|w_anode458w[3] (
// Equation(s):
// \dd|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3] = (!\wen~input_o  & (!\addr[16]~input_o  & (\addr[17]~input_o  & \dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout )))

	.dataa(\wen~input_o ),
	.datab(\addr[16]~input_o ),
	.datac(\addr[17]~input_o ),
	.datad(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.cin(gnd),
	.combout(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode458w[3] .lut_mask = 16'h1000;
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode458w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N28
cycloneive_lcell_comb \dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3] (
// Equation(s):
// \dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3] = (\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout  & (\addr[17]~input_o  & (!\addr[16]~input_o  & !\wen~input_o )))

	.dataa(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.datab(\addr[17]~input_o ),
	.datac(\addr[16]~input_o ),
	.datad(\wen~input_o ),
	.cin(gnd),
	.combout(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3] .lut_mask = 16'h0008;
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y7_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N30
cycloneive_lcell_comb \dd|d3|altsyncram_component|auto_generated|decode3|w_anode431w[3] (
// Equation(s):
// \dd|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3] = (\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout  & (\addr[17]~input_o  & (!\addr[16]~input_o  & !\wen~input_o )))

	.dataa(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.datab(\addr[17]~input_o ),
	.datac(\addr[16]~input_o ),
	.datad(\wen~input_o ),
	.cin(gnd),
	.combout(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode431w[3] .lut_mask = 16'h0008;
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode431w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y33_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~12 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~12_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|d3|altsyncram_component|auto_generated|ram_block1a8~portadataout ) # 
// ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d3|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// !\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dd|d3|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~12 .lut_mask = 16'hCCB8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~13 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~13_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~12_combout  & ((\dd|d3|altsyncram_component|auto_generated|ram_block1a24~portadataout ) # 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~12_combout  & (((\dd|d3|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// \dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\dd|d3|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~12_combout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~13 .lut_mask = 16'hACF0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y21_N23
dffeas \dd|d1|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\addr[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dd|d1|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \dd|d1|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y21_N17
dffeas \dd|d1|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dd|d1|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \dd|d1|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~16 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~16_combout  = (\addr[17]~input_o  & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~13_combout ) # (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (!\addr[17]~input_o  & (\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~15_combout  & ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~15_combout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~13_combout ),
	.datac(\addr[17]~input_o ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~16 .lut_mask = 16'hF0CA;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N22
cycloneive_lcell_comb \dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4 (
// Equation(s):
// \dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout  = (\addr[13]~input_o  & (\addr[15]~input_o  & \addr[14]~input_o ))

	.dataa(gnd),
	.datab(\addr[13]~input_o ),
	.datac(\addr[15]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4 .lut_mask = 16'hC000;
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \dd|d1|altsyncram_component|auto_generated|decode3|w_anode508w[3] (
// Equation(s):
// \dd|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3] = (!\wen~input_o  & (!\addr[16]~input_o  & (!\addr[17]~input_o  & \dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout )))

	.dataa(\wen~input_o ),
	.datab(\addr[16]~input_o ),
	.datac(\addr[17]~input_o ),
	.datad(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.cin(gnd),
	.combout(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|decode3|w_anode508w[3] .lut_mask = 16'h0100;
defparam \dd|d1|altsyncram_component|auto_generated|decode3|w_anode508w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N0
cycloneive_lcell_comb \dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4 (
// Equation(s):
// \dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout  = (!\addr[13]~input_o  & (\addr[15]~input_o  & !\addr[14]~input_o ))

	.dataa(gnd),
	.datab(\addr[13]~input_o ),
	.datac(\addr[15]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4 .lut_mask = 16'h0030;
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \dd|d1|altsyncram_component|auto_generated|decode3|w_anode478w[3] (
// Equation(s):
// \dd|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3] = (!\addr[17]~input_o  & (!\addr[16]~input_o  & (!\wen~input_o  & \dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout )))

	.dataa(\addr[17]~input_o ),
	.datab(\addr[16]~input_o ),
	.datac(\wen~input_o ),
	.datad(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.cin(gnd),
	.combout(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|decode3|w_anode478w[3] .lut_mask = 16'h0100;
defparam \dd|d1|altsyncram_component|auto_generated|decode3|w_anode478w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N14
cycloneive_lcell_comb \dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0 (
// Equation(s):
// \dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout  = (\addr[13]~input_o  & (\addr[15]~input_o  & !\addr[14]~input_o ))

	.dataa(gnd),
	.datab(\addr[13]~input_o ),
	.datac(\addr[15]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0 .lut_mask = 16'h00C0;
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N18
cycloneive_lcell_comb \dd|d1|altsyncram_component|auto_generated|decode3|w_anode488w[3] (
// Equation(s):
// \dd|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3] = (!\addr[16]~input_o  & (\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout  & (!\addr[17]~input_o  & !\wen~input_o )))

	.dataa(\addr[16]~input_o ),
	.datab(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.datac(\addr[17]~input_o ),
	.datad(\wen~input_o ),
	.cin(gnd),
	.combout(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|decode3|w_anode488w[3] .lut_mask = 16'h0004;
defparam \dd|d1|altsyncram_component|auto_generated|decode3|w_anode488w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~10 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~10_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d1|altsyncram_component|auto_generated|ram_block1a40~portadataout ) # 
// (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\dd|d1|altsyncram_component|auto_generated|ram_block1a32~portadataout  & 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dd|d1|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~10 .lut_mask = 16'hCCE2;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N16
cycloneive_lcell_comb \dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4 (
// Equation(s):
// \dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout  = (!\addr[13]~input_o  & (\addr[15]~input_o  & \addr[14]~input_o ))

	.dataa(gnd),
	.datab(\addr[13]~input_o ),
	.datac(\addr[15]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4 .lut_mask = 16'h3000;
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N24
cycloneive_lcell_comb \dd|d1|altsyncram_component|auto_generated|decode3|w_anode498w[3] (
// Equation(s):
// \dd|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3] = (!\addr[16]~input_o  & (\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout  & (!\addr[17]~input_o  & !\wen~input_o )))

	.dataa(\addr[16]~input_o ),
	.datab(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.datac(\addr[17]~input_o ),
	.datad(\wen~input_o ),
	.cin(gnd),
	.combout(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|decode3|w_anode498w[3] .lut_mask = 16'h0004;
defparam \dd|d1|altsyncram_component|auto_generated|decode3|w_anode498w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~11 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~11_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~10_combout  & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~10_combout  & (((\dd|d1|altsyncram_component|auto_generated|ram_block1a48~portadataout  & 
// \dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~10_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~11 .lut_mask = 16'hB8CC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \dd|d3|altsyncram_component|auto_generated|decode3|w_anode508w[3] (
// Equation(s):
// \dd|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3] = (!\wen~input_o  & (!\addr[16]~input_o  & (\addr[17]~input_o  & \dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout )))

	.dataa(\wen~input_o ),
	.datab(\addr[16]~input_o ),
	.datac(\addr[17]~input_o ),
	.datad(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.cin(gnd),
	.combout(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode508w[3] .lut_mask = 16'h1000;
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode508w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N6
cycloneive_lcell_comb \dd|d3|altsyncram_component|auto_generated|decode3|w_anode498w[3] (
// Equation(s):
// \dd|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3] = (!\addr[16]~input_o  & (\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout  & (\addr[17]~input_o  & !\wen~input_o )))

	.dataa(\addr[16]~input_o ),
	.datab(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.datac(\addr[17]~input_o ),
	.datad(\wen~input_o ),
	.cin(gnd),
	.combout(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode498w[3] .lut_mask = 16'h0040;
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode498w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \dd|d3|altsyncram_component|auto_generated|decode3|w_anode478w[3] (
// Equation(s):
// \dd|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3] = (\addr[17]~input_o  & (!\addr[16]~input_o  & (!\wen~input_o  & \dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout )))

	.dataa(\addr[17]~input_o ),
	.datab(\addr[16]~input_o ),
	.datac(\wen~input_o ),
	.datad(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.cin(gnd),
	.combout(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode478w[3] .lut_mask = 16'h0200;
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode478w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~17 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~17_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\dd|d3|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d3|altsyncram_component|auto_generated|ram_block1a32~portadataout )))))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dd|d3|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~17 .lut_mask = 16'hEE30;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y21_N4
cycloneive_lcell_comb \dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3] (
// Equation(s):
// \dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3] = (!\addr[16]~input_o  & (\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout  & (\addr[17]~input_o  & !\wen~input_o )))

	.dataa(\addr[16]~input_o ),
	.datab(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.datac(\addr[17]~input_o ),
	.datad(\wen~input_o ),
	.cin(gnd),
	.combout(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3] .lut_mask = 16'h0040;
defparam \dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~18 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~18_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~17_combout  & ((\dd|d3|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~17_combout  & (((\dd|d3|altsyncram_component|auto_generated|ram_block1a40~portadataout  & 
// \dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~17_combout ),
	.datac(\dd|d3|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~18 .lut_mask = 16'hB8CC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~19 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~19_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~16_combout  & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~18_combout )) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~16_combout  & (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~11_combout )))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~16_combout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~11_combout ),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~18_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~19 .lut_mask = 16'hEA62;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \dd|wren4~0 (
// Equation(s):
// \dd|wren4~0_combout  = (\wen~input_o ) # ((!\addr[17]~input_o ) # (!\addr[16]~input_o ))

	.dataa(\wen~input_o ),
	.datab(\addr[16]~input_o ),
	.datac(\addr[17]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dd|wren4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dd|wren4~0 .lut_mask = 16'hBFBF;
defparam \dd|wren4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N26
cycloneive_lcell_comb \dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3] (
// Equation(s):
// \dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3] = (!\addr[14]~input_o  & (!\addr[15]~input_o  & (!\dd|wren4~0_combout  & !\addr[13]~input_o )))

	.dataa(\addr[14]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(\dd|wren4~0_combout ),
	.datad(\addr[13]~input_o ),
	.cin(gnd),
	.combout(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3] .lut_mask = 16'h0001;
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N8
cycloneive_lcell_comb \dd|d4|altsyncram_component|auto_generated|decode3|w_anode448w[3] (
// Equation(s):
// \dd|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3] = (!\addr[14]~input_o  & (!\addr[15]~input_o  & (!\dd|wren4~0_combout  & \addr[13]~input_o )))

	.dataa(\addr[14]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(\dd|wren4~0_combout ),
	.datad(\addr[13]~input_o ),
	.cin(gnd),
	.combout(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode448w[3] .lut_mask = 16'h0100;
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode448w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N8
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~0 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~0_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a8~portadataout ) # 
// (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\dd|d4|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|d4|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\dd|d4|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~0 .lut_mask = 16'hF0CA;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N2
cycloneive_lcell_comb \dd|d4|altsyncram_component|auto_generated|decode3|w_anode488w[3] (
// Equation(s):
// \dd|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3] = (!\addr[14]~input_o  & (\addr[15]~input_o  & (!\dd|wren4~0_combout  & \addr[13]~input_o )))

	.dataa(\addr[14]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(\dd|wren4~0_combout ),
	.datad(\addr[13]~input_o ),
	.cin(gnd),
	.combout(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode488w[3] .lut_mask = 16'h0400;
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode488w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N16
cycloneive_lcell_comb \dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3] (
// Equation(s):
// \dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3] = (!\addr[14]~input_o  & (\addr[15]~input_o  & (!\dd|wren4~0_combout  & !\addr[13]~input_o )))

	.dataa(\addr[14]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(\dd|wren4~0_combout ),
	.datad(\addr[13]~input_o ),
	.cin(gnd),
	.combout(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3] .lut_mask = 16'h0004;
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~1 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~1_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & ((\dd|d4|altsyncram_component|auto_generated|ram_block1a40~portadataout ) # 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~0_combout  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a32~portadataout  & 
// \dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.datab(\dd|d4|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~1 .lut_mask = 16'hD8AA;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N12
cycloneive_lcell_comb \dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3] (
// Equation(s):
// \dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3] = (\addr[14]~input_o  & (!\addr[15]~input_o  & (!\dd|wren4~0_combout  & !\addr[13]~input_o )))

	.dataa(\addr[14]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(\dd|wren4~0_combout ),
	.datad(\addr[13]~input_o ),
	.cin(gnd),
	.combout(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3] .lut_mask = 16'h0002;
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N18
cycloneive_lcell_comb \dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3] (
// Equation(s):
// \dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3] = (\addr[14]~input_o  & (!\addr[15]~input_o  & (!\dd|wren4~0_combout  & \addr[13]~input_o )))

	.dataa(\addr[14]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(\dd|wren4~0_combout ),
	.datad(\addr[13]~input_o ),
	.cin(gnd),
	.combout(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3] .lut_mask = 16'h0200;
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y66_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~7 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~7_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a24~portadataout ) # 
// (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\dd|d4|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|d4|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~7 .lut_mask = 16'hCCE2;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N0
cycloneive_lcell_comb \dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3] (
// Equation(s):
// \dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3] = (\addr[14]~input_o  & (\addr[15]~input_o  & (!\dd|wren4~0_combout  & !\addr[13]~input_o )))

	.dataa(\addr[14]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(\dd|wren4~0_combout ),
	.datad(\addr[13]~input_o ),
	.cin(gnd),
	.combout(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3] .lut_mask = 16'h0008;
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N30
cycloneive_lcell_comb \dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3] (
// Equation(s):
// \dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3] = (\addr[14]~input_o  & (\addr[15]~input_o  & (!\dd|wren4~0_combout  & \addr[13]~input_o )))

	.dataa(\addr[14]~input_o ),
	.datab(\addr[15]~input_o ),
	.datac(\dd|wren4~0_combout ),
	.datad(\addr[13]~input_o ),
	.cin(gnd),
	.combout(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3] .lut_mask = 16'h0800;
defparam \dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~8 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~8_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~7_combout  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~7_combout  & (\dd|d4|altsyncram_component|auto_generated|ram_block1a48~portadataout  & 
// ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~7_combout ),
	.datab(\dd|d4|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~8 .lut_mask = 16'hE4AA;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \dd|wren2~0 (
// Equation(s):
// \dd|wren2~0_combout  = (\wen~input_o ) # ((\addr[17]~input_o ) # (!\addr[16]~input_o ))

	.dataa(\wen~input_o ),
	.datab(\addr[16]~input_o ),
	.datac(\addr[17]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dd|wren2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dd|wren2~0 .lut_mask = 16'hFBFB;
defparam \dd|wren2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N22
cycloneive_lcell_comb \dd|d2|altsyncram_component|auto_generated|decode3|w_anode468w[3] (
// Equation(s):
// \dd|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3] = (!\dd|wren2~0_combout  & (!\addr[15]~input_o  & (\addr[14]~input_o  & \addr[13]~input_o )))

	.dataa(\dd|wren2~0_combout ),
	.datab(\addr[15]~input_o ),
	.datac(\addr[14]~input_o ),
	.datad(\addr[13]~input_o ),
	.cin(gnd),
	.combout(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|decode3|w_anode468w[3] .lut_mask = 16'h1000;
defparam \dd|d2|altsyncram_component|auto_generated|decode3|w_anode468w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N24
cycloneive_lcell_comb \dd|d2|altsyncram_component|auto_generated|decode3|w_anode458w[3] (
// Equation(s):
// \dd|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3] = (!\dd|wren2~0_combout  & (!\addr[15]~input_o  & (\addr[14]~input_o  & !\addr[13]~input_o )))

	.dataa(\dd|wren2~0_combout ),
	.datab(\addr[15]~input_o ),
	.datac(\addr[14]~input_o ),
	.datad(\addr[13]~input_o ),
	.cin(gnd),
	.combout(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|decode3|w_anode458w[3] .lut_mask = 16'h0010;
defparam \dd|d2|altsyncram_component|auto_generated|decode3|w_anode458w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N10
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~2 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~2_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a24~portadataout ) # 
// ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// !\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datac(\dd|d2|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~2 .lut_mask = 16'hAAD8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N10
cycloneive_lcell_comb \dd|d2|altsyncram_component|auto_generated|decode3|w_anode508w[3] (
// Equation(s):
// \dd|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3] = (!\dd|wren2~0_combout  & (\addr[15]~input_o  & (\addr[14]~input_o  & \addr[13]~input_o )))

	.dataa(\dd|wren2~0_combout ),
	.datab(\addr[15]~input_o ),
	.datac(\addr[14]~input_o ),
	.datad(\addr[13]~input_o ),
	.cin(gnd),
	.combout(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|decode3|w_anode508w[3] .lut_mask = 16'h4000;
defparam \dd|d2|altsyncram_component|auto_generated|decode3|w_anode508w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N20
cycloneive_lcell_comb \dd|d2|altsyncram_component|auto_generated|decode3|w_anode498w[3] (
// Equation(s):
// \dd|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3] = (!\dd|wren2~0_combout  & (\addr[15]~input_o  & (\addr[14]~input_o  & !\addr[13]~input_o )))

	.dataa(\dd|wren2~0_combout ),
	.datab(\addr[15]~input_o ),
	.datac(\addr[14]~input_o ),
	.datad(\addr[13]~input_o ),
	.cin(gnd),
	.combout(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|decode3|w_anode498w[3] .lut_mask = 16'h0040;
defparam \dd|d2|altsyncram_component|auto_generated|decode3|w_anode498w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N20
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~3 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~3_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~2_combout  & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a56~portadataout ) # 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~2_combout  & (((\dd|d2|altsyncram_component|auto_generated|ram_block1a48~portadataout  & 
// \dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~2_combout ),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datac(\dd|d2|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~3 .lut_mask = 16'hD8AA;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N14
cycloneive_lcell_comb \dd|d2|altsyncram_component|auto_generated|decode3|w_anode431w[3] (
// Equation(s):
// \dd|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3] = (!\dd|wren2~0_combout  & (!\addr[15]~input_o  & (!\addr[14]~input_o  & !\addr[13]~input_o )))

	.dataa(\dd|wren2~0_combout ),
	.datab(\addr[15]~input_o ),
	.datac(\addr[14]~input_o ),
	.datad(\addr[13]~input_o ),
	.cin(gnd),
	.combout(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|decode3|w_anode431w[3] .lut_mask = 16'h0001;
defparam \dd|d2|altsyncram_component|auto_generated|decode3|w_anode431w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N4
cycloneive_lcell_comb \dd|d2|altsyncram_component|auto_generated|decode3|w_anode448w[3] (
// Equation(s):
// \dd|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3] = (!\dd|wren2~0_combout  & (!\addr[15]~input_o  & (!\addr[14]~input_o  & \addr[13]~input_o )))

	.dataa(\dd|wren2~0_combout ),
	.datab(\addr[15]~input_o ),
	.datac(\addr[14]~input_o ),
	.datad(\addr[13]~input_o ),
	.cin(gnd),
	.combout(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|decode3|w_anode448w[3] .lut_mask = 16'h0100;
defparam \dd|d2|altsyncram_component|auto_generated|decode3|w_anode448w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N6
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~4 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~4_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d2|altsyncram_component|auto_generated|ram_block1a8~portadataout ) # 
// (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\dd|d2|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|d2|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~4 .lut_mask = 16'hF0CA;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N6
cycloneive_lcell_comb \dd|d2|altsyncram_component|auto_generated|decode3|w_anode488w[3] (
// Equation(s):
// \dd|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3] = (!\dd|wren2~0_combout  & (\addr[15]~input_o  & (!\addr[14]~input_o  & \addr[13]~input_o )))

	.dataa(\dd|wren2~0_combout ),
	.datab(\addr[15]~input_o ),
	.datac(\addr[14]~input_o ),
	.datad(\addr[13]~input_o ),
	.cin(gnd),
	.combout(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|decode3|w_anode488w[3] .lut_mask = 16'h0400;
defparam \dd|d2|altsyncram_component|auto_generated|decode3|w_anode488w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N28
cycloneive_lcell_comb \dd|d2|altsyncram_component|auto_generated|decode3|w_anode478w[3] (
// Equation(s):
// \dd|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3] = (!\dd|wren2~0_combout  & (\addr[15]~input_o  & (!\addr[14]~input_o  & !\addr[13]~input_o )))

	.dataa(\dd|wren2~0_combout ),
	.datab(\addr[15]~input_o ),
	.datac(\addr[14]~input_o ),
	.datad(\addr[13]~input_o ),
	.cin(gnd),
	.combout(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.cout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|decode3|w_anode478w[3] .lut_mask = 16'h0004;
defparam \dd|d2|altsyncram_component|auto_generated|decode3|w_anode478w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N16
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~5 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~5_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~4_combout  & (((\dd|d2|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~4_combout  & (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\dd|d2|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~4_combout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\dd|d2|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(\dd|d2|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~5 .lut_mask = 16'hE6A2;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~6 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~6_combout  = (\addr[17]~input_o  & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\addr[17]~input_o  & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] 
// & (\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~3_combout )) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~5_combout )))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~3_combout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~5_combout ),
	.datac(\addr[17]~input_o ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~6 .lut_mask = 16'hFA0C;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~9 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~9_combout  = (\addr[17]~input_o  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~6_combout  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~8_combout ))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~6_combout  & (\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~1_combout )))) # (!\addr[17]~input_o  & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~6_combout ))))

	.dataa(\addr[17]~input_o ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~1_combout ),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~8_combout ),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~6_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~9 .lut_mask = 16'hF588;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~20 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~20_combout  = (\addr[16]~input_o  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~9_combout ))) # (!\addr[16]~input_o  & 
// (\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~19_combout ))

	.dataa(gnd),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~19_combout ),
	.datac(\addr[16]~input_o ),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~9_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~20 .lut_mask = 16'hFC0C;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \d~input (
	.i(d),
	.ibar(gnd),
	.o(\d~input_o ));
// synopsys translate_off
defparam \d~input .bus_hold = "false";
defparam \d~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y11_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~33 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~33_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((\dd|d1|altsyncram_component|auto_generated|ram_block1a25~portadataout )))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\dd|d1|altsyncram_component|auto_generated|ram_block1a9~portadataout )))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\dd|d1|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~33 .lut_mask = 16'hBA98;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~34 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~34_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~33_combout  & 
// ((\dd|d1|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~33_combout  & (\dd|d1|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~33_combout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~33_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~34 .lut_mask = 16'hCFA0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~35 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~35_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\dd|d1|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\dd|d1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|d1|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~35 .lut_mask = 16'hCEC2;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~36 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~36_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~35_combout  & 
// ((\dd|d1|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~35_combout  & (\dd|d1|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~35_combout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~35_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~36 .lut_mask = 16'hCFA0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~37 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~37_combout  = (\addr[17]~input_o  & (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0])) # (!\addr[17]~input_o  & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~34_combout )) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~36_combout )))))

	.dataa(\addr[17]~input_o ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~34_combout ),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~36_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~37 .lut_mask = 16'hD9C8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~38 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~38_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|d3|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\dd|d3|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dd|d3|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\dd|d3|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~38 .lut_mask = 16'hF4A4;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y38_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~39 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~39_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~38_combout  & (((\dd|d3|altsyncram_component|auto_generated|ram_block1a57~portadataout ) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~38_combout  & (\dd|d3|altsyncram_component|auto_generated|ram_block1a25~portadataout  & 
// (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~38_combout ),
	.datab(\dd|d3|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|d3|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~39 .lut_mask = 16'hEA4A;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y31_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~31 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~31_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\dd|d3|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|d3|altsyncram_component|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dd|d3|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\dd|d3|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~31 .lut_mask = 16'hE5E0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~32 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~32_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~31_combout  & 
// ((\dd|d3|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~31_combout  & (\dd|d3|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~31_combout ))))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(\dd|d3|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~31_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~32 .lut_mask = 16'hCFA0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~40 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~40_combout  = (\addr[17]~input_o  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~37_combout  & (\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~39_combout )) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~37_combout  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~32_combout ))))) # (!\addr[17]~input_o  & (\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~37_combout ))

	.dataa(\addr[17]~input_o ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~37_combout ),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~39_combout ),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~32_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~40 .lut_mask = 16'hE6C4;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N26
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~25 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~25_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a9~portadataout ) # ((\addr[17]~input_o )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d2|altsyncram_component|auto_generated|ram_block1a1~portadataout  & !\addr[17]~input_o ))))

	.dataa(\dd|d2|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~25 .lut_mask = 16'hF0AC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N12
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~26 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~26_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~25_combout  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (!\addr[17]~input_o ))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~25_combout  & (\addr[17]~input_o  & (\dd|d4|altsyncram_component|auto_generated|ram_block1a1~portadataout )))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~25_combout ),
	.datab(\addr[17]~input_o ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\dd|d4|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~26 .lut_mask = 16'hEA62;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N22
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~23 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~23_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a41~portadataout ) # ((\addr[17]~input_o )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d2|altsyncram_component|auto_generated|ram_block1a33~portadataout  & !\addr[17]~input_o ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(\dd|d2|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~23 .lut_mask = 16'hAAD8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N24
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~24 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~24_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~23_combout  & ((\dd|d4|altsyncram_component|auto_generated|ram_block1a41~portadataout ) # ((!\addr[17]~input_o )))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~23_combout  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a33~portadataout  & \addr[17]~input_o ))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~23_combout ),
	.datab(\dd|d4|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~24 .lut_mask = 16'hD8AA;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N30
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~27 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~27_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~24_combout ))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~26_combout ))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~26_combout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~24_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~27 .lut_mask = 16'hFC0A;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N2
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~21 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~21_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a25~portadataout ) # ((\addr[17]~input_o )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d2|altsyncram_component|auto_generated|ram_block1a17~portadataout  & !\addr[17]~input_o ))))

	.dataa(\dd|d2|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~21 .lut_mask = 16'hF0AC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N4
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~22 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~22_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~21_combout  & ((\dd|d4|altsyncram_component|auto_generated|ram_block1a25~portadataout ) # ((!\addr[17]~input_o )))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~21_combout  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a17~portadataout  & \addr[17]~input_o ))))

	.dataa(\dd|d4|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~21_combout ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~22 .lut_mask = 16'hB8CC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y46_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N0
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~28 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~28_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a57~portadataout ) # ((\addr[17]~input_o )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d2|altsyncram_component|auto_generated|ram_block1a49~portadataout  & !\addr[17]~input_o ))))

	.dataa(\dd|d2|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~28 .lut_mask = 16'hF0AC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N18
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~29 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~29_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~28_combout  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a57~portadataout ) # (!\addr[17]~input_o )))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~28_combout  & (\dd|d4|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ((\addr[17]~input_o ))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~28_combout ),
	.datab(\dd|d4|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~29 .lut_mask = 16'hE4AA;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N28
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~30 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~30_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~27_combout  & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~29_combout ) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~27_combout  & (\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~22_combout  & 
// (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~27_combout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~22_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~29_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~30 .lut_mask = 16'hEA4A;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N14
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~41 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~41_combout  = (\addr[16]~input_o  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~30_combout ))) # (!\addr[16]~input_o  & 
// (\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~40_combout ))

	.dataa(gnd),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~40_combout ),
	.datac(\addr[16]~input_o ),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~30_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~41 .lut_mask = 16'hFC0C;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~52 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~52_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\dd|d3|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d3|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\dd|d3|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|d3|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~52 .lut_mask = 16'hE5E0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~53 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~53_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~52_combout  & 
// ((\dd|d3|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~52_combout  & (\dd|d3|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~52_combout ))))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datab(\dd|d3|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~52_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~53 .lut_mask = 16'hCFA0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N8
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~59 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~59_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d3|altsyncram_component|auto_generated|ram_block1a26~portadataout ) # 
// ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d3|altsyncram_component|auto_generated|ram_block1a10~portadataout  & 
// !\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\dd|d3|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~59 .lut_mask = 16'hCCB8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N0
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~60 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~60_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~59_combout  & 
// ((\dd|d3|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~59_combout  & (\dd|d3|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~59_combout ))))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~59_combout ),
	.datad(\dd|d3|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~60 .lut_mask = 16'hF838;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y8_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~54 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~54_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\dd|d1|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dd|d1|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\dd|d1|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~54 .lut_mask = 16'hF4A4;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~55 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~55_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~54_combout  & 
// (\dd|d1|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~54_combout  & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~54_combout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~54_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~55 .lut_mask = 16'hAFC0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~56 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~56_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a18~portadataout ) # 
// ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \dd|d1|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dd|d1|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\dd|d1|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~56 .lut_mask = 16'hADA8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~57 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~57_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~56_combout  & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a50~portadataout ) # 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~56_combout  & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \dd|d1|altsyncram_component|auto_generated|ram_block1a34~portadataout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~56_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\dd|d1|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~57 .lut_mask = 16'hBC8C;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~58 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~58_combout  = (\addr[17]~input_o  & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\addr[17]~input_o  & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] 
// & (\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~55_combout )) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~57_combout )))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~55_combout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~57_combout ),
	.datac(\addr[17]~input_o ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~58 .lut_mask = 16'hFA0C;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~61 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~61_combout  = (\addr[17]~input_o  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~58_combout  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~60_combout ))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~58_combout  & (\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~53_combout )))) # (!\addr[17]~input_o  & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~58_combout ))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~53_combout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~60_combout ),
	.datac(\addr[17]~input_o ),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~58_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~61 .lut_mask = 16'hCFA0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y48_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~46 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~46_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d2|altsyncram_component|auto_generated|ram_block1a10~portadataout ) # (\addr[17]~input_o )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\dd|d2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ((!\addr[17]~input_o ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(\dd|d2|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~46 .lut_mask = 16'hAAE4;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y44_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N2
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~47 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~47_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~46_combout  & ((\dd|d4|altsyncram_component|auto_generated|ram_block1a10~portadataout ) # ((!\addr[17]~input_o )))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~46_combout  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a2~portadataout  & \addr[17]~input_o ))))

	.dataa(\dd|d4|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~46_combout ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~47 .lut_mask = 16'hB8CC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N20
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~44 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~44_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d2|altsyncram_component|auto_generated|ram_block1a42~portadataout ) # (\addr[17]~input_o )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\dd|d2|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ((!\addr[17]~input_o ))))

	.dataa(\dd|d2|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~44 .lut_mask = 16'hF0CA;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N22
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~45 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~45_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~44_combout  & ((\dd|d4|altsyncram_component|auto_generated|ram_block1a42~portadataout ) # ((!\addr[17]~input_o )))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~44_combout  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a34~portadataout  & \addr[17]~input_o ))))

	.dataa(\dd|d4|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~44_combout ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~45 .lut_mask = 16'hB8CC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N28
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~48 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~48_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~45_combout ))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~47_combout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~47_combout ),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~45_combout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~48 .lut_mask = 16'hFA44;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N6
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~49 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~49_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a58~portadataout ) # ((\addr[17]~input_o )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d2|altsyncram_component|auto_generated|ram_block1a50~portadataout  & !\addr[17]~input_o ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datac(\dd|d2|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~49 .lut_mask = 16'hAAD8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y44_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N8
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~50 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~50_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~49_combout  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a58~portadataout ) # (!\addr[17]~input_o )))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~49_combout  & (\dd|d4|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ((\addr[17]~input_o ))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~49_combout ),
	.datab(\dd|d4|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~50 .lut_mask = 16'hE4AA;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y66_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N0
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~42 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~42_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\addr[17]~input_o )))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\addr[17]~input_o  
// & (\dd|d4|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (!\addr[17]~input_o  & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a18~portadataout )))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\dd|d4|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(\dd|d2|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~42 .lut_mask = 16'hEE50;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N18
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~43 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~43_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~42_combout  & 
// ((\dd|d4|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~42_combout  & (\dd|d2|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~42_combout ))))

	.dataa(\dd|d2|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\dd|d4|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~42_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~43 .lut_mask = 16'hCFA0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N26
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~51 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~51_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~48_combout  & 
// (\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~50_combout )) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~48_combout  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~43_combout ))))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~48_combout ))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~48_combout ),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~50_combout ),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~43_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~51 .lut_mask = 16'hE6C4;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~62 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~62_combout  = (\addr[16]~input_o  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~51_combout ))) # (!\addr[16]~input_o  & 
// (\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~61_combout ))

	.dataa(gnd),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~61_combout ),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~51_combout ),
	.datad(\addr[16]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~62 .lut_mask = 16'hF0CC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N2
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~70 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~70_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\addr[17]~input_o )))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\addr[17]~input_o  
// & (\dd|d4|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # (!\addr[17]~input_o  & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a51~portadataout )))))

	.dataa(\dd|d4|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~70 .lut_mask = 16'hFA0C;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y41_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N20
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~71 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~71_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~70_combout  & 
// (\dd|d4|altsyncram_component|auto_generated|ram_block1a59~portadataout )) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~70_combout  & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a59~portadataout ))))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~70_combout ))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~70_combout ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datad(\dd|d2|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~71 .lut_mask = 16'hE6C4;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~67 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~67_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a11~portadataout ) # ((\addr[17]~input_o )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\addr[17]~input_o  & \dd|d2|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(\addr[17]~input_o ),
	.datad(\dd|d2|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~67 .lut_mask = 16'hADA8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N8
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~68 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~68_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~67_combout  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a11~portadataout ) # (!\addr[17]~input_o )))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~67_combout  & (\dd|d4|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ((\addr[17]~input_o ))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~67_combout ),
	.datab(\dd|d4|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~68 .lut_mask = 16'hE4AA;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y62_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N4
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~65 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~65_combout  = (\addr[17]~input_o  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a35~portadataout ) # (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\addr[17]~input_o  & (\dd|d2|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\dd|d2|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datab(\addr[17]~input_o ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~65 .lut_mask = 16'hCCE2;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N30
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~66 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~66_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~65_combout  & ((\dd|d4|altsyncram_component|auto_generated|ram_block1a43~portadataout ) # 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~65_combout  & (((\dd|d2|altsyncram_component|auto_generated|ram_block1a43~portadataout  & 
// \dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\dd|d4|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~65_combout ),
	.datac(\dd|d2|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~66 .lut_mask = 16'hB8CC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N8
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~69 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~69_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~66_combout ) # 
// (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~68_combout  & 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~68_combout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~66_combout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~69 .lut_mask = 16'hCCE2;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N24
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~63 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~63_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d2|altsyncram_component|auto_generated|ram_block1a27~portadataout ) # (\addr[17]~input_o )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\dd|d2|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ((!\addr[17]~input_o ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datac(\dd|d2|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~63 .lut_mask = 16'hAAE4;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N10
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~64 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~64_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~63_combout  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a27~portadataout ) # (!\addr[17]~input_o )))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~63_combout  & (\dd|d4|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ((\addr[17]~input_o ))))

	.dataa(\dd|d4|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~63_combout ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~64 .lut_mask = 16'hE2CC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N6
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~72 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~72_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~69_combout  & 
// (\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~71_combout )) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~69_combout  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~64_combout ))))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~69_combout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~71_combout ),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~69_combout ),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~64_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~72 .lut_mask = 16'hDAD0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N8
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~73 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~73_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d1|altsyncram_component|auto_generated|ram_block1a27~portadataout ) # 
// (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\dd|d1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~73 .lut_mask = 16'hF0CA;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N26
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~74 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~74_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~73_combout  & (((\dd|d1|altsyncram_component|auto_generated|ram_block1a59~portadataout ) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~73_combout  & (\dd|d1|altsyncram_component|auto_generated|ram_block1a43~portadataout  & 
// ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~73_combout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~74 .lut_mask = 16'hCAF0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y11_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N10
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~80 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~80_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\dd|d3|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\dd|d3|altsyncram_component|auto_generated|ram_block1a11~portadataout  & 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|d3|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~80_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~80 .lut_mask = 16'hCEC2;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y39_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N4
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~81 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~81_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~80_combout  & (((\dd|d3|altsyncram_component|auto_generated|ram_block1a59~portadataout ) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~80_combout  & (\dd|d3|altsyncram_component|auto_generated|ram_block1a27~portadataout  & 
// (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~80_combout ),
	.datab(\dd|d3|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|d3|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~81 .lut_mask = 16'hEA4A;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~77 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~77_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d1|altsyncram_component|auto_generated|ram_block1a19~portadataout ) # 
// (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\dd|d1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dd|d1|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~77 .lut_mask = 16'hAAE4;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N30
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~78 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~78_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~77_combout  & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a51~portadataout ) # 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~77_combout  & (((\dd|d1|altsyncram_component|auto_generated|ram_block1a35~portadataout  & 
// \dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~77_combout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~78 .lut_mask = 16'hD8AA;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~input_o }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N12
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~75 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~75_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|d3|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\dd|d3|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\dd|d3|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~75 .lut_mask = 16'hFC0A;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N30
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~76 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~76_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~75_combout  & 
// ((\dd|d3|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~75_combout  & (\dd|d3|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~75_combout ))))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(\dd|d3|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~75_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~76 .lut_mask = 16'hCFA0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N24
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~79 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~79_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\addr[17]~input_o )))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\addr[17]~input_o  
// & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~76_combout ))) # (!\addr[17]~input_o  & (\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~78_combout ))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~78_combout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~76_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~79 .lut_mask = 16'hFC0A;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N14
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~82 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~82_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~79_combout  & 
// ((\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~81_combout ))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~79_combout  & (\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~74_combout )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~79_combout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~74_combout ),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~81_combout ),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~79_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~82 .lut_mask = 16'hF588;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N0
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~83 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~83_combout  = (\addr[16]~input_o  & (\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~72_combout )) # (!\addr[16]~input_o  & 
// ((\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~82_combout )))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~72_combout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~82_combout ),
	.datac(\addr[16]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~83 .lut_mask = 16'hACAC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y57_N16
cycloneive_lcell_comb \d~_wirecell (
// Equation(s):
// \d~_wirecell_combout  = !\d~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d~input_o ),
	.cin(gnd),
	.combout(\d~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \d~_wirecell .lut_mask = 16'h00FF;
defparam \d~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y23_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N24
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~94 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~94_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d3|altsyncram_component|auto_generated|ram_block1a20~portadataout ) # 
// ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// !\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dd|d3|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(\dd|d3|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~94 .lut_mask = 16'hAAD8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N10
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~95 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~95_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~94_combout  & (((\dd|d3|altsyncram_component|auto_generated|ram_block1a52~portadataout ) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~94_combout  & (\dd|d3|altsyncram_component|auto_generated|ram_block1a36~portadataout  & 
// ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~94_combout ),
	.datac(\dd|d3|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~95 .lut_mask = 16'hE2CC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N4
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~96 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~96_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\dd|d1|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~96 .lut_mask = 16'hFA0C;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N22
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~97 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~97_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~96_combout  & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a60~portadataout ) # 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~96_combout  & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \dd|d1|altsyncram_component|auto_generated|ram_block1a28~portadataout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~96_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|d1|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~97 .lut_mask = 16'hBC8C;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N0
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~98 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~98_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a20~portadataout ) # 
// ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d1|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// !\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~98 .lut_mask = 16'hF0AC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N2
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~99 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~99_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~98_combout  & 
// ((\dd|d1|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~98_combout  & (\dd|d1|altsyncram_component|auto_generated|ram_block1a36~portadataout )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~98_combout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\dd|d1|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~98_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~99_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~99 .lut_mask = 16'hF588;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N20
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~100 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~100_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~97_combout ) # ((\addr[17]~input_o )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~99_combout  & !\addr[17]~input_o ))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~97_combout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~99_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~100_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~100 .lut_mask = 16'hF0AC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y10_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N6
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~101 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~101_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d3|altsyncram_component|auto_generated|ram_block1a28~portadataout ) # 
// (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\dd|d3|altsyncram_component|auto_generated|ram_block1a12~portadataout  & 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(\dd|d3|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~101_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~101 .lut_mask = 16'hF0CA;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y12_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N16
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~102 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~102_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~101_combout  & (((\dd|d3|altsyncram_component|auto_generated|ram_block1a60~portadataout ) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~101_combout  & (\dd|d3|altsyncram_component|auto_generated|ram_block1a44~portadataout  & 
// ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~101_combout ),
	.datab(\dd|d3|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datac(\dd|d3|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~102_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~102 .lut_mask = 16'hE4AA;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N18
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~103 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~103_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~100_combout  & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~102_combout ) # (!\addr[17]~input_o )))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~100_combout  & (\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~95_combout  & ((\addr[17]~input_o ))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~95_combout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~100_combout ),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~102_combout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~103_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~103 .lut_mask = 16'hE2CC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~86 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~86_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a44~portadataout ) # ((\addr[17]~input_o )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\addr[17]~input_o  & \dd|d2|altsyncram_component|auto_generated|ram_block1a36~portadataout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datac(\addr[17]~input_o ),
	.datad(\dd|d2|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~86_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~86 .lut_mask = 16'hADA8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~87 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~87_combout  = (\addr[17]~input_o  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~86_combout  & (\dd|d4|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~86_combout  & ((\dd|d4|altsyncram_component|auto_generated|ram_block1a36~portadataout ))))) # (!\addr[17]~input_o  & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~86_combout ))))

	.dataa(\dd|d4|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datab(\dd|d4|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datac(\addr[17]~input_o ),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~86_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~87 .lut_mask = 16'hAFC0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~88 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~88_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\addr[17]~input_o )))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\addr[17]~input_o  
// & (\dd|d4|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (!\addr[17]~input_o  & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\dd|d4|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(\addr[17]~input_o ),
	.datad(\dd|d2|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~88_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~88 .lut_mask = 16'hE5E0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~89 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~89_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~88_combout  & 
// (\dd|d4|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~88_combout  & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~88_combout ))))

	.dataa(\dd|d4|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~88_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~89 .lut_mask = 16'hAFC0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~90 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~90_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~87_combout )) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~89_combout )))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~87_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~89_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~90 .lut_mask = 16'hE5E0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~84 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~84_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\addr[17]~input_o )))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\addr[17]~input_o  
// & (\dd|d4|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # (!\addr[17]~input_o  & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a20~portadataout )))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\dd|d4|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(\addr[17]~input_o ),
	.datad(\dd|d2|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~84_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~84 .lut_mask = 16'hE5E0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~85 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~85_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~84_combout  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a28~portadataout ) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~84_combout  & (\dd|d2|altsyncram_component|auto_generated|ram_block1a28~portadataout  & 
// (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~84_combout ),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\dd|d4|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~85_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~85 .lut_mask = 16'hEA4A;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~91 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~91_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a60~portadataout ) # ((\addr[17]~input_o )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\addr[17]~input_o  & \dd|d2|altsyncram_component|auto_generated|ram_block1a52~portadataout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(\addr[17]~input_o ),
	.datad(\dd|d2|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~91 .lut_mask = 16'hADA8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y36_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~92 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~92_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~91_combout  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a60~portadataout ) # (!\addr[17]~input_o )))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~91_combout  & (\dd|d4|altsyncram_component|auto_generated|ram_block1a52~portadataout  & (\addr[17]~input_o )))

	.dataa(\dd|d4|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~91_combout ),
	.datac(\addr[17]~input_o ),
	.datad(\dd|d4|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~92 .lut_mask = 16'hEC2C;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~93 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~93_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~90_combout  & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~92_combout ) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~90_combout  & (\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~85_combout  & 
// (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~90_combout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~85_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~92_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~93 .lut_mask = 16'hEA4A;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~104 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~104_combout  = (\addr[16]~input_o  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~93_combout ))) # (!\addr[16]~input_o  & 
// (\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~103_combout ))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~103_combout ),
	.datab(gnd),
	.datac(\addr[16]~input_o ),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~93_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~104 .lut_mask = 16'hFA0A;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y51_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N10
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~115 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~115_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\dd|d1|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\dd|d1|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~115_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~115 .lut_mask = 16'hFC22;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N12
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~116 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~116_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~115_combout  & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a61~portadataout ) # 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~115_combout  & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \dd|d1|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~115_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\dd|d1|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~116 .lut_mask = 16'hBC8C;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y20_N8
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~122 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~122_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\dd|d3|altsyncram_component|auto_generated|ram_block1a45~portadataout )) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|d3|altsyncram_component|auto_generated|ram_block1a13~portadataout )))))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\dd|d3|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~122_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~122 .lut_mask = 16'hE3E0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y37_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N30
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~123 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~123_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~122_combout  & 
// ((\dd|d3|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~122_combout  & (\dd|d3|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~122_combout ))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~122_combout ),
	.datac(\dd|d3|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\dd|d3|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~123_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~123 .lut_mask = 16'hEC64;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N28
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~119 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~119_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a21~portadataout ) # 
// ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & 
// !\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dd|d1|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~119_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~119 .lut_mask = 16'hAAD8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N26
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~120 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~120_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~119_combout  & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a53~portadataout ) # 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~119_combout  & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \dd|d1|altsyncram_component|auto_generated|ram_block1a37~portadataout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~119_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\dd|d1|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~120_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~120 .lut_mask = 16'hBC8C;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y29_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N22
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~117 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~117_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|d3|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\dd|d3|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\dd|d3|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\dd|d3|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~117 .lut_mask = 16'hDC98;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N24
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~118 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~118_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~117_combout  & 
// ((\dd|d3|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~117_combout  & (\dd|d3|altsyncram_component|auto_generated|ram_block1a21~portadataout )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~117_combout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dd|d3|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~117_combout ),
	.datad(\dd|d3|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~118_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~118 .lut_mask = 16'hF858;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N28
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~121 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~121_combout  = (\addr[17]~input_o  & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~118_combout )))) # 
// (!\addr[17]~input_o  & (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~120_combout )))

	.dataa(\addr[17]~input_o ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~120_combout ),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~118_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~121_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~121 .lut_mask = 16'hBA98;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N8
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~124 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~124_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~121_combout  & 
// ((\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~123_combout ))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~121_combout  & (\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~116_combout )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~121_combout ))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~116_combout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~123_combout ),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~121_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~124_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~124 .lut_mask = 16'hF388;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y45_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N12
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~112 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~112_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\addr[17]~input_o )))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\addr[17]~input_o 
//  & ((\dd|d4|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (!\addr[17]~input_o  & (\dd|d2|altsyncram_component|auto_generated|ram_block1a53~portadataout ))))

	.dataa(\dd|d2|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(\dd|d4|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~112_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~112 .lut_mask = 16'hFC0A;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N6
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~113 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~113_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~112_combout  & 
// (\dd|d4|altsyncram_component|auto_generated|ram_block1a61~portadataout )) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~112_combout  & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a61~portadataout ))))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~112_combout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\dd|d4|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datac(\dd|d2|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~112_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~113_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~113 .lut_mask = 16'hDDA0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N24
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~109 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~109_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d2|altsyncram_component|auto_generated|ram_block1a13~portadataout ) # (\addr[17]~input_o )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\dd|d2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ((!\addr[17]~input_o ))))

	.dataa(\dd|d2|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~109_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~109 .lut_mask = 16'hF0CA;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N10
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~110 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~110_combout  = (\addr[17]~input_o  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~109_combout  & ((\dd|d4|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~109_combout  & (\dd|d4|altsyncram_component|auto_generated|ram_block1a5~portadataout )))) # (!\addr[17]~input_o  & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~109_combout ))))

	.dataa(\addr[17]~input_o ),
	.datab(\dd|d4|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~109_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~110_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~110 .lut_mask = 16'hF588;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y47_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N4
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~107 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~107_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\addr[17]~input_o )))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\addr[17]~input_o 
//  & (\dd|d4|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # (!\addr[17]~input_o  & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a37~portadataout )))))

	.dataa(\dd|d4|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dd|d2|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~107_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~107 .lut_mask = 16'hEE30;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N6
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~108 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~108_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~107_combout  & 
// ((\dd|d4|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~107_combout  & (\dd|d2|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~107_combout ))))

	.dataa(\dd|d2|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~107_combout ),
	.datad(\dd|d4|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~108_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~108 .lut_mask = 16'hF838;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N0
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~111 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~111_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~108_combout )))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~110_combout  & 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~110_combout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~108_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~111_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~111 .lut_mask = 16'hCEC2;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N16
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~105 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~105_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a29~portadataout ) # ((\addr[17]~input_o )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d2|altsyncram_component|auto_generated|ram_block1a21~portadataout  & !\addr[17]~input_o ))))

	.dataa(\dd|d2|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dd|d2|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~105_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~105 .lut_mask = 16'hCCB8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N18
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~106 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~106_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~105_combout  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a29~portadataout ) # (!\addr[17]~input_o )))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~105_combout  & (\dd|d4|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ((\addr[17]~input_o ))))

	.dataa(\dd|d4|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~105_combout ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~106_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~106 .lut_mask = 16'hE2CC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N10
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~114 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~114_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~111_combout  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~113_combout ) # 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~111_combout  & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~106_combout ))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~113_combout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~111_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~106_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~114_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~114 .lut_mask = 16'hBC8C;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N8
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~125 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~125_combout  = (\addr[16]~input_o  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~114_combout ))) # (!\addr[16]~input_o  & 
// (\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~124_combout ))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~124_combout ),
	.datab(\addr[16]~input_o ),
	.datac(gnd),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~114_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[5]~125_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~125 .lut_mask = 16'hEE22;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[5]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~143 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~143_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\dd|d3|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d3|altsyncram_component|auto_generated|ram_block1a14~portadataout )))))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(\dd|d3|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~143_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~143 .lut_mask = 16'hFA0C;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y32_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~144 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~144_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~143_combout  & 
// ((\dd|d3|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~143_combout  & (\dd|d3|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~143_combout ))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~143_combout ),
	.datac(\dd|d3|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(\dd|d3|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~144_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~144 .lut_mask = 16'hEC64;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N4
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~136 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~136_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d3|altsyncram_component|auto_generated|ram_block1a22~portadataout ) # 
// ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d3|altsyncram_component|auto_generated|ram_block1a6~portadataout  & 
// !\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\dd|d3|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~136 .lut_mask = 16'hCCB8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~137 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~137_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~136_combout  & (((\dd|d3|altsyncram_component|auto_generated|ram_block1a54~portadataout ) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~136_combout  & (\dd|d3|altsyncram_component|auto_generated|ram_block1a38~portadataout  & 
// (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~136_combout ),
	.datab(\dd|d3|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\dd|d3|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~137_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~137 .lut_mask = 16'hEA4A;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y13_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~138 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~138_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\dd|d1|altsyncram_component|auto_generated|ram_block1a46~portadataout ) # 
// (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\dd|d1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\dd|d1|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~138_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~138 .lut_mask = 16'hAAE4;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N4
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~139 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~139_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~138_combout  & (((\dd|d1|altsyncram_component|auto_generated|ram_block1a62~portadataout ) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~138_combout  & (\dd|d1|altsyncram_component|auto_generated|ram_block1a30~portadataout  & 
// ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~138_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~139_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~139 .lut_mask = 16'hE2CC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~140 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~140_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a22~portadataout ) # 
// ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \dd|d1|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\dd|d1|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~140_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~140 .lut_mask = 16'hCBC8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~141 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~141_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~140_combout  & 
// (\dd|d1|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~140_combout  & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a38~portadataout ))))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~140_combout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~140_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~141_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~141 .lut_mask = 16'hAFC0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N14
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~142 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~142_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~139_combout ) # ((\addr[17]~input_o )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~141_combout  & !\addr[17]~input_o ))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~139_combout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~141_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~142_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~142 .lut_mask = 16'hF0AC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~145 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~145_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~142_combout  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~144_combout ) # ((!\addr[17]~input_o )))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~142_combout  & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~137_combout  & \addr[17]~input_o ))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~144_combout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~137_combout ),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~142_combout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~145_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~145 .lut_mask = 16'hACF0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y61_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y45_N8
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~128 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~128_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d2|altsyncram_component|auto_generated|ram_block1a46~portadataout ) # (\addr[17]~input_o )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\dd|d2|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ((!\addr[17]~input_o ))))

	.dataa(\dd|d2|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~128_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~128 .lut_mask = 16'hF0CA;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~129 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~129_combout  = (\addr[17]~input_o  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~128_combout  & ((\dd|d4|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~128_combout  & (\dd|d4|altsyncram_component|auto_generated|ram_block1a38~portadataout )))) # (!\addr[17]~input_o  & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~128_combout ))))

	.dataa(\dd|d4|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(\addr[17]~input_o ),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~128_combout ),
	.datad(\dd|d4|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~129_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~129 .lut_mask = 16'hF838;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y43_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N0
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~130 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~130_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\addr[17]~input_o )))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\addr[17]~input_o 
//  & ((\dd|d4|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (!\addr[17]~input_o  & (\dd|d2|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~130_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~130 .lut_mask = 16'hFA44;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N30
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~131 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~131_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~130_combout  & ((\dd|d4|altsyncram_component|auto_generated|ram_block1a14~portadataout ) # 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~130_combout  & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \dd|d2|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\dd|d4|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~130_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\dd|d2|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~131_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~131 .lut_mask = 16'hBC8C;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N8
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~132 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~132_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~129_combout ) # 
// ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~131_combout  & 
// !\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~129_combout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~131_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~132_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~132 .lut_mask = 16'hF0AC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y64_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N0
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~126 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~126_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\addr[17]~input_o )))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\addr[17]~input_o 
//  & ((\dd|d4|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # (!\addr[17]~input_o  & (\dd|d2|altsyncram_component|auto_generated|ram_block1a22~portadataout ))))

	.dataa(\dd|d2|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~126_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~126 .lut_mask = 16'hFC22;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~127 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~127_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~126_combout  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a30~portadataout ) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~126_combout  & (\dd|d2|altsyncram_component|auto_generated|ram_block1a30~portadataout  & 
// (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\dd|d2|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~126_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\dd|d4|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~127_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~127 .lut_mask = 16'hEC2C;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y49_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N10
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~133 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~133_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a62~portadataout ) # ((\addr[17]~input_o )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d2|altsyncram_component|auto_generated|ram_block1a54~portadataout  & !\addr[17]~input_o ))))

	.dataa(\dd|d2|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dd|d2|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~133 .lut_mask = 16'hCCB8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y35_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\d~_wirecell_combout }),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N28
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~134 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~134_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~133_combout  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # (!\addr[17]~input_o ))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~133_combout  & (\addr[17]~input_o  & (\dd|d4|altsyncram_component|auto_generated|ram_block1a54~portadataout )))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~133_combout ),
	.datab(\addr[17]~input_o ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(\dd|d4|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~134 .lut_mask = 16'hEA62;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~135 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~135_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~132_combout  & 
// ((\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~134_combout ))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~132_combout  & (\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~127_combout )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~132_combout ))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~132_combout ),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~127_combout ),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~134_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~135 .lut_mask = 16'hEC64;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N6
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~146 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~146_combout  = (\addr[16]~input_o  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~135_combout ))) # (!\addr[16]~input_o  & 
// (\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~145_combout ))

	.dataa(gnd),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~145_combout ),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~135_combout ),
	.datad(\addr[16]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[6]~146_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~146 .lut_mask = 16'hF0CC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[6]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N14
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~154 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~154_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\addr[17]~input_o )))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\addr[17]~input_o 
//  & ((\dd|d4|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # (!\addr[17]~input_o  & (\dd|d2|altsyncram_component|auto_generated|ram_block1a55~portadataout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~154_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~154 .lut_mask = 16'hFA44;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y42_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N16
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~155 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~155_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~154_combout  & 
// (\dd|d4|altsyncram_component|auto_generated|ram_block1a63~portadataout )) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~154_combout  & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a63~portadataout ))))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~154_combout ))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~154_combout ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(\dd|d2|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~155_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~155 .lut_mask = 16'hE6C4;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y40_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~151 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~151_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d2|altsyncram_component|auto_generated|ram_block1a15~portadataout ) # (\addr[17]~input_o )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (\dd|d2|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ((!\addr[17]~input_o ))))

	.dataa(\dd|d2|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dd|d2|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~151_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~151 .lut_mask = 16'hCCE2;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y41_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~152 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~152_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~151_combout  & ((\dd|d4|altsyncram_component|auto_generated|ram_block1a15~portadataout ) # ((!\addr[17]~input_o )))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~151_combout  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a7~portadataout  & \addr[17]~input_o ))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~151_combout ),
	.datab(\dd|d4|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~152_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~152 .lut_mask = 16'hD8AA;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~149 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~149_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\addr[17]~input_o )))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\addr[17]~input_o 
//  & (\dd|d4|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # (!\addr[17]~input_o  & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a39~portadataout )))))

	.dataa(\dd|d4|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\dd|d2|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~149_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~149 .lut_mask = 16'hEE30;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~150 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~150_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~149_combout  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a47~portadataout ) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~149_combout  & (\dd|d2|altsyncram_component|auto_generated|ram_block1a47~portadataout  & 
// ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\dd|d2|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~149_combout ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~150_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~150 .lut_mask = 16'hE2CC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~153 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~153_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~150_combout ))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~152_combout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~152_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~150_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~153_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~153 .lut_mask = 16'hF4A4;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y66_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \dd|d2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\dd|d2|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "dram_512:dd|dram:d2|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dd|d2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N18
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~147 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~147_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|d2|altsyncram_component|auto_generated|ram_block1a31~portadataout ) # ((\addr[17]~input_o )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|d2|altsyncram_component|auto_generated|ram_block1a23~portadataout  & !\addr[17]~input_o ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\dd|d2|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(\dd|d2|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~147_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~147 .lut_mask = 16'hAAD8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \dd|d4|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d4|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "dram_512:dd|dram:d4|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dd|d4|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N12
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~148 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~148_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~147_combout  & ((\dd|d4|altsyncram_component|auto_generated|ram_block1a31~portadataout ) # ((!\addr[17]~input_o )))) # 
// (!\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~147_combout  & (((\dd|d4|altsyncram_component|auto_generated|ram_block1a23~portadataout  & \addr[17]~input_o ))))

	.dataa(\dd|d4|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~147_combout ),
	.datac(\dd|d4|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\addr[17]~input_o ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~148_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~148 .lut_mask = 16'hB8CC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N26
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~156 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~156_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~153_combout  & 
// (\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~155_combout )) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~153_combout  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~148_combout ))))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~153_combout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~155_combout ),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~153_combout ),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~148_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~156_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~156 .lut_mask = 16'hDAD0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y10_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N16
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~164 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~164_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\dd|d3|altsyncram_component|auto_generated|ram_block1a47~portadataout ) # 
// (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\dd|d3|altsyncram_component|auto_generated|ram_block1a15~portadataout  & 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(\dd|d3|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~164_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~164 .lut_mask = 16'hF0CA;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N20
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~165 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~165_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~164_combout  & 
// ((\dd|d3|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~164_combout  & (\dd|d3|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~164_combout ))))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\dd|d3|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~164_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~165_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~165 .lut_mask = 16'hCFA0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode508w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode508w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode468w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode468w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y8_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode448w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode448w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N2
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~157 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~157_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a31~portadataout ) # 
// ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & 
// !\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\dd|d1|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~157_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~157 .lut_mask = 16'hCCB8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y9_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode488w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode488w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N30
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~158 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~158_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~157_combout  & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a63~portadataout ) # 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~157_combout  & (((\dd|d1|altsyncram_component|auto_generated|ram_block1a47~portadataout  & 
// \dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~157_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~158_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~158 .lut_mask = 16'hB8CC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N28
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~159 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~159_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (\dd|d3|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|d3|altsyncram_component|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\dd|d3|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~159_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~159 .lut_mask = 16'hEE30;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \dd|d3|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\dd|d3|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "dram_512:dd|dram:d3|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dd|d3|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N6
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~160 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~160_combout  = (\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~159_combout  & ((\dd|d3|altsyncram_component|auto_generated|ram_block1a55~portadataout ) # 
// ((!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~159_combout  & (((\dd|d3|altsyncram_component|auto_generated|ram_block1a23~portadataout  & 
// \dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\dd|d3|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~159_combout ),
	.datac(\dd|d3|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~160_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~160 .lut_mask = 16'hB8CC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode478w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode478w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode458w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode458w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode431w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode431w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N14
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~161 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~161_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\dd|d1|altsyncram_component|auto_generated|ram_block1a23~portadataout ) # 
// ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\dd|d1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & 
// !\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~161_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~161 .lut_mask = 16'hF0AC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y21_N0
cycloneive_ram_block \dd|d1|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\dd|d1|altsyncram_component|auto_generated|decode3|w_anode498w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\dd|d4|altsyncram_component|auto_generated|decode3|w_anode498w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dd|d1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "dram_512:dd|dram:d1|altsyncram:altsyncram_component|altsyncram_djf1:auto_generated|ALTSYNCRAM";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dd|d1|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N18
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~162 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~162_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~161_combout  & 
// ((\dd|d1|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~161_combout  & (\dd|d1|altsyncram_component|auto_generated|ram_block1a39~portadataout )))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~161_combout ))))

	.dataa(\dd|d1|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datab(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~161_combout ),
	.datad(\dd|d1|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~162_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~162 .lut_mask = 16'hF838;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N24
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~163 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~163_combout  = (\addr[17]~input_o  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~160_combout ) # ((\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\addr[17]~input_o  & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~162_combout  & !\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~160_combout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~162_combout ),
	.datac(\addr[17]~input_o ),
	.datad(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~163_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~163 .lut_mask = 16'hF0AC;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y21_N12
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~166 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~166_combout  = (\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~163_combout  & 
// (\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~165_combout )) # (!\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~163_combout  & ((\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~158_combout ))))) # 
// (!\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~163_combout ))))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~165_combout ),
	.datab(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~158_combout ),
	.datac(\dd|d1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~163_combout ),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~166_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~166 .lut_mask = 16'hAFC0;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N28
cycloneive_lcell_comb \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~167 (
// Equation(s):
// \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~167_combout  = (\addr[16]~input_o  & (\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~156_combout )) # (!\addr[16]~input_o  & 
// ((\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~166_combout )))

	.dataa(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~156_combout ),
	.datab(\addr[16]~input_o ),
	.datac(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~166_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dd|mux|LPM_MUX_component|auto_generated|result_node[7]~167_combout ),
	.cout());
// synopsys translate_off
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~167 .lut_mask = 16'hB8B8;
defparam \dd|mux|LPM_MUX_component|auto_generated|result_node[7]~167 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
