#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 07:55:27 2025
# Process ID: 60290
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in200/reduction-in200-out5
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in200/reduction-in200-out5/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in200/reduction-in200-out5/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.922 ; gain = 115.992 ; free physical = 257832 ; free virtual = 385306
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 60301
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2824.410 ; gain = 391.660 ; free physical = 258566 ; free virtual = 386040
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in200/reduction-in200-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_20_10_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in200/reduction-in200-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_20_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in200/reduction-in200-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in200/reduction-in200-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_20_10_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in200/reduction-in200-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_20_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in200/reduction-in200-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in200/reduction-in200-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in200/reduction-in200-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in200/reduction-in200-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in200/reduction-in200-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in200/reduction-in200-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in200/reduction-in200-out5/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2938.379 ; gain = 505.629 ; free physical = 258334 ; free virtual = 385810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2941.348 ; gain = 508.598 ; free physical = 258326 ; free virtual = 385801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2952.320 ; gain = 519.570 ; free physical = 258326 ; free virtual = 385801
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2952.320 ; gain = 519.570 ; free physical = 255223 ; free virtual = 382700
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               12 Bit    Registers := 24    
	                8 Bit    Registers := 244   
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 366   
	   2 Input    8 Bit        Muxes := 255   
	   2 Input    7 Bit        Muxes := 342   
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3996.055 ; gain = 1563.305 ; free physical = 257265 ; free virtual = 384748
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3996.055 ; gain = 1563.305 ; free physical = 256371 ; free virtual = 383854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 4123.055 ; gain = 1690.305 ; free physical = 252857 ; free virtual = 380340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 4134.930 ; gain = 1702.180 ; free physical = 257180 ; free virtual = 384662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 4134.930 ; gain = 1702.180 ; free physical = 257176 ; free virtual = 384659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 4134.930 ; gain = 1702.180 ; free physical = 257164 ; free virtual = 384647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 4134.930 ; gain = 1702.180 ; free physical = 257164 ; free virtual = 384646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 4134.930 ; gain = 1702.180 ; free physical = 257162 ; free virtual = 384644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 4134.930 ; gain = 1702.180 ; free physical = 257162 ; free virtual = 384644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     6|
|3     |LUT2 |   238|
|4     |LUT3 |   290|
|5     |LUT4 |  2393|
|6     |LUT5 |   776|
|7     |LUT6 |  1784|
|8     |FDRE |  2038|
|9     |FDSE |    16|
|10    |IBUF |  1604|
|11    |OBUF |    48|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------+------------------------------------------------------------------------+------+
|      |Instance                                                           |Module                                                                  |Cells |
+------+-------------------------------------------------------------------+------------------------------------------------------------------------+------+
|1     |top                                                                |                                                                        |  9194|
|2     |  Block_entry24_proc_U0                                            |hls_dummy_Block_entry24_proc                                            |    35|
|3     |  sparse_arr_feat_reduce_out_1_U                                   |hls_dummy_fifo_w8_d2_S                                                  |    36|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_7                                       |    28|
|5     |  sparse_arr_feat_reduce_out_2_U                                   |hls_dummy_fifo_w8_d2_S_0                                                |    36|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_6                                       |    28|
|7     |  sparse_arr_feat_reduce_out_3_U                                   |hls_dummy_fifo_w8_d2_S_1                                                |    38|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_5                                       |    28|
|9     |  sparse_arr_feat_reduce_out_4_U                                   |hls_dummy_fifo_w8_d2_S_2                                                |    37|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg_4                                       |    28|
|11    |  sparse_arr_feat_reduce_out_U                                     |hls_dummy_fifo_w8_d2_S_3                                                |    36|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                              |hls_dummy_fifo_w8_d2_S_ShiftReg                                         |    28|
|13    |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_20_10_1_5_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_20_10_1_5_4 |  7318|
+------+-------------------------------------------------------------------+------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 4134.930 ; gain = 1702.180 ; free physical = 257161 ; free virtual = 384643
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 4134.930 ; gain = 1702.180 ; free physical = 257159 ; free virtual = 384642
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 4134.938 ; gain = 1702.180 ; free physical = 257159 ; free virtual = 384642
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4134.938 ; gain = 0.000 ; free physical = 257432 ; free virtual = 384914
INFO: [Netlist 29-17] Analyzing 1605 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4190.957 ; gain = 0.000 ; free physical = 257097 ; free virtual = 384579
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1605 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1604 instances

Synth Design complete | Checksum: 924b49a8
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 4190.957 ; gain = 1782.035 ; free physical = 256582 ; free virtual = 384064
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3644.549; main = 3502.920; forked = 369.749
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4963.293; main = 4190.961; forked = 967.234
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4254.988 ; gain = 64.031 ; free physical = 253068 ; free virtual = 380550

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e4501402

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4294.566 ; gain = 39.578 ; free physical = 257437 ; free virtual = 384920

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e4501402

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.3 . Memory (MB): peak = 4461.566 ; gain = 0.000 ; free physical = 256003 ; free virtual = 383486
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e4501402

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4461.566 ; gain = 0.000 ; free physical = 255728 ; free virtual = 383210
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 6aee9760

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.48 . Memory (MB): peak = 4461.566 ; gain = 0.000 ; free physical = 255354 ; free virtual = 382837
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1134538a0

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.78 . Memory (MB): peak = 4461.566 ; gain = 0.000 ; free physical = 254329 ; free virtual = 381812
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1134538a0

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.81 . Memory (MB): peak = 4461.566 ; gain = 0.000 ; free physical = 254238 ; free virtual = 381720
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1134538a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 4461.566 ; gain = 0.000 ; free physical = 254179 ; free virtual = 381661

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1134538a0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4461.566 ; gain = 0.000 ; free physical = 253461 ; free virtual = 380943

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1134538a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4461.566 ; gain = 0.000 ; free physical = 253455 ; free virtual = 380937

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4461.566 ; gain = 0.000 ; free physical = 253445 ; free virtual = 380927
Ending Netlist Obfuscation Task | Checksum: 1134538a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4461.566 ; gain = 0.000 ; free physical = 253440 ; free virtual = 380922
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4461.566 ; gain = 270.609 ; free physical = 253437 ; free virtual = 380919
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 07:56:32 2025...
