// Seed: 3165040351
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    output tri0 id_5,
    output tri1 id_6,
    input tri0 void id_7,
    output wire id_8,
    input wire id_9,
    output wor id_10,
    input wand id_11,
    input supply0 id_12,
    output wand id_13,
    output tri id_14,
    input tri1 id_15,
    input supply1 id_16,
    output tri1 id_17
);
  assign id_13 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    output supply0 id_2,
    input uwire id_3,
    input wor id_4
);
  assign id_2 = 1;
  module_0(
      id_2,
      id_3,
      id_4,
      id_1,
      id_2,
      id_1,
      id_2,
      id_4,
      id_1,
      id_4,
      id_2,
      id_4,
      id_3,
      id_2,
      id_1,
      id_4,
      id_3,
      id_2
  );
endmodule
