Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 10 23:07:04 2018
| Host         : DESKTOP-1UKU17Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: db2/s_pulsedOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timer/s2/carryOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.249        0.000                      0                  702        0.187        0.000                      0                  702        4.500        0.000                       0                   282  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.249        0.000                      0                  702        0.187        0.000                      0                  702        4.500        0.000                       0                   282  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 pulseGen/s_counter1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 0.890ns (21.377%)  route 3.273ns (78.623%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.728     5.331    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  pulseGen/s_counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.518     5.849 f  pulseGen/s_counter1_reg[23]/Q
                         net (fo=2, routed)           0.857     6.706    pulseGen/s_counter1[23]
    SLICE_X89Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.830 f  pulseGen/s_counter1[31]_i_6/O
                         net (fo=1, routed)           0.797     7.627    pulseGen/s_counter1[31]_i_6_n_0
    SLICE_X89Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.751 f  pulseGen/s_counter1[31]_i_3/O
                         net (fo=2, routed)           0.951     8.702    pulseGen/s_counter1[31]_i_3_n_0
    SLICE_X89Y83         LUT4 (Prop_lut4_I1_O)        0.124     8.826 r  pulseGen/s_counter1[31]_i_1/O
                         net (fo=31, routed)          0.669     9.494    pulseGen/s_counter1[31]_i_1_n_0
    SLICE_X88Y83         FDRE                                         r  pulseGen/s_counter1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.605    15.028    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y83         FDRE                                         r  pulseGen/s_counter1_reg[5]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X88Y83         FDRE (Setup_fdre_C_R)       -0.524    14.743    pulseGen/s_counter1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.249    

Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 pulseGen/s_counter1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 0.890ns (21.377%)  route 3.273ns (78.623%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.728     5.331    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  pulseGen/s_counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.518     5.849 f  pulseGen/s_counter1_reg[23]/Q
                         net (fo=2, routed)           0.857     6.706    pulseGen/s_counter1[23]
    SLICE_X89Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.830 f  pulseGen/s_counter1[31]_i_6/O
                         net (fo=1, routed)           0.797     7.627    pulseGen/s_counter1[31]_i_6_n_0
    SLICE_X89Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.751 f  pulseGen/s_counter1[31]_i_3/O
                         net (fo=2, routed)           0.951     8.702    pulseGen/s_counter1[31]_i_3_n_0
    SLICE_X89Y83         LUT4 (Prop_lut4_I1_O)        0.124     8.826 r  pulseGen/s_counter1[31]_i_1/O
                         net (fo=31, routed)          0.669     9.494    pulseGen/s_counter1[31]_i_1_n_0
    SLICE_X88Y83         FDRE                                         r  pulseGen/s_counter1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.605    15.028    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y83         FDRE                                         r  pulseGen/s_counter1_reg[6]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X88Y83         FDRE (Setup_fdre_C_R)       -0.524    14.743    pulseGen/s_counter1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.249    

Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 pulseGen/s_counter1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 0.890ns (21.377%)  route 3.273ns (78.623%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.728     5.331    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  pulseGen/s_counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.518     5.849 f  pulseGen/s_counter1_reg[23]/Q
                         net (fo=2, routed)           0.857     6.706    pulseGen/s_counter1[23]
    SLICE_X89Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.830 f  pulseGen/s_counter1[31]_i_6/O
                         net (fo=1, routed)           0.797     7.627    pulseGen/s_counter1[31]_i_6_n_0
    SLICE_X89Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.751 f  pulseGen/s_counter1[31]_i_3/O
                         net (fo=2, routed)           0.951     8.702    pulseGen/s_counter1[31]_i_3_n_0
    SLICE_X89Y83         LUT4 (Prop_lut4_I1_O)        0.124     8.826 r  pulseGen/s_counter1[31]_i_1/O
                         net (fo=31, routed)          0.669     9.494    pulseGen/s_counter1[31]_i_1_n_0
    SLICE_X88Y83         FDRE                                         r  pulseGen/s_counter1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.605    15.028    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y83         FDRE                                         r  pulseGen/s_counter1_reg[7]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X88Y83         FDRE (Setup_fdre_C_R)       -0.524    14.743    pulseGen/s_counter1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.249    

Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 pulseGen/s_counter1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 0.890ns (21.377%)  route 3.273ns (78.623%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.728     5.331    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  pulseGen/s_counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.518     5.849 f  pulseGen/s_counter1_reg[23]/Q
                         net (fo=2, routed)           0.857     6.706    pulseGen/s_counter1[23]
    SLICE_X89Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.830 f  pulseGen/s_counter1[31]_i_6/O
                         net (fo=1, routed)           0.797     7.627    pulseGen/s_counter1[31]_i_6_n_0
    SLICE_X89Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.751 f  pulseGen/s_counter1[31]_i_3/O
                         net (fo=2, routed)           0.951     8.702    pulseGen/s_counter1[31]_i_3_n_0
    SLICE_X89Y83         LUT4 (Prop_lut4_I1_O)        0.124     8.826 r  pulseGen/s_counter1[31]_i_1/O
                         net (fo=31, routed)          0.669     9.494    pulseGen/s_counter1[31]_i_1_n_0
    SLICE_X88Y83         FDRE                                         r  pulseGen/s_counter1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.605    15.028    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y83         FDRE                                         r  pulseGen/s_counter1_reg[8]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X88Y83         FDRE (Setup_fdre_C_R)       -0.524    14.743    pulseGen/s_counter1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.249    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 pulseGen/s_counter1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.890ns (21.367%)  route 3.275ns (78.633%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.728     5.331    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  pulseGen/s_counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.518     5.849 f  pulseGen/s_counter1_reg[23]/Q
                         net (fo=2, routed)           0.857     6.706    pulseGen/s_counter1[23]
    SLICE_X89Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.830 f  pulseGen/s_counter1[31]_i_6/O
                         net (fo=1, routed)           0.797     7.627    pulseGen/s_counter1[31]_i_6_n_0
    SLICE_X89Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.751 f  pulseGen/s_counter1[31]_i_3/O
                         net (fo=2, routed)           0.951     8.702    pulseGen/s_counter1[31]_i_3_n_0
    SLICE_X89Y83         LUT4 (Prop_lut4_I1_O)        0.124     8.826 r  pulseGen/s_counter1[31]_i_1/O
                         net (fo=31, routed)          0.671     9.496    pulseGen/s_counter1[31]_i_1_n_0
    SLICE_X88Y87         FDRE                                         r  pulseGen/s_counter1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.608    15.031    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  pulseGen/s_counter1_reg[21]/C
                         clock pessimism              0.300    15.331    
                         clock uncertainty           -0.035    15.295    
    SLICE_X88Y87         FDRE (Setup_fdre_C_R)       -0.524    14.771    pulseGen/s_counter1_reg[21]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 pulseGen/s_counter1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.890ns (21.367%)  route 3.275ns (78.633%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.728     5.331    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  pulseGen/s_counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.518     5.849 f  pulseGen/s_counter1_reg[23]/Q
                         net (fo=2, routed)           0.857     6.706    pulseGen/s_counter1[23]
    SLICE_X89Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.830 f  pulseGen/s_counter1[31]_i_6/O
                         net (fo=1, routed)           0.797     7.627    pulseGen/s_counter1[31]_i_6_n_0
    SLICE_X89Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.751 f  pulseGen/s_counter1[31]_i_3/O
                         net (fo=2, routed)           0.951     8.702    pulseGen/s_counter1[31]_i_3_n_0
    SLICE_X89Y83         LUT4 (Prop_lut4_I1_O)        0.124     8.826 r  pulseGen/s_counter1[31]_i_1/O
                         net (fo=31, routed)          0.671     9.496    pulseGen/s_counter1[31]_i_1_n_0
    SLICE_X88Y87         FDRE                                         r  pulseGen/s_counter1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.608    15.031    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  pulseGen/s_counter1_reg[22]/C
                         clock pessimism              0.300    15.331    
                         clock uncertainty           -0.035    15.295    
    SLICE_X88Y87         FDRE (Setup_fdre_C_R)       -0.524    14.771    pulseGen/s_counter1_reg[22]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 pulseGen/s_counter1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.890ns (21.367%)  route 3.275ns (78.633%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.728     5.331    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  pulseGen/s_counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.518     5.849 f  pulseGen/s_counter1_reg[23]/Q
                         net (fo=2, routed)           0.857     6.706    pulseGen/s_counter1[23]
    SLICE_X89Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.830 f  pulseGen/s_counter1[31]_i_6/O
                         net (fo=1, routed)           0.797     7.627    pulseGen/s_counter1[31]_i_6_n_0
    SLICE_X89Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.751 f  pulseGen/s_counter1[31]_i_3/O
                         net (fo=2, routed)           0.951     8.702    pulseGen/s_counter1[31]_i_3_n_0
    SLICE_X89Y83         LUT4 (Prop_lut4_I1_O)        0.124     8.826 r  pulseGen/s_counter1[31]_i_1/O
                         net (fo=31, routed)          0.671     9.496    pulseGen/s_counter1[31]_i_1_n_0
    SLICE_X88Y87         FDRE                                         r  pulseGen/s_counter1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.608    15.031    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  pulseGen/s_counter1_reg[23]/C
                         clock pessimism              0.300    15.331    
                         clock uncertainty           -0.035    15.295    
    SLICE_X88Y87         FDRE (Setup_fdre_C_R)       -0.524    14.771    pulseGen/s_counter1_reg[23]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 pulseGen/s_counter1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.890ns (21.367%)  route 3.275ns (78.633%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.728     5.331    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  pulseGen/s_counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.518     5.849 f  pulseGen/s_counter1_reg[23]/Q
                         net (fo=2, routed)           0.857     6.706    pulseGen/s_counter1[23]
    SLICE_X89Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.830 f  pulseGen/s_counter1[31]_i_6/O
                         net (fo=1, routed)           0.797     7.627    pulseGen/s_counter1[31]_i_6_n_0
    SLICE_X89Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.751 f  pulseGen/s_counter1[31]_i_3/O
                         net (fo=2, routed)           0.951     8.702    pulseGen/s_counter1[31]_i_3_n_0
    SLICE_X89Y83         LUT4 (Prop_lut4_I1_O)        0.124     8.826 r  pulseGen/s_counter1[31]_i_1/O
                         net (fo=31, routed)          0.671     9.496    pulseGen/s_counter1[31]_i_1_n_0
    SLICE_X88Y87         FDRE                                         r  pulseGen/s_counter1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.608    15.031    pulseGen/clk_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  pulseGen/s_counter1_reg[24]/C
                         clock pessimism              0.300    15.331    
                         clock uncertainty           -0.035    15.295    
    SLICE_X88Y87         FDRE (Setup_fdre_C_R)       -0.524    14.771    pulseGen/s_counter1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 pulseGen/s_counter0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter0_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.890ns (21.438%)  route 3.261ns (78.562%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.718     5.321    pulseGen/clk_IBUF_BUFG
    SLICE_X78Y88         FDRE                                         r  pulseGen/s_counter0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.518     5.839 f  pulseGen/s_counter0_reg[27]/Q
                         net (fo=2, routed)           0.857     6.696    pulseGen/s_counter0[27]
    SLICE_X79Y88         LUT4 (Prop_lut4_I1_O)        0.124     6.820 f  pulseGen/s_counter0[31]_i_8/O
                         net (fo=1, routed)           0.633     7.453    pulseGen/s_counter0[31]_i_8_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.577 f  pulseGen/s_counter0[31]_i_3/O
                         net (fo=2, routed)           0.960     8.537    pulseGen/s_counter0[31]_i_3_n_0
    SLICE_X79Y84         LUT4 (Prop_lut4_I1_O)        0.124     8.661 r  pulseGen/s_counter0[31]_i_1/O
                         net (fo=31, routed)          0.812     9.472    pulseGen/s_counter0[31]_i_1_n_0
    SLICE_X78Y88         FDRE                                         r  pulseGen/s_counter0_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.597    15.020    pulseGen/clk_IBUF_BUFG
    SLICE_X78Y88         FDRE                                         r  pulseGen/s_counter0_reg[25]/C
                         clock pessimism              0.301    15.321    
                         clock uncertainty           -0.035    15.285    
    SLICE_X78Y88         FDRE (Setup_fdre_C_R)       -0.524    14.761    pulseGen/s_counter0_reg[25]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 pulseGen/s_counter0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter0_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.890ns (21.438%)  route 3.261ns (78.562%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.718     5.321    pulseGen/clk_IBUF_BUFG
    SLICE_X78Y88         FDRE                                         r  pulseGen/s_counter0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.518     5.839 f  pulseGen/s_counter0_reg[27]/Q
                         net (fo=2, routed)           0.857     6.696    pulseGen/s_counter0[27]
    SLICE_X79Y88         LUT4 (Prop_lut4_I1_O)        0.124     6.820 f  pulseGen/s_counter0[31]_i_8/O
                         net (fo=1, routed)           0.633     7.453    pulseGen/s_counter0[31]_i_8_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.577 f  pulseGen/s_counter0[31]_i_3/O
                         net (fo=2, routed)           0.960     8.537    pulseGen/s_counter0[31]_i_3_n_0
    SLICE_X79Y84         LUT4 (Prop_lut4_I1_O)        0.124     8.661 r  pulseGen/s_counter0[31]_i_1/O
                         net (fo=31, routed)          0.812     9.472    pulseGen/s_counter0[31]_i_1_n_0
    SLICE_X78Y88         FDRE                                         r  pulseGen/s_counter0_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.597    15.020    pulseGen/clk_IBUF_BUFG
    SLICE_X78Y88         FDRE                                         r  pulseGen/s_counter0_reg[26]/C
                         clock pessimism              0.301    15.321    
                         clock uncertainty           -0.035    15.285    
    SLICE_X78Y88         FDRE (Setup_fdre_C_R)       -0.524    14.761    pulseGen/s_counter0_reg[26]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 timer/s2/s_value_d_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s2/value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.601     1.520    timer/s2/clk_IBUF_BUFG
    SLICE_X85Y83         FDSE                                         r  timer/s2/s_value_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDSE (Prop_fdse_C_Q)         0.141     1.661 r  timer/s2/s_value_d_reg[0]/Q
                         net (fo=4, routed)           0.128     1.790    timer/s2/s_value_d_reg_n_0_[0]
    SLICE_X85Y81         FDRE                                         r  timer/s2/value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.869     2.034    timer/s2/clk_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  timer/s2/value_reg[0]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X85Y81         FDRE (Hold_fdre_C_D)         0.070     1.602    timer/s2/value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 db2/s_previousIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/s_debounceCnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.089%)  route 0.121ns (38.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.595     1.514    db2/clk_IBUF_BUFG
    SLICE_X86Y76         FDRE                                         r  db2/s_previousIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  db2/s_previousIn_reg/Q
                         net (fo=10, routed)          0.121     1.776    db2/s_previousIn_reg_n_0
    SLICE_X87Y76         LUT2 (Prop_lut2_I1_O)        0.049     1.825 r  db2/s_debounceCnt[23]_i_3__0/O
                         net (fo=1, routed)           0.000     1.825    db2/s_debounceCnt[23]_i_3__0_n_0
    SLICE_X87Y76         FDRE                                         r  db2/s_debounceCnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.864     2.029    db2/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  db2/s_debounceCnt_reg[23]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X87Y76         FDRE (Hold_fdre_C_D)         0.107     1.634    db2/s_debounceCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 db2/s_dirtyIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/s_previousIn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.914%)  route 0.136ns (49.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.594     1.513    db2/clk_IBUF_BUFG
    SLICE_X87Y75         FDRE                                         r  db2/s_dirtyIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  db2/s_dirtyIn_reg/Q
                         net (fo=3, routed)           0.136     1.790    db2/s_dirtyIn_reg_n_0
    SLICE_X86Y76         FDRE                                         r  db2/s_previousIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.864     2.029    db2/clk_IBUF_BUFG
    SLICE_X86Y76         FDRE                                         r  db2/s_previousIn_reg/C
                         clock pessimism             -0.501     1.527    
    SLICE_X86Y76         FDRE (Hold_fdre_C_D)         0.070     1.597    db2/s_previousIn_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 db2/s_previousIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/s_debounceCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.595     1.514    db2/clk_IBUF_BUFG
    SLICE_X86Y76         FDRE                                         r  db2/s_previousIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  db2/s_previousIn_reg/Q
                         net (fo=10, routed)          0.121     1.776    db2/s_previousIn_reg_n_0
    SLICE_X87Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.821 r  db2/s_debounceCnt[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.821    db2/s_debounceCnt[15]_i_1__0_n_0
    SLICE_X87Y76         FDRE                                         r  db2/s_debounceCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.864     2.029    db2/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  db2/s_debounceCnt_reg[15]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X87Y76         FDRE (Hold_fdre_C_D)         0.092     1.619    db2/s_debounceCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 db1/s_pulsedOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s0/s_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.740%)  route 0.141ns (46.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.594     1.513    db1/clk_IBUF_BUFG
    SLICE_X80Y80         FDRE                                         r  db1/s_pulsedOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  db1/s_pulsedOut_reg/Q
                         net (fo=1, routed)           0.141     1.819    timer/s0/s_pulsedOut_reg[0]
    SLICE_X80Y81         FDRE                                         r  timer/s0/s_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.865     2.030    timer/s0/clk_IBUF_BUFG
    SLICE_X80Y81         FDRE                                         r  timer/s0/s_reset_reg/C
                         clock pessimism             -0.501     1.528    
    SLICE_X80Y81         FDRE (Hold_fdre_C_D)         0.085     1.613    timer/s0/s_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 db1/s_debounceCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/s_debounceCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.287ns (81.248%)  route 0.066ns (18.752%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.590     1.509    db1/clk_IBUF_BUFG
    SLICE_X81Y76         FDRE                                         r  db1/s_debounceCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y76         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  db1/s_debounceCnt_reg[15]/Q
                         net (fo=3, routed)           0.066     1.717    db1/s_debounceCnt[15]
    SLICE_X80Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.762 r  db1/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.762    db1/i__carry__2_i_2_n_0
    SLICE_X80Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.863 r  db1/s_debounceCnt0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     1.863    db1/s_debounceCnt0[16]
    SLICE_X80Y76         FDRE                                         r  db1/s_debounceCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.859     2.024    db1/clk_IBUF_BUFG
    SLICE_X80Y76         FDRE                                         r  db1/s_debounceCnt_reg[16]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X80Y76         FDRE (Hold_fdre_C_D)         0.134     1.656    db1/s_debounceCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 timer/s0/s_value_d_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s0/value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.600     1.519    timer/s0/clk_IBUF_BUFG
    SLICE_X84Y82         FDSE                                         r  timer/s0/s_value_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDSE (Prop_fdse_C_Q)         0.164     1.683 r  timer/s0/s_value_d_reg[0]/Q
                         net (fo=4, routed)           0.122     1.805    timer/s0/s_value_d_reg_n_0_[0]
    SLICE_X84Y81         FDRE                                         r  timer/s0/value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.869     2.034    timer/s0/clk_IBUF_BUFG
    SLICE_X84Y81         FDRE                                         r  timer/s0/value_reg[0]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X84Y81         FDRE (Hold_fdre_C_D)         0.059     1.591    timer/s0/value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 timer/s0/s_value_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s0/value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.870%)  route 0.140ns (46.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.600     1.519    timer/s0/clk_IBUF_BUFG
    SLICE_X84Y82         FDRE                                         r  timer/s0/s_value_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y82         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  timer/s0/s_value_d_reg[1]/Q
                         net (fo=4, routed)           0.140     1.824    timer/s0/s_value_d_reg_n_0_[1]
    SLICE_X85Y82         FDRE                                         r  timer/s0/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.870     2.035    timer/s0/clk_IBUF_BUFG
    SLICE_X85Y82         FDRE                                         r  timer/s0/value_reg[1]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X85Y82         FDRE (Hold_fdre_C_D)         0.070     1.602    timer/s0/value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 db1/s_debounceCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/s_debounceCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.590     1.509    db1/clk_IBUF_BUFG
    SLICE_X80Y73         FDRE                                         r  db1/s_debounceCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  db1/s_debounceCnt_reg[3]/Q
                         net (fo=3, routed)           0.078     1.751    db1/s_debounceCnt[3]
    SLICE_X80Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.880 r  db1/s_debounceCnt0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000     1.880    db1/s_debounceCnt0[4]
    SLICE_X80Y73         FDRE                                         r  db1/s_debounceCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.859     2.024    db1/clk_IBUF_BUFG
    SLICE_X80Y73         FDRE                                         r  db1/s_debounceCnt_reg[4]/C
                         clock pessimism             -0.514     1.509    
    SLICE_X80Y73         FDRE (Hold_fdre_C_D)         0.134     1.643    db1/s_debounceCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 db2/s_debounceCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/s_debounceCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.595     1.514    db2/clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  db2/s_debounceCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  db2/s_debounceCnt_reg[3]/Q
                         net (fo=3, routed)           0.078     1.756    db2/s_debounceCnt[3]
    SLICE_X88Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.885 r  db2/s_debounceCnt0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000     1.885    db2/s_debounceCnt0_inferred__0/i__carry_n_4
    SLICE_X88Y73         FDRE                                         r  db2/s_debounceCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.864     2.029    db2/clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  db2/s_debounceCnt_reg[4]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X88Y73         FDRE (Hold_fdre_C_D)         0.134     1.648    db2/s_debounceCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y77    db1/s_debounceCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y75    db1/s_debounceCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y75    db1/s_debounceCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y76    db1/s_debounceCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y76    db1/s_debounceCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y76    db1/s_debounceCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y76    db1/s_debounceCnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y76    db1/s_debounceCnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y77    db1/s_debounceCnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    db1/s_debounceCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y76    db1/s_debounceCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y76    db1/s_debounceCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    db1/s_debounceCnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y76    db1/s_debounceCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    db1/s_debounceCnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y73    db1/s_debounceCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    db1/s_debounceCnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y76    db1/s_debounceCnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y73    db1/s_debounceCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y87    pulseGen/s_counter0_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y87    pulseGen/s_counter0_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y87    pulseGen/s_counter0_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y87    pulseGen/s_counter0_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y81    timer/s2/value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y81    timer/s2/value_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y81    timer/s2/value_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y81    timer/s2/value_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    timer/s3/value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y81    timer/s3/value_reg[1]/C



