# 
# Synthesis run script generated by Vivado
# 

debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7a100tcsg324-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir C:/Temp/lab_4_5/lab_4_5.cache/wt [current_project]
set_property parent.project_path C:/Temp/lab_4_5/lab_4_5.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
read_verilog -library xil_defaultlib {
  C:/Temp/lab_4_5/lab_4_5.srcs/sources_1/new/sevenseg_dec.v
  C:/Temp/lab_4_5/lab_4_5.srcs/sources_1/new/divider.v
  C:/Temp/lab_4_5/lab_4_5.srcs/sources_1/new/display_sel.v
  C:/Temp/lab_4_5/lab_4_5.srcs/sources_1/new/decoder3_8.v
  C:/Temp/lab_4_5/lab_4_5.srcs/sources_1/new/Counter.v
  C:/Temp/lab_4_5/lab_4_5.srcs/sources_1/new/seven_seg_display.v
  C:/Temp/lab_4_5/lab_4_5.srcs/sources_1/new/lab_4_5_FSM.v
  C:/Temp/lab_4_5/lab_4_5.srcs/sources_1/new/lab_4_5_datapath.v
  C:/Temp/lab_4_5/lab_4_5.srcs/sources_1/new/lab_4_5_top.v
}
read_xdc C:/Temp/lab_4_5/lab_4_5.srcs/constrs_1/new/lab_4_5_top.xdc
set_property used_in_implementation false [get_files C:/Temp/lab_4_5/lab_4_5.srcs/constrs_1/new/lab_4_5_top.xdc]

synth_design -top lab_4_5_top -part xc7a100tcsg324-1
write_checkpoint -noxdef lab_4_5_top.dcp
catch { report_utilization -file lab_4_5_top_utilization_synth.rpt -pb lab_4_5_top_utilization_synth.pb }
